 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Tue Mar  8 12:32:29 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U3/Q (XOR2X1)                    0.49       1.09 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.09 r
  FA0/S (FullAdder_3)                      0.00       1.09 r
  SUM[0] (out)                             0.00       1.09 r
  data arrival time                                   1.09

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U3/Q (XOR2X1)                    0.50       1.10 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.10 r
  FA0/S (FullAdder_3)                      0.00       1.10 r
  SUM[0] (out)                             0.00       1.10 r
  data arrival time                                   1.10

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U3/Q (XOR2X1)                    0.51       1.11 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.11 f
  FA0/S (FullAdder_3)                      0.00       1.11 f
  SUM[0] (out)                             0.00       1.11 f
  data arrival time                                   1.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.11
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U3/Q (XOR2X1)                    0.52       1.12 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.12 f
  FA0/S (FullAdder_3)                      0.00       1.12 f
  SUM[0] (out)                             0.00       1.12 f
  data arrival time                                   1.12

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  CIN (in)                                 0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/Cin (FullAdder_3)                    0.00       0.60 r
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 r
  FA0/HA2/U3/Q (XOR2X1)                    0.60       1.20 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.20 f
  FA0/S (FullAdder_3)                      0.00       1.20 f
  SUM[0] (out)                             0.00       1.20 f
  data arrival time                                   1.20

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: CIN (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U3/Q (XOR2X1)                    0.61       1.20 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.20 r
  FA0/S (FullAdder_3)                      0.00       1.20 r
  SUM[0] (out)                             0.00       1.20 r
  data arrival time                                   1.20

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U6/ZN (INVX0)                    0.28       0.85 r
  FA3/HA1/U5/QN (NOR2X0)                   0.15       1.00 f
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.00 f
  FA3/U3/ZN (INVX0)                        0.10       1.10 r
  FA3/U1/QN (NAND2X0)                      0.12       1.22 f
  FA3/Cout (FullAdder_0)                   0.00       1.22 f
  COUT (out)                               0.00       1.22 f
  data arrival time                                   1.22

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U6/ZN (INVX0)                    0.28       0.85 f
  FA3/HA1/U5/QN (NOR2X0)                   0.15       1.00 r
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.00 r
  FA3/U3/ZN (INVX0)                        0.12       1.12 f
  FA3/U1/QN (NAND2X0)                      0.11       1.23 r
  FA3/Cout (FullAdder_0)                   0.00       1.23 r
  COUT (out)                               0.00       1.23 r
  data arrival time                                   1.23

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.47 r
  FA0/S (FullAdder_3)                      0.00       1.47 r
  SUM[0] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.03 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.03 r
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.47 r
  FA1/S (FullAdder_2)                      0.00       1.47 r
  SUM[1] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.03 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.03 r
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.47 r
  FA2/S (FullAdder_1)                      0.00       1.47 r
  SUM[2] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U2/ZN (IBUFFX16)                 0.54       1.11 r
  FA3/HA1/U5/QN (NOR2X0)                   0.13       1.25 f
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.25 f
  FA3/U3/ZN (INVX0)                        0.10       1.35 r
  FA3/U1/QN (NAND2X0)                      0.12       1.47 f
  FA3/Cout (FullAdder_0)                   0.00       1.47 f
  COUT (out)                               0.00       1.47 f
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.47 r
  FA0/S (FullAdder_3)                      0.00       1.47 r
  SUM[0] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.47 r
  FA1/S (FullAdder_2)                      0.00       1.47 r
  SUM[1] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 r
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.47 r
  FA2/S (FullAdder_1)                      0.00       1.47 r
  SUM[2] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.47 r
  FA0/S (FullAdder_3)                      0.00       1.47 r
  SUM[0] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.47 r
  FA1/S (FullAdder_2)                      0.00       1.47 r
  SUM[1] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 r
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.47 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.47 r
  FA2/S (FullAdder_1)                      0.00       1.47 r
  SUM[2] (out)                             0.00       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.48 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.48 r
  FA0/S (FullAdder_3)                      0.00       1.48 r
  SUM[0] (out)                             0.00       1.48 r
  data arrival time                                   1.48

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.05 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.05 r
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.48 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.48 r
  FA1/S (FullAdder_2)                      0.00       1.48 r
  SUM[1] (out)                             0.00       1.48 r
  data arrival time                                   1.48

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.05 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.05 r
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.48 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.48 r
  FA2/S (FullAdder_1)                      0.00       1.48 r
  SUM[2] (out)                             0.00       1.48 r
  data arrival time                                   1.48

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.02 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.02 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.02 r
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.49 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.49 r
  FA3/S (FullAdder_0)                      0.00       1.49 r
  SUM[3] (out)                             0.00       1.49 r
  data arrival time                                   1.49

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.03 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.03 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.03 r
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.49 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.49 r
  FA3/S (FullAdder_0)                      0.00       1.49 r
  SUM[3] (out)                             0.00       1.49 r
  data arrival time                                   1.49

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U2/ZN (IBUFFX16)                 0.55       1.12 f
  FA3/HA1/U5/QN (NOR2X0)                   0.15       1.27 r
  FA3/HA1/Cout (HalfAdder_1)               0.00       1.27 r
  FA3/U3/ZN (INVX0)                        0.12       1.39 f
  FA3/U1/QN (NAND2X0)                      0.11       1.50 r
  FA3/Cout (FullAdder_0)                   0.00       1.50 r
  COUT (out)                               0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.50 f
  FA0/S (FullAdder_3)                      0.00       1.50 f
  SUM[0] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.03 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.03 r
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.50 f
  FA1/S (FullAdder_2)                      0.00       1.50 f
  SUM[1] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.03 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.03 r
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.50 f
  FA2/S (FullAdder_1)                      0.00       1.50 f
  SUM[2] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.50 r
  FA0/S (FullAdder_3)                      0.00       1.50 r
  SUM[0] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.50 r
  FA1/S (FullAdder_2)                      0.00       1.50 r
  SUM[1] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.50 r
  FA2/S (FullAdder_1)                      0.00       1.50 r
  SUM[2] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.50 r
  FA0/S (FullAdder_3)                      0.00       1.50 r
  SUM[0] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.50 r
  FA1/S (FullAdder_2)                      0.00       1.50 r
  SUM[1] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.50 r
  FA2/S (FullAdder_1)                      0.00       1.50 r
  SUM[2] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.50 f
  FA0/S (FullAdder_3)                      0.00       1.50 f
  SUM[0] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.50 f
  FA1/S (FullAdder_2)                      0.00       1.50 f
  SUM[1] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 r
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.50 f
  FA2/S (FullAdder_1)                      0.00       1.50 f
  SUM[2] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.50 r
  FA0/S (FullAdder_3)                      0.00       1.50 r
  SUM[0] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.50 r
  FA1/S (FullAdder_2)                      0.00       1.50 r
  SUM[1] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.50 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.50 r
  FA2/S (FullAdder_1)                      0.00       1.50 r
  SUM[2] (out)                             0.00       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.50 f
  FA0/S (FullAdder_3)                      0.00       1.50 f
  SUM[0] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.50 f
  FA1/S (FullAdder_2)                      0.00       1.50 f
  SUM[1] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 r
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.50 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.50 f
  FA2/S (FullAdder_1)                      0.00       1.50 f
  SUM[2] (out)                             0.00       1.50 f
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.51 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.51 r
  FA0/S (FullAdder_3)                      0.00       1.51 r
  SUM[0] (out)                             0.00       1.51 r
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.51 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.51 r
  FA1/S (FullAdder_2)                      0.00       1.51 r
  SUM[1] (out)                             0.00       1.51 r
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.08 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.08 f
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.51 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.51 r
  FA2/S (FullAdder_1)                      0.00       1.51 r
  SUM[2] (out)                             0.00       1.51 r
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.51 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.51 f
  FA0/S (FullAdder_3)                      0.00       1.51 f
  SUM[0] (out)                             0.00       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.05 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.05 r
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.51 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.51 f
  FA1/S (FullAdder_2)                      0.00       1.51 f
  SUM[1] (out)                             0.00       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.05 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.05 r
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.51 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.51 f
  FA2/S (FullAdder_1)                      0.00       1.51 f
  SUM[2] (out)                             0.00       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.02 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.02 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.02 r
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.51 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.51 f
  FA3/S (FullAdder_0)                      0.00       1.51 f
  SUM[3] (out)                             0.00       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.03 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.03 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.03 r
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.51 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.51 f
  FA3/S (FullAdder_0)                      0.00       1.51 f
  SUM[3] (out)                             0.00       1.51 f
  data arrival time                                   1.51

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.53 f
  FA0/S (FullAdder_3)                      0.00       1.53 f
  SUM[0] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.53 f
  FA1/S (FullAdder_2)                      0.00       1.53 f
  SUM[1] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.53 f
  FA2/S (FullAdder_1)                      0.00       1.53 f
  SUM[2] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.53 f
  FA0/S (FullAdder_3)                      0.00       1.53 f
  SUM[0] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.53 f
  FA1/S (FullAdder_2)                      0.00       1.53 f
  SUM[1] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.53 f
  FA2/S (FullAdder_1)                      0.00       1.53 f
  SUM[2] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.53 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.53 r
  FA3/S (FullAdder_0)                      0.00       1.53 r
  SUM[3] (out)                             0.00       1.53 r
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.53 f
  FA0/S (FullAdder_3)                      0.00       1.53 f
  SUM[0] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.53 f
  FA1/S (FullAdder_2)                      0.00       1.53 f
  SUM[1] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.53 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.53 f
  FA2/S (FullAdder_1)                      0.00       1.53 f
  SUM[2] (out)                             0.00       1.53 f
  data arrival time                                   1.53

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.54 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.54 f
  FA0/S (FullAdder_3)                      0.00       1.54 f
  SUM[0] (out)                             0.00       1.54 f
  data arrival time                                   1.54

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.54 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.54 f
  FA1/S (FullAdder_2)                      0.00       1.54 f
  SUM[1] (out)                             0.00       1.54 f
  data arrival time                                   1.54

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.50       1.08 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.08 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.08 f
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.54 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.54 f
  FA2/S (FullAdder_1)                      0.00       1.54 f
  SUM[2] (out)                             0.00       1.54 f
  data arrival time                                   1.54

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.54 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.54 r
  FA3/S (FullAdder_0)                      0.00       1.54 r
  SUM[3] (out)                             0.00       1.54 r
  data arrival time                                   1.54

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.54 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.54 r
  FA3/S (FullAdder_0)                      0.00       1.54 r
  SUM[3] (out)                             0.00       1.54 r
  data arrival time                                   1.54

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.55 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.55 r
  FA3/S (FullAdder_0)                      0.00       1.55 r
  SUM[3] (out)                             0.00       1.55 r
  data arrival time                                   1.55

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.55 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.55 f
  FA3/S (FullAdder_0)                      0.00       1.55 f
  SUM[3] (out)                             0.00       1.55 f
  data arrival time                                   1.55

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.56 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.56 f
  FA3/S (FullAdder_0)                      0.00       1.56 f
  SUM[3] (out)                             0.00       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.56 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.56 r
  FA0/S (FullAdder_3)                      0.00       1.56 r
  SUM[0] (out)                             0.00       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.56 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.56 r
  FA1/S (FullAdder_2)                      0.00       1.56 r
  SUM[1] (out)                             0.00       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 f
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.56 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.56 r
  FA2/S (FullAdder_1)                      0.00       1.56 r
  SUM[2] (out)                             0.00       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.56 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.56 f
  FA3/S (FullAdder_0)                      0.00       1.56 f
  SUM[3] (out)                             0.00       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.56 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.56 f
  FA0/S (FullAdder_3)                      0.00       1.56 f
  SUM[0] (out)                             0.00       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.03 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.03 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.56 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.56 f
  FA1/S (FullAdder_2)                      0.00       1.56 f
  SUM[1] (out)                             0.00       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.46       1.03 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.03 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.03 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.56 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.56 f
  FA2/S (FullAdder_1)                      0.00       1.56 f
  SUM[2] (out)                             0.00       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (XOR2X1)                    0.49       1.57 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.57 f
  FA3/S (FullAdder_0)                      0.00       1.57 f
  SUM[3] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.57 f
  FA0/S (FullAdder_3)                      0.00       1.57 f
  SUM[0] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.57 f
  FA1/S (FullAdder_2)                      0.00       1.57 f
  SUM[1] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.46       1.04 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.57 f
  FA2/S (FullAdder_1)                      0.00       1.57 f
  SUM[2] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.57 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.57 r
  FA0/S (FullAdder_3)                      0.00       1.57 r
  SUM[0] (out)                             0.00       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.57 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.57 r
  FA1/S (FullAdder_2)                      0.00       1.57 r
  SUM[1] (out)                             0.00       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.57       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.57 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.57 r
  FA2/S (FullAdder_1)                      0.00       1.57 r
  SUM[2] (out)                             0.00       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.57 f
  FA0/S (FullAdder_3)                      0.00       1.57 f
  SUM[0] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.04 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.04 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.57 f
  FA1/S (FullAdder_2)                      0.00       1.57 f
  SUM[1] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.47       1.04 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.04 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.04 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.57 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.57 f
  FA2/S (FullAdder_1)                      0.00       1.57 f
  SUM[2] (out)                             0.00       1.57 f
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.54       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.57 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.57 r
  FA3/S (FullAdder_0)                      0.00       1.57 r
  SUM[3] (out)                             0.00       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U3/Q (XOR2X1)                    0.53       1.58 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.58 f
  FA0/S (FullAdder_3)                      0.00       1.58 f
  SUM[0] (out)                             0.00       1.58 f
  data arrival time                                   1.58

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.05 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.05 r
  FA1/HA2/U3/Q (XOR2X1)                    0.53       1.58 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.58 f
  FA1/S (FullAdder_2)                      0.00       1.58 f
  SUM[1] (out)                             0.00       1.58 f
  data arrival time                                   1.58

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.47       1.05 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.05 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.05 r
  FA2/HA2/U3/Q (XOR2X1)                    0.53       1.58 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.58 f
  FA2/S (FullAdder_1)                      0.00       1.58 f
  SUM[2] (out)                             0.00       1.58 f
  data arrival time                                   1.58

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X2)                    0.53       1.11 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.11 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.11 f
  FA3/HA2/U2/Q (XOR2X1)                    0.47       1.58 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.58 r
  FA3/S (FullAdder_0)                      0.00       1.58 r
  SUM[3] (out)                             0.00       1.58 r
  data arrival time                                   1.58

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.59 r
  FA0/S (FullAdder_3)                      0.00       1.59 r
  SUM[0] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.59 r
  FA1/S (FullAdder_2)                      0.00       1.59 r
  SUM[1] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.58       1.16 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 r
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.59 r
  FA2/S (FullAdder_1)                      0.00       1.59 r
  SUM[2] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X2)                    0.45       1.02 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.02 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.02 r
  FA3/HA2/U2/Q (XOR2X1)                    0.57       1.59 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.59 f
  FA3/S (FullAdder_0)                      0.00       1.59 f
  SUM[3] (out)                             0.00       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U3/Q (XOR2X1)                    0.46       1.59 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.59 f
  FA0/S (FullAdder_3)                      0.00       1.59 f
  SUM[0] (out)                             0.00       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U3/Q (XOR2X1)                    0.46       1.59 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.59 f
  FA1/S (FullAdder_2)                      0.00       1.59 f
  SUM[1] (out)                             0.00       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U5/Q (XOR2X1)                    0.56       1.13 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 f
  FA2/HA2/U3/Q (XOR2X1)                    0.46       1.59 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.59 f
  FA2/S (FullAdder_1)                      0.00       1.59 f
  SUM[2] (out)                             0.00       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.59 r
  FA0/S (FullAdder_3)                      0.00       1.59 r
  SUM[0] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 r
  FA1/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.59 r
  FA1/S (FullAdder_2)                      0.00       1.59 r
  SUM[1] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U5/Q (XOR2X1)                    0.59       1.16 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 r
  FA2/HA2/U3/Q (XOR2X1)                    0.43       1.59 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.59 r
  FA2/S (FullAdder_1)                      0.00       1.59 r
  SUM[2] (out)                             0.00       1.59 r
  data arrival time                                   1.59

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  clock uncertainty                        0.20       0.58
  output external delay                    0.00       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         1.01


1
