Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ce9ec7a66d2749a2bac21839005f6abd --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot JR_control_unit_TB_behav xil_defaultlib.JR_control_unit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JR_control_unit [jr_control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.jr_control_unit_tb
Built simulation snapshot JR_control_unit_TB_behav
