{"vcs1":{"timestamp_begin":1700207346.466501315, "rt":9.46, "ut":8.57, "st":0.54}}
{"vcselab":{"timestamp_begin":1700207356.000701364, "rt":1.17, "ut":0.40, "st":0.18}}
{"link":{"timestamp_begin":1700207357.257455819, "rt":0.45, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700207345.674783382}
{"VCS_COMP_START_TIME": 1700207345.674783382}
{"VCS_COMP_END_TIME": 1700207366.547559445}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370304}}
{"stitch_vcselab": {"peak_mem": 240020}}
