// Generated by CIRCT 42e53322a
module greytobin(	// /tmp/tmp.xL0fpWUcUv/22128_Verilog_codes_CodeConverters_greytobin_greytobin.cleaned.mlir:2:3
  input  [3:0] grey,	// /tmp/tmp.xL0fpWUcUv/22128_Verilog_codes_CodeConverters_greytobin_greytobin.cleaned.mlir:2:27
  output [3:0] binary	// /tmp/tmp.xL0fpWUcUv/22128_Verilog_codes_CodeConverters_greytobin_greytobin.cleaned.mlir:2:43
);

  assign binary = {grey[3], grey[3] ^ grey[2], grey[3] ^ grey[2] ^ grey[1], ^grey};	// /tmp/tmp.xL0fpWUcUv/22128_Verilog_codes_CodeConverters_greytobin_greytobin.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:5
endmodule

