\hypertarget{group___p_w_r___c_s_r__register__alias}{}\doxysection{P\+WR C\+SR Register alias address}
\label{group___p_w_r___c_s_r__register__alias}\index{PWR CSR Register alias address@{PWR CSR Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}{E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d629ea754e9d5942a97e037d515816}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}{C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}{E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}\label{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}} 
\index{PWR CSR Register alias address@{PWR CSR Register alias address}!CSR\_EWUP\_BB@{CSR\_EWUP\_BB}}
\index{CSR\_EWUP\_BB@{CSR\_EWUP\_BB}!PWR CSR Register alias address@{PWR CSR Register alias address}}
\doxysubsubsection{\texorpdfstring{CSR\_EWUP\_BB}{CSR\_EWUP\_BB}}
{\footnotesize\ttfamily \#define C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}{E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))}



Definition at line 380 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}\label{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}} 
\index{PWR CSR Register alias address@{PWR CSR Register alias address}!EWUP\_BIT\_NUMBER@{EWUP\_BIT\_NUMBER}}
\index{EWUP\_BIT\_NUMBER@{EWUP\_BIT\_NUMBER}!PWR CSR Register alias address@{PWR CSR Register alias address}}
\doxysubsubsection{\texorpdfstring{EWUP\_BIT\_NUMBER}{EWUP\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d629ea754e9d5942a97e037d515816}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+Pos}}}



Definition at line 379 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

