static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_3 * V_5 = NULL ;\r\nT_5 * V_6 ;\r\nT_6 V_7 ;\r\nT_6 V_8 ;\r\nF_2 ( V_2 -> V_9 , V_10 , L_1 ) ;\r\nif ( F_3 ( V_1 ) >= 8 )\r\n{\r\nV_7 = F_4 ( V_1 , 0 ) ;\r\nif ( V_7 == V_11 || V_7 == V_12 )\r\n{\r\nV_8 = F_4 ( V_1 , 4 ) ;\r\nF_5 ( V_2 -> V_9 , V_13 , F_6 ( V_8 , V_14 , L_2 ) ) ;\r\nif ( V_3 )\r\n{\r\nV_6 = F_7 ( V_3 , V_15 , V_1 , 0 , - 1 , V_16 ) ;\r\nV_5 = F_8 ( V_6 , V_17 ) ;\r\nF_7 ( V_5 , V_18 , V_1 , 0 , 4 , V_19 ) ;\r\nF_7 ( V_5 , V_20 , V_1 , 4 , 4 , V_19 ) ;\r\n}\r\n}\r\nelse\r\n{\r\nF_2 ( V_2 -> V_9 , V_13 , L_3 ) ;\r\nif ( V_3 )\r\n{\r\nF_7 ( V_3 , V_15 , V_1 , 0 , - 1 , V_16 ) ;\r\n}\r\n}\r\n}\r\nreturn F_9 ( V_1 ) ;\r\n}\r\nstatic T_7\r\nF_10 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nif ( F_9 ( V_1 ) >= 8 )\r\n{\r\nT_6 V_7 ;\r\nV_7 = F_4 ( V_1 , 0 ) ;\r\nif ( V_7 == V_11 || V_7 == V_12 )\r\n{\r\nT_8 * V_21 = NULL ;\r\nV_21 = F_11 ( V_2 ) ;\r\nF_12 ( V_21 , V_22 ) ;\r\nF_1 ( V_1 , V_2 , V_3 , T_4 ) ;\r\nreturn TRUE ;\r\n}\r\n}\r\nreturn FALSE ;\r\n}\r\nvoid\r\nF_13 ( void )\r\n{\r\nstatic T_9 V_23 [] = {\r\n{ & V_18 ,\r\n{ L_4 , L_5 , V_24 , V_25 , NULL , 0x0 , L_6 , V_26 } } ,\r\n{ & V_20 ,\r\n{ L_7 , L_8 , V_24 , V_25 , F_14 ( V_14 ) , 0x0 , L_9 , V_26 } }\r\n} ;\r\nstatic T_10 * V_27 [] = {\r\n& V_17 ,\r\n} ;\r\nV_15 = F_15 ( L_10 , L_1 , L_11 ) ;\r\nF_16 ( V_15 , V_23 , F_17 ( V_23 ) ) ;\r\nF_18 ( V_27 , F_17 ( V_27 ) ) ;\r\n}\r\nvoid\r\nF_19 ( void )\r\n{\r\nV_22 = F_20 ( F_1 , V_15 ) ;\r\nF_21 ( L_12 , V_22 ) ;\r\nF_22 ( L_13 , F_10 , L_14 , L_15 , V_15 , V_28 ) ;\r\n}
