{"vcs1":{"timestamp_begin":1680782488.221763400, "rt":1.37, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1680782489.624622744, "rt":0.76, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680782490.409972548, "rt":0.44, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680782487.935551233}
{"VCS_COMP_START_TIME": 1680782487.935551233}
{"VCS_COMP_END_TIME": 1680782491.940134088}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338684}}
{"stitch_vcselab": {"peak_mem": 222664}}
