<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SEMINARSKA_NALOGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seminarska_naloga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="seminarska_naloga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="seminarska_naloga.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="seminarska_naloga.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="seminarska_naloga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="seminarska_naloga.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seminarska_naloga.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="seminarska_naloga.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="seminarska_naloga.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seminarska_naloga.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="seminarska_naloga.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="seminarska_naloga.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="seminarska_naloga.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seminarska_naloga.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="seminarska_naloga.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="seminarska_naloga.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="seminarska_naloga.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="seminarska_naloga.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="seminarska_naloga.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="seminarska_naloga.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="seminarska_naloga.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="seminarska_naloga.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="seminarska_naloga.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="seminarska_naloga_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seminarska_naloga_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seminarska_naloga_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seminarska_naloga_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="seminarska_naloga_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seminarska_naloga_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seminarska_naloga_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="seminarska_naloga_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="seminarska_naloga_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seminarska_naloga_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seminarska_naloga_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="seminarska_naloga_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="seminarska_naloga_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seminarska_naloga_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1435838545" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1435838545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435838545" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3126460697749550900" xil_pn:start_ts="1435838545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435838545" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1657654997929535108" xil_pn:start_ts="1435838545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435838545" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1435838545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435838545" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1518391595807034262" xil_pn:start_ts="1435838545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435838545" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1435838545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435838545" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7566548245283088198" xil_pn:start_ts="1435838545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435838592" xil_pn:in_ck="2341407131083296238" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1442055820907859641" xil_pn:start_ts="1435838545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="seminarska_naloga.lso"/>
      <outfile xil_pn:name="seminarska_naloga.ngc"/>
      <outfile xil_pn:name="seminarska_naloga.ngr"/>
      <outfile xil_pn:name="seminarska_naloga.prj"/>
      <outfile xil_pn:name="seminarska_naloga.stx"/>
      <outfile xil_pn:name="seminarska_naloga.syr"/>
      <outfile xil_pn:name="seminarska_naloga.xst"/>
      <outfile xil_pn:name="seminarska_naloga_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1435838592" xil_pn:in_ck="-6415342968785801055" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6106225466357698751" xil_pn:start_ts="1435838592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435838608" xil_pn:in_ck="-2318761648206633658" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5242274608150594355" xil_pn:start_ts="1435838592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="seminarska_naloga.bld"/>
      <outfile xil_pn:name="seminarska_naloga.ngd"/>
      <outfile xil_pn:name="seminarska_naloga_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1435838687" xil_pn:in_ck="-2318761648206633657" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1435838608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="seminarska_naloga.pcf"/>
      <outfile xil_pn:name="seminarska_naloga_map.map"/>
      <outfile xil_pn:name="seminarska_naloga_map.mrp"/>
      <outfile xil_pn:name="seminarska_naloga_map.ncd"/>
      <outfile xil_pn:name="seminarska_naloga_map.ngm"/>
      <outfile xil_pn:name="seminarska_naloga_map.xrpt"/>
      <outfile xil_pn:name="seminarska_naloga_summary.xml"/>
      <outfile xil_pn:name="seminarska_naloga_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1435838740" xil_pn:in_ck="6453211184169238496" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1435838687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="seminarska_naloga.ncd"/>
      <outfile xil_pn:name="seminarska_naloga.pad"/>
      <outfile xil_pn:name="seminarska_naloga.par"/>
      <outfile xil_pn:name="seminarska_naloga.ptwx"/>
      <outfile xil_pn:name="seminarska_naloga.unroutes"/>
      <outfile xil_pn:name="seminarska_naloga.xpi"/>
      <outfile xil_pn:name="seminarska_naloga_pad.csv"/>
      <outfile xil_pn:name="seminarska_naloga_pad.txt"/>
      <outfile xil_pn:name="seminarska_naloga_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1435838782" xil_pn:in_ck="2874530682716964226" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1435838740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="seminarska_naloga.bgn"/>
      <outfile xil_pn:name="seminarska_naloga.bit"/>
      <outfile xil_pn:name="seminarska_naloga.drc"/>
      <outfile xil_pn:name="seminarska_naloga.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1435838740" xil_pn:in_ck="-2318761648206633789" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1435838724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="seminarska_naloga.twr"/>
      <outfile xil_pn:name="seminarska_naloga.twx"/>
    </transform>
  </transforms>

</generated_project>
