// Seed: 3705451708
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wor id_3,
    output supply0 id_4
);
  assign id_2 = id_1;
  wire id_6;
  assign id_4 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wire id_3,
    input wand id_4
);
  logic [7:0] id_6;
  wire id_7;
  always id_3 = id_0;
  wire id_8;
  wire id_9;
  assign id_3 = id_6[1'b0][1];
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
