{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 09:11:18 2014 " "Info: Processing started: Fri May 09 09:11:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_dac -c fir_dac " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir_dac -c fir_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_dac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_dac " "Info: Found entity 1: fir_dac" {  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/key.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC615.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TLC615.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5615 " "Info: Found entity 1: TLC5615" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Info: Found entity 1: fir" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_top " "Info: Found entity 1: rom_top" {  } { { "rom_top.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Info: Found entity 1: reg32" {  } { { "reg32.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/reg32.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Info: Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/adder_32.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin1 " "Info: Found entity 1: sin1" {  } { { "sin1.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin2 " "Info: Found entity 1: sin2" {  } { { "sin2.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_dac " "Info: Elaborating entity \"fir_dac\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_top " "Info: Elaborating entity \"fir\" for hierarchy \"fir:fir_top\"" {  } { { "fir_dac.v" "fir_top" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_top fir:fir_top\|rom_top:u1 " "Info: Elaborating entity \"rom_top\" for hierarchy \"fir:fir_top\|rom_top:u1\"" {  } { { "fir.v" "u1" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 fir:fir_top\|rom_top:u1\|adder_32:u1 " "Info: Elaborating entity \"adder_32\" for hierarchy \"fir:fir_top\|rom_top:u1\|adder_32:u1\"" {  } { { "rom_top.v" "u1" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 fir:fir_top\|rom_top:u1\|reg32:u2 " "Info: Elaborating entity \"reg32\" for hierarchy \"fir:fir_top\|rom_top:u1\|reg32:u2\"" {  } { { "rom_top.v" "u2" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin1 fir:fir_top\|rom_top:u1\|sin1:u3 " "Info: Elaborating entity \"sin1\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin1:u3\"" {  } { { "rom_top.v" "u3" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\"" {  } { { "sin1.v" "altsyncram_component" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\"" {  } { { "sin1.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_rom.mif " "Info: Parameter \"init_file\" = \"sin_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin1.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin1.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m081.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m081 " "Info: Found entity 1: altsyncram_m081" {  } { { "db/altsyncram_m081.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/altsyncram_m081.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m081 fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\|altsyncram_m081:auto_generated " "Info: Elaborating entity \"altsyncram_m081\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin1:u3\|altsyncram:altsyncram_component\|altsyncram_m081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin2 fir:fir_top\|rom_top:u1\|sin2:u7 " "Info: Elaborating entity \"sin2\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin2:u7\"" {  } { { "rom_top.v" "u7" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/rom_top.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\"" {  } { { "sin2.v" "altsyncram_component" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\"" {  } { { "sin2.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_8.mif " "Info: Parameter \"init_file\" = \"sin_8.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin2.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/sin2.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vn71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vn71 " "Info: Found entity 1: altsyncram_vn71" {  } { { "db/altsyncram_vn71.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/altsyncram_vn71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vn71 fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\|altsyncram_vn71:auto_generated " "Info: Elaborating entity \"altsyncram_vn71\" for hierarchy \"fir:fir_top\|rom_top:u1\|sin2:u7\|altsyncram:altsyncram_component\|altsyncram_vn71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5615 TLC5615:tlc5615_top " "Info: Elaborating entity \"TLC5615\" for hierarchy \"TLC5615:tlc5615_top\"" {  } { { "fir_dac.v" "tlc5615_top" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_top " "Info: Elaborating entity \"key\" for hierarchy \"key:key_top\"" {  } { { "fir_dac.v" "key_top" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fir:fir_top\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fir:fir_top\|Div1\"" {  } { { "fir.v" "Div1" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 124 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fir:fir_top\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fir:fir_top\|Div0\"" {  } { { "fir.v" "Div0" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 79 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult2\"" {  } { { "fir.v" "Mult2" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult1\"" {  } { { "fir.v" "Mult1" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult0\"" {  } { { "fir.v" "Mult0" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult4\"" {  } { { "fir.v" "Mult4" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult3\"" {  } { { "fir.v" "Mult3" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 110 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:fir_top\|Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:fir_top\|Mult5\"" {  } { { "fir.v" "Mult5" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 112 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_divide:Div1\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 124 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_divide:Div1 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 124 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Info: Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_d5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d5f " "Info: Found entity 1: alt_u_div_d5f" {  } { { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_divide:Div0\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 79 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_divide:Div0 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 79 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ch " "Info: Found entity 1: add_sub_2ch" {  } { { "db/add_sub_2ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_2ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Info: Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult2\|altshift:external_latency_ffs fir:fir_top\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info: Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info: Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Info: Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ch " "Info: Found entity 1: add_sub_4ch" {  } { { "db/add_sub_4ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_4ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ch " "Info: Found entity 1: add_sub_8ch" {  } { { "db/add_sub_8ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_8ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult1\|altshift:external_latency_ffs fir:fir_top\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Info: Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ch " "Info: Found entity 1: add_sub_7ch" {  } { { "db/add_sub_7ch.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/add_sub_7ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult0\|altshift:external_latency_ffs fir:fir_top\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult4\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult4 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult3\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_top\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\"" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 112 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_top\|lpm_mult:Mult5 " "Info: Instantiated megafunction \"fir:fir_top\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 112 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult5\|multcore:mult_core fir:fir_top\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 112 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir:fir_top\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder fir:fir_top\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir:fir_top\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 112 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fir:fir_top\|lpm_divide:Div0\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[2\]~18 " "Info (17048): Logic cell \"fir:fir_top\|lpm_divide:Div0\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[2\]~18\"" {  } { { "db/alt_u_div_d5f.tdf" "add_sub_20_result_int\[2\]~18" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "fir:fir_top\|lpm_divide:Div0\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[1\]~20 " "Info (17048): Logic cell \"fir:fir_top\|lpm_divide:Div0\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[1\]~20\"" {  } { { "db/alt_u_div_d5f.tdf" "add_sub_20_result_int\[1\]~20" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[1\]~18 " "Info (17048): Logic cell \"fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[1\]~18\"" {  } { { "db/alt_u_div_d5f.tdf" "add_sub_15_result_int\[1\]~18" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1832 " "Info: Implemented 1832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1809 " "Info: Implemented 1809 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Info: Implemented 17 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 09:11:52 2014 " "Info: Processing ended: Fri May 09 09:11:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 09:11:54 2014 " "Info: Processing started: Fri May 09 09:11:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fir_dac EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"fir_dac\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:tlc5615_top\|sclk " "Info: Destination node TLC5615:tlc5615_top\|sclk" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 28 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:tlc5615_top|sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir:fir_top\|clk_div " "Info: Destination node fir:fir_top\|clk_div" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|clk_div } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fir:fir_top\|clk_div  " "Info: Automatically promoted node fir:fir_top\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir:fir_top\|clk_div~0 " "Info: Destination node fir:fir_top\|clk_div~0" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|clk_div~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|clk_div } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLC5615:tlc5615_top\|sclk  " "Info: Automatically promoted node TLC5615:tlc5615_top\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:tlc5615_top\|sclk~0 " "Info: Destination node TLC5615:tlc5615_top\|sclk~0" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 28 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:tlc5615_top|sclk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk " "Info: Destination node sclk" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sclk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 28 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 28 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:tlc5615_top|sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register fir:fir_top\|t\[7\]\[0\] register fir:fir_top\|fir_data_20\[0\] -92.258 ns " "Info: Slack time is -92.258 ns between source register \"fir:fir_top\|t\[7\]\[0\]\" and destination register \"fir:fir_top\|fir_data_20\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.351 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.970 ns) 3.130 ns fir:fir_top\|clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.853 ns fir:fir_top\|clk_div~clkctrl 3 COMB Unassigned 220 " "Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.351 ns fir:fir_top\|fir_data_20\[0\] 4 REG Unassigned 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.21 % ) " "Info: Total cell delay = 2.490 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.861 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.351 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.970 ns) 3.130 ns fir:fir_top\|clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.853 ns fir:fir_top\|clk_div~clkctrl 3 COMB Unassigned 220 " "Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.351 ns fir:fir_top\|fir_data_20\[0\] 4 REG Unassigned 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.21 % ) " "Info: Total cell delay = 2.490 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.861 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.351 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.970 ns) 3.130 ns fir:fir_top\|clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.853 ns fir:fir_top\|clk_div~clkctrl 3 COMB Unassigned 220 " "Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.351 ns fir:fir_top\|t\[7\]\[0\] 4 REG Unassigned 5 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.21 % ) " "Info: Total cell delay = 2.490 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.861 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.351 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.970 ns) 3.130 ns fir:fir_top\|clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.853 ns fir:fir_top\|clk_div~clkctrl 3 COMB Unassigned 220 " "Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.351 ns fir:fir_top\|t\[7\]\[0\] 4 REG Unassigned 5 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.21 % ) " "Info: Total cell delay = 2.490 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.861 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "92.994 ns - Longest register register " "Info: - Longest register to register delay is 92.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fir:fir_top\|t\[7\]\[0\] 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.621 ns) 2.347 ns fir:fir_top\|Add18~1 2 COMB Unassigned 2 " "Info: 2: + IC(1.726 ns) + CELL(0.621 ns) = 2.347 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.433 ns fir:fir_top\|Add18~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.433 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add18~1 fir:fir_top|Add18~3 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.939 ns fir:fir_top\|Add18~4 4 COMB Unassigned 7 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.939 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'fir:fir_top\|Add18~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add18~3 fir:fir_top|Add18~4 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 4.465 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[6\]~536 5 COMB Unassigned 2 " "Info: 5: + IC(1.320 ns) + CELL(0.206 ns) = 4.465 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[6\]~536'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 } "NODE_NAME" } } { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 5.973 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~35 6 COMB Unassigned 2 " "Info: 6: + IC(0.912 ns) + CELL(0.596 ns) = 5.973 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.059 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.565 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~38 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.565 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 8.437 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~28 9 COMB Unassigned 2 " "Info: 9: + IC(1.251 ns) + CELL(0.621 ns) = 8.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.943 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~29 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 8.943 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.621 ns) 10.448 ns fir:fir_top\|Add23~9 11 COMB Unassigned 2 " "Info: 11: + IC(0.884 ns) + CELL(0.621 ns) = 10.448 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.954 ns fir:fir_top\|Add23~10 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 10.954 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add23~9 fir:fir_top|Add23~10 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.624 ns) 12.899 ns fir:fir_top\|Add26~20 13 COMB Unassigned 2 " "Info: 13: + IC(1.321 ns) + CELL(0.624 ns) = 12.899 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { fir:fir_top|Add23~10 fir:fir_top|Add26~20 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 14.814 ns fir:fir_top\|Add27~19 14 COMB Unassigned 2 " "Info: 14: + IC(1.294 ns) + CELL(0.621 ns) = 14.814 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|Add26~20 fir:fir_top|Add27~19 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.506 ns) 15.427 ns fir:fir_top\|Add27~20 15 COMB Unassigned 2 " "Info: 15: + IC(0.107 ns) + CELL(0.506 ns) = 15.427 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { fir:fir_top|Add27~19 fir:fir_top|Add27~20 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 17.342 ns fir:fir_top\|Add28~21 16 COMB Unassigned 2 " "Info: 16: + IC(1.294 ns) + CELL(0.621 ns) = 17.342 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|Add27~20 fir:fir_top|Add28~21 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 17.535 ns fir:fir_top\|Add28~23 17 COMB Unassigned 2 " "Info: 17: + IC(0.107 ns) + CELL(0.086 ns) = 17.535 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~23'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { fir:fir_top|Add28~21 fir:fir_top|Add28~23 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.621 ns fir:fir_top\|Add28~25 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 17.621 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~25'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~23 fir:fir_top|Add28~25 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.707 ns fir:fir_top\|Add28~27 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 17.707 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~27'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~25 fir:fir_top|Add28~27 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.793 ns fir:fir_top\|Add28~29 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 17.793 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~27 fir:fir_top|Add28~29 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.879 ns fir:fir_top\|Add28~31 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 17.879 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~31'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~29 fir:fir_top|Add28~31 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.965 ns fir:fir_top\|Add28~33 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 17.965 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~31 fir:fir_top|Add28~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.051 ns fir:fir_top\|Add28~35 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.051 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~33 fir:fir_top|Add28~35 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.137 ns fir:fir_top\|Add28~37 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.137 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~35 fir:fir_top|Add28~37 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.223 ns fir:fir_top\|Add28~39 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.223 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~37 fir:fir_top|Add28~39 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.309 ns fir:fir_top\|Add28~41 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.309 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|Add28~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~39 fir:fir_top|Add28~41 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.815 ns fir:fir_top\|Add28~42 27 COMB Unassigned 11 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.815 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'fir:fir_top\|Add28~42'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add28~41 fir:fir_top|Add28~42 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 20.687 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15 28 COMB Unassigned 1 " "Info: 28: + IC(1.251 ns) + CELL(0.621 ns) = 20.687 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.193 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16 29 COMB Unassigned 23 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 21.193 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 22.729 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360 30 COMB Unassigned 2 " "Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 22.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 24.235 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1 31 COMB Unassigned 2 " "Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 24.235 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.321 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3 32 COMB Unassigned 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 24.321 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.407 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5 33 COMB Unassigned 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 24.407 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.493 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7 34 COMB Unassigned 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.493 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.579 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9 35 COMB Unassigned 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.665 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11 36 COMB Unassigned 2 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.665 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.751 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13 37 COMB Unassigned 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.837 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15 38 COMB Unassigned 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 24.837 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.343 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16 39 COMB Unassigned 26 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.343 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 26.879 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[183\]~1269 40 COMB Unassigned 3 " "Info: 40: + IC(1.330 ns) + CELL(0.206 ns) = 26.879 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[183\]~1269'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.621 ns) 28.803 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11 41 COMB Unassigned 2 " "Info: 41: + IC(1.303 ns) + CELL(0.621 ns) = 28.803 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.889 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13 42 COMB Unassigned 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.889 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.975 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15 43 COMB Unassigned 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 28.975 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.481 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16 44 COMB Unassigned 26 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.481 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.206 ns) 30.964 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~1289 45 COMB Unassigned 3 " "Info: 45: + IC(1.277 ns) + CELL(0.206 ns) = 30.964 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~1289'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.621 ns) 32.878 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5 46 COMB Unassigned 2 " "Info: 46: + IC(1.293 ns) + CELL(0.621 ns) = 32.878 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.964 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7 47 COMB Unassigned 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 32.964 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.050 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9 48 COMB Unassigned 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 33.050 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.136 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11 49 COMB Unassigned 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 33.136 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.222 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13 50 COMB Unassigned 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.222 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.308 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15 51 COMB Unassigned 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.308 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.814 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16 52 COMB Unassigned 26 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 33.814 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.202 ns) 35.355 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304 53 COMB Unassigned 2 " "Info: 53: + IC(1.339 ns) + CELL(0.202 ns) = 35.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.596 ns) 37.271 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3 54 COMB Unassigned 2 " "Info: 54: + IC(1.320 ns) + CELL(0.596 ns) = 37.271 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.357 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5 55 COMB Unassigned 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 37.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.443 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7 56 COMB Unassigned 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 37.443 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.529 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9 57 COMB Unassigned 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 37.529 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.615 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11 58 COMB Unassigned 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 37.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.701 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13 59 COMB Unassigned 1 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 37.701 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.787 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15 60 COMB Unassigned 1 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 37.787 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.293 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16 61 COMB Unassigned 26 " "Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 38.293 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.202 ns) 40.181 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282 62 COMB Unassigned 2 " "Info: 62: + IC(1.686 ns) + CELL(0.202 ns) = 40.181 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 42.093 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3 63 COMB Unassigned 2 " "Info: 63: + IC(1.316 ns) + CELL(0.596 ns) = 42.093 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.179 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5 64 COMB Unassigned 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 42.179 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.265 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7 65 COMB Unassigned 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 42.265 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.351 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9 66 COMB Unassigned 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 42.351 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.437 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11 67 COMB Unassigned 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 42.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.523 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13 68 COMB Unassigned 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 42.523 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.609 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15 69 COMB Unassigned 1 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 42.609 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 43.115 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16 70 COMB Unassigned 26 " "Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 43.115 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.366 ns) 44.647 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203 71 COMB Unassigned 3 " "Info: 71: + IC(1.166 ns) + CELL(0.366 ns) = 44.647 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.621 ns) 46.936 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11 72 COMB Unassigned 2 " "Info: 72: + IC(1.668 ns) + CELL(0.621 ns) = 46.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.022 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13 73 COMB Unassigned 1 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 47.022 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.108 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15 74 COMB Unassigned 1 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 47.108 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 47.614 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16 75 COMB Unassigned 26 " "Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 47.614 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.366 ns) 49.503 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[240\]~1207 76 COMB Unassigned 1 " "Info: 76: + IC(1.523 ns) + CELL(0.366 ns) = 49.503 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[240\]~1207'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.621 ns) 52.151 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15 77 COMB Unassigned 1 " "Info: 77: + IC(2.027 ns) + CELL(0.621 ns) = 52.151 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 52.657 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16 78 COMB Unassigned 27 " "Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 52.657 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 54.561 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[251\]~1213 79 COMB Unassigned 1 " "Info: 79: + IC(1.538 ns) + CELL(0.366 ns) = 54.561 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[251\]~1213'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.621 ns) 56.866 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15 80 COMB Unassigned 1 " "Info: 80: + IC(1.684 ns) + CELL(0.621 ns) = 56.866 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 57.372 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16 81 COMB Unassigned 27 " "Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 57.372 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 59.276 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219 82 COMB Unassigned 1 " "Info: 82: + IC(1.538 ns) + CELL(0.366 ns) = 59.276 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.621 ns) 61.562 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15 83 COMB Unassigned 1 " "Info: 83: + IC(1.665 ns) + CELL(0.621 ns) = 61.562 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 62.068 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16 84 COMB Unassigned 27 " "Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 62.068 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.202 ns) 63.591 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169 85 COMB Unassigned 2 " "Info: 85: + IC(1.321 ns) + CELL(0.202 ns) = 63.591 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.596 ns) 65.508 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9 86 COMB Unassigned 2 " "Info: 86: + IC(1.321 ns) + CELL(0.596 ns) = 65.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.594 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11 87 COMB Unassigned 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 65.594 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.680 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13 88 COMB Unassigned 1 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 65.680 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.766 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15 89 COMB Unassigned 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 65.766 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 66.272 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16 90 COMB Unassigned 27 " "Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 66.272 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 67.808 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[277\]~1283 91 COMB Unassigned 3 " "Info: 91: + IC(1.330 ns) + CELL(0.206 ns) = 67.808 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[277\]~1283'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 69.723 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[3\]~1 92 COMB Unassigned 2 " "Info: 92: + IC(1.294 ns) + CELL(0.621 ns) = 69.723 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.809 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[4\]~3 93 COMB Unassigned 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 69.809 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.895 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[5\]~5 94 COMB Unassigned 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 69.895 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.981 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[6\]~7 95 COMB Unassigned 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 69.981 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.067 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9 96 COMB Unassigned 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 70.067 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.153 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11 97 COMB Unassigned 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 70.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.239 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13 98 COMB Unassigned 1 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 70.239 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.325 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15 99 COMB Unassigned 1 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 70.325 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 70.831 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16 100 COMB Unassigned 27 " "Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 70.831 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.202 ns) 72.353 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[291\]~126 101 COMB Unassigned 2 " "Info: 101: + IC(1.320 ns) + CELL(0.202 ns) = 72.353 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[291\]~126'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.596 ns) 74.279 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7 102 COMB Unassigned 2 " "Info: 102: + IC(1.330 ns) + CELL(0.596 ns) = 74.279 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.365 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9 103 COMB Unassigned 2 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 74.365 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.451 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11 104 COMB Unassigned 2 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 74.451 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.537 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13 105 COMB Unassigned 1 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 74.537 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.623 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15 106 COMB Unassigned 1 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 74.623 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 75.129 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16 107 COMB Unassigned 27 " "Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 75.129 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 76.655 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285 108 COMB Unassigned 3 " "Info: 108: + IC(1.320 ns) + CELL(0.206 ns) = 76.655 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.621 ns) 78.936 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1 109 COMB Unassigned 2 " "Info: 109: + IC(1.660 ns) + CELL(0.621 ns) = 78.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.022 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3 110 COMB Unassigned 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 79.022 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.108 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5 111 COMB Unassigned 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 79.108 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.194 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7 112 COMB Unassigned 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 79.194 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.280 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9 113 COMB Unassigned 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 79.280 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.366 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11 114 COMB Unassigned 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 79.366 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.452 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13 115 COMB Unassigned 1 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 79.452 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.538 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15 116 COMB Unassigned 1 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 79.538 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 80.044 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16 117 COMB Unassigned 27 " "Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 80.044 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.202 ns) 81.561 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~83 118 COMB Unassigned 2 " "Info: 118: + IC(1.315 ns) + CELL(0.202 ns) = 81.561 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.596 ns) 83.435 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5 119 COMB Unassigned 2 " "Info: 119: + IC(1.278 ns) + CELL(0.596 ns) = 83.435 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.521 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7 120 COMB Unassigned 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 83.521 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.607 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9 121 COMB Unassigned 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 83.607 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.693 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11 122 COMB Unassigned 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 83.693 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.779 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13 123 COMB Unassigned 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 83.779 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.865 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15 124 COMB Unassigned 1 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 83.865 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 84.371 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16 125 COMB Unassigned 25 " "Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 84.371 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 85.489 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[321\]~1287 126 COMB Unassigned 3 " "Info: 126: + IC(0.912 ns) + CELL(0.206 ns) = 85.489 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[321\]~1287'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 87.404 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[3\]~1 127 COMB Unassigned 2 " "Info: 127: + IC(1.294 ns) + CELL(0.621 ns) = 87.404 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.490 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[4\]~3 128 COMB Unassigned 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 87.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.576 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5 129 COMB Unassigned 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 87.576 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.662 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7 130 COMB Unassigned 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 87.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.748 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9 131 COMB Unassigned 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 87.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.834 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11 132 COMB Unassigned 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 87.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.920 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13 133 COMB Unassigned 1 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 87.920 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.006 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15 134 COMB Unassigned 1 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 88.006 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 88.512 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16 135 COMB Unassigned 17 " "Info: 135: + IC(0.000 ns) + CELL(0.506 ns) = 88.512 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.366 ns) 90.035 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266 136 COMB Unassigned 1 " "Info: 136: + IC(1.157 ns) + CELL(0.366 ns) = 90.035 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 91.950 ns fir:fir_top\|fir_data_20\[0\]~22 137 COMB Unassigned 1 " "Info: 137: + IC(1.294 ns) + CELL(0.621 ns) = 91.950 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.036 ns fir:fir_top\|fir_data_20\[0\]~24 138 COMB Unassigned 1 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 92.036 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.122 ns fir:fir_top\|fir_data_20\[0\]~26 139 COMB Unassigned 1 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 92.122 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~26'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.208 ns fir:fir_top\|fir_data_20\[0\]~28 140 COMB Unassigned 1 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 92.208 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.294 ns fir:fir_top\|fir_data_20\[0\]~30 141 COMB Unassigned 1 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 92.294 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~30'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.380 ns fir:fir_top\|fir_data_20\[0\]~32 142 COMB Unassigned 1 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 92.380 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 92.886 ns fir:fir_top\|fir_data_20\[0\]~33 143 COMB Unassigned 1 " "Info: 143: + IC(0.000 ns) + CELL(0.506 ns) = 92.886 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 92.994 ns fir:fir_top\|fir_data_20\[0\] 144 REG Unassigned 1 " "Info: 144: + IC(0.000 ns) + CELL(0.108 ns) = 92.994 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.911 ns ( 40.77 % ) " "Info: Total cell delay = 37.911 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "55.083 ns ( 59.23 % ) " "Info: Total interconnect delay = 55.083 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "92.994 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~3 fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 fir:fir_top|Add23~10 fir:fir_top|Add26~20 fir:fir_top|Add27~19 fir:fir_top|Add27~20 fir:fir_top|Add28~21 fir:fir_top|Add28~23 fir:fir_top|Add28~25 fir:fir_top|Add28~27 fir:fir_top|Add28~29 fir:fir_top|Add28~31 fir:fir_top|Add28~33 fir:fir_top|Add28~35 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "92.994 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~3 fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 fir:fir_top|Add23~10 fir:fir_top|Add26~20 fir:fir_top|Add27~19 fir:fir_top|Add27~20 fir:fir_top|Add28~21 fir:fir_top|Add28~23 fir:fir_top|Add28~25 fir:fir_top|Add28~27 fir:fir_top|Add28~29 fir:fir_top|Add28~31 fir:fir_top|Add28~33 fir:fir_top|Add28~35 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "92.994 ns register register " "Info: Estimated most critical path is register to register delay of 92.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fir:fir_top\|t\[7\]\[0\] 1 REG LAB_X17_Y5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y5; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.621 ns) 2.347 ns fir:fir_top\|Add18~1 2 COMB LAB_X24_Y5 2 " "Info: 2: + IC(1.726 ns) + CELL(0.621 ns) = 2.347 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.433 ns fir:fir_top\|Add18~3 3 COMB LAB_X24_Y5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.433 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add18~1 fir:fir_top|Add18~3 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.939 ns fir:fir_top\|Add18~4 4 COMB LAB_X24_Y5 7 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.939 ns; Loc. = LAB_X24_Y5; Fanout = 7; COMB Node = 'fir:fir_top\|Add18~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add18~3 fir:fir_top|Add18~4 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 4.465 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[6\]~536 5 COMB LAB_X25_Y6 2 " "Info: 5: + IC(1.320 ns) + CELL(0.206 ns) = 4.465 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[6\]~536'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 } "NODE_NAME" } } { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 5.973 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~35 6 COMB LAB_X24_Y6 2 " "Info: 6: + IC(0.912 ns) + CELL(0.596 ns) = 5.973 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.059 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37 7 COMB LAB_X24_Y6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.059 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.565 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~38 8 COMB LAB_X24_Y6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.565 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 8.437 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~28 9 COMB LAB_X27_Y6 2 " "Info: 9: + IC(1.251 ns) + CELL(0.621 ns) = 8.437 ns; Loc. = LAB_X27_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.943 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~29 10 COMB LAB_X27_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 8.943 ns; Loc. = LAB_X27_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.621 ns) 10.448 ns fir:fir_top\|Add23~9 11 COMB LAB_X26_Y6 2 " "Info: 11: + IC(0.884 ns) + CELL(0.621 ns) = 10.448 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.954 ns fir:fir_top\|Add23~10 12 COMB LAB_X26_Y6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 10.954 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add23~9 fir:fir_top|Add23~10 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.624 ns) 12.899 ns fir:fir_top\|Add26~20 13 COMB LAB_X25_Y5 2 " "Info: 13: + IC(1.321 ns) + CELL(0.624 ns) = 12.899 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { fir:fir_top|Add23~10 fir:fir_top|Add26~20 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 14.814 ns fir:fir_top\|Add27~19 14 COMB LAB_X25_Y4 2 " "Info: 14: + IC(1.294 ns) + CELL(0.621 ns) = 14.814 ns; Loc. = LAB_X25_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|Add26~20 fir:fir_top|Add27~19 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.506 ns) 15.427 ns fir:fir_top\|Add27~20 15 COMB LAB_X25_Y3 2 " "Info: 15: + IC(0.107 ns) + CELL(0.506 ns) = 15.427 ns; Loc. = LAB_X25_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { fir:fir_top|Add27~19 fir:fir_top|Add27~20 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 17.342 ns fir:fir_top\|Add28~21 16 COMB LAB_X24_Y4 2 " "Info: 16: + IC(1.294 ns) + CELL(0.621 ns) = 17.342 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|Add27~20 fir:fir_top|Add28~21 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 17.535 ns fir:fir_top\|Add28~23 17 COMB LAB_X24_Y3 2 " "Info: 17: + IC(0.107 ns) + CELL(0.086 ns) = 17.535 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~23'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { fir:fir_top|Add28~21 fir:fir_top|Add28~23 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.621 ns fir:fir_top\|Add28~25 18 COMB LAB_X24_Y3 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 17.621 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~25'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~23 fir:fir_top|Add28~25 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.707 ns fir:fir_top\|Add28~27 19 COMB LAB_X24_Y3 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 17.707 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~27'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~25 fir:fir_top|Add28~27 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.793 ns fir:fir_top\|Add28~29 20 COMB LAB_X24_Y3 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 17.793 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~27 fir:fir_top|Add28~29 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.879 ns fir:fir_top\|Add28~31 21 COMB LAB_X24_Y3 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 17.879 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~31'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~29 fir:fir_top|Add28~31 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.965 ns fir:fir_top\|Add28~33 22 COMB LAB_X24_Y3 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 17.965 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~31 fir:fir_top|Add28~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.051 ns fir:fir_top\|Add28~35 23 COMB LAB_X24_Y3 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.051 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~33 fir:fir_top|Add28~35 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.137 ns fir:fir_top\|Add28~37 24 COMB LAB_X24_Y3 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.137 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~35 fir:fir_top|Add28~37 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.223 ns fir:fir_top\|Add28~39 25 COMB LAB_X24_Y3 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.223 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~37 fir:fir_top|Add28~39 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.309 ns fir:fir_top\|Add28~41 26 COMB LAB_X24_Y3 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.309 ns; Loc. = LAB_X24_Y3; Fanout = 1; COMB Node = 'fir:fir_top\|Add28~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~39 fir:fir_top|Add28~41 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.815 ns fir:fir_top\|Add28~42 27 COMB LAB_X24_Y3 11 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.815 ns; Loc. = LAB_X24_Y3; Fanout = 11; COMB Node = 'fir:fir_top\|Add28~42'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add28~41 fir:fir_top|Add28~42 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 20.687 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15 28 COMB LAB_X21_Y3 1 " "Info: 28: + IC(1.251 ns) + CELL(0.621 ns) = 20.687 ns; Loc. = LAB_X21_Y3; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.193 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16 29 COMB LAB_X21_Y3 23 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 21.193 ns; Loc. = LAB_X21_Y3; Fanout = 23; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 22.729 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360 30 COMB LAB_X22_Y5 2 " "Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 22.729 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 24.235 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1 31 COMB LAB_X21_Y5 2 " "Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 24.235 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.321 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3 32 COMB LAB_X21_Y5 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 24.321 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.407 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5 33 COMB LAB_X21_Y5 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 24.407 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.493 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7 34 COMB LAB_X21_Y5 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.493 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.579 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9 35 COMB LAB_X21_Y5 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.579 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.665 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11 36 COMB LAB_X21_Y5 2 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.665 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.751 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13 37 COMB LAB_X21_Y5 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.751 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.837 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15 38 COMB LAB_X21_Y5 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 24.837 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.343 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16 39 COMB LAB_X21_Y5 26 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.343 ns; Loc. = LAB_X21_Y5; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 26.879 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[183\]~1269 40 COMB LAB_X21_Y3 3 " "Info: 40: + IC(1.330 ns) + CELL(0.206 ns) = 26.879 ns; Loc. = LAB_X21_Y3; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[183\]~1269'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.621 ns) 28.803 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11 41 COMB LAB_X20_Y5 2 " "Info: 41: + IC(1.303 ns) + CELL(0.621 ns) = 28.803 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.889 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13 42 COMB LAB_X20_Y5 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.889 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.975 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15 43 COMB LAB_X20_Y5 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 28.975 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.481 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16 44 COMB LAB_X20_Y5 26 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.481 ns; Loc. = LAB_X20_Y5; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.206 ns) 30.964 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~1289 45 COMB LAB_X22_Y5 3 " "Info: 45: + IC(1.277 ns) + CELL(0.206 ns) = 30.964 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~1289'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.621 ns) 32.878 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5 46 COMB LAB_X21_Y4 2 " "Info: 46: + IC(1.293 ns) + CELL(0.621 ns) = 32.878 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.964 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7 47 COMB LAB_X21_Y4 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 32.964 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.050 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9 48 COMB LAB_X21_Y4 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 33.050 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.136 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11 49 COMB LAB_X21_Y4 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 33.136 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.222 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13 50 COMB LAB_X21_Y4 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.222 ns; Loc. = LAB_X21_Y4; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.308 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15 51 COMB LAB_X21_Y4 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.308 ns; Loc. = LAB_X21_Y4; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.814 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16 52 COMB LAB_X21_Y4 26 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 33.814 ns; Loc. = LAB_X21_Y4; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.202 ns) 35.355 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304 53 COMB LAB_X22_Y7 2 " "Info: 53: + IC(1.339 ns) + CELL(0.202 ns) = 35.355 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.596 ns) 37.271 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3 54 COMB LAB_X22_Y6 2 " "Info: 54: + IC(1.320 ns) + CELL(0.596 ns) = 37.271 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.357 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5 55 COMB LAB_X22_Y6 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 37.357 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.443 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7 56 COMB LAB_X22_Y6 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 37.443 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.529 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9 57 COMB LAB_X22_Y6 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 37.529 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.615 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11 58 COMB LAB_X22_Y6 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 37.615 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.701 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13 59 COMB LAB_X22_Y6 1 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 37.701 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.787 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15 60 COMB LAB_X22_Y6 1 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 37.787 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.293 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16 61 COMB LAB_X22_Y6 26 " "Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 38.293 ns; Loc. = LAB_X22_Y6; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.202 ns) 40.181 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282 62 COMB LAB_X25_Y7 2 " "Info: 62: + IC(1.686 ns) + CELL(0.202 ns) = 40.181 ns; Loc. = LAB_X25_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 42.093 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3 63 COMB LAB_X21_Y7 2 " "Info: 63: + IC(1.316 ns) + CELL(0.596 ns) = 42.093 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.179 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5 64 COMB LAB_X21_Y7 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 42.179 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.265 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7 65 COMB LAB_X21_Y7 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 42.265 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.351 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9 66 COMB LAB_X21_Y7 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 42.351 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.437 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11 67 COMB LAB_X21_Y7 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 42.437 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.523 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13 68 COMB LAB_X21_Y7 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 42.523 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.609 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15 69 COMB LAB_X21_Y7 1 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 42.609 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 43.115 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16 70 COMB LAB_X21_Y7 26 " "Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 43.115 ns; Loc. = LAB_X21_Y7; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.366 ns) 44.647 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203 71 COMB LAB_X22_Y5 3 " "Info: 71: + IC(1.166 ns) + CELL(0.366 ns) = 44.647 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.621 ns) 46.936 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11 72 COMB LAB_X24_Y7 2 " "Info: 72: + IC(1.668 ns) + CELL(0.621 ns) = 46.936 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.022 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13 73 COMB LAB_X24_Y7 1 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 47.022 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.108 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15 74 COMB LAB_X24_Y7 1 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 47.108 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 47.614 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16 75 COMB LAB_X24_Y7 26 " "Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 47.614 ns; Loc. = LAB_X24_Y7; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.366 ns) 49.503 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[240\]~1207 76 COMB LAB_X21_Y6 1 " "Info: 76: + IC(1.523 ns) + CELL(0.366 ns) = 49.503 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[240\]~1207'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.621 ns) 52.151 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15 77 COMB LAB_X26_Y7 1 " "Info: 77: + IC(2.027 ns) + CELL(0.621 ns) = 52.151 ns; Loc. = LAB_X26_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 52.657 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16 78 COMB LAB_X26_Y7 27 " "Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 52.657 ns; Loc. = LAB_X26_Y7; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 54.561 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[251\]~1213 79 COMB LAB_X22_Y5 1 " "Info: 79: + IC(1.538 ns) + CELL(0.366 ns) = 54.561 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[251\]~1213'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.621 ns) 56.866 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15 80 COMB LAB_X26_Y9 1 " "Info: 80: + IC(1.684 ns) + CELL(0.621 ns) = 56.866 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 57.372 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16 81 COMB LAB_X26_Y9 27 " "Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 57.372 ns; Loc. = LAB_X26_Y9; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 59.276 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219 82 COMB LAB_X22_Y7 1 " "Info: 82: + IC(1.538 ns) + CELL(0.366 ns) = 59.276 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.621 ns) 61.562 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15 83 COMB LAB_X26_Y8 1 " "Info: 83: + IC(1.665 ns) + CELL(0.621 ns) = 61.562 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 62.068 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16 84 COMB LAB_X26_Y8 27 " "Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 62.068 ns; Loc. = LAB_X26_Y8; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.202 ns) 63.591 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169 85 COMB LAB_X25_Y9 2 " "Info: 85: + IC(1.321 ns) + CELL(0.202 ns) = 63.591 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.596 ns) 65.508 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9 86 COMB LAB_X24_Y8 2 " "Info: 86: + IC(1.321 ns) + CELL(0.596 ns) = 65.508 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.594 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11 87 COMB LAB_X24_Y8 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 65.594 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.680 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13 88 COMB LAB_X24_Y8 1 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 65.680 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.766 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15 89 COMB LAB_X24_Y8 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 65.766 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 66.272 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16 90 COMB LAB_X24_Y8 27 " "Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 66.272 ns; Loc. = LAB_X24_Y8; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 67.808 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[277\]~1283 91 COMB LAB_X25_Y10 3 " "Info: 91: + IC(1.330 ns) + CELL(0.206 ns) = 67.808 ns; Loc. = LAB_X25_Y10; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[277\]~1283'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 69.723 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[3\]~1 92 COMB LAB_X24_Y11 2 " "Info: 92: + IC(1.294 ns) + CELL(0.621 ns) = 69.723 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.809 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[4\]~3 93 COMB LAB_X24_Y11 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 69.809 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.895 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[5\]~5 94 COMB LAB_X24_Y11 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 69.895 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.981 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[6\]~7 95 COMB LAB_X24_Y11 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 69.981 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.067 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9 96 COMB LAB_X24_Y11 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 70.067 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.153 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11 97 COMB LAB_X24_Y11 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 70.153 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.239 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13 98 COMB LAB_X24_Y11 1 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 70.239 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.325 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15 99 COMB LAB_X24_Y11 1 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 70.325 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 70.831 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16 100 COMB LAB_X24_Y11 27 " "Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 70.831 ns; Loc. = LAB_X24_Y11; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.202 ns) 72.353 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[291\]~126 101 COMB LAB_X24_Y12 2 " "Info: 101: + IC(1.320 ns) + CELL(0.202 ns) = 72.353 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[291\]~126'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.596 ns) 74.279 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7 102 COMB LAB_X24_Y10 2 " "Info: 102: + IC(1.330 ns) + CELL(0.596 ns) = 74.279 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.365 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9 103 COMB LAB_X24_Y10 2 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 74.365 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.451 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11 104 COMB LAB_X24_Y10 2 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 74.451 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.537 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13 105 COMB LAB_X24_Y10 1 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 74.537 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.623 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15 106 COMB LAB_X24_Y10 1 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 74.623 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 75.129 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16 107 COMB LAB_X24_Y10 27 " "Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 75.129 ns; Loc. = LAB_X24_Y10; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 76.655 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285 108 COMB LAB_X25_Y11 3 " "Info: 108: + IC(1.320 ns) + CELL(0.206 ns) = 76.655 ns; Loc. = LAB_X25_Y11; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.621 ns) 78.936 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1 109 COMB LAB_X22_Y10 2 " "Info: 109: + IC(1.660 ns) + CELL(0.621 ns) = 78.936 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.022 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3 110 COMB LAB_X22_Y10 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 79.022 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.108 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5 111 COMB LAB_X22_Y10 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 79.108 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.194 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7 112 COMB LAB_X22_Y10 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 79.194 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.280 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9 113 COMB LAB_X22_Y10 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 79.280 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.366 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11 114 COMB LAB_X22_Y10 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 79.366 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.452 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13 115 COMB LAB_X22_Y10 1 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 79.452 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.538 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15 116 COMB LAB_X22_Y10 1 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 79.538 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 80.044 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16 117 COMB LAB_X22_Y10 27 " "Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 80.044 ns; Loc. = LAB_X22_Y10; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.202 ns) 81.561 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~83 118 COMB LAB_X18_Y10 2 " "Info: 118: + IC(1.315 ns) + CELL(0.202 ns) = 81.561 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.596 ns) 83.435 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5 119 COMB LAB_X21_Y10 2 " "Info: 119: + IC(1.278 ns) + CELL(0.596 ns) = 83.435 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.521 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7 120 COMB LAB_X21_Y10 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 83.521 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.607 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9 121 COMB LAB_X21_Y10 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 83.607 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.693 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11 122 COMB LAB_X21_Y10 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 83.693 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.779 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13 123 COMB LAB_X21_Y10 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 83.779 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.865 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15 124 COMB LAB_X21_Y10 1 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 83.865 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 84.371 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16 125 COMB LAB_X21_Y10 25 " "Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 84.371 ns; Loc. = LAB_X21_Y10; Fanout = 25; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 85.489 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[321\]~1287 126 COMB LAB_X20_Y10 3 " "Info: 126: + IC(0.912 ns) + CELL(0.206 ns) = 85.489 ns; Loc. = LAB_X20_Y10; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[321\]~1287'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 87.404 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[3\]~1 127 COMB LAB_X21_Y11 2 " "Info: 127: + IC(1.294 ns) + CELL(0.621 ns) = 87.404 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.490 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[4\]~3 128 COMB LAB_X21_Y11 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 87.490 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.576 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5 129 COMB LAB_X21_Y11 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 87.576 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.662 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7 130 COMB LAB_X21_Y11 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 87.662 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.748 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9 131 COMB LAB_X21_Y11 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 87.748 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.834 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11 132 COMB LAB_X21_Y11 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 87.834 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.920 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13 133 COMB LAB_X21_Y11 1 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 87.920 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.006 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15 134 COMB LAB_X21_Y11 1 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 88.006 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 88.512 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16 135 COMB LAB_X21_Y11 17 " "Info: 135: + IC(0.000 ns) + CELL(0.506 ns) = 88.512 ns; Loc. = LAB_X21_Y11; Fanout = 17; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.366 ns) 90.035 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266 136 COMB LAB_X21_Y10 1 " "Info: 136: + IC(1.157 ns) + CELL(0.366 ns) = 90.035 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 91.950 ns fir:fir_top\|fir_data_20\[0\]~22 137 COMB LAB_X20_Y11 1 " "Info: 137: + IC(1.294 ns) + CELL(0.621 ns) = 91.950 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.036 ns fir:fir_top\|fir_data_20\[0\]~24 138 COMB LAB_X20_Y11 1 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 92.036 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.122 ns fir:fir_top\|fir_data_20\[0\]~26 139 COMB LAB_X20_Y11 1 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 92.122 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~26'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.208 ns fir:fir_top\|fir_data_20\[0\]~28 140 COMB LAB_X20_Y11 1 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 92.208 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.294 ns fir:fir_top\|fir_data_20\[0\]~30 141 COMB LAB_X20_Y11 1 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 92.294 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~30'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.380 ns fir:fir_top\|fir_data_20\[0\]~32 142 COMB LAB_X20_Y11 1 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 92.380 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 92.886 ns fir:fir_top\|fir_data_20\[0\]~33 143 COMB LAB_X20_Y11 1 " "Info: 143: + IC(0.000 ns) + CELL(0.506 ns) = 92.886 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 92.994 ns fir:fir_top\|fir_data_20\[0\] 144 REG LAB_X20_Y11 1 " "Info: 144: + IC(0.000 ns) + CELL(0.108 ns) = 92.994 ns; Loc. = LAB_X20_Y11; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.911 ns ( 40.77 % ) " "Info: Total cell delay = 37.911 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "55.083 ns ( 59.23 % ) " "Info: Total interconnect delay = 55.083 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "92.994 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~3 fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 fir:fir_top|Add23~10 fir:fir_top|Add26~20 fir:fir_top|Add27~19 fir:fir_top|Add27~20 fir:fir_top|Add28~21 fir:fir_top|Add28~23 fir:fir_top|Add28~25 fir:fir_top|Add28~27 fir:fir_top|Add28~29 fir:fir_top|Add28~31 fir:fir_top|Add28~33 fir:fir_top|Add28~35 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk 0 " "Info: Pin \"sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din 0 " "Info: Pin \"din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Info: Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.fit.smsg " "Info: Generated suppressed messages file G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 09:12:20 2014 " "Info: Processing ended: Fri May 09 09:12:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 09:12:25 2014 " "Info: Processing started: Fri May 09 09:12:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 09:12:32 2014 " "Info: Processing ended: Fri May 09 09:12:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 09:12:34 2014 " "Info: Processing started: Fri May 09 09:12:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TLC5615:tlc5615_top\|sclk " "Info: Detected ripple clock \"TLC5615:tlc5615_top\|sclk\" as buffer" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 28 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "TLC5615:tlc5615_top\|sclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fir:fir_top\|clk_div " "Info: Detected ripple clock \"fir:fir_top\|clk_div\" as buffer" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "fir:fir_top\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fir:fir_top\|t\[7\]\[0\] register fir:fir_top\|fir_data_20\[0\] 11.24 MHz 88.961 ns Internal " "Info: Clock \"clk\" has Internal fmax of 11.24 MHz between source register \"fir:fir_top\|t\[7\]\[0\]\" and destination register \"fir:fir_top\|fir_data_20\[0\]\" (period= 88.961 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "88.722 ns + Longest register register " "Info: + Longest register to register delay is 88.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fir:fir_top\|t\[7\]\[0\] 1 REG LCFF_X17_Y5_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y5_N31; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.621 ns) 2.153 ns fir:fir_top\|Add18~1 2 COMB LCCOMB_X24_Y5_N4 2 " "Info: 2: + IC(1.532 ns) + CELL(0.621 ns) = 2.153 ns; Loc. = LCCOMB_X24_Y5_N4; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.659 ns fir:fir_top\|Add18~2 3 COMB LCCOMB_X24_Y5_N6 8 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.659 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 8; COMB Node = 'fir:fir_top\|Add18~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add18~1 fir:fir_top|Add18~2 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.623 ns) 4.415 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[7\]~535 4 COMB LCCOMB_X25_Y6_N6 2 " "Info: 4: + IC(1.133 ns) + CELL(0.623 ns) = 4.415 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[7\]~535'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { fir:fir_top|Add18~2 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 } "NODE_NAME" } } { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.621 ns) 5.738 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37 5 COMB LCCOMB_X24_Y6_N12 2 " "Info: 5: + IC(0.702 ns) + CELL(0.621 ns) = 5.738 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.928 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~39 6 COMB LCCOMB_X24_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 5.928 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.014 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~41 7 COMB LCCOMB_X24_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.014 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.100 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~43 8 COMB LCCOMB_X24_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.100 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~43'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.186 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~45 9 COMB LCCOMB_X24_Y6_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.186 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~45'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.692 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~46 10 COMB LCCOMB_X24_Y6_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 6.692 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~46'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.621 ns) 8.347 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~36 11 COMB LCCOMB_X27_Y6_N10 2 " "Info: 11: + IC(1.034 ns) + CELL(0.621 ns) = 8.347 ns; Loc. = LCCOMB_X27_Y6_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.433 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~38 12 COMB LCCOMB_X27_Y6_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 8.433 ns; Loc. = LCCOMB_X27_Y6_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.623 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~40 13 COMB LCCOMB_X27_Y6_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.190 ns) = 8.623 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~40'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.129 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~41 14 COMB LCCOMB_X27_Y6_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 9.129 ns; Loc. = LCCOMB_X27_Y6_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.621 ns) 10.436 ns fir:fir_top\|Add23~21 15 COMB LCCOMB_X26_Y6_N24 2 " "Info: 15: + IC(0.686 ns) + CELL(0.621 ns) = 10.436 ns; Loc. = LCCOMB_X26_Y6_N24; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 fir:fir_top|Add23~21 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.942 ns fir:fir_top\|Add23~22 16 COMB LCCOMB_X26_Y6_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 10.942 ns; Loc. = LCCOMB_X26_Y6_N26; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add23~21 fir:fir_top|Add23~22 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.596 ns) 12.976 ns fir:fir_top\|Add26~33 17 COMB LCCOMB_X25_Y5_N12 2 " "Info: 17: + IC(1.438 ns) + CELL(0.596 ns) = 12.976 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { fir:fir_top|Add23~22 fir:fir_top|Add26~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 13.166 ns fir:fir_top\|Add26~35 18 COMB LCCOMB_X25_Y5_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 13.166 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|Add26~33 fir:fir_top|Add26~35 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.672 ns fir:fir_top\|Add26~36 19 COMB LCCOMB_X25_Y5_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 13.672 ns; Loc. = LCCOMB_X25_Y5_N16; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add26~35 fir:fir_top|Add26~36 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.706 ns) 15.481 ns fir:fir_top\|Add27~35 20 COMB LCCOMB_X25_Y3_N14 2 " "Info: 20: + IC(1.103 ns) + CELL(0.706 ns) = 15.481 ns; Loc. = LCCOMB_X25_Y3_N14; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { fir:fir_top|Add26~36 fir:fir_top|Add27~35 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.987 ns fir:fir_top\|Add27~36 21 COMB LCCOMB_X25_Y3_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 15.987 ns; Loc. = LCCOMB_X25_Y3_N16; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~36'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add27~35 fir:fir_top|Add27~36 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.735 ns) 17.410 ns fir:fir_top\|Add28~37 22 COMB LCCOMB_X24_Y3_N14 2 " "Info: 22: + IC(0.688 ns) + CELL(0.735 ns) = 17.410 ns; Loc. = LCCOMB_X24_Y3_N14; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { fir:fir_top|Add27~36 fir:fir_top|Add28~37 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.496 ns fir:fir_top\|Add28~39 23 COMB LCCOMB_X24_Y3_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 17.496 ns; Loc. = LCCOMB_X24_Y3_N16; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~37 fir:fir_top|Add28~39 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.582 ns fir:fir_top\|Add28~41 24 COMB LCCOMB_X24_Y3_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 17.582 ns; Loc. = LCCOMB_X24_Y3_N18; Fanout = 1; COMB Node = 'fir:fir_top\|Add28~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~39 fir:fir_top|Add28~41 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.088 ns fir:fir_top\|Add28~42 25 COMB LCCOMB_X24_Y3_N20 11 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 18.088 ns; Loc. = LCCOMB_X24_Y3_N20; Fanout = 11; COMB Node = 'fir:fir_top\|Add28~42'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add28~41 fir:fir_top|Add28~42 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.621 ns) 19.834 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15 26 COMB LCCOMB_X21_Y3_N28 1 " "Info: 26: + IC(1.125 ns) + CELL(0.621 ns) = 19.834 ns; Loc. = LCCOMB_X21_Y3_N28; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.340 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16 27 COMB LCCOMB_X21_Y3_N30 23 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 20.340 ns; Loc. = LCCOMB_X21_Y3_N30; Fanout = 23; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.206 ns) 21.660 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360 28 COMB LCCOMB_X22_Y5_N4 2 " "Info: 28: + IC(1.114 ns) + CELL(0.206 ns) = 21.660 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.621 ns) 22.984 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1 29 COMB LCCOMB_X21_Y5_N6 2 " "Info: 29: + IC(0.703 ns) + CELL(0.621 ns) = 22.984 ns; Loc. = LCCOMB_X21_Y5_N6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.070 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3 30 COMB LCCOMB_X21_Y5_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 23.070 ns; Loc. = LCCOMB_X21_Y5_N8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.156 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5 31 COMB LCCOMB_X21_Y5_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 23.156 ns; Loc. = LCCOMB_X21_Y5_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.242 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7 32 COMB LCCOMB_X21_Y5_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 23.242 ns; Loc. = LCCOMB_X21_Y5_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 23.432 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9 33 COMB LCCOMB_X21_Y5_N14 2 " "Info: 33: + IC(0.000 ns) + CELL(0.190 ns) = 23.432 ns; Loc. = LCCOMB_X21_Y5_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.518 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11 34 COMB LCCOMB_X21_Y5_N16 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 23.518 ns; Loc. = LCCOMB_X21_Y5_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.604 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13 35 COMB LCCOMB_X21_Y5_N18 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 23.604 ns; Loc. = LCCOMB_X21_Y5_N18; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.690 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15 36 COMB LCCOMB_X21_Y5_N20 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 23.690 ns; Loc. = LCCOMB_X21_Y5_N20; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.196 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16 37 COMB LCCOMB_X21_Y5_N22 26 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 24.196 ns; Loc. = LCCOMB_X21_Y5_N22; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.206 ns) 25.511 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[181\]~1271 38 COMB LCCOMB_X22_Y5_N20 3 " "Info: 38: + IC(1.109 ns) + CELL(0.206 ns) = 25.511 ns; Loc. = LCCOMB_X22_Y5_N20; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[181\]~1271'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.596 ns) 27.163 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[6\]~7 39 COMB LCCOMB_X20_Y5_N16 2 " "Info: 39: + IC(1.056 ns) + CELL(0.596 ns) = 27.163 ns; Loc. = LCCOMB_X20_Y5_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.249 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[7\]~9 40 COMB LCCOMB_X20_Y5_N18 2 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 27.249 ns; Loc. = LCCOMB_X20_Y5_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.335 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11 41 COMB LCCOMB_X20_Y5_N20 2 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 27.335 ns; Loc. = LCCOMB_X20_Y5_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.421 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13 42 COMB LCCOMB_X20_Y5_N22 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 27.421 ns; Loc. = LCCOMB_X20_Y5_N22; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.507 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15 43 COMB LCCOMB_X20_Y5_N24 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 27.507 ns; Loc. = LCCOMB_X20_Y5_N24; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.013 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16 44 COMB LCCOMB_X20_Y5_N26 26 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 28.013 ns; Loc. = LCCOMB_X20_Y5_N26; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.370 ns) 29.446 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~325 45 COMB LCCOMB_X22_Y5_N24 2 " "Info: 45: + IC(1.063 ns) + CELL(0.370 ns) = 29.446 ns; Loc. = LCCOMB_X22_Y5_N24; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~325'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.621 ns) 31.176 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5 46 COMB LCCOMB_X21_Y4_N18 2 " "Info: 46: + IC(1.109 ns) + CELL(0.621 ns) = 31.176 ns; Loc. = LCCOMB_X21_Y4_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.262 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7 47 COMB LCCOMB_X21_Y4_N20 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 31.262 ns; Loc. = LCCOMB_X21_Y4_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.348 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9 48 COMB LCCOMB_X21_Y4_N22 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 31.348 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.434 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11 49 COMB LCCOMB_X21_Y4_N24 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 31.434 ns; Loc. = LCCOMB_X21_Y4_N24; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.520 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13 50 COMB LCCOMB_X21_Y4_N26 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 31.520 ns; Loc. = LCCOMB_X21_Y4_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.606 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15 51 COMB LCCOMB_X21_Y4_N28 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 31.606 ns; Loc. = LCCOMB_X21_Y4_N28; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.112 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16 52 COMB LCCOMB_X21_Y4_N30 26 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 32.112 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.370 ns) 33.676 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304 53 COMB LCCOMB_X22_Y7_N12 2 " "Info: 53: + IC(1.194 ns) + CELL(0.370 ns) = 33.676 ns; Loc. = LCCOMB_X22_Y7_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.596 ns) 35.342 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3 54 COMB LCCOMB_X22_Y6_N10 2 " "Info: 54: + IC(1.070 ns) + CELL(0.596 ns) = 35.342 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.428 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5 55 COMB LCCOMB_X22_Y6_N12 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 35.428 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 35.618 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7 56 COMB LCCOMB_X22_Y6_N14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.190 ns) = 35.618 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.704 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9 57 COMB LCCOMB_X22_Y6_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 35.704 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.790 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11 58 COMB LCCOMB_X22_Y6_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 35.790 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.876 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13 59 COMB LCCOMB_X22_Y6_N20 1 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 35.876 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.962 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15 60 COMB LCCOMB_X22_Y6_N22 1 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 35.962 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 36.468 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16 61 COMB LCCOMB_X22_Y6_N24 26 " "Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 36.468 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.202 ns) 38.165 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282 62 COMB LCCOMB_X25_Y7_N2 2 " "Info: 62: + IC(1.495 ns) + CELL(0.202 ns) = 38.165 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.735 ns) 39.991 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3 63 COMB LCCOMB_X21_Y7_N14 2 " "Info: 63: + IC(1.091 ns) + CELL(0.735 ns) = 39.991 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.077 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5 64 COMB LCCOMB_X21_Y7_N16 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 40.077 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.163 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7 65 COMB LCCOMB_X21_Y7_N18 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 40.163 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.249 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9 66 COMB LCCOMB_X21_Y7_N20 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 40.249 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.335 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11 67 COMB LCCOMB_X21_Y7_N22 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 40.335 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.421 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13 68 COMB LCCOMB_X21_Y7_N24 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 40.421 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.507 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15 69 COMB LCCOMB_X21_Y7_N26 1 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 40.507 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 41.013 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16 70 COMB LCCOMB_X21_Y7_N28 26 " "Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 41.013 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.206 ns) 42.380 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203 71 COMB LCCOMB_X22_Y5_N28 3 " "Info: 71: + IC(1.161 ns) + CELL(0.206 ns) = 42.380 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.621 ns) 44.514 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11 72 COMB LCCOMB_X24_Y7_N10 2 " "Info: 72: + IC(1.513 ns) + CELL(0.621 ns) = 44.514 ns; Loc. = LCCOMB_X24_Y7_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.600 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13 73 COMB LCCOMB_X24_Y7_N12 1 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 44.600 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 44.790 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15 74 COMB LCCOMB_X24_Y7_N14 1 " "Info: 74: + IC(0.000 ns) + CELL(0.190 ns) = 44.790 ns; Loc. = LCCOMB_X24_Y7_N14; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 45.296 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16 75 COMB LCCOMB_X24_Y7_N16 26 " "Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 45.296 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.370 ns) 47.195 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[233\]~1279 76 COMB LCCOMB_X25_Y9_N14 3 " "Info: 76: + IC(1.529 ns) + CELL(0.370 ns) = 47.195 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[233\]~1279'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.621 ns) 48.987 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[3\]~1 77 COMB LCCOMB_X26_Y7_N12 2 " "Info: 77: + IC(1.171 ns) + CELL(0.621 ns) = 48.987 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 49.177 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[4\]~3 78 COMB LCCOMB_X26_Y7_N14 2 " "Info: 78: + IC(0.000 ns) + CELL(0.190 ns) = 49.177 ns; Loc. = LCCOMB_X26_Y7_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.263 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[5\]~5 79 COMB LCCOMB_X26_Y7_N16 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 49.263 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.349 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[6\]~7 80 COMB LCCOMB_X26_Y7_N18 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 49.349 ns; Loc. = LCCOMB_X26_Y7_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.435 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[7\]~9 81 COMB LCCOMB_X26_Y7_N20 2 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 49.435 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.521 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[8\]~11 82 COMB LCCOMB_X26_Y7_N22 2 " "Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 49.521 ns; Loc. = LCCOMB_X26_Y7_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.607 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[9\]~13 83 COMB LCCOMB_X26_Y7_N24 1 " "Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 49.607 ns; Loc. = LCCOMB_X26_Y7_N24; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 49.693 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15 84 COMB LCCOMB_X26_Y7_N26 1 " "Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 49.693 ns; Loc. = LCCOMB_X26_Y7_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 50.199 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16 85 COMB LCCOMB_X26_Y7_N28 27 " "Info: 85: + IC(0.000 ns) + CELL(0.506 ns) = 50.199 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.370 ns) 51.740 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[244\]~1280 86 COMB LCCOMB_X25_Y8_N28 3 " "Info: 86: + IC(1.171 ns) + CELL(0.370 ns) = 51.740 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[244\]~1280'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.621 ns) 53.473 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[3\]~1 87 COMB LCCOMB_X26_Y9_N0 2 " "Info: 87: + IC(1.112 ns) + CELL(0.621 ns) = 53.473 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.559 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[4\]~3 88 COMB LCCOMB_X26_Y9_N2 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 53.559 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.645 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[5\]~5 89 COMB LCCOMB_X26_Y9_N4 2 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 53.645 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.731 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[6\]~7 90 COMB LCCOMB_X26_Y9_N6 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 53.731 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.817 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[7\]~9 91 COMB LCCOMB_X26_Y9_N8 2 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 53.817 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.903 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[8\]~11 92 COMB LCCOMB_X26_Y9_N10 2 " "Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 53.903 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.989 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[9\]~13 93 COMB LCCOMB_X26_Y9_N12 1 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 53.989 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 54.179 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15 94 COMB LCCOMB_X26_Y9_N14 1 " "Info: 94: + IC(0.000 ns) + CELL(0.190 ns) = 54.179 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 54.685 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16 95 COMB LCCOMB_X26_Y9_N16 27 " "Info: 95: + IC(0.000 ns) + CELL(0.506 ns) = 54.685 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.206 ns) 56.419 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219 96 COMB LCCOMB_X22_Y7_N28 1 " "Info: 96: + IC(1.528 ns) + CELL(0.206 ns) = 56.419 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.596 ns) 58.476 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15 97 COMB LCCOMB_X26_Y8_N18 1 " "Info: 97: + IC(1.461 ns) + CELL(0.596 ns) = 58.476 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 58.982 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16 98 COMB LCCOMB_X26_Y8_N20 27 " "Info: 98: + IC(0.000 ns) + CELL(0.506 ns) = 58.982 ns; Loc. = LCCOMB_X26_Y8_N20; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.370 ns) 60.529 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169 99 COMB LCCOMB_X25_Y9_N20 2 " "Info: 99: + IC(1.177 ns) + CELL(0.370 ns) = 60.529 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.621 ns) 62.257 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9 100 COMB LCCOMB_X24_Y8_N10 2 " "Info: 100: + IC(1.107 ns) + CELL(0.621 ns) = 62.257 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.343 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11 101 COMB LCCOMB_X24_Y8_N12 2 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 62.343 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 62.533 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13 102 COMB LCCOMB_X24_Y8_N14 1 " "Info: 102: + IC(0.000 ns) + CELL(0.190 ns) = 62.533 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 62.619 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15 103 COMB LCCOMB_X24_Y8_N16 1 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 62.619 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 63.125 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16 104 COMB LCCOMB_X24_Y8_N18 27 " "Info: 104: + IC(0.000 ns) + CELL(0.506 ns) = 63.125 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.370 ns) 64.706 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[281\]~147 105 COMB LCCOMB_X25_Y10_N18 2 " "Info: 105: + IC(1.211 ns) + CELL(0.370 ns) = 64.706 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[281\]~147'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.621 ns) 66.788 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9 106 COMB LCCOMB_X24_Y11_N12 2 " "Info: 106: + IC(1.461 ns) + CELL(0.621 ns) = 66.788 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 66.978 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11 107 COMB LCCOMB_X24_Y11_N14 2 " "Info: 107: + IC(0.000 ns) + CELL(0.190 ns) = 66.978 ns; Loc. = LCCOMB_X24_Y11_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.064 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13 108 COMB LCCOMB_X24_Y11_N16 1 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 67.064 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.150 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15 109 COMB LCCOMB_X24_Y11_N18 1 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 67.150 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 67.656 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16 110 COMB LCCOMB_X24_Y11_N20 27 " "Info: 110: + IC(0.000 ns) + CELL(0.506 ns) = 67.656 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.370 ns) 68.834 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[288\]~129 111 COMB LCCOMB_X25_Y11_N2 3 " "Info: 111: + IC(0.808 ns) + CELL(0.370 ns) = 68.834 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[288\]~129'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.735 ns) 70.681 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[3\]~1 112 COMB LCCOMB_X24_Y10_N14 2 " "Info: 112: + IC(1.112 ns) + CELL(0.735 ns) = 70.681 ns; Loc. = LCCOMB_X24_Y10_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.767 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[4\]~3 113 COMB LCCOMB_X24_Y10_N16 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 70.767 ns; Loc. = LCCOMB_X24_Y10_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.853 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[5\]~5 114 COMB LCCOMB_X24_Y10_N18 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 70.853 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.939 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7 115 COMB LCCOMB_X24_Y10_N20 2 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 70.939 ns; Loc. = LCCOMB_X24_Y10_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.025 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9 116 COMB LCCOMB_X24_Y10_N22 2 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 71.025 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.111 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11 117 COMB LCCOMB_X24_Y10_N24 2 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 71.111 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.197 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13 118 COMB LCCOMB_X24_Y10_N26 1 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 71.197 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 71.283 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15 119 COMB LCCOMB_X24_Y10_N28 1 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 71.283 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 71.789 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16 120 COMB LCCOMB_X24_Y10_N30 27 " "Info: 120: + IC(0.000 ns) + CELL(0.506 ns) = 71.789 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.206 ns) 73.156 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285 121 COMB LCCOMB_X25_Y11_N28 3 " "Info: 121: + IC(1.161 ns) + CELL(0.206 ns) = 73.156 ns; Loc. = LCCOMB_X25_Y11_N28; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.621 ns) 75.249 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1 122 COMB LCCOMB_X22_Y10_N12 2 " "Info: 122: + IC(1.472 ns) + CELL(0.621 ns) = 75.249 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 75.439 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3 123 COMB LCCOMB_X22_Y10_N14 2 " "Info: 123: + IC(0.000 ns) + CELL(0.190 ns) = 75.439 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.525 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5 124 COMB LCCOMB_X22_Y10_N16 2 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 75.525 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.611 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7 125 COMB LCCOMB_X22_Y10_N18 2 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 75.611 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.697 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9 126 COMB LCCOMB_X22_Y10_N20 2 " "Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 75.697 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.783 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11 127 COMB LCCOMB_X22_Y10_N22 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 75.783 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.869 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13 128 COMB LCCOMB_X22_Y10_N24 1 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 75.869 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.955 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15 129 COMB LCCOMB_X22_Y10_N26 1 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 75.955 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 76.461 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16 130 COMB LCCOMB_X22_Y10_N28 27 " "Info: 130: + IC(0.000 ns) + CELL(0.506 ns) = 76.461 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.206 ns) 77.759 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~1254 131 COMB LCCOMB_X24_Y10_N4 3 " "Info: 131: + IC(1.092 ns) + CELL(0.206 ns) = 77.759 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~1254'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.621 ns) 79.456 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5 132 COMB LCCOMB_X21_Y10_N8 2 " "Info: 132: + IC(1.076 ns) + CELL(0.621 ns) = 79.456 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.542 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7 133 COMB LCCOMB_X21_Y10_N10 2 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 79.542 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.628 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9 134 COMB LCCOMB_X21_Y10_N12 2 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 79.628 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 79.818 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11 135 COMB LCCOMB_X21_Y10_N14 2 " "Info: 135: + IC(0.000 ns) + CELL(0.190 ns) = 79.818 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.904 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13 136 COMB LCCOMB_X21_Y10_N16 1 " "Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 79.904 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.990 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15 137 COMB LCCOMB_X21_Y10_N18 1 " "Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 79.990 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 80.496 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16 138 COMB LCCOMB_X21_Y10_N20 25 " "Info: 138: + IC(0.000 ns) + CELL(0.506 ns) = 80.496 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 25; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.202 ns) 81.835 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[323\]~61 139 COMB LCCOMB_X22_Y11_N18 2 " "Info: 139: + IC(1.137 ns) + CELL(0.202 ns) = 81.835 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[323\]~61'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.621 ns) 83.492 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5 140 COMB LCCOMB_X21_Y11_N6 2 " "Info: 140: + IC(1.036 ns) + CELL(0.621 ns) = 83.492 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.578 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7 141 COMB LCCOMB_X21_Y11_N8 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 83.578 ns; Loc. = LCCOMB_X21_Y11_N8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.664 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9 142 COMB LCCOMB_X21_Y11_N10 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 83.664 ns; Loc. = LCCOMB_X21_Y11_N10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.750 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11 143 COMB LCCOMB_X21_Y11_N12 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 83.750 ns; Loc. = LCCOMB_X21_Y11_N12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 83.940 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13 144 COMB LCCOMB_X21_Y11_N14 1 " "Info: 144: + IC(0.000 ns) + CELL(0.190 ns) = 83.940 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 84.026 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15 145 COMB LCCOMB_X21_Y11_N16 1 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 84.026 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 84.532 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16 146 COMB LCCOMB_X21_Y11_N18 17 " "Info: 146: + IC(0.000 ns) + CELL(0.506 ns) = 84.532 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 17; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.206 ns) 85.855 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266 147 COMB LCCOMB_X21_Y10_N22 1 " "Info: 147: + IC(1.117 ns) + CELL(0.206 ns) = 85.855 ns; Loc. = LCCOMB_X21_Y10_N22; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.621 ns) 87.574 ns fir:fir_top\|fir_data_20\[0\]~22 148 COMB LCCOMB_X20_Y11_N12 1 " "Info: 148: + IC(1.098 ns) + CELL(0.621 ns) = 87.574 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 87.764 ns fir:fir_top\|fir_data_20\[0\]~24 149 COMB LCCOMB_X20_Y11_N14 1 " "Info: 149: + IC(0.000 ns) + CELL(0.190 ns) = 87.764 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.850 ns fir:fir_top\|fir_data_20\[0\]~26 150 COMB LCCOMB_X20_Y11_N16 1 " "Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 87.850 ns; Loc. = LCCOMB_X20_Y11_N16; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~26'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.936 ns fir:fir_top\|fir_data_20\[0\]~28 151 COMB LCCOMB_X20_Y11_N18 1 " "Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 87.936 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.022 ns fir:fir_top\|fir_data_20\[0\]~30 152 COMB LCCOMB_X20_Y11_N20 1 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 88.022 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~30'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.108 ns fir:fir_top\|fir_data_20\[0\]~32 153 COMB LCCOMB_X20_Y11_N22 1 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 88.108 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 88.614 ns fir:fir_top\|fir_data_20\[0\]~33 154 COMB LCCOMB_X20_Y11_N24 1 " "Info: 154: + IC(0.000 ns) + CELL(0.506 ns) = 88.614 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 88.722 ns fir:fir_top\|fir_data_20\[0\] 155 REG LCFF_X20_Y11_N25 1 " "Info: 155: + IC(0.000 ns) + CELL(0.108 ns) = 88.722 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "41.566 ns ( 46.85 % ) " "Info: Total cell delay = 41.566 ns ( 46.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "47.156 ns ( 53.15 % ) " "Info: Total interconnect delay = 47.156 ns ( 53.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "88.722 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~2 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 fir:fir_top|Add23~21 fir:fir_top|Add23~22 fir:fir_top|Add26~33 fir:fir_top|Add26~35 fir:fir_top|Add26~36 fir:fir_top|Add27~35 fir:fir_top|Add27~36 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "88.722 ns" { fir:fir_top|t[7][0] {} fir:fir_top|Add18~1 {} fir:fir_top|Add18~2 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 {} fir:fir_top|Add23~21 {} fir:fir_top|Add23~22 {} fir:fir_top|Add26~33 {} fir:fir_top|Add26~35 {} fir:fir_top|Add26~36 {} fir:fir_top|Add27~35 {} fir:fir_top|Add27~36 {} fir:fir_top|Add28~37 {} fir:fir_top|Add28~39 {} fir:fir_top|Add28~41 {} fir:fir_top|Add28~42 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 {} fir:fir_top|fir_data_20[0]~22 {} fir:fir_top|fir_data_20[0]~24 {} fir:fir_top|fir_data_20[0]~26 {} fir:fir_top|fir_data_20[0]~28 {} fir:fir_top|fir_data_20[0]~30 {} fir:fir_top|fir_data_20[0]~32 {} fir:fir_top|fir_data_20[0]~33 {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 1.532ns 0.000ns 1.133ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.034ns 0.000ns 0.000ns 0.000ns 0.686ns 0.000ns 1.438ns 0.000ns 0.000ns 1.103ns 0.000ns 0.688ns 0.000ns 0.000ns 0.000ns 1.125ns 0.000ns 1.114ns 0.703ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.109ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.063ns 1.109ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.194ns 1.070ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.495ns 1.091ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.161ns 1.513ns 0.000ns 0.000ns 0.000ns 1.529ns 1.171ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.171ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.528ns 1.461ns 0.000ns 1.177ns 1.107ns 0.000ns 0.000ns 0.000ns 0.000ns 1.211ns 1.461ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.161ns 1.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.092ns 1.076ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 1.036ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.117ns 1.098ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.623ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.086ns 0.190ns 0.506ns 0.621ns 0.506ns 0.596ns 0.190ns 0.506ns 0.706ns 0.506ns 0.735ns 0.086ns 0.086ns 0.506ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.596ns 0.506ns 0.370ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.025 ns - Smallest " "Info: - Smallest clock skew is 0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.396 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.970 ns) 3.407 ns fir:fir_top\|clk_div 2 REG LCFF_X6_Y6_N9 2 " "Info: 2: + IC(1.337 ns) + CELL(0.970 ns) = 3.407 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.000 ns) 4.878 ns fir:fir_top\|clk_div~clkctrl 3 COMB CLKCTRL_G0 220 " "Info: 3: + IC(1.471 ns) + CELL(0.000 ns) = 4.878 ns; Loc. = CLKCTRL_G0; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 6.396 ns fir:fir_top\|fir_data_20\[0\] 4 REG LCFF_X20_Y11_N25 1 " "Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 6.396 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.78 % ) " "Info: Total cell delay = 2.736 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.660 ns ( 57.22 % ) " "Info: Total interconnect delay = 3.660 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.396 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.396 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.371 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.970 ns) 3.407 ns fir:fir_top\|clk_div 2 REG LCFF_X6_Y6_N9 2 " "Info: 2: + IC(1.337 ns) + CELL(0.970 ns) = 3.407 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.000 ns) 4.878 ns fir:fir_top\|clk_div~clkctrl 3 COMB CLKCTRL_G0 220 " "Info: 3: + IC(1.471 ns) + CELL(0.000 ns) = 4.878 ns; Loc. = CLKCTRL_G0; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 6.371 ns fir:fir_top\|t\[7\]\[0\] 4 REG LCFF_X17_Y5_N31 5 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.371 ns; Loc. = LCFF_X17_Y5_N31; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.94 % ) " "Info: Total cell delay = 2.736 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.635 ns ( 57.06 % ) " "Info: Total interconnect delay = 3.635 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.371 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.371 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t[7][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.396 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.396 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.371 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.371 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t[7][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "88.722 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~2 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 fir:fir_top|Add23~21 fir:fir_top|Add23~22 fir:fir_top|Add26~33 fir:fir_top|Add26~35 fir:fir_top|Add26~36 fir:fir_top|Add27~35 fir:fir_top|Add27~36 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "88.722 ns" { fir:fir_top|t[7][0] {} fir:fir_top|Add18~1 {} fir:fir_top|Add18~2 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~535 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~39 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~41 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~43 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~45 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~46 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~36 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~38 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~40 {} fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~41 {} fir:fir_top|Add23~21 {} fir:fir_top|Add23~22 {} fir:fir_top|Add26~33 {} fir:fir_top|Add26~35 {} fir:fir_top|Add26~36 {} fir:fir_top|Add27~35 {} fir:fir_top|Add27~36 {} fir:fir_top|Add28~37 {} fir:fir_top|Add28~39 {} fir:fir_top|Add28~41 {} fir:fir_top|Add28~42 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[181]~1271 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~325 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[233]~1279 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[244]~1280 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[281]~147 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[288]~129 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~1254 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[323]~61 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 {} fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 {} fir:fir_top|fir_data_20[0]~22 {} fir:fir_top|fir_data_20[0]~24 {} fir:fir_top|fir_data_20[0]~26 {} fir:fir_top|fir_data_20[0]~28 {} fir:fir_top|fir_data_20[0]~30 {} fir:fir_top|fir_data_20[0]~32 {} fir:fir_top|fir_data_20[0]~33 {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 1.532ns 0.000ns 1.133ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.034ns 0.000ns 0.000ns 0.000ns 0.686ns 0.000ns 1.438ns 0.000ns 0.000ns 1.103ns 0.000ns 0.688ns 0.000ns 0.000ns 0.000ns 1.125ns 0.000ns 1.114ns 0.703ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.109ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.063ns 1.109ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.194ns 1.070ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.495ns 1.091ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.161ns 1.513ns 0.000ns 0.000ns 0.000ns 1.529ns 1.171ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.171ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.528ns 1.461ns 0.000ns 1.177ns 1.107ns 0.000ns 0.000ns 0.000ns 0.000ns 1.211ns 1.461ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 1.112ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.161ns 1.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.092ns 1.076ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 1.036ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.117ns 1.098ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.623ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.621ns 0.086ns 0.190ns 0.506ns 0.621ns 0.506ns 0.596ns 0.190ns 0.506ns 0.706ns 0.506ns 0.735ns 0.086ns 0.086ns 0.506ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.190ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.596ns 0.506ns 0.370ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.396 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.396 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|fir_data_20[0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.371 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.371 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t[7][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TLC5615:tlc5615_top\|din_reg\[8\] key_in clk 5.782 ns register " "Info: tsu for register \"TLC5615:tlc5615_top\|din_reg\[8\]\" (data pin = \"key_in\", clock pin = \"clk\") is 5.782 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.583 ns + Longest pin register " "Info: + Longest pin to register delay is 8.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns key_in 1 PIN PIN_72 10 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 10; PIN Node = 'key_in'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.315 ns) + CELL(0.206 ns) 8.475 ns key:key_top\|data_out\[8\]~15 2 COMB LCCOMB_X20_Y11_N6 1 " "Info: 2: + IC(7.315 ns) + CELL(0.206 ns) = 8.475 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 1; COMB Node = 'key:key_top\|data_out\[8\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { key_in key:key_top|data_out[8]~15 } "NODE_NAME" } } { "key.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/key.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.583 ns TLC5615:tlc5615_top\|din_reg\[8\] 3 REG LCFF_X20_Y11_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.583 ns; Loc. = LCFF_X20_Y11_N7; Fanout = 1; REG Node = 'TLC5615:tlc5615_top\|din_reg\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key:key_top|data_out[8]~15 TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 14.77 % ) " "Info: Total cell delay = 1.268 ns ( 14.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.315 ns ( 85.23 % ) " "Info: Total interconnect delay = 7.315 ns ( 85.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.583 ns" { key_in key:key_top|data_out[8]~15 TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.583 ns" { key_in {} key_in~combout {} key:key_top|data_out[8]~15 {} TLC5615:tlc5615_top|din_reg[8] {} } { 0.000ns 0.000ns 7.315ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.761 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 156 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 156; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.761 ns TLC5615:tlc5615_top\|din_reg\[8\] 3 REG LCFF_X20_Y11_N7 1 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X20_Y11_N7; Fanout = 1; REG Node = 'TLC5615:tlc5615_top\|din_reg\[8\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk~clkctrl TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.96 % ) " "Info: Total cell delay = 1.766 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.995 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk clk~clkctrl TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:tlc5615_top|din_reg[8] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.583 ns" { key_in key:key_top|data_out[8]~15 TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.583 ns" { key_in {} key_in~combout {} key:key_top|data_out[8]~15 {} TLC5615:tlc5615_top|din_reg[8] {} } { 0.000ns 0.000ns 7.315ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { clk clk~clkctrl TLC5615:tlc5615_top|din_reg[8] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:tlc5615_top|din_reg[8] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk din TLC5615:tlc5615_top\|din 12.262 ns register " "Info: tco from clock \"clk\" to destination pin \"din\" through register \"TLC5615:tlc5615_top\|din\" is 12.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.150 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns TLC5615:tlc5615_top\|sclk 2 REG LCFF_X1_Y6_N27 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 3; REG Node = 'TLC5615:tlc5615_top\|sclk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk TLC5615:tlc5615_top|sclk } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.000 ns) 4.662 ns TLC5615:tlc5615_top\|sclk~clkctrl 3 COMB CLKCTRL_G1 10 " "Info: 3: + IC(2.070 ns) + CELL(0.000 ns) = 4.662 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'TLC5615:tlc5615_top\|sclk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { TLC5615:tlc5615_top|sclk TLC5615:tlc5615_top|sclk~clkctrl } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 6.150 ns TLC5615:tlc5615_top\|din 4 REG LCFF_X19_Y7_N25 2 " "Info: 4: + IC(0.822 ns) + CELL(0.666 ns) = 6.150 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 2; REG Node = 'TLC5615:tlc5615_top\|din'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { TLC5615:tlc5615_top|sclk~clkctrl TLC5615:tlc5615_top|din } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.49 % ) " "Info: Total cell delay = 2.736 ns ( 44.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.414 ns ( 55.51 % ) " "Info: Total interconnect delay = 3.414 ns ( 55.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { clk TLC5615:tlc5615_top|sclk TLC5615:tlc5615_top|sclk~clkctrl TLC5615:tlc5615_top|din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.150 ns" { clk {} clk~combout {} TLC5615:tlc5615_top|sclk {} TLC5615:tlc5615_top|sclk~clkctrl {} TLC5615:tlc5615_top|din {} } { 0.000ns 0.000ns 0.522ns 2.070ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.808 ns + Longest register pin " "Info: + Longest register to pin delay is 5.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TLC5615:tlc5615_top\|din 1 REG LCFF_X19_Y7_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 2; REG Node = 'TLC5615:tlc5615_top\|din'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:tlc5615_top|din } "NODE_NAME" } } { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.572 ns) + CELL(3.236 ns) 5.808 ns din 2 PIN PIN_51 0 " "Info: 2: + IC(2.572 ns) + CELL(3.236 ns) = 5.808 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'din'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { TLC5615:tlc5615_top|din din } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 55.72 % ) " "Info: Total cell delay = 3.236 ns ( 55.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 44.28 % ) " "Info: Total interconnect delay = 2.572 ns ( 44.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { TLC5615:tlc5615_top|din din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.808 ns" { TLC5615:tlc5615_top|din {} din {} } { 0.000ns 2.572ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { clk TLC5615:tlc5615_top|sclk TLC5615:tlc5615_top|sclk~clkctrl TLC5615:tlc5615_top|din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.150 ns" { clk {} clk~combout {} TLC5615:tlc5615_top|sclk {} TLC5615:tlc5615_top|sclk~clkctrl {} TLC5615:tlc5615_top|din {} } { 0.000ns 0.000ns 0.522ns 2.070ns 0.822ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { TLC5615:tlc5615_top|din din } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.808 ns" { TLC5615:tlc5615_top|din {} din {} } { 0.000ns 2.572ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fir:fir_top\|t1\[6\]\[0\] reset_n clk -1.195 ns register " "Info: th for register \"fir:fir_top\|t1\[6\]\[0\]\" (data pin = \"reset_n\", clock pin = \"clk\") is -1.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.383 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.970 ns) 3.407 ns fir:fir_top\|clk_div 2 REG LCFF_X6_Y6_N9 2 " "Info: 2: + IC(1.337 ns) + CELL(0.970 ns) = 3.407 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.000 ns) 4.878 ns fir:fir_top\|clk_div~clkctrl 3 COMB CLKCTRL_G0 220 " "Info: 3: + IC(1.471 ns) + CELL(0.000 ns) = 4.878 ns; Loc. = CLKCTRL_G0; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.383 ns fir:fir_top\|t1\[6\]\[0\] 4 REG LCFF_X26_Y5_N25 5 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.383 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 5; REG Node = 'fir:fir_top\|t1\[6\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|t1[6][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.86 % ) " "Info: Total cell delay = 2.736 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.647 ns ( 57.14 % ) " "Info: Total interconnect delay = 3.647 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t1[6][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.383 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t1[6][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.884 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset_n 1 PIN PIN_74 313 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 313; PIN Node = 'reset_n'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.064 ns) + CELL(0.855 ns) 7.884 ns fir:fir_top\|t1\[6\]\[0\] 2 REG LCFF_X26_Y5_N25 5 " "Info: 2: + IC(6.064 ns) + CELL(0.855 ns) = 7.884 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 5; REG Node = 'fir:fir_top\|t1\[6\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.919 ns" { reset_n fir:fir_top|t1[6][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 23.08 % ) " "Info: Total cell delay = 1.820 ns ( 23.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.064 ns ( 76.92 % ) " "Info: Total interconnect delay = 6.064 ns ( 76.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.884 ns" { reset_n fir:fir_top|t1[6][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.884 ns" { reset_n {} reset_n~combout {} fir:fir_top|t1[6][0] {} } { 0.000ns 0.000ns 6.064ns } { 0.000ns 0.965ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { clk fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl fir:fir_top|t1[6][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.383 ns" { clk {} clk~combout {} fir:fir_top|clk_div {} fir:fir_top|clk_div~clkctrl {} fir:fir_top|t1[6][0] {} } { 0.000ns 0.000ns 1.337ns 1.471ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.884 ns" { reset_n fir:fir_top|t1[6][0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.884 ns" { reset_n {} reset_n~combout {} fir:fir_top|t1[6][0] {} } { 0.000ns 0.000ns 6.064ns } { 0.000ns 0.965ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 09:12:40 2014 " "Info: Processing ended: Fri May 09 09:12:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
