// Seed: 1807691198
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    input  wand id_2,
    output tri1 id_3,
    input  wand id_4,
    input  tri  id_5,
    output wor  id_6,
    input  tri0 id_7,
    output wor  id_8,
    output tri0 id_9
    , id_11
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1[-1] = -1;
endmodule
