`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_31(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000001000101010000001000010011111111101100011000000000011010101110000001010110111011111110001110010111111110010110101111111111110011111111110000101011;
		2'd1: data <= 153'b111111110111000110000000001000010100000000001111111111111111100000110000000100101001100000000101011110111111111110001110000000010110001111111111111111010;
		2'd2: data <= 153'b000000010111101100000001111100000011111111011011101111111111010110000000000000001110011111101001100001111111101001111101111111100111110100000000011001001;
		2'd3: data <= 153'b111111111110101101111111110001111100000000011011010000000111001101011111111011111111111111101010110110111111110111110011111111101100100100000000100101011;
		endcase
		end
	end
	assign dout = data;
endmodule
