Guoyong Shi , C.-J. Richard Shi, Parametric reduced order modeling for interconnect analysis, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Zhigang Hao , Sheldon X.-D. Tan , Ruijing Shen , Guoyong Shi, Performance bound analysis of analog circuits considering process variations, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California
Nihal J. Godambe , C.-J. Richard Shi, Behavioral Level Noise Modeling and Jitter Simulation ofPhase-Locked Loops with Faults Using VHDL-AMS, Journal of Electronic Testing: Theory and Applications, v.13 n.1, p.7-17, Aug. 1, 1998
Michael W. Tian , C.-J. Richard Shi, Rapid frequency-domain analog fault simulation under parameter tolerances, Proceedings of the 34th annual Design Automation Conference, p.275-280, June 09-13, 1997, Anaheim, California, USA
Xue-Xin Liu , Sheldon X.-D. Tan , Adolfo Adair Palma-Rodriguez , Esteban Tlelo-Cuautle , Guoyong Shi, Performance bound analysis of analog circuits in frequency- and time-domain considering process variations, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.1, p.1-22, December 2013
