Summary
Top-level Name,DSP_MULTACC_TEST_post_synth

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
,0,,,
,,0,,,

BRAM
,0,,,,,,,,,,

DSP
Enabeld,2,DSP38,\clk,20,18,0.125

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\load_acc,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\reset,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\round,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\saturate_enable,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\subtract,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\unsigned_a,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\unsigned_b,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\feedback,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\acc_fir,6,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\shift_right,6,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\b,18,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\a,20,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\z_multacc,38,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\z_multadd,38,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
