FYP - Bolupadra Sai Shankar & Aswin Sreekumar
RISC-V core with TMR 
Implemented 3 cores of Cu + Register file + ALU
Implemented Voter block to compare core outputs and determine majority
Return 3 bit wire {AB,BC,AC} comparison vector