
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002428                       # Number of seconds simulated
sim_ticks                                  2428260045                       # Number of ticks simulated
final_tick                                 2428260045                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 573657                       # Simulator instruction rate (inst/s)
host_op_rate                                   621995                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              167584214                       # Simulator tick rate (ticks/s)
host_mem_usage                                 651188                       # Number of bytes of host memory used
host_seconds                                    14.49                       # Real time elapsed on the host
sim_insts                                     8312167                       # Number of instructions simulated
sim_ops                                       9012579                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           435                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           58880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               94336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35456                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              920                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1474                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14601402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           24247815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               38849216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14601402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14601402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14601402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          24247815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              38849216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       554.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       920.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 3068                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1474                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1474                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   94336                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    94336                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               128                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2428170435                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1474                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      923                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      423                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      106                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          272                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     338.117647                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    199.092800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    356.341208                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            74     27.21%     27.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           99     36.40%     63.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20      7.35%     70.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            7      2.57%     73.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      2.94%     76.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      3.68%     80.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      2.21%     82.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      1.47%     83.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           44     16.18%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           272                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        35456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        58880                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 14601401.556232417002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 24247814.858725313097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          554                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          920                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     18532640                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     30847430                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33452.42                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33529.82                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      21742570                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 49380070                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     7370000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14750.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33500.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         38.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      38.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.30                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.30                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1190                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.73                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1647334.08                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.73                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4062660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6999600                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                346080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         22737870                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          7355520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         563422380                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               611977215                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             252.022932                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2411957555                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        625050                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2342990430                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     19153795                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       13025630                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     49865140                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1420860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    732435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6461700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          79288560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              23861910                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2074080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        324493590                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         93108960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         341052780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               872494875                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             359.308665                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2369783305                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1742805                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       33540000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1416450170                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    242423180                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       22543565                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    711560325                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1098641                       # Number of BP lookups
system.cpu.branchPred.condPredicted            790869                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             37062                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               641242                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  463128                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.223591                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  149789                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              23933                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           10924                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10690                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              234                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          138                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    21                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5582208                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1162313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9688317                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1098641                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             623607                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4327830                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   74368                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            54                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1116333                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3284                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5527422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.917390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.311251                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1530301     27.69%     27.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   408137      7.38%     35.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   576866     10.44%     45.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3012118     54.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5527422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.196811                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.735571                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   794677                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1047252                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2971531                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                677097                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  36865                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               461833                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   332                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10513654                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   731                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  36865                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   978008                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  350698                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2409                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3462647                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                696795                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10446754                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                 521244                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      8                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23684                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16593062                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              49809590                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         16336885                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14463570                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2129491                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 75                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             76                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    918035                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               514834                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              539506                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            106290                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           161375                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10289902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 113                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9576917                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5933                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1277435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4298608                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5527422                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.732619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.085744                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              699408     12.65%     12.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2096294     37.93%     50.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              714537     12.93%     63.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2017183     36.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5527422                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8479580     88.54%     88.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                32081      0.33%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               571856      5.97%     94.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              493379      5.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9576917                       # Type of FU issued
system.cpu.iq.rate                           1.715615                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24687157                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11567581                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9432123                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9576896                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28936                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        76229                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        97574                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       109969                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  36865                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  335983                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 13732                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10290015                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               206                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                514834                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               539506                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    451                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 13191                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            162                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33991                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8876                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                42867                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9563929                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                571041                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12988                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1060284                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   947519                       # Number of branches executed
system.cpu.iew.exec_stores                     489243                       # Number of stores executed
system.cpu.iew.exec_rate                     1.713288                       # Inst execution rate
system.cpu.iew.wb_sent                        9452196                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9432139                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7596896                       # num instructions producing a value
system.cpu.iew.wb_consumers                  20351378                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.689679                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.373287                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1277440                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             36747                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5196103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.734488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.071075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       546694     10.52%     10.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2213372     42.60%     53.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       508904      9.79%     62.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1927133     37.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5196103                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              8312167                       # Number of instructions committed
system.cpu.commit.committedOps                9012579                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         880537                       # Number of memory references committed
system.cpu.commit.loads                        438605                       # Number of loads committed
system.cpu.commit.membars                          42                       # Number of memory barriers committed
system.cpu.commit.branches                     884030                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8441892                       # Number of committed integer instructions.
system.cpu.commit.function_calls               161914                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8100109     89.88%     89.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           31933      0.35%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          438605      4.87%     95.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         441916      4.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9012579                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1927133                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13558729                       # The number of ROB reads
system.cpu.rob.rob_writes                    20912671                       # The number of ROB writes
system.cpu.timesIdled                             431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           54786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     8312167                       # Number of Instructions Simulated
system.cpu.committedOps                       9012579                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.671571                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.671571                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.489046                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.489046                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13688154                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8129607                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  30466152                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6807477                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  949299                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    169                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.791806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              877589                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            847.093629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155295                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.791806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3538992                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3538992                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       440727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          440727                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       435742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         435742                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           42                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       876469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           876469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       876469                       # number of overall hits
system.cpu.dcache.overall_hits::total          876469                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1864                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1864                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         6071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6071                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         7935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7935                       # number of overall misses
system.cpu.dcache.overall_misses::total          7935                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    121311060                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    121311060                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    401608529                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    401608529                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        11310                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        11310                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    522919589                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    522919589                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    522919589                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    522919589                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       442591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       442591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       441813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       441813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       884404                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       884404                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       884404                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       884404                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004212                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013741                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.023256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008972                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65081.040773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65081.040773                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66151.956679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66151.956679                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        11310                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11310                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65900.389288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65900.389288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65900.389288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65900.389288                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          515                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.916667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          277                       # number of writebacks
system.cpu.dcache.writebacks::total               277                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1279                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5620                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6899                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6899                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          451                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1036                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     41457675                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     41457675                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     34809570                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34809570                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76267245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76267245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76267245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76267245                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001171                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001171                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70867.820513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70867.820513                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77183.082040                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77183.082040                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73617.031853                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73617.031853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73617.031853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73617.031853                       # average overall mshr miss latency
system.cpu.dcache.replacements                    524                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.290894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1116181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1934.455806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80475                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.290894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.549858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          544                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708333                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6698569                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6698569                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1115604                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1115604                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1115604                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1115604                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1115604                       # number of overall hits
system.cpu.icache.overall_hits::total         1115604                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          728                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           728                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          728                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            728                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          728                       # number of overall misses
system.cpu.icache.overall_misses::total           728                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55400295                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55400295                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     55400295                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55400295                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55400295                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55400295                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1116332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1116332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1116332                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1116332                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1116332                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1116332                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000652                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000652                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76099.306319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76099.306319                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76099.306319                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76099.306319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76099.306319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76099.306319                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          393                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    98.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          150                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          578                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          578                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45034680                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45034680                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45034680                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45034680                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45034680                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45034680                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000518                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000518                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000518                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000518                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000518                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000518                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77914.671280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77914.671280                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77914.671280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77914.671280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77914.671280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77914.671280                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         1103.623390                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               1882                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             1474                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.276798                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            70905                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   415.257583                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   688.365807                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.050691                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.084029                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.134720                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         1474                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1195                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.179932                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           122498                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          122498                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks          277                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total          277                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           22                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data          106                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total          128                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data          109                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             131                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data          109                       # number of overall hits
system.cpu.l2cache.overall_hits::total            131                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          448                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          448                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          556                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          479                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1035                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          556                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          927                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          1483                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          556                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          927                       # number of overall misses
system.cpu.l2cache.overall_misses::total         1483                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     33986985                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     33986985                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     43735770                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     39104760                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     82840530                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     43735770                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     73091745                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    116827515                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     43735770                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     73091745                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    116827515                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks          277                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total          277                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          451                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          451                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          578                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          585                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         1163                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          578                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data         1036                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         1614                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          578                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data         1036                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         1614                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.993348                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.993348                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.961938                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.818803                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.889940                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.961938                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.894788                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.918835                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.961938                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.894788                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.918835                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 75863.805804                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75863.805804                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 78661.456835                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 81638.329854                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80039.159420                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 78661.456835                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 78847.621359                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 78777.825354                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 78661.456835                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 78847.621359                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 78777.825354                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          448                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          448                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          555                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          472                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1027                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          555                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          920                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         1475                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          555                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          920                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         1475                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     30089385                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     30089385                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38847240                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     34511160                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     73358400                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     38847240                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     64600545                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    103447785                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     38847240                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     64600545                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    103447785                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.993348                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.993348                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.960208                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.806838                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.883061                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.960208                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.888031                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.913879                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.960208                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.888031                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.913879                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67163.805804                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67163.805804                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69995.027027                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73116.864407                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71429.795521                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 69995.027027                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 70217.983696                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70134.091525                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 69995.027027                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 70217.983696                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 70134.091525                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests           2171                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1162                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           277                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               280                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                451                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               451                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1163                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1188                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         2596                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3784                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        36928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        84032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   120960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1614                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035316                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.184634                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1557     96.47%     96.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      3.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1614                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              1426365                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1255843                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2256338                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          1474                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2428260045                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1026                       # Transaction distribution
system.membus.trans_dist::ReadExReq               448                       # Transaction distribution
system.membus.trans_dist::ReadExResp              448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1026                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         2948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        94336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   94336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1474                       # Request fanout histogram
system.membus.reqLayer0.occupancy              641190                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3428445                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
