WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1296016 cumulative IPC: 3.858 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1296016 cumulative IPC: 3.858 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 4310676 heartbeat IPC: 2.32 cumulative IPC: 1.659 (Simulation time: 00 hr 02 min 37 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 3014662 cumulative IPC: 1.659 (Simulation time: 00 hr 02 min 37 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 3014662 cumulative IPC: 1.659 (Simulation time: 00 hr 02 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_768B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.659 instructions: 5000001 cycles: 3014662
CPU 0 Branch Prediction Accuracy: 99.04% MPKI: 3.231 Average ROB Occupancy at Mispredict: 64.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0036
BRANCH_INDIRECT: 0.126
BRANCH_CONDITIONAL: 1.96
BRANCH_DIRECT_CALL: 0.0418
BRANCH_INDIRECT_CALL: 0.206
BRANCH_RETURN: 0.898

LLC TOTAL        ACCESS:     109549 HIT:      93956 MISS:      15593
LLC LOAD         ACCESS:      75003 HIT:      74230 MISS:        773
LLC RFO          ACCESS:      14397 HIT:        359 MISS:      14038
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15723 HIT:      15723 MISS:          0
LLC TRANSLATION  ACCESS:       4426 HIT:       3644 MISS:        782
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 577.3 cycles
cpu0_DTLB TOTAL        ACCESS:    1445296 HIT:    1323598 MISS:     121698
cpu0_DTLB LOAD         ACCESS:    1445296 HIT:    1323598 MISS:     121698
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.042 cycles
cpu0_ITLB TOTAL        ACCESS:     100927 HIT:      96552 MISS:       4375
cpu0_ITLB LOAD         ACCESS:     100927 HIT:      96552 MISS:       4375
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.956 cycles
cpu0_L1D TOTAL        ACCESS:    1580867 HIT:     412671 MISS:    1168196
cpu0_L1D LOAD         ACCESS:    1303392 HIT:     211263 MISS:    1092129
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     267975 HIT:     200255 MISS:      67720
cpu0_L1D TRANSLATION  ACCESS:       9500 HIT:       1153 MISS:       8347
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.76 cycles
cpu0_L1I TOTAL        ACCESS:     110706 HIT:     106318 MISS:       4388
cpu0_L1I LOAD         ACCESS:     110706 HIT:     106318 MISS:       4388
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 17.18 cycles
cpu0_L2C TOTAL        ACCESS:     311057 HIT:     217230 MISS:      93827
cpu0_L2C LOAD         ACCESS:     264602 HIT:     189600 MISS:      75002
cpu0_L2C RFO          ACCESS:      16807 HIT:       2410 MISS:      14397
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      21338 HIT:      21336 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:       8310 HIT:       3884 MISS:       4426
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 116.2 cycles
cpu0_STLB TOTAL        ACCESS:      65180 HIT:      59108 MISS:       6072
cpu0_STLB LOAD         ACCESS:      65180 HIT:      59108 MISS:       6072
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 104.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11796
  ROW_BUFFER_MISS:       3797
 AVG DBUS CONGESTED CYCLE: 3.985
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        542
  FULL:       3517
