// Seed: 791696575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  if (1) assign id_4 = -1;
  else wire id_5;
  wire  id_6;
  logic id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_2 #(
    parameter id_12 = 32'd46,
    parameter id_6  = 32'd26
) (
    id_1,
    id_2,
    id_3[id_12 :-1'h0],
    id_4[-1 : id_6],
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13
);
  inout wire id_13;
  inout wire _id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_13,
      id_7,
      id_7,
      id_9
  );
  assign id_2 = 1;
  parameter id_14 = -1;
endmodule
