
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011240 <.init>:
   11240:	push	{r3, lr}
   11244:	bl	116b0 <ftello64@plt+0x48>
   11248:	pop	{r3, pc}

Disassembly of section .plt:

0001124c <pthread_mutex_unlock@plt-0x14>:
   1124c:	push	{lr}		; (str lr, [sp, #-4]!)
   11250:	ldr	lr, [pc, #4]	; 1125c <pthread_mutex_unlock@plt-0x4>
   11254:	add	lr, pc, lr
   11258:	ldr	pc, [lr, #8]!
   1125c:	andeq	sl, r3, r4, lsr #27

00011260 <pthread_mutex_unlock@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #237568	; 0x3a000
   11268:	ldr	pc, [ip, #3492]!	; 0xda4

0001126c <calloc@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #237568	; 0x3a000
   11274:	ldr	pc, [ip, #3484]!	; 0xd9c

00011278 <fputs_unlocked@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #237568	; 0x3a000
   11280:	ldr	pc, [ip, #3476]!	; 0xd94

00011284 <wctype@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #237568	; 0x3a000
   1128c:	ldr	pc, [ip, #3468]!	; 0xd8c

00011290 <wcrtomb@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #237568	; 0x3a000
   11298:	ldr	pc, [ip, #3460]!	; 0xd84

0001129c <iconv_close@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #237568	; 0x3a000
   112a4:	ldr	pc, [ip, #3452]!	; 0xd7c

000112a8 <iswctype@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #237568	; 0x3a000
   112b0:	ldr	pc, [ip, #3444]!	; 0xd74

000112b4 <iconv@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #237568	; 0x3a000
   112bc:	ldr	pc, [ip, #3436]!	; 0xd6c

000112c0 <strcmp@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #237568	; 0x3a000
   112c8:	ldr	pc, [ip, #3428]!	; 0xd64

000112cc <printf@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #237568	; 0x3a000
   112d4:	ldr	pc, [ip, #3420]!	; 0xd5c

000112d8 <pthread_mutex_destroy@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #237568	; 0x3a000
   112e0:	ldr	pc, [ip, #3412]!	; 0xd54

000112e4 <fflush@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #237568	; 0x3a000
   112ec:	ldr	pc, [ip, #3404]!	; 0xd4c

000112f0 <wcwidth@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #237568	; 0x3a000
   112f8:	ldr	pc, [ip, #3396]!	; 0xd44

000112fc <memmove@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #237568	; 0x3a000
   11304:	ldr	pc, [ip, #3388]!	; 0xd3c

00011308 <free@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #237568	; 0x3a000
   11310:	ldr	pc, [ip, #3380]!	; 0xd34

00011314 <pthread_mutex_lock@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #237568	; 0x3a000
   1131c:	ldr	pc, [ip, #3372]!	; 0xd2c

00011320 <ferror@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #237568	; 0x3a000
   11328:	ldr	pc, [ip, #3364]!	; 0xd24

0001132c <_exit@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #237568	; 0x3a000
   11334:	ldr	pc, [ip, #3356]!	; 0xd1c

00011338 <memcpy@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #237568	; 0x3a000
   11340:	ldr	pc, [ip, #3348]!	; 0xd14

00011344 <tolower@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #237568	; 0x3a000
   1134c:	ldr	pc, [ip, #3340]!	; 0xd0c

00011350 <pthread_mutex_init@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #237568	; 0x3a000
   11358:	ldr	pc, [ip, #3332]!	; 0xd04

0001135c <towlower@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #237568	; 0x3a000
   11364:	ldr	pc, [ip, #3324]!	; 0xcfc

00011368 <mbsinit@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #237568	; 0x3a000
   11370:	ldr	pc, [ip, #3316]!	; 0xcf4

00011374 <fwrite_unlocked@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #237568	; 0x3a000
   1137c:	ldr	pc, [ip, #3308]!	; 0xcec

00011380 <memcmp@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #237568	; 0x3a000
   11388:	ldr	pc, [ip, #3300]!	; 0xce4

0001138c <stpcpy@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #237568	; 0x3a000
   11394:	ldr	pc, [ip, #3292]!	; 0xcdc

00011398 <fputc_unlocked@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #237568	; 0x3a000
   113a0:	ldr	pc, [ip, #3284]!	; 0xcd4

000113a4 <strdup@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #237568	; 0x3a000
   113ac:	ldr	pc, [ip, #3276]!	; 0xccc

000113b0 <dup2@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #237568	; 0x3a000
   113b8:	ldr	pc, [ip, #3268]!	; 0xcc4

000113bc <realloc@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #237568	; 0x3a000
   113c4:	ldr	pc, [ip, #3260]!	; 0xcbc

000113c8 <textdomain@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #237568	; 0x3a000
   113d0:	ldr	pc, [ip, #3252]!	; 0xcb4

000113d4 <iswcntrl@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #237568	; 0x3a000
   113dc:	ldr	pc, [ip, #3244]!	; 0xcac

000113e0 <iswprint@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #237568	; 0x3a000
   113e8:	ldr	pc, [ip, #3236]!	; 0xca4

000113ec <__fxstat64@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #237568	; 0x3a000
   113f4:	ldr	pc, [ip, #3228]!	; 0xc9c

000113f8 <fwrite@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #237568	; 0x3a000
   11400:	ldr	pc, [ip, #3220]!	; 0xc94

00011404 <lseek64@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #237568	; 0x3a000
   1140c:	ldr	pc, [ip, #3212]!	; 0xc8c

00011410 <__ctype_get_mb_cur_max@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #237568	; 0x3a000
   11418:	ldr	pc, [ip, #3204]!	; 0xc84

0001141c <fread@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #237568	; 0x3a000
   11424:	ldr	pc, [ip, #3196]!	; 0xc7c

00011428 <__fpending@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #237568	; 0x3a000
   11430:	ldr	pc, [ip, #3188]!	; 0xc74

00011434 <ferror_unlocked@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #237568	; 0x3a000
   1143c:	ldr	pc, [ip, #3180]!	; 0xc6c

00011440 <mbrtowc@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #237568	; 0x3a000
   11448:	ldr	pc, [ip, #3172]!	; 0xc64

0001144c <error@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #237568	; 0x3a000
   11454:	ldr	pc, [ip, #3164]!	; 0xc5c

00011458 <open64@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #237568	; 0x3a000
   11460:	ldr	pc, [ip, #3156]!	; 0xc54

00011464 <malloc@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #237568	; 0x3a000
   1146c:	ldr	pc, [ip, #3148]!	; 0xc4c

00011470 <iconv_open@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #237568	; 0x3a000
   11478:	ldr	pc, [ip, #3140]!	; 0xc44

0001147c <__libc_start_main@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #237568	; 0x3a000
   11484:	ldr	pc, [ip, #3132]!	; 0xc3c

00011488 <__freading@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #237568	; 0x3a000
   11490:	ldr	pc, [ip, #3124]!	; 0xc34

00011494 <__gmon_start__@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #237568	; 0x3a000
   1149c:	ldr	pc, [ip, #3116]!	; 0xc2c

000114a0 <freopen64@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #237568	; 0x3a000
   114a8:	ldr	pc, [ip, #3108]!	; 0xc24

000114ac <getopt_long@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #237568	; 0x3a000
   114b4:	ldr	pc, [ip, #3100]!	; 0xc1c

000114b8 <__ctype_b_loc@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #237568	; 0x3a000
   114c0:	ldr	pc, [ip, #3092]!	; 0xc14

000114c4 <exit@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #237568	; 0x3a000
   114cc:	ldr	pc, [ip, #3084]!	; 0xc0c

000114d0 <iswspace@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #237568	; 0x3a000
   114d8:	ldr	pc, [ip, #3076]!	; 0xc04

000114dc <gettext@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #237568	; 0x3a000
   114e4:	ldr	pc, [ip, #3068]!	; 0xbfc

000114e8 <strlen@plt>:
   114e8:	add	ip, pc, #0, 12
   114ec:	add	ip, ip, #237568	; 0x3a000
   114f0:	ldr	pc, [ip, #3060]!	; 0xbf4

000114f4 <strchr@plt>:
   114f4:	add	ip, pc, #0, 12
   114f8:	add	ip, ip, #237568	; 0x3a000
   114fc:	ldr	pc, [ip, #3052]!	; 0xbec

00011500 <fprintf@plt>:
   11500:	add	ip, pc, #0, 12
   11504:	add	ip, ip, #237568	; 0x3a000
   11508:	ldr	pc, [ip, #3044]!	; 0xbe4

0001150c <__errno_location@plt>:
   1150c:	add	ip, pc, #0, 12
   11510:	add	ip, ip, #237568	; 0x3a000
   11514:	ldr	pc, [ip, #3036]!	; 0xbdc

00011518 <iswalnum@plt>:
   11518:	add	ip, pc, #0, 12
   1151c:	add	ip, ip, #237568	; 0x3a000
   11520:	ldr	pc, [ip, #3028]!	; 0xbd4

00011524 <__cxa_atexit@plt>:
   11524:	add	ip, pc, #0, 12
   11528:	add	ip, ip, #237568	; 0x3a000
   1152c:	ldr	pc, [ip, #3020]!	; 0xbcc

00011530 <setvbuf@plt>:
   11530:	add	ip, pc, #0, 12
   11534:	add	ip, ip, #237568	; 0x3a000
   11538:	ldr	pc, [ip, #3012]!	; 0xbc4

0001153c <memset@plt>:
   1153c:	add	ip, pc, #0, 12
   11540:	add	ip, ip, #237568	; 0x3a000
   11544:	ldr	pc, [ip, #3004]!	; 0xbbc

00011548 <btowc@plt>:
   11548:	add	ip, pc, #0, 12
   1154c:	add	ip, ip, #237568	; 0x3a000
   11550:	ldr	pc, [ip, #2996]!	; 0xbb4

00011554 <fileno@plt>:
   11554:	add	ip, pc, #0, 12
   11558:	add	ip, ip, #237568	; 0x3a000
   1155c:	ldr	pc, [ip, #2988]!	; 0xbac

00011560 <memchr@plt>:
   11560:	add	ip, pc, #0, 12
   11564:	add	ip, ip, #237568	; 0x3a000
   11568:	ldr	pc, [ip, #2980]!	; 0xba4

0001156c <strtoimax@plt>:
   1156c:	add	ip, pc, #0, 12
   11570:	add	ip, ip, #237568	; 0x3a000
   11574:	ldr	pc, [ip, #2972]!	; 0xb9c

00011578 <fclose@plt>:
   11578:	add	ip, pc, #0, 12
   1157c:	add	ip, ip, #237568	; 0x3a000
   11580:	ldr	pc, [ip, #2964]!	; 0xb94

00011584 <strnlen@plt>:
   11584:	add	ip, pc, #0, 12
   11588:	add	ip, ip, #237568	; 0x3a000
   1158c:	ldr	pc, [ip, #2956]!	; 0xb8c

00011590 <fseeko64@plt>:
   11590:	add	ip, pc, #0, 12
   11594:	add	ip, ip, #237568	; 0x3a000
   11598:	ldr	pc, [ip, #2948]!	; 0xb84

0001159c <setlocale@plt>:
   1159c:	add	ip, pc, #0, 12
   115a0:	add	ip, ip, #237568	; 0x3a000
   115a4:	ldr	pc, [ip, #2940]!	; 0xb7c

000115a8 <toupper@plt>:
   115a8:	add	ip, pc, #0, 12
   115ac:	add	ip, ip, #237568	; 0x3a000
   115b0:	ldr	pc, [ip, #2932]!	; 0xb74

000115b4 <strrchr@plt>:
   115b4:	add	ip, pc, #0, 12
   115b8:	add	ip, ip, #237568	; 0x3a000
   115bc:	ldr	pc, [ip, #2924]!	; 0xb6c

000115c0 <nl_langinfo@plt>:
   115c0:	add	ip, pc, #0, 12
   115c4:	add	ip, ip, #237568	; 0x3a000
   115c8:	ldr	pc, [ip, #2916]!	; 0xb64

000115cc <sprintf@plt>:
   115cc:	add	ip, pc, #0, 12
   115d0:	add	ip, ip, #237568	; 0x3a000
   115d4:	ldr	pc, [ip, #2908]!	; 0xb5c

000115d8 <clearerr_unlocked@plt>:
   115d8:	add	ip, pc, #0, 12
   115dc:	add	ip, ip, #237568	; 0x3a000
   115e0:	ldr	pc, [ip, #2900]!	; 0xb54

000115e4 <fopen64@plt>:
   115e4:	add	ip, pc, #0, 12
   115e8:	add	ip, ip, #237568	; 0x3a000
   115ec:	ldr	pc, [ip, #2892]!	; 0xb4c

000115f0 <qsort@plt>:
   115f0:	add	ip, pc, #0, 12
   115f4:	add	ip, ip, #237568	; 0x3a000
   115f8:	ldr	pc, [ip, #2884]!	; 0xb44

000115fc <explicit_bzero@plt>:
   115fc:	add	ip, pc, #0, 12
   11600:	add	ip, ip, #237568	; 0x3a000
   11604:	ldr	pc, [ip, #2876]!	; 0xb3c

00011608 <bindtextdomain@plt>:
   11608:	add	ip, pc, #0, 12
   1160c:	add	ip, ip, #237568	; 0x3a000
   11610:	ldr	pc, [ip, #2868]!	; 0xb34

00011614 <towupper@plt>:
   11614:	add	ip, pc, #0, 12
   11618:	add	ip, ip, #237568	; 0x3a000
   1161c:	ldr	pc, [ip, #2860]!	; 0xb2c

00011620 <strncmp@plt>:
   11620:	add	ip, pc, #0, 12
   11624:	add	ip, ip, #237568	; 0x3a000
   11628:	ldr	pc, [ip, #2852]!	; 0xb24

0001162c <abort@plt>:
   1162c:	add	ip, pc, #0, 12
   11630:	add	ip, ip, #237568	; 0x3a000
   11634:	ldr	pc, [ip, #2844]!	; 0xb1c

00011638 <close@plt>:
   11638:	add	ip, pc, #0, 12
   1163c:	add	ip, ip, #237568	; 0x3a000
   11640:	ldr	pc, [ip, #2836]!	; 0xb14

00011644 <putchar_unlocked@plt>:
   11644:	add	ip, pc, #0, 12
   11648:	add	ip, ip, #237568	; 0x3a000
   1164c:	ldr	pc, [ip, #2828]!	; 0xb0c

00011650 <__assert_fail@plt>:
   11650:	add	ip, pc, #0, 12
   11654:	add	ip, ip, #237568	; 0x3a000
   11658:	ldr	pc, [ip, #2820]!	; 0xb04

0001165c <putc_unlocked@plt>:
   1165c:	add	ip, pc, #0, 12
   11660:	add	ip, ip, #237568	; 0x3a000
   11664:	ldr	pc, [ip, #2812]!	; 0xafc

00011668 <ftello64@plt>:
   11668:	add	ip, pc, #0, 12
   1166c:	add	ip, ip, #237568	; 0x3a000
   11670:	ldr	pc, [ip, #2804]!	; 0xaf4

Disassembly of section .text:

00011674 <.text>:
   11674:	mov	fp, #0
   11678:	mov	lr, #0
   1167c:	pop	{r1}		; (ldr r1, [sp], #4)
   11680:	mov	r2, sp
   11684:	push	{r2}		; (str r2, [sp, #-4]!)
   11688:	push	{r0}		; (str r0, [sp, #-4]!)
   1168c:	ldr	ip, [pc, #16]	; 116a4 <ftello64@plt+0x3c>
   11690:	push	{ip}		; (str ip, [sp, #-4]!)
   11694:	ldr	r0, [pc, #12]	; 116a8 <ftello64@plt+0x40>
   11698:	ldr	r3, [pc, #12]	; 116ac <ftello64@plt+0x44>
   1169c:	bl	1147c <__libc_start_main@plt>
   116a0:	bl	1162c <abort@plt>
   116a4:			; <UNDEFINED> instruction: 0x00039abc
   116a8:	muleq	r1, r8, r8
   116ac:	andeq	r9, r3, ip, asr sl
   116b0:	ldr	r3, [pc, #20]	; 116cc <ftello64@plt+0x64>
   116b4:	ldr	r2, [pc, #20]	; 116d0 <ftello64@plt+0x68>
   116b8:	add	r3, pc, r3
   116bc:	ldr	r2, [r3, r2]
   116c0:	cmp	r2, #0
   116c4:	bxeq	lr
   116c8:	b	11494 <__gmon_start__@plt>
   116cc:	andeq	sl, r3, r0, asr #18
   116d0:	andeq	r0, r0, r8, ror #2
   116d4:	ldr	r0, [pc, #24]	; 116f4 <ftello64@plt+0x8c>
   116d8:	ldr	r3, [pc, #24]	; 116f8 <ftello64@plt+0x90>
   116dc:	cmp	r3, r0
   116e0:	bxeq	lr
   116e4:	ldr	r3, [pc, #16]	; 116fc <ftello64@plt+0x94>
   116e8:	cmp	r3, #0
   116ec:	bxeq	lr
   116f0:	bx	r3
   116f4:	ldrdeq	ip, [r4], -r4
   116f8:	ldrdeq	ip, [r4], -r4
   116fc:	andeq	r0, r0, r0
   11700:	ldr	r0, [pc, #36]	; 1172c <ftello64@plt+0xc4>
   11704:	ldr	r1, [pc, #36]	; 11730 <ftello64@plt+0xc8>
   11708:	sub	r1, r1, r0
   1170c:	asr	r1, r1, #2
   11710:	add	r1, r1, r1, lsr #31
   11714:	asrs	r1, r1, #1
   11718:	bxeq	lr
   1171c:	ldr	r3, [pc, #16]	; 11734 <ftello64@plt+0xcc>
   11720:	cmp	r3, #0
   11724:	bxeq	lr
   11728:	bx	r3
   1172c:	ldrdeq	ip, [r4], -r4
   11730:	ldrdeq	ip, [r4], -r4
   11734:	andeq	r0, r0, r0
   11738:	push	{r4, lr}
   1173c:	ldr	r4, [pc, #24]	; 1175c <ftello64@plt+0xf4>
   11740:	ldrb	r3, [r4]
   11744:	cmp	r3, #0
   11748:	popne	{r4, pc}
   1174c:	bl	116d4 <ftello64@plt+0x6c>
   11750:	mov	r3, #1
   11754:	strb	r3, [r4]
   11758:	pop	{r4, pc}
   1175c:	strdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   11760:	b	11700 <ftello64@plt+0x98>
   11764:	push	{fp}		; (str fp, [sp, #-4]!)
   11768:	add	fp, sp, #0
   1176c:	sub	sp, sp, #12
   11770:	mov	r3, r0
   11774:	strb	r3, [fp, #-5]
   11778:	ldrb	r3, [fp, #-5]
   1177c:	mov	r0, r3
   11780:	add	sp, fp, #0
   11784:	pop	{fp}		; (ldr fp, [sp], #4)
   11788:	bx	lr
   1178c:	str	fp, [sp, #-8]!
   11790:	str	lr, [sp, #4]
   11794:	add	fp, sp, #4
   11798:	movw	r0, #39668	; 0x9af4
   1179c:	movt	r0, #3
   117a0:	bl	114dc <gettext@plt>
   117a4:	mov	r2, r0
   117a8:	movw	r3, #49652	; 0xc1f4
   117ac:	movt	r3, #4
   117b0:	ldr	r3, [r3]
   117b4:	mov	r1, r3
   117b8:	mov	r0, r2
   117bc:	bl	11278 <fputs_unlocked@plt>
   117c0:	nop	{0}
   117c4:	sub	sp, fp, #4
   117c8:	ldr	fp, [sp]
   117cc:	add	sp, sp, #4
   117d0:	pop	{pc}		; (ldr pc, [sp], #4)
   117d4:	str	fp, [sp, #-8]!
   117d8:	str	lr, [sp, #4]
   117dc:	add	fp, sp, #4
   117e0:	movw	r0, #39724	; 0x9b2c
   117e4:	movt	r0, #3
   117e8:	bl	114dc <gettext@plt>
   117ec:	mov	r2, r0
   117f0:	movw	r3, #49652	; 0xc1f4
   117f4:	movt	r3, #4
   117f8:	ldr	r3, [r3]
   117fc:	mov	r1, r3
   11800:	mov	r0, r2
   11804:	bl	11278 <fputs_unlocked@plt>
   11808:	nop	{0}
   1180c:	sub	sp, fp, #4
   11810:	ldr	fp, [sp]
   11814:	add	sp, sp, #4
   11818:	pop	{pc}		; (ldr pc, [sp], #4)
   1181c:	str	fp, [sp, #-8]!
   11820:	str	lr, [sp, #4]
   11824:	add	fp, sp, #4
   11828:	sub	sp, sp, #80	; 0x50
   1182c:	str	r0, [fp, #-80]	; 0xffffffb0
   11830:	movw	r2, #40172	; 0x9cec
   11834:	movt	r2, #3
   11838:	sub	r3, fp, #72	; 0x48
   1183c:	ldrd	r0, [r2]
   11840:	strd	r0, [r3]
   11844:	ldrd	r0, [r2, #8]
   11848:	strd	r0, [r3, #8]
   1184c:	ldrd	r0, [r2, #16]
   11850:	strd	r0, [r3, #16]
   11854:	ldrd	r0, [r2, #24]
   11858:	strd	r0, [r3, #24]
   1185c:	ldrd	r0, [r2, #32]
   11860:	strd	r0, [r3, #32]
   11864:	ldrd	r0, [r2, #40]	; 0x28
   11868:	strd	r0, [r3, #40]	; 0x28
   1186c:	ldrd	r0, [r2, #48]	; 0x30
   11870:	strd	r0, [r3, #48]	; 0x30
   11874:	ldr	r3, [fp, #-80]	; 0xffffffb0
   11878:	str	r3, [fp, #-8]
   1187c:	sub	r3, fp, #72	; 0x48
   11880:	str	r3, [fp, #-12]
   11884:	b	11894 <ftello64@plt+0x22c>
   11888:	ldr	r3, [fp, #-12]
   1188c:	add	r3, r3, #8
   11890:	str	r3, [fp, #-12]
   11894:	ldr	r3, [fp, #-12]
   11898:	ldr	r3, [r3]
   1189c:	cmp	r3, #0
   118a0:	beq	118c4 <ftello64@plt+0x25c>
   118a4:	ldr	r3, [fp, #-12]
   118a8:	ldr	r3, [r3]
   118ac:	mov	r1, r3
   118b0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   118b4:	bl	112c0 <strcmp@plt>
   118b8:	mov	r3, r0
   118bc:	cmp	r3, #0
   118c0:	bne	11888 <ftello64@plt+0x220>
   118c4:	ldr	r3, [fp, #-12]
   118c8:	ldr	r3, [r3, #4]
   118cc:	cmp	r3, #0
   118d0:	beq	118e0 <ftello64@plt+0x278>
   118d4:	ldr	r3, [fp, #-12]
   118d8:	ldr	r3, [r3, #4]
   118dc:	str	r3, [fp, #-8]
   118e0:	movw	r0, #39800	; 0x9b78
   118e4:	movt	r0, #3
   118e8:	bl	114dc <gettext@plt>
   118ec:	mov	r3, r0
   118f0:	movw	r2, #39824	; 0x9b90
   118f4:	movt	r2, #3
   118f8:	movw	r1, #39864	; 0x9bb8
   118fc:	movt	r1, #3
   11900:	mov	r0, r3
   11904:	bl	112cc <printf@plt>
   11908:	mov	r1, #0
   1190c:	mov	r0, #5
   11910:	bl	1159c <setlocale@plt>
   11914:	str	r0, [fp, #-16]
   11918:	ldr	r3, [fp, #-16]
   1191c:	cmp	r3, #0
   11920:	beq	1196c <ftello64@plt+0x304>
   11924:	mov	r2, #3
   11928:	movw	r1, #39880	; 0x9bc8
   1192c:	movt	r1, #3
   11930:	ldr	r0, [fp, #-16]
   11934:	bl	11620 <strncmp@plt>
   11938:	mov	r3, r0
   1193c:	cmp	r3, #0
   11940:	beq	1196c <ftello64@plt+0x304>
   11944:	movw	r0, #39884	; 0x9bcc
   11948:	movt	r0, #3
   1194c:	bl	114dc <gettext@plt>
   11950:	mov	r2, r0
   11954:	movw	r3, #49652	; 0xc1f4
   11958:	movt	r3, #4
   1195c:	ldr	r3, [r3]
   11960:	mov	r1, r3
   11964:	mov	r0, r2
   11968:	bl	11278 <fputs_unlocked@plt>
   1196c:	movw	r0, #39956	; 0x9c14
   11970:	movt	r0, #3
   11974:	bl	114dc <gettext@plt>
   11978:	mov	r3, r0
   1197c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   11980:	movw	r1, #39824	; 0x9b90
   11984:	movt	r1, #3
   11988:	mov	r0, r3
   1198c:	bl	112cc <printf@plt>
   11990:	movw	r0, #39984	; 0x9c30
   11994:	movt	r0, #3
   11998:	bl	114dc <gettext@plt>
   1199c:	ldr	r2, [fp, #-8]
   119a0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   119a4:	cmp	r2, r3
   119a8:	bne	119b8 <ftello64@plt+0x350>
   119ac:	movw	r3, #40036	; 0x9c64
   119b0:	movt	r3, #3
   119b4:	b	119c0 <ftello64@plt+0x358>
   119b8:	movw	r3, #40048	; 0x9c70
   119bc:	movt	r3, #3
   119c0:	mov	r2, r3
   119c4:	ldr	r1, [fp, #-8]
   119c8:	bl	112cc <printf@plt>
   119cc:	nop	{0}
   119d0:	sub	sp, fp, #4
   119d4:	ldr	fp, [sp]
   119d8:	add	sp, sp, #4
   119dc:	pop	{pc}		; (ldr pc, [sp], #4)
   119e0:	strd	r4, [sp, #-16]!
   119e4:	str	fp, [sp, #8]
   119e8:	str	lr, [sp, #12]
   119ec:	add	fp, sp, #12
   119f0:	bl	1150c <__errno_location@plt>
   119f4:	mov	r3, r0
   119f8:	ldr	r4, [r3]
   119fc:	movw	r0, #40236	; 0x9d2c
   11a00:	movt	r0, #3
   11a04:	bl	114dc <gettext@plt>
   11a08:	mov	r3, r0
   11a0c:	mov	r2, r3
   11a10:	mov	r1, r4
   11a14:	mov	r0, #1
   11a18:	bl	1144c <error@plt>
   11a1c:	str	r4, [sp, #-12]!
   11a20:	str	fp, [sp, #4]
   11a24:	str	lr, [sp, #8]
   11a28:	add	fp, sp, #8
   11a2c:	sub	sp, sp, #28
   11a30:	str	r0, [fp, #-32]	; 0xffffffe0
   11a34:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11a38:	str	r3, [fp, #-16]
   11a3c:	b	11e44 <ftello64@plt+0x7dc>
   11a40:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11a44:	ldrb	r3, [r3]
   11a48:	cmp	r3, #92	; 0x5c
   11a4c:	bne	11e24 <ftello64@plt+0x7bc>
   11a50:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11a54:	add	r3, r3, #1
   11a58:	str	r3, [fp, #-32]	; 0xffffffe0
   11a5c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11a60:	ldrb	r3, [r3]
   11a64:	cmp	r3, #102	; 0x66
   11a68:	beq	11d30 <ftello64@plt+0x6c8>
   11a6c:	cmp	r3, #102	; 0x66
   11a70:	bgt	11aac <ftello64@plt+0x444>
   11a74:	cmp	r3, #97	; 0x61
   11a78:	beq	11cc8 <ftello64@plt+0x660>
   11a7c:	cmp	r3, #97	; 0x61
   11a80:	bgt	11a98 <ftello64@plt+0x430>
   11a84:	cmp	r3, #0
   11a88:	beq	11e1c <ftello64@plt+0x7b4>
   11a8c:	cmp	r3, #48	; 0x30
   11a90:	beq	11c2c <ftello64@plt+0x5c4>
   11a94:	b	11de4 <ftello64@plt+0x77c>
   11a98:	cmp	r3, #98	; 0x62
   11a9c:	beq	11cec <ftello64@plt+0x684>
   11aa0:	cmp	r3, #99	; 0x63
   11aa4:	beq	11d1c <ftello64@plt+0x6b4>
   11aa8:	b	11de4 <ftello64@plt+0x77c>
   11aac:	cmp	r3, #116	; 0x74
   11ab0:	beq	11d9c <ftello64@plt+0x734>
   11ab4:	cmp	r3, #116	; 0x74
   11ab8:	bgt	11ad0 <ftello64@plt+0x468>
   11abc:	cmp	r3, #110	; 0x6e
   11ac0:	beq	11d54 <ftello64@plt+0x6ec>
   11ac4:	cmp	r3, #114	; 0x72
   11ac8:	beq	11d78 <ftello64@plt+0x710>
   11acc:	b	11de4 <ftello64@plt+0x77c>
   11ad0:	cmp	r3, #118	; 0x76
   11ad4:	beq	11dc0 <ftello64@plt+0x758>
   11ad8:	cmp	r3, #120	; 0x78
   11adc:	bne	11de4 <ftello64@plt+0x77c>
   11ae0:	mov	r3, #0
   11ae4:	str	r3, [fp, #-20]	; 0xffffffec
   11ae8:	mov	r3, #0
   11aec:	str	r3, [fp, #-24]	; 0xffffffe8
   11af0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11af4:	add	r3, r3, #1
   11af8:	str	r3, [fp, #-32]	; 0xffffffe0
   11afc:	b	11b94 <ftello64@plt+0x52c>
   11b00:	ldr	r3, [fp, #-20]	; 0xffffffec
   11b04:	lsl	r2, r3, #4
   11b08:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b0c:	ldrb	r3, [r3]
   11b10:	cmp	r3, #96	; 0x60
   11b14:	bls	11b38 <ftello64@plt+0x4d0>
   11b18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b1c:	ldrb	r3, [r3]
   11b20:	cmp	r3, #102	; 0x66
   11b24:	bhi	11b38 <ftello64@plt+0x4d0>
   11b28:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b2c:	ldrb	r3, [r3]
   11b30:	sub	r3, r3, #87	; 0x57
   11b34:	b	11b74 <ftello64@plt+0x50c>
   11b38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b3c:	ldrb	r3, [r3]
   11b40:	cmp	r3, #64	; 0x40
   11b44:	bls	11b68 <ftello64@plt+0x500>
   11b48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b4c:	ldrb	r3, [r3]
   11b50:	cmp	r3, #70	; 0x46
   11b54:	bhi	11b68 <ftello64@plt+0x500>
   11b58:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b5c:	ldrb	r3, [r3]
   11b60:	sub	r3, r3, #55	; 0x37
   11b64:	b	11b74 <ftello64@plt+0x50c>
   11b68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b6c:	ldrb	r3, [r3]
   11b70:	sub	r3, r3, #48	; 0x30
   11b74:	add	r3, r3, r2
   11b78:	str	r3, [fp, #-20]	; 0xffffffec
   11b7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11b80:	add	r3, r3, #1
   11b84:	str	r3, [fp, #-24]	; 0xffffffe8
   11b88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b8c:	add	r3, r3, #1
   11b90:	str	r3, [fp, #-32]	; 0xffffffe0
   11b94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11b98:	cmp	r3, #2
   11b9c:	bgt	11bd8 <ftello64@plt+0x570>
   11ba0:	bl	114b8 <__ctype_b_loc@plt>
   11ba4:	mov	r3, r0
   11ba8:	ldr	r4, [r3]
   11bac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11bb0:	ldrb	r3, [r3]
   11bb4:	mov	r0, r3
   11bb8:	bl	11764 <ftello64@plt+0xfc>
   11bbc:	mov	r3, r0
   11bc0:	lsl	r3, r3, #1
   11bc4:	add	r3, r4, r3
   11bc8:	ldrh	r3, [r3]
   11bcc:	and	r3, r3, #4096	; 0x1000
   11bd0:	cmp	r3, #0
   11bd4:	bne	11b00 <ftello64@plt+0x498>
   11bd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11bdc:	cmp	r3, #0
   11be0:	bne	11c10 <ftello64@plt+0x5a8>
   11be4:	ldr	r3, [fp, #-16]
   11be8:	add	r2, r3, #1
   11bec:	str	r2, [fp, #-16]
   11bf0:	mov	r2, #92	; 0x5c
   11bf4:	strb	r2, [r3]
   11bf8:	ldr	r3, [fp, #-16]
   11bfc:	add	r2, r3, #1
   11c00:	str	r2, [fp, #-16]
   11c04:	mov	r2, #120	; 0x78
   11c08:	strb	r2, [r3]
   11c0c:	b	11e44 <ftello64@plt+0x7dc>
   11c10:	ldr	r3, [fp, #-16]
   11c14:	add	r2, r3, #1
   11c18:	str	r2, [fp, #-16]
   11c1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   11c20:	uxtb	r2, r2
   11c24:	strb	r2, [r3]
   11c28:	b	11e44 <ftello64@plt+0x7dc>
   11c2c:	mov	r3, #0
   11c30:	str	r3, [fp, #-20]	; 0xffffffec
   11c34:	mov	r3, #0
   11c38:	str	r3, [fp, #-24]	; 0xffffffe8
   11c3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11c40:	add	r3, r3, #1
   11c44:	str	r3, [fp, #-32]	; 0xffffffe0
   11c48:	b	11c80 <ftello64@plt+0x618>
   11c4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   11c50:	lsl	r2, r3, #3
   11c54:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11c58:	ldrb	r3, [r3]
   11c5c:	sub	r3, r3, #48	; 0x30
   11c60:	add	r3, r2, r3
   11c64:	str	r3, [fp, #-20]	; 0xffffffec
   11c68:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c6c:	add	r3, r3, #1
   11c70:	str	r3, [fp, #-24]	; 0xffffffe8
   11c74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11c78:	add	r3, r3, #1
   11c7c:	str	r3, [fp, #-32]	; 0xffffffe0
   11c80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c84:	cmp	r3, #2
   11c88:	bgt	11cac <ftello64@plt+0x644>
   11c8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11c90:	ldrb	r3, [r3]
   11c94:	cmp	r3, #47	; 0x2f
   11c98:	bls	11cac <ftello64@plt+0x644>
   11c9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ca0:	ldrb	r3, [r3]
   11ca4:	cmp	r3, #55	; 0x37
   11ca8:	bls	11c4c <ftello64@plt+0x5e4>
   11cac:	ldr	r3, [fp, #-16]
   11cb0:	add	r2, r3, #1
   11cb4:	str	r2, [fp, #-16]
   11cb8:	ldr	r2, [fp, #-20]	; 0xffffffec
   11cbc:	uxtb	r2, r2
   11cc0:	strb	r2, [r3]
   11cc4:	b	11e44 <ftello64@plt+0x7dc>
   11cc8:	ldr	r3, [fp, #-16]
   11ccc:	add	r2, r3, #1
   11cd0:	str	r2, [fp, #-16]
   11cd4:	mov	r2, #7
   11cd8:	strb	r2, [r3]
   11cdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ce0:	add	r3, r3, #1
   11ce4:	str	r3, [fp, #-32]	; 0xffffffe0
   11ce8:	b	11e44 <ftello64@plt+0x7dc>
   11cec:	ldr	r3, [fp, #-16]
   11cf0:	add	r2, r3, #1
   11cf4:	str	r2, [fp, #-16]
   11cf8:	mov	r2, #8
   11cfc:	strb	r2, [r3]
   11d00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d04:	add	r3, r3, #1
   11d08:	str	r3, [fp, #-32]	; 0xffffffe0
   11d0c:	b	11e44 <ftello64@plt+0x7dc>
   11d10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d14:	add	r3, r3, #1
   11d18:	str	r3, [fp, #-32]	; 0xffffffe0
   11d1c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d20:	ldrb	r3, [r3]
   11d24:	cmp	r3, #0
   11d28:	bne	11d10 <ftello64@plt+0x6a8>
   11d2c:	b	11e44 <ftello64@plt+0x7dc>
   11d30:	ldr	r3, [fp, #-16]
   11d34:	add	r2, r3, #1
   11d38:	str	r2, [fp, #-16]
   11d3c:	mov	r2, #12
   11d40:	strb	r2, [r3]
   11d44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d48:	add	r3, r3, #1
   11d4c:	str	r3, [fp, #-32]	; 0xffffffe0
   11d50:	b	11e44 <ftello64@plt+0x7dc>
   11d54:	ldr	r3, [fp, #-16]
   11d58:	add	r2, r3, #1
   11d5c:	str	r2, [fp, #-16]
   11d60:	mov	r2, #10
   11d64:	strb	r2, [r3]
   11d68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d6c:	add	r3, r3, #1
   11d70:	str	r3, [fp, #-32]	; 0xffffffe0
   11d74:	b	11e44 <ftello64@plt+0x7dc>
   11d78:	ldr	r3, [fp, #-16]
   11d7c:	add	r2, r3, #1
   11d80:	str	r2, [fp, #-16]
   11d84:	mov	r2, #13
   11d88:	strb	r2, [r3]
   11d8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d90:	add	r3, r3, #1
   11d94:	str	r3, [fp, #-32]	; 0xffffffe0
   11d98:	b	11e44 <ftello64@plt+0x7dc>
   11d9c:	ldr	r3, [fp, #-16]
   11da0:	add	r2, r3, #1
   11da4:	str	r2, [fp, #-16]
   11da8:	mov	r2, #9
   11dac:	strb	r2, [r3]
   11db0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11db4:	add	r3, r3, #1
   11db8:	str	r3, [fp, #-32]	; 0xffffffe0
   11dbc:	b	11e44 <ftello64@plt+0x7dc>
   11dc0:	ldr	r3, [fp, #-16]
   11dc4:	add	r2, r3, #1
   11dc8:	str	r2, [fp, #-16]
   11dcc:	mov	r2, #11
   11dd0:	strb	r2, [r3]
   11dd4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11dd8:	add	r3, r3, #1
   11ddc:	str	r3, [fp, #-32]	; 0xffffffe0
   11de0:	b	11e44 <ftello64@plt+0x7dc>
   11de4:	ldr	r3, [fp, #-16]
   11de8:	add	r2, r3, #1
   11dec:	str	r2, [fp, #-16]
   11df0:	mov	r2, #92	; 0x5c
   11df4:	strb	r2, [r3]
   11df8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11dfc:	add	r3, r2, #1
   11e00:	str	r3, [fp, #-32]	; 0xffffffe0
   11e04:	ldr	r3, [fp, #-16]
   11e08:	add	r1, r3, #1
   11e0c:	str	r1, [fp, #-16]
   11e10:	ldrb	r2, [r2]
   11e14:	strb	r2, [r3]
   11e18:	b	11e44 <ftello64@plt+0x7dc>
   11e1c:	nop	{0}
   11e20:	b	11e44 <ftello64@plt+0x7dc>
   11e24:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11e28:	add	r3, r2, #1
   11e2c:	str	r3, [fp, #-32]	; 0xffffffe0
   11e30:	ldr	r3, [fp, #-16]
   11e34:	add	r1, r3, #1
   11e38:	str	r1, [fp, #-16]
   11e3c:	ldrb	r2, [r2]
   11e40:	strb	r2, [r3]
   11e44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e48:	ldrb	r3, [r3]
   11e4c:	cmp	r3, #0
   11e50:	bne	11a40 <ftello64@plt+0x3d8>
   11e54:	ldr	r3, [fp, #-16]
   11e58:	mov	r2, #0
   11e5c:	strb	r2, [r3]
   11e60:	nop	{0}
   11e64:	sub	sp, fp, #8
   11e68:	ldr	r4, [sp]
   11e6c:	ldr	fp, [sp, #4]
   11e70:	add	sp, sp, #8
   11e74:	pop	{pc}		; (ldr pc, [sp], #4)
   11e78:	str	r4, [sp, #-12]!
   11e7c:	str	fp, [sp, #4]
   11e80:	str	lr, [sp, #8]
   11e84:	add	fp, sp, #8
   11e88:	sub	sp, sp, #36	; 0x24
   11e8c:	str	r0, [fp, #-32]	; 0xffffffe0
   11e90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e94:	add	r3, r3, #4
   11e98:	str	r3, [fp, #-16]
   11e9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ea0:	ldr	r3, [r3]
   11ea4:	str	r3, [fp, #-20]	; 0xffffffec
   11ea8:	ldr	r3, [fp, #-16]
   11eac:	mov	r2, #0
   11eb0:	str	r2, [r3]
   11eb4:	ldr	r3, [fp, #-16]
   11eb8:	mov	r2, #0
   11ebc:	str	r2, [r3, #4]
   11ec0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ec4:	add	r2, r3, #36	; 0x24
   11ec8:	ldr	r3, [fp, #-16]
   11ecc:	str	r2, [r3, #16]
   11ed0:	movw	r3, #49672	; 0xc208
   11ed4:	movt	r3, #4
   11ed8:	ldrb	r3, [r3]
   11edc:	cmp	r3, #0
   11ee0:	beq	11ef0 <ftello64@plt+0x888>
   11ee4:	movw	r3, #50272	; 0xc460
   11ee8:	movt	r3, #4
   11eec:	b	11ef4 <ftello64@plt+0x88c>
   11ef0:	mov	r3, #0
   11ef4:	ldr	r2, [fp, #-16]
   11ef8:	str	r3, [r2, #20]
   11efc:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f00:	bl	114e8 <strlen@plt>
   11f04:	mov	r3, r0
   11f08:	ldr	r2, [fp, #-16]
   11f0c:	mov	r1, r3
   11f10:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f14:	bl	1fd90 <ftello64@plt+0xe728>
   11f18:	str	r0, [fp, #-24]	; 0xffffffe8
   11f1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11f20:	cmp	r3, #0
   11f24:	beq	11f5c <ftello64@plt+0x8f4>
   11f28:	movw	r0, #40272	; 0x9d50
   11f2c:	movt	r0, #3
   11f30:	bl	114dc <gettext@plt>
   11f34:	mov	r4, r0
   11f38:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f3c:	bl	1a2d8 <ftello64@plt+0x8c70>
   11f40:	mov	r3, r0
   11f44:	str	r3, [sp]
   11f48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11f4c:	mov	r2, r4
   11f50:	mov	r1, #0
   11f54:	mov	r0, #1
   11f58:	bl	1144c <error@plt>
   11f5c:	ldr	r0, [fp, #-16]
   11f60:	bl	1fea0 <ftello64@plt+0xe838>
   11f64:	nop	{0}
   11f68:	sub	sp, fp, #8
   11f6c:	ldr	r4, [sp]
   11f70:	ldr	fp, [sp, #4]
   11f74:	add	sp, sp, #8
   11f78:	pop	{pc}		; (ldr pc, [sp], #4)
   11f7c:	str	fp, [sp, #-8]!
   11f80:	str	lr, [sp, #4]
   11f84:	add	fp, sp, #4
   11f88:	sub	sp, sp, #8
   11f8c:	movw	r3, #49672	; 0xc208
   11f90:	movt	r3, #4
   11f94:	ldrb	r3, [r3]
   11f98:	cmp	r3, #0
   11f9c:	beq	11fec <ftello64@plt+0x984>
   11fa0:	mov	r3, #0
   11fa4:	str	r3, [fp, #-8]
   11fa8:	b	11fe0 <ftello64@plt+0x978>
   11fac:	ldr	r0, [fp, #-8]
   11fb0:	bl	115a8 <toupper@plt>
   11fb4:	mov	r3, r0
   11fb8:	uxtb	r1, r3
   11fbc:	movw	r3, #50272	; 0xc460
   11fc0:	movt	r3, #4
   11fc4:	ldr	r2, [fp, #-8]
   11fc8:	add	r3, r3, r2
   11fcc:	mov	r2, r1
   11fd0:	strb	r2, [r3]
   11fd4:	ldr	r3, [fp, #-8]
   11fd8:	add	r3, r3, #1
   11fdc:	str	r3, [fp, #-8]
   11fe0:	ldr	r3, [fp, #-8]
   11fe4:	cmp	r3, #255	; 0xff
   11fe8:	ble	11fac <ftello64@plt+0x944>
   11fec:	movw	r3, #49688	; 0xc218
   11ff0:	movt	r3, #4
   11ff4:	ldr	r3, [r3]
   11ff8:	cmp	r3, #0
   11ffc:	beq	1202c <ftello64@plt+0x9c4>
   12000:	movw	r3, #49688	; 0xc218
   12004:	movt	r3, #4
   12008:	ldr	r3, [r3]
   1200c:	ldrb	r3, [r3]
   12010:	cmp	r3, #0
   12014:	bne	12088 <ftello64@plt+0xa20>
   12018:	movw	r3, #49688	; 0xc218
   1201c:	movt	r3, #4
   12020:	mov	r2, #0
   12024:	str	r2, [r3]
   12028:	b	12088 <ftello64@plt+0xa20>
   1202c:	movw	r3, #49524	; 0xc174
   12030:	movt	r3, #4
   12034:	ldrb	r3, [r3]
   12038:	cmp	r3, #0
   1203c:	beq	12074 <ftello64@plt+0xa0c>
   12040:	movw	r3, #49665	; 0xc201
   12044:	movt	r3, #4
   12048:	ldrb	r3, [r3]
   1204c:	eor	r3, r3, #1
   12050:	uxtb	r3, r3
   12054:	cmp	r3, #0
   12058:	beq	12074 <ftello64@plt+0xa0c>
   1205c:	movw	r3, #49688	; 0xc218
   12060:	movt	r3, #4
   12064:	movw	r2, #40292	; 0x9d64
   12068:	movt	r2, #3
   1206c:	str	r2, [r3]
   12070:	b	12088 <ftello64@plt+0xa20>
   12074:	movw	r3, #49688	; 0xc218
   12078:	movt	r3, #4
   1207c:	movw	r2, #40324	; 0x9d84
   12080:	movt	r2, #3
   12084:	str	r2, [r3]
   12088:	movw	r3, #49688	; 0xc218
   1208c:	movt	r3, #4
   12090:	ldr	r3, [r3]
   12094:	cmp	r3, #0
   12098:	beq	120a8 <ftello64@plt+0xa40>
   1209c:	movw	r0, #49688	; 0xc218
   120a0:	movt	r0, #4
   120a4:	bl	11e78 <ftello64@plt+0x810>
   120a8:	movw	r3, #49980	; 0xc33c
   120ac:	movt	r3, #4
   120b0:	ldr	r3, [r3]
   120b4:	cmp	r3, #0
   120b8:	beq	120cc <ftello64@plt+0xa64>
   120bc:	movw	r0, #49980	; 0xc33c
   120c0:	movt	r0, #4
   120c4:	bl	11e78 <ftello64@plt+0x810>
   120c8:	b	121ac <ftello64@plt+0xb44>
   120cc:	movw	r3, #49676	; 0xc20c
   120d0:	movt	r3, #4
   120d4:	ldr	r3, [r3]
   120d8:	cmp	r3, #0
   120dc:	bne	121ac <ftello64@plt+0xb44>
   120e0:	movw	r3, #49524	; 0xc174
   120e4:	movt	r3, #4
   120e8:	ldrb	r3, [r3]
   120ec:	cmp	r3, #0
   120f0:	beq	12168 <ftello64@plt+0xb00>
   120f4:	mov	r3, #0
   120f8:	str	r3, [fp, #-8]
   120fc:	b	12158 <ftello64@plt+0xaf0>
   12100:	bl	114b8 <__ctype_b_loc@plt>
   12104:	mov	r3, r0
   12108:	ldr	r2, [r3]
   1210c:	ldr	r3, [fp, #-8]
   12110:	lsl	r3, r3, #1
   12114:	add	r3, r2, r3
   12118:	ldrh	r3, [r3]
   1211c:	and	r3, r3, #1024	; 0x400
   12120:	cmp	r3, #0
   12124:	movne	r3, #1
   12128:	moveq	r3, #0
   1212c:	uxtb	r3, r3
   12130:	mov	r1, r3
   12134:	movw	r3, #50552	; 0xc578
   12138:	movt	r3, #4
   1213c:	ldr	r2, [fp, #-8]
   12140:	add	r3, r3, r2
   12144:	mov	r2, r1
   12148:	strb	r2, [r3]
   1214c:	ldr	r3, [fp, #-8]
   12150:	add	r3, r3, #1
   12154:	str	r3, [fp, #-8]
   12158:	ldr	r3, [fp, #-8]
   1215c:	cmp	r3, #255	; 0xff
   12160:	ble	12100 <ftello64@plt+0xa98>
   12164:	b	121ac <ftello64@plt+0xb44>
   12168:	mov	r2, #256	; 0x100
   1216c:	mov	r1, #1
   12170:	movw	r0, #50552	; 0xc578
   12174:	movt	r0, #4
   12178:	bl	1153c <memset@plt>
   1217c:	movw	r3, #50552	; 0xc578
   12180:	movt	r3, #4
   12184:	mov	r2, #0
   12188:	strb	r2, [r3, #32]
   1218c:	movw	r3, #50552	; 0xc578
   12190:	movt	r3, #4
   12194:	mov	r2, #0
   12198:	strb	r2, [r3, #9]
   1219c:	movw	r3, #50552	; 0xc578
   121a0:	movt	r3, #4
   121a4:	mov	r2, #0
   121a8:	strb	r2, [r3, #10]
   121ac:	nop	{0}
   121b0:	sub	sp, fp, #4
   121b4:	ldr	fp, [sp]
   121b8:	add	sp, sp, #4
   121bc:	pop	{pc}		; (ldr pc, [sp], #4)
   121c0:	str	r4, [sp, #-12]!
   121c4:	str	fp, [sp, #4]
   121c8:	str	lr, [sp, #8]
   121cc:	add	fp, sp, #8
   121d0:	sub	sp, sp, #20
   121d4:	str	r0, [fp, #-24]	; 0xffffffe8
   121d8:	str	r1, [fp, #-28]	; 0xffffffe4
   121dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   121e0:	cmp	r3, #0
   121e4:	beq	12214 <ftello64@plt+0xbac>
   121e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   121ec:	ldrb	r3, [r3]
   121f0:	cmp	r3, #0
   121f4:	beq	12214 <ftello64@plt+0xbac>
   121f8:	movw	r1, #40328	; 0x9d88
   121fc:	movt	r1, #3
   12200:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12204:	bl	112c0 <strcmp@plt>
   12208:	mov	r3, r0
   1220c:	cmp	r3, #0
   12210:	bne	1221c <ftello64@plt+0xbb4>
   12214:	mov	r3, #1
   12218:	b	12220 <ftello64@plt+0xbb8>
   1221c:	mov	r3, #0
   12220:	strb	r3, [fp, #-13]
   12224:	ldrb	r3, [fp, #-13]
   12228:	and	r3, r3, #1
   1222c:	strb	r3, [fp, #-13]
   12230:	ldrb	r3, [fp, #-13]
   12234:	cmp	r3, #0
   12238:	beq	1226c <ftello64@plt+0xc04>
   1223c:	movw	r3, #49648	; 0xc1f0
   12240:	movt	r3, #4
   12244:	ldr	r3, [r3]
   12248:	sub	r2, fp, #20
   1224c:	mov	r1, #0
   12250:	mov	r0, r3
   12254:	bl	1a310 <ftello64@plt+0x8ca8>
   12258:	mov	r3, r0
   1225c:	mov	r2, r3
   12260:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12264:	str	r2, [r3]
   12268:	b	12290 <ftello64@plt+0xc28>
   1226c:	sub	r3, fp, #20
   12270:	mov	r2, r3
   12274:	mov	r1, #0
   12278:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1227c:	bl	1a6e0 <ftello64@plt+0x9078>
   12280:	mov	r3, r0
   12284:	mov	r2, r3
   12288:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1228c:	str	r2, [r3]
   12290:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12294:	ldr	r3, [r3]
   12298:	cmp	r3, #0
   1229c:	bne	122f0 <ftello64@plt+0xc88>
   122a0:	bl	1150c <__errno_location@plt>
   122a4:	mov	r3, r0
   122a8:	ldr	r4, [r3]
   122ac:	ldrb	r3, [fp, #-13]
   122b0:	cmp	r3, #0
   122b4:	beq	122c4 <ftello64@plt+0xc5c>
   122b8:	movw	r3, #40328	; 0x9d88
   122bc:	movt	r3, #3
   122c0:	b	122c8 <ftello64@plt+0xc60>
   122c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   122c8:	mov	r2, r3
   122cc:	mov	r1, #3
   122d0:	mov	r0, #0
   122d4:	bl	19fdc <ftello64@plt+0x8974>
   122d8:	mov	r3, r0
   122dc:	movw	r2, #40332	; 0x9d8c
   122e0:	movt	r2, #3
   122e4:	mov	r1, r4
   122e8:	mov	r0, #1
   122ec:	bl	1144c <error@plt>
   122f0:	ldrb	r3, [fp, #-13]
   122f4:	cmp	r3, #0
   122f8:	beq	12310 <ftello64@plt+0xca8>
   122fc:	movw	r3, #49648	; 0xc1f0
   12300:	movt	r3, #4
   12304:	ldr	r3, [r3]
   12308:	mov	r0, r3
   1230c:	bl	115d8 <clearerr_unlocked@plt>
   12310:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12314:	ldr	r2, [r3]
   12318:	ldr	r3, [fp, #-20]	; 0xffffffec
   1231c:	add	r2, r2, r3
   12320:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12324:	str	r2, [r3, #4]
   12328:	nop	{0}
   1232c:	sub	sp, fp, #8
   12330:	ldr	r4, [sp]
   12334:	ldr	fp, [sp, #4]
   12338:	add	sp, sp, #8
   1233c:	pop	{pc}		; (ldr pc, [sp], #4)
   12340:	str	r4, [sp, #-12]!
   12344:	str	fp, [sp, #4]
   12348:	str	lr, [sp, #8]
   1234c:	add	fp, sp, #8
   12350:	sub	sp, sp, #28
   12354:	str	r0, [fp, #-32]	; 0xffffffe0
   12358:	str	r1, [fp, #-36]	; 0xffffffdc
   1235c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12360:	ldr	r2, [r3, #4]
   12364:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12368:	ldr	r3, [r3, #4]
   1236c:	cmp	r2, r3
   12370:	movlt	r3, r2
   12374:	movge	r3, r3
   12378:	str	r3, [fp, #-20]	; 0xffffffec
   1237c:	movw	r3, #49672	; 0xc208
   12380:	movt	r3, #4
   12384:	ldrb	r3, [r3]
   12388:	cmp	r3, #0
   1238c:	beq	1243c <ftello64@plt+0xdd4>
   12390:	mov	r3, #0
   12394:	str	r3, [fp, #-16]
   12398:	b	12428 <ftello64@plt+0xdc0>
   1239c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   123a0:	ldr	r2, [r3]
   123a4:	ldr	r3, [fp, #-16]
   123a8:	add	r3, r2, r3
   123ac:	ldrb	r3, [r3]
   123b0:	mov	r0, r3
   123b4:	bl	11764 <ftello64@plt+0xfc>
   123b8:	mov	r3, r0
   123bc:	mov	r2, r3
   123c0:	movw	r3, #50272	; 0xc460
   123c4:	movt	r3, #4
   123c8:	ldrb	r3, [r3, r2]
   123cc:	mov	r4, r3
   123d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   123d4:	ldr	r2, [r3]
   123d8:	ldr	r3, [fp, #-16]
   123dc:	add	r3, r2, r3
   123e0:	ldrb	r3, [r3]
   123e4:	mov	r0, r3
   123e8:	bl	11764 <ftello64@plt+0xfc>
   123ec:	mov	r3, r0
   123f0:	mov	r2, r3
   123f4:	movw	r3, #50272	; 0xc460
   123f8:	movt	r3, #4
   123fc:	ldrb	r3, [r3, r2]
   12400:	sub	r3, r4, r3
   12404:	str	r3, [fp, #-24]	; 0xffffffe8
   12408:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1240c:	cmp	r3, #0
   12410:	beq	1241c <ftello64@plt+0xdb4>
   12414:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12418:	b	12504 <ftello64@plt+0xe9c>
   1241c:	ldr	r3, [fp, #-16]
   12420:	add	r3, r3, #1
   12424:	str	r3, [fp, #-16]
   12428:	ldr	r2, [fp, #-16]
   1242c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12430:	cmp	r2, r3
   12434:	blt	1239c <ftello64@plt+0xd34>
   12438:	b	124c4 <ftello64@plt+0xe5c>
   1243c:	mov	r3, #0
   12440:	str	r3, [fp, #-16]
   12444:	b	124b4 <ftello64@plt+0xe4c>
   12448:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1244c:	ldr	r2, [r3]
   12450:	ldr	r3, [fp, #-16]
   12454:	add	r3, r2, r3
   12458:	ldrb	r3, [r3]
   1245c:	mov	r0, r3
   12460:	bl	11764 <ftello64@plt+0xfc>
   12464:	mov	r3, r0
   12468:	mov	r4, r3
   1246c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12470:	ldr	r2, [r3]
   12474:	ldr	r3, [fp, #-16]
   12478:	add	r3, r2, r3
   1247c:	ldrb	r3, [r3]
   12480:	mov	r0, r3
   12484:	bl	11764 <ftello64@plt+0xfc>
   12488:	mov	r3, r0
   1248c:	sub	r3, r4, r3
   12490:	str	r3, [fp, #-24]	; 0xffffffe8
   12494:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12498:	cmp	r3, #0
   1249c:	beq	124a8 <ftello64@plt+0xe40>
   124a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   124a4:	b	12504 <ftello64@plt+0xe9c>
   124a8:	ldr	r3, [fp, #-16]
   124ac:	add	r3, r3, #1
   124b0:	str	r3, [fp, #-16]
   124b4:	ldr	r2, [fp, #-16]
   124b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   124bc:	cmp	r2, r3
   124c0:	blt	12448 <ftello64@plt+0xde0>
   124c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   124c8:	ldr	r2, [r3, #4]
   124cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   124d0:	ldr	r3, [r3, #4]
   124d4:	cmp	r2, r3
   124d8:	blt	12500 <ftello64@plt+0xe98>
   124dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   124e0:	ldr	r2, [r3, #4]
   124e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   124e8:	ldr	r3, [r3, #4]
   124ec:	cmp	r2, r3
   124f0:	movgt	r3, #1
   124f4:	movle	r3, #0
   124f8:	uxtb	r3, r3
   124fc:	b	12504 <ftello64@plt+0xe9c>
   12500:	mvn	r3, #0
   12504:	mov	r0, r3
   12508:	sub	sp, fp, #8
   1250c:	ldr	r4, [sp]
   12510:	ldr	fp, [sp, #4]
   12514:	add	sp, sp, #8
   12518:	pop	{pc}		; (ldr pc, [sp], #4)
   1251c:	str	fp, [sp, #-8]!
   12520:	str	lr, [sp, #4]
   12524:	add	fp, sp, #4
   12528:	sub	sp, sp, #16
   1252c:	str	r0, [fp, #-16]
   12530:	str	r1, [fp, #-20]	; 0xffffffec
   12534:	ldr	r3, [fp, #-16]
   12538:	ldr	r2, [fp, #-20]	; 0xffffffec
   1253c:	mov	r1, r2
   12540:	mov	r0, r3
   12544:	bl	12340 <ftello64@plt+0xcd8>
   12548:	str	r0, [fp, #-8]
   1254c:	ldr	r3, [fp, #-8]
   12550:	cmp	r3, #0
   12554:	bne	1259c <ftello64@plt+0xf34>
   12558:	ldr	r3, [fp, #-16]
   1255c:	ldr	r2, [r3]
   12560:	ldr	r3, [fp, #-20]	; 0xffffffec
   12564:	ldr	r3, [r3]
   12568:	cmp	r2, r3
   1256c:	bcc	12594 <ftello64@plt+0xf2c>
   12570:	ldr	r3, [fp, #-16]
   12574:	ldr	r2, [r3]
   12578:	ldr	r3, [fp, #-20]	; 0xffffffec
   1257c:	ldr	r3, [r3]
   12580:	cmp	r2, r3
   12584:	movhi	r3, #1
   12588:	movls	r3, #0
   1258c:	uxtb	r3, r3
   12590:	b	125a0 <ftello64@plt+0xf38>
   12594:	mvn	r3, #0
   12598:	b	125a0 <ftello64@plt+0xf38>
   1259c:	ldr	r3, [fp, #-8]
   125a0:	mov	r0, r3
   125a4:	sub	sp, fp, #4
   125a8:	ldr	fp, [sp]
   125ac:	add	sp, sp, #4
   125b0:	pop	{pc}		; (ldr pc, [sp], #4)
   125b4:	str	fp, [sp, #-8]!
   125b8:	str	lr, [sp, #4]
   125bc:	add	fp, sp, #4
   125c0:	sub	sp, sp, #24
   125c4:	str	r0, [fp, #-24]	; 0xffffffe8
   125c8:	str	r1, [fp, #-28]	; 0xffffffe4
   125cc:	mov	r3, #0
   125d0:	str	r3, [fp, #-8]
   125d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   125d8:	ldr	r3, [r3, #8]
   125dc:	sub	r3, r3, #1
   125e0:	str	r3, [fp, #-12]
   125e4:	b	12668 <ftello64@plt+0x1000>
   125e8:	ldr	r2, [fp, #-8]
   125ec:	ldr	r3, [fp, #-12]
   125f0:	add	r3, r2, r3
   125f4:	lsr	r2, r3, #31
   125f8:	add	r3, r2, r3
   125fc:	asr	r3, r3, #1
   12600:	str	r3, [fp, #-16]
   12604:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12608:	ldr	r2, [r3]
   1260c:	ldr	r3, [fp, #-16]
   12610:	lsl	r3, r3, #3
   12614:	add	r3, r2, r3
   12618:	mov	r1, r3
   1261c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12620:	bl	12340 <ftello64@plt+0xcd8>
   12624:	str	r0, [fp, #-20]	; 0xffffffec
   12628:	ldr	r3, [fp, #-20]	; 0xffffffec
   1262c:	cmp	r3, #0
   12630:	bge	12644 <ftello64@plt+0xfdc>
   12634:	ldr	r3, [fp, #-16]
   12638:	sub	r3, r3, #1
   1263c:	str	r3, [fp, #-12]
   12640:	b	12668 <ftello64@plt+0x1000>
   12644:	ldr	r3, [fp, #-20]	; 0xffffffec
   12648:	cmp	r3, #0
   1264c:	ble	12660 <ftello64@plt+0xff8>
   12650:	ldr	r3, [fp, #-16]
   12654:	add	r3, r3, #1
   12658:	str	r3, [fp, #-8]
   1265c:	b	12668 <ftello64@plt+0x1000>
   12660:	mov	r3, #1
   12664:	b	1267c <ftello64@plt+0x1014>
   12668:	ldr	r2, [fp, #-8]
   1266c:	ldr	r3, [fp, #-12]
   12670:	cmp	r2, r3
   12674:	ble	125e8 <ftello64@plt+0xf80>
   12678:	mov	r3, #0
   1267c:	mov	r0, r3
   12680:	sub	sp, fp, #4
   12684:	ldr	fp, [sp]
   12688:	add	sp, sp, #4
   1268c:	pop	{pc}		; (ldr pc, [sp], #4)
   12690:	str	fp, [sp, #-8]!
   12694:	str	lr, [sp, #4]
   12698:	add	fp, sp, #4
   1269c:	movw	r3, #50876	; 0xc6bc
   126a0:	movt	r3, #4
   126a4:	ldr	r3, [r3]
   126a8:	cmp	r3, #0
   126ac:	beq	126dc <ftello64@plt+0x1074>
   126b0:	movw	r3, #50868	; 0xc6b4
   126b4:	movt	r3, #4
   126b8:	ldr	r0, [r3]
   126bc:	movw	r3, #50876	; 0xc6bc
   126c0:	movt	r3, #4
   126c4:	ldr	r3, [r3]
   126c8:	mov	r1, r3
   126cc:	movw	r3, #9500	; 0x251c
   126d0:	movt	r3, #1
   126d4:	mov	r2, #32
   126d8:	bl	115f0 <qsort@plt>
   126dc:	nop	{0}
   126e0:	sub	sp, fp, #4
   126e4:	ldr	fp, [sp]
   126e8:	add	sp, sp, #4
   126ec:	pop	{pc}		; (ldr pc, [sp], #4)
   126f0:	str	fp, [sp, #-8]!
   126f4:	str	lr, [sp, #4]
   126f8:	add	fp, sp, #4
   126fc:	sub	sp, sp, #24
   12700:	str	r0, [fp, #-24]	; 0xffffffe8
   12704:	sub	r3, fp, #16
   12708:	mov	r1, r3
   1270c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12710:	bl	121c0 <ftello64@plt+0xb58>
   12714:	mov	r2, #256	; 0x100
   12718:	mov	r1, #1
   1271c:	movw	r0, #50552	; 0xc578
   12720:	movt	r0, #4
   12724:	bl	1153c <memset@plt>
   12728:	ldr	r3, [fp, #-16]
   1272c:	str	r3, [fp, #-8]
   12730:	b	12768 <ftello64@plt+0x1100>
   12734:	ldr	r3, [fp, #-8]
   12738:	ldrb	r3, [r3]
   1273c:	mov	r0, r3
   12740:	bl	11764 <ftello64@plt+0xfc>
   12744:	mov	r3, r0
   12748:	mov	r2, r3
   1274c:	movw	r3, #50552	; 0xc578
   12750:	movt	r3, #4
   12754:	mov	r1, #0
   12758:	strb	r1, [r3, r2]
   1275c:	ldr	r3, [fp, #-8]
   12760:	add	r3, r3, #1
   12764:	str	r3, [fp, #-8]
   12768:	ldr	r3, [fp, #-12]
   1276c:	ldr	r2, [fp, #-8]
   12770:	cmp	r2, r3
   12774:	bcc	12734 <ftello64@plt+0x10cc>
   12778:	movw	r3, #49524	; 0xc174
   1277c:	movt	r3, #4
   12780:	ldrb	r3, [r3]
   12784:	eor	r3, r3, #1
   12788:	uxtb	r3, r3
   1278c:	cmp	r3, #0
   12790:	beq	127c4 <ftello64@plt+0x115c>
   12794:	movw	r3, #50552	; 0xc578
   12798:	movt	r3, #4
   1279c:	mov	r2, #0
   127a0:	strb	r2, [r3, #32]
   127a4:	movw	r3, #50552	; 0xc578
   127a8:	movt	r3, #4
   127ac:	mov	r2, #0
   127b0:	strb	r2, [r3, #9]
   127b4:	movw	r3, #50552	; 0xc578
   127b8:	movt	r3, #4
   127bc:	mov	r2, #0
   127c0:	strb	r2, [r3, #10]
   127c4:	ldr	r3, [fp, #-16]
   127c8:	mov	r0, r3
   127cc:	bl	16d88 <ftello64@plt+0x5720>
   127d0:	nop	{0}
   127d4:	sub	sp, fp, #4
   127d8:	ldr	fp, [sp]
   127dc:	add	sp, sp, #4
   127e0:	pop	{pc}		; (ldr pc, [sp], #4)
   127e4:	str	fp, [sp, #-8]!
   127e8:	str	lr, [sp, #4]
   127ec:	add	fp, sp, #4
   127f0:	sub	sp, sp, #24
   127f4:	str	r0, [fp, #-24]	; 0xffffffe8
   127f8:	str	r1, [fp, #-28]	; 0xffffffe4
   127fc:	sub	r3, fp, #20
   12800:	mov	r1, r3
   12804:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12808:	bl	121c0 <ftello64@plt+0xb58>
   1280c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12810:	mov	r2, #0
   12814:	str	r2, [r3]
   12818:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1281c:	mov	r2, #0
   12820:	str	r2, [r3, #4]
   12824:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12828:	mov	r2, #0
   1282c:	str	r2, [r3, #8]
   12830:	ldr	r3, [fp, #-20]	; 0xffffffec
   12834:	str	r3, [fp, #-8]
   12838:	b	12940 <ftello64@plt+0x12d8>
   1283c:	ldr	r3, [fp, #-8]
   12840:	str	r3, [fp, #-12]
   12844:	b	12854 <ftello64@plt+0x11ec>
   12848:	ldr	r3, [fp, #-8]
   1284c:	add	r3, r3, #1
   12850:	str	r3, [fp, #-8]
   12854:	ldr	r3, [fp, #-16]
   12858:	ldr	r2, [fp, #-8]
   1285c:	cmp	r2, r3
   12860:	bcs	12874 <ftello64@plt+0x120c>
   12864:	ldr	r3, [fp, #-8]
   12868:	ldrb	r3, [r3]
   1286c:	cmp	r3, #10
   12870:	bne	12848 <ftello64@plt+0x11e0>
   12874:	ldr	r2, [fp, #-8]
   12878:	ldr	r3, [fp, #-12]
   1287c:	cmp	r2, r3
   12880:	bls	12924 <ftello64@plt+0x12bc>
   12884:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12888:	ldr	r3, [r3, #8]
   1288c:	mov	r2, r3
   12890:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12894:	ldr	r3, [r3, #4]
   12898:	cmp	r2, r3
   1289c:	bne	128c8 <ftello64@plt+0x1260>
   128a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128a4:	ldr	r0, [r3]
   128a8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128ac:	add	r3, r3, #4
   128b0:	mov	r2, #8
   128b4:	mov	r1, r3
   128b8:	bl	34f10 <ftello64@plt+0x238a8>
   128bc:	mov	r2, r0
   128c0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128c4:	str	r2, [r3]
   128c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128cc:	ldr	r2, [r3]
   128d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128d4:	ldr	r3, [r3, #8]
   128d8:	lsl	r3, r3, #3
   128dc:	add	r3, r2, r3
   128e0:	ldr	r2, [fp, #-12]
   128e4:	str	r2, [r3]
   128e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128ec:	ldr	r2, [r3]
   128f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128f4:	ldr	r3, [r3, #8]
   128f8:	lsl	r3, r3, #3
   128fc:	add	r3, r2, r3
   12900:	ldr	r1, [fp, #-8]
   12904:	ldr	r2, [fp, #-12]
   12908:	sub	r2, r1, r2
   1290c:	str	r2, [r3, #4]
   12910:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12914:	ldr	r3, [r3, #8]
   12918:	add	r2, r3, #1
   1291c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12920:	str	r2, [r3, #8]
   12924:	ldr	r3, [fp, #-16]
   12928:	ldr	r2, [fp, #-8]
   1292c:	cmp	r2, r3
   12930:	bcs	12940 <ftello64@plt+0x12d8>
   12934:	ldr	r3, [fp, #-8]
   12938:	add	r3, r3, #1
   1293c:	str	r3, [fp, #-8]
   12940:	ldr	r3, [fp, #-16]
   12944:	ldr	r2, [fp, #-8]
   12948:	cmp	r2, r3
   1294c:	bcc	1283c <ftello64@plt+0x11d4>
   12950:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12954:	ldr	r0, [r3]
   12958:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1295c:	ldr	r3, [r3, #8]
   12960:	mov	r1, r3
   12964:	movw	r3, #9024	; 0x2340
   12968:	movt	r3, #1
   1296c:	mov	r2, #8
   12970:	bl	115f0 <qsort@plt>
   12974:	nop	{0}
   12978:	sub	sp, fp, #4
   1297c:	ldr	fp, [sp]
   12980:	add	sp, sp, #4
   12984:	pop	{pc}		; (ldr pc, [sp], #4)
   12988:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1298c:	strd	r6, [sp, #8]
   12990:	str	r8, [sp, #16]
   12994:	str	fp, [sp, #20]
   12998:	str	lr, [sp, #24]
   1299c:	add	fp, sp, #24
   129a0:	sub	sp, sp, #84	; 0x54
   129a4:	str	r0, [fp, #-96]	; 0xffffffa0
   129a8:	movw	r3, #50864	; 0xc6b0
   129ac:	movt	r3, #4
   129b0:	ldr	r2, [r3]
   129b4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   129b8:	lsl	r3, r3, #3
   129bc:	add	r3, r2, r3
   129c0:	str	r3, [fp, #-72]	; 0xffffffb8
   129c4:	mov	r3, #0
   129c8:	str	r3, [fp, #-48]	; 0xffffffd0
   129cc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   129d0:	ldr	r3, [r3]
   129d4:	str	r3, [fp, #-40]	; 0xffffffd8
   129d8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   129dc:	str	r3, [fp, #-44]	; 0xffffffd4
   129e0:	movw	r3, #49665	; 0xc201
   129e4:	movt	r3, #4
   129e8:	ldrb	r3, [r3]
   129ec:	cmp	r3, #0
   129f0:	beq	12abc <ftello64@plt+0x1454>
   129f4:	b	12a04 <ftello64@plt+0x139c>
   129f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   129fc:	add	r3, r3, #1
   12a00:	str	r3, [fp, #-44]	; 0xffffffd4
   12a04:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12a08:	ldr	r3, [r3, #4]
   12a0c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12a10:	cmp	r2, r3
   12a14:	bcs	12a50 <ftello64@plt+0x13e8>
   12a18:	bl	114b8 <__ctype_b_loc@plt>
   12a1c:	mov	r3, r0
   12a20:	ldr	r8, [r3]
   12a24:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12a28:	ldrb	r3, [r3]
   12a2c:	mov	r0, r3
   12a30:	bl	11764 <ftello64@plt+0xfc>
   12a34:	mov	r3, r0
   12a38:	lsl	r3, r3, #1
   12a3c:	add	r3, r8, r3
   12a40:	ldrh	r3, [r3]
   12a44:	and	r3, r3, #8192	; 0x2000
   12a48:	cmp	r3, #0
   12a4c:	beq	129f8 <ftello64@plt+0x1390>
   12a50:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12a54:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12a58:	sub	r3, r2, r3
   12a5c:	str	r3, [fp, #-48]	; 0xffffffd0
   12a60:	b	12a70 <ftello64@plt+0x1408>
   12a64:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12a68:	add	r3, r3, #1
   12a6c:	str	r3, [fp, #-44]	; 0xffffffd4
   12a70:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12a74:	ldr	r3, [r3, #4]
   12a78:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12a7c:	cmp	r2, r3
   12a80:	bcs	12abc <ftello64@plt+0x1454>
   12a84:	bl	114b8 <__ctype_b_loc@plt>
   12a88:	mov	r3, r0
   12a8c:	ldr	r8, [r3]
   12a90:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12a94:	ldrb	r3, [r3]
   12a98:	mov	r0, r3
   12a9c:	bl	11764 <ftello64@plt+0xfc>
   12aa0:	mov	r3, r0
   12aa4:	lsl	r3, r3, #1
   12aa8:	add	r3, r8, r3
   12aac:	ldrh	r3, [r3]
   12ab0:	and	r3, r3, #8192	; 0x2000
   12ab4:	cmp	r3, #0
   12ab8:	bne	12a64 <ftello64@plt+0x13fc>
   12abc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12ac0:	ldr	r3, [r3]
   12ac4:	str	r3, [fp, #-32]	; 0xffffffe0
   12ac8:	b	132a8 <ftello64@plt+0x1c40>
   12acc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12ad0:	str	r3, [fp, #-52]	; 0xffffffcc
   12ad4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12ad8:	ldr	r3, [r3, #4]
   12adc:	str	r3, [fp, #-68]	; 0xffffffbc
   12ae0:	movw	r3, #49688	; 0xc218
   12ae4:	movt	r3, #4
   12ae8:	ldr	r3, [r3]
   12aec:	cmp	r3, #0
   12af0:	beq	12bb8 <ftello64@plt+0x1550>
   12af4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12af8:	ldr	r2, [r3, #4]
   12afc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12b00:	sub	r1, r2, r3
   12b04:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12b08:	ldr	r2, [r3, #4]
   12b0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12b10:	sub	r2, r2, r3
   12b14:	movw	r3, #50528	; 0xc560
   12b18:	movt	r3, #4
   12b1c:	str	r3, [sp, #4]
   12b20:	str	r2, [sp]
   12b24:	mov	r3, #0
   12b28:	mov	r2, r1
   12b2c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12b30:	ldr	r0, [pc, #1956]	; 132dc <ftello64@plt+0x1c74>
   12b34:	bl	29254 <ftello64@plt+0x17bec>
   12b38:	mov	r3, r0
   12b3c:	cmn	r3, #1
   12b40:	beq	12bc0 <ftello64@plt+0x1558>
   12b44:	cmp	r3, #0
   12b48:	beq	12b5c <ftello64@plt+0x14f4>
   12b4c:	cmn	r3, #2
   12b50:	bne	12b94 <ftello64@plt+0x152c>
   12b54:	bl	119e0 <ftello64@plt+0x378>
   12b58:	b	12bc0 <ftello64@plt+0x1558>
   12b5c:	movw	r0, #40336	; 0x9d90
   12b60:	movt	r0, #3
   12b64:	bl	114dc <gettext@plt>
   12b68:	mov	r4, r0
   12b6c:	movw	r3, #49688	; 0xc218
   12b70:	movt	r3, #4
   12b74:	ldr	r3, [r3]
   12b78:	mov	r0, r3
   12b7c:	bl	1a2d8 <ftello64@plt+0x8c70>
   12b80:	mov	r3, r0
   12b84:	mov	r2, r4
   12b88:	mov	r1, #0
   12b8c:	mov	r0, #1
   12b90:	bl	1144c <error@plt>
   12b94:	movw	r3, #50528	; 0xc560
   12b98:	movt	r3, #4
   12b9c:	ldr	r3, [r3, #8]
   12ba0:	ldr	r3, [r3]
   12ba4:	mov	r2, r3
   12ba8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12bac:	add	r3, r3, r2
   12bb0:	str	r3, [fp, #-68]	; 0xffffffbc
   12bb4:	b	12bc4 <ftello64@plt+0x155c>
   12bb8:	nop	{0}
   12bbc:	b	12bc4 <ftello64@plt+0x155c>
   12bc0:	nop	{0}
   12bc4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12bc8:	str	r3, [fp, #-56]	; 0xffffffc8
   12bcc:	b	12bdc <ftello64@plt+0x1574>
   12bd0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12bd4:	sub	r3, r3, #1
   12bd8:	str	r3, [fp, #-56]	; 0xffffffc8
   12bdc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12be0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12be4:	cmp	r2, r3
   12be8:	bls	12c28 <ftello64@plt+0x15c0>
   12bec:	bl	114b8 <__ctype_b_loc@plt>
   12bf0:	mov	r3, r0
   12bf4:	ldr	r8, [r3]
   12bf8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12bfc:	sub	r3, r3, #1
   12c00:	ldrb	r3, [r3]
   12c04:	mov	r0, r3
   12c08:	bl	11764 <ftello64@plt+0xfc>
   12c0c:	mov	r3, r0
   12c10:	lsl	r3, r3, #1
   12c14:	add	r3, r8, r3
   12c18:	ldrh	r3, [r3]
   12c1c:	and	r3, r3, #8192	; 0x2000
   12c20:	cmp	r3, #0
   12c24:	bne	12bd0 <ftello64@plt+0x1568>
   12c28:	movw	r3, #49980	; 0xc33c
   12c2c:	movt	r3, #4
   12c30:	ldr	r3, [r3]
   12c34:	cmp	r3, #0
   12c38:	beq	12cdc <ftello64@plt+0x1674>
   12c3c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12c40:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12c44:	sub	r1, r2, r3
   12c48:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12c4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12c50:	sub	r2, r2, r3
   12c54:	movw	r3, #50540	; 0xc56c
   12c58:	movt	r3, #4
   12c5c:	str	r3, [sp, #4]
   12c60:	str	r2, [sp]
   12c64:	mov	r3, #0
   12c68:	mov	r2, r1
   12c6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12c70:	ldr	r0, [pc, #1640]	; 132e0 <ftello64@plt+0x1c78>
   12c74:	bl	29254 <ftello64@plt+0x17bec>
   12c78:	str	r0, [fp, #-80]	; 0xffffffb0
   12c7c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   12c80:	cmn	r3, #2
   12c84:	bne	12c8c <ftello64@plt+0x1624>
   12c88:	bl	119e0 <ftello64@plt+0x378>
   12c8c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   12c90:	cmn	r3, #1
   12c94:	beq	13294 <ftello64@plt+0x1c2c>
   12c98:	movw	r3, #50540	; 0xc56c
   12c9c:	movt	r3, #4
   12ca0:	ldr	r3, [r3, #4]
   12ca4:	ldr	r3, [r3]
   12ca8:	mov	r2, r3
   12cac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12cb0:	add	r3, r3, r2
   12cb4:	str	r3, [fp, #-60]	; 0xffffffc4
   12cb8:	movw	r3, #50540	; 0xc56c
   12cbc:	movt	r3, #4
   12cc0:	ldr	r3, [r3, #8]
   12cc4:	ldr	r3, [r3]
   12cc8:	mov	r2, r3
   12ccc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12cd0:	add	r3, r3, r2
   12cd4:	str	r3, [fp, #-64]	; 0xffffffc0
   12cd8:	b	12d9c <ftello64@plt+0x1734>
   12cdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12ce0:	str	r3, [fp, #-36]	; 0xffffffdc
   12ce4:	b	12cf4 <ftello64@plt+0x168c>
   12ce8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12cec:	add	r3, r3, #1
   12cf0:	str	r3, [fp, #-36]	; 0xffffffdc
   12cf4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12cf8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12cfc:	cmp	r2, r3
   12d00:	bcs	12d30 <ftello64@plt+0x16c8>
   12d04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12d08:	ldrb	r3, [r3]
   12d0c:	mov	r0, r3
   12d10:	bl	11764 <ftello64@plt+0xfc>
   12d14:	mov	r3, r0
   12d18:	mov	r2, r3
   12d1c:	movw	r3, #50552	; 0xc578
   12d20:	movt	r3, #4
   12d24:	ldrb	r3, [r3, r2]
   12d28:	cmp	r3, #0
   12d2c:	beq	12ce8 <ftello64@plt+0x1680>
   12d30:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12d34:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12d38:	cmp	r2, r3
   12d3c:	beq	1329c <ftello64@plt+0x1c34>
   12d40:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12d44:	str	r3, [fp, #-60]	; 0xffffffc4
   12d48:	b	12d58 <ftello64@plt+0x16f0>
   12d4c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12d50:	add	r3, r3, #1
   12d54:	str	r3, [fp, #-36]	; 0xffffffdc
   12d58:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12d5c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12d60:	cmp	r2, r3
   12d64:	bcs	12d94 <ftello64@plt+0x172c>
   12d68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12d6c:	ldrb	r3, [r3]
   12d70:	mov	r0, r3
   12d74:	bl	11764 <ftello64@plt+0xfc>
   12d78:	mov	r3, r0
   12d7c:	mov	r2, r3
   12d80:	movw	r3, #50552	; 0xc578
   12d84:	movt	r3, #4
   12d88:	ldrb	r3, [r3, r2]
   12d8c:	cmp	r3, #0
   12d90:	bne	12d4c <ftello64@plt+0x16e4>
   12d94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12d98:	str	r3, [fp, #-64]	; 0xffffffc0
   12d9c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   12da0:	str	r3, [fp, #-32]	; 0xffffffe0
   12da4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   12da8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   12dac:	cmp	r2, r3
   12db0:	bne	12dc4 <ftello64@plt+0x175c>
   12db4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12db8:	add	r3, r3, #1
   12dbc:	str	r3, [fp, #-32]	; 0xffffffe0
   12dc0:	b	13290 <ftello64@plt+0x1c28>
   12dc4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12dc8:	str	r3, [fp, #-88]	; 0xffffffa8
   12dcc:	ldr	r2, [fp, #-64]	; 0xffffffc0
   12dd0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   12dd4:	sub	r3, r2, r3
   12dd8:	str	r3, [fp, #-84]	; 0xffffffac
   12ddc:	ldr	r3, [fp, #-84]	; 0xffffffac
   12de0:	mov	r2, r3
   12de4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12de8:	add	r3, r3, r2
   12dec:	str	r3, [fp, #-32]	; 0xffffffe0
   12df0:	ldr	r2, [fp, #-84]	; 0xffffffac
   12df4:	movw	r3, #50808	; 0xc678
   12df8:	movt	r3, #4
   12dfc:	ldr	r3, [r3]
   12e00:	cmp	r2, r3
   12e04:	ble	12e18 <ftello64@plt+0x17b0>
   12e08:	ldr	r2, [fp, #-84]	; 0xffffffac
   12e0c:	movw	r3, #50808	; 0xc678
   12e10:	movt	r3, #4
   12e14:	str	r2, [r3]
   12e18:	movw	r3, #49665	; 0xc201
   12e1c:	movt	r3, #4
   12e20:	ldrb	r3, [r3]
   12e24:	cmp	r3, #0
   12e28:	beq	12f10 <ftello64@plt+0x18a8>
   12e2c:	b	12ef0 <ftello64@plt+0x1888>
   12e30:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12e34:	ldrb	r3, [r3]
   12e38:	cmp	r3, #10
   12e3c:	bne	12ee4 <ftello64@plt+0x187c>
   12e40:	movw	r3, #50848	; 0xc6a0
   12e44:	movt	r3, #4
   12e48:	ldrd	r2, [r3]
   12e4c:	adds	r4, r2, #1
   12e50:	adc	r5, r3, #0
   12e54:	movw	r3, #50848	; 0xc6a0
   12e58:	movt	r3, #4
   12e5c:	strd	r4, [r3]
   12e60:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12e64:	add	r3, r3, #1
   12e68:	str	r3, [fp, #-44]	; 0xffffffd4
   12e6c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12e70:	str	r3, [fp, #-40]	; 0xffffffd8
   12e74:	b	12e84 <ftello64@plt+0x181c>
   12e78:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12e7c:	add	r3, r3, #1
   12e80:	str	r3, [fp, #-44]	; 0xffffffd4
   12e84:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12e88:	ldr	r3, [r3, #4]
   12e8c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12e90:	cmp	r2, r3
   12e94:	bcs	12ed0 <ftello64@plt+0x1868>
   12e98:	bl	114b8 <__ctype_b_loc@plt>
   12e9c:	mov	r3, r0
   12ea0:	ldr	r8, [r3]
   12ea4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12ea8:	ldrb	r3, [r3]
   12eac:	mov	r0, r3
   12eb0:	bl	11764 <ftello64@plt+0xfc>
   12eb4:	mov	r3, r0
   12eb8:	lsl	r3, r3, #1
   12ebc:	add	r3, r8, r3
   12ec0:	ldrh	r3, [r3]
   12ec4:	and	r3, r3, #8192	; 0x2000
   12ec8:	cmp	r3, #0
   12ecc:	beq	12e78 <ftello64@plt+0x1810>
   12ed0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12ed4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12ed8:	sub	r3, r2, r3
   12edc:	str	r3, [fp, #-48]	; 0xffffffd0
   12ee0:	b	12ef0 <ftello64@plt+0x1888>
   12ee4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12ee8:	add	r3, r3, #1
   12eec:	str	r3, [fp, #-44]	; 0xffffffd4
   12ef0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12ef4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12ef8:	cmp	r2, r3
   12efc:	bcc	12e30 <ftello64@plt+0x17c8>
   12f00:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12f04:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12f08:	cmp	r2, r3
   12f0c:	bhi	1327c <ftello64@plt+0x1c14>
   12f10:	movw	r3, #49684	; 0xc214
   12f14:	movt	r3, #4
   12f18:	ldr	r3, [r3]
   12f1c:	cmp	r3, #0
   12f20:	beq	12f44 <ftello64@plt+0x18dc>
   12f24:	sub	r3, fp, #88	; 0x58
   12f28:	movw	r1, #50816	; 0xc680
   12f2c:	movt	r1, #4
   12f30:	mov	r0, r3
   12f34:	bl	125b4 <ftello64@plt+0xf4c>
   12f38:	mov	r3, r0
   12f3c:	cmp	r3, #0
   12f40:	bne	13284 <ftello64@plt+0x1c1c>
   12f44:	movw	r3, #49680	; 0xc210
   12f48:	movt	r3, #4
   12f4c:	ldr	r3, [r3]
   12f50:	cmp	r3, #0
   12f54:	beq	12f80 <ftello64@plt+0x1918>
   12f58:	sub	r3, fp, #88	; 0x58
   12f5c:	movw	r1, #50828	; 0xc68c
   12f60:	movt	r1, #4
   12f64:	mov	r0, r3
   12f68:	bl	125b4 <ftello64@plt+0xf4c>
   12f6c:	mov	r3, r0
   12f70:	eor	r3, r3, #1
   12f74:	uxtb	r3, r3
   12f78:	cmp	r3, #0
   12f7c:	bne	1328c <ftello64@plt+0x1c24>
   12f80:	movw	r3, #50876	; 0xc6bc
   12f84:	movt	r3, #4
   12f88:	ldr	r3, [r3]
   12f8c:	mov	r2, r3
   12f90:	movw	r3, #50872	; 0xc6b8
   12f94:	movt	r3, #4
   12f98:	ldr	r3, [r3]
   12f9c:	cmp	r2, r3
   12fa0:	bne	12fd4 <ftello64@plt+0x196c>
   12fa4:	movw	r3, #50868	; 0xc6b4
   12fa8:	movt	r3, #4
   12fac:	ldr	r3, [r3]
   12fb0:	mov	r2, #32
   12fb4:	movw	r1, #50872	; 0xc6b8
   12fb8:	movt	r1, #4
   12fbc:	mov	r0, r3
   12fc0:	bl	34f10 <ftello64@plt+0x238a8>
   12fc4:	mov	r2, r0
   12fc8:	movw	r3, #50868	; 0xc6b4
   12fcc:	movt	r3, #4
   12fd0:	str	r2, [r3]
   12fd4:	movw	r3, #50868	; 0xc6b4
   12fd8:	movt	r3, #4
   12fdc:	ldr	r2, [r3]
   12fe0:	movw	r3, #50876	; 0xc6bc
   12fe4:	movt	r3, #4
   12fe8:	ldr	r3, [r3]
   12fec:	lsl	r3, r3, #5
   12ff0:	add	r3, r2, r3
   12ff4:	str	r3, [fp, #-76]	; 0xffffffb4
   12ff8:	movw	r3, #49664	; 0xc200
   12ffc:	movt	r3, #4
   13000:	ldrb	r3, [r3]
   13004:	cmp	r3, #0
   13008:	beq	130e8 <ftello64@plt+0x1a80>
   1300c:	b	130c0 <ftello64@plt+0x1a58>
   13010:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13014:	ldrb	r3, [r3]
   13018:	cmp	r3, #10
   1301c:	bne	130b4 <ftello64@plt+0x1a4c>
   13020:	movw	r3, #50848	; 0xc6a0
   13024:	movt	r3, #4
   13028:	ldrd	r2, [r3]
   1302c:	adds	r6, r2, #1
   13030:	adc	r7, r3, #0
   13034:	movw	r3, #50848	; 0xc6a0
   13038:	movt	r3, #4
   1303c:	strd	r6, [r3]
   13040:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13044:	add	r3, r3, #1
   13048:	str	r3, [fp, #-44]	; 0xffffffd4
   1304c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13050:	str	r3, [fp, #-40]	; 0xffffffd8
   13054:	b	13064 <ftello64@plt+0x19fc>
   13058:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1305c:	add	r3, r3, #1
   13060:	str	r3, [fp, #-44]	; 0xffffffd4
   13064:	ldr	r3, [fp, #-72]	; 0xffffffb8
   13068:	ldr	r3, [r3, #4]
   1306c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13070:	cmp	r2, r3
   13074:	bcs	130c0 <ftello64@plt+0x1a58>
   13078:	bl	114b8 <__ctype_b_loc@plt>
   1307c:	mov	r3, r0
   13080:	ldr	r8, [r3]
   13084:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13088:	ldrb	r3, [r3]
   1308c:	mov	r0, r3
   13090:	bl	11764 <ftello64@plt+0xfc>
   13094:	mov	r3, r0
   13098:	lsl	r3, r3, #1
   1309c:	add	r3, r8, r3
   130a0:	ldrh	r3, [r3]
   130a4:	and	r3, r3, #8192	; 0x2000
   130a8:	cmp	r3, #0
   130ac:	beq	13058 <ftello64@plt+0x19f0>
   130b0:	b	130c0 <ftello64@plt+0x1a58>
   130b4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   130b8:	add	r3, r3, #1
   130bc:	str	r3, [fp, #-44]	; 0xffffffd4
   130c0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   130c4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   130c8:	cmp	r2, r3
   130cc:	bcc	13010 <ftello64@plt+0x19a8>
   130d0:	movw	r3, #50848	; 0xc6a0
   130d4:	movt	r3, #4
   130d8:	ldrd	r2, [r3]
   130dc:	ldr	r1, [fp, #-76]	; 0xffffffb4
   130e0:	strd	r2, [r1, #16]
   130e4:	b	13140 <ftello64@plt+0x1ad8>
   130e8:	movw	r3, #49665	; 0xc201
   130ec:	movt	r3, #4
   130f0:	ldrb	r3, [r3]
   130f4:	cmp	r3, #0
   130f8:	beq	13140 <ftello64@plt+0x1ad8>
   130fc:	ldr	r3, [fp, #-88]	; 0xffffffa8
   13100:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13104:	sub	r3, r2, r3
   13108:	mov	r2, r3
   1310c:	asr	r3, r2, #31
   13110:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13114:	strd	r2, [r1, #16]
   13118:	movw	r3, #50812	; 0xc67c
   1311c:	movt	r3, #4
   13120:	ldr	r3, [r3]
   13124:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13128:	cmp	r2, r3
   1312c:	ble	13140 <ftello64@plt+0x1ad8>
   13130:	movw	r3, #50812	; 0xc67c
   13134:	movt	r3, #4
   13138:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1313c:	str	r2, [r3]
   13140:	movw	r3, #49665	; 0xc201
   13144:	movt	r3, #4
   13148:	ldrb	r3, [r3]
   1314c:	cmp	r3, #0
   13150:	beq	13214 <ftello64@plt+0x1bac>
   13154:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13158:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1315c:	cmp	r2, r3
   13160:	bne	13214 <ftello64@plt+0x1bac>
   13164:	b	13174 <ftello64@plt+0x1b0c>
   13168:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1316c:	add	r3, r3, #1
   13170:	str	r3, [fp, #-52]	; 0xffffffcc
   13174:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13178:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1317c:	cmp	r2, r3
   13180:	bcs	131cc <ftello64@plt+0x1b64>
   13184:	bl	114b8 <__ctype_b_loc@plt>
   13188:	mov	r3, r0
   1318c:	ldr	r8, [r3]
   13190:	ldr	r3, [fp, #-52]	; 0xffffffcc
   13194:	ldrb	r3, [r3]
   13198:	mov	r0, r3
   1319c:	bl	11764 <ftello64@plt+0xfc>
   131a0:	mov	r3, r0
   131a4:	lsl	r3, r3, #1
   131a8:	add	r3, r8, r3
   131ac:	ldrh	r3, [r3]
   131b0:	and	r3, r3, #8192	; 0x2000
   131b4:	cmp	r3, #0
   131b8:	beq	13168 <ftello64@plt+0x1b00>
   131bc:	b	131cc <ftello64@plt+0x1b64>
   131c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   131c4:	add	r3, r3, #1
   131c8:	str	r3, [fp, #-52]	; 0xffffffcc
   131cc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   131d0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   131d4:	cmp	r2, r3
   131d8:	bcs	13214 <ftello64@plt+0x1bac>
   131dc:	bl	114b8 <__ctype_b_loc@plt>
   131e0:	mov	r3, r0
   131e4:	ldr	r8, [r3]
   131e8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   131ec:	ldrb	r3, [r3]
   131f0:	mov	r0, r3
   131f4:	bl	11764 <ftello64@plt+0xfc>
   131f8:	mov	r3, r0
   131fc:	lsl	r3, r3, #1
   13200:	add	r3, r8, r3
   13204:	ldrh	r3, [r3]
   13208:	and	r3, r3, #8192	; 0x2000
   1320c:	cmp	r3, #0
   13210:	bne	131c0 <ftello64@plt+0x1b58>
   13214:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13218:	mov	r1, r3
   1321c:	sub	r3, fp, #88	; 0x58
   13220:	ldrd	r2, [r3]
   13224:	strd	r2, [r1]
   13228:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1322c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13230:	sub	r2, r2, r3
   13234:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13238:	str	r2, [r3, #8]
   1323c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   13240:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13244:	sub	r2, r2, r3
   13248:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1324c:	str	r2, [r3, #12]
   13250:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13254:	ldr	r2, [fp, #-96]	; 0xffffffa0
   13258:	str	r2, [r3, #24]
   1325c:	movw	r3, #50876	; 0xc6bc
   13260:	movt	r3, #4
   13264:	ldr	r3, [r3]
   13268:	add	r2, r3, #1
   1326c:	movw	r3, #50876	; 0xc6bc
   13270:	movt	r3, #4
   13274:	str	r2, [r3]
   13278:	b	12c28 <ftello64@plt+0x15c0>
   1327c:	nop	{0}
   13280:	b	12c28 <ftello64@plt+0x15c0>
   13284:	nop	{0}
   13288:	b	12c28 <ftello64@plt+0x15c0>
   1328c:	nop	{0}
   13290:	b	12c28 <ftello64@plt+0x15c0>
   13294:	nop	{0}
   13298:	b	132a0 <ftello64@plt+0x1c38>
   1329c:	nop	{0}
   132a0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   132a4:	str	r3, [fp, #-32]	; 0xffffffe0
   132a8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   132ac:	ldr	r3, [r3, #4]
   132b0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   132b4:	cmp	r2, r3
   132b8:	bcc	12acc <ftello64@plt+0x1464>
   132bc:	nop	{0}
   132c0:	sub	sp, fp, #24
   132c4:	ldrd	r4, [sp]
   132c8:	ldrd	r6, [sp, #8]
   132cc:	ldr	r8, [sp, #16]
   132d0:	ldr	fp, [sp, #20]
   132d4:	add	sp, sp, #24
   132d8:	pop	{pc}		; (ldr pc, [sp], #4)
   132dc:	andeq	ip, r4, ip, lsl r2
   132e0:	andeq	ip, r4, r0, asr #6
   132e4:	str	fp, [sp, #-8]!
   132e8:	str	lr, [sp, #4]
   132ec:	add	fp, sp, #4
   132f0:	sub	sp, sp, #16
   132f4:	str	r0, [fp, #-16]
   132f8:	ldr	r3, [fp, #-16]
   132fc:	str	r3, [fp, #-8]
   13300:	b	13318 <ftello64@plt+0x1cb0>
   13304:	mov	r0, #32
   13308:	bl	11644 <putchar_unlocked@plt>
   1330c:	ldr	r3, [fp, #-8]
   13310:	sub	r3, r3, #1
   13314:	str	r3, [fp, #-8]
   13318:	ldr	r3, [fp, #-8]
   1331c:	cmp	r3, #0
   13320:	bgt	13304 <ftello64@plt+0x1c9c>
   13324:	nop	{0}
   13328:	sub	sp, fp, #4
   1332c:	ldr	fp, [sp]
   13330:	add	sp, sp, #4
   13334:	pop	{pc}		; (ldr pc, [sp], #4)
   13338:	str	fp, [sp, #-8]!
   1333c:	str	lr, [sp, #4]
   13340:	add	fp, sp, #4
   13344:	sub	sp, sp, #16
   13348:	sub	r3, fp, #20
   1334c:	stm	r3, {r0, r1}
   13350:	ldr	r3, [fp, #-20]	; 0xffffffec
   13354:	str	r3, [fp, #-8]
   13358:	b	1345c <ftello64@plt+0x1df4>
   1335c:	ldr	r3, [fp, #-8]
   13360:	ldrb	r3, [r3]
   13364:	strb	r3, [fp, #-9]
   13368:	ldrb	r2, [fp, #-9]
   1336c:	movw	r3, #50880	; 0xc6c0
   13370:	movt	r3, #4
   13374:	ldrb	r3, [r3, r2]
   13378:	cmp	r3, #0
   1337c:	beq	13440 <ftello64@plt+0x1dd8>
   13380:	ldrb	r3, [fp, #-9]
   13384:	cmp	r3, #92	; 0x5c
   13388:	beq	13410 <ftello64@plt+0x1da8>
   1338c:	cmp	r3, #92	; 0x5c
   13390:	bgt	133b0 <ftello64@plt+0x1d48>
   13394:	cmp	r3, #34	; 0x22
   13398:	beq	133cc <ftello64@plt+0x1d64>
   1339c:	cmp	r3, #34	; 0x22
   133a0:	blt	13434 <ftello64@plt+0x1dcc>
   133a4:	cmp	r3, #38	; 0x26
   133a8:	bgt	13434 <ftello64@plt+0x1dcc>
   133ac:	b	133e0 <ftello64@plt+0x1d78>
   133b0:	cmp	r3, #123	; 0x7b
   133b4:	beq	133f8 <ftello64@plt+0x1d90>
   133b8:	cmp	r3, #125	; 0x7d
   133bc:	beq	133f8 <ftello64@plt+0x1d90>
   133c0:	cmp	r3, #95	; 0x5f
   133c4:	beq	133e0 <ftello64@plt+0x1d78>
   133c8:	b	13434 <ftello64@plt+0x1dcc>
   133cc:	mov	r0, #34	; 0x22
   133d0:	bl	11644 <putchar_unlocked@plt>
   133d4:	mov	r0, #34	; 0x22
   133d8:	bl	11644 <putchar_unlocked@plt>
   133dc:	b	13450 <ftello64@plt+0x1de8>
   133e0:	mov	r0, #92	; 0x5c
   133e4:	bl	11644 <putchar_unlocked@plt>
   133e8:	ldrb	r3, [fp, #-9]
   133ec:	mov	r0, r3
   133f0:	bl	11644 <putchar_unlocked@plt>
   133f4:	b	13450 <ftello64@plt+0x1de8>
   133f8:	ldrb	r3, [fp, #-9]
   133fc:	mov	r1, r3
   13400:	movw	r0, #40396	; 0x9dcc
   13404:	movt	r0, #3
   13408:	bl	112cc <printf@plt>
   1340c:	b	13450 <ftello64@plt+0x1de8>
   13410:	movw	r3, #49652	; 0xc1f4
   13414:	movt	r3, #4
   13418:	ldr	r3, [r3]
   1341c:	mov	r2, #12
   13420:	mov	r1, #1
   13424:	movw	r0, #40404	; 0x9dd4
   13428:	movt	r0, #3
   1342c:	bl	11374 <fwrite_unlocked@plt>
   13430:	b	13450 <ftello64@plt+0x1de8>
   13434:	mov	r0, #32
   13438:	bl	11644 <putchar_unlocked@plt>
   1343c:	b	13450 <ftello64@plt+0x1de8>
   13440:	ldr	r3, [fp, #-8]
   13444:	ldrb	r3, [r3]
   13448:	mov	r0, r3
   1344c:	bl	11644 <putchar_unlocked@plt>
   13450:	ldr	r3, [fp, #-8]
   13454:	add	r3, r3, #1
   13458:	str	r3, [fp, #-8]
   1345c:	ldr	r3, [fp, #-16]
   13460:	ldr	r2, [fp, #-8]
   13464:	cmp	r2, r3
   13468:	bcc	1335c <ftello64@plt+0x1cf4>
   1346c:	nop	{0}
   13470:	sub	sp, fp, #4
   13474:	ldr	fp, [sp]
   13478:	add	sp, sp, #4
   1347c:	pop	{pc}		; (ldr pc, [sp], #4)
   13480:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13484:	strd	r6, [sp, #8]
   13488:	str	fp, [sp, #16]
   1348c:	str	lr, [sp, #20]
   13490:	add	fp, sp, #20
   13494:	sub	sp, sp, #56	; 0x38
   13498:	movw	r3, #49664	; 0xc200
   1349c:	movt	r3, #4
   134a0:	ldrb	r3, [r3]
   134a4:	cmp	r3, #0
   134a8:	beq	13634 <ftello64@plt+0x1fcc>
   134ac:	movw	r3, #50812	; 0xc67c
   134b0:	movt	r3, #4
   134b4:	mov	r2, #0
   134b8:	str	r2, [r3]
   134bc:	mov	r3, #0
   134c0:	str	r3, [fp, #-24]	; 0xffffffe8
   134c4:	b	135d0 <ftello64@plt+0x1f68>
   134c8:	movw	r3, #50860	; 0xc6ac
   134cc:	movt	r3, #4
   134d0:	ldr	r2, [r3]
   134d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   134d8:	lsl	r3, r3, #3
   134dc:	add	r3, r2, r3
   134e0:	ldrd	r2, [r3]
   134e4:	adds	r4, r2, #1
   134e8:	adc	r5, r3, #0
   134ec:	strd	r4, [fp, #-36]	; 0xffffffdc
   134f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   134f4:	cmp	r3, #0
   134f8:	beq	1352c <ftello64@plt+0x1ec4>
   134fc:	movw	r3, #50860	; 0xc6ac
   13500:	movt	r3, #4
   13504:	ldr	r2, [r3]
   13508:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1350c:	sub	r3, r3, #-536870911	; 0xe0000001
   13510:	lsl	r3, r3, #3
   13514:	add	r3, r2, r3
   13518:	ldrd	r2, [r3]
   1351c:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   13520:	subs	r6, r0, r2
   13524:	sbc	r7, r1, r3
   13528:	strd	r6, [fp, #-36]	; 0xffffffdc
   1352c:	sub	r0, fp, #72	; 0x48
   13530:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   13534:	movw	r1, #40420	; 0x9de4
   13538:	movt	r1, #3
   1353c:	bl	115cc <sprintf@plt>
   13540:	str	r0, [fp, #-40]	; 0xffffffd8
   13544:	movw	r3, #50856	; 0xc6a8
   13548:	movt	r3, #4
   1354c:	ldr	r2, [r3]
   13550:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13554:	lsl	r3, r3, #2
   13558:	add	r3, r2, r3
   1355c:	ldr	r3, [r3]
   13560:	cmp	r3, #0
   13564:	beq	1359c <ftello64@plt+0x1f34>
   13568:	movw	r3, #50856	; 0xc6a8
   1356c:	movt	r3, #4
   13570:	ldr	r2, [r3]
   13574:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13578:	lsl	r3, r3, #2
   1357c:	add	r3, r2, r3
   13580:	ldr	r3, [r3]
   13584:	mov	r0, r3
   13588:	bl	114e8 <strlen@plt>
   1358c:	mov	r2, r0
   13590:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13594:	add	r3, r2, r3
   13598:	str	r3, [fp, #-40]	; 0xffffffd8
   1359c:	movw	r3, #50812	; 0xc67c
   135a0:	movt	r3, #4
   135a4:	ldr	r3, [r3]
   135a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   135ac:	cmp	r2, r3
   135b0:	ble	135c4 <ftello64@plt+0x1f5c>
   135b4:	movw	r3, #50812	; 0xc67c
   135b8:	movt	r3, #4
   135bc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   135c0:	str	r2, [r3]
   135c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   135c8:	add	r3, r3, #1
   135cc:	str	r3, [fp, #-24]	; 0xffffffe8
   135d0:	movw	r3, #50840	; 0xc698
   135d4:	movt	r3, #4
   135d8:	ldr	r3, [r3]
   135dc:	mov	r2, r3
   135e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   135e4:	cmp	r3, r2
   135e8:	bcc	134c8 <ftello64@plt+0x1e60>
   135ec:	movw	r3, #50812	; 0xc67c
   135f0:	movt	r3, #4
   135f4:	ldr	r3, [r3]
   135f8:	add	r2, r3, #1
   135fc:	movw	r3, #50812	; 0xc67c
   13600:	movt	r3, #4
   13604:	str	r2, [r3]
   13608:	movw	r3, #50812	; 0xc67c
   1360c:	movt	r3, #4
   13610:	ldr	r3, [r3]
   13614:	add	r3, r3, #1
   13618:	mov	r0, r3
   1361c:	bl	34c20 <ftello64@plt+0x235b8>
   13620:	mov	r3, r0
   13624:	mov	r2, r3
   13628:	movw	r3, #51200	; 0xc800
   1362c:	movt	r3, #4
   13630:	str	r2, [r3]
   13634:	movw	r3, #49664	; 0xc200
   13638:	movt	r3, #4
   1363c:	ldrb	r3, [r3]
   13640:	cmp	r3, #0
   13644:	bne	1365c <ftello64@plt+0x1ff4>
   13648:	movw	r3, #49665	; 0xc201
   1364c:	movt	r3, #4
   13650:	ldrb	r3, [r3]
   13654:	cmp	r3, #0
   13658:	beq	136b0 <ftello64@plt+0x2048>
   1365c:	movw	r3, #49666	; 0xc202
   13660:	movt	r3, #4
   13664:	ldrb	r3, [r3]
   13668:	eor	r3, r3, #1
   1366c:	uxtb	r3, r3
   13670:	cmp	r3, #0
   13674:	beq	136b0 <ftello64@plt+0x2048>
   13678:	movw	r3, #49528	; 0xc178
   1367c:	movt	r3, #4
   13680:	ldr	r2, [r3]
   13684:	movw	r3, #50812	; 0xc67c
   13688:	movt	r3, #4
   1368c:	ldr	r1, [r3]
   13690:	movw	r3, #49532	; 0xc17c
   13694:	movt	r3, #4
   13698:	ldr	r3, [r3]
   1369c:	add	r3, r1, r3
   136a0:	sub	r2, r2, r3
   136a4:	movw	r3, #49528	; 0xc178
   136a8:	movt	r3, #4
   136ac:	str	r2, [r3]
   136b0:	movw	r3, #49528	; 0xc178
   136b4:	movt	r3, #4
   136b8:	ldr	r3, [r3]
   136bc:	cmp	r3, #0
   136c0:	bge	136d4 <ftello64@plt+0x206c>
   136c4:	movw	r3, #49528	; 0xc178
   136c8:	movt	r3, #4
   136cc:	mov	r2, #0
   136d0:	str	r2, [r3]
   136d4:	movw	r3, #49528	; 0xc178
   136d8:	movt	r3, #4
   136dc:	ldr	r3, [r3]
   136e0:	lsr	r2, r3, #31
   136e4:	add	r3, r2, r3
   136e8:	asr	r3, r3, #1
   136ec:	mov	r2, r3
   136f0:	movw	r3, #51136	; 0xc7c0
   136f4:	movt	r3, #4
   136f8:	str	r2, [r3]
   136fc:	movw	r3, #51136	; 0xc7c0
   13700:	movt	r3, #4
   13704:	ldr	r2, [r3]
   13708:	movw	r3, #49532	; 0xc17c
   1370c:	movt	r3, #4
   13710:	ldr	r3, [r3]
   13714:	sub	r2, r2, r3
   13718:	movw	r3, #51140	; 0xc7c4
   1371c:	movt	r3, #4
   13720:	str	r2, [r3]
   13724:	movw	r3, #51136	; 0xc7c0
   13728:	movt	r3, #4
   1372c:	ldr	r2, [r3]
   13730:	movw	r3, #51144	; 0xc7c8
   13734:	movt	r3, #4
   13738:	str	r2, [r3]
   1373c:	movw	r3, #49536	; 0xc180
   13740:	movt	r3, #4
   13744:	ldr	r3, [r3]
   13748:	cmp	r3, #0
   1374c:	beq	13794 <ftello64@plt+0x212c>
   13750:	movw	r3, #49536	; 0xc180
   13754:	movt	r3, #4
   13758:	ldr	r3, [r3]
   1375c:	ldrb	r3, [r3]
   13760:	cmp	r3, #0
   13764:	beq	13794 <ftello64@plt+0x212c>
   13768:	movw	r3, #49536	; 0xc180
   1376c:	movt	r3, #4
   13770:	ldr	r3, [r3]
   13774:	mov	r0, r3
   13778:	bl	114e8 <strlen@plt>
   1377c:	mov	r3, r0
   13780:	mov	r2, r3
   13784:	movw	r3, #51148	; 0xc7cc
   13788:	movt	r3, #4
   1378c:	str	r2, [r3]
   13790:	b	137a4 <ftello64@plt+0x213c>
   13794:	movw	r3, #49536	; 0xc180
   13798:	movt	r3, #4
   1379c:	mov	r2, #0
   137a0:	str	r2, [r3]
   137a4:	movw	r3, #49524	; 0xc174
   137a8:	movt	r3, #4
   137ac:	ldrb	r3, [r3]
   137b0:	cmp	r3, #0
   137b4:	beq	13838 <ftello64@plt+0x21d0>
   137b8:	movw	r3, #51140	; 0xc7c4
   137bc:	movt	r3, #4
   137c0:	ldr	r2, [r3]
   137c4:	movw	r3, #51148	; 0xc7cc
   137c8:	movt	r3, #4
   137cc:	ldr	r3, [r3]
   137d0:	lsl	r3, r3, #1
   137d4:	sub	r2, r2, r3
   137d8:	movw	r3, #51140	; 0xc7c4
   137dc:	movt	r3, #4
   137e0:	str	r2, [r3]
   137e4:	movw	r3, #51140	; 0xc7c4
   137e8:	movt	r3, #4
   137ec:	ldr	r3, [r3]
   137f0:	cmp	r3, #0
   137f4:	bge	13808 <ftello64@plt+0x21a0>
   137f8:	movw	r3, #51140	; 0xc7c4
   137fc:	movt	r3, #4
   13800:	mov	r2, #0
   13804:	str	r2, [r3]
   13808:	movw	r3, #51144	; 0xc7c8
   1380c:	movt	r3, #4
   13810:	ldr	r2, [r3]
   13814:	movw	r3, #51148	; 0xc7cc
   13818:	movt	r3, #4
   1381c:	ldr	r3, [r3]
   13820:	lsl	r3, r3, #1
   13824:	sub	r2, r2, r3
   13828:	movw	r3, #51144	; 0xc7c8
   1382c:	movt	r3, #4
   13830:	str	r2, [r3]
   13834:	b	13868 <ftello64@plt+0x2200>
   13838:	movw	r3, #51144	; 0xc7c8
   1383c:	movt	r3, #4
   13840:	ldr	r2, [r3]
   13844:	movw	r3, #51148	; 0xc7cc
   13848:	movt	r3, #4
   1384c:	ldr	r3, [r3]
   13850:	lsl	r3, r3, #1
   13854:	add	r3, r3, #1
   13858:	sub	r2, r2, r3
   1385c:	movw	r3, #51144	; 0xc7c8
   13860:	movt	r3, #4
   13864:	str	r2, [r3]
   13868:	mov	r3, #0
   1386c:	str	r3, [fp, #-44]	; 0xffffffd4
   13870:	b	138cc <ftello64@plt+0x2264>
   13874:	bl	114b8 <__ctype_b_loc@plt>
   13878:	mov	r3, r0
   1387c:	ldr	r2, [r3]
   13880:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13884:	lsl	r3, r3, #1
   13888:	add	r3, r2, r3
   1388c:	ldrh	r3, [r3]
   13890:	and	r3, r3, #8192	; 0x2000
   13894:	cmp	r3, #0
   13898:	movne	r3, #1
   1389c:	moveq	r3, #0
   138a0:	uxtb	r3, r3
   138a4:	mov	r1, r3
   138a8:	movw	r3, #50880	; 0xc6c0
   138ac:	movt	r3, #4
   138b0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   138b4:	add	r3, r3, r2
   138b8:	mov	r2, r1
   138bc:	strb	r2, [r3]
   138c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   138c4:	add	r3, r3, #1
   138c8:	str	r3, [fp, #-44]	; 0xffffffd4
   138cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   138d0:	cmp	r3, #255	; 0xff
   138d4:	ble	13874 <ftello64@plt+0x220c>
   138d8:	movw	r3, #50880	; 0xc6c0
   138dc:	movt	r3, #4
   138e0:	mov	r2, #1
   138e4:	strb	r2, [r3, #12]
   138e8:	movw	r3, #49668	; 0xc204
   138ec:	movt	r3, #4
   138f0:	ldr	r3, [r3]
   138f4:	cmp	r3, #3
   138f8:	ldrls	pc, [pc, r3, lsl #2]
   138fc:	b	13980 <ftello64@plt+0x2318>
   13900:	andeq	r3, r1, ip, ror r9
   13904:	andeq	r3, r1, ip, ror r9
   13908:	andeq	r3, r1, r0, lsl r9
   1390c:	andeq	r3, r1, r4, lsr #18
   13910:	movw	r3, #50880	; 0xc6c0
   13914:	movt	r3, #4
   13918:	mov	r2, #1
   1391c:	strb	r2, [r3, #34]	; 0x22
   13920:	b	13980 <ftello64@plt+0x2318>
   13924:	movw	r3, #40428	; 0x9dec
   13928:	movt	r3, #3
   1392c:	str	r3, [fp, #-48]	; 0xffffffd0
   13930:	b	13968 <ftello64@plt+0x2300>
   13934:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13938:	ldrb	r3, [r3]
   1393c:	mov	r0, r3
   13940:	bl	11764 <ftello64@plt+0xfc>
   13944:	mov	r3, r0
   13948:	mov	r2, r3
   1394c:	movw	r3, #50880	; 0xc6c0
   13950:	movt	r3, #4
   13954:	mov	r1, #1
   13958:	strb	r1, [r3, r2]
   1395c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13960:	add	r3, r3, #1
   13964:	str	r3, [fp, #-48]	; 0xffffffd0
   13968:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1396c:	ldrb	r3, [r3]
   13970:	cmp	r3, #0
   13974:	bne	13934 <ftello64@plt+0x22cc>
   13978:	b	13980 <ftello64@plt+0x2318>
   1397c:	nop	{0}
   13980:	nop	{0}
   13984:	sub	sp, fp, #20
   13988:	ldrd	r4, [sp]
   1398c:	ldrd	r6, [sp, #8]
   13990:	ldr	fp, [sp, #16]
   13994:	add	sp, sp, #20
   13998:	pop	{pc}		; (ldr pc, [sp], #4)
   1399c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   139a0:	strd	r6, [sp, #8]
   139a4:	str	r8, [sp, #16]
   139a8:	str	fp, [sp, #20]
   139ac:	str	lr, [sp, #24]
   139b0:	add	fp, sp, #24
   139b4:	sub	sp, sp, #92	; 0x5c
   139b8:	str	r0, [fp, #-104]	; 0xffffff98
   139bc:	ldr	r3, [fp, #-104]	; 0xffffff98
   139c0:	ldr	r2, [r3]
   139c4:	movw	r3, #51176	; 0xc7e8
   139c8:	movt	r3, #4
   139cc:	str	r2, [r3]
   139d0:	movw	r3, #51176	; 0xc7e8
   139d4:	movt	r3, #4
   139d8:	ldr	r3, [r3]
   139dc:	ldr	r2, [fp, #-104]	; 0xffffff98
   139e0:	ldr	r2, [r2, #4]
   139e4:	add	r2, r3, r2
   139e8:	movw	r3, #51176	; 0xc7e8
   139ec:	movt	r3, #4
   139f0:	str	r2, [r3, #4]
   139f4:	movw	r3, #51176	; 0xc7e8
   139f8:	movt	r3, #4
   139fc:	ldr	r3, [r3]
   13a00:	ldr	r2, [fp, #-104]	; 0xffffff98
   13a04:	ldr	r2, [r2, #8]
   13a08:	add	r3, r3, r2
   13a0c:	str	r3, [fp, #-56]	; 0xffffffc8
   13a10:	movw	r3, #51176	; 0xc7e8
   13a14:	movt	r3, #4
   13a18:	ldr	r3, [r3]
   13a1c:	ldr	r2, [fp, #-104]	; 0xffffff98
   13a20:	ldr	r2, [r2, #12]
   13a24:	add	r3, r3, r2
   13a28:	str	r3, [fp, #-60]	; 0xffffffc4
   13a2c:	movw	r3, #50864	; 0xc6b0
   13a30:	movt	r3, #4
   13a34:	ldr	r2, [r3]
   13a38:	ldr	r3, [fp, #-104]	; 0xffffff98
   13a3c:	ldr	r3, [r3, #24]
   13a40:	lsl	r3, r3, #3
   13a44:	add	r3, r2, r3
   13a48:	ldr	r3, [r3]
   13a4c:	str	r3, [fp, #-64]	; 0xffffffc0
   13a50:	movw	r3, #50864	; 0xc6b0
   13a54:	movt	r3, #4
   13a58:	ldr	r2, [r3]
   13a5c:	ldr	r3, [fp, #-104]	; 0xffffff98
   13a60:	ldr	r3, [r3, #24]
   13a64:	lsl	r3, r3, #3
   13a68:	add	r3, r2, r3
   13a6c:	ldr	r3, [r3, #4]
   13a70:	str	r3, [fp, #-68]	; 0xffffffbc
   13a74:	movw	r3, #51176	; 0xc7e8
   13a78:	movt	r3, #4
   13a7c:	ldr	r3, [r3, #4]
   13a80:	str	r3, [fp, #-32]	; 0xffffffe0
   13a84:	b	13b94 <ftello64@plt+0x252c>
   13a88:	movw	r3, #51176	; 0xc7e8
   13a8c:	movt	r3, #4
   13a90:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13a94:	str	r2, [r3, #4]
   13a98:	movw	r3, #49980	; 0xc33c
   13a9c:	movt	r3, #4
   13aa0:	ldr	r3, [r3]
   13aa4:	cmp	r3, #0
   13aa8:	beq	13b0c <ftello64@plt+0x24a4>
   13aac:	ldr	r2, [fp, #-60]	; 0xffffffc4
   13ab0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ab4:	sub	r2, r2, r3
   13ab8:	mov	r3, #0
   13abc:	str	r3, [sp]
   13ac0:	mov	r3, #0
   13ac4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13ac8:	ldr	r0, [pc, #4056]	; 14aa8 <ftello64@plt+0x3440>
   13acc:	bl	291e8 <ftello64@plt+0x17b80>
   13ad0:	str	r0, [fp, #-72]	; 0xffffffb8
   13ad4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   13ad8:	cmn	r3, #2
   13adc:	bne	13ae4 <ftello64@plt+0x247c>
   13ae0:	bl	119e0 <ftello64@plt+0x378>
   13ae4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   13ae8:	cmn	r3, #1
   13aec:	beq	13af8 <ftello64@plt+0x2490>
   13af0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   13af4:	b	13afc <ftello64@plt+0x2494>
   13af8:	mov	r3, #1
   13afc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13b00:	add	r3, r2, r3
   13b04:	str	r3, [fp, #-32]	; 0xffffffe0
   13b08:	b	13b94 <ftello64@plt+0x252c>
   13b0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b10:	ldrb	r3, [r3]
   13b14:	mov	r0, r3
   13b18:	bl	11764 <ftello64@plt+0xfc>
   13b1c:	mov	r3, r0
   13b20:	mov	r2, r3
   13b24:	movw	r3, #50552	; 0xc578
   13b28:	movt	r3, #4
   13b2c:	ldrb	r3, [r3, r2]
   13b30:	cmp	r3, #0
   13b34:	beq	13b88 <ftello64@plt+0x2520>
   13b38:	b	13b48 <ftello64@plt+0x24e0>
   13b3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b40:	add	r3, r3, #1
   13b44:	str	r3, [fp, #-32]	; 0xffffffe0
   13b48:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13b4c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13b50:	cmp	r2, r3
   13b54:	bcs	13b94 <ftello64@plt+0x252c>
   13b58:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b5c:	ldrb	r3, [r3]
   13b60:	mov	r0, r3
   13b64:	bl	11764 <ftello64@plt+0xfc>
   13b68:	mov	r3, r0
   13b6c:	mov	r2, r3
   13b70:	movw	r3, #50552	; 0xc578
   13b74:	movt	r3, #4
   13b78:	ldrb	r3, [r3, r2]
   13b7c:	cmp	r3, #0
   13b80:	bne	13b3c <ftello64@plt+0x24d4>
   13b84:	b	13b94 <ftello64@plt+0x252c>
   13b88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b8c:	add	r3, r3, #1
   13b90:	str	r3, [fp, #-32]	; 0xffffffe0
   13b94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13b98:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13b9c:	cmp	r2, r3
   13ba0:	bcs	13bcc <ftello64@plt+0x2564>
   13ba4:	movw	r3, #51176	; 0xc7e8
   13ba8:	movt	r3, #4
   13bac:	ldr	r2, [r3]
   13bb0:	movw	r3, #51144	; 0xc7c8
   13bb4:	movt	r3, #4
   13bb8:	ldr	r3, [r3]
   13bbc:	add	r3, r2, r3
   13bc0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13bc4:	cmp	r2, r3
   13bc8:	bls	13a88 <ftello64@plt+0x2420>
   13bcc:	movw	r3, #51176	; 0xc7e8
   13bd0:	movt	r3, #4
   13bd4:	ldr	r2, [r3]
   13bd8:	movw	r3, #51144	; 0xc7c8
   13bdc:	movt	r3, #4
   13be0:	ldr	r3, [r3]
   13be4:	add	r3, r2, r3
   13be8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13bec:	cmp	r2, r3
   13bf0:	bhi	13c04 <ftello64@plt+0x259c>
   13bf4:	movw	r3, #51176	; 0xc7e8
   13bf8:	movt	r3, #4
   13bfc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13c00:	str	r2, [r3, #4]
   13c04:	movw	r3, #49536	; 0xc180
   13c08:	movt	r3, #4
   13c0c:	ldr	r3, [r3]
   13c10:	cmp	r3, #0
   13c14:	beq	13c38 <ftello64@plt+0x25d0>
   13c18:	movw	r3, #51176	; 0xc7e8
   13c1c:	movt	r3, #4
   13c20:	ldr	r3, [r3, #4]
   13c24:	ldr	r2, [fp, #-60]	; 0xffffffc4
   13c28:	cmp	r2, r3
   13c2c:	bls	13c38 <ftello64@plt+0x25d0>
   13c30:	mov	r3, #1
   13c34:	b	13c3c <ftello64@plt+0x25d4>
   13c38:	mov	r3, #0
   13c3c:	and	r3, r3, #1
   13c40:	uxtb	r2, r3
   13c44:	movw	r3, #51184	; 0xc7f0
   13c48:	movt	r3, #4
   13c4c:	strb	r2, [r3]
   13c50:	b	13c70 <ftello64@plt+0x2608>
   13c54:	movw	r3, #51176	; 0xc7e8
   13c58:	movt	r3, #4
   13c5c:	ldr	r3, [r3, #4]
   13c60:	sub	r2, r3, #1
   13c64:	movw	r3, #51176	; 0xc7e8
   13c68:	movt	r3, #4
   13c6c:	str	r2, [r3, #4]
   13c70:	movw	r3, #51176	; 0xc7e8
   13c74:	movt	r3, #4
   13c78:	ldr	r2, [r3, #4]
   13c7c:	movw	r3, #51176	; 0xc7e8
   13c80:	movt	r3, #4
   13c84:	ldr	r3, [r3]
   13c88:	cmp	r2, r3
   13c8c:	bls	13cd4 <ftello64@plt+0x266c>
   13c90:	bl	114b8 <__ctype_b_loc@plt>
   13c94:	mov	r3, r0
   13c98:	ldr	r8, [r3]
   13c9c:	movw	r3, #51176	; 0xc7e8
   13ca0:	movt	r3, #4
   13ca4:	ldr	r3, [r3, #4]
   13ca8:	sub	r3, r3, #1
   13cac:	ldrb	r3, [r3]
   13cb0:	mov	r0, r3
   13cb4:	bl	11764 <ftello64@plt+0xfc>
   13cb8:	mov	r3, r0
   13cbc:	lsl	r3, r3, #1
   13cc0:	add	r3, r8, r3
   13cc4:	ldrh	r3, [r3]
   13cc8:	and	r3, r3, #8192	; 0x2000
   13ccc:	cmp	r3, #0
   13cd0:	bne	13c54 <ftello64@plt+0x25ec>
   13cd4:	ldr	r3, [fp, #-104]	; 0xffffff98
   13cd8:	ldr	r3, [r3, #8]
   13cdc:	rsb	r2, r3, #0
   13ce0:	movw	r3, #51136	; 0xc7c0
   13ce4:	movt	r3, #4
   13ce8:	ldr	r1, [r3]
   13cec:	movw	r3, #50808	; 0xc678
   13cf0:	movt	r3, #4
   13cf4:	ldr	r3, [r3]
   13cf8:	add	r3, r1, r3
   13cfc:	cmp	r2, r3
   13d00:	ble	13e48 <ftello64@plt+0x27e0>
   13d04:	movw	r3, #51176	; 0xc7e8
   13d08:	movt	r3, #4
   13d0c:	ldr	r2, [r3]
   13d10:	movw	r3, #51136	; 0xc7c0
   13d14:	movt	r3, #4
   13d18:	ldr	r1, [r3]
   13d1c:	movw	r3, #50808	; 0xc678
   13d20:	movt	r3, #4
   13d24:	ldr	r3, [r3]
   13d28:	add	r3, r1, r3
   13d2c:	rsb	r3, r3, #0
   13d30:	add	r3, r2, r3
   13d34:	str	r3, [fp, #-36]	; 0xffffffdc
   13d38:	movw	r3, #49980	; 0xc33c
   13d3c:	movt	r3, #4
   13d40:	ldr	r3, [r3]
   13d44:	cmp	r3, #0
   13d48:	beq	13db4 <ftello64@plt+0x274c>
   13d4c:	movw	r3, #51176	; 0xc7e8
   13d50:	movt	r3, #4
   13d54:	ldr	r2, [r3]
   13d58:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13d5c:	sub	r2, r2, r3
   13d60:	mov	r3, #0
   13d64:	str	r3, [sp]
   13d68:	mov	r3, #0
   13d6c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13d70:	ldr	r0, [pc, #3376]	; 14aa8 <ftello64@plt+0x3440>
   13d74:	bl	291e8 <ftello64@plt+0x17b80>
   13d78:	str	r0, [fp, #-76]	; 0xffffffb4
   13d7c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13d80:	cmn	r3, #2
   13d84:	bne	13d8c <ftello64@plt+0x2724>
   13d88:	bl	119e0 <ftello64@plt+0x378>
   13d8c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13d90:	cmn	r3, #1
   13d94:	beq	13da0 <ftello64@plt+0x2738>
   13d98:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13d9c:	b	13da4 <ftello64@plt+0x273c>
   13da0:	mov	r3, #1
   13da4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13da8:	add	r3, r2, r3
   13dac:	str	r3, [fp, #-36]	; 0xffffffdc
   13db0:	b	13e64 <ftello64@plt+0x27fc>
   13db4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13db8:	ldrb	r3, [r3]
   13dbc:	mov	r0, r3
   13dc0:	bl	11764 <ftello64@plt+0xfc>
   13dc4:	mov	r3, r0
   13dc8:	mov	r2, r3
   13dcc:	movw	r3, #50552	; 0xc578
   13dd0:	movt	r3, #4
   13dd4:	ldrb	r3, [r3, r2]
   13dd8:	cmp	r3, #0
   13ddc:	beq	13e38 <ftello64@plt+0x27d0>
   13de0:	b	13df0 <ftello64@plt+0x2788>
   13de4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13de8:	add	r3, r3, #1
   13dec:	str	r3, [fp, #-36]	; 0xffffffdc
   13df0:	movw	r3, #51176	; 0xc7e8
   13df4:	movt	r3, #4
   13df8:	ldr	r3, [r3]
   13dfc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13e00:	cmp	r2, r3
   13e04:	bcs	13e64 <ftello64@plt+0x27fc>
   13e08:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13e0c:	ldrb	r3, [r3]
   13e10:	mov	r0, r3
   13e14:	bl	11764 <ftello64@plt+0xfc>
   13e18:	mov	r3, r0
   13e1c:	mov	r2, r3
   13e20:	movw	r3, #50552	; 0xc578
   13e24:	movt	r3, #4
   13e28:	ldrb	r3, [r3, r2]
   13e2c:	cmp	r3, #0
   13e30:	bne	13de4 <ftello64@plt+0x277c>
   13e34:	b	13e64 <ftello64@plt+0x27fc>
   13e38:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13e3c:	add	r3, r3, #1
   13e40:	str	r3, [fp, #-36]	; 0xffffffdc
   13e44:	b	13e64 <ftello64@plt+0x27fc>
   13e48:	movw	r3, #51176	; 0xc7e8
   13e4c:	movt	r3, #4
   13e50:	ldr	r3, [r3]
   13e54:	ldr	r2, [fp, #-104]	; 0xffffff98
   13e58:	ldr	r2, [r2, #8]
   13e5c:	add	r3, r3, r2
   13e60:	str	r3, [fp, #-36]	; 0xffffffdc
   13e64:	movw	r3, #51164	; 0xc7dc
   13e68:	movt	r3, #4
   13e6c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13e70:	str	r2, [r3]
   13e74:	movw	r3, #51176	; 0xc7e8
   13e78:	movt	r3, #4
   13e7c:	ldr	r2, [r3]
   13e80:	movw	r3, #51164	; 0xc7dc
   13e84:	movt	r3, #4
   13e88:	str	r2, [r3, #4]
   13e8c:	b	13eac <ftello64@plt+0x2844>
   13e90:	movw	r3, #51164	; 0xc7dc
   13e94:	movt	r3, #4
   13e98:	ldr	r3, [r3, #4]
   13e9c:	sub	r2, r3, #1
   13ea0:	movw	r3, #51164	; 0xc7dc
   13ea4:	movt	r3, #4
   13ea8:	str	r2, [r3, #4]
   13eac:	movw	r3, #51164	; 0xc7dc
   13eb0:	movt	r3, #4
   13eb4:	ldr	r2, [r3, #4]
   13eb8:	movw	r3, #51164	; 0xc7dc
   13ebc:	movt	r3, #4
   13ec0:	ldr	r3, [r3]
   13ec4:	cmp	r2, r3
   13ec8:	bls	14078 <ftello64@plt+0x2a10>
   13ecc:	bl	114b8 <__ctype_b_loc@plt>
   13ed0:	mov	r3, r0
   13ed4:	ldr	r8, [r3]
   13ed8:	movw	r3, #51164	; 0xc7dc
   13edc:	movt	r3, #4
   13ee0:	ldr	r3, [r3, #4]
   13ee4:	sub	r3, r3, #1
   13ee8:	ldrb	r3, [r3]
   13eec:	mov	r0, r3
   13ef0:	bl	11764 <ftello64@plt+0xfc>
   13ef4:	mov	r3, r0
   13ef8:	lsl	r3, r3, #1
   13efc:	add	r3, r8, r3
   13f00:	ldrh	r3, [r3]
   13f04:	and	r3, r3, #8192	; 0x2000
   13f08:	cmp	r3, #0
   13f0c:	bne	13e90 <ftello64@plt+0x2828>
   13f10:	b	14078 <ftello64@plt+0x2a10>
   13f14:	movw	r3, #49980	; 0xc33c
   13f18:	movt	r3, #4
   13f1c:	ldr	r3, [r3]
   13f20:	cmp	r3, #0
   13f24:	beq	13fb0 <ftello64@plt+0x2948>
   13f28:	movw	r3, #51164	; 0xc7dc
   13f2c:	movt	r3, #4
   13f30:	ldr	r1, [r3]
   13f34:	movw	r3, #51164	; 0xc7dc
   13f38:	movt	r3, #4
   13f3c:	ldr	r2, [r3, #4]
   13f40:	movw	r3, #51164	; 0xc7dc
   13f44:	movt	r3, #4
   13f48:	ldr	r3, [r3]
   13f4c:	sub	r2, r2, r3
   13f50:	mov	r3, #0
   13f54:	str	r3, [sp]
   13f58:	mov	r3, #0
   13f5c:	ldr	r0, [pc, #2884]	; 14aa8 <ftello64@plt+0x3440>
   13f60:	bl	291e8 <ftello64@plt+0x17b80>
   13f64:	str	r0, [fp, #-80]	; 0xffffffb0
   13f68:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13f6c:	cmn	r3, #2
   13f70:	bne	13f78 <ftello64@plt+0x2910>
   13f74:	bl	119e0 <ftello64@plt+0x378>
   13f78:	movw	r3, #51164	; 0xc7dc
   13f7c:	movt	r3, #4
   13f80:	ldr	r2, [r3]
   13f84:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13f88:	cmn	r3, #1
   13f8c:	beq	13f98 <ftello64@plt+0x2930>
   13f90:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13f94:	b	13f9c <ftello64@plt+0x2934>
   13f98:	mov	r3, #1
   13f9c:	add	r2, r2, r3
   13fa0:	movw	r3, #51164	; 0xc7dc
   13fa4:	movt	r3, #4
   13fa8:	str	r2, [r3]
   13fac:	b	14078 <ftello64@plt+0x2a10>
   13fb0:	movw	r3, #51164	; 0xc7dc
   13fb4:	movt	r3, #4
   13fb8:	ldr	r3, [r3]
   13fbc:	ldrb	r3, [r3]
   13fc0:	mov	r0, r3
   13fc4:	bl	11764 <ftello64@plt+0xfc>
   13fc8:	mov	r3, r0
   13fcc:	mov	r2, r3
   13fd0:	movw	r3, #50552	; 0xc578
   13fd4:	movt	r3, #4
   13fd8:	ldrb	r3, [r3, r2]
   13fdc:	cmp	r3, #0
   13fe0:	beq	1405c <ftello64@plt+0x29f4>
   13fe4:	b	14004 <ftello64@plt+0x299c>
   13fe8:	movw	r3, #51164	; 0xc7dc
   13fec:	movt	r3, #4
   13ff0:	ldr	r3, [r3]
   13ff4:	add	r2, r3, #1
   13ff8:	movw	r3, #51164	; 0xc7dc
   13ffc:	movt	r3, #4
   14000:	str	r2, [r3]
   14004:	movw	r3, #51164	; 0xc7dc
   14008:	movt	r3, #4
   1400c:	ldr	r2, [r3]
   14010:	movw	r3, #51164	; 0xc7dc
   14014:	movt	r3, #4
   14018:	ldr	r3, [r3, #4]
   1401c:	cmp	r2, r3
   14020:	bcs	14078 <ftello64@plt+0x2a10>
   14024:	movw	r3, #51164	; 0xc7dc
   14028:	movt	r3, #4
   1402c:	ldr	r3, [r3]
   14030:	ldrb	r3, [r3]
   14034:	mov	r0, r3
   14038:	bl	11764 <ftello64@plt+0xfc>
   1403c:	mov	r3, r0
   14040:	mov	r2, r3
   14044:	movw	r3, #50552	; 0xc578
   14048:	movt	r3, #4
   1404c:	ldrb	r3, [r3, r2]
   14050:	cmp	r3, #0
   14054:	bne	13fe8 <ftello64@plt+0x2980>
   14058:	b	14078 <ftello64@plt+0x2a10>
   1405c:	movw	r3, #51164	; 0xc7dc
   14060:	movt	r3, #4
   14064:	ldr	r3, [r3]
   14068:	add	r2, r3, #1
   1406c:	movw	r3, #51164	; 0xc7dc
   14070:	movt	r3, #4
   14074:	str	r2, [r3]
   14078:	movw	r3, #51164	; 0xc7dc
   1407c:	movt	r3, #4
   14080:	ldr	r2, [r3]
   14084:	movw	r3, #51140	; 0xc7c4
   14088:	movt	r3, #4
   1408c:	ldr	r3, [r3]
   14090:	add	r2, r2, r3
   14094:	movw	r3, #51164	; 0xc7dc
   14098:	movt	r3, #4
   1409c:	ldr	r3, [r3, #4]
   140a0:	cmp	r2, r3
   140a4:	bcc	13f14 <ftello64@plt+0x28ac>
   140a8:	movw	r3, #49536	; 0xc180
   140ac:	movt	r3, #4
   140b0:	ldr	r3, [r3]
   140b4:	cmp	r3, #0
   140b8:	beq	14150 <ftello64@plt+0x2ae8>
   140bc:	movw	r3, #51164	; 0xc7dc
   140c0:	movt	r3, #4
   140c4:	ldr	r3, [r3]
   140c8:	str	r3, [fp, #-32]	; 0xffffffe0
   140cc:	b	140dc <ftello64@plt+0x2a74>
   140d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   140d4:	sub	r3, r3, #1
   140d8:	str	r3, [fp, #-32]	; 0xffffffe0
   140dc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   140e0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   140e4:	cmp	r2, r3
   140e8:	bls	14128 <ftello64@plt+0x2ac0>
   140ec:	bl	114b8 <__ctype_b_loc@plt>
   140f0:	mov	r3, r0
   140f4:	ldr	r8, [r3]
   140f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   140fc:	sub	r3, r3, #1
   14100:	ldrb	r3, [r3]
   14104:	mov	r0, r3
   14108:	bl	11764 <ftello64@plt+0xfc>
   1410c:	mov	r3, r0
   14110:	lsl	r3, r3, #1
   14114:	add	r3, r8, r3
   14118:	ldrh	r3, [r3]
   1411c:	and	r3, r3, #8192	; 0x2000
   14120:	cmp	r3, #0
   14124:	bne	140d0 <ftello64@plt+0x2a68>
   14128:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1412c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14130:	cmp	r2, r3
   14134:	movhi	r3, #1
   14138:	movls	r3, #0
   1413c:	uxtb	r2, r3
   14140:	movw	r3, #51172	; 0xc7e4
   14144:	movt	r3, #4
   14148:	strb	r2, [r3]
   1414c:	b	14180 <ftello64@plt+0x2b18>
   14150:	movw	r3, #51172	; 0xc7e4
   14154:	movt	r3, #4
   14158:	mov	r2, #0
   1415c:	strb	r2, [r3]
   14160:	b	14180 <ftello64@plt+0x2b18>
   14164:	movw	r3, #51164	; 0xc7dc
   14168:	movt	r3, #4
   1416c:	ldr	r3, [r3]
   14170:	add	r2, r3, #1
   14174:	movw	r3, #51164	; 0xc7dc
   14178:	movt	r3, #4
   1417c:	str	r2, [r3]
   14180:	movw	r3, #51164	; 0xc7dc
   14184:	movt	r3, #4
   14188:	ldr	r3, [r3]
   1418c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   14190:	cmp	r2, r3
   14194:	bls	141d8 <ftello64@plt+0x2b70>
   14198:	bl	114b8 <__ctype_b_loc@plt>
   1419c:	mov	r3, r0
   141a0:	ldr	r8, [r3]
   141a4:	movw	r3, #51164	; 0xc7dc
   141a8:	movt	r3, #4
   141ac:	ldr	r3, [r3]
   141b0:	ldrb	r3, [r3]
   141b4:	mov	r0, r3
   141b8:	bl	11764 <ftello64@plt+0xfc>
   141bc:	mov	r3, r0
   141c0:	lsl	r3, r3, #1
   141c4:	add	r3, r8, r3
   141c8:	ldrh	r3, [r3]
   141cc:	and	r3, r3, #8192	; 0x2000
   141d0:	cmp	r3, #0
   141d4:	bne	14164 <ftello64@plt+0x2afc>
   141d8:	movw	r3, #51140	; 0xc7c4
   141dc:	movt	r3, #4
   141e0:	ldr	r2, [r3]
   141e4:	movw	r3, #51164	; 0xc7dc
   141e8:	movt	r3, #4
   141ec:	ldr	r1, [r3, #4]
   141f0:	movw	r3, #51164	; 0xc7dc
   141f4:	movt	r3, #4
   141f8:	ldr	r3, [r3]
   141fc:	sub	r3, r1, r3
   14200:	sub	r2, r2, r3
   14204:	movw	r3, #49532	; 0xc17c
   14208:	movt	r3, #4
   1420c:	ldr	r3, [r3]
   14210:	sub	r3, r2, r3
   14214:	str	r3, [fp, #-84]	; 0xffffffac
   14218:	ldr	r3, [fp, #-84]	; 0xffffffac
   1421c:	cmp	r3, #0
   14220:	ble	14564 <ftello64@plt+0x2efc>
   14224:	movw	r3, #51176	; 0xc7e8
   14228:	movt	r3, #4
   1422c:	ldr	r2, [r3, #4]
   14230:	movw	r3, #51152	; 0xc7d0
   14234:	movt	r3, #4
   14238:	str	r2, [r3]
   1423c:	b	1425c <ftello64@plt+0x2bf4>
   14240:	movw	r3, #51152	; 0xc7d0
   14244:	movt	r3, #4
   14248:	ldr	r3, [r3]
   1424c:	add	r2, r3, #1
   14250:	movw	r3, #51152	; 0xc7d0
   14254:	movt	r3, #4
   14258:	str	r2, [r3]
   1425c:	movw	r3, #51152	; 0xc7d0
   14260:	movt	r3, #4
   14264:	ldr	r3, [r3]
   14268:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1426c:	cmp	r2, r3
   14270:	bls	142b4 <ftello64@plt+0x2c4c>
   14274:	bl	114b8 <__ctype_b_loc@plt>
   14278:	mov	r3, r0
   1427c:	ldr	r8, [r3]
   14280:	movw	r3, #51152	; 0xc7d0
   14284:	movt	r3, #4
   14288:	ldr	r3, [r3]
   1428c:	ldrb	r3, [r3]
   14290:	mov	r0, r3
   14294:	bl	11764 <ftello64@plt+0xfc>
   14298:	mov	r3, r0
   1429c:	lsl	r3, r3, #1
   142a0:	add	r3, r8, r3
   142a4:	ldrh	r3, [r3]
   142a8:	and	r3, r3, #8192	; 0x2000
   142ac:	cmp	r3, #0
   142b0:	bne	14240 <ftello64@plt+0x2bd8>
   142b4:	movw	r3, #51152	; 0xc7d0
   142b8:	movt	r3, #4
   142bc:	ldr	r2, [r3]
   142c0:	movw	r3, #51152	; 0xc7d0
   142c4:	movt	r3, #4
   142c8:	str	r2, [r3, #4]
   142cc:	movw	r3, #51152	; 0xc7d0
   142d0:	movt	r3, #4
   142d4:	ldr	r3, [r3, #4]
   142d8:	str	r3, [fp, #-32]	; 0xffffffe0
   142dc:	b	143ec <ftello64@plt+0x2d84>
   142e0:	movw	r3, #51152	; 0xc7d0
   142e4:	movt	r3, #4
   142e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   142ec:	str	r2, [r3, #4]
   142f0:	movw	r3, #49980	; 0xc33c
   142f4:	movt	r3, #4
   142f8:	ldr	r3, [r3]
   142fc:	cmp	r3, #0
   14300:	beq	14364 <ftello64@plt+0x2cfc>
   14304:	ldr	r2, [fp, #-60]	; 0xffffffc4
   14308:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1430c:	sub	r2, r2, r3
   14310:	mov	r3, #0
   14314:	str	r3, [sp]
   14318:	mov	r3, #0
   1431c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14320:	ldr	r0, [pc, #1920]	; 14aa8 <ftello64@plt+0x3440>
   14324:	bl	291e8 <ftello64@plt+0x17b80>
   14328:	str	r0, [fp, #-88]	; 0xffffffa8
   1432c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   14330:	cmn	r3, #2
   14334:	bne	1433c <ftello64@plt+0x2cd4>
   14338:	bl	119e0 <ftello64@plt+0x378>
   1433c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   14340:	cmn	r3, #1
   14344:	beq	14350 <ftello64@plt+0x2ce8>
   14348:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1434c:	b	14354 <ftello64@plt+0x2cec>
   14350:	mov	r3, #1
   14354:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14358:	add	r3, r2, r3
   1435c:	str	r3, [fp, #-32]	; 0xffffffe0
   14360:	b	143ec <ftello64@plt+0x2d84>
   14364:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14368:	ldrb	r3, [r3]
   1436c:	mov	r0, r3
   14370:	bl	11764 <ftello64@plt+0xfc>
   14374:	mov	r3, r0
   14378:	mov	r2, r3
   1437c:	movw	r3, #50552	; 0xc578
   14380:	movt	r3, #4
   14384:	ldrb	r3, [r3, r2]
   14388:	cmp	r3, #0
   1438c:	beq	143e0 <ftello64@plt+0x2d78>
   14390:	b	143a0 <ftello64@plt+0x2d38>
   14394:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14398:	add	r3, r3, #1
   1439c:	str	r3, [fp, #-32]	; 0xffffffe0
   143a0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   143a4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   143a8:	cmp	r2, r3
   143ac:	bcs	143ec <ftello64@plt+0x2d84>
   143b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   143b4:	ldrb	r3, [r3]
   143b8:	mov	r0, r3
   143bc:	bl	11764 <ftello64@plt+0xfc>
   143c0:	mov	r3, r0
   143c4:	mov	r2, r3
   143c8:	movw	r3, #50552	; 0xc578
   143cc:	movt	r3, #4
   143d0:	ldrb	r3, [r3, r2]
   143d4:	cmp	r3, #0
   143d8:	bne	14394 <ftello64@plt+0x2d2c>
   143dc:	b	143ec <ftello64@plt+0x2d84>
   143e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   143e4:	add	r3, r3, #1
   143e8:	str	r3, [fp, #-32]	; 0xffffffe0
   143ec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   143f0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   143f4:	cmp	r2, r3
   143f8:	bcs	1441c <ftello64@plt+0x2db4>
   143fc:	movw	r3, #51152	; 0xc7d0
   14400:	movt	r3, #4
   14404:	ldr	r2, [r3]
   14408:	ldr	r3, [fp, #-84]	; 0xffffffac
   1440c:	add	r3, r2, r3
   14410:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14414:	cmp	r2, r3
   14418:	bcc	142e0 <ftello64@plt+0x2c78>
   1441c:	movw	r3, #51152	; 0xc7d0
   14420:	movt	r3, #4
   14424:	ldr	r2, [r3]
   14428:	ldr	r3, [fp, #-84]	; 0xffffffac
   1442c:	add	r3, r2, r3
   14430:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14434:	cmp	r2, r3
   14438:	bcs	1444c <ftello64@plt+0x2de4>
   1443c:	movw	r3, #51152	; 0xc7d0
   14440:	movt	r3, #4
   14444:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14448:	str	r2, [r3, #4]
   1444c:	movw	r3, #51152	; 0xc7d0
   14450:	movt	r3, #4
   14454:	ldr	r2, [r3, #4]
   14458:	movw	r3, #51152	; 0xc7d0
   1445c:	movt	r3, #4
   14460:	ldr	r3, [r3]
   14464:	cmp	r2, r3
   14468:	bls	144cc <ftello64@plt+0x2e64>
   1446c:	movw	r3, #51184	; 0xc7f0
   14470:	movt	r3, #4
   14474:	mov	r2, #0
   14478:	strb	r2, [r3]
   1447c:	movw	r3, #49536	; 0xc180
   14480:	movt	r3, #4
   14484:	ldr	r3, [r3]
   14488:	cmp	r3, #0
   1448c:	beq	144b0 <ftello64@plt+0x2e48>
   14490:	movw	r3, #51152	; 0xc7d0
   14494:	movt	r3, #4
   14498:	ldr	r3, [r3, #4]
   1449c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   144a0:	cmp	r2, r3
   144a4:	bls	144b0 <ftello64@plt+0x2e48>
   144a8:	mov	r3, #1
   144ac:	b	144b4 <ftello64@plt+0x2e4c>
   144b0:	mov	r3, #0
   144b4:	and	r3, r3, #1
   144b8:	uxtb	r2, r3
   144bc:	movw	r3, #51160	; 0xc7d8
   144c0:	movt	r3, #4
   144c4:	strb	r2, [r3]
   144c8:	b	144fc <ftello64@plt+0x2e94>
   144cc:	movw	r3, #51160	; 0xc7d8
   144d0:	movt	r3, #4
   144d4:	mov	r2, #0
   144d8:	strb	r2, [r3]
   144dc:	b	144fc <ftello64@plt+0x2e94>
   144e0:	movw	r3, #51152	; 0xc7d0
   144e4:	movt	r3, #4
   144e8:	ldr	r3, [r3, #4]
   144ec:	sub	r2, r3, #1
   144f0:	movw	r3, #51152	; 0xc7d0
   144f4:	movt	r3, #4
   144f8:	str	r2, [r3, #4]
   144fc:	movw	r3, #51152	; 0xc7d0
   14500:	movt	r3, #4
   14504:	ldr	r2, [r3, #4]
   14508:	movw	r3, #51152	; 0xc7d0
   1450c:	movt	r3, #4
   14510:	ldr	r3, [r3]
   14514:	cmp	r2, r3
   14518:	bls	14594 <ftello64@plt+0x2f2c>
   1451c:	bl	114b8 <__ctype_b_loc@plt>
   14520:	mov	r3, r0
   14524:	ldr	r8, [r3]
   14528:	movw	r3, #51152	; 0xc7d0
   1452c:	movt	r3, #4
   14530:	ldr	r3, [r3, #4]
   14534:	sub	r3, r3, #1
   14538:	ldrb	r3, [r3]
   1453c:	mov	r0, r3
   14540:	bl	11764 <ftello64@plt+0xfc>
   14544:	mov	r3, r0
   14548:	lsl	r3, r3, #1
   1454c:	add	r3, r8, r3
   14550:	ldrh	r3, [r3]
   14554:	and	r3, r3, #8192	; 0x2000
   14558:	cmp	r3, #0
   1455c:	bne	144e0 <ftello64@plt+0x2e78>
   14560:	b	14594 <ftello64@plt+0x2f2c>
   14564:	movw	r3, #51152	; 0xc7d0
   14568:	movt	r3, #4
   1456c:	mov	r2, #0
   14570:	str	r2, [r3]
   14574:	movw	r3, #51152	; 0xc7d0
   14578:	movt	r3, #4
   1457c:	mov	r2, #0
   14580:	str	r2, [r3, #4]
   14584:	movw	r3, #51160	; 0xc7d8
   14588:	movt	r3, #4
   1458c:	mov	r2, #0
   14590:	strb	r2, [r3]
   14594:	movw	r3, #51144	; 0xc7c8
   14598:	movt	r3, #4
   1459c:	ldr	r2, [r3]
   145a0:	movw	r3, #51176	; 0xc7e8
   145a4:	movt	r3, #4
   145a8:	ldr	r1, [r3, #4]
   145ac:	movw	r3, #51176	; 0xc7e8
   145b0:	movt	r3, #4
   145b4:	ldr	r3, [r3]
   145b8:	sub	r3, r1, r3
   145bc:	sub	r2, r2, r3
   145c0:	movw	r3, #49532	; 0xc17c
   145c4:	movt	r3, #4
   145c8:	ldr	r3, [r3]
   145cc:	sub	r3, r2, r3
   145d0:	str	r3, [fp, #-92]	; 0xffffffa4
   145d4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   145d8:	cmp	r3, #0
   145dc:	ble	14928 <ftello64@plt+0x32c0>
   145e0:	movw	r3, #51164	; 0xc7dc
   145e4:	movt	r3, #4
   145e8:	ldr	r2, [r3]
   145ec:	movw	r3, #51188	; 0xc7f4
   145f0:	movt	r3, #4
   145f4:	str	r2, [r3, #4]
   145f8:	b	14618 <ftello64@plt+0x2fb0>
   145fc:	movw	r3, #51188	; 0xc7f4
   14600:	movt	r3, #4
   14604:	ldr	r3, [r3, #4]
   14608:	sub	r2, r3, #1
   1460c:	movw	r3, #51188	; 0xc7f4
   14610:	movt	r3, #4
   14614:	str	r2, [r3, #4]
   14618:	movw	r3, #51188	; 0xc7f4
   1461c:	movt	r3, #4
   14620:	ldr	r3, [r3, #4]
   14624:	ldr	r2, [fp, #-64]	; 0xffffffc0
   14628:	cmp	r2, r3
   1462c:	bcs	14674 <ftello64@plt+0x300c>
   14630:	bl	114b8 <__ctype_b_loc@plt>
   14634:	mov	r3, r0
   14638:	ldr	r8, [r3]
   1463c:	movw	r3, #51188	; 0xc7f4
   14640:	movt	r3, #4
   14644:	ldr	r3, [r3, #4]
   14648:	sub	r3, r3, #1
   1464c:	ldrb	r3, [r3]
   14650:	mov	r0, r3
   14654:	bl	11764 <ftello64@plt+0xfc>
   14658:	mov	r3, r0
   1465c:	lsl	r3, r3, #1
   14660:	add	r3, r8, r3
   14664:	ldrh	r3, [r3]
   14668:	and	r3, r3, #8192	; 0x2000
   1466c:	cmp	r3, #0
   14670:	bne	145fc <ftello64@plt+0x2f94>
   14674:	movw	r3, #51188	; 0xc7f4
   14678:	movt	r3, #4
   1467c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   14680:	str	r2, [r3]
   14684:	b	147ec <ftello64@plt+0x3184>
   14688:	movw	r3, #49980	; 0xc33c
   1468c:	movt	r3, #4
   14690:	ldr	r3, [r3]
   14694:	cmp	r3, #0
   14698:	beq	14724 <ftello64@plt+0x30bc>
   1469c:	movw	r3, #51188	; 0xc7f4
   146a0:	movt	r3, #4
   146a4:	ldr	r1, [r3]
   146a8:	movw	r3, #51188	; 0xc7f4
   146ac:	movt	r3, #4
   146b0:	ldr	r2, [r3, #4]
   146b4:	movw	r3, #51188	; 0xc7f4
   146b8:	movt	r3, #4
   146bc:	ldr	r3, [r3]
   146c0:	sub	r2, r2, r3
   146c4:	mov	r3, #0
   146c8:	str	r3, [sp]
   146cc:	mov	r3, #0
   146d0:	ldr	r0, [pc, #976]	; 14aa8 <ftello64@plt+0x3440>
   146d4:	bl	291e8 <ftello64@plt+0x17b80>
   146d8:	str	r0, [fp, #-96]	; 0xffffffa0
   146dc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   146e0:	cmn	r3, #2
   146e4:	bne	146ec <ftello64@plt+0x3084>
   146e8:	bl	119e0 <ftello64@plt+0x378>
   146ec:	movw	r3, #51188	; 0xc7f4
   146f0:	movt	r3, #4
   146f4:	ldr	r2, [r3]
   146f8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   146fc:	cmn	r3, #1
   14700:	beq	1470c <ftello64@plt+0x30a4>
   14704:	ldr	r3, [fp, #-96]	; 0xffffffa0
   14708:	b	14710 <ftello64@plt+0x30a8>
   1470c:	mov	r3, #1
   14710:	add	r2, r2, r3
   14714:	movw	r3, #51188	; 0xc7f4
   14718:	movt	r3, #4
   1471c:	str	r2, [r3]
   14720:	b	147ec <ftello64@plt+0x3184>
   14724:	movw	r3, #51188	; 0xc7f4
   14728:	movt	r3, #4
   1472c:	ldr	r3, [r3]
   14730:	ldrb	r3, [r3]
   14734:	mov	r0, r3
   14738:	bl	11764 <ftello64@plt+0xfc>
   1473c:	mov	r3, r0
   14740:	mov	r2, r3
   14744:	movw	r3, #50552	; 0xc578
   14748:	movt	r3, #4
   1474c:	ldrb	r3, [r3, r2]
   14750:	cmp	r3, #0
   14754:	beq	147d0 <ftello64@plt+0x3168>
   14758:	b	14778 <ftello64@plt+0x3110>
   1475c:	movw	r3, #51188	; 0xc7f4
   14760:	movt	r3, #4
   14764:	ldr	r3, [r3]
   14768:	add	r2, r3, #1
   1476c:	movw	r3, #51188	; 0xc7f4
   14770:	movt	r3, #4
   14774:	str	r2, [r3]
   14778:	movw	r3, #51188	; 0xc7f4
   1477c:	movt	r3, #4
   14780:	ldr	r2, [r3]
   14784:	movw	r3, #51188	; 0xc7f4
   14788:	movt	r3, #4
   1478c:	ldr	r3, [r3, #4]
   14790:	cmp	r2, r3
   14794:	bcs	147ec <ftello64@plt+0x3184>
   14798:	movw	r3, #51188	; 0xc7f4
   1479c:	movt	r3, #4
   147a0:	ldr	r3, [r3]
   147a4:	ldrb	r3, [r3]
   147a8:	mov	r0, r3
   147ac:	bl	11764 <ftello64@plt+0xfc>
   147b0:	mov	r3, r0
   147b4:	mov	r2, r3
   147b8:	movw	r3, #50552	; 0xc578
   147bc:	movt	r3, #4
   147c0:	ldrb	r3, [r3, r2]
   147c4:	cmp	r3, #0
   147c8:	bne	1475c <ftello64@plt+0x30f4>
   147cc:	b	147ec <ftello64@plt+0x3184>
   147d0:	movw	r3, #51188	; 0xc7f4
   147d4:	movt	r3, #4
   147d8:	ldr	r3, [r3]
   147dc:	add	r2, r3, #1
   147e0:	movw	r3, #51188	; 0xc7f4
   147e4:	movt	r3, #4
   147e8:	str	r2, [r3]
   147ec:	movw	r3, #51188	; 0xc7f4
   147f0:	movt	r3, #4
   147f4:	ldr	r2, [r3]
   147f8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   147fc:	add	r2, r2, r3
   14800:	movw	r3, #51188	; 0xc7f4
   14804:	movt	r3, #4
   14808:	ldr	r3, [r3, #4]
   1480c:	cmp	r2, r3
   14810:	bcc	14688 <ftello64@plt+0x3020>
   14814:	movw	r3, #51188	; 0xc7f4
   14818:	movt	r3, #4
   1481c:	ldr	r2, [r3, #4]
   14820:	movw	r3, #51188	; 0xc7f4
   14824:	movt	r3, #4
   14828:	ldr	r3, [r3]
   1482c:	cmp	r2, r3
   14830:	bls	14894 <ftello64@plt+0x322c>
   14834:	movw	r3, #51172	; 0xc7e4
   14838:	movt	r3, #4
   1483c:	mov	r2, #0
   14840:	strb	r2, [r3]
   14844:	movw	r3, #49536	; 0xc180
   14848:	movt	r3, #4
   1484c:	ldr	r3, [r3]
   14850:	cmp	r3, #0
   14854:	beq	14878 <ftello64@plt+0x3210>
   14858:	movw	r3, #51188	; 0xc7f4
   1485c:	movt	r3, #4
   14860:	ldr	r3, [r3]
   14864:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14868:	cmp	r2, r3
   1486c:	bcs	14878 <ftello64@plt+0x3210>
   14870:	mov	r3, #1
   14874:	b	1487c <ftello64@plt+0x3214>
   14878:	mov	r3, #0
   1487c:	and	r3, r3, #1
   14880:	uxtb	r2, r3
   14884:	movw	r3, #51196	; 0xc7fc
   14888:	movt	r3, #4
   1488c:	strb	r2, [r3]
   14890:	b	148c4 <ftello64@plt+0x325c>
   14894:	movw	r3, #51196	; 0xc7fc
   14898:	movt	r3, #4
   1489c:	mov	r2, #0
   148a0:	strb	r2, [r3]
   148a4:	b	148c4 <ftello64@plt+0x325c>
   148a8:	movw	r3, #51188	; 0xc7f4
   148ac:	movt	r3, #4
   148b0:	ldr	r3, [r3]
   148b4:	add	r2, r3, #1
   148b8:	movw	r3, #51188	; 0xc7f4
   148bc:	movt	r3, #4
   148c0:	str	r2, [r3]
   148c4:	movw	r3, #51188	; 0xc7f4
   148c8:	movt	r3, #4
   148cc:	ldr	r2, [r3]
   148d0:	movw	r3, #51188	; 0xc7f4
   148d4:	movt	r3, #4
   148d8:	ldr	r3, [r3, #4]
   148dc:	cmp	r2, r3
   148e0:	bcs	14958 <ftello64@plt+0x32f0>
   148e4:	bl	114b8 <__ctype_b_loc@plt>
   148e8:	mov	r3, r0
   148ec:	ldr	r8, [r3]
   148f0:	movw	r3, #51188	; 0xc7f4
   148f4:	movt	r3, #4
   148f8:	ldr	r3, [r3]
   148fc:	ldrb	r3, [r3]
   14900:	mov	r0, r3
   14904:	bl	11764 <ftello64@plt+0xfc>
   14908:	mov	r3, r0
   1490c:	lsl	r3, r3, #1
   14910:	add	r3, r8, r3
   14914:	ldrh	r3, [r3]
   14918:	and	r3, r3, #8192	; 0x2000
   1491c:	cmp	r3, #0
   14920:	bne	148a8 <ftello64@plt+0x3240>
   14924:	b	14958 <ftello64@plt+0x32f0>
   14928:	movw	r3, #51188	; 0xc7f4
   1492c:	movt	r3, #4
   14930:	mov	r2, #0
   14934:	str	r2, [r3]
   14938:	movw	r3, #51188	; 0xc7f4
   1493c:	movt	r3, #4
   14940:	mov	r2, #0
   14944:	str	r2, [r3, #4]
   14948:	movw	r3, #51196	; 0xc7fc
   1494c:	movt	r3, #4
   14950:	mov	r2, #0
   14954:	strb	r2, [r3]
   14958:	movw	r3, #49664	; 0xc200
   1495c:	movt	r3, #4
   14960:	ldrb	r3, [r3]
   14964:	cmp	r3, #0
   14968:	beq	14a50 <ftello64@plt+0x33e8>
   1496c:	movw	r3, #50856	; 0xc6a8
   14970:	movt	r3, #4
   14974:	ldr	r2, [r3]
   14978:	ldr	r3, [fp, #-104]	; 0xffffff98
   1497c:	ldr	r3, [r3, #24]
   14980:	lsl	r3, r3, #2
   14984:	add	r3, r2, r3
   14988:	ldr	r3, [r3]
   1498c:	str	r3, [fp, #-40]	; 0xffffffd8
   14990:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14994:	cmp	r3, #0
   14998:	bne	149a8 <ftello64@plt+0x3340>
   1499c:	movw	r3, #40048	; 0x9c70
   149a0:	movt	r3, #3
   149a4:	str	r3, [fp, #-40]	; 0xffffffd8
   149a8:	ldr	r3, [fp, #-104]	; 0xffffff98
   149ac:	ldrd	r2, [r3, #16]
   149b0:	adds	r6, r2, #1
   149b4:	adc	r7, r3, #0
   149b8:	strd	r6, [fp, #-52]	; 0xffffffcc
   149bc:	ldr	r3, [fp, #-104]	; 0xffffff98
   149c0:	ldr	r3, [r3, #24]
   149c4:	cmp	r3, #0
   149c8:	ble	14a00 <ftello64@plt+0x3398>
   149cc:	movw	r3, #50860	; 0xc6ac
   149d0:	movt	r3, #4
   149d4:	ldr	r2, [r3]
   149d8:	ldr	r3, [fp, #-104]	; 0xffffff98
   149dc:	ldr	r3, [r3, #24]
   149e0:	sub	r3, r3, #-536870911	; 0xe0000001
   149e4:	lsl	r3, r3, #3
   149e8:	add	r3, r2, r3
   149ec:	ldrd	r2, [r3]
   149f0:	ldrd	r0, [fp, #-52]	; 0xffffffcc
   149f4:	subs	r4, r0, r2
   149f8:	sbc	r5, r1, r3
   149fc:	strd	r4, [fp, #-52]	; 0xffffffcc
   14a00:	movw	r3, #51200	; 0xc800
   14a04:	movt	r3, #4
   14a08:	ldr	r3, [r3]
   14a0c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14a10:	mov	r0, r3
   14a14:	bl	1138c <stpcpy@plt>
   14a18:	str	r0, [fp, #-100]	; 0xffffff9c
   14a1c:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   14a20:	movw	r1, #40440	; 0x9df8
   14a24:	movt	r1, #3
   14a28:	ldr	r0, [fp, #-100]	; 0xffffff9c
   14a2c:	bl	115cc <sprintf@plt>
   14a30:	mov	r3, r0
   14a34:	mov	r2, r3
   14a38:	ldr	r3, [fp, #-100]	; 0xffffff9c
   14a3c:	add	r2, r3, r2
   14a40:	movw	r3, #51200	; 0xc800
   14a44:	movt	r3, #4
   14a48:	str	r2, [r3, #4]
   14a4c:	b	14b20 <ftello64@plt+0x34b8>
   14a50:	movw	r3, #49665	; 0xc201
   14a54:	movt	r3, #4
   14a58:	ldrb	r3, [r3]
   14a5c:	cmp	r3, #0
   14a60:	beq	14b20 <ftello64@plt+0x34b8>
   14a64:	movw	r3, #51176	; 0xc7e8
   14a68:	movt	r3, #4
   14a6c:	ldr	r1, [r3]
   14a70:	ldr	r3, [fp, #-104]	; 0xffffff98
   14a74:	ldrd	r2, [r3, #16]
   14a78:	mov	r3, r2
   14a7c:	add	r2, r1, r3
   14a80:	movw	r3, #51200	; 0xc800
   14a84:	movt	r3, #4
   14a88:	str	r2, [r3]
   14a8c:	movw	r3, #51200	; 0xc800
   14a90:	movt	r3, #4
   14a94:	ldr	r2, [r3]
   14a98:	movw	r3, #51200	; 0xc800
   14a9c:	movt	r3, #4
   14aa0:	str	r2, [r3, #4]
   14aa4:	b	14ac8 <ftello64@plt+0x3460>
   14aa8:	andeq	ip, r4, r0, asr #6
   14aac:	movw	r3, #51200	; 0xc800
   14ab0:	movt	r3, #4
   14ab4:	ldr	r3, [r3, #4]
   14ab8:	add	r2, r3, #1
   14abc:	movw	r3, #51200	; 0xc800
   14ac0:	movt	r3, #4
   14ac4:	str	r2, [r3, #4]
   14ac8:	movw	r3, #51200	; 0xc800
   14acc:	movt	r3, #4
   14ad0:	ldr	r3, [r3, #4]
   14ad4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   14ad8:	cmp	r2, r3
   14adc:	bls	14b20 <ftello64@plt+0x34b8>
   14ae0:	bl	114b8 <__ctype_b_loc@plt>
   14ae4:	mov	r3, r0
   14ae8:	ldr	r4, [r3]
   14aec:	movw	r3, #51200	; 0xc800
   14af0:	movt	r3, #4
   14af4:	ldr	r3, [r3, #4]
   14af8:	ldrb	r3, [r3]
   14afc:	mov	r0, r3
   14b00:	bl	11764 <ftello64@plt+0xfc>
   14b04:	mov	r3, r0
   14b08:	lsl	r3, r3, #1
   14b0c:	add	r3, r4, r3
   14b10:	ldrh	r3, [r3]
   14b14:	and	r3, r3, #8192	; 0x2000
   14b18:	cmp	r3, #0
   14b1c:	beq	14aac <ftello64@plt+0x3444>
   14b20:	nop	{0}
   14b24:	sub	sp, fp, #24
   14b28:	ldrd	r4, [sp]
   14b2c:	ldrd	r6, [sp, #8]
   14b30:	ldr	r8, [sp, #16]
   14b34:	ldr	fp, [sp, #20]
   14b38:	add	sp, sp, #24
   14b3c:	pop	{pc}		; (ldr pc, [sp], #4)
   14b40:	str	fp, [sp, #-8]!
   14b44:	str	lr, [sp, #4]
   14b48:	add	fp, sp, #4
   14b4c:	movw	r3, #49540	; 0xc184
   14b50:	movt	r3, #4
   14b54:	ldr	r3, [r3]
   14b58:	mov	r1, r3
   14b5c:	movw	r0, #40448	; 0x9e00
   14b60:	movt	r0, #3
   14b64:	bl	112cc <printf@plt>
   14b68:	movw	r3, #51152	; 0xc7d0
   14b6c:	movt	r3, #4
   14b70:	ldm	r3, {r0, r1}
   14b74:	bl	13338 <ftello64@plt+0x1cd0>
   14b78:	movw	r3, #51160	; 0xc7d8
   14b7c:	movt	r3, #4
   14b80:	ldrb	r3, [r3]
   14b84:	cmp	r3, #0
   14b88:	beq	14bb0 <ftello64@plt+0x3548>
   14b8c:	movw	r3, #49536	; 0xc180
   14b90:	movt	r3, #4
   14b94:	ldr	r2, [r3]
   14b98:	movw	r3, #49652	; 0xc1f4
   14b9c:	movt	r3, #4
   14ba0:	ldr	r3, [r3]
   14ba4:	mov	r1, r3
   14ba8:	mov	r0, r2
   14bac:	bl	11278 <fputs_unlocked@plt>
   14bb0:	mov	r0, #34	; 0x22
   14bb4:	bl	11644 <putchar_unlocked@plt>
   14bb8:	movw	r3, #49652	; 0xc1f4
   14bbc:	movt	r3, #4
   14bc0:	ldr	r3, [r3]
   14bc4:	mov	r2, #2
   14bc8:	mov	r1, #1
   14bcc:	movw	r0, #40456	; 0x9e08
   14bd0:	movt	r0, #3
   14bd4:	bl	11374 <fwrite_unlocked@plt>
   14bd8:	movw	r3, #51172	; 0xc7e4
   14bdc:	movt	r3, #4
   14be0:	ldrb	r3, [r3]
   14be4:	cmp	r3, #0
   14be8:	beq	14c10 <ftello64@plt+0x35a8>
   14bec:	movw	r3, #49536	; 0xc180
   14bf0:	movt	r3, #4
   14bf4:	ldr	r2, [r3]
   14bf8:	movw	r3, #49652	; 0xc1f4
   14bfc:	movt	r3, #4
   14c00:	ldr	r3, [r3]
   14c04:	mov	r1, r3
   14c08:	mov	r0, r2
   14c0c:	bl	11278 <fputs_unlocked@plt>
   14c10:	movw	r3, #51164	; 0xc7dc
   14c14:	movt	r3, #4
   14c18:	ldm	r3, {r0, r1}
   14c1c:	bl	13338 <ftello64@plt+0x1cd0>
   14c20:	mov	r0, #34	; 0x22
   14c24:	bl	11644 <putchar_unlocked@plt>
   14c28:	movw	r3, #49652	; 0xc1f4
   14c2c:	movt	r3, #4
   14c30:	ldr	r3, [r3]
   14c34:	mov	r2, #2
   14c38:	mov	r1, #1
   14c3c:	movw	r0, #40456	; 0x9e08
   14c40:	movt	r0, #3
   14c44:	bl	11374 <fwrite_unlocked@plt>
   14c48:	movw	r3, #51176	; 0xc7e8
   14c4c:	movt	r3, #4
   14c50:	ldm	r3, {r0, r1}
   14c54:	bl	13338 <ftello64@plt+0x1cd0>
   14c58:	movw	r3, #51184	; 0xc7f0
   14c5c:	movt	r3, #4
   14c60:	ldrb	r3, [r3]
   14c64:	cmp	r3, #0
   14c68:	beq	14c90 <ftello64@plt+0x3628>
   14c6c:	movw	r3, #49536	; 0xc180
   14c70:	movt	r3, #4
   14c74:	ldr	r2, [r3]
   14c78:	movw	r3, #49652	; 0xc1f4
   14c7c:	movt	r3, #4
   14c80:	ldr	r3, [r3]
   14c84:	mov	r1, r3
   14c88:	mov	r0, r2
   14c8c:	bl	11278 <fputs_unlocked@plt>
   14c90:	mov	r0, #34	; 0x22
   14c94:	bl	11644 <putchar_unlocked@plt>
   14c98:	movw	r3, #49652	; 0xc1f4
   14c9c:	movt	r3, #4
   14ca0:	ldr	r3, [r3]
   14ca4:	mov	r2, #2
   14ca8:	mov	r1, #1
   14cac:	movw	r0, #40456	; 0x9e08
   14cb0:	movt	r0, #3
   14cb4:	bl	11374 <fwrite_unlocked@plt>
   14cb8:	movw	r3, #51196	; 0xc7fc
   14cbc:	movt	r3, #4
   14cc0:	ldrb	r3, [r3]
   14cc4:	cmp	r3, #0
   14cc8:	beq	14cf0 <ftello64@plt+0x3688>
   14ccc:	movw	r3, #49536	; 0xc180
   14cd0:	movt	r3, #4
   14cd4:	ldr	r2, [r3]
   14cd8:	movw	r3, #49652	; 0xc1f4
   14cdc:	movt	r3, #4
   14ce0:	ldr	r3, [r3]
   14ce4:	mov	r1, r3
   14ce8:	mov	r0, r2
   14cec:	bl	11278 <fputs_unlocked@plt>
   14cf0:	movw	r3, #51188	; 0xc7f4
   14cf4:	movt	r3, #4
   14cf8:	ldm	r3, {r0, r1}
   14cfc:	bl	13338 <ftello64@plt+0x1cd0>
   14d00:	mov	r0, #34	; 0x22
   14d04:	bl	11644 <putchar_unlocked@plt>
   14d08:	movw	r3, #49664	; 0xc200
   14d0c:	movt	r3, #4
   14d10:	ldrb	r3, [r3]
   14d14:	cmp	r3, #0
   14d18:	bne	14d30 <ftello64@plt+0x36c8>
   14d1c:	movw	r3, #49665	; 0xc201
   14d20:	movt	r3, #4
   14d24:	ldrb	r3, [r3]
   14d28:	cmp	r3, #0
   14d2c:	beq	14d68 <ftello64@plt+0x3700>
   14d30:	movw	r3, #49652	; 0xc1f4
   14d34:	movt	r3, #4
   14d38:	ldr	r3, [r3]
   14d3c:	mov	r2, #2
   14d40:	mov	r1, #1
   14d44:	movw	r0, #40456	; 0x9e08
   14d48:	movt	r0, #3
   14d4c:	bl	11374 <fwrite_unlocked@plt>
   14d50:	movw	r3, #51200	; 0xc800
   14d54:	movt	r3, #4
   14d58:	ldm	r3, {r0, r1}
   14d5c:	bl	13338 <ftello64@plt+0x1cd0>
   14d60:	mov	r0, #34	; 0x22
   14d64:	bl	11644 <putchar_unlocked@plt>
   14d68:	mov	r0, #10
   14d6c:	bl	11644 <putchar_unlocked@plt>
   14d70:	nop	{0}
   14d74:	sub	sp, fp, #4
   14d78:	ldr	fp, [sp]
   14d7c:	add	sp, sp, #4
   14d80:	pop	{pc}		; (ldr pc, [sp], #4)
   14d84:	str	fp, [sp, #-8]!
   14d88:	str	lr, [sp, #4]
   14d8c:	add	fp, sp, #4
   14d90:	sub	sp, sp, #32
   14d94:	movw	r3, #49540	; 0xc184
   14d98:	movt	r3, #4
   14d9c:	ldr	r3, [r3]
   14da0:	mov	r1, r3
   14da4:	movw	r0, #40460	; 0x9e0c
   14da8:	movt	r0, #3
   14dac:	bl	112cc <printf@plt>
   14db0:	mov	r0, #123	; 0x7b
   14db4:	bl	11644 <putchar_unlocked@plt>
   14db8:	movw	r3, #51152	; 0xc7d0
   14dbc:	movt	r3, #4
   14dc0:	ldm	r3, {r0, r1}
   14dc4:	bl	13338 <ftello64@plt+0x1cd0>
   14dc8:	movw	r3, #49652	; 0xc1f4
   14dcc:	movt	r3, #4
   14dd0:	ldr	r3, [r3]
   14dd4:	mov	r2, #2
   14dd8:	mov	r1, #1
   14ddc:	movw	r0, #40468	; 0x9e14
   14de0:	movt	r0, #3
   14de4:	bl	11374 <fwrite_unlocked@plt>
   14de8:	movw	r3, #51164	; 0xc7dc
   14dec:	movt	r3, #4
   14df0:	ldm	r3, {r0, r1}
   14df4:	bl	13338 <ftello64@plt+0x1cd0>
   14df8:	movw	r3, #49652	; 0xc1f4
   14dfc:	movt	r3, #4
   14e00:	ldr	r3, [r3]
   14e04:	mov	r2, #2
   14e08:	mov	r1, #1
   14e0c:	movw	r0, #40468	; 0x9e14
   14e10:	movt	r0, #3
   14e14:	bl	11374 <fwrite_unlocked@plt>
   14e18:	movw	r3, #51176	; 0xc7e8
   14e1c:	movt	r3, #4
   14e20:	ldr	r3, [r3]
   14e24:	str	r3, [fp, #-20]	; 0xffffffec
   14e28:	movw	r3, #51176	; 0xc7e8
   14e2c:	movt	r3, #4
   14e30:	ldr	r3, [r3, #4]
   14e34:	str	r3, [fp, #-24]	; 0xffffffe8
   14e38:	movw	r3, #51176	; 0xc7e8
   14e3c:	movt	r3, #4
   14e40:	ldr	r3, [r3]
   14e44:	str	r3, [fp, #-8]
   14e48:	movw	r3, #49980	; 0xc33c
   14e4c:	movt	r3, #4
   14e50:	ldr	r3, [r3]
   14e54:	cmp	r3, #0
   14e58:	beq	14ec4 <ftello64@plt+0x385c>
   14e5c:	movw	r3, #51176	; 0xc7e8
   14e60:	movt	r3, #4
   14e64:	ldr	r2, [r3, #4]
   14e68:	ldr	r3, [fp, #-8]
   14e6c:	sub	r2, r2, r3
   14e70:	mov	r3, #0
   14e74:	str	r3, [sp]
   14e78:	mov	r3, #0
   14e7c:	ldr	r1, [fp, #-8]
   14e80:	ldr	r0, [pc, #432]	; 15038 <ftello64@plt+0x39d0>
   14e84:	bl	291e8 <ftello64@plt+0x17b80>
   14e88:	str	r0, [fp, #-12]
   14e8c:	ldr	r3, [fp, #-12]
   14e90:	cmn	r3, #2
   14e94:	bne	14e9c <ftello64@plt+0x3834>
   14e98:	bl	119e0 <ftello64@plt+0x378>
   14e9c:	ldr	r3, [fp, #-12]
   14ea0:	cmn	r3, #1
   14ea4:	beq	14eb0 <ftello64@plt+0x3848>
   14ea8:	ldr	r3, [fp, #-12]
   14eac:	b	14eb4 <ftello64@plt+0x384c>
   14eb0:	mov	r3, #1
   14eb4:	ldr	r2, [fp, #-8]
   14eb8:	add	r3, r2, r3
   14ebc:	str	r3, [fp, #-8]
   14ec0:	b	14f54 <ftello64@plt+0x38ec>
   14ec4:	ldr	r3, [fp, #-8]
   14ec8:	ldrb	r3, [r3]
   14ecc:	mov	r0, r3
   14ed0:	bl	11764 <ftello64@plt+0xfc>
   14ed4:	mov	r3, r0
   14ed8:	mov	r2, r3
   14edc:	movw	r3, #50552	; 0xc578
   14ee0:	movt	r3, #4
   14ee4:	ldrb	r3, [r3, r2]
   14ee8:	cmp	r3, #0
   14eec:	beq	14f48 <ftello64@plt+0x38e0>
   14ef0:	b	14f00 <ftello64@plt+0x3898>
   14ef4:	ldr	r3, [fp, #-8]
   14ef8:	add	r3, r3, #1
   14efc:	str	r3, [fp, #-8]
   14f00:	movw	r3, #51176	; 0xc7e8
   14f04:	movt	r3, #4
   14f08:	ldr	r3, [r3, #4]
   14f0c:	ldr	r2, [fp, #-8]
   14f10:	cmp	r2, r3
   14f14:	bcs	14f54 <ftello64@plt+0x38ec>
   14f18:	ldr	r3, [fp, #-8]
   14f1c:	ldrb	r3, [r3]
   14f20:	mov	r0, r3
   14f24:	bl	11764 <ftello64@plt+0xfc>
   14f28:	mov	r3, r0
   14f2c:	mov	r2, r3
   14f30:	movw	r3, #50552	; 0xc578
   14f34:	movt	r3, #4
   14f38:	ldrb	r3, [r3, r2]
   14f3c:	cmp	r3, #0
   14f40:	bne	14ef4 <ftello64@plt+0x388c>
   14f44:	b	14f54 <ftello64@plt+0x38ec>
   14f48:	ldr	r3, [fp, #-8]
   14f4c:	add	r3, r3, #1
   14f50:	str	r3, [fp, #-8]
   14f54:	ldr	r3, [fp, #-8]
   14f58:	str	r3, [fp, #-16]
   14f5c:	ldr	r3, [fp, #-8]
   14f60:	str	r3, [fp, #-28]	; 0xffffffe4
   14f64:	sub	r3, fp, #20
   14f68:	ldm	r3, {r0, r1}
   14f6c:	bl	13338 <ftello64@plt+0x1cd0>
   14f70:	movw	r3, #49652	; 0xc1f4
   14f74:	movt	r3, #4
   14f78:	ldr	r3, [r3]
   14f7c:	mov	r2, #2
   14f80:	mov	r1, #1
   14f84:	movw	r0, #40468	; 0x9e14
   14f88:	movt	r0, #3
   14f8c:	bl	11374 <fwrite_unlocked@plt>
   14f90:	sub	r3, fp, #28
   14f94:	ldm	r3, {r0, r1}
   14f98:	bl	13338 <ftello64@plt+0x1cd0>
   14f9c:	movw	r3, #49652	; 0xc1f4
   14fa0:	movt	r3, #4
   14fa4:	ldr	r3, [r3]
   14fa8:	mov	r2, #2
   14fac:	mov	r1, #1
   14fb0:	movw	r0, #40468	; 0x9e14
   14fb4:	movt	r0, #3
   14fb8:	bl	11374 <fwrite_unlocked@plt>
   14fbc:	movw	r3, #51188	; 0xc7f4
   14fc0:	movt	r3, #4
   14fc4:	ldm	r3, {r0, r1}
   14fc8:	bl	13338 <ftello64@plt+0x1cd0>
   14fcc:	mov	r0, #125	; 0x7d
   14fd0:	bl	11644 <putchar_unlocked@plt>
   14fd4:	movw	r3, #49664	; 0xc200
   14fd8:	movt	r3, #4
   14fdc:	ldrb	r3, [r3]
   14fe0:	cmp	r3, #0
   14fe4:	bne	14ffc <ftello64@plt+0x3994>
   14fe8:	movw	r3, #49665	; 0xc201
   14fec:	movt	r3, #4
   14ff0:	ldrb	r3, [r3]
   14ff4:	cmp	r3, #0
   14ff8:	beq	1501c <ftello64@plt+0x39b4>
   14ffc:	mov	r0, #123	; 0x7b
   15000:	bl	11644 <putchar_unlocked@plt>
   15004:	movw	r3, #51200	; 0xc800
   15008:	movt	r3, #4
   1500c:	ldm	r3, {r0, r1}
   15010:	bl	13338 <ftello64@plt+0x1cd0>
   15014:	mov	r0, #125	; 0x7d
   15018:	bl	11644 <putchar_unlocked@plt>
   1501c:	mov	r0, #10
   15020:	bl	11644 <putchar_unlocked@plt>
   15024:	nop	{0}
   15028:	sub	sp, fp, #4
   1502c:	ldr	fp, [sp]
   15030:	add	sp, sp, #4
   15034:	pop	{pc}		; (ldr pc, [sp], #4)
   15038:	andeq	ip, r4, r0, asr #6
   1503c:	str	fp, [sp, #-8]!
   15040:	str	lr, [sp, #4]
   15044:	add	fp, sp, #4
   15048:	movw	r3, #49666	; 0xc202
   1504c:	movt	r3, #4
   15050:	ldrb	r3, [r3]
   15054:	eor	r3, r3, #1
   15058:	uxtb	r3, r3
   1505c:	cmp	r3, #0
   15060:	beq	15130 <ftello64@plt+0x3ac8>
   15064:	movw	r3, #49664	; 0xc200
   15068:	movt	r3, #4
   1506c:	ldrb	r3, [r3]
   15070:	cmp	r3, #0
   15074:	beq	150dc <ftello64@plt+0x3a74>
   15078:	movw	r3, #51200	; 0xc800
   1507c:	movt	r3, #4
   15080:	ldm	r3, {r0, r1}
   15084:	bl	13338 <ftello64@plt+0x1cd0>
   15088:	mov	r0, #58	; 0x3a
   1508c:	bl	11644 <putchar_unlocked@plt>
   15090:	movw	r3, #50812	; 0xc67c
   15094:	movt	r3, #4
   15098:	ldr	r2, [r3]
   1509c:	movw	r3, #49532	; 0xc17c
   150a0:	movt	r3, #4
   150a4:	ldr	r3, [r3]
   150a8:	add	r2, r2, r3
   150ac:	movw	r3, #51200	; 0xc800
   150b0:	movt	r3, #4
   150b4:	ldr	r1, [r3, #4]
   150b8:	movw	r3, #51200	; 0xc800
   150bc:	movt	r3, #4
   150c0:	ldr	r3, [r3]
   150c4:	sub	r3, r1, r3
   150c8:	sub	r3, r2, r3
   150cc:	sub	r3, r3, #1
   150d0:	mov	r0, r3
   150d4:	bl	132e4 <ftello64@plt+0x1c7c>
   150d8:	b	15130 <ftello64@plt+0x3ac8>
   150dc:	movw	r3, #51200	; 0xc800
   150e0:	movt	r3, #4
   150e4:	ldm	r3, {r0, r1}
   150e8:	bl	13338 <ftello64@plt+0x1cd0>
   150ec:	movw	r3, #50812	; 0xc67c
   150f0:	movt	r3, #4
   150f4:	ldr	r2, [r3]
   150f8:	movw	r3, #49532	; 0xc17c
   150fc:	movt	r3, #4
   15100:	ldr	r3, [r3]
   15104:	add	r2, r2, r3
   15108:	movw	r3, #51200	; 0xc800
   1510c:	movt	r3, #4
   15110:	ldr	r1, [r3, #4]
   15114:	movw	r3, #51200	; 0xc800
   15118:	movt	r3, #4
   1511c:	ldr	r3, [r3]
   15120:	sub	r3, r1, r3
   15124:	sub	r3, r2, r3
   15128:	mov	r0, r3
   1512c:	bl	132e4 <ftello64@plt+0x1c7c>
   15130:	movw	r3, #51152	; 0xc7d0
   15134:	movt	r3, #4
   15138:	ldr	r2, [r3]
   1513c:	movw	r3, #51152	; 0xc7d0
   15140:	movt	r3, #4
   15144:	ldr	r3, [r3, #4]
   15148:	cmp	r2, r3
   1514c:	bcs	15258 <ftello64@plt+0x3bf0>
   15150:	movw	r3, #51152	; 0xc7d0
   15154:	movt	r3, #4
   15158:	ldm	r3, {r0, r1}
   1515c:	bl	13338 <ftello64@plt+0x1cd0>
   15160:	movw	r3, #51160	; 0xc7d8
   15164:	movt	r3, #4
   15168:	ldrb	r3, [r3]
   1516c:	cmp	r3, #0
   15170:	beq	15198 <ftello64@plt+0x3b30>
   15174:	movw	r3, #49536	; 0xc180
   15178:	movt	r3, #4
   1517c:	ldr	r2, [r3]
   15180:	movw	r3, #49652	; 0xc1f4
   15184:	movt	r3, #4
   15188:	ldr	r3, [r3]
   1518c:	mov	r1, r3
   15190:	mov	r0, r2
   15194:	bl	11278 <fputs_unlocked@plt>
   15198:	movw	r3, #51136	; 0xc7c0
   1519c:	movt	r3, #4
   151a0:	ldr	r2, [r3]
   151a4:	movw	r3, #49532	; 0xc17c
   151a8:	movt	r3, #4
   151ac:	ldr	r3, [r3]
   151b0:	sub	r2, r2, r3
   151b4:	movw	r3, #51164	; 0xc7dc
   151b8:	movt	r3, #4
   151bc:	ldr	r1, [r3, #4]
   151c0:	movw	r3, #51164	; 0xc7dc
   151c4:	movt	r3, #4
   151c8:	ldr	r3, [r3]
   151cc:	sub	r3, r1, r3
   151d0:	sub	r2, r2, r3
   151d4:	movw	r3, #51172	; 0xc7e4
   151d8:	movt	r3, #4
   151dc:	ldrb	r3, [r3]
   151e0:	cmp	r3, #0
   151e4:	beq	151f8 <ftello64@plt+0x3b90>
   151e8:	movw	r3, #51148	; 0xc7cc
   151ec:	movt	r3, #4
   151f0:	ldr	r3, [r3]
   151f4:	b	151fc <ftello64@plt+0x3b94>
   151f8:	mov	r3, #0
   151fc:	sub	r2, r2, r3
   15200:	movw	r3, #51152	; 0xc7d0
   15204:	movt	r3, #4
   15208:	ldr	r1, [r3, #4]
   1520c:	movw	r3, #51152	; 0xc7d0
   15210:	movt	r3, #4
   15214:	ldr	r3, [r3]
   15218:	sub	r3, r1, r3
   1521c:	sub	r2, r2, r3
   15220:	movw	r3, #51160	; 0xc7d8
   15224:	movt	r3, #4
   15228:	ldrb	r3, [r3]
   1522c:	cmp	r3, #0
   15230:	beq	15244 <ftello64@plt+0x3bdc>
   15234:	movw	r3, #51148	; 0xc7cc
   15238:	movt	r3, #4
   1523c:	ldr	r3, [r3]
   15240:	b	15248 <ftello64@plt+0x3be0>
   15244:	mov	r3, #0
   15248:	sub	r3, r2, r3
   1524c:	mov	r0, r3
   15250:	bl	132e4 <ftello64@plt+0x1c7c>
   15254:	b	152c8 <ftello64@plt+0x3c60>
   15258:	movw	r3, #51136	; 0xc7c0
   1525c:	movt	r3, #4
   15260:	ldr	r2, [r3]
   15264:	movw	r3, #49532	; 0xc17c
   15268:	movt	r3, #4
   1526c:	ldr	r3, [r3]
   15270:	sub	r2, r2, r3
   15274:	movw	r3, #51164	; 0xc7dc
   15278:	movt	r3, #4
   1527c:	ldr	r1, [r3, #4]
   15280:	movw	r3, #51164	; 0xc7dc
   15284:	movt	r3, #4
   15288:	ldr	r3, [r3]
   1528c:	sub	r3, r1, r3
   15290:	sub	r2, r2, r3
   15294:	movw	r3, #51172	; 0xc7e4
   15298:	movt	r3, #4
   1529c:	ldrb	r3, [r3]
   152a0:	cmp	r3, #0
   152a4:	beq	152b8 <ftello64@plt+0x3c50>
   152a8:	movw	r3, #51148	; 0xc7cc
   152ac:	movt	r3, #4
   152b0:	ldr	r3, [r3]
   152b4:	b	152bc <ftello64@plt+0x3c54>
   152b8:	mov	r3, #0
   152bc:	sub	r3, r2, r3
   152c0:	mov	r0, r3
   152c4:	bl	132e4 <ftello64@plt+0x1c7c>
   152c8:	movw	r3, #51172	; 0xc7e4
   152cc:	movt	r3, #4
   152d0:	ldrb	r3, [r3]
   152d4:	cmp	r3, #0
   152d8:	beq	15300 <ftello64@plt+0x3c98>
   152dc:	movw	r3, #49536	; 0xc180
   152e0:	movt	r3, #4
   152e4:	ldr	r2, [r3]
   152e8:	movw	r3, #49652	; 0xc1f4
   152ec:	movt	r3, #4
   152f0:	ldr	r3, [r3]
   152f4:	mov	r1, r3
   152f8:	mov	r0, r2
   152fc:	bl	11278 <fputs_unlocked@plt>
   15300:	movw	r3, #51164	; 0xc7dc
   15304:	movt	r3, #4
   15308:	ldm	r3, {r0, r1}
   1530c:	bl	13338 <ftello64@plt+0x1cd0>
   15310:	movw	r3, #49532	; 0xc17c
   15314:	movt	r3, #4
   15318:	ldr	r3, [r3]
   1531c:	mov	r0, r3
   15320:	bl	132e4 <ftello64@plt+0x1c7c>
   15324:	movw	r3, #51176	; 0xc7e8
   15328:	movt	r3, #4
   1532c:	ldm	r3, {r0, r1}
   15330:	bl	13338 <ftello64@plt+0x1cd0>
   15334:	movw	r3, #51184	; 0xc7f0
   15338:	movt	r3, #4
   1533c:	ldrb	r3, [r3]
   15340:	cmp	r3, #0
   15344:	beq	1536c <ftello64@plt+0x3d04>
   15348:	movw	r3, #49536	; 0xc180
   1534c:	movt	r3, #4
   15350:	ldr	r2, [r3]
   15354:	movw	r3, #49652	; 0xc1f4
   15358:	movt	r3, #4
   1535c:	ldr	r3, [r3]
   15360:	mov	r1, r3
   15364:	mov	r0, r2
   15368:	bl	11278 <fputs_unlocked@plt>
   1536c:	movw	r3, #51188	; 0xc7f4
   15370:	movt	r3, #4
   15374:	ldr	r2, [r3]
   15378:	movw	r3, #51188	; 0xc7f4
   1537c:	movt	r3, #4
   15380:	ldr	r3, [r3, #4]
   15384:	cmp	r2, r3
   15388:	bcs	15484 <ftello64@plt+0x3e1c>
   1538c:	movw	r3, #51136	; 0xc7c0
   15390:	movt	r3, #4
   15394:	ldr	r2, [r3]
   15398:	movw	r3, #51176	; 0xc7e8
   1539c:	movt	r3, #4
   153a0:	ldr	r1, [r3, #4]
   153a4:	movw	r3, #51176	; 0xc7e8
   153a8:	movt	r3, #4
   153ac:	ldr	r3, [r3]
   153b0:	sub	r3, r1, r3
   153b4:	sub	r2, r2, r3
   153b8:	movw	r3, #51184	; 0xc7f0
   153bc:	movt	r3, #4
   153c0:	ldrb	r3, [r3]
   153c4:	cmp	r3, #0
   153c8:	beq	153dc <ftello64@plt+0x3d74>
   153cc:	movw	r3, #51148	; 0xc7cc
   153d0:	movt	r3, #4
   153d4:	ldr	r3, [r3]
   153d8:	b	153e0 <ftello64@plt+0x3d78>
   153dc:	mov	r3, #0
   153e0:	sub	r2, r2, r3
   153e4:	movw	r3, #51188	; 0xc7f4
   153e8:	movt	r3, #4
   153ec:	ldr	r1, [r3, #4]
   153f0:	movw	r3, #51188	; 0xc7f4
   153f4:	movt	r3, #4
   153f8:	ldr	r3, [r3]
   153fc:	sub	r3, r1, r3
   15400:	sub	r2, r2, r3
   15404:	movw	r3, #51196	; 0xc7fc
   15408:	movt	r3, #4
   1540c:	ldrb	r3, [r3]
   15410:	cmp	r3, #0
   15414:	beq	15428 <ftello64@plt+0x3dc0>
   15418:	movw	r3, #51148	; 0xc7cc
   1541c:	movt	r3, #4
   15420:	ldr	r3, [r3]
   15424:	b	1542c <ftello64@plt+0x3dc4>
   15428:	mov	r3, #0
   1542c:	sub	r3, r2, r3
   15430:	mov	r0, r3
   15434:	bl	132e4 <ftello64@plt+0x1c7c>
   15438:	movw	r3, #51196	; 0xc7fc
   1543c:	movt	r3, #4
   15440:	ldrb	r3, [r3]
   15444:	cmp	r3, #0
   15448:	beq	15470 <ftello64@plt+0x3e08>
   1544c:	movw	r3, #49536	; 0xc180
   15450:	movt	r3, #4
   15454:	ldr	r2, [r3]
   15458:	movw	r3, #49652	; 0xc1f4
   1545c:	movt	r3, #4
   15460:	ldr	r3, [r3]
   15464:	mov	r1, r3
   15468:	mov	r0, r2
   1546c:	bl	11278 <fputs_unlocked@plt>
   15470:	movw	r3, #51188	; 0xc7f4
   15474:	movt	r3, #4
   15478:	ldm	r3, {r0, r1}
   1547c:	bl	13338 <ftello64@plt+0x1cd0>
   15480:	b	15520 <ftello64@plt+0x3eb8>
   15484:	movw	r3, #49664	; 0xc200
   15488:	movt	r3, #4
   1548c:	ldrb	r3, [r3]
   15490:	cmp	r3, #0
   15494:	bne	154ac <ftello64@plt+0x3e44>
   15498:	movw	r3, #49665	; 0xc201
   1549c:	movt	r3, #4
   154a0:	ldrb	r3, [r3]
   154a4:	cmp	r3, #0
   154a8:	beq	15520 <ftello64@plt+0x3eb8>
   154ac:	movw	r3, #49666	; 0xc202
   154b0:	movt	r3, #4
   154b4:	ldrb	r3, [r3]
   154b8:	cmp	r3, #0
   154bc:	beq	15520 <ftello64@plt+0x3eb8>
   154c0:	movw	r3, #51136	; 0xc7c0
   154c4:	movt	r3, #4
   154c8:	ldr	r2, [r3]
   154cc:	movw	r3, #51176	; 0xc7e8
   154d0:	movt	r3, #4
   154d4:	ldr	r1, [r3, #4]
   154d8:	movw	r3, #51176	; 0xc7e8
   154dc:	movt	r3, #4
   154e0:	ldr	r3, [r3]
   154e4:	sub	r3, r1, r3
   154e8:	sub	r2, r2, r3
   154ec:	movw	r3, #51184	; 0xc7f0
   154f0:	movt	r3, #4
   154f4:	ldrb	r3, [r3]
   154f8:	cmp	r3, #0
   154fc:	beq	15510 <ftello64@plt+0x3ea8>
   15500:	movw	r3, #51148	; 0xc7cc
   15504:	movt	r3, #4
   15508:	ldr	r3, [r3]
   1550c:	b	15514 <ftello64@plt+0x3eac>
   15510:	mov	r3, #0
   15514:	sub	r3, r2, r3
   15518:	mov	r0, r3
   1551c:	bl	132e4 <ftello64@plt+0x1c7c>
   15520:	movw	r3, #49664	; 0xc200
   15524:	movt	r3, #4
   15528:	ldrb	r3, [r3]
   1552c:	cmp	r3, #0
   15530:	bne	15548 <ftello64@plt+0x3ee0>
   15534:	movw	r3, #49665	; 0xc201
   15538:	movt	r3, #4
   1553c:	ldrb	r3, [r3]
   15540:	cmp	r3, #0
   15544:	beq	15580 <ftello64@plt+0x3f18>
   15548:	movw	r3, #49666	; 0xc202
   1554c:	movt	r3, #4
   15550:	ldrb	r3, [r3]
   15554:	cmp	r3, #0
   15558:	beq	15580 <ftello64@plt+0x3f18>
   1555c:	movw	r3, #49532	; 0xc17c
   15560:	movt	r3, #4
   15564:	ldr	r3, [r3]
   15568:	mov	r0, r3
   1556c:	bl	132e4 <ftello64@plt+0x1c7c>
   15570:	movw	r3, #51200	; 0xc800
   15574:	movt	r3, #4
   15578:	ldm	r3, {r0, r1}
   1557c:	bl	13338 <ftello64@plt+0x1cd0>
   15580:	mov	r0, #10
   15584:	bl	11644 <putchar_unlocked@plt>
   15588:	nop	{0}
   1558c:	sub	sp, fp, #4
   15590:	ldr	fp, [sp]
   15594:	add	sp, sp, #4
   15598:	pop	{pc}		; (ldr pc, [sp], #4)
   1559c:	str	fp, [sp, #-8]!
   155a0:	str	lr, [sp, #4]
   155a4:	add	fp, sp, #4
   155a8:	sub	sp, sp, #8
   155ac:	movw	r3, #51152	; 0xc7d0
   155b0:	movt	r3, #4
   155b4:	mov	r2, #0
   155b8:	str	r2, [r3]
   155bc:	movw	r3, #51152	; 0xc7d0
   155c0:	movt	r3, #4
   155c4:	mov	r2, #0
   155c8:	str	r2, [r3, #4]
   155cc:	movw	r3, #51160	; 0xc7d8
   155d0:	movt	r3, #4
   155d4:	mov	r2, #0
   155d8:	strb	r2, [r3]
   155dc:	movw	r3, #51188	; 0xc7f4
   155e0:	movt	r3, #4
   155e4:	mov	r2, #0
   155e8:	str	r2, [r3]
   155ec:	movw	r3, #51188	; 0xc7f4
   155f0:	movt	r3, #4
   155f4:	mov	r2, #0
   155f8:	str	r2, [r3, #4]
   155fc:	movw	r3, #51196	; 0xc7fc
   15600:	movt	r3, #4
   15604:	mov	r2, #0
   15608:	strb	r2, [r3]
   1560c:	movw	r3, #50868	; 0xc6b4
   15610:	movt	r3, #4
   15614:	ldr	r3, [r3]
   15618:	str	r3, [fp, #-12]
   1561c:	mov	r3, #0
   15620:	str	r3, [fp, #-8]
   15624:	b	15688 <ftello64@plt+0x4020>
   15628:	ldr	r0, [fp, #-12]
   1562c:	bl	1399c <ftello64@plt+0x2334>
   15630:	movw	r3, #49668	; 0xc204
   15634:	movt	r3, #4
   15638:	ldr	r3, [r3]
   1563c:	cmp	r3, #3
   15640:	ldrls	pc, [pc, r3, lsl #2]
   15644:	b	15670 <ftello64@plt+0x4008>
   15648:	andeq	r5, r1, r8, asr r6
   1564c:	andeq	r5, r1, r8, asr r6
   15650:	andeq	r5, r1, r0, ror #12
   15654:	andeq	r5, r1, r8, ror #12
   15658:	bl	1503c <ftello64@plt+0x39d4>
   1565c:	b	15670 <ftello64@plt+0x4008>
   15660:	bl	14b40 <ftello64@plt+0x34d8>
   15664:	b	15670 <ftello64@plt+0x4008>
   15668:	bl	14d84 <ftello64@plt+0x371c>
   1566c:	nop	{0}
   15670:	ldr	r3, [fp, #-12]
   15674:	add	r3, r3, #32
   15678:	str	r3, [fp, #-12]
   1567c:	ldr	r3, [fp, #-8]
   15680:	add	r3, r3, #1
   15684:	str	r3, [fp, #-8]
   15688:	movw	r3, #50876	; 0xc6bc
   1568c:	movt	r3, #4
   15690:	ldr	r3, [r3]
   15694:	ldr	r2, [fp, #-8]
   15698:	cmp	r2, r3
   1569c:	blt	15628 <ftello64@plt+0x3fc0>
   156a0:	nop	{0}
   156a4:	sub	sp, fp, #4
   156a8:	ldr	fp, [sp]
   156ac:	add	sp, sp, #4
   156b0:	pop	{pc}		; (ldr pc, [sp], #4)
   156b4:	str	r4, [sp, #-12]!
   156b8:	str	fp, [sp, #4]
   156bc:	str	lr, [sp, #8]
   156c0:	add	fp, sp, #8
   156c4:	sub	sp, sp, #12
   156c8:	str	r0, [fp, #-16]
   156cc:	ldr	r3, [fp, #-16]
   156d0:	cmp	r3, #0
   156d4:	beq	15710 <ftello64@plt+0x40a8>
   156d8:	movw	r3, #49640	; 0xc1e8
   156dc:	movt	r3, #4
   156e0:	ldr	r4, [r3]
   156e4:	movw	r0, #40472	; 0x9e18
   156e8:	movt	r0, #3
   156ec:	bl	114dc <gettext@plt>
   156f0:	mov	r1, r0
   156f4:	movw	r3, #51216	; 0xc810
   156f8:	movt	r3, #4
   156fc:	ldr	r3, [r3]
   15700:	mov	r2, r3
   15704:	mov	r0, r4
   15708:	bl	11500 <fprintf@plt>
   1570c:	b	15890 <ftello64@plt+0x4228>
   15710:	movw	r0, #40512	; 0x9e40
   15714:	movt	r0, #3
   15718:	bl	114dc <gettext@plt>
   1571c:	movw	r3, #51216	; 0xc810
   15720:	movt	r3, #4
   15724:	ldr	r1, [r3]
   15728:	movw	r3, #51216	; 0xc810
   1572c:	movt	r3, #4
   15730:	ldr	r3, [r3]
   15734:	mov	r2, r3
   15738:	bl	112cc <printf@plt>
   1573c:	movw	r0, #40604	; 0x9e9c
   15740:	movt	r0, #3
   15744:	bl	114dc <gettext@plt>
   15748:	mov	r2, r0
   1574c:	movw	r3, #49652	; 0xc1f4
   15750:	movt	r3, #4
   15754:	ldr	r3, [r3]
   15758:	mov	r1, r3
   1575c:	mov	r0, r2
   15760:	bl	11278 <fputs_unlocked@plt>
   15764:	bl	1178c <ftello64@plt+0x124>
   15768:	bl	117d4 <ftello64@plt+0x16c>
   1576c:	movw	r0, #40684	; 0x9eec
   15770:	movt	r0, #3
   15774:	bl	114dc <gettext@plt>
   15778:	mov	r2, r0
   1577c:	movw	r3, #49652	; 0xc1f4
   15780:	movt	r3, #4
   15784:	ldr	r3, [r3]
   15788:	mov	r1, r3
   1578c:	mov	r0, r2
   15790:	bl	11278 <fputs_unlocked@plt>
   15794:	movw	r0, #40828	; 0x9f7c
   15798:	movt	r0, #3
   1579c:	bl	114dc <gettext@plt>
   157a0:	mov	r2, r0
   157a4:	movw	r3, #49652	; 0xc1f4
   157a8:	movt	r3, #4
   157ac:	ldr	r3, [r3]
   157b0:	mov	r1, r3
   157b4:	mov	r0, r2
   157b8:	bl	11278 <fputs_unlocked@plt>
   157bc:	movw	r0, #40956	; 0x9ffc
   157c0:	movt	r0, #3
   157c4:	bl	114dc <gettext@plt>
   157c8:	mov	r2, r0
   157cc:	movw	r3, #49652	; 0xc1f4
   157d0:	movt	r3, #4
   157d4:	ldr	r3, [r3]
   157d8:	mov	r1, r3
   157dc:	mov	r0, r2
   157e0:	bl	11278 <fputs_unlocked@plt>
   157e4:	movw	r0, #41308	; 0xa15c
   157e8:	movt	r0, #3
   157ec:	bl	114dc <gettext@plt>
   157f0:	mov	r2, r0
   157f4:	movw	r3, #49652	; 0xc1f4
   157f8:	movt	r3, #4
   157fc:	ldr	r3, [r3]
   15800:	mov	r1, r3
   15804:	mov	r0, r2
   15808:	bl	11278 <fputs_unlocked@plt>
   1580c:	movw	r0, #41728	; 0xa300
   15810:	movt	r0, #3
   15814:	bl	114dc <gettext@plt>
   15818:	mov	r2, r0
   1581c:	movw	r3, #49652	; 0xc1f4
   15820:	movt	r3, #4
   15824:	ldr	r3, [r3]
   15828:	mov	r1, r3
   1582c:	mov	r0, r2
   15830:	bl	11278 <fputs_unlocked@plt>
   15834:	movw	r0, #41936	; 0xa3d0
   15838:	movt	r0, #3
   1583c:	bl	114dc <gettext@plt>
   15840:	mov	r2, r0
   15844:	movw	r3, #49652	; 0xc1f4
   15848:	movt	r3, #4
   1584c:	ldr	r3, [r3]
   15850:	mov	r1, r3
   15854:	mov	r0, r2
   15858:	bl	11278 <fputs_unlocked@plt>
   1585c:	movw	r0, #41984	; 0xa400
   15860:	movt	r0, #3
   15864:	bl	114dc <gettext@plt>
   15868:	mov	r2, r0
   1586c:	movw	r3, #49652	; 0xc1f4
   15870:	movt	r3, #4
   15874:	ldr	r3, [r3]
   15878:	mov	r1, r3
   1587c:	mov	r0, r2
   15880:	bl	11278 <fputs_unlocked@plt>
   15884:	movw	r0, #42040	; 0xa438
   15888:	movt	r0, #3
   1588c:	bl	1181c <ftello64@plt+0x1b4>
   15890:	ldr	r0, [fp, #-16]
   15894:	bl	114c4 <exit@plt>
   15898:	strd	r4, [sp, #-16]!
   1589c:	str	fp, [sp, #8]
   158a0:	str	lr, [sp, #12]
   158a4:	add	fp, sp, #12
   158a8:	sub	sp, sp, #56	; 0x38
   158ac:	str	r0, [fp, #-48]	; 0xffffffd0
   158b0:	str	r1, [fp, #-52]	; 0xffffffcc
   158b4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   158b8:	ldr	r3, [r3]
   158bc:	mov	r0, r3
   158c0:	bl	17094 <ftello64@plt+0x5a2c>
   158c4:	movw	r1, #40048	; 0x9c70
   158c8:	movt	r1, #3
   158cc:	mov	r0, #6
   158d0:	bl	1159c <setlocale@plt>
   158d4:	movw	r1, #42600	; 0xa668
   158d8:	movt	r1, #3
   158dc:	movw	r0, #40072	; 0x9c88
   158e0:	movt	r0, #3
   158e4:	bl	11608 <bindtextdomain@plt>
   158e8:	movw	r0, #40072	; 0x9c88
   158ec:	movt	r0, #3
   158f0:	bl	113c8 <textdomain@plt>
   158f4:	movw	r0, #27704	; 0x6c38
   158f8:	movt	r0, #1
   158fc:	bl	39ac0 <ftello64@plt+0x28458>
   15900:	b	15ef0 <ftello64@plt+0x4888>
   15904:	ldr	r3, [fp, #-20]	; 0xffffffec
   15908:	add	r3, r3, #3
   1590c:	cmp	r3, #122	; 0x7a
   15910:	ldrls	pc, [pc, r3, lsl #2]
   15914:	b	15b04 <ftello64@plt+0x449c>
   15918:	muleq	r1, r0, lr
   1591c:	andeq	r5, r1, r8, lsl #29
   15920:	andeq	r5, r1, r4, lsl #22
   15924:	andeq	r5, r1, r4, lsl #22
   15928:	andeq	r5, r1, r4, lsl #22
   1592c:	andeq	r5, r1, r4, lsl #22
   15930:	andeq	r5, r1, r4, lsl #22
   15934:	andeq	r5, r1, r4, lsl #22
   15938:	andeq	r5, r1, r4, lsl #22
   1593c:	andeq	r5, r1, r4, lsl #22
   15940:	andeq	r5, r1, r4, lsl #22
   15944:	andeq	r5, r1, r4, lsl #22
   15948:	andeq	r5, r1, r4, lsl #22
   1594c:	andeq	r5, r1, r0, lsr #28
   15950:	andeq	r5, r1, r4, lsl #22
   15954:	andeq	r5, r1, r4, lsl #22
   15958:	andeq	r5, r1, r4, lsl #22
   1595c:	andeq	r5, r1, r4, lsl #22
   15960:	andeq	r5, r1, r4, lsl #22
   15964:	andeq	r5, r1, r4, lsl #22
   15968:	andeq	r5, r1, r4, lsl #22
   1596c:	andeq	r5, r1, r4, lsl #22
   15970:	andeq	r5, r1, r4, lsl #22
   15974:	andeq	r5, r1, r4, lsl #22
   15978:	andeq	r5, r1, r4, lsl #22
   1597c:	andeq	r5, r1, r4, lsl #22
   15980:	andeq	r5, r1, r4, lsl #22
   15984:	andeq	r5, r1, r4, lsl #22
   15988:	andeq	r5, r1, r4, lsl #22
   1598c:	andeq	r5, r1, r4, lsl #22
   15990:	andeq	r5, r1, r4, lsl #22
   15994:	andeq	r5, r1, r4, lsl #22
   15998:	andeq	r5, r1, r4, lsl #22
   1599c:	andeq	r5, r1, r4, lsl #22
   159a0:	andeq	r5, r1, r4, lsl #22
   159a4:	andeq	r5, r1, r4, lsl #22
   159a8:	andeq	r5, r1, r4, lsl #22
   159ac:	andeq	r5, r1, r4, lsl #22
   159b0:	andeq	r5, r1, r4, lsl #22
   159b4:	andeq	r5, r1, r4, lsl #22
   159b8:	andeq	r5, r1, r4, lsl #22
   159bc:	andeq	r5, r1, r4, lsl #22
   159c0:	andeq	r5, r1, r4, lsl #22
   159c4:	andeq	r5, r1, r4, lsl #22
   159c8:	andeq	r5, r1, r4, lsl #22
   159cc:	andeq	r5, r1, r4, lsl #22
   159d0:	andeq	r5, r1, r4, lsl #22
   159d4:	andeq	r5, r1, r4, lsl #22
   159d8:	andeq	r5, r1, r4, lsl #22
   159dc:	andeq	r5, r1, r4, lsl #22
   159e0:	andeq	r5, r1, r4, lsl #22
   159e4:	andeq	r5, r1, r4, lsl #22
   159e8:	andeq	r5, r1, r4, lsl #22
   159ec:	andeq	r5, r1, r4, lsl #22
   159f0:	andeq	r5, r1, r4, lsl #22
   159f4:	andeq	r5, r1, r4, lsl #22
   159f8:	andeq	r5, r1, r4, lsl #22
   159fc:	andeq	r5, r1, r4, lsl #22
   15a00:	andeq	r5, r1, r4, lsl #22
   15a04:	andeq	r5, r1, r4, lsl #22
   15a08:	andeq	r5, r1, r4, lsl #22
   15a0c:	andeq	r5, r1, r4, lsl #22
   15a10:	andeq	r5, r1, r4, lsl #22
   15a14:	andeq	r5, r1, r4, lsl #22
   15a18:	andeq	r5, r1, r4, lsl #22
   15a1c:	andeq	r5, r1, r4, lsl #22
   15a20:	andeq	r5, r1, r4, lsl #22
   15a24:	andeq	r5, r1, r4, lsl #22
   15a28:	strdeq	r5, [r1], -ip
   15a2c:	andeq	r5, r1, r4, lsl #22
   15a30:	andeq	r5, r1, r4, lsl #22
   15a34:	andeq	r5, r1, r4, lsl #22
   15a38:	andeq	r5, r1, r4, lsl #22
   15a3c:	andeq	r5, r1, r0, lsl sp
   15a40:	andeq	r5, r1, ip, lsl #22
   15a44:	andeq	r5, r1, r4, lsl #22
   15a48:	andeq	r5, r1, r4, lsl #22
   15a4c:	andeq	r5, r1, r4, lsl #22
   15a50:	andeq	r5, r1, r4, lsl #22
   15a54:	andeq	r5, r1, r4, lsl #22
   15a58:	andeq	r5, r1, r0, asr #26
   15a5c:	andeq	r5, r1, r4, lsl #22
   15a60:	andeq	r5, r1, ip, asr sp
   15a64:	andeq	r5, r1, r4, lsl #22
   15a68:	andeq	r5, r1, r4, lsl #22
   15a6c:	andeq	r5, r1, r0, ror sp
   15a70:	andeq	r5, r1, r4, lsl #27
   15a74:			; <UNDEFINED> instruction: 0x00015db4
   15a78:	andeq	r5, r1, r4, lsl #22
   15a7c:	andeq	r5, r1, r4, lsl #22
   15a80:	andeq	r5, r1, r8, asr #27
   15a84:	andeq	r5, r1, r4, lsl #22
   15a88:	andeq	r5, r1, r4, lsl #22
   15a8c:	andeq	r5, r1, r4, lsl #22
   15a90:	andeq	r5, r1, r4, lsl #22
   15a94:	andeq	r5, r1, r4, lsl #22
   15a98:	andeq	r5, r1, r4, lsl #22
   15a9c:	andeq	r5, r1, r4, lsl #22
   15aa0:	andeq	r5, r1, r4, lsl #22
   15aa4:	andeq	r5, r1, r4, lsl #22
   15aa8:	andeq	r5, r1, r4, lsl #22
   15aac:	andeq	r5, r1, r0, lsr #22
   15ab0:	andeq	r5, r1, r4, lsl #22
   15ab4:	andeq	r5, r1, r4, lsl #22
   15ab8:	andeq	r5, r1, r4, lsl #22
   15abc:	andeq	r5, r1, ip, lsr fp
   15ac0:	andeq	r5, r1, r0, asr fp
   15ac4:	andeq	r5, r1, r4, lsl #22
   15ac8:	andeq	r5, r1, r0, lsl #24
   15acc:	andeq	r5, r1, r4, lsl #22
   15ad0:	andeq	r5, r1, r4, lsl #22
   15ad4:	andeq	r5, r1, r4, lsl #22
   15ad8:	andeq	r5, r1, r4, lsl #22
   15adc:	andeq	r5, r1, r4, lsl #22
   15ae0:	andeq	r5, r1, ip, lsl ip
   15ae4:	andeq	r5, r1, r4, lsl #22
   15ae8:	andeq	r5, r1, r4, lsl #22
   15aec:	andeq	r5, r1, r8, lsr ip
   15af0:	andeq	r5, r1, r4, lsl #22
   15af4:	strdeq	r5, [r1], -r0
   15af8:	andeq	r5, r1, r4, lsl #22
   15afc:	andeq	r5, r1, r4, lsl #22
   15b00:	andeq	r5, r1, ip, asr #24
   15b04:	mov	r0, #1
   15b08:	bl	156b4 <ftello64@plt+0x404c>
   15b0c:	movw	r3, #49524	; 0xc174
   15b10:	movt	r3, #4
   15b14:	mov	r2, #0
   15b18:	strb	r2, [r3]
   15b1c:	b	15ef0 <ftello64@plt+0x4888>
   15b20:	movw	r3, #49656	; 0xc1f8
   15b24:	movt	r3, #4
   15b28:	ldr	r2, [r3]
   15b2c:	movw	r3, #49676	; 0xc20c
   15b30:	movt	r3, #4
   15b34:	str	r2, [r3]
   15b38:	b	15ef0 <ftello64@plt+0x4888>
   15b3c:	movw	r3, #49672	; 0xc208
   15b40:	movt	r3, #4
   15b44:	mov	r2, #1
   15b48:	strb	r2, [r3]
   15b4c:	b	15ef0 <ftello64@plt+0x4888>
   15b50:	movw	r3, #49656	; 0xc1f8
   15b54:	movt	r3, #4
   15b58:	ldr	r0, [r3]
   15b5c:	sub	r2, fp, #36	; 0x24
   15b60:	movw	r3, #40048	; 0x9c70
   15b64:	movt	r3, #3
   15b68:	str	r3, [sp]
   15b6c:	mov	r3, r2
   15b70:	mov	r2, #0
   15b74:	mov	r1, #0
   15b78:	bl	358b4 <ftello64@plt+0x2424c>
   15b7c:	mov	r3, r0
   15b80:	cmp	r3, #0
   15b84:	bne	15bb0 <ftello64@plt+0x4548>
   15b88:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   15b8c:	cmp	r2, #1
   15b90:	sbcs	r3, r3, #0
   15b94:	blt	15bb0 <ftello64@plt+0x4548>
   15b98:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   15b9c:	mvn	r0, #-2147483648	; 0x80000000
   15ba0:	mov	r1, #0
   15ba4:	cmp	r0, r2
   15ba8:	sbcs	r3, r1, r3
   15bac:	bge	15be8 <ftello64@plt+0x4580>
   15bb0:	movw	r0, #42624	; 0xa680
   15bb4:	movt	r0, #3
   15bb8:	bl	114dc <gettext@plt>
   15bbc:	mov	r4, r0
   15bc0:	movw	r3, #49656	; 0xc1f8
   15bc4:	movt	r3, #4
   15bc8:	ldr	r3, [r3]
   15bcc:	mov	r0, r3
   15bd0:	bl	1a2d8 <ftello64@plt+0x8c70>
   15bd4:	mov	r3, r0
   15bd8:	mov	r2, r4
   15bdc:	mov	r1, #0
   15be0:	mov	r0, #1
   15be4:	bl	1144c <error@plt>
   15be8:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   15bec:	movw	r3, #49532	; 0xc17c
   15bf0:	movt	r3, #4
   15bf4:	str	r2, [r3]
   15bf8:	nop	{0}
   15bfc:	b	15ef0 <ftello64@plt+0x4888>
   15c00:	movw	r3, #49656	; 0xc1f8
   15c04:	movt	r3, #4
   15c08:	ldr	r2, [r3]
   15c0c:	movw	r3, #49684	; 0xc214
   15c10:	movt	r3, #4
   15c14:	str	r2, [r3]
   15c18:	b	15ef0 <ftello64@plt+0x4888>
   15c1c:	movw	r3, #49656	; 0xc1f8
   15c20:	movt	r3, #4
   15c24:	ldr	r2, [r3]
   15c28:	movw	r3, #49680	; 0xc210
   15c2c:	movt	r3, #4
   15c30:	str	r2, [r3]
   15c34:	b	15ef0 <ftello64@plt+0x4888>
   15c38:	movw	r3, #49665	; 0xc201
   15c3c:	movt	r3, #4
   15c40:	mov	r2, #1
   15c44:	strb	r2, [r3]
   15c48:	b	15ef0 <ftello64@plt+0x4888>
   15c4c:	movw	r3, #49656	; 0xc1f8
   15c50:	movt	r3, #4
   15c54:	ldr	r0, [r3]
   15c58:	sub	r2, fp, #44	; 0x2c
   15c5c:	movw	r3, #40048	; 0x9c70
   15c60:	movt	r3, #3
   15c64:	str	r3, [sp]
   15c68:	mov	r3, r2
   15c6c:	mov	r2, #0
   15c70:	mov	r1, #0
   15c74:	bl	358b4 <ftello64@plt+0x2424c>
   15c78:	mov	r3, r0
   15c7c:	cmp	r3, #0
   15c80:	bne	15cac <ftello64@plt+0x4644>
   15c84:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   15c88:	cmp	r2, #1
   15c8c:	sbcs	r3, r3, #0
   15c90:	blt	15cac <ftello64@plt+0x4644>
   15c94:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   15c98:	mvn	r0, #-2147483648	; 0x80000000
   15c9c:	mov	r1, #0
   15ca0:	cmp	r0, r2
   15ca4:	sbcs	r3, r1, r3
   15ca8:	bge	15ce4 <ftello64@plt+0x467c>
   15cac:	movw	r0, #42648	; 0xa698
   15cb0:	movt	r0, #3
   15cb4:	bl	114dc <gettext@plt>
   15cb8:	mov	r4, r0
   15cbc:	movw	r3, #49656	; 0xc1f8
   15cc0:	movt	r3, #4
   15cc4:	ldr	r3, [r3]
   15cc8:	mov	r0, r3
   15ccc:	bl	1a2d8 <ftello64@plt+0x8c70>
   15cd0:	mov	r3, r0
   15cd4:	mov	r2, r4
   15cd8:	mov	r1, #0
   15cdc:	mov	r0, #1
   15ce0:	bl	1144c <error@plt>
   15ce4:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   15ce8:	movw	r3, #49528	; 0xc178
   15cec:	movt	r3, #4
   15cf0:	str	r2, [r3]
   15cf4:	nop	{0}
   15cf8:	b	15ef0 <ftello64@plt+0x4888>
   15cfc:	movw	r3, #49664	; 0xc200
   15d00:	movt	r3, #4
   15d04:	mov	r2, #1
   15d08:	strb	r2, [r3]
   15d0c:	b	15ef0 <ftello64@plt+0x4888>
   15d10:	movw	r3, #49656	; 0xc1f8
   15d14:	movt	r3, #4
   15d18:	ldr	r2, [r3]
   15d1c:	movw	r3, #49536	; 0xc180
   15d20:	movt	r3, #4
   15d24:	str	r2, [r3]
   15d28:	movw	r3, #49656	; 0xc1f8
   15d2c:	movt	r3, #4
   15d30:	ldr	r3, [r3]
   15d34:	mov	r0, r3
   15d38:	bl	11a1c <ftello64@plt+0x3b4>
   15d3c:	b	15ef0 <ftello64@plt+0x4888>
   15d40:	movw	r3, #49656	; 0xc1f8
   15d44:	movt	r3, #4
   15d48:	ldr	r2, [r3]
   15d4c:	movw	r3, #49540	; 0xc184
   15d50:	movt	r3, #4
   15d54:	str	r2, [r3]
   15d58:	b	15ef0 <ftello64@plt+0x4888>
   15d5c:	movw	r3, #49668	; 0xc204
   15d60:	movt	r3, #4
   15d64:	mov	r2, #2
   15d68:	str	r2, [r3]
   15d6c:	b	15ef0 <ftello64@plt+0x4888>
   15d70:	movw	r3, #49666	; 0xc202
   15d74:	movt	r3, #4
   15d78:	mov	r2, #1
   15d7c:	strb	r2, [r3]
   15d80:	b	15ef0 <ftello64@plt+0x4888>
   15d84:	movw	r3, #49656	; 0xc1f8
   15d88:	movt	r3, #4
   15d8c:	ldr	r2, [r3]
   15d90:	movw	r3, #49688	; 0xc218
   15d94:	movt	r3, #4
   15d98:	str	r2, [r3]
   15d9c:	movw	r3, #49656	; 0xc1f8
   15da0:	movt	r3, #4
   15da4:	ldr	r3, [r3]
   15da8:	mov	r0, r3
   15dac:	bl	11a1c <ftello64@plt+0x3b4>
   15db0:	b	15ef0 <ftello64@plt+0x4888>
   15db4:	movw	r3, #49668	; 0xc204
   15db8:	movt	r3, #4
   15dbc:	mov	r2, #3
   15dc0:	str	r2, [r3]
   15dc4:	b	15ef0 <ftello64@plt+0x4888>
   15dc8:	movw	r3, #49656	; 0xc1f8
   15dcc:	movt	r3, #4
   15dd0:	ldr	r2, [r3]
   15dd4:	movw	r3, #49980	; 0xc33c
   15dd8:	movt	r3, #4
   15ddc:	str	r2, [r3]
   15de0:	movw	r3, #49656	; 0xc1f8
   15de4:	movt	r3, #4
   15de8:	ldr	r3, [r3]
   15dec:	mov	r0, r3
   15df0:	bl	11a1c <ftello64@plt+0x3b4>
   15df4:	movw	r3, #49980	; 0xc33c
   15df8:	movt	r3, #4
   15dfc:	ldr	r3, [r3]
   15e00:	ldrb	r3, [r3]
   15e04:	cmp	r3, #0
   15e08:	bne	15ef0 <ftello64@plt+0x4888>
   15e0c:	movw	r3, #49980	; 0xc33c
   15e10:	movt	r3, #4
   15e14:	mov	r2, #0
   15e18:	str	r2, [r3]
   15e1c:	b	15ef0 <ftello64@plt+0x4888>
   15e20:	movw	r3, #49656	; 0xc1f8
   15e24:	movt	r3, #4
   15e28:	ldr	r1, [r3]
   15e2c:	movw	r3, #49548	; 0xc18c
   15e30:	movt	r3, #4
   15e34:	ldr	r3, [r3]
   15e38:	mov	r2, #1
   15e3c:	str	r2, [sp, #8]
   15e40:	str	r3, [sp, #4]
   15e44:	mov	r3, #4
   15e48:	str	r3, [sp]
   15e4c:	movw	r3, #42592	; 0xa660
   15e50:	movt	r3, #3
   15e54:	movw	r2, #42580	; 0xa654
   15e58:	movt	r2, #3
   15e5c:	movw	r0, #42672	; 0xa6b0
   15e60:	movt	r0, #3
   15e64:	bl	16a74 <ftello64@plt+0x540c>
   15e68:	mov	r2, r0
   15e6c:	movw	r3, #42592	; 0xa660
   15e70:	movt	r3, #3
   15e74:	ldr	r2, [r3, r2, lsl #2]
   15e78:	movw	r3, #49668	; 0xc204
   15e7c:	movt	r3, #4
   15e80:	str	r2, [r3]
   15e84:	b	15ef0 <ftello64@plt+0x4888>
   15e88:	mov	r0, #0
   15e8c:	bl	156b4 <ftello64@plt+0x404c>
   15e90:	movw	r3, #49652	; 0xc1f4
   15e94:	movt	r3, #4
   15e98:	ldr	r4, [r3]
   15e9c:	movw	r3, #49544	; 0xc188
   15ea0:	movt	r3, #4
   15ea4:	ldr	r5, [r3]
   15ea8:	movw	r1, #42684	; 0xa6bc
   15eac:	movt	r1, #3
   15eb0:	movw	r0, #42704	; 0xa6d0
   15eb4:	movt	r0, #3
   15eb8:	bl	17790 <ftello64@plt+0x6128>
   15ebc:	mov	r2, r0
   15ec0:	mov	r3, #0
   15ec4:	str	r3, [sp, #4]
   15ec8:	str	r2, [sp]
   15ecc:	mov	r3, r5
   15ed0:	movw	r2, #39864	; 0x9bb8
   15ed4:	movt	r2, #3
   15ed8:	movw	r1, #42040	; 0xa438
   15edc:	movt	r1, #3
   15ee0:	mov	r0, r4
   15ee4:	bl	34aa0 <ftello64@plt+0x23438>
   15ee8:	mov	r0, #0
   15eec:	bl	114c4 <exit@plt>
   15ef0:	mov	r3, #0
   15ef4:	str	r3, [sp]
   15ef8:	movw	r3, #42264	; 0xa518
   15efc:	movt	r3, #3
   15f00:	movw	r2, #42716	; 0xa6dc
   15f04:	movt	r2, #3
   15f08:	ldr	r1, [fp, #-52]	; 0xffffffcc
   15f0c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   15f10:	bl	114ac <getopt_long@plt>
   15f14:	str	r0, [fp, #-20]	; 0xffffffec
   15f18:	ldr	r3, [fp, #-20]	; 0xffffffec
   15f1c:	cmn	r3, #1
   15f20:	bne	15904 <ftello64@plt+0x429c>
   15f24:	movw	r3, #49632	; 0xc1e0
   15f28:	movt	r3, #4
   15f2c:	ldr	r3, [r3]
   15f30:	ldr	r2, [fp, #-48]	; 0xffffffd0
   15f34:	cmp	r2, r3
   15f38:	bne	15fb8 <ftello64@plt+0x4950>
   15f3c:	mov	r0, #4
   15f40:	bl	34c20 <ftello64@plt+0x235b8>
   15f44:	mov	r3, r0
   15f48:	mov	r2, r3
   15f4c:	movw	r3, #50856	; 0xc6a8
   15f50:	movt	r3, #4
   15f54:	str	r2, [r3]
   15f58:	mov	r0, #8
   15f5c:	bl	34c20 <ftello64@plt+0x235b8>
   15f60:	mov	r3, r0
   15f64:	mov	r2, r3
   15f68:	movw	r3, #50860	; 0xc6ac
   15f6c:	movt	r3, #4
   15f70:	str	r2, [r3]
   15f74:	mov	r0, #8
   15f78:	bl	34c20 <ftello64@plt+0x235b8>
   15f7c:	mov	r3, r0
   15f80:	mov	r2, r3
   15f84:	movw	r3, #50864	; 0xc6b0
   15f88:	movt	r3, #4
   15f8c:	str	r2, [r3]
   15f90:	movw	r3, #50840	; 0xc698
   15f94:	movt	r3, #4
   15f98:	mov	r2, #1
   15f9c:	str	r2, [r3]
   15fa0:	movw	r3, #50856	; 0xc6a8
   15fa4:	movt	r3, #4
   15fa8:	ldr	r3, [r3]
   15fac:	mov	r2, #0
   15fb0:	str	r2, [r3]
   15fb4:	b	163d0 <ftello64@plt+0x4d68>
   15fb8:	movw	r3, #49524	; 0xc174
   15fbc:	movt	r3, #4
   15fc0:	ldrb	r3, [r3]
   15fc4:	cmp	r3, #0
   15fc8:	beq	1617c <ftello64@plt+0x4b14>
   15fcc:	movw	r3, #49632	; 0xc1e0
   15fd0:	movt	r3, #4
   15fd4:	ldr	r3, [r3]
   15fd8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   15fdc:	sub	r2, r2, r3
   15fe0:	movw	r3, #50840	; 0xc698
   15fe4:	movt	r3, #4
   15fe8:	str	r2, [r3]
   15fec:	movw	r3, #50840	; 0xc698
   15ff0:	movt	r3, #4
   15ff4:	ldr	r3, [r3]
   15ff8:	mov	r1, #4
   15ffc:	mov	r0, r3
   16000:	bl	34e50 <ftello64@plt+0x237e8>
   16004:	mov	r3, r0
   16008:	mov	r2, r3
   1600c:	movw	r3, #50856	; 0xc6a8
   16010:	movt	r3, #4
   16014:	str	r2, [r3]
   16018:	movw	r3, #50840	; 0xc698
   1601c:	movt	r3, #4
   16020:	ldr	r3, [r3]
   16024:	mov	r1, #8
   16028:	mov	r0, r3
   1602c:	bl	34e50 <ftello64@plt+0x237e8>
   16030:	mov	r3, r0
   16034:	mov	r2, r3
   16038:	movw	r3, #50860	; 0xc6ac
   1603c:	movt	r3, #4
   16040:	str	r2, [r3]
   16044:	movw	r3, #50840	; 0xc698
   16048:	movt	r3, #4
   1604c:	ldr	r3, [r3]
   16050:	mov	r1, #8
   16054:	mov	r0, r3
   16058:	bl	34e50 <ftello64@plt+0x237e8>
   1605c:	mov	r3, r0
   16060:	mov	r2, r3
   16064:	movw	r3, #50864	; 0xc6b0
   16068:	movt	r3, #4
   1606c:	str	r2, [r3]
   16070:	mov	r3, #0
   16074:	str	r3, [fp, #-16]
   16078:	b	16160 <ftello64@plt+0x4af8>
   1607c:	movw	r3, #49632	; 0xc1e0
   16080:	movt	r3, #4
   16084:	ldr	r3, [r3]
   16088:	lsl	r3, r3, #2
   1608c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16090:	add	r3, r2, r3
   16094:	ldr	r3, [r3]
   16098:	ldrb	r3, [r3]
   1609c:	cmp	r3, #0
   160a0:	beq	160dc <ftello64@plt+0x4a74>
   160a4:	movw	r3, #49632	; 0xc1e0
   160a8:	movt	r3, #4
   160ac:	ldr	r3, [r3]
   160b0:	lsl	r3, r3, #2
   160b4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   160b8:	add	r3, r2, r3
   160bc:	ldr	r3, [r3]
   160c0:	movw	r1, #40328	; 0x9d88
   160c4:	movt	r1, #3
   160c8:	mov	r0, r3
   160cc:	bl	112c0 <strcmp@plt>
   160d0:	mov	r3, r0
   160d4:	cmp	r3, #0
   160d8:	bne	16100 <ftello64@plt+0x4a98>
   160dc:	movw	r3, #50856	; 0xc6a8
   160e0:	movt	r3, #4
   160e4:	ldr	r2, [r3]
   160e8:	ldr	r3, [fp, #-16]
   160ec:	lsl	r3, r3, #2
   160f0:	add	r3, r2, r3
   160f4:	mov	r2, #0
   160f8:	str	r2, [r3]
   160fc:	b	16138 <ftello64@plt+0x4ad0>
   16100:	movw	r3, #49632	; 0xc1e0
   16104:	movt	r3, #4
   16108:	ldr	r3, [r3]
   1610c:	lsl	r3, r3, #2
   16110:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16114:	add	r2, r2, r3
   16118:	movw	r3, #50856	; 0xc6a8
   1611c:	movt	r3, #4
   16120:	ldr	r1, [r3]
   16124:	ldr	r3, [fp, #-16]
   16128:	lsl	r3, r3, #2
   1612c:	add	r3, r1, r3
   16130:	ldr	r2, [r2]
   16134:	str	r2, [r3]
   16138:	movw	r3, #49632	; 0xc1e0
   1613c:	movt	r3, #4
   16140:	ldr	r3, [r3]
   16144:	add	r2, r3, #1
   16148:	movw	r3, #49632	; 0xc1e0
   1614c:	movt	r3, #4
   16150:	str	r2, [r3]
   16154:	ldr	r3, [fp, #-16]
   16158:	add	r3, r3, #1
   1615c:	str	r3, [fp, #-16]
   16160:	movw	r3, #50840	; 0xc698
   16164:	movt	r3, #4
   16168:	ldr	r3, [r3]
   1616c:	ldr	r2, [fp, #-16]
   16170:	cmp	r2, r3
   16174:	blt	1607c <ftello64@plt+0x4a14>
   16178:	b	163d0 <ftello64@plt+0x4d68>
   1617c:	movw	r3, #50840	; 0xc698
   16180:	movt	r3, #4
   16184:	mov	r2, #1
   16188:	str	r2, [r3]
   1618c:	mov	r0, #4
   16190:	bl	34c20 <ftello64@plt+0x235b8>
   16194:	mov	r3, r0
   16198:	mov	r2, r3
   1619c:	movw	r3, #50856	; 0xc6a8
   161a0:	movt	r3, #4
   161a4:	str	r2, [r3]
   161a8:	mov	r0, #8
   161ac:	bl	34c20 <ftello64@plt+0x235b8>
   161b0:	mov	r3, r0
   161b4:	mov	r2, r3
   161b8:	movw	r3, #50860	; 0xc6ac
   161bc:	movt	r3, #4
   161c0:	str	r2, [r3]
   161c4:	mov	r0, #8
   161c8:	bl	34c20 <ftello64@plt+0x235b8>
   161cc:	mov	r3, r0
   161d0:	mov	r2, r3
   161d4:	movw	r3, #50864	; 0xc6b0
   161d8:	movt	r3, #4
   161dc:	str	r2, [r3]
   161e0:	movw	r3, #49632	; 0xc1e0
   161e4:	movt	r3, #4
   161e8:	ldr	r3, [r3]
   161ec:	lsl	r3, r3, #2
   161f0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   161f4:	add	r3, r2, r3
   161f8:	ldr	r3, [r3]
   161fc:	ldrb	r3, [r3]
   16200:	cmp	r3, #0
   16204:	beq	16240 <ftello64@plt+0x4bd8>
   16208:	movw	r3, #49632	; 0xc1e0
   1620c:	movt	r3, #4
   16210:	ldr	r3, [r3]
   16214:	lsl	r3, r3, #2
   16218:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1621c:	add	r3, r2, r3
   16220:	ldr	r3, [r3]
   16224:	movw	r1, #40328	; 0x9d88
   16228:	movt	r1, #3
   1622c:	mov	r0, r3
   16230:	bl	112c0 <strcmp@plt>
   16234:	mov	r3, r0
   16238:	cmp	r3, #0
   1623c:	bne	16258 <ftello64@plt+0x4bf0>
   16240:	movw	r3, #50856	; 0xc6a8
   16244:	movt	r3, #4
   16248:	ldr	r3, [r3]
   1624c:	mov	r2, #0
   16250:	str	r2, [r3]
   16254:	b	16284 <ftello64@plt+0x4c1c>
   16258:	movw	r3, #49632	; 0xc1e0
   1625c:	movt	r3, #4
   16260:	ldr	r3, [r3]
   16264:	lsl	r3, r3, #2
   16268:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1626c:	add	r2, r2, r3
   16270:	movw	r3, #50856	; 0xc6a8
   16274:	movt	r3, #4
   16278:	ldr	r3, [r3]
   1627c:	ldr	r2, [r2]
   16280:	str	r2, [r3]
   16284:	movw	r3, #49632	; 0xc1e0
   16288:	movt	r3, #4
   1628c:	ldr	r3, [r3]
   16290:	add	r2, r3, #1
   16294:	movw	r3, #49632	; 0xc1e0
   16298:	movt	r3, #4
   1629c:	str	r2, [r3]
   162a0:	movw	r3, #49632	; 0xc1e0
   162a4:	movt	r3, #4
   162a8:	ldr	r3, [r3]
   162ac:	ldr	r2, [fp, #-48]	; 0xffffffd0
   162b0:	cmp	r2, r3
   162b4:	ble	16368 <ftello64@plt+0x4d00>
   162b8:	movw	r3, #49632	; 0xc1e0
   162bc:	movt	r3, #4
   162c0:	ldr	r3, [r3]
   162c4:	lsl	r3, r3, #2
   162c8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   162cc:	add	r3, r2, r3
   162d0:	ldr	r0, [r3]
   162d4:	movw	r3, #49652	; 0xc1f4
   162d8:	movt	r3, #4
   162dc:	ldr	r3, [r3]
   162e0:	mov	r2, r3
   162e4:	movw	r1, #42744	; 0xa6f8
   162e8:	movt	r1, #3
   162ec:	bl	16ea8 <ftello64@plt+0x5840>
   162f0:	mov	r3, r0
   162f4:	cmp	r3, #0
   162f8:	bne	1634c <ftello64@plt+0x4ce4>
   162fc:	bl	1150c <__errno_location@plt>
   16300:	mov	r3, r0
   16304:	ldr	r4, [r3]
   16308:	movw	r3, #49632	; 0xc1e0
   1630c:	movt	r3, #4
   16310:	ldr	r3, [r3]
   16314:	lsl	r3, r3, #2
   16318:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1631c:	add	r3, r2, r3
   16320:	ldr	r3, [r3]
   16324:	mov	r2, r3
   16328:	mov	r1, #3
   1632c:	mov	r0, #0
   16330:	bl	19fdc <ftello64@plt+0x8974>
   16334:	mov	r3, r0
   16338:	movw	r2, #40332	; 0x9d8c
   1633c:	movt	r2, #3
   16340:	mov	r1, r4
   16344:	mov	r0, #1
   16348:	bl	1144c <error@plt>
   1634c:	movw	r3, #49632	; 0xc1e0
   16350:	movt	r3, #4
   16354:	ldr	r3, [r3]
   16358:	add	r2, r3, #1
   1635c:	movw	r3, #49632	; 0xc1e0
   16360:	movt	r3, #4
   16364:	str	r2, [r3]
   16368:	movw	r3, #49632	; 0xc1e0
   1636c:	movt	r3, #4
   16370:	ldr	r3, [r3]
   16374:	ldr	r2, [fp, #-48]	; 0xffffffd0
   16378:	cmp	r2, r3
   1637c:	ble	163d0 <ftello64@plt+0x4d68>
   16380:	movw	r0, #42748	; 0xa6fc
   16384:	movt	r0, #3
   16388:	bl	114dc <gettext@plt>
   1638c:	mov	r4, r0
   16390:	movw	r3, #49632	; 0xc1e0
   16394:	movt	r3, #4
   16398:	ldr	r3, [r3]
   1639c:	lsl	r3, r3, #2
   163a0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   163a4:	add	r3, r2, r3
   163a8:	ldr	r3, [r3]
   163ac:	mov	r0, r3
   163b0:	bl	1a2d8 <ftello64@plt+0x8c70>
   163b4:	mov	r3, r0
   163b8:	mov	r2, r4
   163bc:	mov	r1, #0
   163c0:	mov	r0, #0
   163c4:	bl	1144c <error@plt>
   163c8:	mov	r0, #1
   163cc:	bl	156b4 <ftello64@plt+0x404c>
   163d0:	movw	r3, #49668	; 0xc204
   163d4:	movt	r3, #4
   163d8:	ldr	r3, [r3]
   163dc:	cmp	r3, #0
   163e0:	bne	16410 <ftello64@plt+0x4da8>
   163e4:	movw	r3, #49524	; 0xc174
   163e8:	movt	r3, #4
   163ec:	ldrb	r3, [r3]
   163f0:	cmp	r3, #0
   163f4:	beq	16400 <ftello64@plt+0x4d98>
   163f8:	mov	r2, #1
   163fc:	b	16404 <ftello64@plt+0x4d9c>
   16400:	mov	r2, #2
   16404:	movw	r3, #49668	; 0xc204
   16408:	movt	r3, #4
   1640c:	str	r2, [r3]
   16410:	bl	11f7c <ftello64@plt+0x914>
   16414:	movw	r3, #49676	; 0xc20c
   16418:	movt	r3, #4
   1641c:	ldr	r3, [r3]
   16420:	cmp	r3, #0
   16424:	beq	1643c <ftello64@plt+0x4dd4>
   16428:	movw	r3, #49676	; 0xc20c
   1642c:	movt	r3, #4
   16430:	ldr	r3, [r3]
   16434:	mov	r0, r3
   16438:	bl	126f0 <ftello64@plt+0x1088>
   1643c:	movw	r3, #49684	; 0xc214
   16440:	movt	r3, #4
   16444:	ldr	r3, [r3]
   16448:	cmp	r3, #0
   1644c:	beq	16490 <ftello64@plt+0x4e28>
   16450:	movw	r3, #49684	; 0xc214
   16454:	movt	r3, #4
   16458:	ldr	r3, [r3]
   1645c:	movw	r1, #50816	; 0xc680
   16460:	movt	r1, #4
   16464:	mov	r0, r3
   16468:	bl	127e4 <ftello64@plt+0x117c>
   1646c:	movw	r3, #50816	; 0xc680
   16470:	movt	r3, #4
   16474:	ldr	r3, [r3, #8]
   16478:	cmp	r3, #0
   1647c:	bne	16490 <ftello64@plt+0x4e28>
   16480:	movw	r3, #49684	; 0xc214
   16484:	movt	r3, #4
   16488:	mov	r2, #0
   1648c:	str	r2, [r3]
   16490:	movw	r3, #49680	; 0xc210
   16494:	movt	r3, #4
   16498:	ldr	r3, [r3]
   1649c:	cmp	r3, #0
   164a0:	beq	164e4 <ftello64@plt+0x4e7c>
   164a4:	movw	r3, #49680	; 0xc210
   164a8:	movt	r3, #4
   164ac:	ldr	r3, [r3]
   164b0:	movw	r1, #50828	; 0xc68c
   164b4:	movt	r1, #4
   164b8:	mov	r0, r3
   164bc:	bl	127e4 <ftello64@plt+0x117c>
   164c0:	movw	r3, #50828	; 0xc68c
   164c4:	movt	r3, #4
   164c8:	ldr	r3, [r3, #8]
   164cc:	cmp	r3, #0
   164d0:	bne	164e4 <ftello64@plt+0x4e7c>
   164d4:	movw	r3, #49680	; 0xc210
   164d8:	movt	r3, #4
   164dc:	mov	r2, #0
   164e0:	str	r2, [r3]
   164e4:	movw	r3, #50876	; 0xc6bc
   164e8:	movt	r3, #4
   164ec:	mov	r2, #0
   164f0:	str	r2, [r3]
   164f4:	movw	r3, #50848	; 0xc6a0
   164f8:	movt	r3, #4
   164fc:	mov	r0, #0
   16500:	mov	r1, #0
   16504:	strd	r0, [r3]
   16508:	movw	r3, #50808	; 0xc678
   1650c:	movt	r3, #4
   16510:	mov	r2, #0
   16514:	str	r2, [r3]
   16518:	movw	r3, #50812	; 0xc67c
   1651c:	movt	r3, #4
   16520:	mov	r2, #0
   16524:	str	r2, [r3]
   16528:	mov	r3, #0
   1652c:	str	r3, [fp, #-16]
   16530:	b	165d4 <ftello64@plt+0x4f6c>
   16534:	movw	r3, #50864	; 0xc6b0
   16538:	movt	r3, #4
   1653c:	ldr	r2, [r3]
   16540:	ldr	r3, [fp, #-16]
   16544:	lsl	r3, r3, #3
   16548:	add	r3, r2, r3
   1654c:	str	r3, [fp, #-24]	; 0xffffffe8
   16550:	movw	r3, #50856	; 0xc6a8
   16554:	movt	r3, #4
   16558:	ldr	r2, [r3]
   1655c:	ldr	r3, [fp, #-16]
   16560:	lsl	r3, r3, #2
   16564:	add	r3, r2, r3
   16568:	ldr	r3, [r3]
   1656c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16570:	mov	r0, r3
   16574:	bl	121c0 <ftello64@plt+0xb58>
   16578:	ldr	r0, [fp, #-16]
   1657c:	bl	12988 <ftello64@plt+0x1320>
   16580:	movw	r3, #50848	; 0xc6a0
   16584:	movt	r3, #4
   16588:	ldrd	r2, [r3]
   1658c:	adds	r4, r2, #1
   16590:	adc	r5, r3, #0
   16594:	movw	r3, #50848	; 0xc6a0
   16598:	movt	r3, #4
   1659c:	strd	r4, [r3]
   165a0:	movw	r3, #50860	; 0xc6ac
   165a4:	movt	r3, #4
   165a8:	ldr	r2, [r3]
   165ac:	ldr	r3, [fp, #-16]
   165b0:	lsl	r3, r3, #3
   165b4:	add	r1, r2, r3
   165b8:	movw	r3, #50848	; 0xc6a0
   165bc:	movt	r3, #4
   165c0:	ldrd	r2, [r3]
   165c4:	strd	r2, [r1]
   165c8:	ldr	r3, [fp, #-16]
   165cc:	add	r3, r3, #1
   165d0:	str	r3, [fp, #-16]
   165d4:	movw	r3, #50840	; 0xc698
   165d8:	movt	r3, #4
   165dc:	ldr	r3, [r3]
   165e0:	ldr	r2, [fp, #-16]
   165e4:	cmp	r2, r3
   165e8:	blt	16534 <ftello64@plt+0x4ecc>
   165ec:	bl	12690 <ftello64@plt+0x1028>
   165f0:	bl	13480 <ftello64@plt+0x1e18>
   165f4:	bl	1559c <ftello64@plt+0x3f34>
   165f8:	mov	r3, #0
   165fc:	mov	r0, r3
   16600:	sub	sp, fp, #12
   16604:	ldrd	r4, [sp]
   16608:	ldr	fp, [sp, #8]
   1660c:	add	sp, sp, #12
   16610:	pop	{pc}		; (ldr pc, [sp], #4)
   16614:	str	fp, [sp, #-8]!
   16618:	str	lr, [sp, #4]
   1661c:	add	fp, sp, #4
   16620:	mov	r0, #1
   16624:	bl	156b4 <ftello64@plt+0x404c>
   16628:	nop	{0}
   1662c:	sub	sp, fp, #4
   16630:	ldr	fp, [sp]
   16634:	add	sp, sp, #4
   16638:	pop	{pc}		; (ldr pc, [sp], #4)
   1663c:	str	fp, [sp, #-8]!
   16640:	str	lr, [sp, #4]
   16644:	add	fp, sp, #4
   16648:	sub	sp, sp, #32
   1664c:	str	r0, [fp, #-24]	; 0xffffffe8
   16650:	str	r1, [fp, #-28]	; 0xffffffe4
   16654:	str	r2, [fp, #-32]	; 0xffffffe0
   16658:	str	r3, [fp, #-36]	; 0xffffffdc
   1665c:	mvn	r3, #0
   16660:	str	r3, [fp, #-12]
   16664:	mov	r3, #0
   16668:	strb	r3, [fp, #-13]
   1666c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16670:	bl	114e8 <strlen@plt>
   16674:	str	r0, [fp, #-20]	; 0xffffffec
   16678:	mov	r3, #0
   1667c:	str	r3, [fp, #-8]
   16680:	b	16760 <ftello64@plt+0x50f8>
   16684:	ldr	r3, [fp, #-8]
   16688:	lsl	r3, r3, #2
   1668c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16690:	add	r3, r2, r3
   16694:	ldr	r3, [r3]
   16698:	ldr	r2, [fp, #-20]	; 0xffffffec
   1669c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   166a0:	mov	r0, r3
   166a4:	bl	11620 <strncmp@plt>
   166a8:	mov	r3, r0
   166ac:	cmp	r3, #0
   166b0:	bne	16754 <ftello64@plt+0x50ec>
   166b4:	ldr	r3, [fp, #-8]
   166b8:	lsl	r3, r3, #2
   166bc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   166c0:	add	r3, r2, r3
   166c4:	ldr	r3, [r3]
   166c8:	mov	r0, r3
   166cc:	bl	114e8 <strlen@plt>
   166d0:	mov	r2, r0
   166d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   166d8:	cmp	r3, r2
   166dc:	bne	166e8 <ftello64@plt+0x5080>
   166e0:	ldr	r3, [fp, #-8]
   166e4:	b	16794 <ftello64@plt+0x512c>
   166e8:	ldr	r3, [fp, #-12]
   166ec:	cmn	r3, #1
   166f0:	bne	16700 <ftello64@plt+0x5098>
   166f4:	ldr	r3, [fp, #-8]
   166f8:	str	r3, [fp, #-12]
   166fc:	b	16754 <ftello64@plt+0x50ec>
   16700:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16704:	cmp	r3, #0
   16708:	beq	1674c <ftello64@plt+0x50e4>
   1670c:	ldr	r3, [fp, #-12]
   16710:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16714:	mul	r3, r2, r3
   16718:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1671c:	add	r0, r2, r3
   16720:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16724:	ldr	r2, [fp, #-8]
   16728:	mul	r3, r2, r3
   1672c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16730:	add	r3, r2, r3
   16734:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16738:	mov	r1, r3
   1673c:	bl	11380 <memcmp@plt>
   16740:	mov	r3, r0
   16744:	cmp	r3, #0
   16748:	beq	16754 <ftello64@plt+0x50ec>
   1674c:	mov	r3, #1
   16750:	strb	r3, [fp, #-13]
   16754:	ldr	r3, [fp, #-8]
   16758:	add	r3, r3, #1
   1675c:	str	r3, [fp, #-8]
   16760:	ldr	r3, [fp, #-8]
   16764:	lsl	r3, r3, #2
   16768:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1676c:	add	r3, r2, r3
   16770:	ldr	r3, [r3]
   16774:	cmp	r3, #0
   16778:	bne	16684 <ftello64@plt+0x501c>
   1677c:	ldrb	r3, [fp, #-13]
   16780:	cmp	r3, #0
   16784:	beq	16790 <ftello64@plt+0x5128>
   16788:	mvn	r3, #1
   1678c:	b	16794 <ftello64@plt+0x512c>
   16790:	ldr	r3, [fp, #-12]
   16794:	mov	r0, r3
   16798:	sub	sp, fp, #4
   1679c:	ldr	fp, [sp]
   167a0:	add	sp, sp, #4
   167a4:	pop	{pc}		; (ldr pc, [sp], #4)
   167a8:	str	fp, [sp, #-8]!
   167ac:	str	lr, [sp, #4]
   167b0:	add	fp, sp, #4
   167b4:	sub	sp, sp, #16
   167b8:	str	r0, [fp, #-16]
   167bc:	str	r1, [fp, #-20]	; 0xffffffec
   167c0:	mov	r3, #0
   167c4:	str	r3, [fp, #-8]
   167c8:	b	1680c <ftello64@plt+0x51a4>
   167cc:	ldr	r3, [fp, #-8]
   167d0:	lsl	r3, r3, #2
   167d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   167d8:	add	r3, r2, r3
   167dc:	ldr	r3, [r3]
   167e0:	ldr	r1, [fp, #-16]
   167e4:	mov	r0, r3
   167e8:	bl	112c0 <strcmp@plt>
   167ec:	mov	r3, r0
   167f0:	cmp	r3, #0
   167f4:	bne	16800 <ftello64@plt+0x5198>
   167f8:	ldr	r3, [fp, #-8]
   167fc:	b	1682c <ftello64@plt+0x51c4>
   16800:	ldr	r3, [fp, #-8]
   16804:	add	r3, r3, #1
   16808:	str	r3, [fp, #-8]
   1680c:	ldr	r3, [fp, #-8]
   16810:	lsl	r3, r3, #2
   16814:	ldr	r2, [fp, #-20]	; 0xffffffec
   16818:	add	r3, r2, r3
   1681c:	ldr	r3, [r3]
   16820:	cmp	r3, #0
   16824:	bne	167cc <ftello64@plt+0x5164>
   16828:	mvn	r3, #0
   1682c:	mov	r0, r3
   16830:	sub	sp, fp, #4
   16834:	ldr	fp, [sp]
   16838:	add	sp, sp, #4
   1683c:	pop	{pc}		; (ldr pc, [sp], #4)
   16840:	str	r4, [sp, #-12]!
   16844:	str	fp, [sp, #4]
   16848:	str	lr, [sp, #8]
   1684c:	add	fp, sp, #8
   16850:	sub	sp, sp, #36	; 0x24
   16854:	str	r0, [fp, #-24]	; 0xffffffe8
   16858:	str	r1, [fp, #-28]	; 0xffffffe4
   1685c:	str	r2, [fp, #-32]	; 0xffffffe0
   16860:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16864:	cmn	r3, #1
   16868:	bne	16880 <ftello64@plt+0x5218>
   1686c:	movw	r0, #42784	; 0xa720
   16870:	movt	r0, #3
   16874:	bl	114dc <gettext@plt>
   16878:	mov	r3, r0
   1687c:	b	16890 <ftello64@plt+0x5228>
   16880:	movw	r0, #42812	; 0xa73c
   16884:	movt	r0, #3
   16888:	bl	114dc <gettext@plt>
   1688c:	mov	r3, r0
   16890:	str	r3, [fp, #-16]
   16894:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16898:	mov	r1, #8
   1689c:	mov	r0, #0
   168a0:	bl	19d44 <ftello64@plt+0x86dc>
   168a4:	mov	r4, r0
   168a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   168ac:	mov	r0, #1
   168b0:	bl	1a298 <ftello64@plt+0x8c30>
   168b4:	mov	r3, r0
   168b8:	str	r3, [sp]
   168bc:	mov	r3, r4
   168c0:	ldr	r2, [fp, #-16]
   168c4:	mov	r1, #0
   168c8:	mov	r0, #0
   168cc:	bl	1144c <error@plt>
   168d0:	nop	{0}
   168d4:	sub	sp, fp, #8
   168d8:	ldr	r4, [sp]
   168dc:	ldr	fp, [sp, #4]
   168e0:	add	sp, sp, #8
   168e4:	pop	{pc}		; (ldr pc, [sp], #4)
   168e8:	str	r4, [sp, #-12]!
   168ec:	str	fp, [sp, #4]
   168f0:	str	lr, [sp, #8]
   168f4:	add	fp, sp, #8
   168f8:	sub	sp, sp, #28
   168fc:	str	r0, [fp, #-24]	; 0xffffffe8
   16900:	str	r1, [fp, #-28]	; 0xffffffe4
   16904:	str	r2, [fp, #-32]	; 0xffffffe0
   16908:	mov	r3, #0
   1690c:	str	r3, [fp, #-20]	; 0xffffffec
   16910:	movw	r0, #42844	; 0xa75c
   16914:	movt	r0, #3
   16918:	bl	114dc <gettext@plt>
   1691c:	mov	r2, r0
   16920:	movw	r3, #49640	; 0xc1e8
   16924:	movt	r3, #4
   16928:	ldr	r3, [r3]
   1692c:	mov	r1, r3
   16930:	mov	r0, r2
   16934:	bl	11278 <fputs_unlocked@plt>
   16938:	mov	r3, #0
   1693c:	str	r3, [fp, #-16]
   16940:	b	16a28 <ftello64@plt+0x53c0>
   16944:	ldr	r3, [fp, #-16]
   16948:	cmp	r3, #0
   1694c:	beq	16980 <ftello64@plt+0x5318>
   16950:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16954:	ldr	r2, [fp, #-16]
   16958:	mul	r3, r2, r3
   1695c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16960:	add	r3, r2, r3
   16964:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16968:	mov	r1, r3
   1696c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16970:	bl	11380 <memcmp@plt>
   16974:	mov	r3, r0
   16978:	cmp	r3, #0
   1697c:	beq	169dc <ftello64@plt+0x5374>
   16980:	movw	r3, #49640	; 0xc1e8
   16984:	movt	r3, #4
   16988:	ldr	r4, [r3]
   1698c:	ldr	r3, [fp, #-16]
   16990:	lsl	r3, r3, #2
   16994:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16998:	add	r3, r2, r3
   1699c:	ldr	r3, [r3]
   169a0:	mov	r0, r3
   169a4:	bl	1a2d8 <ftello64@plt+0x8c70>
   169a8:	mov	r3, r0
   169ac:	mov	r2, r3
   169b0:	movw	r1, #42868	; 0xa774
   169b4:	movt	r1, #3
   169b8:	mov	r0, r4
   169bc:	bl	11500 <fprintf@plt>
   169c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   169c4:	ldr	r2, [fp, #-16]
   169c8:	mul	r3, r2, r3
   169cc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   169d0:	add	r3, r2, r3
   169d4:	str	r3, [fp, #-20]	; 0xffffffec
   169d8:	b	16a1c <ftello64@plt+0x53b4>
   169dc:	movw	r3, #49640	; 0xc1e8
   169e0:	movt	r3, #4
   169e4:	ldr	r4, [r3]
   169e8:	ldr	r3, [fp, #-16]
   169ec:	lsl	r3, r3, #2
   169f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   169f4:	add	r3, r2, r3
   169f8:	ldr	r3, [r3]
   169fc:	mov	r0, r3
   16a00:	bl	1a2d8 <ftello64@plt+0x8c70>
   16a04:	mov	r3, r0
   16a08:	mov	r2, r3
   16a0c:	movw	r1, #42876	; 0xa77c
   16a10:	movt	r1, #3
   16a14:	mov	r0, r4
   16a18:	bl	11500 <fprintf@plt>
   16a1c:	ldr	r3, [fp, #-16]
   16a20:	add	r3, r3, #1
   16a24:	str	r3, [fp, #-16]
   16a28:	ldr	r3, [fp, #-16]
   16a2c:	lsl	r3, r3, #2
   16a30:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16a34:	add	r3, r2, r3
   16a38:	ldr	r3, [r3]
   16a3c:	cmp	r3, #0
   16a40:	bne	16944 <ftello64@plt+0x52dc>
   16a44:	movw	r3, #49640	; 0xc1e8
   16a48:	movt	r3, #4
   16a4c:	ldr	r3, [r3]
   16a50:	mov	r1, r3
   16a54:	mov	r0, #10
   16a58:	bl	1165c <putc_unlocked@plt>
   16a5c:	nop	{0}
   16a60:	sub	sp, fp, #8
   16a64:	ldr	r4, [sp]
   16a68:	ldr	fp, [sp, #4]
   16a6c:	add	sp, sp, #8
   16a70:	pop	{pc}		; (ldr pc, [sp], #4)
   16a74:	str	fp, [sp, #-8]!
   16a78:	str	lr, [sp, #4]
   16a7c:	add	fp, sp, #4
   16a80:	sub	sp, sp, #24
   16a84:	str	r0, [fp, #-16]
   16a88:	str	r1, [fp, #-20]	; 0xffffffec
   16a8c:	str	r2, [fp, #-24]	; 0xffffffe8
   16a90:	str	r3, [fp, #-28]	; 0xffffffe4
   16a94:	ldrb	r3, [fp, #12]
   16a98:	cmp	r3, #0
   16a9c:	beq	16abc <ftello64@plt+0x5454>
   16aa0:	ldr	r3, [fp, #4]
   16aa4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16aa8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16aac:	ldr	r0, [fp, #-20]	; 0xffffffec
   16ab0:	bl	1663c <ftello64@plt+0x4fd4>
   16ab4:	str	r0, [fp, #-8]
   16ab8:	b	16acc <ftello64@plt+0x5464>
   16abc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ac0:	ldr	r0, [fp, #-20]	; 0xffffffec
   16ac4:	bl	167a8 <ftello64@plt+0x5140>
   16ac8:	str	r0, [fp, #-8]
   16acc:	ldr	r3, [fp, #-8]
   16ad0:	cmp	r3, #0
   16ad4:	blt	16ae0 <ftello64@plt+0x5478>
   16ad8:	ldr	r3, [fp, #-8]
   16adc:	b	16b0c <ftello64@plt+0x54a4>
   16ae0:	ldr	r2, [fp, #-8]
   16ae4:	ldr	r1, [fp, #-20]	; 0xffffffec
   16ae8:	ldr	r0, [fp, #-16]
   16aec:	bl	16840 <ftello64@plt+0x51d8>
   16af0:	ldr	r2, [fp, #4]
   16af4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16af8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16afc:	bl	168e8 <ftello64@plt+0x5280>
   16b00:	ldr	r3, [fp, #8]
   16b04:	blx	r3
   16b08:	mvn	r3, #0
   16b0c:	mov	r0, r3
   16b10:	sub	sp, fp, #4
   16b14:	ldr	fp, [sp]
   16b18:	add	sp, sp, #4
   16b1c:	pop	{pc}		; (ldr pc, [sp], #4)
   16b20:	str	fp, [sp, #-8]!
   16b24:	str	lr, [sp, #4]
   16b28:	add	fp, sp, #4
   16b2c:	sub	sp, sp, #24
   16b30:	str	r0, [fp, #-16]
   16b34:	str	r1, [fp, #-20]	; 0xffffffec
   16b38:	str	r2, [fp, #-24]	; 0xffffffe8
   16b3c:	str	r3, [fp, #-28]	; 0xffffffe4
   16b40:	mov	r3, #0
   16b44:	str	r3, [fp, #-8]
   16b48:	b	16ba0 <ftello64@plt+0x5538>
   16b4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16b50:	ldr	r2, [fp, #-8]
   16b54:	mul	r3, r2, r3
   16b58:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16b5c:	add	r3, r2, r3
   16b60:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16b64:	mov	r1, r3
   16b68:	ldr	r0, [fp, #-16]
   16b6c:	bl	11380 <memcmp@plt>
   16b70:	mov	r3, r0
   16b74:	cmp	r3, #0
   16b78:	bne	16b94 <ftello64@plt+0x552c>
   16b7c:	ldr	r3, [fp, #-8]
   16b80:	lsl	r3, r3, #2
   16b84:	ldr	r2, [fp, #-20]	; 0xffffffec
   16b88:	add	r3, r2, r3
   16b8c:	ldr	r3, [r3]
   16b90:	b	16bc0 <ftello64@plt+0x5558>
   16b94:	ldr	r3, [fp, #-8]
   16b98:	add	r3, r3, #1
   16b9c:	str	r3, [fp, #-8]
   16ba0:	ldr	r3, [fp, #-8]
   16ba4:	lsl	r3, r3, #2
   16ba8:	ldr	r2, [fp, #-20]	; 0xffffffec
   16bac:	add	r3, r2, r3
   16bb0:	ldr	r3, [r3]
   16bb4:	cmp	r3, #0
   16bb8:	bne	16b4c <ftello64@plt+0x54e4>
   16bbc:	mov	r3, #0
   16bc0:	mov	r0, r3
   16bc4:	sub	sp, fp, #4
   16bc8:	ldr	fp, [sp]
   16bcc:	add	sp, sp, #4
   16bd0:	pop	{pc}		; (ldr pc, [sp], #4)
   16bd4:	push	{fp}		; (str fp, [sp, #-4]!)
   16bd8:	add	fp, sp, #0
   16bdc:	sub	sp, sp, #12
   16be0:	str	r0, [fp, #-8]
   16be4:	movw	r3, #51208	; 0xc808
   16be8:	movt	r3, #4
   16bec:	ldr	r2, [fp, #-8]
   16bf0:	str	r2, [r3]
   16bf4:	nop	{0}
   16bf8:	add	sp, fp, #0
   16bfc:	pop	{fp}		; (ldr fp, [sp], #4)
   16c00:	bx	lr
   16c04:	push	{fp}		; (str fp, [sp, #-4]!)
   16c08:	add	fp, sp, #0
   16c0c:	sub	sp, sp, #12
   16c10:	mov	r3, r0
   16c14:	strb	r3, [fp, #-5]
   16c18:	movw	r3, #51212	; 0xc80c
   16c1c:	movt	r3, #4
   16c20:	ldrb	r2, [fp, #-5]
   16c24:	strb	r2, [r3]
   16c28:	nop	{0}
   16c2c:	add	sp, fp, #0
   16c30:	pop	{fp}		; (ldr fp, [sp], #4)
   16c34:	bx	lr
   16c38:	str	r4, [sp, #-12]!
   16c3c:	str	fp, [sp, #4]
   16c40:	str	lr, [sp, #8]
   16c44:	add	fp, sp, #8
   16c48:	sub	sp, sp, #20
   16c4c:	movw	r3, #49652	; 0xc1f4
   16c50:	movt	r3, #4
   16c54:	ldr	r3, [r3]
   16c58:	mov	r0, r3
   16c5c:	bl	36160 <ftello64@plt+0x24af8>
   16c60:	mov	r3, r0
   16c64:	cmp	r3, #0
   16c68:	beq	16d3c <ftello64@plt+0x56d4>
   16c6c:	movw	r3, #51212	; 0xc80c
   16c70:	movt	r3, #4
   16c74:	ldrb	r3, [r3]
   16c78:	eor	r3, r3, #1
   16c7c:	uxtb	r3, r3
   16c80:	cmp	r3, #0
   16c84:	bne	16c9c <ftello64@plt+0x5634>
   16c88:	bl	1150c <__errno_location@plt>
   16c8c:	mov	r3, r0
   16c90:	ldr	r3, [r3]
   16c94:	cmp	r3, #32
   16c98:	beq	16d3c <ftello64@plt+0x56d4>
   16c9c:	movw	r0, #42884	; 0xa784
   16ca0:	movt	r0, #3
   16ca4:	bl	114dc <gettext@plt>
   16ca8:	str	r0, [fp, #-16]
   16cac:	movw	r3, #51208	; 0xc808
   16cb0:	movt	r3, #4
   16cb4:	ldr	r3, [r3]
   16cb8:	cmp	r3, #0
   16cbc:	beq	16d08 <ftello64@plt+0x56a0>
   16cc0:	bl	1150c <__errno_location@plt>
   16cc4:	mov	r3, r0
   16cc8:	ldr	r4, [r3]
   16ccc:	movw	r3, #51208	; 0xc808
   16cd0:	movt	r3, #4
   16cd4:	ldr	r3, [r3]
   16cd8:	mov	r0, r3
   16cdc:	bl	19f64 <ftello64@plt+0x88fc>
   16ce0:	mov	r2, r0
   16ce4:	ldr	r3, [fp, #-16]
   16ce8:	str	r3, [sp]
   16cec:	mov	r3, r2
   16cf0:	movw	r2, #42896	; 0xa790
   16cf4:	movt	r2, #3
   16cf8:	mov	r1, r4
   16cfc:	mov	r0, #0
   16d00:	bl	1144c <error@plt>
   16d04:	b	16d28 <ftello64@plt+0x56c0>
   16d08:	bl	1150c <__errno_location@plt>
   16d0c:	mov	r3, r0
   16d10:	ldr	r1, [r3]
   16d14:	ldr	r3, [fp, #-16]
   16d18:	movw	r2, #42904	; 0xa798
   16d1c:	movt	r2, #3
   16d20:	mov	r0, #0
   16d24:	bl	1144c <error@plt>
   16d28:	movw	r3, #49552	; 0xc190
   16d2c:	movt	r3, #4
   16d30:	ldr	r3, [r3]
   16d34:	mov	r0, r3
   16d38:	bl	1132c <_exit@plt>
   16d3c:	movw	r3, #49640	; 0xc1e8
   16d40:	movt	r3, #4
   16d44:	ldr	r3, [r3]
   16d48:	mov	r0, r3
   16d4c:	bl	36160 <ftello64@plt+0x24af8>
   16d50:	mov	r3, r0
   16d54:	cmp	r3, #0
   16d58:	beq	16d70 <ftello64@plt+0x5708>
   16d5c:	movw	r3, #49552	; 0xc190
   16d60:	movt	r3, #4
   16d64:	ldr	r3, [r3]
   16d68:	mov	r0, r3
   16d6c:	bl	1132c <_exit@plt>
   16d70:	nop	{0}
   16d74:	sub	sp, fp, #8
   16d78:	ldr	r4, [sp]
   16d7c:	ldr	fp, [sp, #4]
   16d80:	add	sp, sp, #8
   16d84:	pop	{pc}		; (ldr pc, [sp], #4)
   16d88:	str	r4, [sp, #-12]!
   16d8c:	str	fp, [sp, #4]
   16d90:	str	lr, [sp, #8]
   16d94:	add	fp, sp, #8
   16d98:	sub	sp, sp, #20
   16d9c:	str	r0, [fp, #-24]	; 0xffffffe8
   16da0:	bl	1150c <__errno_location@plt>
   16da4:	mov	r3, r0
   16da8:	ldr	r3, [r3]
   16dac:	str	r3, [fp, #-20]	; 0xffffffec
   16db0:	bl	1150c <__errno_location@plt>
   16db4:	mov	r3, r0
   16db8:	ldr	r3, [r3]
   16dbc:	str	r3, [fp, #-16]
   16dc0:	bl	1150c <__errno_location@plt>
   16dc4:	mov	r2, r0
   16dc8:	mov	r3, #0
   16dcc:	str	r3, [r2]
   16dd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16dd4:	bl	11308 <free@plt>
   16dd8:	bl	1150c <__errno_location@plt>
   16ddc:	mov	r3, r0
   16de0:	ldr	r3, [r3]
   16de4:	cmp	r3, #0
   16de8:	moveq	r3, #1
   16dec:	movne	r3, #0
   16df0:	uxtb	r3, r3
   16df4:	mov	r4, r3
   16df8:	bl	1150c <__errno_location@plt>
   16dfc:	mov	r2, r0
   16e00:	lsl	r3, r4, #2
   16e04:	sub	r1, fp, #12
   16e08:	add	r3, r1, r3
   16e0c:	ldr	r3, [r3, #-8]
   16e10:	str	r3, [r2]
   16e14:	nop	{0}
   16e18:	sub	sp, fp, #8
   16e1c:	ldr	r4, [sp]
   16e20:	ldr	fp, [sp, #4]
   16e24:	add	sp, sp, #8
   16e28:	pop	{pc}		; (ldr pc, [sp], #4)
   16e2c:	str	fp, [sp, #-8]!
   16e30:	str	lr, [sp, #4]
   16e34:	add	fp, sp, #4
   16e38:	sub	sp, sp, #16
   16e3c:	str	r0, [fp, #-16]
   16e40:	mov	r1, #0
   16e44:	movw	r0, #42908	; 0xa79c
   16e48:	movt	r0, #3
   16e4c:	bl	11458 <open64@plt>
   16e50:	str	r0, [fp, #-8]
   16e54:	ldr	r2, [fp, #-8]
   16e58:	ldr	r3, [fp, #-16]
   16e5c:	cmp	r2, r3
   16e60:	beq	16e90 <ftello64@plt+0x5828>
   16e64:	ldr	r3, [fp, #-8]
   16e68:	cmp	r3, #0
   16e6c:	blt	16e88 <ftello64@plt+0x5820>
   16e70:	ldr	r0, [fp, #-8]
   16e74:	bl	11638 <close@plt>
   16e78:	bl	1150c <__errno_location@plt>
   16e7c:	mov	r2, r0
   16e80:	mov	r3, #9
   16e84:	str	r3, [r2]
   16e88:	mov	r3, #0
   16e8c:	b	16e94 <ftello64@plt+0x582c>
   16e90:	mov	r3, #1
   16e94:	mov	r0, r3
   16e98:	sub	sp, fp, #4
   16e9c:	ldr	fp, [sp]
   16ea0:	add	sp, sp, #4
   16ea4:	pop	{pc}		; (ldr pc, [sp], #4)
   16ea8:	str	fp, [sp, #-8]!
   16eac:	str	lr, [sp, #4]
   16eb0:	add	fp, sp, #4
   16eb4:	sub	sp, sp, #24
   16eb8:	str	r0, [fp, #-16]
   16ebc:	str	r1, [fp, #-20]	; 0xffffffec
   16ec0:	str	r2, [fp, #-24]	; 0xffffffe8
   16ec4:	mov	r3, #0
   16ec8:	strb	r3, [fp, #-5]
   16ecc:	mov	r3, #0
   16ed0:	strb	r3, [fp, #-6]
   16ed4:	mov	r3, #0
   16ed8:	strb	r3, [fp, #-7]
   16edc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ee0:	bl	11554 <fileno@plt>
   16ee4:	mov	r3, r0
   16ee8:	cmp	r3, #1
   16eec:	beq	16f40 <ftello64@plt+0x58d8>
   16ef0:	cmp	r3, #2
   16ef4:	beq	16f20 <ftello64@plt+0x58b8>
   16ef8:	cmp	r3, #0
   16efc:	beq	16f60 <ftello64@plt+0x58f8>
   16f00:	mov	r1, #2
   16f04:	mov	r0, #2
   16f08:	bl	113b0 <dup2@plt>
   16f0c:	mov	r3, r0
   16f10:	cmp	r3, #2
   16f14:	beq	16f20 <ftello64@plt+0x58b8>
   16f18:	mov	r3, #1
   16f1c:	strb	r3, [fp, #-7]
   16f20:	mov	r1, #1
   16f24:	mov	r0, #1
   16f28:	bl	113b0 <dup2@plt>
   16f2c:	mov	r3, r0
   16f30:	cmp	r3, #1
   16f34:	beq	16f40 <ftello64@plt+0x58d8>
   16f38:	mov	r3, #1
   16f3c:	strb	r3, [fp, #-6]
   16f40:	mov	r1, #0
   16f44:	mov	r0, #0
   16f48:	bl	113b0 <dup2@plt>
   16f4c:	mov	r3, r0
   16f50:	cmp	r3, #0
   16f54:	beq	16f60 <ftello64@plt+0x58f8>
   16f58:	mov	r3, #1
   16f5c:	strb	r3, [fp, #-5]
   16f60:	nop	{0}
   16f64:	ldrb	r3, [fp, #-5]
   16f68:	cmp	r3, #0
   16f6c:	beq	16f98 <ftello64@plt+0x5930>
   16f70:	mov	r0, #0
   16f74:	bl	16e2c <ftello64@plt+0x57c4>
   16f78:	mov	r3, r0
   16f7c:	eor	r3, r3, #1
   16f80:	uxtb	r3, r3
   16f84:	cmp	r3, #0
   16f88:	beq	16f98 <ftello64@plt+0x5930>
   16f8c:	mov	r3, #0
   16f90:	str	r3, [fp, #-24]	; 0xffffffe8
   16f94:	b	17014 <ftello64@plt+0x59ac>
   16f98:	ldrb	r3, [fp, #-6]
   16f9c:	cmp	r3, #0
   16fa0:	beq	16fcc <ftello64@plt+0x5964>
   16fa4:	mov	r0, #1
   16fa8:	bl	16e2c <ftello64@plt+0x57c4>
   16fac:	mov	r3, r0
   16fb0:	eor	r3, r3, #1
   16fb4:	uxtb	r3, r3
   16fb8:	cmp	r3, #0
   16fbc:	beq	16fcc <ftello64@plt+0x5964>
   16fc0:	mov	r3, #0
   16fc4:	str	r3, [fp, #-24]	; 0xffffffe8
   16fc8:	b	17014 <ftello64@plt+0x59ac>
   16fcc:	ldrb	r3, [fp, #-7]
   16fd0:	cmp	r3, #0
   16fd4:	beq	17000 <ftello64@plt+0x5998>
   16fd8:	mov	r0, #2
   16fdc:	bl	16e2c <ftello64@plt+0x57c4>
   16fe0:	mov	r3, r0
   16fe4:	eor	r3, r3, #1
   16fe8:	uxtb	r3, r3
   16fec:	cmp	r3, #0
   16ff0:	beq	17000 <ftello64@plt+0x5998>
   16ff4:	mov	r3, #0
   16ff8:	str	r3, [fp, #-24]	; 0xffffffe8
   16ffc:	b	17014 <ftello64@plt+0x59ac>
   17000:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17004:	ldr	r1, [fp, #-20]	; 0xffffffec
   17008:	ldr	r0, [fp, #-16]
   1700c:	bl	114a0 <freopen64@plt>
   17010:	str	r0, [fp, #-24]	; 0xffffffe8
   17014:	bl	1150c <__errno_location@plt>
   17018:	mov	r3, r0
   1701c:	ldr	r3, [r3]
   17020:	str	r3, [fp, #-12]
   17024:	ldrb	r3, [fp, #-7]
   17028:	cmp	r3, #0
   1702c:	beq	17038 <ftello64@plt+0x59d0>
   17030:	mov	r0, #2
   17034:	bl	11638 <close@plt>
   17038:	ldrb	r3, [fp, #-6]
   1703c:	cmp	r3, #0
   17040:	beq	1704c <ftello64@plt+0x59e4>
   17044:	mov	r0, #1
   17048:	bl	11638 <close@plt>
   1704c:	ldrb	r3, [fp, #-5]
   17050:	cmp	r3, #0
   17054:	beq	17060 <ftello64@plt+0x59f8>
   17058:	mov	r0, #0
   1705c:	bl	11638 <close@plt>
   17060:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17064:	cmp	r3, #0
   17068:	bne	1707c <ftello64@plt+0x5a14>
   1706c:	bl	1150c <__errno_location@plt>
   17070:	mov	r2, r0
   17074:	ldr	r3, [fp, #-12]
   17078:	str	r3, [r2]
   1707c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17080:	mov	r0, r3
   17084:	sub	sp, fp, #4
   17088:	ldr	fp, [sp]
   1708c:	add	sp, sp, #4
   17090:	pop	{pc}		; (ldr pc, [sp], #4)
   17094:	str	fp, [sp, #-8]!
   17098:	str	lr, [sp, #4]
   1709c:	add	fp, sp, #4
   170a0:	sub	sp, sp, #16
   170a4:	str	r0, [fp, #-16]
   170a8:	ldr	r3, [fp, #-16]
   170ac:	cmp	r3, #0
   170b0:	bne	170d8 <ftello64@plt+0x5a70>
   170b4:	movw	r3, #49640	; 0xc1e8
   170b8:	movt	r3, #4
   170bc:	ldr	r3, [r3]
   170c0:	mov	r2, #55	; 0x37
   170c4:	mov	r1, #1
   170c8:	movw	r0, #42920	; 0xa7a8
   170cc:	movt	r0, #3
   170d0:	bl	113f8 <fwrite@plt>
   170d4:	bl	1162c <abort@plt>
   170d8:	mov	r1, #47	; 0x2f
   170dc:	ldr	r0, [fp, #-16]
   170e0:	bl	115b4 <strrchr@plt>
   170e4:	str	r0, [fp, #-8]
   170e8:	ldr	r3, [fp, #-8]
   170ec:	cmp	r3, #0
   170f0:	beq	17100 <ftello64@plt+0x5a98>
   170f4:	ldr	r3, [fp, #-8]
   170f8:	add	r3, r3, #1
   170fc:	b	17104 <ftello64@plt+0x5a9c>
   17100:	ldr	r3, [fp, #-16]
   17104:	str	r3, [fp, #-12]
   17108:	ldr	r2, [fp, #-12]
   1710c:	ldr	r3, [fp, #-16]
   17110:	sub	r3, r2, r3
   17114:	cmp	r3, #6
   17118:	ble	17188 <ftello64@plt+0x5b20>
   1711c:	ldr	r3, [fp, #-12]
   17120:	sub	r3, r3, #7
   17124:	mov	r2, #7
   17128:	movw	r1, #42976	; 0xa7e0
   1712c:	movt	r1, #3
   17130:	mov	r0, r3
   17134:	bl	11620 <strncmp@plt>
   17138:	mov	r3, r0
   1713c:	cmp	r3, #0
   17140:	bne	17188 <ftello64@plt+0x5b20>
   17144:	ldr	r3, [fp, #-12]
   17148:	str	r3, [fp, #-16]
   1714c:	mov	r2, #3
   17150:	movw	r1, #42984	; 0xa7e8
   17154:	movt	r1, #3
   17158:	ldr	r0, [fp, #-12]
   1715c:	bl	11620 <strncmp@plt>
   17160:	mov	r3, r0
   17164:	cmp	r3, #0
   17168:	bne	17188 <ftello64@plt+0x5b20>
   1716c:	ldr	r3, [fp, #-12]
   17170:	add	r3, r3, #3
   17174:	str	r3, [fp, #-16]
   17178:	movw	r3, #49624	; 0xc1d8
   1717c:	movt	r3, #4
   17180:	ldr	r2, [fp, #-16]
   17184:	str	r2, [r3]
   17188:	movw	r3, #51216	; 0xc810
   1718c:	movt	r3, #4
   17190:	ldr	r2, [fp, #-16]
   17194:	str	r2, [r3]
   17198:	movw	r3, #49628	; 0xc1dc
   1719c:	movt	r3, #4
   171a0:	ldr	r2, [fp, #-16]
   171a4:	str	r2, [r3]
   171a8:	nop	{0}
   171ac:	sub	sp, fp, #4
   171b0:	ldr	fp, [sp]
   171b4:	add	sp, sp, #4
   171b8:	pop	{pc}		; (ldr pc, [sp], #4)
   171bc:	str	fp, [sp, #-8]!
   171c0:	str	lr, [sp, #4]
   171c4:	add	fp, sp, #4
   171c8:	sub	sp, sp, #144	; 0x90
   171cc:	str	r0, [fp, #-144]	; 0xffffff70
   171d0:	str	r1, [fp, #-148]	; 0xffffff6c
   171d4:	mov	r1, #2
   171d8:	ldr	r0, [fp, #-148]	; 0xffffff6c
   171dc:	bl	33f9c <ftello64@plt+0x22934>
   171e0:	mov	r3, r0
   171e4:	str	r3, [fp, #-16]
   171e8:	mov	r3, #0
   171ec:	strb	r3, [fp, #-5]
   171f0:	b	17688 <ftello64@plt+0x6020>
   171f4:	ldr	r1, [fp, #-16]
   171f8:	ldr	r0, [fp, #-144]	; 0xffffff70
   171fc:	bl	37a54 <ftello64@plt+0x263ec>
   17200:	str	r0, [fp, #-20]	; 0xffffffec
   17204:	ldr	r3, [fp, #-20]	; 0xffffffec
   17208:	cmp	r3, #0
   1720c:	beq	1769c <ftello64@plt+0x6034>
   17210:	bl	11410 <__ctype_get_mb_cur_max@plt>
   17214:	mov	r3, r0
   17218:	cmp	r3, #1
   1721c:	bls	17594 <ftello64@plt+0x5f2c>
   17220:	ldr	r3, [fp, #-144]	; 0xffffff70
   17224:	str	r3, [fp, #-120]	; 0xffffff88
   17228:	mov	r3, #0
   1722c:	strb	r3, [fp, #-136]	; 0xffffff78
   17230:	sub	r3, fp, #136	; 0x88
   17234:	add	r3, r3, #4
   17238:	mov	r2, #8
   1723c:	mov	r1, #0
   17240:	mov	r0, r3
   17244:	bl	1153c <memset@plt>
   17248:	mov	r3, #0
   1724c:	strb	r3, [fp, #-124]	; 0xffffff84
   17250:	mov	r3, #1
   17254:	strb	r3, [fp, #-6]
   17258:	ldr	r3, [fp, #-120]	; 0xffffff88
   1725c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17260:	cmp	r2, r3
   17264:	bls	17330 <ftello64@plt+0x5cc8>
   17268:	sub	r3, fp, #136	; 0x88
   1726c:	mov	r0, r3
   17270:	bl	3820c <ftello64@plt+0x26ba4>
   17274:	ldrb	r3, [fp, #-112]	; 0xffffff90
   17278:	eor	r3, r3, #1
   1727c:	uxtb	r3, r3
   17280:	cmp	r3, #0
   17284:	bne	17294 <ftello64@plt+0x5c2c>
   17288:	ldr	r3, [fp, #-108]	; 0xffffff94
   1728c:	cmp	r3, #0
   17290:	beq	1729c <ftello64@plt+0x5c34>
   17294:	mov	r3, #1
   17298:	b	172a0 <ftello64@plt+0x5c38>
   1729c:	mov	r3, #0
   172a0:	cmp	r3, #0
   172a4:	bne	172ac <ftello64@plt+0x5c44>
   172a8:	bl	1162c <abort@plt>
   172ac:	sub	r3, fp, #80	; 0x50
   172b0:	sub	r2, fp, #120	; 0x78
   172b4:	ldrd	r0, [r2]
   172b8:	strd	r0, [r3]
   172bc:	ldrd	r0, [r2, #8]
   172c0:	strd	r0, [r3, #8]
   172c4:	ldrd	r0, [r2, #16]
   172c8:	strd	r0, [r3, #16]
   172cc:	ldrd	r0, [r2, #24]
   172d0:	strd	r0, [r3, #24]
   172d4:	ldrd	r0, [r2, #32]
   172d8:	strd	r0, [r3, #32]
   172dc:	ldr	r2, [fp, #-120]	; 0xffffff88
   172e0:	ldr	r3, [fp, #-116]	; 0xffffff8c
   172e4:	add	r3, r2, r3
   172e8:	str	r3, [fp, #-120]	; 0xffffff88
   172ec:	mov	r3, #0
   172f0:	strb	r3, [fp, #-124]	; 0xffffff84
   172f4:	ldr	r3, [fp, #-120]	; 0xffffff88
   172f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   172fc:	cmp	r2, r3
   17300:	bhi	17268 <ftello64@plt+0x5c00>
   17304:	ldrb	r3, [fp, #-72]	; 0xffffffb8
   17308:	cmp	r3, #0
   1730c:	beq	17330 <ftello64@plt+0x5cc8>
   17310:	ldr	r3, [fp, #-68]	; 0xffffffbc
   17314:	mov	r0, r3
   17318:	bl	11518 <iswalnum@plt>
   1731c:	mov	r3, r0
   17320:	cmp	r3, #0
   17324:	beq	17330 <ftello64@plt+0x5cc8>
   17328:	mov	r3, #0
   1732c:	strb	r3, [fp, #-6]
   17330:	ldr	r3, [fp, #-20]	; 0xffffffec
   17334:	str	r3, [fp, #-120]	; 0xffffff88
   17338:	mov	r3, #0
   1733c:	strb	r3, [fp, #-136]	; 0xffffff78
   17340:	sub	r3, fp, #136	; 0x88
   17344:	add	r3, r3, #4
   17348:	mov	r2, #8
   1734c:	mov	r1, #0
   17350:	mov	r0, r3
   17354:	bl	1153c <memset@plt>
   17358:	mov	r3, #0
   1735c:	strb	r3, [fp, #-124]	; 0xffffff84
   17360:	ldr	r3, [fp, #-16]
   17364:	str	r3, [fp, #-64]	; 0xffffffc0
   17368:	mov	r3, #0
   1736c:	strb	r3, [fp, #-80]	; 0xffffffb0
   17370:	sub	r3, fp, #80	; 0x50
   17374:	add	r3, r3, #4
   17378:	mov	r2, #8
   1737c:	mov	r1, #0
   17380:	mov	r0, r3
   17384:	bl	1153c <memset@plt>
   17388:	mov	r3, #0
   1738c:	strb	r3, [fp, #-68]	; 0xffffffbc
   17390:	b	17408 <ftello64@plt+0x5da0>
   17394:	sub	r3, fp, #136	; 0x88
   17398:	mov	r0, r3
   1739c:	bl	3820c <ftello64@plt+0x26ba4>
   173a0:	ldrb	r3, [fp, #-112]	; 0xffffff90
   173a4:	eor	r3, r3, #1
   173a8:	uxtb	r3, r3
   173ac:	cmp	r3, #0
   173b0:	bne	173c0 <ftello64@plt+0x5d58>
   173b4:	ldr	r3, [fp, #-108]	; 0xffffff94
   173b8:	cmp	r3, #0
   173bc:	beq	173c8 <ftello64@plt+0x5d60>
   173c0:	mov	r3, #1
   173c4:	b	173cc <ftello64@plt+0x5d64>
   173c8:	mov	r3, #0
   173cc:	cmp	r3, #0
   173d0:	bne	173d8 <ftello64@plt+0x5d70>
   173d4:	bl	1162c <abort@plt>
   173d8:	ldr	r2, [fp, #-120]	; 0xffffff88
   173dc:	ldr	r3, [fp, #-116]	; 0xffffff8c
   173e0:	add	r3, r2, r3
   173e4:	str	r3, [fp, #-120]	; 0xffffff88
   173e8:	mov	r3, #0
   173ec:	strb	r3, [fp, #-124]	; 0xffffff84
   173f0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   173f4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   173f8:	add	r3, r2, r3
   173fc:	str	r3, [fp, #-64]	; 0xffffffc0
   17400:	mov	r3, #0
   17404:	strb	r3, [fp, #-68]	; 0xffffffbc
   17408:	sub	r3, fp, #80	; 0x50
   1740c:	mov	r0, r3
   17410:	bl	3820c <ftello64@plt+0x26ba4>
   17414:	ldrb	r3, [fp, #-56]	; 0xffffffc8
   17418:	eor	r3, r3, #1
   1741c:	uxtb	r3, r3
   17420:	cmp	r3, #0
   17424:	bne	17434 <ftello64@plt+0x5dcc>
   17428:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1742c:	cmp	r3, #0
   17430:	beq	1743c <ftello64@plt+0x5dd4>
   17434:	mov	r3, #1
   17438:	b	17440 <ftello64@plt+0x5dd8>
   1743c:	mov	r3, #0
   17440:	cmp	r3, #0
   17444:	bne	17394 <ftello64@plt+0x5d2c>
   17448:	mov	r3, #1
   1744c:	strb	r3, [fp, #-7]
   17450:	sub	r3, fp, #136	; 0x88
   17454:	mov	r0, r3
   17458:	bl	3820c <ftello64@plt+0x26ba4>
   1745c:	ldrb	r3, [fp, #-112]	; 0xffffff90
   17460:	eor	r3, r3, #1
   17464:	uxtb	r3, r3
   17468:	cmp	r3, #0
   1746c:	bne	1747c <ftello64@plt+0x5e14>
   17470:	ldr	r3, [fp, #-108]	; 0xffffff94
   17474:	cmp	r3, #0
   17478:	beq	17484 <ftello64@plt+0x5e1c>
   1747c:	mov	r3, #1
   17480:	b	17488 <ftello64@plt+0x5e20>
   17484:	mov	r3, #0
   17488:	cmp	r3, #0
   1748c:	beq	174ec <ftello64@plt+0x5e84>
   17490:	sub	r3, fp, #80	; 0x50
   17494:	sub	r2, fp, #120	; 0x78
   17498:	ldrd	r0, [r2]
   1749c:	strd	r0, [r3]
   174a0:	ldrd	r0, [r2, #8]
   174a4:	strd	r0, [r3, #8]
   174a8:	ldrd	r0, [r2, #16]
   174ac:	strd	r0, [r3, #16]
   174b0:	ldrd	r0, [r2, #24]
   174b4:	strd	r0, [r3, #24]
   174b8:	ldrd	r0, [r2, #32]
   174bc:	strd	r0, [r3, #32]
   174c0:	ldrb	r3, [fp, #-72]	; 0xffffffb8
   174c4:	cmp	r3, #0
   174c8:	beq	174ec <ftello64@plt+0x5e84>
   174cc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   174d0:	mov	r0, r3
   174d4:	bl	11518 <iswalnum@plt>
   174d8:	mov	r3, r0
   174dc:	cmp	r3, #0
   174e0:	beq	174ec <ftello64@plt+0x5e84>
   174e4:	mov	r3, #0
   174e8:	strb	r3, [fp, #-7]
   174ec:	ldrb	r3, [fp, #-6]
   174f0:	cmp	r3, #0
   174f4:	beq	17510 <ftello64@plt+0x5ea8>
   174f8:	ldrb	r3, [fp, #-7]
   174fc:	cmp	r3, #0
   17500:	beq	17510 <ftello64@plt+0x5ea8>
   17504:	mov	r3, #1
   17508:	strb	r3, [fp, #-5]
   1750c:	b	176b0 <ftello64@plt+0x6048>
   17510:	ldr	r3, [fp, #-20]	; 0xffffffec
   17514:	str	r3, [fp, #-120]	; 0xffffff88
   17518:	mov	r3, #0
   1751c:	strb	r3, [fp, #-136]	; 0xffffff78
   17520:	sub	r3, fp, #136	; 0x88
   17524:	add	r3, r3, #4
   17528:	mov	r2, #8
   1752c:	mov	r1, #0
   17530:	mov	r0, r3
   17534:	bl	1153c <memset@plt>
   17538:	mov	r3, #0
   1753c:	strb	r3, [fp, #-124]	; 0xffffff84
   17540:	sub	r3, fp, #136	; 0x88
   17544:	mov	r0, r3
   17548:	bl	3820c <ftello64@plt+0x26ba4>
   1754c:	ldrb	r3, [fp, #-112]	; 0xffffff90
   17550:	eor	r3, r3, #1
   17554:	uxtb	r3, r3
   17558:	cmp	r3, #0
   1755c:	bne	1756c <ftello64@plt+0x5f04>
   17560:	ldr	r3, [fp, #-108]	; 0xffffff94
   17564:	cmp	r3, #0
   17568:	beq	17574 <ftello64@plt+0x5f0c>
   1756c:	mov	r3, #1
   17570:	b	17578 <ftello64@plt+0x5f10>
   17574:	mov	r3, #0
   17578:	cmp	r3, #0
   1757c:	beq	176a4 <ftello64@plt+0x603c>
   17580:	ldr	r3, [fp, #-116]	; 0xffffff8c
   17584:	ldr	r2, [fp, #-20]	; 0xffffffec
   17588:	add	r3, r2, r3
   1758c:	str	r3, [fp, #-144]	; 0xffffff70
   17590:	b	17688 <ftello64@plt+0x6020>
   17594:	mov	r3, #1
   17598:	strb	r3, [fp, #-8]
   1759c:	ldr	r2, [fp, #-144]	; 0xffffff70
   175a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   175a4:	cmp	r2, r3
   175a8:	bcs	175e4 <ftello64@plt+0x5f7c>
   175ac:	bl	114b8 <__ctype_b_loc@plt>
   175b0:	mov	r3, r0
   175b4:	ldr	r2, [r3]
   175b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   175bc:	sub	r3, r3, #1
   175c0:	ldrb	r3, [r3]
   175c4:	lsl	r3, r3, #1
   175c8:	add	r3, r2, r3
   175cc:	ldrh	r3, [r3]
   175d0:	and	r3, r3, #8
   175d4:	cmp	r3, #0
   175d8:	beq	175e4 <ftello64@plt+0x5f7c>
   175dc:	mov	r3, #0
   175e0:	strb	r3, [fp, #-8]
   175e4:	ldr	r0, [fp, #-16]
   175e8:	bl	114e8 <strlen@plt>
   175ec:	mov	r2, r0
   175f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   175f4:	add	r3, r3, r2
   175f8:	str	r3, [fp, #-24]	; 0xffffffe8
   175fc:	mov	r3, #1
   17600:	strb	r3, [fp, #-9]
   17604:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17608:	ldrb	r3, [r3]
   1760c:	cmp	r3, #0
   17610:	beq	17648 <ftello64@plt+0x5fe0>
   17614:	bl	114b8 <__ctype_b_loc@plt>
   17618:	mov	r3, r0
   1761c:	ldr	r2, [r3]
   17620:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17624:	ldrb	r3, [r3]
   17628:	lsl	r3, r3, #1
   1762c:	add	r3, r2, r3
   17630:	ldrh	r3, [r3]
   17634:	and	r3, r3, #8
   17638:	cmp	r3, #0
   1763c:	beq	17648 <ftello64@plt+0x5fe0>
   17640:	mov	r3, #0
   17644:	strb	r3, [fp, #-9]
   17648:	ldrb	r3, [fp, #-8]
   1764c:	cmp	r3, #0
   17650:	beq	1766c <ftello64@plt+0x6004>
   17654:	ldrb	r3, [fp, #-9]
   17658:	cmp	r3, #0
   1765c:	beq	1766c <ftello64@plt+0x6004>
   17660:	mov	r3, #1
   17664:	strb	r3, [fp, #-5]
   17668:	b	176b0 <ftello64@plt+0x6048>
   1766c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17670:	ldrb	r3, [r3]
   17674:	cmp	r3, #0
   17678:	beq	176ac <ftello64@plt+0x6044>
   1767c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17680:	add	r3, r3, #1
   17684:	str	r3, [fp, #-144]	; 0xffffff70
   17688:	ldr	r3, [fp, #-144]	; 0xffffff70
   1768c:	ldrb	r3, [r3]
   17690:	cmp	r3, #0
   17694:	bne	171f4 <ftello64@plt+0x5b8c>
   17698:	b	176b0 <ftello64@plt+0x6048>
   1769c:	nop	{0}
   176a0:	b	176b0 <ftello64@plt+0x6048>
   176a4:	nop	{0}
   176a8:	b	176b0 <ftello64@plt+0x6048>
   176ac:	nop	{0}
   176b0:	ldr	r0, [fp, #-16]
   176b4:	bl	16d88 <ftello64@plt+0x5720>
   176b8:	ldrb	r3, [fp, #-5]
   176bc:	mov	r0, r3
   176c0:	sub	sp, fp, #4
   176c4:	ldr	fp, [sp]
   176c8:	add	sp, sp, #4
   176cc:	pop	{pc}		; (ldr pc, [sp], #4)
   176d0:	str	r4, [sp, #-12]!
   176d4:	str	fp, [sp, #4]
   176d8:	str	lr, [sp, #8]
   176dc:	add	fp, sp, #8
   176e0:	sub	sp, sp, #20
   176e4:	str	r0, [fp, #-24]	; 0xffffffe8
   176e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176ec:	bl	114dc <gettext@plt>
   176f0:	str	r0, [fp, #-16]
   176f4:	ldr	r2, [fp, #-16]
   176f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   176fc:	cmp	r2, r3
   17700:	beq	17774 <ftello64@plt+0x610c>
   17704:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17708:	ldr	r0, [fp, #-16]
   1770c:	bl	171bc <ftello64@plt+0x5b54>
   17710:	mov	r3, r0
   17714:	cmp	r3, #0
   17718:	beq	17724 <ftello64@plt+0x60bc>
   1771c:	ldr	r3, [fp, #-16]
   17720:	b	17778 <ftello64@plt+0x6110>
   17724:	ldr	r0, [fp, #-16]
   17728:	bl	114e8 <strlen@plt>
   1772c:	mov	r4, r0
   17730:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17734:	bl	114e8 <strlen@plt>
   17738:	mov	r3, r0
   1773c:	add	r3, r4, r3
   17740:	add	r3, r3, #4
   17744:	mov	r0, r3
   17748:	bl	34c20 <ftello64@plt+0x235b8>
   1774c:	mov	r3, r0
   17750:	str	r3, [fp, #-20]	; 0xffffffec
   17754:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17758:	ldr	r2, [fp, #-16]
   1775c:	movw	r1, #42988	; 0xa7ec
   17760:	movt	r1, #3
   17764:	ldr	r0, [fp, #-20]	; 0xffffffec
   17768:	bl	115cc <sprintf@plt>
   1776c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17770:	b	17778 <ftello64@plt+0x6110>
   17774:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17778:	mov	r0, r3
   1777c:	sub	sp, fp, #8
   17780:	ldr	r4, [sp]
   17784:	ldr	fp, [sp, #4]
   17788:	add	sp, sp, #8
   1778c:	pop	{pc}		; (ldr pc, [sp], #4)
   17790:	str	r4, [sp, #-12]!
   17794:	str	fp, [sp, #4]
   17798:	str	lr, [sp, #8]
   1779c:	add	fp, sp, #8
   177a0:	sub	sp, sp, #60	; 0x3c
   177a4:	str	r0, [fp, #-64]	; 0xffffffc0
   177a8:	str	r1, [fp, #-68]	; 0xffffffbc
   177ac:	ldr	r0, [fp, #-64]	; 0xffffffc0
   177b0:	bl	114dc <gettext@plt>
   177b4:	str	r0, [fp, #-32]	; 0xffffffe0
   177b8:	bl	36b78 <ftello64@plt+0x25510>
   177bc:	str	r0, [fp, #-36]	; 0xffffffdc
   177c0:	mov	r3, #0
   177c4:	str	r3, [fp, #-16]
   177c8:	mov	r3, #0
   177cc:	str	r3, [fp, #-20]	; 0xffffffec
   177d0:	mov	r3, #0
   177d4:	str	r3, [fp, #-24]	; 0xffffffe8
   177d8:	mov	r3, #0
   177dc:	str	r3, [fp, #-28]	; 0xffffffe4
   177e0:	movw	r1, #42996	; 0xa7f4
   177e4:	movt	r1, #3
   177e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   177ec:	bl	360b4 <ftello64@plt+0x24a4c>
   177f0:	mov	r3, r0
   177f4:	cmp	r3, #0
   177f8:	beq	178dc <ftello64@plt+0x6274>
   177fc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17800:	movw	r1, #42996	; 0xa7f4
   17804:	movt	r1, #3
   17808:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1780c:	bl	355bc <ftello64@plt+0x23f54>
   17810:	mov	r3, r0
   17814:	str	r3, [fp, #-16]
   17818:	ldr	r3, [fp, #-16]
   1781c:	str	r3, [fp, #-24]	; 0xffffffe8
   17820:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17824:	bl	114e8 <strlen@plt>
   17828:	str	r0, [fp, #-40]	; 0xffffffd8
   1782c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17830:	add	r3, r3, #11
   17834:	mov	r0, r3
   17838:	bl	34c20 <ftello64@plt+0x235b8>
   1783c:	mov	r3, r0
   17840:	str	r3, [fp, #-44]	; 0xffffffd4
   17844:	ldr	r2, [fp, #-40]	; 0xffffffd8
   17848:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1784c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17850:	bl	11338 <memcpy@plt>
   17854:	ldr	r2, [fp, #-44]	; 0xffffffd4
   17858:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1785c:	add	r3, r2, r3
   17860:	mov	r2, #11
   17864:	movw	r1, #43004	; 0xa7fc
   17868:	movt	r1, #3
   1786c:	mov	r0, r3
   17870:	bl	11338 <memcpy@plt>
   17874:	ldr	r2, [fp, #-44]	; 0xffffffd4
   17878:	movw	r1, #42996	; 0xa7f4
   1787c:	movt	r1, #3
   17880:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17884:	bl	355bc <ftello64@plt+0x23f54>
   17888:	mov	r3, r0
   1788c:	str	r3, [fp, #-48]	; 0xffffffd0
   17890:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17894:	bl	16d88 <ftello64@plt+0x5720>
   17898:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1789c:	cmp	r3, #0
   178a0:	beq	178ec <ftello64@plt+0x6284>
   178a4:	mov	r1, #63	; 0x3f
   178a8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   178ac:	bl	114f4 <strchr@plt>
   178b0:	mov	r3, r0
   178b4:	cmp	r3, #0
   178b8:	beq	178c8 <ftello64@plt+0x6260>
   178bc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   178c0:	bl	16d88 <ftello64@plt+0x5720>
   178c4:	b	178ec <ftello64@plt+0x6284>
   178c8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   178cc:	str	r3, [fp, #-20]	; 0xffffffec
   178d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   178d4:	str	r3, [fp, #-28]	; 0xffffffe4
   178d8:	b	178ec <ftello64@plt+0x6284>
   178dc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   178e0:	str	r3, [fp, #-24]	; 0xffffffe8
   178e4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   178e8:	str	r3, [fp, #-28]	; 0xffffffe4
   178ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   178f0:	cmp	r3, #0
   178f4:	bne	17914 <ftello64@plt+0x62ac>
   178f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   178fc:	cmp	r3, #0
   17900:	beq	1790c <ftello64@plt+0x62a4>
   17904:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17908:	b	17918 <ftello64@plt+0x62b0>
   1790c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   17910:	b	17918 <ftello64@plt+0x62b0>
   17914:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17918:	str	r3, [fp, #-52]	; 0xffffffcc
   1791c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17920:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17924:	bl	112c0 <strcmp@plt>
   17928:	mov	r3, r0
   1792c:	cmp	r3, #0
   17930:	beq	17a3c <ftello64@plt+0x63d4>
   17934:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17938:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1793c:	bl	171bc <ftello64@plt+0x5b54>
   17940:	mov	r3, r0
   17944:	cmp	r3, #0
   17948:	bne	17994 <ftello64@plt+0x632c>
   1794c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17950:	cmp	r3, #0
   17954:	beq	17970 <ftello64@plt+0x6308>
   17958:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1795c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17960:	bl	171bc <ftello64@plt+0x5b54>
   17964:	mov	r3, r0
   17968:	cmp	r3, #0
   1796c:	bne	17994 <ftello64@plt+0x632c>
   17970:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17974:	cmp	r3, #0
   17978:	beq	179c4 <ftello64@plt+0x635c>
   1797c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17980:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17984:	bl	171bc <ftello64@plt+0x5b54>
   17988:	mov	r3, r0
   1798c:	cmp	r3, #0
   17990:	beq	179c4 <ftello64@plt+0x635c>
   17994:	ldr	r3, [fp, #-16]
   17998:	cmp	r3, #0
   1799c:	beq	179a8 <ftello64@plt+0x6340>
   179a0:	ldr	r0, [fp, #-16]
   179a4:	bl	16d88 <ftello64@plt+0x5720>
   179a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   179ac:	cmp	r3, #0
   179b0:	beq	179bc <ftello64@plt+0x6354>
   179b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   179b8:	bl	16d88 <ftello64@plt+0x5720>
   179bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   179c0:	b	17a88 <ftello64@plt+0x6420>
   179c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   179c8:	bl	114e8 <strlen@plt>
   179cc:	mov	r4, r0
   179d0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   179d4:	bl	114e8 <strlen@plt>
   179d8:	mov	r3, r0
   179dc:	add	r3, r4, r3
   179e0:	add	r3, r3, #4
   179e4:	mov	r0, r3
   179e8:	bl	34c20 <ftello64@plt+0x235b8>
   179ec:	mov	r3, r0
   179f0:	str	r3, [fp, #-56]	; 0xffffffc8
   179f4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   179f8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   179fc:	movw	r1, #42988	; 0xa7ec
   17a00:	movt	r1, #3
   17a04:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17a08:	bl	115cc <sprintf@plt>
   17a0c:	ldr	r3, [fp, #-16]
   17a10:	cmp	r3, #0
   17a14:	beq	17a20 <ftello64@plt+0x63b8>
   17a18:	ldr	r0, [fp, #-16]
   17a1c:	bl	16d88 <ftello64@plt+0x5720>
   17a20:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a24:	cmp	r3, #0
   17a28:	beq	17a34 <ftello64@plt+0x63cc>
   17a2c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17a30:	bl	16d88 <ftello64@plt+0x5720>
   17a34:	ldr	r3, [fp, #-56]	; 0xffffffc8
   17a38:	b	17a88 <ftello64@plt+0x6420>
   17a3c:	ldr	r3, [fp, #-16]
   17a40:	cmp	r3, #0
   17a44:	beq	17a60 <ftello64@plt+0x63f8>
   17a48:	ldr	r2, [fp, #-16]
   17a4c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17a50:	cmp	r2, r3
   17a54:	beq	17a60 <ftello64@plt+0x63f8>
   17a58:	ldr	r0, [fp, #-16]
   17a5c:	bl	16d88 <ftello64@plt+0x5720>
   17a60:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a64:	cmp	r3, #0
   17a68:	beq	17a84 <ftello64@plt+0x641c>
   17a6c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17a70:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17a74:	cmp	r2, r3
   17a78:	beq	17a84 <ftello64@plt+0x641c>
   17a7c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17a80:	bl	16d88 <ftello64@plt+0x5720>
   17a84:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17a88:	mov	r0, r3
   17a8c:	sub	sp, fp, #8
   17a90:	ldr	r4, [sp]
   17a94:	ldr	fp, [sp, #4]
   17a98:	add	sp, sp, #8
   17a9c:	pop	{pc}		; (ldr pc, [sp], #4)
   17aa0:	str	fp, [sp, #-8]!
   17aa4:	str	lr, [sp, #4]
   17aa8:	add	fp, sp, #4
   17aac:	sub	sp, sp, #16
   17ab0:	str	r0, [fp, #-16]
   17ab4:	bl	1150c <__errno_location@plt>
   17ab8:	mov	r3, r0
   17abc:	ldr	r3, [r3]
   17ac0:	str	r3, [fp, #-8]
   17ac4:	ldr	r3, [fp, #-16]
   17ac8:	cmp	r3, #0
   17acc:	beq	17ad8 <ftello64@plt+0x6470>
   17ad0:	ldr	r3, [fp, #-16]
   17ad4:	b	17ae0 <ftello64@plt+0x6478>
   17ad8:	movw	r3, #51220	; 0xc814
   17adc:	movt	r3, #4
   17ae0:	mov	r1, #48	; 0x30
   17ae4:	mov	r0, r3
   17ae8:	bl	35340 <ftello64@plt+0x23cd8>
   17aec:	mov	r3, r0
   17af0:	str	r3, [fp, #-12]
   17af4:	bl	1150c <__errno_location@plt>
   17af8:	mov	r2, r0
   17afc:	ldr	r3, [fp, #-8]
   17b00:	str	r3, [r2]
   17b04:	ldr	r3, [fp, #-12]
   17b08:	mov	r0, r3
   17b0c:	sub	sp, fp, #4
   17b10:	ldr	fp, [sp]
   17b14:	add	sp, sp, #4
   17b18:	pop	{pc}		; (ldr pc, [sp], #4)
   17b1c:	push	{fp}		; (str fp, [sp, #-4]!)
   17b20:	add	fp, sp, #0
   17b24:	sub	sp, sp, #12
   17b28:	str	r0, [fp, #-8]
   17b2c:	ldr	r3, [fp, #-8]
   17b30:	cmp	r3, #0
   17b34:	beq	17b40 <ftello64@plt+0x64d8>
   17b38:	ldr	r3, [fp, #-8]
   17b3c:	b	17b48 <ftello64@plt+0x64e0>
   17b40:	movw	r3, #51220	; 0xc814
   17b44:	movt	r3, #4
   17b48:	ldr	r3, [r3]
   17b4c:	mov	r0, r3
   17b50:	add	sp, fp, #0
   17b54:	pop	{fp}		; (ldr fp, [sp], #4)
   17b58:	bx	lr
   17b5c:	push	{fp}		; (str fp, [sp, #-4]!)
   17b60:	add	fp, sp, #0
   17b64:	sub	sp, sp, #12
   17b68:	str	r0, [fp, #-8]
   17b6c:	str	r1, [fp, #-12]
   17b70:	ldr	r3, [fp, #-8]
   17b74:	cmp	r3, #0
   17b78:	beq	17b84 <ftello64@plt+0x651c>
   17b7c:	ldr	r3, [fp, #-8]
   17b80:	b	17b8c <ftello64@plt+0x6524>
   17b84:	movw	r3, #51220	; 0xc814
   17b88:	movt	r3, #4
   17b8c:	ldr	r2, [fp, #-12]
   17b90:	str	r2, [r3]
   17b94:	nop	{0}
   17b98:	add	sp, fp, #0
   17b9c:	pop	{fp}		; (ldr fp, [sp], #4)
   17ba0:	bx	lr
   17ba4:	push	{fp}		; (str fp, [sp, #-4]!)
   17ba8:	add	fp, sp, #0
   17bac:	sub	sp, sp, #36	; 0x24
   17bb0:	str	r0, [fp, #-24]	; 0xffffffe8
   17bb4:	mov	r3, r1
   17bb8:	str	r2, [fp, #-32]	; 0xffffffe0
   17bbc:	strb	r3, [fp, #-25]	; 0xffffffe7
   17bc0:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   17bc4:	strb	r3, [fp, #-5]
   17bc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17bcc:	cmp	r3, #0
   17bd0:	beq	17bdc <ftello64@plt+0x6574>
   17bd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17bd8:	b	17be4 <ftello64@plt+0x657c>
   17bdc:	movw	r3, #51220	; 0xc814
   17be0:	movt	r3, #4
   17be4:	add	r2, r3, #8
   17be8:	ldrb	r3, [fp, #-5]
   17bec:	lsr	r3, r3, #5
   17bf0:	uxtb	r3, r3
   17bf4:	lsl	r3, r3, #2
   17bf8:	add	r3, r2, r3
   17bfc:	str	r3, [fp, #-12]
   17c00:	ldrb	r3, [fp, #-5]
   17c04:	and	r3, r3, #31
   17c08:	str	r3, [fp, #-16]
   17c0c:	ldr	r3, [fp, #-12]
   17c10:	ldr	r2, [r3]
   17c14:	ldr	r3, [fp, #-16]
   17c18:	lsr	r3, r2, r3
   17c1c:	and	r3, r3, #1
   17c20:	str	r3, [fp, #-20]	; 0xffffffec
   17c24:	ldr	r3, [fp, #-12]
   17c28:	ldr	r3, [r3]
   17c2c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17c30:	and	r1, r2, #1
   17c34:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c38:	eor	r1, r1, r2
   17c3c:	ldr	r2, [fp, #-16]
   17c40:	lsl	r2, r1, r2
   17c44:	eor	r2, r2, r3
   17c48:	ldr	r3, [fp, #-12]
   17c4c:	str	r2, [r3]
   17c50:	ldr	r3, [fp, #-20]	; 0xffffffec
   17c54:	mov	r0, r3
   17c58:	add	sp, fp, #0
   17c5c:	pop	{fp}		; (ldr fp, [sp], #4)
   17c60:	bx	lr
   17c64:	push	{fp}		; (str fp, [sp, #-4]!)
   17c68:	add	fp, sp, #0
   17c6c:	sub	sp, sp, #20
   17c70:	str	r0, [fp, #-16]
   17c74:	str	r1, [fp, #-20]	; 0xffffffec
   17c78:	ldr	r3, [fp, #-16]
   17c7c:	cmp	r3, #0
   17c80:	bne	17c90 <ftello64@plt+0x6628>
   17c84:	movw	r3, #51220	; 0xc814
   17c88:	movt	r3, #4
   17c8c:	str	r3, [fp, #-16]
   17c90:	ldr	r3, [fp, #-16]
   17c94:	ldr	r3, [r3, #4]
   17c98:	str	r3, [fp, #-8]
   17c9c:	ldr	r3, [fp, #-16]
   17ca0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17ca4:	str	r2, [r3, #4]
   17ca8:	ldr	r3, [fp, #-8]
   17cac:	mov	r0, r3
   17cb0:	add	sp, fp, #0
   17cb4:	pop	{fp}		; (ldr fp, [sp], #4)
   17cb8:	bx	lr
   17cbc:	str	fp, [sp, #-8]!
   17cc0:	str	lr, [sp, #4]
   17cc4:	add	fp, sp, #4
   17cc8:	sub	sp, sp, #16
   17ccc:	str	r0, [fp, #-8]
   17cd0:	str	r1, [fp, #-12]
   17cd4:	str	r2, [fp, #-16]
   17cd8:	ldr	r3, [fp, #-8]
   17cdc:	cmp	r3, #0
   17ce0:	bne	17cf0 <ftello64@plt+0x6688>
   17ce4:	movw	r3, #51220	; 0xc814
   17ce8:	movt	r3, #4
   17cec:	str	r3, [fp, #-8]
   17cf0:	ldr	r3, [fp, #-8]
   17cf4:	mov	r2, #10
   17cf8:	str	r2, [r3]
   17cfc:	ldr	r3, [fp, #-12]
   17d00:	cmp	r3, #0
   17d04:	beq	17d14 <ftello64@plt+0x66ac>
   17d08:	ldr	r3, [fp, #-16]
   17d0c:	cmp	r3, #0
   17d10:	bne	17d18 <ftello64@plt+0x66b0>
   17d14:	bl	1162c <abort@plt>
   17d18:	ldr	r3, [fp, #-8]
   17d1c:	ldr	r2, [fp, #-12]
   17d20:	str	r2, [r3, #40]	; 0x28
   17d24:	ldr	r3, [fp, #-8]
   17d28:	ldr	r2, [fp, #-16]
   17d2c:	str	r2, [r3, #44]	; 0x2c
   17d30:	nop	{0}
   17d34:	sub	sp, fp, #4
   17d38:	ldr	fp, [sp]
   17d3c:	add	sp, sp, #4
   17d40:	pop	{pc}		; (ldr pc, [sp], #4)
   17d44:	str	fp, [sp, #-8]!
   17d48:	str	lr, [sp, #4]
   17d4c:	add	fp, sp, #4
   17d50:	sub	sp, sp, #56	; 0x38
   17d54:	str	r0, [fp, #-56]	; 0xffffffc8
   17d58:	str	r1, [fp, #-60]	; 0xffffffc4
   17d5c:	sub	r1, fp, #52	; 0x34
   17d60:	mov	r2, #0
   17d64:	mov	r3, #0
   17d68:	strd	r2, [r1]
   17d6c:	strd	r2, [r1, #8]
   17d70:	strd	r2, [r1, #16]
   17d74:	strd	r2, [r1, #24]
   17d78:	strd	r2, [r1, #32]
   17d7c:	strd	r2, [r1, #40]	; 0x28
   17d80:	ldr	r3, [fp, #-60]	; 0xffffffc4
   17d84:	cmp	r3, #10
   17d88:	bne	17d90 <ftello64@plt+0x6728>
   17d8c:	bl	1162c <abort@plt>
   17d90:	ldr	r3, [fp, #-60]	; 0xffffffc4
   17d94:	str	r3, [fp, #-52]	; 0xffffffcc
   17d98:	ldr	r3, [fp, #-56]	; 0xffffffc8
   17d9c:	mov	r2, r3
   17da0:	sub	r3, fp, #52	; 0x34
   17da4:	ldrd	r0, [r3]
   17da8:	strd	r0, [r2]
   17dac:	ldrd	r0, [r3, #8]
   17db0:	strd	r0, [r2, #8]
   17db4:	ldrd	r0, [r3, #16]
   17db8:	strd	r0, [r2, #16]
   17dbc:	ldrd	r0, [r3, #24]
   17dc0:	strd	r0, [r2, #24]
   17dc4:	ldrd	r0, [r3, #32]
   17dc8:	strd	r0, [r2, #32]
   17dcc:	ldrd	r0, [r3, #40]	; 0x28
   17dd0:	strd	r0, [r2, #40]	; 0x28
   17dd4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17dd8:	sub	sp, fp, #4
   17ddc:	ldr	fp, [sp]
   17de0:	add	sp, sp, #4
   17de4:	pop	{pc}		; (ldr pc, [sp], #4)
   17de8:	str	fp, [sp, #-8]!
   17dec:	str	lr, [sp, #4]
   17df0:	add	fp, sp, #4
   17df4:	sub	sp, sp, #16
   17df8:	str	r0, [fp, #-16]
   17dfc:	str	r1, [fp, #-20]	; 0xffffffec
   17e00:	ldr	r0, [fp, #-16]
   17e04:	bl	114dc <gettext@plt>
   17e08:	str	r0, [fp, #-8]
   17e0c:	ldr	r2, [fp, #-8]
   17e10:	ldr	r3, [fp, #-16]
   17e14:	cmp	r2, r3
   17e18:	beq	17e24 <ftello64@plt+0x67bc>
   17e1c:	ldr	r3, [fp, #-8]
   17e20:	b	17ed4 <ftello64@plt+0x686c>
   17e24:	bl	36b78 <ftello64@plt+0x25510>
   17e28:	str	r0, [fp, #-12]
   17e2c:	movw	r1, #43204	; 0xa8c4
   17e30:	movt	r1, #3
   17e34:	ldr	r0, [fp, #-12]
   17e38:	bl	360b4 <ftello64@plt+0x24a4c>
   17e3c:	mov	r3, r0
   17e40:	cmp	r3, #0
   17e44:	bne	17e70 <ftello64@plt+0x6808>
   17e48:	ldr	r3, [fp, #-16]
   17e4c:	ldrb	r3, [r3]
   17e50:	cmp	r3, #96	; 0x60
   17e54:	bne	17e64 <ftello64@plt+0x67fc>
   17e58:	movw	r3, #43212	; 0xa8cc
   17e5c:	movt	r3, #3
   17e60:	b	17ed4 <ftello64@plt+0x686c>
   17e64:	movw	r3, #43216	; 0xa8d0
   17e68:	movt	r3, #3
   17e6c:	b	17ed4 <ftello64@plt+0x686c>
   17e70:	movw	r1, #43220	; 0xa8d4
   17e74:	movt	r1, #3
   17e78:	ldr	r0, [fp, #-12]
   17e7c:	bl	360b4 <ftello64@plt+0x24a4c>
   17e80:	mov	r3, r0
   17e84:	cmp	r3, #0
   17e88:	bne	17eb4 <ftello64@plt+0x684c>
   17e8c:	ldr	r3, [fp, #-16]
   17e90:	ldrb	r3, [r3]
   17e94:	cmp	r3, #96	; 0x60
   17e98:	bne	17ea8 <ftello64@plt+0x6840>
   17e9c:	movw	r3, #43228	; 0xa8dc
   17ea0:	movt	r3, #3
   17ea4:	b	17ed4 <ftello64@plt+0x686c>
   17ea8:	movw	r3, #43232	; 0xa8e0
   17eac:	movt	r3, #3
   17eb0:	b	17ed4 <ftello64@plt+0x686c>
   17eb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   17eb8:	cmp	r3, #9
   17ebc:	bne	17ecc <ftello64@plt+0x6864>
   17ec0:	movw	r3, #43236	; 0xa8e4
   17ec4:	movt	r3, #3
   17ec8:	b	17ed4 <ftello64@plt+0x686c>
   17ecc:	movw	r3, #43240	; 0xa8e8
   17ed0:	movt	r3, #3
   17ed4:	mov	r0, r3
   17ed8:	sub	sp, fp, #4
   17edc:	ldr	fp, [sp]
   17ee0:	add	sp, sp, #4
   17ee4:	pop	{pc}		; (ldr pc, [sp], #4)
   17ee8:	str	r4, [sp, #-12]!
   17eec:	str	fp, [sp, #4]
   17ef0:	str	lr, [sp, #8]
   17ef4:	add	fp, sp, #8
   17ef8:	sub	sp, sp, #116	; 0x74
   17efc:	str	r0, [fp, #-88]	; 0xffffffa8
   17f00:	str	r1, [fp, #-92]	; 0xffffffa4
   17f04:	str	r2, [fp, #-96]	; 0xffffffa0
   17f08:	str	r3, [fp, #-100]	; 0xffffff9c
   17f0c:	mov	r3, #0
   17f10:	str	r3, [fp, #-20]	; 0xffffffec
   17f14:	mov	r3, #0
   17f18:	str	r3, [fp, #-24]	; 0xffffffe8
   17f1c:	mov	r3, #0
   17f20:	str	r3, [fp, #-28]	; 0xffffffe4
   17f24:	mov	r3, #0
   17f28:	str	r3, [fp, #-32]	; 0xffffffe0
   17f2c:	mov	r3, #0
   17f30:	strb	r3, [fp, #-33]	; 0xffffffdf
   17f34:	bl	11410 <__ctype_get_mb_cur_max@plt>
   17f38:	mov	r3, r0
   17f3c:	cmp	r3, #1
   17f40:	moveq	r3, #1
   17f44:	movne	r3, #0
   17f48:	strb	r3, [fp, #-57]	; 0xffffffc7
   17f4c:	ldr	r3, [fp, #8]
   17f50:	and	r3, r3, #2
   17f54:	cmp	r3, #0
   17f58:	movne	r3, #1
   17f5c:	moveq	r3, #0
   17f60:	strb	r3, [fp, #-34]	; 0xffffffde
   17f64:	mov	r3, #0
   17f68:	strb	r3, [fp, #-35]	; 0xffffffdd
   17f6c:	mov	r3, #0
   17f70:	strb	r3, [fp, #-36]	; 0xffffffdc
   17f74:	mov	r3, #1
   17f78:	strb	r3, [fp, #-37]	; 0xffffffdb
   17f7c:	ldr	r3, [fp, #4]
   17f80:	cmp	r3, #10
   17f84:	ldrls	pc, [pc, r3, lsl #2]
   17f88:	b	181a0 <ftello64@plt+0x6b38>
   17f8c:	muleq	r1, r4, r1
   17f90:	andeq	r8, r1, ip, lsl #2
   17f94:	andeq	r8, r1, r0, lsr r1
   17f98:	andeq	r8, r1, r4, lsl #2
   17f9c:	andeq	r8, r1, r4, lsl r1
   17fa0:	andeq	r7, r1, r8, asr #31
   17fa4:			; <UNDEFINED> instruction: 0x00017fb8
   17fa8:	andeq	r8, r1, ip, lsr #32
   17fac:	andeq	r8, r1, r0, asr #32
   17fb0:	andeq	r8, r1, r0, asr #32
   17fb4:	andeq	r8, r1, r0, asr #32
   17fb8:	mov	r3, #5
   17fbc:	str	r3, [fp, #4]
   17fc0:	mov	r3, #1
   17fc4:	strb	r3, [fp, #-34]	; 0xffffffde
   17fc8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   17fcc:	eor	r3, r3, #1
   17fd0:	uxtb	r3, r3
   17fd4:	cmp	r3, #0
   17fd8:	beq	1800c <ftello64@plt+0x69a4>
   17fdc:	ldr	r2, [fp, #-20]	; 0xffffffec
   17fe0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17fe4:	cmp	r2, r3
   17fe8:	bcs	18000 <ftello64@plt+0x6998>
   17fec:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17ff0:	ldr	r3, [fp, #-20]	; 0xffffffec
   17ff4:	add	r3, r2, r3
   17ff8:	mov	r2, #34	; 0x22
   17ffc:	strb	r2, [r3]
   18000:	ldr	r3, [fp, #-20]	; 0xffffffec
   18004:	add	r3, r3, #1
   18008:	str	r3, [fp, #-20]	; 0xffffffec
   1800c:	mov	r3, #1
   18010:	strb	r3, [fp, #-33]	; 0xffffffdf
   18014:	movw	r3, #43236	; 0xa8e4
   18018:	movt	r3, #3
   1801c:	str	r3, [fp, #-28]	; 0xffffffe4
   18020:	mov	r3, #1
   18024:	str	r3, [fp, #-32]	; 0xffffffe0
   18028:	b	181a4 <ftello64@plt+0x6b3c>
   1802c:	mov	r3, #1
   18030:	strb	r3, [fp, #-33]	; 0xffffffdf
   18034:	mov	r3, #0
   18038:	strb	r3, [fp, #-34]	; 0xffffffde
   1803c:	b	181a4 <ftello64@plt+0x6b3c>
   18040:	ldr	r3, [fp, #4]
   18044:	cmp	r3, #10
   18048:	beq	18074 <ftello64@plt+0x6a0c>
   1804c:	ldr	r1, [fp, #4]
   18050:	movw	r0, #43244	; 0xa8ec
   18054:	movt	r0, #3
   18058:	bl	17de8 <ftello64@plt+0x6780>
   1805c:	str	r0, [fp, #16]
   18060:	ldr	r1, [fp, #4]
   18064:	movw	r0, #43240	; 0xa8e8
   18068:	movt	r0, #3
   1806c:	bl	17de8 <ftello64@plt+0x6780>
   18070:	str	r0, [fp, #20]
   18074:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18078:	eor	r3, r3, #1
   1807c:	uxtb	r3, r3
   18080:	cmp	r3, #0
   18084:	beq	180e4 <ftello64@plt+0x6a7c>
   18088:	ldr	r3, [fp, #16]
   1808c:	str	r3, [fp, #-28]	; 0xffffffe4
   18090:	b	180d4 <ftello64@plt+0x6a6c>
   18094:	ldr	r2, [fp, #-20]	; 0xffffffec
   18098:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1809c:	cmp	r2, r3
   180a0:	bcs	180bc <ftello64@plt+0x6a54>
   180a4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   180a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   180ac:	add	r3, r2, r3
   180b0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   180b4:	ldrb	r2, [r2]
   180b8:	strb	r2, [r3]
   180bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   180c0:	add	r3, r3, #1
   180c4:	str	r3, [fp, #-20]	; 0xffffffec
   180c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   180cc:	add	r3, r3, #1
   180d0:	str	r3, [fp, #-28]	; 0xffffffe4
   180d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   180d8:	ldrb	r3, [r3]
   180dc:	cmp	r3, #0
   180e0:	bne	18094 <ftello64@plt+0x6a2c>
   180e4:	mov	r3, #1
   180e8:	strb	r3, [fp, #-33]	; 0xffffffdf
   180ec:	ldr	r3, [fp, #20]
   180f0:	str	r3, [fp, #-28]	; 0xffffffe4
   180f4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   180f8:	bl	114e8 <strlen@plt>
   180fc:	str	r0, [fp, #-32]	; 0xffffffe0
   18100:	b	181a4 <ftello64@plt+0x6b3c>
   18104:	mov	r3, #1
   18108:	strb	r3, [fp, #-33]	; 0xffffffdf
   1810c:	mov	r3, #1
   18110:	strb	r3, [fp, #-34]	; 0xffffffde
   18114:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18118:	eor	r3, r3, #1
   1811c:	uxtb	r3, r3
   18120:	cmp	r3, #0
   18124:	beq	18130 <ftello64@plt+0x6ac8>
   18128:	mov	r3, #1
   1812c:	strb	r3, [fp, #-33]	; 0xffffffdf
   18130:	mov	r3, #2
   18134:	str	r3, [fp, #4]
   18138:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1813c:	eor	r3, r3, #1
   18140:	uxtb	r3, r3
   18144:	cmp	r3, #0
   18148:	beq	1817c <ftello64@plt+0x6b14>
   1814c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18150:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18154:	cmp	r2, r3
   18158:	bcs	18170 <ftello64@plt+0x6b08>
   1815c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18160:	ldr	r3, [fp, #-20]	; 0xffffffec
   18164:	add	r3, r2, r3
   18168:	mov	r2, #39	; 0x27
   1816c:	strb	r2, [r3]
   18170:	ldr	r3, [fp, #-20]	; 0xffffffec
   18174:	add	r3, r3, #1
   18178:	str	r3, [fp, #-20]	; 0xffffffec
   1817c:	movw	r3, #43240	; 0xa8e8
   18180:	movt	r3, #3
   18184:	str	r3, [fp, #-28]	; 0xffffffe4
   18188:	mov	r3, #1
   1818c:	str	r3, [fp, #-32]	; 0xffffffe0
   18190:	b	181a4 <ftello64@plt+0x6b3c>
   18194:	mov	r3, #0
   18198:	strb	r3, [fp, #-34]	; 0xffffffde
   1819c:	b	181a4 <ftello64@plt+0x6b3c>
   181a0:	bl	1162c <abort@plt>
   181a4:	mov	r3, #0
   181a8:	str	r3, [fp, #-16]
   181ac:	b	19348 <ftello64@plt+0x7ce0>
   181b0:	mov	r3, #0
   181b4:	strb	r3, [fp, #-40]	; 0xffffffd8
   181b8:	mov	r3, #0
   181bc:	strb	r3, [fp, #-41]	; 0xffffffd7
   181c0:	mov	r3, #0
   181c4:	strb	r3, [fp, #-42]	; 0xffffffd6
   181c8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   181cc:	cmp	r3, #0
   181d0:	beq	1826c <ftello64@plt+0x6c04>
   181d4:	ldr	r3, [fp, #4]
   181d8:	cmp	r3, #2
   181dc:	beq	1826c <ftello64@plt+0x6c04>
   181e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   181e4:	cmp	r3, #0
   181e8:	beq	1826c <ftello64@plt+0x6c04>
   181ec:	ldr	r2, [fp, #-16]
   181f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   181f4:	add	r4, r2, r3
   181f8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   181fc:	cmn	r3, #1
   18200:	bne	18224 <ftello64@plt+0x6bbc>
   18204:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18208:	cmp	r3, #1
   1820c:	bls	18224 <ftello64@plt+0x6bbc>
   18210:	ldr	r0, [fp, #-96]	; 0xffffffa0
   18214:	bl	114e8 <strlen@plt>
   18218:	str	r0, [fp, #-100]	; 0xffffff9c
   1821c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18220:	b	18228 <ftello64@plt+0x6bc0>
   18224:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18228:	cmp	r3, r4
   1822c:	bcc	1826c <ftello64@plt+0x6c04>
   18230:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18234:	ldr	r3, [fp, #-16]
   18238:	add	r3, r2, r3
   1823c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18240:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18244:	mov	r0, r3
   18248:	bl	11380 <memcmp@plt>
   1824c:	mov	r3, r0
   18250:	cmp	r3, #0
   18254:	bne	1826c <ftello64@plt+0x6c04>
   18258:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1825c:	cmp	r3, #0
   18260:	bne	19504 <ftello64@plt+0x7e9c>
   18264:	mov	r3, #1
   18268:	strb	r3, [fp, #-40]	; 0xffffffd8
   1826c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18270:	ldr	r3, [fp, #-16]
   18274:	add	r3, r2, r3
   18278:	ldrb	r3, [r3]
   1827c:	strb	r3, [fp, #-38]	; 0xffffffda
   18280:	ldrb	r3, [fp, #-38]	; 0xffffffda
   18284:	cmp	r3, #126	; 0x7e
   18288:	ldrls	pc, [pc, r3, lsl #2]
   1828c:	b	18ac4 <ftello64@plt+0x745c>
   18290:	andeq	r8, r1, ip, lsl #9
   18294:	andeq	r8, r1, r4, asr #21
   18298:	andeq	r8, r1, r4, asr #21
   1829c:	andeq	r8, r1, r4, asr #21
   182a0:	andeq	r8, r1, r4, asr #21
   182a4:	andeq	r8, r1, r4, asr #21
   182a8:	andeq	r8, r1, r4, asr #21
   182ac:	andeq	r8, r1, r0, lsl #17
   182b0:	andeq	r8, r1, ip, lsl #17
   182b4:			; <UNDEFINED> instruction: 0x000188bc
   182b8:	andeq	r8, r1, r4, lsr #17
   182bc:	andeq	r8, r1, r8, asr #17
   182c0:	muleq	r1, r8, r8
   182c4:			; <UNDEFINED> instruction: 0x000188b0
   182c8:	andeq	r8, r1, r4, asr #21
   182cc:	andeq	r8, r1, r4, asr #21
   182d0:	andeq	r8, r1, r4, asr #21
   182d4:	andeq	r8, r1, r4, asr #21
   182d8:	andeq	r8, r1, r4, asr #21
   182dc:	andeq	r8, r1, r4, asr #21
   182e0:	andeq	r8, r1, r4, asr #21
   182e4:	andeq	r8, r1, r4, asr #21
   182e8:	andeq	r8, r1, r4, asr #21
   182ec:	andeq	r8, r1, r4, asr #21
   182f0:	andeq	r8, r1, r4, asr #21
   182f4:	andeq	r8, r1, r4, asr #21
   182f8:	andeq	r8, r1, r4, asr #21
   182fc:	andeq	r8, r1, r4, asr #21
   18300:	andeq	r8, r1, r4, asr #21
   18304:	andeq	r8, r1, r4, asr #21
   18308:	andeq	r8, r1, r4, asr #21
   1830c:	andeq	r8, r1, r4, asr #21
   18310:	andeq	r8, r1, r8, lsr #19
   18314:			; <UNDEFINED> instruction: 0x000189b0
   18318:			; <UNDEFINED> instruction: 0x000189b0
   1831c:	muleq	r1, ip, r9
   18320:			; <UNDEFINED> instruction: 0x000189b0
   18324:			; <UNDEFINED> instruction: 0x00018ab8
   18328:			; <UNDEFINED> instruction: 0x000189b0
   1832c:	andeq	r8, r1, ip, asr #19
   18330:			; <UNDEFINED> instruction: 0x000189b0
   18334:			; <UNDEFINED> instruction: 0x000189b0
   18338:			; <UNDEFINED> instruction: 0x000189b0
   1833c:			; <UNDEFINED> instruction: 0x00018ab8
   18340:			; <UNDEFINED> instruction: 0x00018ab8
   18344:			; <UNDEFINED> instruction: 0x00018ab8
   18348:			; <UNDEFINED> instruction: 0x00018ab8
   1834c:			; <UNDEFINED> instruction: 0x00018ab8
   18350:			; <UNDEFINED> instruction: 0x00018ab8
   18354:			; <UNDEFINED> instruction: 0x00018ab8
   18358:			; <UNDEFINED> instruction: 0x00018ab8
   1835c:			; <UNDEFINED> instruction: 0x00018ab8
   18360:			; <UNDEFINED> instruction: 0x00018ab8
   18364:			; <UNDEFINED> instruction: 0x00018ab8
   18368:			; <UNDEFINED> instruction: 0x00018ab8
   1836c:			; <UNDEFINED> instruction: 0x00018ab8
   18370:			; <UNDEFINED> instruction: 0x00018ab8
   18374:			; <UNDEFINED> instruction: 0x00018ab8
   18378:			; <UNDEFINED> instruction: 0x00018ab8
   1837c:			; <UNDEFINED> instruction: 0x000189b0
   18380:			; <UNDEFINED> instruction: 0x000189b0
   18384:			; <UNDEFINED> instruction: 0x000189b0
   18388:			; <UNDEFINED> instruction: 0x000189b0
   1838c:	andeq	r8, r1, ip, ror #12
   18390:	andeq	r8, r1, r4, asr #21
   18394:			; <UNDEFINED> instruction: 0x00018ab8
   18398:			; <UNDEFINED> instruction: 0x00018ab8
   1839c:			; <UNDEFINED> instruction: 0x00018ab8
   183a0:			; <UNDEFINED> instruction: 0x00018ab8
   183a4:			; <UNDEFINED> instruction: 0x00018ab8
   183a8:			; <UNDEFINED> instruction: 0x00018ab8
   183ac:			; <UNDEFINED> instruction: 0x00018ab8
   183b0:			; <UNDEFINED> instruction: 0x00018ab8
   183b4:			; <UNDEFINED> instruction: 0x00018ab8
   183b8:			; <UNDEFINED> instruction: 0x00018ab8
   183bc:			; <UNDEFINED> instruction: 0x00018ab8
   183c0:			; <UNDEFINED> instruction: 0x00018ab8
   183c4:			; <UNDEFINED> instruction: 0x00018ab8
   183c8:			; <UNDEFINED> instruction: 0x00018ab8
   183cc:			; <UNDEFINED> instruction: 0x00018ab8
   183d0:			; <UNDEFINED> instruction: 0x00018ab8
   183d4:			; <UNDEFINED> instruction: 0x00018ab8
   183d8:			; <UNDEFINED> instruction: 0x00018ab8
   183dc:			; <UNDEFINED> instruction: 0x00018ab8
   183e0:			; <UNDEFINED> instruction: 0x00018ab8
   183e4:			; <UNDEFINED> instruction: 0x00018ab8
   183e8:			; <UNDEFINED> instruction: 0x00018ab8
   183ec:			; <UNDEFINED> instruction: 0x00018ab8
   183f0:			; <UNDEFINED> instruction: 0x00018ab8
   183f4:			; <UNDEFINED> instruction: 0x00018ab8
   183f8:			; <UNDEFINED> instruction: 0x00018ab8
   183fc:			; <UNDEFINED> instruction: 0x000189b0
   18400:	ldrdeq	r8, [r1], -r4
   18404:			; <UNDEFINED> instruction: 0x00018ab8
   18408:			; <UNDEFINED> instruction: 0x000189b0
   1840c:			; <UNDEFINED> instruction: 0x00018ab8
   18410:			; <UNDEFINED> instruction: 0x000189b0
   18414:			; <UNDEFINED> instruction: 0x00018ab8
   18418:			; <UNDEFINED> instruction: 0x00018ab8
   1841c:			; <UNDEFINED> instruction: 0x00018ab8
   18420:			; <UNDEFINED> instruction: 0x00018ab8
   18424:			; <UNDEFINED> instruction: 0x00018ab8
   18428:			; <UNDEFINED> instruction: 0x00018ab8
   1842c:			; <UNDEFINED> instruction: 0x00018ab8
   18430:			; <UNDEFINED> instruction: 0x00018ab8
   18434:			; <UNDEFINED> instruction: 0x00018ab8
   18438:			; <UNDEFINED> instruction: 0x00018ab8
   1843c:			; <UNDEFINED> instruction: 0x00018ab8
   18440:			; <UNDEFINED> instruction: 0x00018ab8
   18444:			; <UNDEFINED> instruction: 0x00018ab8
   18448:			; <UNDEFINED> instruction: 0x00018ab8
   1844c:			; <UNDEFINED> instruction: 0x00018ab8
   18450:			; <UNDEFINED> instruction: 0x00018ab8
   18454:			; <UNDEFINED> instruction: 0x00018ab8
   18458:			; <UNDEFINED> instruction: 0x00018ab8
   1845c:			; <UNDEFINED> instruction: 0x00018ab8
   18460:			; <UNDEFINED> instruction: 0x00018ab8
   18464:			; <UNDEFINED> instruction: 0x00018ab8
   18468:			; <UNDEFINED> instruction: 0x00018ab8
   1846c:			; <UNDEFINED> instruction: 0x00018ab8
   18470:			; <UNDEFINED> instruction: 0x00018ab8
   18474:			; <UNDEFINED> instruction: 0x00018ab8
   18478:			; <UNDEFINED> instruction: 0x00018ab8
   1847c:	andeq	r8, r1, r4, asr r9
   18480:			; <UNDEFINED> instruction: 0x000189b0
   18484:	andeq	r8, r1, r4, asr r9
   18488:	muleq	r1, ip, r9
   1848c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   18490:	cmp	r3, #0
   18494:	beq	18658 <ftello64@plt+0x6ff0>
   18498:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1849c:	cmp	r3, #0
   184a0:	bne	1950c <ftello64@plt+0x7ea4>
   184a4:	mov	r3, #1
   184a8:	strb	r3, [fp, #-41]	; 0xffffffd7
   184ac:	ldr	r3, [fp, #4]
   184b0:	cmp	r3, #2
   184b4:	bne	18564 <ftello64@plt+0x6efc>
   184b8:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   184bc:	eor	r3, r3, #1
   184c0:	uxtb	r3, r3
   184c4:	cmp	r3, #0
   184c8:	beq	18564 <ftello64@plt+0x6efc>
   184cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   184d0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   184d4:	cmp	r2, r3
   184d8:	bcs	184f0 <ftello64@plt+0x6e88>
   184dc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   184e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   184e4:	add	r3, r2, r3
   184e8:	mov	r2, #39	; 0x27
   184ec:	strb	r2, [r3]
   184f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   184f4:	add	r3, r3, #1
   184f8:	str	r3, [fp, #-20]	; 0xffffffec
   184fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   18500:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18504:	cmp	r2, r3
   18508:	bcs	18520 <ftello64@plt+0x6eb8>
   1850c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18510:	ldr	r3, [fp, #-20]	; 0xffffffec
   18514:	add	r3, r2, r3
   18518:	mov	r2, #36	; 0x24
   1851c:	strb	r2, [r3]
   18520:	ldr	r3, [fp, #-20]	; 0xffffffec
   18524:	add	r3, r3, #1
   18528:	str	r3, [fp, #-20]	; 0xffffffec
   1852c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18530:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18534:	cmp	r2, r3
   18538:	bcs	18550 <ftello64@plt+0x6ee8>
   1853c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18540:	ldr	r3, [fp, #-20]	; 0xffffffec
   18544:	add	r3, r2, r3
   18548:	mov	r2, #39	; 0x27
   1854c:	strb	r2, [r3]
   18550:	ldr	r3, [fp, #-20]	; 0xffffffec
   18554:	add	r3, r3, #1
   18558:	str	r3, [fp, #-20]	; 0xffffffec
   1855c:	mov	r3, #1
   18560:	strb	r3, [fp, #-35]	; 0xffffffdd
   18564:	ldr	r2, [fp, #-20]	; 0xffffffec
   18568:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1856c:	cmp	r2, r3
   18570:	bcs	18588 <ftello64@plt+0x6f20>
   18574:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18578:	ldr	r3, [fp, #-20]	; 0xffffffec
   1857c:	add	r3, r2, r3
   18580:	mov	r2, #92	; 0x5c
   18584:	strb	r2, [r3]
   18588:	ldr	r3, [fp, #-20]	; 0xffffffec
   1858c:	add	r3, r3, #1
   18590:	str	r3, [fp, #-20]	; 0xffffffec
   18594:	ldr	r3, [fp, #4]
   18598:	cmp	r3, #2
   1859c:	beq	1864c <ftello64@plt+0x6fe4>
   185a0:	ldr	r3, [fp, #-16]
   185a4:	add	r3, r3, #1
   185a8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   185ac:	cmp	r2, r3
   185b0:	bls	1864c <ftello64@plt+0x6fe4>
   185b4:	ldr	r3, [fp, #-16]
   185b8:	add	r3, r3, #1
   185bc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   185c0:	add	r3, r2, r3
   185c4:	ldrb	r3, [r3]
   185c8:	cmp	r3, #47	; 0x2f
   185cc:	bls	1864c <ftello64@plt+0x6fe4>
   185d0:	ldr	r3, [fp, #-16]
   185d4:	add	r3, r3, #1
   185d8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   185dc:	add	r3, r2, r3
   185e0:	ldrb	r3, [r3]
   185e4:	cmp	r3, #57	; 0x39
   185e8:	bhi	1864c <ftello64@plt+0x6fe4>
   185ec:	ldr	r2, [fp, #-20]	; 0xffffffec
   185f0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   185f4:	cmp	r2, r3
   185f8:	bcs	18610 <ftello64@plt+0x6fa8>
   185fc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18600:	ldr	r3, [fp, #-20]	; 0xffffffec
   18604:	add	r3, r2, r3
   18608:	mov	r2, #48	; 0x30
   1860c:	strb	r2, [r3]
   18610:	ldr	r3, [fp, #-20]	; 0xffffffec
   18614:	add	r3, r3, #1
   18618:	str	r3, [fp, #-20]	; 0xffffffec
   1861c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18620:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18624:	cmp	r2, r3
   18628:	bcs	18640 <ftello64@plt+0x6fd8>
   1862c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18630:	ldr	r3, [fp, #-20]	; 0xffffffec
   18634:	add	r3, r2, r3
   18638:	mov	r2, #48	; 0x30
   1863c:	strb	r2, [r3]
   18640:	ldr	r3, [fp, #-20]	; 0xffffffec
   18644:	add	r3, r3, #1
   18648:	str	r3, [fp, #-20]	; 0xffffffec
   1864c:	mov	r3, #48	; 0x30
   18650:	strb	r3, [fp, #-38]	; 0xffffffda
   18654:	b	19094 <ftello64@plt+0x7a2c>
   18658:	ldr	r3, [fp, #8]
   1865c:	and	r3, r3, #1
   18660:	cmp	r3, #0
   18664:	beq	19094 <ftello64@plt+0x7a2c>
   18668:	b	1933c <ftello64@plt+0x7cd4>
   1866c:	ldr	r3, [fp, #4]
   18670:	cmp	r3, #2
   18674:	beq	18688 <ftello64@plt+0x7020>
   18678:	ldr	r3, [fp, #4]
   1867c:	cmp	r3, #5
   18680:	beq	18698 <ftello64@plt+0x7030>
   18684:	b	1887c <ftello64@plt+0x7214>
   18688:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1868c:	cmp	r3, #0
   18690:	beq	18870 <ftello64@plt+0x7208>
   18694:	b	19540 <ftello64@plt+0x7ed8>
   18698:	ldr	r3, [fp, #8]
   1869c:	and	r3, r3, #4
   186a0:	cmp	r3, #0
   186a4:	beq	18878 <ftello64@plt+0x7210>
   186a8:	ldr	r3, [fp, #-16]
   186ac:	add	r3, r3, #2
   186b0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   186b4:	cmp	r2, r3
   186b8:	bls	18878 <ftello64@plt+0x7210>
   186bc:	ldr	r3, [fp, #-16]
   186c0:	add	r3, r3, #1
   186c4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   186c8:	add	r3, r2, r3
   186cc:	ldrb	r3, [r3]
   186d0:	cmp	r3, #63	; 0x3f
   186d4:	bne	18878 <ftello64@plt+0x7210>
   186d8:	ldr	r3, [fp, #-16]
   186dc:	add	r3, r3, #2
   186e0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   186e4:	add	r3, r2, r3
   186e8:	ldrb	r3, [r3]
   186ec:	sub	r3, r3, #33	; 0x21
   186f0:	cmp	r3, #29
   186f4:	ldrls	pc, [pc, r3, lsl #2]
   186f8:	b	18868 <ftello64@plt+0x7200>
   186fc:	andeq	r8, r1, r4, ror r7
   18700:	andeq	r8, r1, r8, ror #16
   18704:	andeq	r8, r1, r8, ror #16
   18708:	andeq	r8, r1, r8, ror #16
   1870c:	andeq	r8, r1, r8, ror #16
   18710:	andeq	r8, r1, r8, ror #16
   18714:	andeq	r8, r1, r4, ror r7
   18718:	andeq	r8, r1, r4, ror r7
   1871c:	andeq	r8, r1, r4, ror r7
   18720:	andeq	r8, r1, r8, ror #16
   18724:	andeq	r8, r1, r8, ror #16
   18728:	andeq	r8, r1, r8, ror #16
   1872c:	andeq	r8, r1, r4, ror r7
   18730:	andeq	r8, r1, r8, ror #16
   18734:	andeq	r8, r1, r4, ror r7
   18738:	andeq	r8, r1, r8, ror #16
   1873c:	andeq	r8, r1, r8, ror #16
   18740:	andeq	r8, r1, r8, ror #16
   18744:	andeq	r8, r1, r8, ror #16
   18748:	andeq	r8, r1, r8, ror #16
   1874c:	andeq	r8, r1, r8, ror #16
   18750:	andeq	r8, r1, r8, ror #16
   18754:	andeq	r8, r1, r8, ror #16
   18758:	andeq	r8, r1, r8, ror #16
   1875c:	andeq	r8, r1, r8, ror #16
   18760:	andeq	r8, r1, r8, ror #16
   18764:	andeq	r8, r1, r8, ror #16
   18768:	andeq	r8, r1, r4, ror r7
   1876c:	andeq	r8, r1, r4, ror r7
   18770:	andeq	r8, r1, r4, ror r7
   18774:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18778:	cmp	r3, #0
   1877c:	bne	19514 <ftello64@plt+0x7eac>
   18780:	ldr	r3, [fp, #-16]
   18784:	add	r3, r3, #2
   18788:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1878c:	add	r3, r2, r3
   18790:	ldrb	r3, [r3]
   18794:	strb	r3, [fp, #-38]	; 0xffffffda
   18798:	ldr	r3, [fp, #-16]
   1879c:	add	r3, r3, #2
   187a0:	str	r3, [fp, #-16]
   187a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   187a8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   187ac:	cmp	r2, r3
   187b0:	bcs	187c8 <ftello64@plt+0x7160>
   187b4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   187b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   187bc:	add	r3, r2, r3
   187c0:	mov	r2, #63	; 0x3f
   187c4:	strb	r2, [r3]
   187c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   187cc:	add	r3, r3, #1
   187d0:	str	r3, [fp, #-20]	; 0xffffffec
   187d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   187d8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   187dc:	cmp	r2, r3
   187e0:	bcs	187f8 <ftello64@plt+0x7190>
   187e4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   187e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   187ec:	add	r3, r2, r3
   187f0:	mov	r2, #34	; 0x22
   187f4:	strb	r2, [r3]
   187f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   187fc:	add	r3, r3, #1
   18800:	str	r3, [fp, #-20]	; 0xffffffec
   18804:	ldr	r2, [fp, #-20]	; 0xffffffec
   18808:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1880c:	cmp	r2, r3
   18810:	bcs	18828 <ftello64@plt+0x71c0>
   18814:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18818:	ldr	r3, [fp, #-20]	; 0xffffffec
   1881c:	add	r3, r2, r3
   18820:	mov	r2, #34	; 0x22
   18824:	strb	r2, [r3]
   18828:	ldr	r3, [fp, #-20]	; 0xffffffec
   1882c:	add	r3, r3, #1
   18830:	str	r3, [fp, #-20]	; 0xffffffec
   18834:	ldr	r2, [fp, #-20]	; 0xffffffec
   18838:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1883c:	cmp	r2, r3
   18840:	bcs	18858 <ftello64@plt+0x71f0>
   18844:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18848:	ldr	r3, [fp, #-20]	; 0xffffffec
   1884c:	add	r3, r2, r3
   18850:	mov	r2, #63	; 0x3f
   18854:	strb	r2, [r3]
   18858:	ldr	r3, [fp, #-20]	; 0xffffffec
   1885c:	add	r3, r3, #1
   18860:	str	r3, [fp, #-20]	; 0xffffffec
   18864:	b	1886c <ftello64@plt+0x7204>
   18868:	nop	{0}
   1886c:	b	18878 <ftello64@plt+0x7210>
   18870:	nop	{0}
   18874:	b	190c8 <ftello64@plt+0x7a60>
   18878:	nop	{0}
   1887c:	b	190c8 <ftello64@plt+0x7a60>
   18880:	mov	r3, #97	; 0x61
   18884:	strb	r3, [fp, #-39]	; 0xffffffd9
   18888:	b	1893c <ftello64@plt+0x72d4>
   1888c:	mov	r3, #98	; 0x62
   18890:	strb	r3, [fp, #-39]	; 0xffffffd9
   18894:	b	1893c <ftello64@plt+0x72d4>
   18898:	mov	r3, #102	; 0x66
   1889c:	strb	r3, [fp, #-39]	; 0xffffffd9
   188a0:	b	1893c <ftello64@plt+0x72d4>
   188a4:	mov	r3, #110	; 0x6e
   188a8:	strb	r3, [fp, #-39]	; 0xffffffd9
   188ac:	b	18920 <ftello64@plt+0x72b8>
   188b0:	mov	r3, #114	; 0x72
   188b4:	strb	r3, [fp, #-39]	; 0xffffffd9
   188b8:	b	18920 <ftello64@plt+0x72b8>
   188bc:	mov	r3, #116	; 0x74
   188c0:	strb	r3, [fp, #-39]	; 0xffffffd9
   188c4:	b	18920 <ftello64@plt+0x72b8>
   188c8:	mov	r3, #118	; 0x76
   188cc:	strb	r3, [fp, #-39]	; 0xffffffd9
   188d0:	b	1893c <ftello64@plt+0x72d4>
   188d4:	ldrb	r3, [fp, #-38]	; 0xffffffda
   188d8:	strb	r3, [fp, #-39]	; 0xffffffd9
   188dc:	ldr	r3, [fp, #4]
   188e0:	cmp	r3, #2
   188e4:	bne	188f8 <ftello64@plt+0x7290>
   188e8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   188ec:	cmp	r3, #0
   188f0:	beq	19254 <ftello64@plt+0x7bec>
   188f4:	b	19540 <ftello64@plt+0x7ed8>
   188f8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   188fc:	cmp	r3, #0
   18900:	beq	1891c <ftello64@plt+0x72b4>
   18904:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18908:	cmp	r3, #0
   1890c:	beq	1891c <ftello64@plt+0x72b4>
   18910:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18914:	cmp	r3, #0
   18918:	bne	1925c <ftello64@plt+0x7bf4>
   1891c:	nop	{0}
   18920:	ldr	r3, [fp, #4]
   18924:	cmp	r3, #2
   18928:	bne	18938 <ftello64@plt+0x72d0>
   1892c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18930:	cmp	r3, #0
   18934:	bne	1951c <ftello64@plt+0x7eb4>
   18938:	nop	{0}
   1893c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   18940:	cmp	r3, #0
   18944:	beq	1909c <ftello64@plt+0x7a34>
   18948:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   1894c:	strb	r3, [fp, #-38]	; 0xffffffda
   18950:	b	19154 <ftello64@plt+0x7aec>
   18954:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18958:	cmn	r3, #1
   1895c:	bne	18980 <ftello64@plt+0x7318>
   18960:	ldr	r3, [fp, #-96]	; 0xffffffa0
   18964:	add	r3, r3, #1
   18968:	ldrb	r3, [r3]
   1896c:	cmp	r3, #0
   18970:	movne	r3, #1
   18974:	moveq	r3, #0
   18978:	uxtb	r3, r3
   1897c:	b	18994 <ftello64@plt+0x732c>
   18980:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18984:	cmp	r3, #1
   18988:	movne	r3, #1
   1898c:	moveq	r3, #0
   18990:	uxtb	r3, r3
   18994:	cmp	r3, #0
   18998:	bne	190a4 <ftello64@plt+0x7a3c>
   1899c:	ldr	r3, [fp, #-16]
   189a0:	cmp	r3, #0
   189a4:	bne	190ac <ftello64@plt+0x7a44>
   189a8:	mov	r3, #1
   189ac:	strb	r3, [fp, #-42]	; 0xffffffd6
   189b0:	ldr	r3, [fp, #4]
   189b4:	cmp	r3, #2
   189b8:	bne	190b4 <ftello64@plt+0x7a4c>
   189bc:	ldrb	r3, [fp, #-34]	; 0xffffffde
   189c0:	cmp	r3, #0
   189c4:	beq	190b4 <ftello64@plt+0x7a4c>
   189c8:	b	19540 <ftello64@plt+0x7ed8>
   189cc:	mov	r3, #1
   189d0:	strb	r3, [fp, #-36]	; 0xffffffdc
   189d4:	mov	r3, #1
   189d8:	strb	r3, [fp, #-42]	; 0xffffffd6
   189dc:	ldr	r3, [fp, #4]
   189e0:	cmp	r3, #2
   189e4:	bne	190bc <ftello64@plt+0x7a54>
   189e8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   189ec:	cmp	r3, #0
   189f0:	bne	19524 <ftello64@plt+0x7ebc>
   189f4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   189f8:	cmp	r3, #0
   189fc:	beq	18a1c <ftello64@plt+0x73b4>
   18a00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18a04:	cmp	r3, #0
   18a08:	bne	18a1c <ftello64@plt+0x73b4>
   18a0c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18a10:	str	r3, [fp, #-24]	; 0xffffffe8
   18a14:	mov	r3, #0
   18a18:	str	r3, [fp, #-92]	; 0xffffffa4
   18a1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18a20:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18a24:	cmp	r2, r3
   18a28:	bcs	18a40 <ftello64@plt+0x73d8>
   18a2c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18a30:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a34:	add	r3, r2, r3
   18a38:	mov	r2, #39	; 0x27
   18a3c:	strb	r2, [r3]
   18a40:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a44:	add	r3, r3, #1
   18a48:	str	r3, [fp, #-20]	; 0xffffffec
   18a4c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18a50:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18a54:	cmp	r2, r3
   18a58:	bcs	18a70 <ftello64@plt+0x7408>
   18a5c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18a60:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a64:	add	r3, r2, r3
   18a68:	mov	r2, #92	; 0x5c
   18a6c:	strb	r2, [r3]
   18a70:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a74:	add	r3, r3, #1
   18a78:	str	r3, [fp, #-20]	; 0xffffffec
   18a7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18a80:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18a84:	cmp	r2, r3
   18a88:	bcs	18aa0 <ftello64@plt+0x7438>
   18a8c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18a90:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a94:	add	r3, r2, r3
   18a98:	mov	r2, #39	; 0x27
   18a9c:	strb	r2, [r3]
   18aa0:	ldr	r3, [fp, #-20]	; 0xffffffec
   18aa4:	add	r3, r3, #1
   18aa8:	str	r3, [fp, #-20]	; 0xffffffec
   18aac:	mov	r3, #0
   18ab0:	strb	r3, [fp, #-35]	; 0xffffffdd
   18ab4:	b	190bc <ftello64@plt+0x7a54>
   18ab8:	mov	r3, #1
   18abc:	strb	r3, [fp, #-42]	; 0xffffffd6
   18ac0:	b	190c8 <ftello64@plt+0x7a60>
   18ac4:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   18ac8:	cmp	r3, #0
   18acc:	beq	18b0c <ftello64@plt+0x74a4>
   18ad0:	mov	r3, #1
   18ad4:	str	r3, [fp, #-48]	; 0xffffffd0
   18ad8:	bl	114b8 <__ctype_b_loc@plt>
   18adc:	mov	r3, r0
   18ae0:	ldr	r2, [r3]
   18ae4:	ldrb	r3, [fp, #-38]	; 0xffffffda
   18ae8:	lsl	r3, r3, #1
   18aec:	add	r3, r2, r3
   18af0:	ldrh	r3, [r3]
   18af4:	and	r3, r3, #16384	; 0x4000
   18af8:	cmp	r3, #0
   18afc:	movne	r3, #1
   18b00:	moveq	r3, #0
   18b04:	strb	r3, [fp, #-49]	; 0xffffffcf
   18b08:	b	18d58 <ftello64@plt+0x76f0>
   18b0c:	sub	r3, fp, #76	; 0x4c
   18b10:	mov	r2, #8
   18b14:	mov	r1, #0
   18b18:	mov	r0, r3
   18b1c:	bl	1153c <memset@plt>
   18b20:	mov	r3, #0
   18b24:	str	r3, [fp, #-48]	; 0xffffffd0
   18b28:	mov	r3, #1
   18b2c:	strb	r3, [fp, #-49]	; 0xffffffcf
   18b30:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18b34:	cmn	r3, #1
   18b38:	bne	18b48 <ftello64@plt+0x74e0>
   18b3c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   18b40:	bl	114e8 <strlen@plt>
   18b44:	str	r0, [fp, #-100]	; 0xffffff9c
   18b48:	ldr	r2, [fp, #-16]
   18b4c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18b50:	add	r3, r2, r3
   18b54:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18b58:	add	r1, r2, r3
   18b5c:	ldr	r2, [fp, #-16]
   18b60:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18b64:	add	r3, r2, r3
   18b68:	ldr	r2, [fp, #-100]	; 0xffffff9c
   18b6c:	sub	r2, r2, r3
   18b70:	sub	r3, fp, #76	; 0x4c
   18b74:	sub	r0, fp, #80	; 0x50
   18b78:	bl	36f50 <ftello64@plt+0x258e8>
   18b7c:	str	r0, [fp, #-64]	; 0xffffffc0
   18b80:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18b84:	cmp	r3, #0
   18b88:	beq	18d4c <ftello64@plt+0x76e4>
   18b8c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18b90:	cmn	r3, #1
   18b94:	bne	18ba4 <ftello64@plt+0x753c>
   18b98:	mov	r3, #0
   18b9c:	strb	r3, [fp, #-49]	; 0xffffffcf
   18ba0:	b	18d58 <ftello64@plt+0x76f0>
   18ba4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18ba8:	cmn	r3, #2
   18bac:	bne	18c04 <ftello64@plt+0x759c>
   18bb0:	mov	r3, #0
   18bb4:	strb	r3, [fp, #-49]	; 0xffffffcf
   18bb8:	b	18bc8 <ftello64@plt+0x7560>
   18bbc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18bc0:	add	r3, r3, #1
   18bc4:	str	r3, [fp, #-48]	; 0xffffffd0
   18bc8:	ldr	r2, [fp, #-16]
   18bcc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18bd0:	add	r3, r2, r3
   18bd4:	ldr	r2, [fp, #-100]	; 0xffffff9c
   18bd8:	cmp	r2, r3
   18bdc:	bls	18d54 <ftello64@plt+0x76ec>
   18be0:	ldr	r2, [fp, #-16]
   18be4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18be8:	add	r3, r2, r3
   18bec:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18bf0:	add	r3, r2, r3
   18bf4:	ldrb	r3, [r3]
   18bf8:	cmp	r3, #0
   18bfc:	bne	18bbc <ftello64@plt+0x7554>
   18c00:	b	18d54 <ftello64@plt+0x76ec>
   18c04:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18c08:	cmp	r3, #0
   18c0c:	beq	18d00 <ftello64@plt+0x7698>
   18c10:	ldr	r3, [fp, #4]
   18c14:	cmp	r3, #2
   18c18:	bne	18d00 <ftello64@plt+0x7698>
   18c1c:	mov	r3, #1
   18c20:	str	r3, [fp, #-56]	; 0xffffffc8
   18c24:	b	18cf0 <ftello64@plt+0x7688>
   18c28:	ldr	r2, [fp, #-16]
   18c2c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18c30:	add	r2, r2, r3
   18c34:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18c38:	add	r3, r2, r3
   18c3c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18c40:	add	r3, r2, r3
   18c44:	ldrb	r3, [r3]
   18c48:	sub	r3, r3, #91	; 0x5b
   18c4c:	cmp	r3, #33	; 0x21
   18c50:	ldrls	pc, [pc, r3, lsl #2]
   18c54:	b	18ce0 <ftello64@plt+0x7678>
   18c58:	andeq	r9, r1, r0, asr #10
   18c5c:	andeq	r9, r1, r0, asr #10
   18c60:	andeq	r8, r1, r0, ror #25
   18c64:	andeq	r9, r1, r0, asr #10
   18c68:	andeq	r8, r1, r0, ror #25
   18c6c:	andeq	r9, r1, r0, asr #10
   18c70:	andeq	r8, r1, r0, ror #25
   18c74:	andeq	r8, r1, r0, ror #25
   18c78:	andeq	r8, r1, r0, ror #25
   18c7c:	andeq	r8, r1, r0, ror #25
   18c80:	andeq	r8, r1, r0, ror #25
   18c84:	andeq	r8, r1, r0, ror #25
   18c88:	andeq	r8, r1, r0, ror #25
   18c8c:	andeq	r8, r1, r0, ror #25
   18c90:	andeq	r8, r1, r0, ror #25
   18c94:	andeq	r8, r1, r0, ror #25
   18c98:	andeq	r8, r1, r0, ror #25
   18c9c:	andeq	r8, r1, r0, ror #25
   18ca0:	andeq	r8, r1, r0, ror #25
   18ca4:	andeq	r8, r1, r0, ror #25
   18ca8:	andeq	r8, r1, r0, ror #25
   18cac:	andeq	r8, r1, r0, ror #25
   18cb0:	andeq	r8, r1, r0, ror #25
   18cb4:	andeq	r8, r1, r0, ror #25
   18cb8:	andeq	r8, r1, r0, ror #25
   18cbc:	andeq	r8, r1, r0, ror #25
   18cc0:	andeq	r8, r1, r0, ror #25
   18cc4:	andeq	r8, r1, r0, ror #25
   18cc8:	andeq	r8, r1, r0, ror #25
   18ccc:	andeq	r8, r1, r0, ror #25
   18cd0:	andeq	r8, r1, r0, ror #25
   18cd4:	andeq	r8, r1, r0, ror #25
   18cd8:	andeq	r8, r1, r0, ror #25
   18cdc:	andeq	r9, r1, r0, asr #10
   18ce0:	nop	{0}
   18ce4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18ce8:	add	r3, r3, #1
   18cec:	str	r3, [fp, #-56]	; 0xffffffc8
   18cf0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   18cf4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18cf8:	cmp	r2, r3
   18cfc:	bcc	18c28 <ftello64@plt+0x75c0>
   18d00:	ldr	r3, [fp, #-80]	; 0xffffffb0
   18d04:	mov	r0, r3
   18d08:	bl	113e0 <iswprint@plt>
   18d0c:	mov	r3, r0
   18d10:	cmp	r3, #0
   18d14:	bne	18d20 <ftello64@plt+0x76b8>
   18d18:	mov	r3, #0
   18d1c:	strb	r3, [fp, #-49]	; 0xffffffcf
   18d20:	ldr	r2, [fp, #-48]	; 0xffffffd0
   18d24:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18d28:	add	r3, r2, r3
   18d2c:	str	r3, [fp, #-48]	; 0xffffffd0
   18d30:	sub	r3, fp, #76	; 0x4c
   18d34:	mov	r0, r3
   18d38:	bl	11368 <mbsinit@plt>
   18d3c:	mov	r3, r0
   18d40:	cmp	r3, #0
   18d44:	beq	18b48 <ftello64@plt+0x74e0>
   18d48:	b	18d58 <ftello64@plt+0x76f0>
   18d4c:	nop	{0}
   18d50:	b	18d58 <ftello64@plt+0x76f0>
   18d54:	nop	{0}
   18d58:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   18d5c:	strb	r3, [fp, #-42]	; 0xffffffd6
   18d60:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18d64:	cmp	r3, #1
   18d68:	bhi	18d8c <ftello64@plt+0x7724>
   18d6c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   18d70:	cmp	r3, #0
   18d74:	beq	190c4 <ftello64@plt+0x7a5c>
   18d78:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   18d7c:	eor	r3, r3, #1
   18d80:	uxtb	r3, r3
   18d84:	cmp	r3, #0
   18d88:	beq	190c4 <ftello64@plt+0x7a5c>
   18d8c:	ldr	r2, [fp, #-16]
   18d90:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18d94:	add	r3, r2, r3
   18d98:	str	r3, [fp, #-68]	; 0xffffffbc
   18d9c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   18da0:	cmp	r3, #0
   18da4:	beq	18f58 <ftello64@plt+0x78f0>
   18da8:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   18dac:	eor	r3, r3, #1
   18db0:	uxtb	r3, r3
   18db4:	cmp	r3, #0
   18db8:	beq	18f58 <ftello64@plt+0x78f0>
   18dbc:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18dc0:	cmp	r3, #0
   18dc4:	bne	1952c <ftello64@plt+0x7ec4>
   18dc8:	mov	r3, #1
   18dcc:	strb	r3, [fp, #-41]	; 0xffffffd7
   18dd0:	ldr	r3, [fp, #4]
   18dd4:	cmp	r3, #2
   18dd8:	bne	18e88 <ftello64@plt+0x7820>
   18ddc:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   18de0:	eor	r3, r3, #1
   18de4:	uxtb	r3, r3
   18de8:	cmp	r3, #0
   18dec:	beq	18e88 <ftello64@plt+0x7820>
   18df0:	ldr	r2, [fp, #-20]	; 0xffffffec
   18df4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18df8:	cmp	r2, r3
   18dfc:	bcs	18e14 <ftello64@plt+0x77ac>
   18e00:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18e04:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e08:	add	r3, r2, r3
   18e0c:	mov	r2, #39	; 0x27
   18e10:	strb	r2, [r3]
   18e14:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e18:	add	r3, r3, #1
   18e1c:	str	r3, [fp, #-20]	; 0xffffffec
   18e20:	ldr	r2, [fp, #-20]	; 0xffffffec
   18e24:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18e28:	cmp	r2, r3
   18e2c:	bcs	18e44 <ftello64@plt+0x77dc>
   18e30:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18e34:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e38:	add	r3, r2, r3
   18e3c:	mov	r2, #36	; 0x24
   18e40:	strb	r2, [r3]
   18e44:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e48:	add	r3, r3, #1
   18e4c:	str	r3, [fp, #-20]	; 0xffffffec
   18e50:	ldr	r2, [fp, #-20]	; 0xffffffec
   18e54:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18e58:	cmp	r2, r3
   18e5c:	bcs	18e74 <ftello64@plt+0x780c>
   18e60:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18e64:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e68:	add	r3, r2, r3
   18e6c:	mov	r2, #39	; 0x27
   18e70:	strb	r2, [r3]
   18e74:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e78:	add	r3, r3, #1
   18e7c:	str	r3, [fp, #-20]	; 0xffffffec
   18e80:	mov	r3, #1
   18e84:	strb	r3, [fp, #-35]	; 0xffffffdd
   18e88:	ldr	r2, [fp, #-20]	; 0xffffffec
   18e8c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18e90:	cmp	r2, r3
   18e94:	bcs	18eac <ftello64@plt+0x7844>
   18e98:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18e9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18ea0:	add	r3, r2, r3
   18ea4:	mov	r2, #92	; 0x5c
   18ea8:	strb	r2, [r3]
   18eac:	ldr	r3, [fp, #-20]	; 0xffffffec
   18eb0:	add	r3, r3, #1
   18eb4:	str	r3, [fp, #-20]	; 0xffffffec
   18eb8:	ldr	r2, [fp, #-20]	; 0xffffffec
   18ebc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18ec0:	cmp	r2, r3
   18ec4:	bcs	18eec <ftello64@plt+0x7884>
   18ec8:	ldrb	r3, [fp, #-38]	; 0xffffffda
   18ecc:	lsr	r3, r3, #6
   18ed0:	uxtb	r2, r3
   18ed4:	ldr	r1, [fp, #-88]	; 0xffffffa8
   18ed8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18edc:	add	r3, r1, r3
   18ee0:	add	r2, r2, #48	; 0x30
   18ee4:	uxtb	r2, r2
   18ee8:	strb	r2, [r3]
   18eec:	ldr	r3, [fp, #-20]	; 0xffffffec
   18ef0:	add	r3, r3, #1
   18ef4:	str	r3, [fp, #-20]	; 0xffffffec
   18ef8:	ldr	r2, [fp, #-20]	; 0xffffffec
   18efc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18f00:	cmp	r2, r3
   18f04:	bcs	18f34 <ftello64@plt+0x78cc>
   18f08:	ldrb	r3, [fp, #-38]	; 0xffffffda
   18f0c:	lsr	r3, r3, #3
   18f10:	uxtb	r3, r3
   18f14:	and	r3, r3, #7
   18f18:	uxtb	r2, r3
   18f1c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   18f20:	ldr	r3, [fp, #-20]	; 0xffffffec
   18f24:	add	r3, r1, r3
   18f28:	add	r2, r2, #48	; 0x30
   18f2c:	uxtb	r2, r2
   18f30:	strb	r2, [r3]
   18f34:	ldr	r3, [fp, #-20]	; 0xffffffec
   18f38:	add	r3, r3, #1
   18f3c:	str	r3, [fp, #-20]	; 0xffffffec
   18f40:	ldrb	r3, [fp, #-38]	; 0xffffffda
   18f44:	and	r3, r3, #7
   18f48:	uxtb	r3, r3
   18f4c:	add	r3, r3, #48	; 0x30
   18f50:	strb	r3, [fp, #-38]	; 0xffffffda
   18f54:	b	18f9c <ftello64@plt+0x7934>
   18f58:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   18f5c:	cmp	r3, #0
   18f60:	beq	18f9c <ftello64@plt+0x7934>
   18f64:	ldr	r2, [fp, #-20]	; 0xffffffec
   18f68:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18f6c:	cmp	r2, r3
   18f70:	bcs	18f88 <ftello64@plt+0x7920>
   18f74:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18f78:	ldr	r3, [fp, #-20]	; 0xffffffec
   18f7c:	add	r3, r2, r3
   18f80:	mov	r2, #92	; 0x5c
   18f84:	strb	r2, [r3]
   18f88:	ldr	r3, [fp, #-20]	; 0xffffffec
   18f8c:	add	r3, r3, #1
   18f90:	str	r3, [fp, #-20]	; 0xffffffec
   18f94:	mov	r3, #0
   18f98:	strb	r3, [fp, #-40]	; 0xffffffd8
   18f9c:	ldr	r3, [fp, #-16]
   18fa0:	add	r3, r3, #1
   18fa4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   18fa8:	cmp	r2, r3
   18fac:	bls	1908c <ftello64@plt+0x7a24>
   18fb0:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   18fb4:	cmp	r3, #0
   18fb8:	beq	19038 <ftello64@plt+0x79d0>
   18fbc:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   18fc0:	eor	r3, r3, #1
   18fc4:	uxtb	r3, r3
   18fc8:	cmp	r3, #0
   18fcc:	beq	19038 <ftello64@plt+0x79d0>
   18fd0:	ldr	r2, [fp, #-20]	; 0xffffffec
   18fd4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18fd8:	cmp	r2, r3
   18fdc:	bcs	18ff4 <ftello64@plt+0x798c>
   18fe0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18fe4:	ldr	r3, [fp, #-20]	; 0xffffffec
   18fe8:	add	r3, r2, r3
   18fec:	mov	r2, #39	; 0x27
   18ff0:	strb	r2, [r3]
   18ff4:	ldr	r3, [fp, #-20]	; 0xffffffec
   18ff8:	add	r3, r3, #1
   18ffc:	str	r3, [fp, #-20]	; 0xffffffec
   19000:	ldr	r2, [fp, #-20]	; 0xffffffec
   19004:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19008:	cmp	r2, r3
   1900c:	bcs	19024 <ftello64@plt+0x79bc>
   19010:	ldr	r2, [fp, #-88]	; 0xffffffa8
   19014:	ldr	r3, [fp, #-20]	; 0xffffffec
   19018:	add	r3, r2, r3
   1901c:	mov	r2, #39	; 0x27
   19020:	strb	r2, [r3]
   19024:	ldr	r3, [fp, #-20]	; 0xffffffec
   19028:	add	r3, r3, #1
   1902c:	str	r3, [fp, #-20]	; 0xffffffec
   19030:	mov	r3, #0
   19034:	strb	r3, [fp, #-35]	; 0xffffffdd
   19038:	ldr	r2, [fp, #-20]	; 0xffffffec
   1903c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19040:	cmp	r2, r3
   19044:	bcs	1905c <ftello64@plt+0x79f4>
   19048:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1904c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19050:	add	r3, r2, r3
   19054:	ldrb	r2, [fp, #-38]	; 0xffffffda
   19058:	strb	r2, [r3]
   1905c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19060:	add	r3, r3, #1
   19064:	str	r3, [fp, #-20]	; 0xffffffec
   19068:	ldr	r3, [fp, #-16]
   1906c:	add	r3, r3, #1
   19070:	str	r3, [fp, #-16]
   19074:	ldr	r2, [fp, #-96]	; 0xffffffa0
   19078:	ldr	r3, [fp, #-16]
   1907c:	add	r3, r2, r3
   19080:	ldrb	r3, [r3]
   19084:	strb	r3, [fp, #-38]	; 0xffffffda
   19088:	b	18d9c <ftello64@plt+0x7734>
   1908c:	nop	{0}
   19090:	b	19268 <ftello64@plt+0x7c00>
   19094:	nop	{0}
   19098:	b	190c8 <ftello64@plt+0x7a60>
   1909c:	nop	{0}
   190a0:	b	190c8 <ftello64@plt+0x7a60>
   190a4:	nop	{0}
   190a8:	b	190c8 <ftello64@plt+0x7a60>
   190ac:	nop	{0}
   190b0:	b	190c8 <ftello64@plt+0x7a60>
   190b4:	nop	{0}
   190b8:	b	190c8 <ftello64@plt+0x7a60>
   190bc:	nop	{0}
   190c0:	b	190c8 <ftello64@plt+0x7a60>
   190c4:	nop	{0}
   190c8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   190cc:	eor	r3, r3, #1
   190d0:	uxtb	r3, r3
   190d4:	cmp	r3, #0
   190d8:	bne	190e8 <ftello64@plt+0x7a80>
   190dc:	ldr	r3, [fp, #4]
   190e0:	cmp	r3, #2
   190e4:	bne	190fc <ftello64@plt+0x7a94>
   190e8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   190ec:	eor	r3, r3, #1
   190f0:	uxtb	r3, r3
   190f4:	cmp	r3, #0
   190f8:	bne	1913c <ftello64@plt+0x7ad4>
   190fc:	ldr	r3, [fp, #12]
   19100:	cmp	r3, #0
   19104:	beq	1913c <ftello64@plt+0x7ad4>
   19108:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1910c:	lsr	r3, r3, #5
   19110:	uxtb	r3, r3
   19114:	lsl	r3, r3, #2
   19118:	ldr	r2, [fp, #12]
   1911c:	add	r3, r2, r3
   19120:	ldr	r2, [r3]
   19124:	ldrb	r3, [fp, #-38]	; 0xffffffda
   19128:	and	r3, r3, #31
   1912c:	lsr	r3, r2, r3
   19130:	and	r3, r3, #1
   19134:	cmp	r3, #0
   19138:	bne	19150 <ftello64@plt+0x7ae8>
   1913c:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   19140:	eor	r3, r3, #1
   19144:	uxtb	r3, r3
   19148:	cmp	r3, #0
   1914c:	bne	19264 <ftello64@plt+0x7bfc>
   19150:	nop	{0}
   19154:	ldrb	r3, [fp, #-34]	; 0xffffffde
   19158:	cmp	r3, #0
   1915c:	bne	19534 <ftello64@plt+0x7ecc>
   19160:	mov	r3, #1
   19164:	strb	r3, [fp, #-41]	; 0xffffffd7
   19168:	ldr	r3, [fp, #4]
   1916c:	cmp	r3, #2
   19170:	bne	19220 <ftello64@plt+0x7bb8>
   19174:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   19178:	eor	r3, r3, #1
   1917c:	uxtb	r3, r3
   19180:	cmp	r3, #0
   19184:	beq	19220 <ftello64@plt+0x7bb8>
   19188:	ldr	r2, [fp, #-20]	; 0xffffffec
   1918c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19190:	cmp	r2, r3
   19194:	bcs	191ac <ftello64@plt+0x7b44>
   19198:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1919c:	ldr	r3, [fp, #-20]	; 0xffffffec
   191a0:	add	r3, r2, r3
   191a4:	mov	r2, #39	; 0x27
   191a8:	strb	r2, [r3]
   191ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   191b0:	add	r3, r3, #1
   191b4:	str	r3, [fp, #-20]	; 0xffffffec
   191b8:	ldr	r2, [fp, #-20]	; 0xffffffec
   191bc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   191c0:	cmp	r2, r3
   191c4:	bcs	191dc <ftello64@plt+0x7b74>
   191c8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   191cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   191d0:	add	r3, r2, r3
   191d4:	mov	r2, #36	; 0x24
   191d8:	strb	r2, [r3]
   191dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   191e0:	add	r3, r3, #1
   191e4:	str	r3, [fp, #-20]	; 0xffffffec
   191e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   191ec:	ldr	r3, [fp, #-92]	; 0xffffffa4
   191f0:	cmp	r2, r3
   191f4:	bcs	1920c <ftello64@plt+0x7ba4>
   191f8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   191fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   19200:	add	r3, r2, r3
   19204:	mov	r2, #39	; 0x27
   19208:	strb	r2, [r3]
   1920c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19210:	add	r3, r3, #1
   19214:	str	r3, [fp, #-20]	; 0xffffffec
   19218:	mov	r3, #1
   1921c:	strb	r3, [fp, #-35]	; 0xffffffdd
   19220:	ldr	r2, [fp, #-20]	; 0xffffffec
   19224:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19228:	cmp	r2, r3
   1922c:	bcs	19244 <ftello64@plt+0x7bdc>
   19230:	ldr	r2, [fp, #-88]	; 0xffffffa8
   19234:	ldr	r3, [fp, #-20]	; 0xffffffec
   19238:	add	r3, r2, r3
   1923c:	mov	r2, #92	; 0x5c
   19240:	strb	r2, [r3]
   19244:	ldr	r3, [fp, #-20]	; 0xffffffec
   19248:	add	r3, r3, #1
   1924c:	str	r3, [fp, #-20]	; 0xffffffec
   19250:	b	19268 <ftello64@plt+0x7c00>
   19254:	nop	{0}
   19258:	b	19268 <ftello64@plt+0x7c00>
   1925c:	nop	{0}
   19260:	b	19268 <ftello64@plt+0x7c00>
   19264:	nop	{0}
   19268:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1926c:	cmp	r3, #0
   19270:	beq	192f0 <ftello64@plt+0x7c88>
   19274:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   19278:	eor	r3, r3, #1
   1927c:	uxtb	r3, r3
   19280:	cmp	r3, #0
   19284:	beq	192f0 <ftello64@plt+0x7c88>
   19288:	ldr	r2, [fp, #-20]	; 0xffffffec
   1928c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19290:	cmp	r2, r3
   19294:	bcs	192ac <ftello64@plt+0x7c44>
   19298:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1929c:	ldr	r3, [fp, #-20]	; 0xffffffec
   192a0:	add	r3, r2, r3
   192a4:	mov	r2, #39	; 0x27
   192a8:	strb	r2, [r3]
   192ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   192b0:	add	r3, r3, #1
   192b4:	str	r3, [fp, #-20]	; 0xffffffec
   192b8:	ldr	r2, [fp, #-20]	; 0xffffffec
   192bc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   192c0:	cmp	r2, r3
   192c4:	bcs	192dc <ftello64@plt+0x7c74>
   192c8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   192cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   192d0:	add	r3, r2, r3
   192d4:	mov	r2, #39	; 0x27
   192d8:	strb	r2, [r3]
   192dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   192e0:	add	r3, r3, #1
   192e4:	str	r3, [fp, #-20]	; 0xffffffec
   192e8:	mov	r3, #0
   192ec:	strb	r3, [fp, #-35]	; 0xffffffdd
   192f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   192f4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   192f8:	cmp	r2, r3
   192fc:	bcs	19314 <ftello64@plt+0x7cac>
   19300:	ldr	r2, [fp, #-88]	; 0xffffffa8
   19304:	ldr	r3, [fp, #-20]	; 0xffffffec
   19308:	add	r3, r2, r3
   1930c:	ldrb	r2, [fp, #-38]	; 0xffffffda
   19310:	strb	r2, [r3]
   19314:	ldr	r3, [fp, #-20]	; 0xffffffec
   19318:	add	r3, r3, #1
   1931c:	str	r3, [fp, #-20]	; 0xffffffec
   19320:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   19324:	eor	r3, r3, #1
   19328:	uxtb	r3, r3
   1932c:	cmp	r3, #0
   19330:	beq	1933c <ftello64@plt+0x7cd4>
   19334:	mov	r3, #0
   19338:	strb	r3, [fp, #-37]	; 0xffffffdb
   1933c:	ldr	r3, [fp, #-16]
   19340:	add	r3, r3, #1
   19344:	str	r3, [fp, #-16]
   19348:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1934c:	cmn	r3, #1
   19350:	bne	19378 <ftello64@plt+0x7d10>
   19354:	ldr	r2, [fp, #-96]	; 0xffffffa0
   19358:	ldr	r3, [fp, #-16]
   1935c:	add	r3, r2, r3
   19360:	ldrb	r3, [r3]
   19364:	cmp	r3, #0
   19368:	movne	r3, #1
   1936c:	moveq	r3, #0
   19370:	uxtb	r3, r3
   19374:	b	19390 <ftello64@plt+0x7d28>
   19378:	ldr	r2, [fp, #-16]
   1937c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   19380:	cmp	r2, r3
   19384:	movne	r3, #1
   19388:	moveq	r3, #0
   1938c:	uxtb	r3, r3
   19390:	cmp	r3, #0
   19394:	bne	181b0 <ftello64@plt+0x6b48>
   19398:	ldr	r3, [fp, #-20]	; 0xffffffec
   1939c:	cmp	r3, #0
   193a0:	bne	193bc <ftello64@plt+0x7d54>
   193a4:	ldr	r3, [fp, #4]
   193a8:	cmp	r3, #2
   193ac:	bne	193bc <ftello64@plt+0x7d54>
   193b0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   193b4:	cmp	r3, #0
   193b8:	bne	1953c <ftello64@plt+0x7ed4>
   193bc:	ldr	r3, [fp, #4]
   193c0:	cmp	r3, #2
   193c4:	bne	19464 <ftello64@plt+0x7dfc>
   193c8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   193cc:	eor	r3, r3, #1
   193d0:	uxtb	r3, r3
   193d4:	cmp	r3, #0
   193d8:	beq	19464 <ftello64@plt+0x7dfc>
   193dc:	ldrb	r3, [fp, #-36]	; 0xffffffdc
   193e0:	cmp	r3, #0
   193e4:	beq	19464 <ftello64@plt+0x7dfc>
   193e8:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   193ec:	cmp	r3, #0
   193f0:	beq	19438 <ftello64@plt+0x7dd0>
   193f4:	ldr	r3, [fp, #20]
   193f8:	str	r3, [sp, #16]
   193fc:	ldr	r3, [fp, #16]
   19400:	str	r3, [sp, #12]
   19404:	ldr	r3, [fp, #12]
   19408:	str	r3, [sp, #8]
   1940c:	ldr	r3, [fp, #8]
   19410:	str	r3, [sp, #4]
   19414:	mov	r3, #5
   19418:	str	r3, [sp]
   1941c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   19420:	ldr	r2, [fp, #-96]	; 0xffffffa0
   19424:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19428:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1942c:	bl	17ee8 <ftello64@plt+0x6880>
   19430:	mov	r3, r0
   19434:	b	195a4 <ftello64@plt+0x7f3c>
   19438:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1943c:	cmp	r3, #0
   19440:	bne	19464 <ftello64@plt+0x7dfc>
   19444:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19448:	cmp	r3, #0
   1944c:	beq	19464 <ftello64@plt+0x7dfc>
   19450:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19454:	str	r3, [fp, #-92]	; 0xffffffa4
   19458:	mov	r3, #0
   1945c:	str	r3, [fp, #-20]	; 0xffffffec
   19460:	b	17f7c <ftello64@plt+0x6914>
   19464:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19468:	cmp	r3, #0
   1946c:	beq	194d8 <ftello64@plt+0x7e70>
   19470:	ldrb	r3, [fp, #-34]	; 0xffffffde
   19474:	eor	r3, r3, #1
   19478:	uxtb	r3, r3
   1947c:	cmp	r3, #0
   19480:	beq	194d8 <ftello64@plt+0x7e70>
   19484:	b	194c8 <ftello64@plt+0x7e60>
   19488:	ldr	r2, [fp, #-20]	; 0xffffffec
   1948c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19490:	cmp	r2, r3
   19494:	bcs	194b0 <ftello64@plt+0x7e48>
   19498:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1949c:	ldr	r3, [fp, #-20]	; 0xffffffec
   194a0:	add	r3, r2, r3
   194a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   194a8:	ldrb	r2, [r2]
   194ac:	strb	r2, [r3]
   194b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   194b4:	add	r3, r3, #1
   194b8:	str	r3, [fp, #-20]	; 0xffffffec
   194bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   194c0:	add	r3, r3, #1
   194c4:	str	r3, [fp, #-28]	; 0xffffffe4
   194c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   194cc:	ldrb	r3, [r3]
   194d0:	cmp	r3, #0
   194d4:	bne	19488 <ftello64@plt+0x7e20>
   194d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   194dc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   194e0:	cmp	r2, r3
   194e4:	bcs	194fc <ftello64@plt+0x7e94>
   194e8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   194ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   194f0:	add	r3, r2, r3
   194f4:	mov	r2, #0
   194f8:	strb	r2, [r3]
   194fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   19500:	b	195a4 <ftello64@plt+0x7f3c>
   19504:	nop	{0}
   19508:	b	19540 <ftello64@plt+0x7ed8>
   1950c:	nop	{0}
   19510:	b	19540 <ftello64@plt+0x7ed8>
   19514:	nop	{0}
   19518:	b	19540 <ftello64@plt+0x7ed8>
   1951c:	nop	{0}
   19520:	b	19540 <ftello64@plt+0x7ed8>
   19524:	nop	{0}
   19528:	b	19540 <ftello64@plt+0x7ed8>
   1952c:	nop	{0}
   19530:	b	19540 <ftello64@plt+0x7ed8>
   19534:	nop	{0}
   19538:	b	19540 <ftello64@plt+0x7ed8>
   1953c:	nop	{0}
   19540:	ldr	r3, [fp, #4]
   19544:	cmp	r3, #2
   19548:	bne	19560 <ftello64@plt+0x7ef8>
   1954c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   19550:	cmp	r3, #0
   19554:	beq	19560 <ftello64@plt+0x7ef8>
   19558:	mov	r3, #4
   1955c:	str	r3, [fp, #4]
   19560:	ldr	r3, [fp, #8]
   19564:	bic	r3, r3, #2
   19568:	ldr	r2, [fp, #20]
   1956c:	str	r2, [sp, #16]
   19570:	ldr	r2, [fp, #16]
   19574:	str	r2, [sp, #12]
   19578:	mov	r2, #0
   1957c:	str	r2, [sp, #8]
   19580:	str	r3, [sp, #4]
   19584:	ldr	r3, [fp, #4]
   19588:	str	r3, [sp]
   1958c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   19590:	ldr	r2, [fp, #-96]	; 0xffffffa0
   19594:	ldr	r1, [fp, #-92]	; 0xffffffa4
   19598:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1959c:	bl	17ee8 <ftello64@plt+0x6880>
   195a0:	mov	r3, r0
   195a4:	mov	r0, r3
   195a8:	sub	sp, fp, #8
   195ac:	ldr	r4, [sp]
   195b0:	ldr	fp, [sp, #4]
   195b4:	add	sp, sp, #8
   195b8:	pop	{pc}		; (ldr pc, [sp], #4)
   195bc:	str	fp, [sp, #-8]!
   195c0:	str	lr, [sp, #4]
   195c4:	add	fp, sp, #4
   195c8:	sub	sp, sp, #56	; 0x38
   195cc:	str	r0, [fp, #-24]	; 0xffffffe8
   195d0:	str	r1, [fp, #-28]	; 0xffffffe4
   195d4:	str	r2, [fp, #-32]	; 0xffffffe0
   195d8:	str	r3, [fp, #-36]	; 0xffffffdc
   195dc:	ldr	r3, [fp, #4]
   195e0:	cmp	r3, #0
   195e4:	beq	195f0 <ftello64@plt+0x7f88>
   195e8:	ldr	r3, [fp, #4]
   195ec:	b	195f8 <ftello64@plt+0x7f90>
   195f0:	movw	r3, #51220	; 0xc814
   195f4:	movt	r3, #4
   195f8:	str	r3, [fp, #-8]
   195fc:	bl	1150c <__errno_location@plt>
   19600:	mov	r3, r0
   19604:	ldr	r3, [r3]
   19608:	str	r3, [fp, #-12]
   1960c:	ldr	r3, [fp, #-8]
   19610:	ldr	r3, [r3]
   19614:	ldr	r2, [fp, #-8]
   19618:	ldr	r2, [r2, #4]
   1961c:	ldr	r1, [fp, #-8]
   19620:	add	r1, r1, #8
   19624:	ldr	r0, [fp, #-8]
   19628:	ldr	r0, [r0, #40]	; 0x28
   1962c:	ldr	ip, [fp, #-8]
   19630:	ldr	ip, [ip, #44]	; 0x2c
   19634:	str	ip, [sp, #16]
   19638:	str	r0, [sp, #12]
   1963c:	str	r1, [sp, #8]
   19640:	str	r2, [sp, #4]
   19644:	str	r3, [sp]
   19648:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1964c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19650:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19654:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19658:	bl	17ee8 <ftello64@plt+0x6880>
   1965c:	str	r0, [fp, #-16]
   19660:	bl	1150c <__errno_location@plt>
   19664:	mov	r2, r0
   19668:	ldr	r3, [fp, #-12]
   1966c:	str	r3, [r2]
   19670:	ldr	r3, [fp, #-16]
   19674:	mov	r0, r3
   19678:	sub	sp, fp, #4
   1967c:	ldr	fp, [sp]
   19680:	add	sp, sp, #4
   19684:	pop	{pc}		; (ldr pc, [sp], #4)
   19688:	str	fp, [sp, #-8]!
   1968c:	str	lr, [sp, #4]
   19690:	add	fp, sp, #4
   19694:	sub	sp, sp, #16
   19698:	str	r0, [fp, #-8]
   1969c:	str	r1, [fp, #-12]
   196a0:	str	r2, [fp, #-16]
   196a4:	ldr	r3, [fp, #-16]
   196a8:	mov	r2, #0
   196ac:	ldr	r1, [fp, #-12]
   196b0:	ldr	r0, [fp, #-8]
   196b4:	bl	196d0 <ftello64@plt+0x8068>
   196b8:	mov	r3, r0
   196bc:	mov	r0, r3
   196c0:	sub	sp, fp, #4
   196c4:	ldr	fp, [sp]
   196c8:	add	sp, sp, #4
   196cc:	pop	{pc}		; (ldr pc, [sp], #4)
   196d0:	str	fp, [sp, #-8]!
   196d4:	str	lr, [sp, #4]
   196d8:	add	fp, sp, #4
   196dc:	sub	sp, sp, #64	; 0x40
   196e0:	str	r0, [fp, #-32]	; 0xffffffe0
   196e4:	str	r1, [fp, #-36]	; 0xffffffdc
   196e8:	str	r2, [fp, #-40]	; 0xffffffd8
   196ec:	str	r3, [fp, #-44]	; 0xffffffd4
   196f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   196f4:	cmp	r3, #0
   196f8:	beq	19704 <ftello64@plt+0x809c>
   196fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19700:	b	1970c <ftello64@plt+0x80a4>
   19704:	movw	r3, #51220	; 0xc814
   19708:	movt	r3, #4
   1970c:	str	r3, [fp, #-8]
   19710:	bl	1150c <__errno_location@plt>
   19714:	mov	r3, r0
   19718:	ldr	r3, [r3]
   1971c:	str	r3, [fp, #-12]
   19720:	ldr	r3, [fp, #-8]
   19724:	ldr	r3, [r3, #4]
   19728:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1972c:	cmp	r2, #0
   19730:	moveq	r2, #1
   19734:	movne	r2, #0
   19738:	uxtb	r2, r2
   1973c:	orr	r3, r3, r2
   19740:	str	r3, [fp, #-16]
   19744:	ldr	r3, [fp, #-8]
   19748:	ldr	r3, [r3]
   1974c:	ldr	r2, [fp, #-8]
   19750:	add	r2, r2, #8
   19754:	ldr	r1, [fp, #-8]
   19758:	ldr	r1, [r1, #40]	; 0x28
   1975c:	ldr	r0, [fp, #-8]
   19760:	ldr	r0, [r0, #44]	; 0x2c
   19764:	str	r0, [sp, #16]
   19768:	str	r1, [sp, #12]
   1976c:	str	r2, [sp, #8]
   19770:	ldr	r2, [fp, #-16]
   19774:	str	r2, [sp, #4]
   19778:	str	r3, [sp]
   1977c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19780:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19784:	mov	r1, #0
   19788:	mov	r0, #0
   1978c:	bl	17ee8 <ftello64@plt+0x6880>
   19790:	mov	r3, r0
   19794:	add	r3, r3, #1
   19798:	str	r3, [fp, #-20]	; 0xffffffec
   1979c:	ldr	r0, [fp, #-20]	; 0xffffffec
   197a0:	bl	34ca0 <ftello64@plt+0x23638>
   197a4:	mov	r3, r0
   197a8:	str	r3, [fp, #-24]	; 0xffffffe8
   197ac:	ldr	r3, [fp, #-8]
   197b0:	ldr	r3, [r3]
   197b4:	ldr	r2, [fp, #-8]
   197b8:	add	r2, r2, #8
   197bc:	ldr	r1, [fp, #-8]
   197c0:	ldr	r1, [r1, #40]	; 0x28
   197c4:	ldr	r0, [fp, #-8]
   197c8:	ldr	r0, [r0, #44]	; 0x2c
   197cc:	str	r0, [sp, #16]
   197d0:	str	r1, [sp, #12]
   197d4:	str	r2, [sp, #8]
   197d8:	ldr	r2, [fp, #-16]
   197dc:	str	r2, [sp, #4]
   197e0:	str	r3, [sp]
   197e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   197e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   197ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   197f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197f4:	bl	17ee8 <ftello64@plt+0x6880>
   197f8:	bl	1150c <__errno_location@plt>
   197fc:	mov	r2, r0
   19800:	ldr	r3, [fp, #-12]
   19804:	str	r3, [r2]
   19808:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1980c:	cmp	r3, #0
   19810:	beq	19824 <ftello64@plt+0x81bc>
   19814:	ldr	r3, [fp, #-20]	; 0xffffffec
   19818:	sub	r2, r3, #1
   1981c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19820:	str	r2, [r3]
   19824:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19828:	mov	r0, r3
   1982c:	sub	sp, fp, #4
   19830:	ldr	fp, [sp]
   19834:	add	sp, sp, #4
   19838:	pop	{pc}		; (ldr pc, [sp], #4)
   1983c:	str	fp, [sp, #-8]!
   19840:	str	lr, [sp, #4]
   19844:	add	fp, sp, #4
   19848:	sub	sp, sp, #8
   1984c:	movw	r3, #49568	; 0xc1a0
   19850:	movt	r3, #4
   19854:	ldr	r3, [r3]
   19858:	str	r3, [fp, #-12]
   1985c:	mov	r3, #1
   19860:	str	r3, [fp, #-8]
   19864:	b	19890 <ftello64@plt+0x8228>
   19868:	ldr	r3, [fp, #-8]
   1986c:	lsl	r3, r3, #3
   19870:	ldr	r2, [fp, #-12]
   19874:	add	r3, r2, r3
   19878:	ldr	r3, [r3, #4]
   1987c:	mov	r0, r3
   19880:	bl	16d88 <ftello64@plt+0x5720>
   19884:	ldr	r3, [fp, #-8]
   19888:	add	r3, r3, #1
   1988c:	str	r3, [fp, #-8]
   19890:	movw	r3, #49556	; 0xc194
   19894:	movt	r3, #4
   19898:	ldr	r3, [r3]
   1989c:	ldr	r2, [fp, #-8]
   198a0:	cmp	r2, r3
   198a4:	blt	19868 <ftello64@plt+0x8200>
   198a8:	ldr	r3, [fp, #-12]
   198ac:	ldr	r2, [r3, #4]
   198b0:	movw	r3, #51268	; 0xc844
   198b4:	movt	r3, #4
   198b8:	cmp	r2, r3
   198bc:	beq	198f4 <ftello64@plt+0x828c>
   198c0:	ldr	r3, [fp, #-12]
   198c4:	ldr	r3, [r3, #4]
   198c8:	mov	r0, r3
   198cc:	bl	16d88 <ftello64@plt+0x5720>
   198d0:	movw	r3, #49560	; 0xc198
   198d4:	movt	r3, #4
   198d8:	mov	r2, #256	; 0x100
   198dc:	str	r2, [r3]
   198e0:	movw	r3, #49560	; 0xc198
   198e4:	movt	r3, #4
   198e8:	movw	r2, #51268	; 0xc844
   198ec:	movt	r2, #4
   198f0:	str	r2, [r3, #4]
   198f4:	ldr	r2, [fp, #-12]
   198f8:	movw	r3, #49560	; 0xc198
   198fc:	movt	r3, #4
   19900:	cmp	r2, r3
   19904:	beq	19924 <ftello64@plt+0x82bc>
   19908:	ldr	r0, [fp, #-12]
   1990c:	bl	16d88 <ftello64@plt+0x5720>
   19910:	movw	r3, #49568	; 0xc1a0
   19914:	movt	r3, #4
   19918:	movw	r2, #49560	; 0xc198
   1991c:	movt	r2, #4
   19920:	str	r2, [r3]
   19924:	movw	r3, #49556	; 0xc194
   19928:	movt	r3, #4
   1992c:	mov	r2, #1
   19930:	str	r2, [r3]
   19934:	nop	{0}
   19938:	sub	sp, fp, #4
   1993c:	ldr	fp, [sp]
   19940:	add	sp, sp, #4
   19944:	pop	{pc}		; (ldr pc, [sp], #4)
   19948:	str	fp, [sp, #-8]!
   1994c:	str	lr, [sp, #4]
   19950:	add	fp, sp, #4
   19954:	sub	sp, sp, #80	; 0x50
   19958:	str	r0, [fp, #-48]	; 0xffffffd0
   1995c:	str	r1, [fp, #-52]	; 0xffffffcc
   19960:	str	r2, [fp, #-56]	; 0xffffffc8
   19964:	str	r3, [fp, #-60]	; 0xffffffc4
   19968:	bl	1150c <__errno_location@plt>
   1996c:	mov	r3, r0
   19970:	ldr	r3, [r3]
   19974:	str	r3, [fp, #-16]
   19978:	movw	r3, #49568	; 0xc1a0
   1997c:	movt	r3, #4
   19980:	ldr	r3, [r3]
   19984:	str	r3, [fp, #-8]
   19988:	mvn	r3, #-2147483648	; 0x80000000
   1998c:	str	r3, [fp, #-20]	; 0xffffffec
   19990:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19994:	cmp	r3, #0
   19998:	blt	199ac <ftello64@plt+0x8344>
   1999c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   199a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   199a4:	cmp	r2, r3
   199a8:	blt	199b0 <ftello64@plt+0x8348>
   199ac:	bl	1162c <abort@plt>
   199b0:	movw	r3, #49556	; 0xc194
   199b4:	movt	r3, #4
   199b8:	ldr	r3, [r3]
   199bc:	ldr	r2, [fp, #-48]	; 0xffffffd0
   199c0:	cmp	r2, r3
   199c4:	blt	19abc <ftello64@plt+0x8454>
   199c8:	ldr	r2, [fp, #-8]
   199cc:	movw	r3, #49560	; 0xc198
   199d0:	movt	r3, #4
   199d4:	cmp	r2, r3
   199d8:	moveq	r3, #1
   199dc:	movne	r3, #0
   199e0:	strb	r3, [fp, #-21]	; 0xffffffeb
   199e4:	movw	r3, #49556	; 0xc194
   199e8:	movt	r3, #4
   199ec:	ldr	r3, [r3]
   199f0:	str	r3, [fp, #-40]	; 0xffffffd8
   199f4:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   199f8:	cmp	r3, #0
   199fc:	beq	19a08 <ftello64@plt+0x83a0>
   19a00:	mov	r0, #0
   19a04:	b	19a0c <ftello64@plt+0x83a4>
   19a08:	ldr	r0, [fp, #-8]
   19a0c:	movw	r3, #49556	; 0xc194
   19a10:	movt	r3, #4
   19a14:	ldr	r3, [r3]
   19a18:	ldr	r2, [fp, #-48]	; 0xffffffd0
   19a1c:	sub	r3, r2, r3
   19a20:	add	r2, r3, #1
   19a24:	sub	r1, fp, #40	; 0x28
   19a28:	mov	r3, #8
   19a2c:	str	r3, [sp]
   19a30:	ldr	r3, [fp, #-20]	; 0xffffffec
   19a34:	bl	35000 <ftello64@plt+0x23998>
   19a38:	str	r0, [fp, #-8]
   19a3c:	movw	r3, #49568	; 0xc1a0
   19a40:	movt	r3, #4
   19a44:	ldr	r2, [fp, #-8]
   19a48:	str	r2, [r3]
   19a4c:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   19a50:	cmp	r3, #0
   19a54:	beq	19a70 <ftello64@plt+0x8408>
   19a58:	ldr	r2, [fp, #-8]
   19a5c:	movw	r3, #49560	; 0xc198
   19a60:	movt	r3, #4
   19a64:	mov	r1, r2
   19a68:	ldrd	r2, [r3]
   19a6c:	strd	r2, [r1]
   19a70:	movw	r3, #49556	; 0xc194
   19a74:	movt	r3, #4
   19a78:	ldr	r3, [r3]
   19a7c:	lsl	r3, r3, #3
   19a80:	ldr	r2, [fp, #-8]
   19a84:	add	r0, r2, r3
   19a88:	ldr	r2, [fp, #-40]	; 0xffffffd8
   19a8c:	movw	r3, #49556	; 0xc194
   19a90:	movt	r3, #4
   19a94:	ldr	r3, [r3]
   19a98:	sub	r3, r2, r3
   19a9c:	lsl	r3, r3, #3
   19aa0:	mov	r2, r3
   19aa4:	mov	r1, #0
   19aa8:	bl	1153c <memset@plt>
   19aac:	ldr	r2, [fp, #-40]	; 0xffffffd8
   19ab0:	movw	r3, #49556	; 0xc194
   19ab4:	movt	r3, #4
   19ab8:	str	r2, [r3]
   19abc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19ac0:	lsl	r3, r3, #3
   19ac4:	ldr	r2, [fp, #-8]
   19ac8:	add	r3, r2, r3
   19acc:	ldr	r3, [r3]
   19ad0:	str	r3, [fp, #-28]	; 0xffffffe4
   19ad4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19ad8:	lsl	r3, r3, #3
   19adc:	ldr	r2, [fp, #-8]
   19ae0:	add	r3, r2, r3
   19ae4:	ldr	r3, [r3, #4]
   19ae8:	str	r3, [fp, #-12]
   19aec:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19af0:	ldr	r3, [r3, #4]
   19af4:	orr	r3, r3, #1
   19af8:	str	r3, [fp, #-32]	; 0xffffffe0
   19afc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19b00:	ldr	r3, [r3]
   19b04:	ldr	r2, [fp, #-60]	; 0xffffffc4
   19b08:	add	r2, r2, #8
   19b0c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19b10:	ldr	r1, [r1, #40]	; 0x28
   19b14:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19b18:	ldr	r0, [r0, #44]	; 0x2c
   19b1c:	str	r0, [sp, #16]
   19b20:	str	r1, [sp, #12]
   19b24:	str	r2, [sp, #8]
   19b28:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19b2c:	str	r2, [sp, #4]
   19b30:	str	r3, [sp]
   19b34:	ldr	r3, [fp, #-56]	; 0xffffffc8
   19b38:	ldr	r2, [fp, #-52]	; 0xffffffcc
   19b3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19b40:	ldr	r0, [fp, #-12]
   19b44:	bl	17ee8 <ftello64@plt+0x6880>
   19b48:	str	r0, [fp, #-36]	; 0xffffffdc
   19b4c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   19b50:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19b54:	cmp	r2, r3
   19b58:	bhi	19c10 <ftello64@plt+0x85a8>
   19b5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19b60:	add	r3, r3, #1
   19b64:	str	r3, [fp, #-28]	; 0xffffffe4
   19b68:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19b6c:	lsl	r3, r3, #3
   19b70:	ldr	r2, [fp, #-8]
   19b74:	add	r3, r2, r3
   19b78:	ldr	r2, [fp, #-28]	; 0xffffffe4
   19b7c:	str	r2, [r3]
   19b80:	ldr	r2, [fp, #-12]
   19b84:	movw	r3, #51268	; 0xc844
   19b88:	movt	r3, #4
   19b8c:	cmp	r2, r3
   19b90:	beq	19b9c <ftello64@plt+0x8534>
   19b94:	ldr	r0, [fp, #-12]
   19b98:	bl	16d88 <ftello64@plt+0x5720>
   19b9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19ba0:	bl	34ca0 <ftello64@plt+0x23638>
   19ba4:	mov	r3, r0
   19ba8:	str	r3, [fp, #-12]
   19bac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19bb0:	lsl	r3, r3, #3
   19bb4:	ldr	r2, [fp, #-8]
   19bb8:	add	r3, r2, r3
   19bbc:	ldr	r2, [fp, #-12]
   19bc0:	str	r2, [r3, #4]
   19bc4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19bc8:	ldr	r3, [r3]
   19bcc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   19bd0:	add	r2, r2, #8
   19bd4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19bd8:	ldr	r1, [r1, #40]	; 0x28
   19bdc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19be0:	ldr	r0, [r0, #44]	; 0x2c
   19be4:	str	r0, [sp, #16]
   19be8:	str	r1, [sp, #12]
   19bec:	str	r2, [sp, #8]
   19bf0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19bf4:	str	r2, [sp, #4]
   19bf8:	str	r3, [sp]
   19bfc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   19c00:	ldr	r2, [fp, #-52]	; 0xffffffcc
   19c04:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19c08:	ldr	r0, [fp, #-12]
   19c0c:	bl	17ee8 <ftello64@plt+0x6880>
   19c10:	bl	1150c <__errno_location@plt>
   19c14:	mov	r2, r0
   19c18:	ldr	r3, [fp, #-16]
   19c1c:	str	r3, [r2]
   19c20:	ldr	r3, [fp, #-12]
   19c24:	mov	r0, r3
   19c28:	sub	sp, fp, #4
   19c2c:	ldr	fp, [sp]
   19c30:	add	sp, sp, #4
   19c34:	pop	{pc}		; (ldr pc, [sp], #4)
   19c38:	str	fp, [sp, #-8]!
   19c3c:	str	lr, [sp, #4]
   19c40:	add	fp, sp, #4
   19c44:	sub	sp, sp, #8
   19c48:	str	r0, [fp, #-8]
   19c4c:	str	r1, [fp, #-12]
   19c50:	movw	r3, #51220	; 0xc814
   19c54:	movt	r3, #4
   19c58:	mvn	r2, #0
   19c5c:	ldr	r1, [fp, #-12]
   19c60:	ldr	r0, [fp, #-8]
   19c64:	bl	19948 <ftello64@plt+0x82e0>
   19c68:	mov	r3, r0
   19c6c:	mov	r0, r3
   19c70:	sub	sp, fp, #4
   19c74:	ldr	fp, [sp]
   19c78:	add	sp, sp, #4
   19c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   19c80:	str	fp, [sp, #-8]!
   19c84:	str	lr, [sp, #4]
   19c88:	add	fp, sp, #4
   19c8c:	sub	sp, sp, #16
   19c90:	str	r0, [fp, #-8]
   19c94:	str	r1, [fp, #-12]
   19c98:	str	r2, [fp, #-16]
   19c9c:	movw	r3, #51220	; 0xc814
   19ca0:	movt	r3, #4
   19ca4:	ldr	r2, [fp, #-16]
   19ca8:	ldr	r1, [fp, #-12]
   19cac:	ldr	r0, [fp, #-8]
   19cb0:	bl	19948 <ftello64@plt+0x82e0>
   19cb4:	mov	r3, r0
   19cb8:	mov	r0, r3
   19cbc:	sub	sp, fp, #4
   19cc0:	ldr	fp, [sp]
   19cc4:	add	sp, sp, #4
   19cc8:	pop	{pc}		; (ldr pc, [sp], #4)
   19ccc:	str	fp, [sp, #-8]!
   19cd0:	str	lr, [sp, #4]
   19cd4:	add	fp, sp, #4
   19cd8:	sub	sp, sp, #8
   19cdc:	str	r0, [fp, #-8]
   19ce0:	ldr	r1, [fp, #-8]
   19ce4:	mov	r0, #0
   19ce8:	bl	19c38 <ftello64@plt+0x85d0>
   19cec:	mov	r3, r0
   19cf0:	mov	r0, r3
   19cf4:	sub	sp, fp, #4
   19cf8:	ldr	fp, [sp]
   19cfc:	add	sp, sp, #4
   19d00:	pop	{pc}		; (ldr pc, [sp], #4)
   19d04:	str	fp, [sp, #-8]!
   19d08:	str	lr, [sp, #4]
   19d0c:	add	fp, sp, #4
   19d10:	sub	sp, sp, #8
   19d14:	str	r0, [fp, #-8]
   19d18:	str	r1, [fp, #-12]
   19d1c:	ldr	r2, [fp, #-12]
   19d20:	ldr	r1, [fp, #-8]
   19d24:	mov	r0, #0
   19d28:	bl	19c80 <ftello64@plt+0x8618>
   19d2c:	mov	r3, r0
   19d30:	mov	r0, r3
   19d34:	sub	sp, fp, #4
   19d38:	ldr	fp, [sp]
   19d3c:	add	sp, sp, #4
   19d40:	pop	{pc}		; (ldr pc, [sp], #4)
   19d44:	str	fp, [sp, #-8]!
   19d48:	str	lr, [sp, #4]
   19d4c:	add	fp, sp, #4
   19d50:	sub	sp, sp, #64	; 0x40
   19d54:	str	r0, [fp, #-56]	; 0xffffffc8
   19d58:	str	r1, [fp, #-60]	; 0xffffffc4
   19d5c:	str	r2, [fp, #-64]	; 0xffffffc0
   19d60:	sub	r3, fp, #52	; 0x34
   19d64:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19d68:	mov	r0, r3
   19d6c:	bl	17d44 <ftello64@plt+0x66dc>
   19d70:	sub	r3, fp, #52	; 0x34
   19d74:	mvn	r2, #0
   19d78:	ldr	r1, [fp, #-64]	; 0xffffffc0
   19d7c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   19d80:	bl	19948 <ftello64@plt+0x82e0>
   19d84:	mov	r3, r0
   19d88:	mov	r0, r3
   19d8c:	sub	sp, fp, #4
   19d90:	ldr	fp, [sp]
   19d94:	add	sp, sp, #4
   19d98:	pop	{pc}		; (ldr pc, [sp], #4)
   19d9c:	str	fp, [sp, #-8]!
   19da0:	str	lr, [sp, #4]
   19da4:	add	fp, sp, #4
   19da8:	sub	sp, sp, #64	; 0x40
   19dac:	str	r0, [fp, #-56]	; 0xffffffc8
   19db0:	str	r1, [fp, #-60]	; 0xffffffc4
   19db4:	str	r2, [fp, #-64]	; 0xffffffc0
   19db8:	str	r3, [fp, #-68]	; 0xffffffbc
   19dbc:	sub	r3, fp, #52	; 0x34
   19dc0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19dc4:	mov	r0, r3
   19dc8:	bl	17d44 <ftello64@plt+0x66dc>
   19dcc:	sub	r3, fp, #52	; 0x34
   19dd0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   19dd4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   19dd8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   19ddc:	bl	19948 <ftello64@plt+0x82e0>
   19de0:	mov	r3, r0
   19de4:	mov	r0, r3
   19de8:	sub	sp, fp, #4
   19dec:	ldr	fp, [sp]
   19df0:	add	sp, sp, #4
   19df4:	pop	{pc}		; (ldr pc, [sp], #4)
   19df8:	str	fp, [sp, #-8]!
   19dfc:	str	lr, [sp, #4]
   19e00:	add	fp, sp, #4
   19e04:	sub	sp, sp, #8
   19e08:	str	r0, [fp, #-8]
   19e0c:	str	r1, [fp, #-12]
   19e10:	ldr	r2, [fp, #-12]
   19e14:	ldr	r1, [fp, #-8]
   19e18:	mov	r0, #0
   19e1c:	bl	19d44 <ftello64@plt+0x86dc>
   19e20:	mov	r3, r0
   19e24:	mov	r0, r3
   19e28:	sub	sp, fp, #4
   19e2c:	ldr	fp, [sp]
   19e30:	add	sp, sp, #4
   19e34:	pop	{pc}		; (ldr pc, [sp], #4)
   19e38:	str	fp, [sp, #-8]!
   19e3c:	str	lr, [sp, #4]
   19e40:	add	fp, sp, #4
   19e44:	sub	sp, sp, #16
   19e48:	str	r0, [fp, #-8]
   19e4c:	str	r1, [fp, #-12]
   19e50:	str	r2, [fp, #-16]
   19e54:	ldr	r3, [fp, #-16]
   19e58:	ldr	r2, [fp, #-12]
   19e5c:	ldr	r1, [fp, #-8]
   19e60:	mov	r0, #0
   19e64:	bl	19d9c <ftello64@plt+0x8734>
   19e68:	mov	r3, r0
   19e6c:	mov	r0, r3
   19e70:	sub	sp, fp, #4
   19e74:	ldr	fp, [sp]
   19e78:	add	sp, sp, #4
   19e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   19e80:	str	fp, [sp, #-8]!
   19e84:	str	lr, [sp, #4]
   19e88:	add	fp, sp, #4
   19e8c:	sub	sp, sp, #64	; 0x40
   19e90:	str	r0, [fp, #-56]	; 0xffffffc8
   19e94:	str	r1, [fp, #-60]	; 0xffffffc4
   19e98:	mov	r3, r2
   19e9c:	strb	r3, [fp, #-61]	; 0xffffffc3
   19ea0:	movw	r2, #51220	; 0xc814
   19ea4:	movt	r2, #4
   19ea8:	sub	r3, fp, #52	; 0x34
   19eac:	ldrd	r0, [r2]
   19eb0:	strd	r0, [r3]
   19eb4:	ldrd	r0, [r2, #8]
   19eb8:	strd	r0, [r3, #8]
   19ebc:	ldrd	r0, [r2, #16]
   19ec0:	strd	r0, [r3, #16]
   19ec4:	ldrd	r0, [r2, #24]
   19ec8:	strd	r0, [r3, #24]
   19ecc:	ldrd	r0, [r2, #32]
   19ed0:	strd	r0, [r3, #32]
   19ed4:	ldrd	r0, [r2, #40]	; 0x28
   19ed8:	strd	r0, [r3, #40]	; 0x28
   19edc:	ldrb	r1, [fp, #-61]	; 0xffffffc3
   19ee0:	sub	r3, fp, #52	; 0x34
   19ee4:	mov	r2, #1
   19ee8:	mov	r0, r3
   19eec:	bl	17ba4 <ftello64@plt+0x653c>
   19ef0:	sub	r3, fp, #52	; 0x34
   19ef4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   19ef8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   19efc:	mov	r0, #0
   19f00:	bl	19948 <ftello64@plt+0x82e0>
   19f04:	mov	r3, r0
   19f08:	mov	r0, r3
   19f0c:	sub	sp, fp, #4
   19f10:	ldr	fp, [sp]
   19f14:	add	sp, sp, #4
   19f18:	pop	{pc}		; (ldr pc, [sp], #4)
   19f1c:	str	fp, [sp, #-8]!
   19f20:	str	lr, [sp, #4]
   19f24:	add	fp, sp, #4
   19f28:	sub	sp, sp, #8
   19f2c:	str	r0, [fp, #-8]
   19f30:	mov	r3, r1
   19f34:	strb	r3, [fp, #-9]
   19f38:	ldrb	r3, [fp, #-9]
   19f3c:	mov	r2, r3
   19f40:	mvn	r1, #0
   19f44:	ldr	r0, [fp, #-8]
   19f48:	bl	19e80 <ftello64@plt+0x8818>
   19f4c:	mov	r3, r0
   19f50:	mov	r0, r3
   19f54:	sub	sp, fp, #4
   19f58:	ldr	fp, [sp]
   19f5c:	add	sp, sp, #4
   19f60:	pop	{pc}		; (ldr pc, [sp], #4)
   19f64:	str	fp, [sp, #-8]!
   19f68:	str	lr, [sp, #4]
   19f6c:	add	fp, sp, #4
   19f70:	sub	sp, sp, #8
   19f74:	str	r0, [fp, #-8]
   19f78:	mov	r1, #58	; 0x3a
   19f7c:	ldr	r0, [fp, #-8]
   19f80:	bl	19f1c <ftello64@plt+0x88b4>
   19f84:	mov	r3, r0
   19f88:	mov	r0, r3
   19f8c:	sub	sp, fp, #4
   19f90:	ldr	fp, [sp]
   19f94:	add	sp, sp, #4
   19f98:	pop	{pc}		; (ldr pc, [sp], #4)
   19f9c:	str	fp, [sp, #-8]!
   19fa0:	str	lr, [sp, #4]
   19fa4:	add	fp, sp, #4
   19fa8:	sub	sp, sp, #8
   19fac:	str	r0, [fp, #-8]
   19fb0:	str	r1, [fp, #-12]
   19fb4:	mov	r2, #58	; 0x3a
   19fb8:	ldr	r1, [fp, #-12]
   19fbc:	ldr	r0, [fp, #-8]
   19fc0:	bl	19e80 <ftello64@plt+0x8818>
   19fc4:	mov	r3, r0
   19fc8:	mov	r0, r3
   19fcc:	sub	sp, fp, #4
   19fd0:	ldr	fp, [sp]
   19fd4:	add	sp, sp, #4
   19fd8:	pop	{pc}		; (ldr pc, [sp], #4)
   19fdc:	str	fp, [sp, #-8]!
   19fe0:	str	lr, [sp, #4]
   19fe4:	add	fp, sp, #4
   19fe8:	sub	sp, sp, #112	; 0x70
   19fec:	str	r0, [fp, #-56]	; 0xffffffc8
   19ff0:	str	r1, [fp, #-60]	; 0xffffffc4
   19ff4:	str	r2, [fp, #-64]	; 0xffffffc0
   19ff8:	sub	r3, fp, #116	; 0x74
   19ffc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1a000:	mov	r0, r3
   1a004:	bl	17d44 <ftello64@plt+0x66dc>
   1a008:	sub	r3, fp, #52	; 0x34
   1a00c:	sub	r2, fp, #116	; 0x74
   1a010:	ldrd	r0, [r2]
   1a014:	strd	r0, [r3]
   1a018:	ldrd	r0, [r2, #8]
   1a01c:	strd	r0, [r3, #8]
   1a020:	ldrd	r0, [r2, #16]
   1a024:	strd	r0, [r3, #16]
   1a028:	ldrd	r0, [r2, #24]
   1a02c:	strd	r0, [r3, #24]
   1a030:	ldrd	r0, [r2, #32]
   1a034:	strd	r0, [r3, #32]
   1a038:	ldrd	r0, [r2, #40]	; 0x28
   1a03c:	strd	r0, [r3, #40]	; 0x28
   1a040:	sub	r3, fp, #52	; 0x34
   1a044:	mov	r2, #1
   1a048:	mov	r1, #58	; 0x3a
   1a04c:	mov	r0, r3
   1a050:	bl	17ba4 <ftello64@plt+0x653c>
   1a054:	sub	r3, fp, #52	; 0x34
   1a058:	mvn	r2, #0
   1a05c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1a060:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1a064:	bl	19948 <ftello64@plt+0x82e0>
   1a068:	mov	r3, r0
   1a06c:	mov	r0, r3
   1a070:	sub	sp, fp, #4
   1a074:	ldr	fp, [sp]
   1a078:	add	sp, sp, #4
   1a07c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a080:	str	fp, [sp, #-8]!
   1a084:	str	lr, [sp, #4]
   1a088:	add	fp, sp, #4
   1a08c:	sub	sp, sp, #24
   1a090:	str	r0, [fp, #-8]
   1a094:	str	r1, [fp, #-12]
   1a098:	str	r2, [fp, #-16]
   1a09c:	str	r3, [fp, #-20]	; 0xffffffec
   1a0a0:	mvn	r3, #0
   1a0a4:	str	r3, [sp]
   1a0a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a0ac:	ldr	r2, [fp, #-16]
   1a0b0:	ldr	r1, [fp, #-12]
   1a0b4:	ldr	r0, [fp, #-8]
   1a0b8:	bl	1a0d4 <ftello64@plt+0x8a6c>
   1a0bc:	mov	r3, r0
   1a0c0:	mov	r0, r3
   1a0c4:	sub	sp, fp, #4
   1a0c8:	ldr	fp, [sp]
   1a0cc:	add	sp, sp, #4
   1a0d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a0d4:	str	fp, [sp, #-8]!
   1a0d8:	str	lr, [sp, #4]
   1a0dc:	add	fp, sp, #4
   1a0e0:	sub	sp, sp, #64	; 0x40
   1a0e4:	str	r0, [fp, #-56]	; 0xffffffc8
   1a0e8:	str	r1, [fp, #-60]	; 0xffffffc4
   1a0ec:	str	r2, [fp, #-64]	; 0xffffffc0
   1a0f0:	str	r3, [fp, #-68]	; 0xffffffbc
   1a0f4:	movw	r2, #51220	; 0xc814
   1a0f8:	movt	r2, #4
   1a0fc:	sub	r3, fp, #52	; 0x34
   1a100:	ldrd	r0, [r2]
   1a104:	strd	r0, [r3]
   1a108:	ldrd	r0, [r2, #8]
   1a10c:	strd	r0, [r3, #8]
   1a110:	ldrd	r0, [r2, #16]
   1a114:	strd	r0, [r3, #16]
   1a118:	ldrd	r0, [r2, #24]
   1a11c:	strd	r0, [r3, #24]
   1a120:	ldrd	r0, [r2, #32]
   1a124:	strd	r0, [r3, #32]
   1a128:	ldrd	r0, [r2, #40]	; 0x28
   1a12c:	strd	r0, [r3, #40]	; 0x28
   1a130:	sub	r3, fp, #52	; 0x34
   1a134:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1a138:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1a13c:	mov	r0, r3
   1a140:	bl	17cbc <ftello64@plt+0x6654>
   1a144:	sub	r3, fp, #52	; 0x34
   1a148:	ldr	r2, [fp, #4]
   1a14c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1a150:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1a154:	bl	19948 <ftello64@plt+0x82e0>
   1a158:	mov	r3, r0
   1a15c:	mov	r0, r3
   1a160:	sub	sp, fp, #4
   1a164:	ldr	fp, [sp]
   1a168:	add	sp, sp, #4
   1a16c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a170:	str	fp, [sp, #-8]!
   1a174:	str	lr, [sp, #4]
   1a178:	add	fp, sp, #4
   1a17c:	sub	sp, sp, #16
   1a180:	str	r0, [fp, #-8]
   1a184:	str	r1, [fp, #-12]
   1a188:	str	r2, [fp, #-16]
   1a18c:	ldr	r3, [fp, #-16]
   1a190:	ldr	r2, [fp, #-12]
   1a194:	ldr	r1, [fp, #-8]
   1a198:	mov	r0, #0
   1a19c:	bl	1a080 <ftello64@plt+0x8a18>
   1a1a0:	mov	r3, r0
   1a1a4:	mov	r0, r3
   1a1a8:	sub	sp, fp, #4
   1a1ac:	ldr	fp, [sp]
   1a1b0:	add	sp, sp, #4
   1a1b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1a1b8:	str	fp, [sp, #-8]!
   1a1bc:	str	lr, [sp, #4]
   1a1c0:	add	fp, sp, #4
   1a1c4:	sub	sp, sp, #24
   1a1c8:	str	r0, [fp, #-8]
   1a1cc:	str	r1, [fp, #-12]
   1a1d0:	str	r2, [fp, #-16]
   1a1d4:	str	r3, [fp, #-20]	; 0xffffffec
   1a1d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a1dc:	str	r3, [sp]
   1a1e0:	ldr	r3, [fp, #-16]
   1a1e4:	ldr	r2, [fp, #-12]
   1a1e8:	ldr	r1, [fp, #-8]
   1a1ec:	mov	r0, #0
   1a1f0:	bl	1a0d4 <ftello64@plt+0x8a6c>
   1a1f4:	mov	r3, r0
   1a1f8:	mov	r0, r3
   1a1fc:	sub	sp, fp, #4
   1a200:	ldr	fp, [sp]
   1a204:	add	sp, sp, #4
   1a208:	pop	{pc}		; (ldr pc, [sp], #4)
   1a20c:	str	fp, [sp, #-8]!
   1a210:	str	lr, [sp, #4]
   1a214:	add	fp, sp, #4
   1a218:	sub	sp, sp, #16
   1a21c:	str	r0, [fp, #-8]
   1a220:	str	r1, [fp, #-12]
   1a224:	str	r2, [fp, #-16]
   1a228:	movw	r3, #49572	; 0xc1a4
   1a22c:	movt	r3, #4
   1a230:	ldr	r2, [fp, #-16]
   1a234:	ldr	r1, [fp, #-12]
   1a238:	ldr	r0, [fp, #-8]
   1a23c:	bl	19948 <ftello64@plt+0x82e0>
   1a240:	mov	r3, r0
   1a244:	mov	r0, r3
   1a248:	sub	sp, fp, #4
   1a24c:	ldr	fp, [sp]
   1a250:	add	sp, sp, #4
   1a254:	pop	{pc}		; (ldr pc, [sp], #4)
   1a258:	str	fp, [sp, #-8]!
   1a25c:	str	lr, [sp, #4]
   1a260:	add	fp, sp, #4
   1a264:	sub	sp, sp, #8
   1a268:	str	r0, [fp, #-8]
   1a26c:	str	r1, [fp, #-12]
   1a270:	ldr	r2, [fp, #-12]
   1a274:	ldr	r1, [fp, #-8]
   1a278:	mov	r0, #0
   1a27c:	bl	1a20c <ftello64@plt+0x8ba4>
   1a280:	mov	r3, r0
   1a284:	mov	r0, r3
   1a288:	sub	sp, fp, #4
   1a28c:	ldr	fp, [sp]
   1a290:	add	sp, sp, #4
   1a294:	pop	{pc}		; (ldr pc, [sp], #4)
   1a298:	str	fp, [sp, #-8]!
   1a29c:	str	lr, [sp, #4]
   1a2a0:	add	fp, sp, #4
   1a2a4:	sub	sp, sp, #8
   1a2a8:	str	r0, [fp, #-8]
   1a2ac:	str	r1, [fp, #-12]
   1a2b0:	mvn	r2, #0
   1a2b4:	ldr	r1, [fp, #-12]
   1a2b8:	ldr	r0, [fp, #-8]
   1a2bc:	bl	1a20c <ftello64@plt+0x8ba4>
   1a2c0:	mov	r3, r0
   1a2c4:	mov	r0, r3
   1a2c8:	sub	sp, fp, #4
   1a2cc:	ldr	fp, [sp]
   1a2d0:	add	sp, sp, #4
   1a2d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1a2d8:	str	fp, [sp, #-8]!
   1a2dc:	str	lr, [sp, #4]
   1a2e0:	add	fp, sp, #4
   1a2e4:	sub	sp, sp, #8
   1a2e8:	str	r0, [fp, #-8]
   1a2ec:	ldr	r1, [fp, #-8]
   1a2f0:	mov	r0, #0
   1a2f4:	bl	1a298 <ftello64@plt+0x8c30>
   1a2f8:	mov	r3, r0
   1a2fc:	mov	r0, r3
   1a300:	sub	sp, fp, #4
   1a304:	ldr	fp, [sp]
   1a308:	add	sp, sp, #4
   1a30c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a310:	strd	r4, [sp, #-16]!
   1a314:	str	fp, [sp, #8]
   1a318:	str	lr, [sp, #12]
   1a31c:	add	fp, sp, #12
   1a320:	sub	sp, sp, #184	; 0xb8
   1a324:	str	r0, [fp, #-184]	; 0xffffff48
   1a328:	str	r1, [fp, #-188]	; 0xffffff44
   1a32c:	str	r2, [fp, #-192]	; 0xffffff40
   1a330:	mov	r3, #0
   1a334:	str	r3, [fp, #-16]
   1a338:	mov	r3, #8192	; 0x2000
   1a33c:	str	r3, [fp, #-20]	; 0xffffffec
   1a340:	ldr	r0, [fp, #-184]	; 0xffffff48
   1a344:	bl	11554 <fileno@plt>
   1a348:	mov	r2, r0
   1a34c:	sub	r3, fp, #180	; 0xb4
   1a350:	mov	r1, r3
   1a354:	mov	r0, r2
   1a358:	bl	39ad8 <ftello64@plt+0x28470>
   1a35c:	mov	r3, r0
   1a360:	cmp	r3, #0
   1a364:	blt	1a3f8 <ftello64@plt+0x8d90>
   1a368:	ldr	r3, [fp, #-164]	; 0xffffff5c
   1a36c:	and	r3, r3, #61440	; 0xf000
   1a370:	cmp	r3, #32768	; 0x8000
   1a374:	bne	1a3f8 <ftello64@plt+0x8d90>
   1a378:	ldr	r0, [fp, #-184]	; 0xffffff48
   1a37c:	bl	11668 <ftello64@plt>
   1a380:	strd	r0, [fp, #-44]	; 0xffffffd4
   1a384:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1a388:	cmp	r2, #0
   1a38c:	sbcs	r3, r3, #0
   1a390:	blt	1a3f8 <ftello64@plt+0x8d90>
   1a394:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   1a398:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   1a39c:	cmp	r0, r2
   1a3a0:	sbcs	r3, r1, r3
   1a3a4:	bge	1a3f8 <ftello64@plt+0x8d90>
   1a3a8:	ldrd	r0, [fp, #-132]	; 0xffffff7c
   1a3ac:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1a3b0:	subs	r4, r0, r2
   1a3b4:	sbc	r5, r1, r3
   1a3b8:	strd	r4, [fp, #-52]	; 0xffffffcc
   1a3bc:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   1a3c0:	mvn	r0, #-2147483647	; 0x80000001
   1a3c4:	mov	r1, #0
   1a3c8:	cmp	r0, r2
   1a3cc:	sbcs	r3, r1, r3
   1a3d0:	bge	1a3ec <ftello64@plt+0x8d84>
   1a3d4:	bl	1150c <__errno_location@plt>
   1a3d8:	mov	r2, r0
   1a3dc:	mov	r3, #12
   1a3e0:	str	r3, [r2]
   1a3e4:	mov	r3, #0
   1a3e8:	b	1a6c8 <ftello64@plt+0x9060>
   1a3ec:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1a3f0:	add	r3, r3, #1
   1a3f4:	str	r3, [fp, #-20]	; 0xffffffec
   1a3f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a3fc:	bl	35f6c <ftello64@plt+0x24904>
   1a400:	mov	r3, r0
   1a404:	str	r3, [fp, #-16]
   1a408:	ldr	r3, [fp, #-16]
   1a40c:	cmp	r3, #0
   1a410:	bne	1a41c <ftello64@plt+0x8db4>
   1a414:	mov	r3, #0
   1a418:	b	1a6c8 <ftello64@plt+0x9060>
   1a41c:	mov	r3, #0
   1a420:	str	r3, [fp, #-24]	; 0xffffffe8
   1a424:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a428:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a42c:	sub	r3, r2, r3
   1a430:	str	r3, [fp, #-56]	; 0xffffffc8
   1a434:	ldr	r2, [fp, #-16]
   1a438:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a43c:	add	r0, r2, r3
   1a440:	ldr	r3, [fp, #-184]	; 0xffffff48
   1a444:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1a448:	mov	r1, #1
   1a44c:	bl	1141c <fread@plt>
   1a450:	str	r0, [fp, #-60]	; 0xffffffc4
   1a454:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a458:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1a45c:	add	r3, r2, r3
   1a460:	str	r3, [fp, #-24]	; 0xffffffe8
   1a464:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1a468:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1a46c:	cmp	r2, r3
   1a470:	beq	1a588 <ftello64@plt+0x8f20>
   1a474:	bl	1150c <__errno_location@plt>
   1a478:	mov	r3, r0
   1a47c:	ldr	r3, [r3]
   1a480:	str	r3, [fp, #-28]	; 0xffffffe4
   1a484:	ldr	r0, [fp, #-184]	; 0xffffff48
   1a488:	bl	11320 <ferror@plt>
   1a48c:	mov	r3, r0
   1a490:	cmp	r3, #0
   1a494:	bne	1a68c <ftello64@plt+0x9024>
   1a498:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a49c:	sub	r3, r3, #1
   1a4a0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a4a4:	cmp	r2, r3
   1a4a8:	bcs	1a560 <ftello64@plt+0x8ef8>
   1a4ac:	ldr	r3, [fp, #-188]	; 0xffffff44
   1a4b0:	and	r3, r3, #2
   1a4b4:	cmp	r3, #0
   1a4b8:	beq	1a534 <ftello64@plt+0x8ecc>
   1a4bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a4c0:	add	r3, r3, #1
   1a4c4:	mov	r0, r3
   1a4c8:	bl	35f6c <ftello64@plt+0x24904>
   1a4cc:	mov	r3, r0
   1a4d0:	str	r3, [fp, #-64]	; 0xffffffc0
   1a4d4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1a4d8:	cmp	r3, #0
   1a4dc:	bne	1a504 <ftello64@plt+0x8e9c>
   1a4e0:	ldr	r2, [fp, #-16]
   1a4e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a4e8:	add	r0, r2, r3
   1a4ec:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a4f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a4f4:	sub	r3, r2, r3
   1a4f8:	mov	r1, r3
   1a4fc:	bl	115fc <explicit_bzero@plt>
   1a500:	b	1a560 <ftello64@plt+0x8ef8>
   1a504:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a508:	ldr	r1, [fp, #-16]
   1a50c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1a510:	bl	11338 <memcpy@plt>
   1a514:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a518:	ldr	r0, [fp, #-16]
   1a51c:	bl	115fc <explicit_bzero@plt>
   1a520:	ldr	r0, [fp, #-16]
   1a524:	bl	16d88 <ftello64@plt+0x5720>
   1a528:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1a52c:	str	r3, [fp, #-16]
   1a530:	b	1a560 <ftello64@plt+0x8ef8>
   1a534:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a538:	add	r3, r3, #1
   1a53c:	mov	r1, r3
   1a540:	ldr	r0, [fp, #-16]
   1a544:	bl	35ffc <ftello64@plt+0x24994>
   1a548:	str	r0, [fp, #-68]	; 0xffffffbc
   1a54c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1a550:	cmp	r3, #0
   1a554:	beq	1a560 <ftello64@plt+0x8ef8>
   1a558:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1a55c:	str	r3, [fp, #-16]
   1a560:	ldr	r2, [fp, #-16]
   1a564:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a568:	add	r3, r2, r3
   1a56c:	mov	r2, #0
   1a570:	strb	r2, [r3]
   1a574:	ldr	r3, [fp, #-192]	; 0xffffff40
   1a578:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a57c:	str	r2, [r3]
   1a580:	ldr	r3, [fp, #-16]
   1a584:	b	1a6c8 <ftello64@plt+0x9060>
   1a588:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a58c:	str	r3, [fp, #-72]	; 0xffffffb8
   1a590:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a594:	cmn	r3, #-2147483647	; 0x80000001
   1a598:	bne	1a5a8 <ftello64@plt+0x8f40>
   1a59c:	mov	r3, #12
   1a5a0:	str	r3, [fp, #-28]	; 0xffffffe4
   1a5a4:	b	1a690 <ftello64@plt+0x9028>
   1a5a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a5ac:	lsr	r2, r3, #1
   1a5b0:	movw	r3, #65535	; 0xffff
   1a5b4:	movt	r3, #32767	; 0x7fff
   1a5b8:	sub	r3, r3, r2
   1a5bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a5c0:	cmp	r2, r3
   1a5c4:	bcs	1a5e0 <ftello64@plt+0x8f78>
   1a5c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a5cc:	lsr	r3, r3, #1
   1a5d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a5d4:	add	r3, r2, r3
   1a5d8:	str	r3, [fp, #-20]	; 0xffffffec
   1a5dc:	b	1a5e8 <ftello64@plt+0x8f80>
   1a5e0:	mvn	r3, #-2147483648	; 0x80000000
   1a5e4:	str	r3, [fp, #-20]	; 0xffffffec
   1a5e8:	ldr	r3, [fp, #-188]	; 0xffffff44
   1a5ec:	and	r3, r3, #2
   1a5f0:	cmp	r3, #0
   1a5f4:	beq	1a650 <ftello64@plt+0x8fe8>
   1a5f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a5fc:	bl	35f6c <ftello64@plt+0x24904>
   1a600:	mov	r3, r0
   1a604:	str	r3, [fp, #-32]	; 0xffffffe0
   1a608:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a60c:	cmp	r3, #0
   1a610:	bne	1a628 <ftello64@plt+0x8fc0>
   1a614:	bl	1150c <__errno_location@plt>
   1a618:	mov	r3, r0
   1a61c:	ldr	r3, [r3]
   1a620:	str	r3, [fp, #-28]	; 0xffffffe4
   1a624:	b	1a690 <ftello64@plt+0x9028>
   1a628:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1a62c:	ldr	r1, [fp, #-16]
   1a630:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a634:	bl	11338 <memcpy@plt>
   1a638:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1a63c:	ldr	r0, [fp, #-16]
   1a640:	bl	115fc <explicit_bzero@plt>
   1a644:	ldr	r0, [fp, #-16]
   1a648:	bl	16d88 <ftello64@plt+0x5720>
   1a64c:	b	1a680 <ftello64@plt+0x9018>
   1a650:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a654:	ldr	r0, [fp, #-16]
   1a658:	bl	35ffc <ftello64@plt+0x24994>
   1a65c:	str	r0, [fp, #-32]	; 0xffffffe0
   1a660:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a664:	cmp	r3, #0
   1a668:	bne	1a680 <ftello64@plt+0x9018>
   1a66c:	bl	1150c <__errno_location@plt>
   1a670:	mov	r3, r0
   1a674:	ldr	r3, [r3]
   1a678:	str	r3, [fp, #-28]	; 0xffffffe4
   1a67c:	b	1a690 <ftello64@plt+0x9028>
   1a680:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a684:	str	r3, [fp, #-16]
   1a688:	b	1a424 <ftello64@plt+0x8dbc>
   1a68c:	nop	{0}
   1a690:	ldr	r3, [fp, #-188]	; 0xffffff44
   1a694:	and	r3, r3, #2
   1a698:	cmp	r3, #0
   1a69c:	beq	1a6ac <ftello64@plt+0x9044>
   1a6a0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a6a4:	ldr	r0, [fp, #-16]
   1a6a8:	bl	115fc <explicit_bzero@plt>
   1a6ac:	ldr	r0, [fp, #-16]
   1a6b0:	bl	16d88 <ftello64@plt+0x5720>
   1a6b4:	bl	1150c <__errno_location@plt>
   1a6b8:	mov	r2, r0
   1a6bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a6c0:	str	r3, [r2]
   1a6c4:	mov	r3, #0
   1a6c8:	mov	r0, r3
   1a6cc:	sub	sp, fp, #12
   1a6d0:	ldrd	r4, [sp]
   1a6d4:	ldr	fp, [sp, #8]
   1a6d8:	add	sp, sp, #12
   1a6dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a6e0:	str	fp, [sp, #-8]!
   1a6e4:	str	lr, [sp, #4]
   1a6e8:	add	fp, sp, #4
   1a6ec:	sub	sp, sp, #32
   1a6f0:	str	r0, [fp, #-24]	; 0xffffffe8
   1a6f4:	str	r1, [fp, #-28]	; 0xffffffe4
   1a6f8:	str	r2, [fp, #-32]	; 0xffffffe0
   1a6fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a700:	and	r3, r3, #1
   1a704:	cmp	r3, #0
   1a708:	beq	1a718 <ftello64@plt+0x90b0>
   1a70c:	movw	r3, #43248	; 0xa8f0
   1a710:	movt	r3, #3
   1a714:	b	1a720 <ftello64@plt+0x90b8>
   1a718:	movw	r3, #43252	; 0xa8f4
   1a71c:	movt	r3, #3
   1a720:	str	r3, [fp, #-8]
   1a724:	ldr	r1, [fp, #-8]
   1a728:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a72c:	bl	115e4 <fopen64@plt>
   1a730:	str	r0, [fp, #-12]
   1a734:	ldr	r3, [fp, #-12]
   1a738:	cmp	r3, #0
   1a73c:	bne	1a748 <ftello64@plt+0x90e0>
   1a740:	mov	r3, #0
   1a744:	b	1a7dc <ftello64@plt+0x9174>
   1a748:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a74c:	and	r3, r3, #2
   1a750:	cmp	r3, #0
   1a754:	beq	1a76c <ftello64@plt+0x9104>
   1a758:	mov	r3, #0
   1a75c:	mov	r2, #2
   1a760:	mov	r1, #0
   1a764:	ldr	r0, [fp, #-12]
   1a768:	bl	11530 <setvbuf@plt>
   1a76c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a770:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1a774:	ldr	r0, [fp, #-12]
   1a778:	bl	1a310 <ftello64@plt+0x8ca8>
   1a77c:	mov	r3, r0
   1a780:	str	r3, [fp, #-16]
   1a784:	ldr	r0, [fp, #-12]
   1a788:	bl	36748 <ftello64@plt+0x250e0>
   1a78c:	mov	r3, r0
   1a790:	cmp	r3, #0
   1a794:	beq	1a7d8 <ftello64@plt+0x9170>
   1a798:	ldr	r3, [fp, #-16]
   1a79c:	cmp	r3, #0
   1a7a0:	beq	1a7d0 <ftello64@plt+0x9168>
   1a7a4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a7a8:	and	r3, r3, #2
   1a7ac:	cmp	r3, #0
   1a7b0:	beq	1a7c8 <ftello64@plt+0x9160>
   1a7b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a7b8:	ldr	r3, [r3]
   1a7bc:	mov	r1, r3
   1a7c0:	ldr	r0, [fp, #-16]
   1a7c4:	bl	115fc <explicit_bzero@plt>
   1a7c8:	ldr	r0, [fp, #-16]
   1a7cc:	bl	16d88 <ftello64@plt+0x5720>
   1a7d0:	mov	r3, #0
   1a7d4:	b	1a7dc <ftello64@plt+0x9174>
   1a7d8:	ldr	r3, [fp, #-16]
   1a7dc:	mov	r0, r3
   1a7e0:	sub	sp, fp, #4
   1a7e4:	ldr	fp, [sp]
   1a7e8:	add	sp, sp, #4
   1a7ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1a7f0:	push	{fp}		; (str fp, [sp, #-4]!)
   1a7f4:	add	fp, sp, #0
   1a7f8:	mvn	r3, #0
   1a7fc:	mov	r0, r3
   1a800:	add	sp, fp, #0
   1a804:	pop	{fp}		; (ldr fp, [sp], #4)
   1a808:	bx	lr
   1a80c:	push	{fp}		; (str fp, [sp, #-4]!)
   1a810:	add	fp, sp, #0
   1a814:	sub	sp, sp, #12
   1a818:	str	r0, [fp, #-8]
   1a81c:	str	r1, [fp, #-12]
   1a820:	ldr	r3, [fp, #-12]
   1a824:	add	r2, r3, #31
   1a828:	cmp	r3, #0
   1a82c:	movlt	r3, r2
   1a830:	movge	r3, r3
   1a834:	asr	r3, r3, #5
   1a838:	mov	r0, r3
   1a83c:	mov	r3, r0
   1a840:	lsl	r3, r3, #2
   1a844:	ldr	r2, [fp, #-8]
   1a848:	add	r3, r2, r3
   1a84c:	ldr	r1, [r3]
   1a850:	ldr	r3, [fp, #-12]
   1a854:	rsbs	r2, r3, #0
   1a858:	and	r3, r3, #31
   1a85c:	and	r2, r2, #31
   1a860:	rsbpl	r3, r2, #0
   1a864:	mov	r2, #1
   1a868:	lsl	r2, r2, r3
   1a86c:	mov	r3, r0
   1a870:	lsl	r3, r3, #2
   1a874:	ldr	r0, [fp, #-8]
   1a878:	add	r3, r0, r3
   1a87c:	orr	r2, r1, r2
   1a880:	str	r2, [r3]
   1a884:	nop	{0}
   1a888:	add	sp, fp, #0
   1a88c:	pop	{fp}		; (ldr fp, [sp], #4)
   1a890:	bx	lr
   1a894:	push	{fp}		; (str fp, [sp, #-4]!)
   1a898:	add	fp, sp, #0
   1a89c:	sub	sp, sp, #12
   1a8a0:	str	r0, [fp, #-8]
   1a8a4:	str	r1, [fp, #-12]
   1a8a8:	ldr	r3, [fp, #-12]
   1a8ac:	add	r2, r3, #31
   1a8b0:	cmp	r3, #0
   1a8b4:	movlt	r3, r2
   1a8b8:	movge	r3, r3
   1a8bc:	asr	r3, r3, #5
   1a8c0:	mov	r0, r3
   1a8c4:	mov	r3, r0
   1a8c8:	lsl	r3, r3, #2
   1a8cc:	ldr	r2, [fp, #-8]
   1a8d0:	add	r3, r2, r3
   1a8d4:	ldr	r1, [r3]
   1a8d8:	ldr	r3, [fp, #-12]
   1a8dc:	rsbs	r2, r3, #0
   1a8e0:	and	r3, r3, #31
   1a8e4:	and	r2, r2, #31
   1a8e8:	rsbpl	r3, r2, #0
   1a8ec:	mov	r2, #1
   1a8f0:	lsl	r3, r2, r3
   1a8f4:	mvn	r2, r3
   1a8f8:	mov	r3, r0
   1a8fc:	lsl	r3, r3, #2
   1a900:	ldr	r0, [fp, #-8]
   1a904:	add	r3, r0, r3
   1a908:	and	r2, r2, r1
   1a90c:	str	r2, [r3]
   1a910:	nop	{0}
   1a914:	add	sp, fp, #0
   1a918:	pop	{fp}		; (ldr fp, [sp], #4)
   1a91c:	bx	lr
   1a920:	push	{fp}		; (str fp, [sp, #-4]!)
   1a924:	add	fp, sp, #0
   1a928:	sub	sp, sp, #12
   1a92c:	str	r0, [fp, #-8]
   1a930:	str	r1, [fp, #-12]
   1a934:	ldr	r3, [fp, #-12]
   1a938:	add	r2, r3, #31
   1a93c:	cmp	r3, #0
   1a940:	movlt	r3, r2
   1a944:	movge	r3, r3
   1a948:	asr	r3, r3, #5
   1a94c:	lsl	r3, r3, #2
   1a950:	ldr	r2, [fp, #-8]
   1a954:	add	r3, r2, r3
   1a958:	ldr	r2, [r3]
   1a95c:	ldr	r3, [fp, #-12]
   1a960:	rsbs	r1, r3, #0
   1a964:	and	r3, r3, #31
   1a968:	and	r1, r1, #31
   1a96c:	rsbpl	r3, r1, #0
   1a970:	lsr	r3, r2, r3
   1a974:	and	r3, r3, #1
   1a978:	cmp	r3, #0
   1a97c:	movne	r3, #1
   1a980:	moveq	r3, #0
   1a984:	uxtb	r3, r3
   1a988:	mov	r0, r3
   1a98c:	add	sp, fp, #0
   1a990:	pop	{fp}		; (ldr fp, [sp], #4)
   1a994:	bx	lr
   1a998:	str	fp, [sp, #-8]!
   1a99c:	str	lr, [sp, #4]
   1a9a0:	add	fp, sp, #4
   1a9a4:	sub	sp, sp, #8
   1a9a8:	str	r0, [fp, #-8]
   1a9ac:	mov	r2, #32
   1a9b0:	mov	r1, #0
   1a9b4:	ldr	r0, [fp, #-8]
   1a9b8:	bl	1153c <memset@plt>
   1a9bc:	nop	{0}
   1a9c0:	sub	sp, fp, #4
   1a9c4:	ldr	fp, [sp]
   1a9c8:	add	sp, sp, #4
   1a9cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a9d0:	str	fp, [sp, #-8]!
   1a9d4:	str	lr, [sp, #4]
   1a9d8:	add	fp, sp, #4
   1a9dc:	sub	sp, sp, #8
   1a9e0:	str	r0, [fp, #-8]
   1a9e4:	mov	r2, #32
   1a9e8:	mvn	r1, #0
   1a9ec:	ldr	r0, [fp, #-8]
   1a9f0:	bl	1153c <memset@plt>
   1a9f4:	nop	{0}
   1a9f8:	sub	sp, fp, #4
   1a9fc:	ldr	fp, [sp]
   1aa00:	add	sp, sp, #4
   1aa04:	pop	{pc}		; (ldr pc, [sp], #4)
   1aa08:	str	fp, [sp, #-8]!
   1aa0c:	str	lr, [sp, #4]
   1aa10:	add	fp, sp, #4
   1aa14:	sub	sp, sp, #8
   1aa18:	str	r0, [fp, #-8]
   1aa1c:	str	r1, [fp, #-12]
   1aa20:	mov	r2, #32
   1aa24:	ldr	r1, [fp, #-12]
   1aa28:	ldr	r0, [fp, #-8]
   1aa2c:	bl	11338 <memcpy@plt>
   1aa30:	nop	{0}
   1aa34:	sub	sp, fp, #4
   1aa38:	ldr	fp, [sp]
   1aa3c:	add	sp, sp, #4
   1aa40:	pop	{pc}		; (ldr pc, [sp], #4)
   1aa44:	push	{fp}		; (str fp, [sp, #-4]!)
   1aa48:	add	fp, sp, #0
   1aa4c:	sub	sp, sp, #20
   1aa50:	str	r0, [fp, #-16]
   1aa54:	mov	r3, #0
   1aa58:	str	r3, [fp, #-8]
   1aa5c:	b	1aa98 <ftello64@plt+0x9430>
   1aa60:	ldr	r3, [fp, #-8]
   1aa64:	lsl	r3, r3, #2
   1aa68:	ldr	r2, [fp, #-16]
   1aa6c:	add	r3, r2, r3
   1aa70:	ldr	r2, [r3]
   1aa74:	ldr	r3, [fp, #-8]
   1aa78:	lsl	r3, r3, #2
   1aa7c:	ldr	r1, [fp, #-16]
   1aa80:	add	r3, r1, r3
   1aa84:	mvn	r2, r2
   1aa88:	str	r2, [r3]
   1aa8c:	ldr	r3, [fp, #-8]
   1aa90:	add	r3, r3, #1
   1aa94:	str	r3, [fp, #-8]
   1aa98:	ldr	r3, [fp, #-8]
   1aa9c:	cmp	r3, #7
   1aaa0:	ble	1aa60 <ftello64@plt+0x93f8>
   1aaa4:	nop	{0}
   1aaa8:	add	sp, fp, #0
   1aaac:	pop	{fp}		; (ldr fp, [sp], #4)
   1aab0:	bx	lr
   1aab4:	push	{fp}		; (str fp, [sp, #-4]!)
   1aab8:	add	fp, sp, #0
   1aabc:	sub	sp, sp, #20
   1aac0:	str	r0, [fp, #-16]
   1aac4:	str	r1, [fp, #-20]	; 0xffffffec
   1aac8:	mov	r3, #0
   1aacc:	str	r3, [fp, #-8]
   1aad0:	b	1ab20 <ftello64@plt+0x94b8>
   1aad4:	ldr	r3, [fp, #-8]
   1aad8:	lsl	r3, r3, #2
   1aadc:	ldr	r2, [fp, #-16]
   1aae0:	add	r3, r2, r3
   1aae4:	ldr	r1, [r3]
   1aae8:	ldr	r3, [fp, #-8]
   1aaec:	lsl	r3, r3, #2
   1aaf0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aaf4:	add	r3, r2, r3
   1aaf8:	ldr	r2, [r3]
   1aafc:	ldr	r3, [fp, #-8]
   1ab00:	lsl	r3, r3, #2
   1ab04:	ldr	r0, [fp, #-16]
   1ab08:	add	r3, r0, r3
   1ab0c:	orr	r2, r1, r2
   1ab10:	str	r2, [r3]
   1ab14:	ldr	r3, [fp, #-8]
   1ab18:	add	r3, r3, #1
   1ab1c:	str	r3, [fp, #-8]
   1ab20:	ldr	r3, [fp, #-8]
   1ab24:	cmp	r3, #7
   1ab28:	ble	1aad4 <ftello64@plt+0x946c>
   1ab2c:	nop	{0}
   1ab30:	add	sp, fp, #0
   1ab34:	pop	{fp}		; (ldr fp, [sp], #4)
   1ab38:	bx	lr
   1ab3c:	push	{fp}		; (str fp, [sp, #-4]!)
   1ab40:	add	fp, sp, #0
   1ab44:	sub	sp, sp, #20
   1ab48:	str	r0, [fp, #-16]
   1ab4c:	str	r1, [fp, #-20]	; 0xffffffec
   1ab50:	mov	r3, #0
   1ab54:	str	r3, [fp, #-8]
   1ab58:	b	1aba8 <ftello64@plt+0x9540>
   1ab5c:	ldr	r3, [fp, #-8]
   1ab60:	lsl	r3, r3, #2
   1ab64:	ldr	r2, [fp, #-16]
   1ab68:	add	r3, r2, r3
   1ab6c:	ldr	r1, [r3]
   1ab70:	ldr	r3, [fp, #-8]
   1ab74:	lsl	r3, r3, #2
   1ab78:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ab7c:	add	r3, r2, r3
   1ab80:	ldr	r2, [r3]
   1ab84:	ldr	r3, [fp, #-8]
   1ab88:	lsl	r3, r3, #2
   1ab8c:	ldr	r0, [fp, #-16]
   1ab90:	add	r3, r0, r3
   1ab94:	and	r2, r2, r1
   1ab98:	str	r2, [r3]
   1ab9c:	ldr	r3, [fp, #-8]
   1aba0:	add	r3, r3, #1
   1aba4:	str	r3, [fp, #-8]
   1aba8:	ldr	r3, [fp, #-8]
   1abac:	cmp	r3, #7
   1abb0:	ble	1ab5c <ftello64@plt+0x94f4>
   1abb4:	nop	{0}
   1abb8:	add	sp, fp, #0
   1abbc:	pop	{fp}		; (ldr fp, [sp], #4)
   1abc0:	bx	lr
   1abc4:	push	{fp}		; (str fp, [sp, #-4]!)
   1abc8:	add	fp, sp, #0
   1abcc:	sub	sp, sp, #20
   1abd0:	str	r0, [fp, #-16]
   1abd4:	str	r1, [fp, #-20]	; 0xffffffec
   1abd8:	ldr	r3, [fp, #-16]
   1abdc:	ldr	r3, [r3, #80]	; 0x50
   1abe0:	cmp	r3, #1
   1abe4:	bne	1abf0 <ftello64@plt+0x9588>
   1abe8:	mov	r3, #1
   1abec:	b	1ac58 <ftello64@plt+0x95f0>
   1abf0:	mov	r3, #1
   1abf4:	str	r3, [fp, #-8]
   1abf8:	b	1ac30 <ftello64@plt+0x95c8>
   1abfc:	ldr	r3, [fp, #-16]
   1ac00:	ldr	r2, [r3, #8]
   1ac04:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ac08:	ldr	r3, [fp, #-8]
   1ac0c:	add	r3, r1, r3
   1ac10:	lsl	r3, r3, #2
   1ac14:	add	r3, r2, r3
   1ac18:	ldr	r3, [r3]
   1ac1c:	cmn	r3, #1
   1ac20:	bne	1ac50 <ftello64@plt+0x95e8>
   1ac24:	ldr	r3, [fp, #-8]
   1ac28:	add	r3, r3, #1
   1ac2c:	str	r3, [fp, #-8]
   1ac30:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ac34:	ldr	r3, [fp, #-8]
   1ac38:	add	r2, r2, r3
   1ac3c:	ldr	r3, [fp, #-16]
   1ac40:	ldr	r3, [r3, #28]
   1ac44:	cmp	r2, r3
   1ac48:	blt	1abfc <ftello64@plt+0x9594>
   1ac4c:	b	1ac54 <ftello64@plt+0x95ec>
   1ac50:	nop	{0}
   1ac54:	ldr	r3, [fp, #-8]
   1ac58:	mov	r0, r3
   1ac5c:	add	sp, fp, #0
   1ac60:	pop	{fp}		; (ldr fp, [sp], #4)
   1ac64:	bx	lr
   1ac68:	push	{fp}		; (str fp, [sp, #-4]!)
   1ac6c:	add	fp, sp, #0
   1ac70:	sub	sp, sp, #12
   1ac74:	str	r0, [fp, #-8]
   1ac78:	str	r1, [fp, #-12]
   1ac7c:	ldr	r3, [fp, #-8]
   1ac80:	ldr	r3, [r3, #80]	; 0x50
   1ac84:	cmp	r3, #1
   1ac88:	bne	1aca4 <ftello64@plt+0x963c>
   1ac8c:	ldr	r3, [fp, #-8]
   1ac90:	ldr	r2, [r3, #4]
   1ac94:	ldr	r3, [fp, #-12]
   1ac98:	add	r3, r2, r3
   1ac9c:	ldrb	r3, [r3]
   1aca0:	b	1acbc <ftello64@plt+0x9654>
   1aca4:	ldr	r3, [fp, #-8]
   1aca8:	ldr	r2, [r3, #8]
   1acac:	ldr	r3, [fp, #-12]
   1acb0:	lsl	r3, r3, #2
   1acb4:	add	r3, r2, r3
   1acb8:	ldr	r3, [r3]
   1acbc:	mov	r0, r3
   1acc0:	add	sp, fp, #0
   1acc4:	pop	{fp}		; (ldr fp, [sp], #4)
   1acc8:	bx	lr
   1accc:	push	{fp}		; (str fp, [sp, #-4]!)
   1acd0:	add	fp, sp, #0
   1acd4:	sub	sp, sp, #12
   1acd8:	str	r0, [fp, #-8]
   1acdc:	str	r1, [fp, #-12]
   1ace0:	mov	r3, #1
   1ace4:	mov	r0, r3
   1ace8:	add	sp, fp, #0
   1acec:	pop	{fp}		; (ldr fp, [sp], #4)
   1acf0:	bx	lr
   1acf4:	str	fp, [sp, #-8]!
   1acf8:	str	lr, [sp, #4]
   1acfc:	add	fp, sp, #4
   1ad00:	sub	sp, sp, #32
   1ad04:	str	r0, [fp, #-16]
   1ad08:	str	r1, [fp, #-20]	; 0xffffffec
   1ad0c:	str	r2, [fp, #-24]	; 0xffffffe8
   1ad10:	str	r3, [fp, #-28]	; 0xffffffe4
   1ad14:	ldr	r3, [fp, #12]
   1ad18:	ldr	r3, [r3, #92]	; 0x5c
   1ad1c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ad20:	cmp	r2, r3
   1ad24:	bge	1ad34 <ftello64@plt+0x96cc>
   1ad28:	ldr	r3, [fp, #12]
   1ad2c:	ldr	r3, [r3, #92]	; 0x5c
   1ad30:	str	r3, [fp, #-28]	; 0xffffffe4
   1ad34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ad38:	add	r3, r3, #1
   1ad3c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ad40:	cmp	r2, r3
   1ad44:	movlt	r3, r2
   1ad48:	movge	r3, r3
   1ad4c:	str	r3, [fp, #-8]
   1ad50:	ldr	r3, [fp, #12]
   1ad54:	str	r3, [sp, #4]
   1ad58:	ldrb	r3, [fp, #8]
   1ad5c:	str	r3, [sp]
   1ad60:	ldr	r3, [fp, #4]
   1ad64:	ldr	r2, [fp, #-16]
   1ad68:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ad6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ad70:	bl	1b214 <ftello64@plt+0x9bac>
   1ad74:	ldr	r1, [fp, #-8]
   1ad78:	ldr	r0, [fp, #-16]
   1ad7c:	bl	1b068 <ftello64@plt+0x9a00>
   1ad80:	str	r0, [fp, #-12]
   1ad84:	ldr	r3, [fp, #-12]
   1ad88:	cmp	r3, #0
   1ad8c:	movne	r3, #1
   1ad90:	moveq	r3, #0
   1ad94:	uxtb	r3, r3
   1ad98:	cmp	r3, #0
   1ad9c:	beq	1ada8 <ftello64@plt+0x9740>
   1ada0:	ldr	r3, [fp, #-12]
   1ada4:	b	1ae44 <ftello64@plt+0x97dc>
   1ada8:	ldr	r3, [fp, #12]
   1adac:	add	r2, r3, #96	; 0x60
   1adb0:	ldr	r3, [fp, #-16]
   1adb4:	str	r2, [r3, #68]	; 0x44
   1adb8:	ldr	r3, [fp, #12]
   1adbc:	ldrb	r3, [r3, #88]	; 0x58
   1adc0:	ubfx	r3, r3, #4, #1
   1adc4:	uxtb	r3, r3
   1adc8:	mov	r2, r3
   1adcc:	ldr	r3, [fp, #-16]
   1add0:	strb	r2, [r3, #78]	; 0x4e
   1add4:	ldr	r3, [fp, #-16]
   1add8:	ldrb	r3, [r3, #75]	; 0x4b
   1addc:	cmp	r3, #0
   1ade0:	beq	1adf0 <ftello64@plt+0x9788>
   1ade4:	ldr	r3, [fp, #-16]
   1ade8:	ldr	r3, [r3, #4]
   1adec:	b	1adf4 <ftello64@plt+0x978c>
   1adf0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1adf4:	ldr	r2, [fp, #-16]
   1adf8:	str	r3, [r2, #4]
   1adfc:	ldr	r3, [fp, #-16]
   1ae00:	ldrb	r3, [r3, #75]	; 0x4b
   1ae04:	cmp	r3, #0
   1ae08:	bne	1ae24 <ftello64@plt+0x97bc>
   1ae0c:	ldr	r3, [fp, #12]
   1ae10:	ldr	r3, [r3, #92]	; 0x5c
   1ae14:	cmp	r3, #1
   1ae18:	bgt	1ae24 <ftello64@plt+0x97bc>
   1ae1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ae20:	b	1ae28 <ftello64@plt+0x97c0>
   1ae24:	mov	r3, #0
   1ae28:	ldr	r2, [fp, #-16]
   1ae2c:	str	r3, [r2, #28]
   1ae30:	ldr	r3, [fp, #-16]
   1ae34:	ldr	r2, [r3, #28]
   1ae38:	ldr	r3, [fp, #-16]
   1ae3c:	str	r2, [r3, #32]
   1ae40:	mov	r3, #0
   1ae44:	mov	r0, r3
   1ae48:	sub	sp, fp, #4
   1ae4c:	ldr	fp, [sp]
   1ae50:	add	sp, sp, #4
   1ae54:	pop	{pc}		; (ldr pc, [sp], #4)
   1ae58:	str	fp, [sp, #-8]!
   1ae5c:	str	lr, [sp, #4]
   1ae60:	add	fp, sp, #4
   1ae64:	sub	sp, sp, #32
   1ae68:	str	r0, [fp, #-16]
   1ae6c:	str	r1, [fp, #-20]	; 0xffffffec
   1ae70:	str	r2, [fp, #-24]	; 0xffffffe8
   1ae74:	str	r3, [fp, #-28]	; 0xffffffe4
   1ae78:	mov	r2, #84	; 0x54
   1ae7c:	mov	r1, #0
   1ae80:	ldr	r0, [fp, #-16]
   1ae84:	bl	1153c <memset@plt>
   1ae88:	ldr	r3, [fp, #8]
   1ae8c:	str	r3, [sp, #4]
   1ae90:	ldrb	r3, [fp, #4]
   1ae94:	str	r3, [sp]
   1ae98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ae9c:	ldr	r2, [fp, #-16]
   1aea0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1aea4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1aea8:	bl	1b214 <ftello64@plt+0x9bac>
   1aeac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aeb0:	cmp	r3, #0
   1aeb4:	ble	1aef4 <ftello64@plt+0x988c>
   1aeb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aebc:	add	r3, r3, #1
   1aec0:	mov	r1, r3
   1aec4:	ldr	r0, [fp, #-16]
   1aec8:	bl	1b068 <ftello64@plt+0x9a00>
   1aecc:	str	r0, [fp, #-8]
   1aed0:	ldr	r3, [fp, #-8]
   1aed4:	cmp	r3, #0
   1aed8:	movne	r3, #1
   1aedc:	moveq	r3, #0
   1aee0:	uxtb	r3, r3
   1aee4:	cmp	r3, #0
   1aee8:	beq	1aef4 <ftello64@plt+0x988c>
   1aeec:	ldr	r3, [fp, #-8]
   1aef0:	b	1b054 <ftello64@plt+0x99ec>
   1aef4:	ldr	r3, [fp, #-16]
   1aef8:	ldrb	r3, [r3, #75]	; 0x4b
   1aefc:	cmp	r3, #0
   1af00:	beq	1af10 <ftello64@plt+0x98a8>
   1af04:	ldr	r3, [fp, #-16]
   1af08:	ldr	r3, [r3, #4]
   1af0c:	b	1af14 <ftello64@plt+0x98ac>
   1af10:	ldr	r3, [fp, #-20]	; 0xffffffec
   1af14:	ldr	r2, [fp, #-16]
   1af18:	str	r3, [r2, #4]
   1af1c:	ldrb	r3, [fp, #4]
   1af20:	cmp	r3, #0
   1af24:	beq	1afec <ftello64@plt+0x9984>
   1af28:	ldr	r3, [fp, #8]
   1af2c:	ldr	r3, [r3, #92]	; 0x5c
   1af30:	cmp	r3, #1
   1af34:	ble	1afe0 <ftello64@plt+0x9978>
   1af38:	ldr	r0, [fp, #-16]
   1af3c:	bl	1b698 <ftello64@plt+0xa030>
   1af40:	str	r0, [fp, #-8]
   1af44:	ldr	r3, [fp, #-8]
   1af48:	cmp	r3, #0
   1af4c:	movne	r3, #1
   1af50:	moveq	r3, #0
   1af54:	uxtb	r3, r3
   1af58:	cmp	r3, #0
   1af5c:	beq	1af68 <ftello64@plt+0x9900>
   1af60:	ldr	r3, [fp, #-8]
   1af64:	b	1b054 <ftello64@plt+0x99ec>
   1af68:	ldr	r3, [fp, #-16]
   1af6c:	ldr	r3, [r3, #32]
   1af70:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1af74:	cmp	r2, r3
   1af78:	ble	1b044 <ftello64@plt+0x99dc>
   1af7c:	ldr	r3, [fp, #-16]
   1af80:	ldr	r2, [r3, #36]	; 0x24
   1af84:	ldr	r3, [fp, #-16]
   1af88:	ldr	r1, [r3, #28]
   1af8c:	ldr	r3, [fp, #8]
   1af90:	ldr	r3, [r3, #92]	; 0x5c
   1af94:	add	r3, r1, r3
   1af98:	cmp	r2, r3
   1af9c:	bgt	1b04c <ftello64@plt+0x99e4>
   1afa0:	ldr	r3, [fp, #-16]
   1afa4:	ldr	r3, [r3, #36]	; 0x24
   1afa8:	lsl	r3, r3, #1
   1afac:	mov	r1, r3
   1afb0:	ldr	r0, [fp, #-16]
   1afb4:	bl	1b068 <ftello64@plt+0x9a00>
   1afb8:	str	r0, [fp, #-8]
   1afbc:	ldr	r3, [fp, #-8]
   1afc0:	cmp	r3, #0
   1afc4:	movne	r3, #1
   1afc8:	moveq	r3, #0
   1afcc:	uxtb	r3, r3
   1afd0:	cmp	r3, #0
   1afd4:	beq	1af38 <ftello64@plt+0x98d0>
   1afd8:	ldr	r3, [fp, #-8]
   1afdc:	b	1b054 <ftello64@plt+0x99ec>
   1afe0:	ldr	r0, [fp, #-16]
   1afe4:	bl	1c384 <ftello64@plt+0xad1c>
   1afe8:	b	1b050 <ftello64@plt+0x99e8>
   1afec:	ldr	r3, [fp, #8]
   1aff0:	ldr	r3, [r3, #92]	; 0x5c
   1aff4:	cmp	r3, #1
   1aff8:	ble	1b008 <ftello64@plt+0x99a0>
   1affc:	ldr	r0, [fp, #-16]
   1b000:	bl	1b314 <ftello64@plt+0x9cac>
   1b004:	b	1b050 <ftello64@plt+0x99e8>
   1b008:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b00c:	cmp	r3, #0
   1b010:	beq	1b020 <ftello64@plt+0x99b8>
   1b014:	ldr	r0, [fp, #-16]
   1b018:	bl	1c490 <ftello64@plt+0xae28>
   1b01c:	b	1b050 <ftello64@plt+0x99e8>
   1b020:	ldr	r3, [fp, #-16]
   1b024:	ldr	r2, [r3, #36]	; 0x24
   1b028:	ldr	r3, [fp, #-16]
   1b02c:	str	r2, [r3, #28]
   1b030:	ldr	r3, [fp, #-16]
   1b034:	ldr	r2, [r3, #36]	; 0x24
   1b038:	ldr	r3, [fp, #-16]
   1b03c:	str	r2, [r3, #32]
   1b040:	b	1b050 <ftello64@plt+0x99e8>
   1b044:	nop	{0}
   1b048:	b	1b050 <ftello64@plt+0x99e8>
   1b04c:	nop	{0}
   1b050:	mov	r3, #0
   1b054:	mov	r0, r3
   1b058:	sub	sp, fp, #4
   1b05c:	ldr	fp, [sp]
   1b060:	add	sp, sp, #4
   1b064:	pop	{pc}		; (ldr pc, [sp], #4)
   1b068:	str	fp, [sp, #-8]!
   1b06c:	str	lr, [sp, #4]
   1b070:	add	fp, sp, #4
   1b074:	sub	sp, sp, #24
   1b078:	str	r0, [fp, #-24]	; 0xffffffe8
   1b07c:	str	r1, [fp, #-28]	; 0xffffffe4
   1b080:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b084:	ldr	r3, [r3, #80]	; 0x50
   1b088:	cmp	r3, #1
   1b08c:	ble	1b194 <ftello64@plt+0x9b2c>
   1b090:	mov	r3, #4
   1b094:	str	r3, [fp, #-8]
   1b098:	mvn	r2, #0
   1b09c:	ldr	r3, [fp, #-8]
   1b0a0:	udiv	r3, r2, r3
   1b0a4:	cmp	r3, #0
   1b0a8:	blt	1b0bc <ftello64@plt+0x9a54>
   1b0ac:	mvn	r2, #0
   1b0b0:	ldr	r3, [fp, #-8]
   1b0b4:	udiv	r3, r2, r3
   1b0b8:	b	1b0c0 <ftello64@plt+0x9a58>
   1b0bc:	mvn	r3, #-2147483648	; 0x80000000
   1b0c0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b0c4:	cmp	r3, r2
   1b0c8:	movcc	r3, #1
   1b0cc:	movcs	r3, #0
   1b0d0:	uxtb	r3, r3
   1b0d4:	cmp	r3, #0
   1b0d8:	beq	1b0e4 <ftello64@plt+0x9a7c>
   1b0dc:	mov	r3, #12
   1b0e0:	b	1b200 <ftello64@plt+0x9b98>
   1b0e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b0e8:	ldr	r2, [r3, #8]
   1b0ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b0f0:	lsl	r3, r3, #2
   1b0f4:	mov	r1, r3
   1b0f8:	mov	r0, r2
   1b0fc:	bl	35ffc <ftello64@plt+0x24994>
   1b100:	str	r0, [fp, #-12]
   1b104:	ldr	r3, [fp, #-12]
   1b108:	cmp	r3, #0
   1b10c:	moveq	r3, #1
   1b110:	movne	r3, #0
   1b114:	uxtb	r3, r3
   1b118:	cmp	r3, #0
   1b11c:	beq	1b128 <ftello64@plt+0x9ac0>
   1b120:	mov	r3, #12
   1b124:	b	1b200 <ftello64@plt+0x9b98>
   1b128:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b12c:	ldr	r2, [fp, #-12]
   1b130:	str	r2, [r3, #8]
   1b134:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b138:	ldr	r3, [r3, #12]
   1b13c:	cmp	r3, #0
   1b140:	beq	1b194 <ftello64@plt+0x9b2c>
   1b144:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b148:	ldr	r2, [r3, #12]
   1b14c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b150:	lsl	r3, r3, #2
   1b154:	mov	r1, r3
   1b158:	mov	r0, r2
   1b15c:	bl	35ffc <ftello64@plt+0x24994>
   1b160:	str	r0, [fp, #-16]
   1b164:	ldr	r3, [fp, #-16]
   1b168:	cmp	r3, #0
   1b16c:	moveq	r3, #1
   1b170:	movne	r3, #0
   1b174:	uxtb	r3, r3
   1b178:	cmp	r3, #0
   1b17c:	beq	1b188 <ftello64@plt+0x9b20>
   1b180:	mov	r3, #12
   1b184:	b	1b200 <ftello64@plt+0x9b98>
   1b188:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b18c:	ldr	r2, [fp, #-16]
   1b190:	str	r2, [r3, #12]
   1b194:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b198:	ldrb	r3, [r3, #75]	; 0x4b
   1b19c:	cmp	r3, #0
   1b1a0:	beq	1b1f0 <ftello64@plt+0x9b88>
   1b1a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b1a8:	ldr	r3, [r3, #4]
   1b1ac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b1b0:	mov	r1, r2
   1b1b4:	mov	r0, r3
   1b1b8:	bl	35ffc <ftello64@plt+0x24994>
   1b1bc:	str	r0, [fp, #-20]	; 0xffffffec
   1b1c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b1c4:	cmp	r3, #0
   1b1c8:	moveq	r3, #1
   1b1cc:	movne	r3, #0
   1b1d0:	uxtb	r3, r3
   1b1d4:	cmp	r3, #0
   1b1d8:	beq	1b1e4 <ftello64@plt+0x9b7c>
   1b1dc:	mov	r3, #12
   1b1e0:	b	1b200 <ftello64@plt+0x9b98>
   1b1e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b1e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b1ec:	str	r2, [r3, #4]
   1b1f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b1f4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b1f8:	str	r2, [r3, #36]	; 0x24
   1b1fc:	mov	r3, #0
   1b200:	mov	r0, r3
   1b204:	sub	sp, fp, #4
   1b208:	ldr	fp, [sp]
   1b20c:	add	sp, sp, #4
   1b210:	pop	{pc}		; (ldr pc, [sp], #4)
   1b214:	push	{fp}		; (str fp, [sp, #-4]!)
   1b218:	add	fp, sp, #0
   1b21c:	sub	sp, sp, #20
   1b220:	str	r0, [fp, #-8]
   1b224:	str	r1, [fp, #-12]
   1b228:	str	r2, [fp, #-16]
   1b22c:	str	r3, [fp, #-20]	; 0xffffffec
   1b230:	ldr	r3, [fp, #-16]
   1b234:	ldr	r2, [fp, #-8]
   1b238:	str	r2, [r3]
   1b23c:	ldr	r3, [fp, #-16]
   1b240:	ldr	r2, [fp, #-12]
   1b244:	str	r2, [r3, #48]	; 0x30
   1b248:	ldr	r3, [fp, #-16]
   1b24c:	ldr	r2, [fp, #-12]
   1b250:	str	r2, [r3, #44]	; 0x2c
   1b254:	ldr	r3, [fp, #-16]
   1b258:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b25c:	str	r2, [r3, #64]	; 0x40
   1b260:	ldrb	r2, [fp, #4]
   1b264:	ldr	r3, [fp, #-16]
   1b268:	strb	r2, [r3, #72]	; 0x48
   1b26c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b270:	cmp	r3, #0
   1b274:	bne	1b284 <ftello64@plt+0x9c1c>
   1b278:	ldrb	r3, [fp, #4]
   1b27c:	cmp	r3, #0
   1b280:	beq	1b28c <ftello64@plt+0x9c24>
   1b284:	mov	r3, #1
   1b288:	b	1b290 <ftello64@plt+0x9c28>
   1b28c:	mov	r3, #0
   1b290:	uxtb	r2, r3
   1b294:	ldr	r3, [fp, #-16]
   1b298:	strb	r2, [r3, #75]	; 0x4b
   1b29c:	ldr	r3, [fp, #8]
   1b2a0:	ldr	r2, [r3, #92]	; 0x5c
   1b2a4:	ldr	r3, [fp, #-16]
   1b2a8:	str	r2, [r3, #80]	; 0x50
   1b2ac:	ldr	r3, [fp, #8]
   1b2b0:	ldrb	r3, [r3, #88]	; 0x58
   1b2b4:	ubfx	r3, r3, #2, #1
   1b2b8:	uxtb	r3, r3
   1b2bc:	mov	r2, r3
   1b2c0:	ldr	r3, [fp, #-16]
   1b2c4:	strb	r2, [r3, #73]	; 0x49
   1b2c8:	ldr	r3, [fp, #8]
   1b2cc:	ldrb	r3, [r3, #88]	; 0x58
   1b2d0:	ubfx	r3, r3, #3, #1
   1b2d4:	uxtb	r3, r3
   1b2d8:	mov	r2, r3
   1b2dc:	ldr	r3, [fp, #-16]
   1b2e0:	strb	r2, [r3, #74]	; 0x4a
   1b2e4:	ldr	r3, [fp, #-16]
   1b2e8:	ldr	r2, [r3, #48]	; 0x30
   1b2ec:	ldr	r3, [fp, #-16]
   1b2f0:	str	r2, [r3, #56]	; 0x38
   1b2f4:	ldr	r3, [fp, #-16]
   1b2f8:	ldr	r2, [r3, #56]	; 0x38
   1b2fc:	ldr	r3, [fp, #-16]
   1b300:	str	r2, [r3, #52]	; 0x34
   1b304:	nop	{0}
   1b308:	add	sp, fp, #0
   1b30c:	pop	{fp}		; (ldr fp, [sp], #4)
   1b310:	bx	lr
   1b314:	str	fp, [sp, #-8]!
   1b318:	str	lr, [sp, #4]
   1b31c:	add	fp, sp, #4
   1b320:	sub	sp, sp, #112	; 0x70
   1b324:	str	r0, [fp, #-112]	; 0xffffff90
   1b328:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b32c:	ldr	r2, [r3, #36]	; 0x24
   1b330:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b334:	ldr	r3, [r3, #48]	; 0x30
   1b338:	cmp	r2, r3
   1b33c:	movlt	r3, r2
   1b340:	movge	r3, r3
   1b344:	str	r3, [fp, #-24]	; 0xffffffe8
   1b348:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b34c:	ldr	r3, [r3, #28]
   1b350:	str	r3, [fp, #-8]
   1b354:	b	1b65c <ftello64@plt+0x9ff4>
   1b358:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b35c:	ldr	r3, [fp, #-8]
   1b360:	sub	r3, r2, r3
   1b364:	str	r3, [fp, #-28]	; 0xffffffe4
   1b368:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b36c:	sub	r1, fp, #104	; 0x68
   1b370:	add	r3, r3, #16
   1b374:	ldrd	r2, [r3]
   1b378:	strd	r2, [r1]
   1b37c:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b380:	ldr	r3, [r3, #64]	; 0x40
   1b384:	cmp	r3, #0
   1b388:	movne	r3, #1
   1b38c:	moveq	r3, #0
   1b390:	uxtb	r3, r3
   1b394:	cmp	r3, #0
   1b398:	beq	1b458 <ftello64@plt+0x9df0>
   1b39c:	mov	r3, #0
   1b3a0:	str	r3, [fp, #-20]	; 0xffffffec
   1b3a4:	b	1b428 <ftello64@plt+0x9dc0>
   1b3a8:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b3ac:	ldr	r3, [r3]
   1b3b0:	ldr	r2, [fp, #-112]	; 0xffffff90
   1b3b4:	ldr	r1, [r2, #24]
   1b3b8:	ldr	r2, [fp, #-8]
   1b3bc:	add	r1, r1, r2
   1b3c0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b3c4:	add	r2, r1, r2
   1b3c8:	add	r3, r3, r2
   1b3cc:	ldrb	r3, [r3]
   1b3d0:	str	r3, [fp, #-32]	; 0xffffffe0
   1b3d4:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b3d8:	ldr	r2, [r3, #64]	; 0x40
   1b3dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b3e0:	add	r2, r2, r3
   1b3e4:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b3e8:	ldr	r3, [r3, #4]
   1b3ec:	ldr	r0, [fp, #-8]
   1b3f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b3f4:	add	r1, r0, r1
   1b3f8:	add	r3, r3, r1
   1b3fc:	ldrb	r2, [r2]
   1b400:	strb	r2, [r3]
   1b404:	ldrb	r1, [r3]
   1b408:	sub	r2, fp, #96	; 0x60
   1b40c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b410:	add	r3, r2, r3
   1b414:	mov	r2, r1
   1b418:	strb	r2, [r3]
   1b41c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b420:	add	r3, r3, #1
   1b424:	str	r3, [fp, #-20]	; 0xffffffec
   1b428:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b42c:	ldr	r3, [r3, #80]	; 0x50
   1b430:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b434:	cmp	r2, r3
   1b438:	bge	1b44c <ftello64@plt+0x9de4>
   1b43c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b440:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b444:	cmp	r2, r3
   1b448:	blt	1b3a8 <ftello64@plt+0x9d40>
   1b44c:	sub	r3, fp, #96	; 0x60
   1b450:	str	r3, [fp, #-16]
   1b454:	b	1b47c <ftello64@plt+0x9e14>
   1b458:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b45c:	ldr	r2, [r3]
   1b460:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b464:	ldr	r3, [r3, #24]
   1b468:	mov	r1, r3
   1b46c:	ldr	r3, [fp, #-8]
   1b470:	add	r3, r1, r3
   1b474:	add	r3, r2, r3
   1b478:	str	r3, [fp, #-16]
   1b47c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b480:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b484:	add	r3, r3, #16
   1b488:	sub	r0, fp, #108	; 0x6c
   1b48c:	ldr	r1, [fp, #-16]
   1b490:	bl	36f50 <ftello64@plt+0x258e8>
   1b494:	str	r0, [fp, #-12]
   1b498:	ldr	r3, [fp, #-12]
   1b49c:	cmn	r3, #1
   1b4a0:	moveq	r3, #1
   1b4a4:	movne	r3, #0
   1b4a8:	uxtb	r3, r3
   1b4ac:	cmp	r3, #0
   1b4b0:	bne	1b4d0 <ftello64@plt+0x9e68>
   1b4b4:	ldr	r3, [fp, #-12]
   1b4b8:	cmp	r3, #0
   1b4bc:	moveq	r3, #1
   1b4c0:	movne	r3, #0
   1b4c4:	uxtb	r3, r3
   1b4c8:	cmp	r3, #0
   1b4cc:	beq	1b4d8 <ftello64@plt+0x9e70>
   1b4d0:	mov	r3, #1
   1b4d4:	b	1b4dc <ftello64@plt+0x9e74>
   1b4d8:	mov	r3, #0
   1b4dc:	cmp	r3, #0
   1b4e0:	bne	1b53c <ftello64@plt+0x9ed4>
   1b4e4:	ldr	r3, [fp, #-12]
   1b4e8:	cmn	r3, #2
   1b4ec:	moveq	r3, #1
   1b4f0:	movne	r3, #0
   1b4f4:	uxtb	r3, r3
   1b4f8:	cmp	r3, #0
   1b4fc:	beq	1b530 <ftello64@plt+0x9ec8>
   1b500:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b504:	ldr	r2, [r3, #36]	; 0x24
   1b508:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b50c:	ldr	r3, [r3, #48]	; 0x30
   1b510:	cmp	r2, r3
   1b514:	movge	r3, #1
   1b518:	movlt	r3, #0
   1b51c:	uxtb	r3, r3
   1b520:	cmp	r3, #0
   1b524:	beq	1b530 <ftello64@plt+0x9ec8>
   1b528:	mov	r3, #1
   1b52c:	b	1b534 <ftello64@plt+0x9ecc>
   1b530:	mov	r3, #0
   1b534:	cmp	r3, #0
   1b538:	beq	1b5b8 <ftello64@plt+0x9f50>
   1b53c:	mov	r3, #1
   1b540:	str	r3, [fp, #-12]
   1b544:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b548:	ldr	r3, [r3]
   1b54c:	ldr	r2, [fp, #-112]	; 0xffffff90
   1b550:	ldr	r1, [r2, #24]
   1b554:	ldr	r2, [fp, #-8]
   1b558:	add	r2, r1, r2
   1b55c:	add	r3, r3, r2
   1b560:	ldrb	r3, [r3]
   1b564:	str	r3, [fp, #-108]	; 0xffffff94
   1b568:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b56c:	ldr	r3, [r3, #64]	; 0x40
   1b570:	cmp	r3, #0
   1b574:	movne	r3, #1
   1b578:	moveq	r3, #0
   1b57c:	uxtb	r3, r3
   1b580:	cmp	r3, #0
   1b584:	beq	1b5a0 <ftello64@plt+0x9f38>
   1b588:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b58c:	ldr	r2, [r3, #64]	; 0x40
   1b590:	ldr	r3, [fp, #-108]	; 0xffffff94
   1b594:	add	r3, r2, r3
   1b598:	ldrb	r3, [r3]
   1b59c:	str	r3, [fp, #-108]	; 0xffffff94
   1b5a0:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b5a4:	add	r1, r3, #16
   1b5a8:	sub	r3, fp, #104	; 0x68
   1b5ac:	ldrd	r2, [r3]
   1b5b0:	strd	r2, [r1]
   1b5b4:	b	1b5ec <ftello64@plt+0x9f84>
   1b5b8:	ldr	r3, [fp, #-12]
   1b5bc:	cmn	r3, #2
   1b5c0:	moveq	r3, #1
   1b5c4:	movne	r3, #0
   1b5c8:	uxtb	r3, r3
   1b5cc:	cmp	r3, #0
   1b5d0:	beq	1b5ec <ftello64@plt+0x9f84>
   1b5d4:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b5d8:	add	r1, r3, #16
   1b5dc:	sub	r3, fp, #104	; 0x68
   1b5e0:	ldrd	r2, [r3]
   1b5e4:	strd	r2, [r1]
   1b5e8:	b	1b66c <ftello64@plt+0xa004>
   1b5ec:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b5f0:	ldr	r2, [r3, #8]
   1b5f4:	ldr	r3, [fp, #-8]
   1b5f8:	add	r1, r3, #1
   1b5fc:	str	r1, [fp, #-8]
   1b600:	lsl	r3, r3, #2
   1b604:	add	r3, r2, r3
   1b608:	ldr	r2, [fp, #-108]	; 0xffffff94
   1b60c:	str	r2, [r3]
   1b610:	ldr	r2, [fp, #-8]
   1b614:	ldr	r3, [fp, #-12]
   1b618:	add	r3, r2, r3
   1b61c:	sub	r3, r3, #1
   1b620:	str	r3, [fp, #-28]	; 0xffffffe4
   1b624:	b	1b64c <ftello64@plt+0x9fe4>
   1b628:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b62c:	ldr	r2, [r3, #8]
   1b630:	ldr	r3, [fp, #-8]
   1b634:	add	r1, r3, #1
   1b638:	str	r1, [fp, #-8]
   1b63c:	lsl	r3, r3, #2
   1b640:	add	r3, r2, r3
   1b644:	mvn	r2, #0
   1b648:	str	r2, [r3]
   1b64c:	ldr	r2, [fp, #-8]
   1b650:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b654:	cmp	r2, r3
   1b658:	blt	1b628 <ftello64@plt+0x9fc0>
   1b65c:	ldr	r2, [fp, #-8]
   1b660:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b664:	cmp	r2, r3
   1b668:	blt	1b358 <ftello64@plt+0x9cf0>
   1b66c:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b670:	ldr	r2, [fp, #-8]
   1b674:	str	r2, [r3, #28]
   1b678:	ldr	r3, [fp, #-112]	; 0xffffff90
   1b67c:	ldr	r2, [fp, #-8]
   1b680:	str	r2, [r3, #32]
   1b684:	nop	{0}
   1b688:	sub	sp, fp, #4
   1b68c:	ldr	fp, [sp]
   1b690:	add	sp, sp, #4
   1b694:	pop	{pc}		; (ldr pc, [sp], #4)
   1b698:	str	fp, [sp, #-8]!
   1b69c:	str	lr, [sp, #4]
   1b6a0:	add	fp, sp, #4
   1b6a4:	sub	sp, sp, #160	; 0xa0
   1b6a8:	str	r0, [fp, #-160]	; 0xffffff60
   1b6ac:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b6b0:	ldr	r3, [r3, #28]
   1b6b4:	str	r3, [fp, #-12]
   1b6b8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b6bc:	ldr	r2, [r3, #36]	; 0x24
   1b6c0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b6c4:	ldr	r3, [r3, #48]	; 0x30
   1b6c8:	cmp	r2, r3
   1b6cc:	movlt	r3, r2
   1b6d0:	movge	r3, r3
   1b6d4:	str	r3, [fp, #-16]
   1b6d8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b6dc:	ldrb	r3, [r3, #74]	; 0x4a
   1b6e0:	cmp	r3, #0
   1b6e4:	bne	1ba84 <ftello64@plt+0xa41c>
   1b6e8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b6ec:	ldr	r3, [r3, #64]	; 0x40
   1b6f0:	cmp	r3, #0
   1b6f4:	bne	1ba84 <ftello64@plt+0xa41c>
   1b6f8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b6fc:	ldrb	r3, [r3, #76]	; 0x4c
   1b700:	cmp	r3, #0
   1b704:	bne	1ba84 <ftello64@plt+0xa41c>
   1b708:	b	1ba54 <ftello64@plt+0xa3ec>
   1b70c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b710:	ldr	r3, [r3]
   1b714:	ldr	r2, [fp, #-160]	; 0xffffff60
   1b718:	ldr	r1, [r2, #24]
   1b71c:	ldr	r2, [fp, #-12]
   1b720:	add	r2, r1, r2
   1b724:	add	r3, r3, r2
   1b728:	ldrb	r3, [r3]
   1b72c:	strb	r3, [fp, #-37]	; 0xffffffdb
   1b730:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1b734:	bic	r3, r3, #127	; 0x7f
   1b738:	cmp	r3, #0
   1b73c:	bne	1b7c4 <ftello64@plt+0xa15c>
   1b740:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b744:	add	r3, r3, #16
   1b748:	mov	r0, r3
   1b74c:	bl	11368 <mbsinit@plt>
   1b750:	mov	r3, r0
   1b754:	cmp	r3, #0
   1b758:	beq	1b7c4 <ftello64@plt+0xa15c>
   1b75c:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1b760:	mov	r0, r3
   1b764:	bl	11614 <towupper@plt>
   1b768:	str	r0, [fp, #-44]	; 0xffffffd4
   1b76c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1b770:	bic	r3, r3, #127	; 0x7f
   1b774:	cmp	r3, #0
   1b778:	bne	1b7c4 <ftello64@plt+0xa15c>
   1b77c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b780:	ldr	r2, [r3, #4]
   1b784:	ldr	r3, [fp, #-12]
   1b788:	add	r3, r2, r3
   1b78c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1b790:	uxtb	r2, r2
   1b794:	strb	r2, [r3]
   1b798:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b79c:	ldr	r2, [r3, #8]
   1b7a0:	ldr	r3, [fp, #-12]
   1b7a4:	lsl	r3, r3, #2
   1b7a8:	add	r3, r2, r3
   1b7ac:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1b7b0:	str	r2, [r3]
   1b7b4:	ldr	r3, [fp, #-12]
   1b7b8:	add	r3, r3, #1
   1b7bc:	str	r3, [fp, #-12]
   1b7c0:	b	1ba54 <ftello64@plt+0xa3ec>
   1b7c4:	ldr	r2, [fp, #-16]
   1b7c8:	ldr	r3, [fp, #-12]
   1b7cc:	sub	r3, r2, r3
   1b7d0:	str	r3, [fp, #-48]	; 0xffffffd0
   1b7d4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b7d8:	sub	r1, fp, #80	; 0x50
   1b7dc:	add	r3, r3, #16
   1b7e0:	ldrd	r2, [r3]
   1b7e4:	strd	r2, [r1]
   1b7e8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b7ec:	ldr	r2, [r3]
   1b7f0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b7f4:	ldr	r3, [r3, #24]
   1b7f8:	mov	r1, r3
   1b7fc:	ldr	r3, [fp, #-12]
   1b800:	add	r3, r1, r3
   1b804:	add	r1, r2, r3
   1b808:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1b80c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b810:	add	r3, r3, #16
   1b814:	sub	r0, fp, #148	; 0x94
   1b818:	bl	36f50 <ftello64@plt+0x258e8>
   1b81c:	str	r0, [fp, #-52]	; 0xffffffcc
   1b820:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b824:	cmp	r3, #0
   1b828:	movne	r3, #1
   1b82c:	moveq	r3, #0
   1b830:	uxtb	r3, r3
   1b834:	cmp	r3, #0
   1b838:	beq	1b990 <ftello64@plt+0xa328>
   1b83c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b840:	cmn	r3, #3
   1b844:	movls	r3, #1
   1b848:	movhi	r3, #0
   1b84c:	uxtb	r3, r3
   1b850:	cmp	r3, #0
   1b854:	beq	1b990 <ftello64@plt+0xa328>
   1b858:	ldr	r3, [fp, #-148]	; 0xffffff6c
   1b85c:	mov	r0, r3
   1b860:	bl	11614 <towupper@plt>
   1b864:	str	r0, [fp, #-56]	; 0xffffffc8
   1b868:	ldr	r3, [fp, #-148]	; 0xffffff6c
   1b86c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1b870:	cmp	r2, r3
   1b874:	beq	1b8e0 <ftello64@plt+0xa278>
   1b878:	sub	r2, fp, #80	; 0x50
   1b87c:	sub	r3, fp, #144	; 0x90
   1b880:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1b884:	mov	r0, r3
   1b888:	bl	11290 <wcrtomb@plt>
   1b88c:	str	r0, [fp, #-60]	; 0xffffffc4
   1b890:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1b894:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1b898:	cmp	r2, r3
   1b89c:	moveq	r3, #1
   1b8a0:	movne	r3, #0
   1b8a4:	uxtb	r3, r3
   1b8a8:	cmp	r3, #0
   1b8ac:	beq	1b8d4 <ftello64@plt+0xa26c>
   1b8b0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b8b4:	ldr	r2, [r3, #4]
   1b8b8:	ldr	r3, [fp, #-12]
   1b8bc:	add	r3, r2, r3
   1b8c0:	sub	r1, fp, #144	; 0x90
   1b8c4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1b8c8:	mov	r0, r3
   1b8cc:	bl	11338 <memcpy@plt>
   1b8d0:	b	1b91c <ftello64@plt+0xa2b4>
   1b8d4:	ldr	r3, [fp, #-12]
   1b8d8:	str	r3, [fp, #-8]
   1b8dc:	b	1ba98 <ftello64@plt+0xa430>
   1b8e0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b8e4:	ldr	r2, [r3, #4]
   1b8e8:	ldr	r3, [fp, #-12]
   1b8ec:	add	r0, r2, r3
   1b8f0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b8f4:	ldr	r2, [r3]
   1b8f8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b8fc:	ldr	r3, [r3, #24]
   1b900:	mov	r1, r3
   1b904:	ldr	r3, [fp, #-12]
   1b908:	add	r3, r1, r3
   1b90c:	add	r3, r2, r3
   1b910:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1b914:	mov	r1, r3
   1b918:	bl	11338 <memcpy@plt>
   1b91c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b920:	ldr	r2, [r3, #8]
   1b924:	ldr	r3, [fp, #-12]
   1b928:	add	r1, r3, #1
   1b92c:	str	r1, [fp, #-12]
   1b930:	lsl	r3, r3, #2
   1b934:	add	r3, r2, r3
   1b938:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1b93c:	str	r2, [r3]
   1b940:	ldr	r2, [fp, #-12]
   1b944:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b948:	add	r3, r2, r3
   1b94c:	sub	r3, r3, #1
   1b950:	str	r3, [fp, #-48]	; 0xffffffd0
   1b954:	b	1b97c <ftello64@plt+0xa314>
   1b958:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b95c:	ldr	r2, [r3, #8]
   1b960:	ldr	r3, [fp, #-12]
   1b964:	add	r1, r3, #1
   1b968:	str	r1, [fp, #-12]
   1b96c:	lsl	r3, r3, #2
   1b970:	add	r3, r2, r3
   1b974:	mvn	r2, #0
   1b978:	str	r2, [r3]
   1b97c:	ldr	r2, [fp, #-12]
   1b980:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b984:	cmp	r2, r3
   1b988:	blt	1b958 <ftello64@plt+0xa2f0>
   1b98c:	b	1ba54 <ftello64@plt+0xa3ec>
   1b990:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b994:	cmn	r3, #1
   1b998:	beq	1b9cc <ftello64@plt+0xa364>
   1b99c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b9a0:	cmp	r3, #0
   1b9a4:	beq	1b9cc <ftello64@plt+0xa364>
   1b9a8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b9ac:	cmn	r3, #2
   1b9b0:	bne	1ba3c <ftello64@plt+0xa3d4>
   1b9b4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b9b8:	ldr	r2, [r3, #36]	; 0x24
   1b9bc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b9c0:	ldr	r3, [r3, #48]	; 0x30
   1b9c4:	cmp	r2, r3
   1b9c8:	blt	1ba3c <ftello64@plt+0xa3d4>
   1b9cc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b9d0:	ldr	r2, [r3, #4]
   1b9d4:	ldr	r3, [fp, #-12]
   1b9d8:	add	r3, r2, r3
   1b9dc:	ldrb	r2, [fp, #-37]	; 0xffffffdb
   1b9e0:	strb	r2, [r3]
   1b9e4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b9e8:	ldr	r2, [r3, #8]
   1b9ec:	ldr	r3, [fp, #-12]
   1b9f0:	add	r1, r3, #1
   1b9f4:	str	r1, [fp, #-12]
   1b9f8:	lsl	r3, r3, #2
   1b9fc:	add	r3, r2, r3
   1ba00:	ldrb	r2, [fp, #-37]	; 0xffffffdb
   1ba04:	str	r2, [r3]
   1ba08:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1ba0c:	cmn	r3, #1
   1ba10:	moveq	r3, #1
   1ba14:	movne	r3, #0
   1ba18:	uxtb	r3, r3
   1ba1c:	cmp	r3, #0
   1ba20:	beq	1ba54 <ftello64@plt+0xa3ec>
   1ba24:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ba28:	add	r1, r3, #16
   1ba2c:	sub	r3, fp, #80	; 0x50
   1ba30:	ldrd	r2, [r3]
   1ba34:	strd	r2, [r1]
   1ba38:	b	1ba54 <ftello64@plt+0xa3ec>
   1ba3c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ba40:	add	r1, r3, #16
   1ba44:	sub	r3, fp, #80	; 0x50
   1ba48:	ldrd	r2, [r3]
   1ba4c:	strd	r2, [r1]
   1ba50:	b	1ba64 <ftello64@plt+0xa3fc>
   1ba54:	ldr	r2, [fp, #-12]
   1ba58:	ldr	r3, [fp, #-16]
   1ba5c:	cmp	r2, r3
   1ba60:	blt	1b70c <ftello64@plt+0xa0a4>
   1ba64:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ba68:	ldr	r2, [fp, #-12]
   1ba6c:	str	r2, [r3, #28]
   1ba70:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ba74:	ldr	r2, [fp, #-12]
   1ba78:	str	r2, [r3, #32]
   1ba7c:	mov	r3, #0
   1ba80:	b	1c1d0 <ftello64@plt+0xab68>
   1ba84:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ba88:	ldr	r3, [r3, #32]
   1ba8c:	str	r3, [fp, #-8]
   1ba90:	b	1c1a4 <ftello64@plt+0xab3c>
   1ba94:	nop	{0}
   1ba98:	ldr	r2, [fp, #-16]
   1ba9c:	ldr	r3, [fp, #-12]
   1baa0:	sub	r3, r2, r3
   1baa4:	str	r3, [fp, #-48]	; 0xffffffd0
   1baa8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1baac:	sub	r1, fp, #80	; 0x50
   1bab0:	add	r3, r3, #16
   1bab4:	ldrd	r2, [r3]
   1bab8:	strd	r2, [r1]
   1babc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bac0:	ldr	r3, [r3, #64]	; 0x40
   1bac4:	cmp	r3, #0
   1bac8:	movne	r3, #1
   1bacc:	moveq	r3, #0
   1bad0:	uxtb	r3, r3
   1bad4:	cmp	r3, #0
   1bad8:	beq	1bb78 <ftello64@plt+0xa510>
   1badc:	mov	r3, #0
   1bae0:	str	r3, [fp, #-24]	; 0xffffffe8
   1bae4:	b	1bb48 <ftello64@plt+0xa4e0>
   1bae8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1baec:	ldr	r3, [r3]
   1baf0:	ldr	r2, [fp, #-160]	; 0xffffff60
   1baf4:	ldr	r1, [r2, #24]
   1baf8:	ldr	r2, [fp, #-8]
   1bafc:	add	r1, r1, r2
   1bb00:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bb04:	add	r2, r1, r2
   1bb08:	add	r3, r3, r2
   1bb0c:	ldrb	r3, [r3]
   1bb10:	str	r3, [fp, #-64]	; 0xffffffc0
   1bb14:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bb18:	ldr	r2, [r3, #64]	; 0x40
   1bb1c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1bb20:	add	r3, r2, r3
   1bb24:	ldrb	r1, [r3]
   1bb28:	sub	r2, fp, #144	; 0x90
   1bb2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bb30:	add	r3, r2, r3
   1bb34:	mov	r2, r1
   1bb38:	strb	r2, [r3]
   1bb3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bb40:	add	r3, r3, #1
   1bb44:	str	r3, [fp, #-24]	; 0xffffffe8
   1bb48:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bb4c:	ldr	r3, [r3, #80]	; 0x50
   1bb50:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bb54:	cmp	r2, r3
   1bb58:	bge	1bb6c <ftello64@plt+0xa504>
   1bb5c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bb60:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1bb64:	cmp	r2, r3
   1bb68:	blt	1bae8 <ftello64@plt+0xa480>
   1bb6c:	sub	r3, fp, #144	; 0x90
   1bb70:	str	r3, [fp, #-20]	; 0xffffffec
   1bb74:	b	1bb9c <ftello64@plt+0xa534>
   1bb78:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bb7c:	ldr	r2, [r3]
   1bb80:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bb84:	ldr	r3, [r3, #24]
   1bb88:	mov	r1, r3
   1bb8c:	ldr	r3, [fp, #-8]
   1bb90:	add	r3, r1, r3
   1bb94:	add	r3, r2, r3
   1bb98:	str	r3, [fp, #-20]	; 0xffffffec
   1bb9c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1bba0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bba4:	add	r3, r3, #16
   1bba8:	sub	r0, fp, #152	; 0x98
   1bbac:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bbb0:	bl	36f50 <ftello64@plt+0x258e8>
   1bbb4:	str	r0, [fp, #-52]	; 0xffffffcc
   1bbb8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bbbc:	cmp	r3, #0
   1bbc0:	movne	r3, #1
   1bbc4:	moveq	r3, #0
   1bbc8:	uxtb	r3, r3
   1bbcc:	cmp	r3, #0
   1bbd0:	beq	1c030 <ftello64@plt+0xa9c8>
   1bbd4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bbd8:	cmn	r3, #3
   1bbdc:	movls	r3, #1
   1bbe0:	movhi	r3, #0
   1bbe4:	uxtb	r3, r3
   1bbe8:	cmp	r3, #0
   1bbec:	beq	1c030 <ftello64@plt+0xa9c8>
   1bbf0:	ldr	r3, [fp, #-152]	; 0xffffff68
   1bbf4:	mov	r0, r3
   1bbf8:	bl	11614 <towupper@plt>
   1bbfc:	str	r0, [fp, #-68]	; 0xffffffbc
   1bc00:	ldr	r3, [fp, #-152]	; 0xffffff68
   1bc04:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1bc08:	cmp	r2, r3
   1bc0c:	beq	1bf14 <ftello64@plt+0xa8ac>
   1bc10:	sub	r2, fp, #80	; 0x50
   1bc14:	sub	r3, fp, #144	; 0x90
   1bc18:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1bc1c:	mov	r0, r3
   1bc20:	bl	11290 <wcrtomb@plt>
   1bc24:	str	r0, [fp, #-72]	; 0xffffffb8
   1bc28:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1bc2c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1bc30:	cmp	r2, r3
   1bc34:	moveq	r3, #1
   1bc38:	movne	r3, #0
   1bc3c:	uxtb	r3, r3
   1bc40:	cmp	r3, #0
   1bc44:	beq	1bc6c <ftello64@plt+0xa604>
   1bc48:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bc4c:	ldr	r2, [r3, #4]
   1bc50:	ldr	r3, [fp, #-12]
   1bc54:	add	r3, r2, r3
   1bc58:	sub	r1, fp, #144	; 0x90
   1bc5c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1bc60:	mov	r0, r3
   1bc64:	bl	11338 <memcpy@plt>
   1bc68:	b	1bf34 <ftello64@plt+0xa8cc>
   1bc6c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1bc70:	cmn	r3, #1
   1bc74:	beq	1bef0 <ftello64@plt+0xa888>
   1bc78:	ldr	r2, [fp, #-12]
   1bc7c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1bc80:	add	r3, r2, r3
   1bc84:	ldr	r2, [fp, #-160]	; 0xffffff60
   1bc88:	ldr	r2, [r2, #36]	; 0x24
   1bc8c:	cmp	r3, r2
   1bc90:	bls	1bcac <ftello64@plt+0xa644>
   1bc94:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bc98:	add	r1, r3, #16
   1bc9c:	sub	r3, fp, #80	; 0x50
   1bca0:	ldrd	r2, [r3]
   1bca4:	strd	r2, [r1]
   1bca8:	b	1c1b4 <ftello64@plt+0xab4c>
   1bcac:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bcb0:	ldr	r3, [r3, #12]
   1bcb4:	cmp	r3, #0
   1bcb8:	bne	1bcf8 <ftello64@plt+0xa690>
   1bcbc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bcc0:	ldr	r3, [r3, #36]	; 0x24
   1bcc4:	lsl	r3, r3, #2
   1bcc8:	mov	r0, r3
   1bccc:	bl	35f6c <ftello64@plt+0x24904>
   1bcd0:	mov	r3, r0
   1bcd4:	mov	r2, r3
   1bcd8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bcdc:	str	r2, [r3, #12]
   1bce0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bce4:	ldr	r3, [r3, #12]
   1bce8:	cmp	r3, #0
   1bcec:	bne	1bcf8 <ftello64@plt+0xa690>
   1bcf0:	mov	r3, #12
   1bcf4:	b	1c1d0 <ftello64@plt+0xab68>
   1bcf8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bcfc:	ldrb	r3, [r3, #76]	; 0x4c
   1bd00:	cmp	r3, #0
   1bd04:	bne	1bd58 <ftello64@plt+0xa6f0>
   1bd08:	mov	r3, #0
   1bd0c:	str	r3, [fp, #-28]	; 0xffffffe4
   1bd10:	b	1bd3c <ftello64@plt+0xa6d4>
   1bd14:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bd18:	ldr	r2, [r3, #12]
   1bd1c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bd20:	lsl	r3, r3, #2
   1bd24:	add	r3, r2, r3
   1bd28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bd2c:	str	r2, [r3]
   1bd30:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bd34:	add	r3, r3, #1
   1bd38:	str	r3, [fp, #-28]	; 0xffffffe4
   1bd3c:	ldr	r3, [fp, #-12]
   1bd40:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bd44:	cmp	r2, r3
   1bd48:	bcc	1bd14 <ftello64@plt+0xa6ac>
   1bd4c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bd50:	mov	r2, #1
   1bd54:	strb	r2, [r3, #76]	; 0x4c
   1bd58:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bd5c:	ldr	r2, [r3, #4]
   1bd60:	ldr	r3, [fp, #-12]
   1bd64:	add	r3, r2, r3
   1bd68:	sub	r1, fp, #144	; 0x90
   1bd6c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1bd70:	mov	r0, r3
   1bd74:	bl	11338 <memcpy@plt>
   1bd78:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bd7c:	ldr	r2, [r3, #8]
   1bd80:	ldr	r3, [fp, #-12]
   1bd84:	lsl	r3, r3, #2
   1bd88:	add	r3, r2, r3
   1bd8c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1bd90:	str	r2, [r3]
   1bd94:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bd98:	ldr	r2, [r3, #12]
   1bd9c:	ldr	r3, [fp, #-12]
   1bda0:	lsl	r3, r3, #2
   1bda4:	add	r3, r2, r3
   1bda8:	ldr	r2, [fp, #-8]
   1bdac:	str	r2, [r3]
   1bdb0:	mov	r3, #1
   1bdb4:	str	r3, [fp, #-28]	; 0xffffffe4
   1bdb8:	b	1be38 <ftello64@plt+0xa7d0>
   1bdbc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bdc0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bdc4:	cmp	r2, r3
   1bdc8:	bcc	1bdd8 <ftello64@plt+0xa770>
   1bdcc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bdd0:	sub	r3, r3, #1
   1bdd4:	b	1bddc <ftello64@plt+0xa774>
   1bdd8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bddc:	ldr	r2, [fp, #-8]
   1bde0:	add	r0, r3, r2
   1bde4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bde8:	ldr	r2, [r3, #12]
   1bdec:	ldr	r1, [fp, #-12]
   1bdf0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bdf4:	add	r3, r1, r3
   1bdf8:	lsl	r3, r3, #2
   1bdfc:	add	r3, r2, r3
   1be00:	mov	r2, r0
   1be04:	str	r2, [r3]
   1be08:	ldr	r3, [fp, #-160]	; 0xffffff60
   1be0c:	ldr	r2, [r3, #8]
   1be10:	ldr	r1, [fp, #-12]
   1be14:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1be18:	add	r3, r1, r3
   1be1c:	lsl	r3, r3, #2
   1be20:	add	r3, r2, r3
   1be24:	mvn	r2, #0
   1be28:	str	r2, [r3]
   1be2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1be30:	add	r3, r3, #1
   1be34:	str	r3, [fp, #-28]	; 0xffffffe4
   1be38:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1be3c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1be40:	cmp	r2, r3
   1be44:	bcc	1bdbc <ftello64@plt+0xa754>
   1be48:	ldr	r3, [fp, #-160]	; 0xffffff60
   1be4c:	ldr	r3, [r3, #48]	; 0x30
   1be50:	mov	r1, r3
   1be54:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1be58:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1be5c:	sub	r3, r2, r3
   1be60:	add	r3, r1, r3
   1be64:	mov	r2, r3
   1be68:	ldr	r3, [fp, #-160]	; 0xffffff60
   1be6c:	str	r2, [r3, #48]	; 0x30
   1be70:	ldr	r3, [fp, #-160]	; 0xffffff60
   1be74:	ldr	r3, [r3, #52]	; 0x34
   1be78:	ldr	r2, [fp, #-8]
   1be7c:	cmp	r2, r3
   1be80:	bge	1beac <ftello64@plt+0xa844>
   1be84:	ldr	r3, [fp, #-160]	; 0xffffff60
   1be88:	ldr	r3, [r3, #56]	; 0x38
   1be8c:	mov	r1, r3
   1be90:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1be94:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1be98:	sub	r3, r2, r3
   1be9c:	add	r3, r1, r3
   1bea0:	mov	r2, r3
   1bea4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bea8:	str	r2, [r3, #56]	; 0x38
   1beac:	ldr	r3, [fp, #-160]	; 0xffffff60
   1beb0:	ldr	r2, [r3, #36]	; 0x24
   1beb4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1beb8:	ldr	r3, [r3, #48]	; 0x30
   1bebc:	cmp	r2, r3
   1bec0:	movlt	r3, r2
   1bec4:	movge	r3, r3
   1bec8:	str	r3, [fp, #-16]
   1becc:	ldr	r2, [fp, #-12]
   1bed0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1bed4:	add	r3, r2, r3
   1bed8:	str	r3, [fp, #-12]
   1bedc:	ldr	r2, [fp, #-8]
   1bee0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bee4:	add	r3, r2, r3
   1bee8:	str	r3, [fp, #-8]
   1beec:	b	1c1a4 <ftello64@plt+0xab3c>
   1bef0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bef4:	ldr	r2, [r3, #4]
   1bef8:	ldr	r3, [fp, #-12]
   1befc:	add	r3, r2, r3
   1bf00:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1bf04:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bf08:	mov	r0, r3
   1bf0c:	bl	11338 <memcpy@plt>
   1bf10:	b	1bf34 <ftello64@plt+0xa8cc>
   1bf14:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bf18:	ldr	r2, [r3, #4]
   1bf1c:	ldr	r3, [fp, #-12]
   1bf20:	add	r3, r2, r3
   1bf24:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1bf28:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bf2c:	mov	r0, r3
   1bf30:	bl	11338 <memcpy@plt>
   1bf34:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bf38:	ldrb	r3, [r3, #76]	; 0x4c
   1bf3c:	cmp	r3, #0
   1bf40:	movne	r3, #1
   1bf44:	moveq	r3, #0
   1bf48:	uxtb	r3, r3
   1bf4c:	cmp	r3, #0
   1bf50:	beq	1bfac <ftello64@plt+0xa944>
   1bf54:	mov	r3, #0
   1bf58:	str	r3, [fp, #-32]	; 0xffffffe0
   1bf5c:	b	1bf9c <ftello64@plt+0xa934>
   1bf60:	ldr	r2, [fp, #-8]
   1bf64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bf68:	add	r0, r2, r3
   1bf6c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bf70:	ldr	r2, [r3, #12]
   1bf74:	ldr	r1, [fp, #-12]
   1bf78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bf7c:	add	r3, r1, r3
   1bf80:	lsl	r3, r3, #2
   1bf84:	add	r3, r2, r3
   1bf88:	mov	r2, r0
   1bf8c:	str	r2, [r3]
   1bf90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bf94:	add	r3, r3, #1
   1bf98:	str	r3, [fp, #-32]	; 0xffffffe0
   1bf9c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bfa0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bfa4:	cmp	r2, r3
   1bfa8:	bcc	1bf60 <ftello64@plt+0xa8f8>
   1bfac:	ldr	r2, [fp, #-8]
   1bfb0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bfb4:	add	r3, r2, r3
   1bfb8:	str	r3, [fp, #-8]
   1bfbc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bfc0:	ldr	r2, [r3, #8]
   1bfc4:	ldr	r3, [fp, #-12]
   1bfc8:	add	r1, r3, #1
   1bfcc:	str	r1, [fp, #-12]
   1bfd0:	lsl	r3, r3, #2
   1bfd4:	add	r3, r2, r3
   1bfd8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1bfdc:	str	r2, [r3]
   1bfe0:	ldr	r2, [fp, #-12]
   1bfe4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1bfe8:	add	r3, r2, r3
   1bfec:	sub	r3, r3, #1
   1bff0:	str	r3, [fp, #-48]	; 0xffffffd0
   1bff4:	b	1c01c <ftello64@plt+0xa9b4>
   1bff8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1bffc:	ldr	r2, [r3, #8]
   1c000:	ldr	r3, [fp, #-12]
   1c004:	add	r1, r3, #1
   1c008:	str	r1, [fp, #-12]
   1c00c:	lsl	r3, r3, #2
   1c010:	add	r3, r2, r3
   1c014:	mvn	r2, #0
   1c018:	str	r2, [r3]
   1c01c:	ldr	r2, [fp, #-12]
   1c020:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c024:	cmp	r2, r3
   1c028:	blt	1bff8 <ftello64@plt+0xa990>
   1c02c:	b	1c1a4 <ftello64@plt+0xab3c>
   1c030:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1c034:	cmn	r3, #1
   1c038:	beq	1c06c <ftello64@plt+0xaa04>
   1c03c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1c040:	cmp	r3, #0
   1c044:	beq	1c06c <ftello64@plt+0xaa04>
   1c048:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1c04c:	cmn	r3, #2
   1c050:	bne	1c184 <ftello64@plt+0xab1c>
   1c054:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c058:	ldr	r2, [r3, #36]	; 0x24
   1c05c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c060:	ldr	r3, [r3, #48]	; 0x30
   1c064:	cmp	r2, r3
   1c068:	blt	1c184 <ftello64@plt+0xab1c>
   1c06c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c070:	ldr	r3, [r3]
   1c074:	ldr	r2, [fp, #-160]	; 0xffffff60
   1c078:	ldr	r1, [r2, #24]
   1c07c:	ldr	r2, [fp, #-8]
   1c080:	add	r2, r1, r2
   1c084:	add	r3, r3, r2
   1c088:	ldrb	r3, [r3]
   1c08c:	str	r3, [fp, #-36]	; 0xffffffdc
   1c090:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c094:	ldr	r3, [r3, #64]	; 0x40
   1c098:	cmp	r3, #0
   1c09c:	movne	r3, #1
   1c0a0:	moveq	r3, #0
   1c0a4:	uxtb	r3, r3
   1c0a8:	cmp	r3, #0
   1c0ac:	beq	1c0c8 <ftello64@plt+0xaa60>
   1c0b0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c0b4:	ldr	r2, [r3, #64]	; 0x40
   1c0b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c0bc:	add	r3, r2, r3
   1c0c0:	ldrb	r3, [r3]
   1c0c4:	str	r3, [fp, #-36]	; 0xffffffdc
   1c0c8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c0cc:	ldr	r2, [r3, #4]
   1c0d0:	ldr	r3, [fp, #-12]
   1c0d4:	add	r3, r2, r3
   1c0d8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1c0dc:	uxtb	r2, r2
   1c0e0:	strb	r2, [r3]
   1c0e4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c0e8:	ldrb	r3, [r3, #76]	; 0x4c
   1c0ec:	cmp	r3, #0
   1c0f0:	movne	r3, #1
   1c0f4:	moveq	r3, #0
   1c0f8:	uxtb	r3, r3
   1c0fc:	cmp	r3, #0
   1c100:	beq	1c120 <ftello64@plt+0xaab8>
   1c104:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c108:	ldr	r2, [r3, #12]
   1c10c:	ldr	r3, [fp, #-12]
   1c110:	lsl	r3, r3, #2
   1c114:	add	r3, r2, r3
   1c118:	ldr	r2, [fp, #-8]
   1c11c:	str	r2, [r3]
   1c120:	ldr	r3, [fp, #-8]
   1c124:	add	r3, r3, #1
   1c128:	str	r3, [fp, #-8]
   1c12c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c130:	ldr	r2, [r3, #8]
   1c134:	ldr	r3, [fp, #-12]
   1c138:	add	r1, r3, #1
   1c13c:	str	r1, [fp, #-12]
   1c140:	lsl	r3, r3, #2
   1c144:	add	r3, r2, r3
   1c148:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1c14c:	str	r2, [r3]
   1c150:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1c154:	cmn	r3, #1
   1c158:	moveq	r3, #1
   1c15c:	movne	r3, #0
   1c160:	uxtb	r3, r3
   1c164:	cmp	r3, #0
   1c168:	beq	1c1a0 <ftello64@plt+0xab38>
   1c16c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c170:	add	r1, r3, #16
   1c174:	sub	r3, fp, #80	; 0x50
   1c178:	ldrd	r2, [r3]
   1c17c:	strd	r2, [r1]
   1c180:	b	1c1a0 <ftello64@plt+0xab38>
   1c184:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c188:	add	r1, r3, #16
   1c18c:	sub	r3, fp, #80	; 0x50
   1c190:	ldrd	r2, [r3]
   1c194:	strd	r2, [r1]
   1c198:	nop	{0}
   1c19c:	b	1c1b4 <ftello64@plt+0xab4c>
   1c1a0:	nop	{0}
   1c1a4:	ldr	r2, [fp, #-12]
   1c1a8:	ldr	r3, [fp, #-16]
   1c1ac:	cmp	r2, r3
   1c1b0:	blt	1ba94 <ftello64@plt+0xa42c>
   1c1b4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c1b8:	ldr	r2, [fp, #-12]
   1c1bc:	str	r2, [r3, #28]
   1c1c0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1c1c4:	ldr	r2, [fp, #-8]
   1c1c8:	str	r2, [r3, #32]
   1c1cc:	mov	r3, #0
   1c1d0:	mov	r0, r3
   1c1d4:	sub	sp, fp, #4
   1c1d8:	ldr	fp, [sp]
   1c1dc:	add	sp, sp, #4
   1c1e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c1e4:	str	fp, [sp, #-8]!
   1c1e8:	str	lr, [sp, #4]
   1c1ec:	add	fp, sp, #4
   1c1f0:	sub	sp, sp, #48	; 0x30
   1c1f4:	str	r0, [fp, #-40]	; 0xffffffd8
   1c1f8:	str	r1, [fp, #-44]	; 0xffffffd4
   1c1fc:	str	r2, [fp, #-48]	; 0xffffffd0
   1c200:	mvn	r3, #0
   1c204:	str	r3, [fp, #-16]
   1c208:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c20c:	ldr	r2, [r3, #24]
   1c210:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c214:	ldr	r3, [r3, #32]
   1c218:	add	r3, r2, r3
   1c21c:	str	r3, [fp, #-8]
   1c220:	b	1c350 <ftello64@plt+0xace8>
   1c224:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c228:	ldr	r2, [r3, #44]	; 0x2c
   1c22c:	ldr	r3, [fp, #-8]
   1c230:	sub	r3, r2, r3
   1c234:	str	r3, [fp, #-20]	; 0xffffffec
   1c238:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c23c:	sub	r1, fp, #28
   1c240:	add	r3, r3, #16
   1c244:	ldrd	r2, [r3]
   1c248:	strd	r2, [r1]
   1c24c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c250:	ldr	r2, [r3]
   1c254:	ldr	r3, [fp, #-8]
   1c258:	add	r1, r2, r3
   1c25c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c260:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c264:	add	r3, r3, #16
   1c268:	sub	r0, fp, #32
   1c26c:	bl	36f50 <ftello64@plt+0x258e8>
   1c270:	str	r0, [fp, #-12]
   1c274:	ldr	r3, [fp, #-12]
   1c278:	cmn	r3, #2
   1c27c:	moveq	r3, #1
   1c280:	movne	r3, #0
   1c284:	uxtb	r3, r3
   1c288:	cmp	r3, #0
   1c28c:	bne	1c2ac <ftello64@plt+0xac44>
   1c290:	ldr	r3, [fp, #-12]
   1c294:	cmn	r3, #1
   1c298:	moveq	r3, #1
   1c29c:	movne	r3, #0
   1c2a0:	uxtb	r3, r3
   1c2a4:	cmp	r3, #0
   1c2a8:	beq	1c2b4 <ftello64@plt+0xac4c>
   1c2ac:	mov	r3, #1
   1c2b0:	b	1c2b8 <ftello64@plt+0xac50>
   1c2b4:	mov	r3, #0
   1c2b8:	cmp	r3, #0
   1c2bc:	bne	1c2dc <ftello64@plt+0xac74>
   1c2c0:	ldr	r3, [fp, #-12]
   1c2c4:	cmp	r3, #0
   1c2c8:	moveq	r3, #1
   1c2cc:	movne	r3, #0
   1c2d0:	uxtb	r3, r3
   1c2d4:	cmp	r3, #0
   1c2d8:	beq	1c338 <ftello64@plt+0xacd0>
   1c2dc:	ldr	r3, [fp, #-12]
   1c2e0:	cmp	r3, #0
   1c2e4:	beq	1c2f4 <ftello64@plt+0xac8c>
   1c2e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c2ec:	cmp	r3, #0
   1c2f0:	bne	1c300 <ftello64@plt+0xac98>
   1c2f4:	mov	r3, #0
   1c2f8:	str	r3, [fp, #-16]
   1c2fc:	b	1c318 <ftello64@plt+0xacb0>
   1c300:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c304:	ldr	r2, [r3]
   1c308:	ldr	r3, [fp, #-8]
   1c30c:	add	r3, r2, r3
   1c310:	ldrb	r3, [r3]
   1c314:	str	r3, [fp, #-16]
   1c318:	mov	r3, #1
   1c31c:	str	r3, [fp, #-12]
   1c320:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c324:	add	r1, r3, #16
   1c328:	sub	r3, fp, #28
   1c32c:	ldrd	r2, [r3]
   1c330:	strd	r2, [r1]
   1c334:	b	1c340 <ftello64@plt+0xacd8>
   1c338:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c33c:	str	r3, [fp, #-16]
   1c340:	ldr	r2, [fp, #-8]
   1c344:	ldr	r3, [fp, #-12]
   1c348:	add	r3, r2, r3
   1c34c:	str	r3, [fp, #-8]
   1c350:	ldr	r2, [fp, #-8]
   1c354:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c358:	cmp	r2, r3
   1c35c:	blt	1c224 <ftello64@plt+0xabbc>
   1c360:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c364:	ldr	r2, [fp, #-16]
   1c368:	str	r2, [r3]
   1c36c:	ldr	r3, [fp, #-8]
   1c370:	mov	r0, r3
   1c374:	sub	sp, fp, #4
   1c378:	ldr	fp, [sp]
   1c37c:	add	sp, sp, #4
   1c380:	pop	{pc}		; (ldr pc, [sp], #4)
   1c384:	str	fp, [sp, #-8]!
   1c388:	str	lr, [sp, #4]
   1c38c:	add	fp, sp, #4
   1c390:	sub	sp, sp, #24
   1c394:	str	r0, [fp, #-24]	; 0xffffffe8
   1c398:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c39c:	ldr	r2, [r3, #36]	; 0x24
   1c3a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c3a4:	ldr	r3, [r3, #48]	; 0x30
   1c3a8:	cmp	r2, r3
   1c3ac:	movlt	r3, r2
   1c3b0:	movge	r3, r3
   1c3b4:	str	r3, [fp, #-16]
   1c3b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c3bc:	ldr	r3, [r3, #28]
   1c3c0:	str	r3, [fp, #-8]
   1c3c4:	b	1c454 <ftello64@plt+0xadec>
   1c3c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c3cc:	ldr	r3, [r3]
   1c3d0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c3d4:	ldr	r1, [r2, #24]
   1c3d8:	ldr	r2, [fp, #-8]
   1c3dc:	add	r2, r1, r2
   1c3e0:	add	r3, r3, r2
   1c3e4:	ldrb	r3, [r3]
   1c3e8:	str	r3, [fp, #-12]
   1c3ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c3f0:	ldr	r3, [r3, #64]	; 0x40
   1c3f4:	cmp	r3, #0
   1c3f8:	movne	r3, #1
   1c3fc:	moveq	r3, #0
   1c400:	uxtb	r3, r3
   1c404:	cmp	r3, #0
   1c408:	beq	1c424 <ftello64@plt+0xadbc>
   1c40c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c410:	ldr	r2, [r3, #64]	; 0x40
   1c414:	ldr	r3, [fp, #-12]
   1c418:	add	r3, r2, r3
   1c41c:	ldrb	r3, [r3]
   1c420:	str	r3, [fp, #-12]
   1c424:	ldr	r0, [fp, #-12]
   1c428:	bl	115a8 <toupper@plt>
   1c42c:	mov	r1, r0
   1c430:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c434:	ldr	r2, [r3, #4]
   1c438:	ldr	r3, [fp, #-8]
   1c43c:	add	r3, r2, r3
   1c440:	uxtb	r2, r1
   1c444:	strb	r2, [r3]
   1c448:	ldr	r3, [fp, #-8]
   1c44c:	add	r3, r3, #1
   1c450:	str	r3, [fp, #-8]
   1c454:	ldr	r2, [fp, #-8]
   1c458:	ldr	r3, [fp, #-16]
   1c45c:	cmp	r2, r3
   1c460:	blt	1c3c8 <ftello64@plt+0xad60>
   1c464:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c468:	ldr	r2, [fp, #-8]
   1c46c:	str	r2, [r3, #28]
   1c470:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c474:	ldr	r2, [fp, #-8]
   1c478:	str	r2, [r3, #32]
   1c47c:	nop	{0}
   1c480:	sub	sp, fp, #4
   1c484:	ldr	fp, [sp]
   1c488:	add	sp, sp, #4
   1c48c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c490:	push	{fp}		; (str fp, [sp, #-4]!)
   1c494:	add	fp, sp, #0
   1c498:	sub	sp, sp, #28
   1c49c:	str	r0, [fp, #-24]	; 0xffffffe8
   1c4a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4a4:	ldr	r2, [r3, #36]	; 0x24
   1c4a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4ac:	ldr	r3, [r3, #48]	; 0x30
   1c4b0:	cmp	r2, r3
   1c4b4:	movlt	r3, r2
   1c4b8:	movge	r3, r3
   1c4bc:	str	r3, [fp, #-12]
   1c4c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4c4:	ldr	r3, [r3, #28]
   1c4c8:	str	r3, [fp, #-8]
   1c4cc:	b	1c528 <ftello64@plt+0xaec0>
   1c4d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4d4:	ldr	r3, [r3]
   1c4d8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c4dc:	ldr	r1, [r2, #24]
   1c4e0:	ldr	r2, [fp, #-8]
   1c4e4:	add	r2, r1, r2
   1c4e8:	add	r3, r3, r2
   1c4ec:	ldrb	r3, [r3]
   1c4f0:	str	r3, [fp, #-16]
   1c4f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4f8:	ldr	r2, [r3, #64]	; 0x40
   1c4fc:	ldr	r3, [fp, #-16]
   1c500:	add	r2, r2, r3
   1c504:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c508:	ldr	r1, [r3, #4]
   1c50c:	ldr	r3, [fp, #-8]
   1c510:	add	r3, r1, r3
   1c514:	ldrb	r2, [r2]
   1c518:	strb	r2, [r3]
   1c51c:	ldr	r3, [fp, #-8]
   1c520:	add	r3, r3, #1
   1c524:	str	r3, [fp, #-8]
   1c528:	ldr	r2, [fp, #-8]
   1c52c:	ldr	r3, [fp, #-12]
   1c530:	cmp	r2, r3
   1c534:	blt	1c4d0 <ftello64@plt+0xae68>
   1c538:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c53c:	ldr	r2, [fp, #-8]
   1c540:	str	r2, [r3, #28]
   1c544:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c548:	ldr	r2, [fp, #-8]
   1c54c:	str	r2, [r3, #32]
   1c550:	nop	{0}
   1c554:	add	sp, fp, #0
   1c558:	pop	{fp}		; (ldr fp, [sp], #4)
   1c55c:	bx	lr
   1c560:	str	fp, [sp, #-8]!
   1c564:	str	lr, [sp, #4]
   1c568:	add	fp, sp, #4
   1c56c:	sub	sp, sp, #104	; 0x68
   1c570:	str	r0, [fp, #-96]	; 0xffffffa0
   1c574:	str	r1, [fp, #-100]	; 0xffffff9c
   1c578:	str	r2, [fp, #-104]	; 0xffffff98
   1c57c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c580:	ldr	r3, [r3, #24]
   1c584:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c588:	cmp	r2, r3
   1c58c:	movge	r3, #1
   1c590:	movlt	r3, #0
   1c594:	uxtb	r3, r3
   1c598:	cmp	r3, #0
   1c59c:	beq	1c5b8 <ftello64@plt+0xaf50>
   1c5a0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5a4:	ldr	r3, [r3, #24]
   1c5a8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c5ac:	sub	r3, r2, r3
   1c5b0:	str	r3, [fp, #-8]
   1c5b4:	b	1c67c <ftello64@plt+0xb014>
   1c5b8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5bc:	ldr	r3, [r3, #80]	; 0x50
   1c5c0:	cmp	r3, #1
   1c5c4:	ble	1c5e0 <ftello64@plt+0xaf78>
   1c5c8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5cc:	add	r3, r3, #16
   1c5d0:	mov	r2, #8
   1c5d4:	mov	r1, #0
   1c5d8:	mov	r0, r3
   1c5dc:	bl	1153c <memset@plt>
   1c5e0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5e4:	ldr	r2, [r3, #44]	; 0x2c
   1c5e8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5ec:	str	r2, [r3, #48]	; 0x30
   1c5f0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5f4:	ldr	r2, [r3, #52]	; 0x34
   1c5f8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5fc:	str	r2, [r3, #56]	; 0x38
   1c600:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c604:	mov	r2, #0
   1c608:	str	r2, [r3, #28]
   1c60c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c610:	mov	r2, #0
   1c614:	str	r2, [r3, #24]
   1c618:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c61c:	mov	r2, #0
   1c620:	str	r2, [r3, #32]
   1c624:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c628:	mov	r2, #0
   1c62c:	strb	r2, [r3, #76]	; 0x4c
   1c630:	ldr	r3, [fp, #-104]	; 0xffffff98
   1c634:	and	r3, r3, #1
   1c638:	cmp	r3, #0
   1c63c:	beq	1c648 <ftello64@plt+0xafe0>
   1c640:	mov	r2, #4
   1c644:	b	1c64c <ftello64@plt+0xafe4>
   1c648:	mov	r2, #6
   1c64c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c650:	str	r2, [r3, #60]	; 0x3c
   1c654:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c658:	ldrb	r3, [r3, #75]	; 0x4b
   1c65c:	cmp	r3, #0
   1c660:	bne	1c674 <ftello64@plt+0xb00c>
   1c664:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c668:	ldr	r2, [r3]
   1c66c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c670:	str	r2, [r3, #4]
   1c674:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c678:	str	r3, [fp, #-8]
   1c67c:	ldr	r3, [fp, #-8]
   1c680:	cmp	r3, #0
   1c684:	movne	r3, #1
   1c688:	moveq	r3, #0
   1c68c:	uxtb	r3, r3
   1c690:	cmp	r3, #0
   1c694:	beq	1d0b4 <ftello64@plt+0xba4c>
   1c698:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c69c:	ldr	r3, [r3, #32]
   1c6a0:	ldr	r2, [fp, #-8]
   1c6a4:	cmp	r2, r3
   1c6a8:	movlt	r3, #1
   1c6ac:	movge	r3, #0
   1c6b0:	uxtb	r3, r3
   1c6b4:	cmp	r3, #0
   1c6b8:	beq	1cbb4 <ftello64@plt+0xb54c>
   1c6bc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c6c0:	ldrb	r3, [r3, #76]	; 0x4c
   1c6c4:	cmp	r3, #0
   1c6c8:	beq	1cac8 <ftello64@plt+0xb460>
   1c6cc:	mov	r3, #0
   1c6d0:	str	r3, [fp, #-12]
   1c6d4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c6d8:	ldr	r3, [r3, #28]
   1c6dc:	str	r3, [fp, #-16]
   1c6e0:	ldr	r2, [fp, #-16]
   1c6e4:	ldr	r3, [fp, #-12]
   1c6e8:	add	r3, r2, r3
   1c6ec:	lsr	r2, r3, #31
   1c6f0:	add	r3, r2, r3
   1c6f4:	asr	r3, r3, #1
   1c6f8:	str	r3, [fp, #-20]	; 0xffffffec
   1c6fc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c700:	ldr	r2, [r3, #12]
   1c704:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c708:	lsl	r3, r3, #2
   1c70c:	add	r3, r2, r3
   1c710:	ldr	r3, [r3]
   1c714:	ldr	r2, [fp, #-8]
   1c718:	cmp	r2, r3
   1c71c:	bge	1c72c <ftello64@plt+0xb0c4>
   1c720:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c724:	str	r3, [fp, #-16]
   1c728:	b	1c75c <ftello64@plt+0xb0f4>
   1c72c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c730:	ldr	r2, [r3, #12]
   1c734:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c738:	lsl	r3, r3, #2
   1c73c:	add	r3, r2, r3
   1c740:	ldr	r3, [r3]
   1c744:	ldr	r2, [fp, #-8]
   1c748:	cmp	r2, r3
   1c74c:	ble	1c770 <ftello64@plt+0xb108>
   1c750:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c754:	add	r3, r3, #1
   1c758:	str	r3, [fp, #-12]
   1c75c:	ldr	r2, [fp, #-12]
   1c760:	ldr	r3, [fp, #-16]
   1c764:	cmp	r2, r3
   1c768:	blt	1c6e0 <ftello64@plt+0xb078>
   1c76c:	b	1c774 <ftello64@plt+0xb10c>
   1c770:	nop	{0}
   1c774:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c778:	ldr	r2, [r3, #12]
   1c77c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c780:	lsl	r3, r3, #2
   1c784:	add	r3, r2, r3
   1c788:	ldr	r3, [r3]
   1c78c:	ldr	r2, [fp, #-8]
   1c790:	cmp	r2, r3
   1c794:	ble	1c7a4 <ftello64@plt+0xb13c>
   1c798:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c79c:	add	r3, r3, #1
   1c7a0:	str	r3, [fp, #-20]	; 0xffffffec
   1c7a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c7a8:	sub	r3, r3, #1
   1c7ac:	ldr	r2, [fp, #-104]	; 0xffffff98
   1c7b0:	mov	r1, r3
   1c7b4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c7b8:	bl	1d5cc <ftello64@plt+0xbf64>
   1c7bc:	mov	r2, r0
   1c7c0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c7c4:	str	r2, [r3, #60]	; 0x3c
   1c7c8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c7cc:	ldr	r3, [r3, #28]
   1c7d0:	ldr	r2, [fp, #-8]
   1c7d4:	cmp	r2, r3
   1c7d8:	bge	1c918 <ftello64@plt+0xb2b0>
   1c7dc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c7e0:	ldr	r3, [fp, #-8]
   1c7e4:	cmp	r2, r3
   1c7e8:	bne	1c918 <ftello64@plt+0xb2b0>
   1c7ec:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c7f0:	ldr	r2, [r3, #12]
   1c7f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c7f8:	lsl	r3, r3, #2
   1c7fc:	add	r3, r2, r3
   1c800:	ldr	r3, [r3]
   1c804:	ldr	r2, [fp, #-8]
   1c808:	cmp	r2, r3
   1c80c:	bne	1c918 <ftello64@plt+0xb2b0>
   1c810:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c814:	ldr	r0, [r3, #8]
   1c818:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c81c:	ldr	r2, [r3, #8]
   1c820:	ldr	r3, [fp, #-8]
   1c824:	lsl	r3, r3, #2
   1c828:	add	r1, r2, r3
   1c82c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c830:	ldr	r2, [r3, #28]
   1c834:	ldr	r3, [fp, #-8]
   1c838:	sub	r3, r2, r3
   1c83c:	lsl	r3, r3, #2
   1c840:	mov	r2, r3
   1c844:	bl	112fc <memmove@plt>
   1c848:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c84c:	ldr	r0, [r3, #4]
   1c850:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c854:	ldr	r2, [r3, #4]
   1c858:	ldr	r3, [fp, #-8]
   1c85c:	add	r1, r2, r3
   1c860:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c864:	ldr	r2, [r3, #28]
   1c868:	ldr	r3, [fp, #-8]
   1c86c:	sub	r3, r2, r3
   1c870:	mov	r2, r3
   1c874:	bl	112fc <memmove@plt>
   1c878:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c87c:	ldr	r2, [r3, #28]
   1c880:	ldr	r3, [fp, #-8]
   1c884:	sub	r2, r2, r3
   1c888:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c88c:	str	r2, [r3, #28]
   1c890:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c894:	ldr	r2, [r3, #32]
   1c898:	ldr	r3, [fp, #-8]
   1c89c:	sub	r2, r2, r3
   1c8a0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c8a4:	str	r2, [r3, #32]
   1c8a8:	mov	r3, #0
   1c8ac:	str	r3, [fp, #-12]
   1c8b0:	b	1c900 <ftello64@plt+0xb298>
   1c8b4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c8b8:	ldr	r2, [r3, #12]
   1c8bc:	ldr	r1, [fp, #-12]
   1c8c0:	ldr	r3, [fp, #-8]
   1c8c4:	add	r3, r1, r3
   1c8c8:	lsl	r3, r3, #2
   1c8cc:	add	r3, r2, r3
   1c8d0:	ldr	r1, [r3]
   1c8d4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c8d8:	ldr	r2, [r3, #12]
   1c8dc:	ldr	r3, [fp, #-12]
   1c8e0:	lsl	r3, r3, #2
   1c8e4:	add	r3, r2, r3
   1c8e8:	ldr	r2, [fp, #-8]
   1c8ec:	sub	r2, r1, r2
   1c8f0:	str	r2, [r3]
   1c8f4:	ldr	r3, [fp, #-12]
   1c8f8:	add	r3, r3, #1
   1c8fc:	str	r3, [fp, #-12]
   1c900:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c904:	ldr	r3, [r3, #28]
   1c908:	ldr	r2, [fp, #-12]
   1c90c:	cmp	r2, r3
   1c910:	blt	1c8b4 <ftello64@plt+0xb24c>
   1c914:	b	1d08c <ftello64@plt+0xba24>
   1c918:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c91c:	ldr	r2, [r3, #44]	; 0x2c
   1c920:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c924:	sub	r2, r2, r3
   1c928:	ldr	r3, [fp, #-8]
   1c92c:	add	r2, r2, r3
   1c930:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c934:	str	r2, [r3, #48]	; 0x30
   1c938:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c93c:	ldr	r2, [r3, #52]	; 0x34
   1c940:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c944:	sub	r2, r2, r3
   1c948:	ldr	r3, [fp, #-8]
   1c94c:	add	r2, r2, r3
   1c950:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c954:	str	r2, [r3, #56]	; 0x38
   1c958:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c95c:	mov	r2, #0
   1c960:	strb	r2, [r3, #76]	; 0x4c
   1c964:	b	1c974 <ftello64@plt+0xb30c>
   1c968:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c96c:	sub	r3, r3, #1
   1c970:	str	r3, [fp, #-20]	; 0xffffffec
   1c974:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c978:	cmp	r3, #0
   1c97c:	ble	1c9d8 <ftello64@plt+0xb370>
   1c980:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c984:	ldr	r2, [r3, #12]
   1c988:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c98c:	sub	r3, r3, #-1073741823	; 0xc0000001
   1c990:	lsl	r3, r3, #2
   1c994:	add	r3, r2, r3
   1c998:	ldr	r3, [r3]
   1c99c:	ldr	r2, [fp, #-8]
   1c9a0:	cmp	r2, r3
   1c9a4:	beq	1c968 <ftello64@plt+0xb300>
   1c9a8:	b	1c9d8 <ftello64@plt+0xb370>
   1c9ac:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c9b0:	ldr	r2, [r3, #8]
   1c9b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c9b8:	lsl	r3, r3, #2
   1c9bc:	add	r3, r2, r3
   1c9c0:	ldr	r3, [r3]
   1c9c4:	cmn	r3, #1
   1c9c8:	bne	1c9f0 <ftello64@plt+0xb388>
   1c9cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c9d0:	add	r3, r3, #1
   1c9d4:	str	r3, [fp, #-20]	; 0xffffffec
   1c9d8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c9dc:	ldr	r3, [r3, #28]
   1c9e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c9e4:	cmp	r2, r3
   1c9e8:	blt	1c9ac <ftello64@plt+0xb344>
   1c9ec:	b	1c9f4 <ftello64@plt+0xb38c>
   1c9f0:	nop	{0}
   1c9f4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c9f8:	ldr	r3, [r3, #28]
   1c9fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ca00:	cmp	r2, r3
   1ca04:	bne	1ca18 <ftello64@plt+0xb3b0>
   1ca08:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ca0c:	mov	r2, #0
   1ca10:	str	r2, [r3, #28]
   1ca14:	b	1cab4 <ftello64@plt+0xb44c>
   1ca18:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ca1c:	ldr	r2, [r3, #12]
   1ca20:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ca24:	lsl	r3, r3, #2
   1ca28:	add	r3, r2, r3
   1ca2c:	ldr	r2, [r3]
   1ca30:	ldr	r3, [fp, #-8]
   1ca34:	sub	r2, r2, r3
   1ca38:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ca3c:	str	r2, [r3, #28]
   1ca40:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ca44:	ldr	r3, [r3, #28]
   1ca48:	cmp	r3, #0
   1ca4c:	beq	1cab4 <ftello64@plt+0xb44c>
   1ca50:	mov	r3, #0
   1ca54:	str	r3, [fp, #-12]
   1ca58:	b	1ca84 <ftello64@plt+0xb41c>
   1ca5c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ca60:	ldr	r2, [r3, #8]
   1ca64:	ldr	r3, [fp, #-12]
   1ca68:	lsl	r3, r3, #2
   1ca6c:	add	r3, r2, r3
   1ca70:	mvn	r2, #0
   1ca74:	str	r2, [r3]
   1ca78:	ldr	r3, [fp, #-12]
   1ca7c:	add	r3, r3, #1
   1ca80:	str	r3, [fp, #-12]
   1ca84:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ca88:	ldr	r3, [r3, #28]
   1ca8c:	ldr	r2, [fp, #-12]
   1ca90:	cmp	r2, r3
   1ca94:	blt	1ca5c <ftello64@plt+0xb3f4>
   1ca98:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ca9c:	ldr	r0, [r3, #4]
   1caa0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1caa4:	ldr	r3, [r3, #28]
   1caa8:	mov	r2, r3
   1caac:	mov	r1, #255	; 0xff
   1cab0:	bl	1153c <memset@plt>
   1cab4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cab8:	ldr	r2, [r3, #28]
   1cabc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cac0:	str	r2, [r3, #32]
   1cac4:	b	1d08c <ftello64@plt+0xba24>
   1cac8:	ldr	r3, [fp, #-8]
   1cacc:	sub	r3, r3, #1
   1cad0:	ldr	r2, [fp, #-104]	; 0xffffff98
   1cad4:	mov	r1, r3
   1cad8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1cadc:	bl	1d5cc <ftello64@plt+0xbf64>
   1cae0:	mov	r2, r0
   1cae4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cae8:	str	r2, [r3, #60]	; 0x3c
   1caec:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1caf0:	ldr	r3, [r3, #80]	; 0x50
   1caf4:	cmp	r3, #1
   1caf8:	ble	1cb34 <ftello64@plt+0xb4cc>
   1cafc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb00:	ldr	r0, [r3, #8]
   1cb04:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb08:	ldr	r2, [r3, #8]
   1cb0c:	ldr	r3, [fp, #-8]
   1cb10:	lsl	r3, r3, #2
   1cb14:	add	r1, r2, r3
   1cb18:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb1c:	ldr	r2, [r3, #28]
   1cb20:	ldr	r3, [fp, #-8]
   1cb24:	sub	r3, r2, r3
   1cb28:	lsl	r3, r3, #2
   1cb2c:	mov	r2, r3
   1cb30:	bl	112fc <memmove@plt>
   1cb34:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb38:	ldrb	r3, [r3, #75]	; 0x4b
   1cb3c:	cmp	r3, #0
   1cb40:	beq	1cb74 <ftello64@plt+0xb50c>
   1cb44:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb48:	ldr	r0, [r3, #4]
   1cb4c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb50:	ldr	r2, [r3, #4]
   1cb54:	ldr	r3, [fp, #-8]
   1cb58:	add	r1, r2, r3
   1cb5c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb60:	ldr	r2, [r3, #28]
   1cb64:	ldr	r3, [fp, #-8]
   1cb68:	sub	r3, r2, r3
   1cb6c:	mov	r2, r3
   1cb70:	bl	112fc <memmove@plt>
   1cb74:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb78:	ldr	r2, [r3, #28]
   1cb7c:	ldr	r3, [fp, #-8]
   1cb80:	sub	r2, r2, r3
   1cb84:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb88:	str	r2, [r3, #28]
   1cb8c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cb90:	ldr	r2, [r3, #32]
   1cb94:	ldr	r3, [fp, #-8]
   1cb98:	sub	r2, r2, r3
   1cb9c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cba0:	str	r2, [r3, #32]
   1cba4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cba8:	ldr	r3, [r3, #28]
   1cbac:	cmp	r3, #0
   1cbb0:	b	1d08c <ftello64@plt+0xba24>
   1cbb4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cbb8:	ldr	r3, [r3, #28]
   1cbbc:	str	r3, [fp, #-48]	; 0xffffffd0
   1cbc0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cbc4:	ldrb	r3, [r3, #76]	; 0x4c
   1cbc8:	cmp	r3, #0
   1cbcc:	beq	1cc1c <ftello64@plt+0xb5b4>
   1cbd0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cbd4:	ldr	r2, [r3, #44]	; 0x2c
   1cbd8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1cbdc:	sub	r2, r2, r3
   1cbe0:	ldr	r3, [fp, #-8]
   1cbe4:	add	r2, r2, r3
   1cbe8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cbec:	str	r2, [r3, #48]	; 0x30
   1cbf0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cbf4:	ldr	r2, [r3, #52]	; 0x34
   1cbf8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1cbfc:	sub	r2, r2, r3
   1cc00:	ldr	r3, [fp, #-8]
   1cc04:	add	r2, r2, r3
   1cc08:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cc0c:	str	r2, [r3, #56]	; 0x38
   1cc10:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cc14:	mov	r2, #0
   1cc18:	strb	r2, [r3, #76]	; 0x4c
   1cc1c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cc20:	mov	r2, #0
   1cc24:	str	r2, [r3, #28]
   1cc28:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cc2c:	ldr	r3, [r3, #80]	; 0x50
   1cc30:	cmp	r3, #1
   1cc34:	ble	1cfd8 <ftello64@plt+0xb970>
   1cc38:	mvn	r3, #0
   1cc3c:	str	r3, [fp, #-68]	; 0xffffffbc
   1cc40:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cc44:	ldrb	r3, [r3, #73]	; 0x49
   1cc48:	cmp	r3, #0
   1cc4c:	beq	1ce5c <ftello64@plt+0xb7f4>
   1cc50:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cc54:	ldr	r3, [r3]
   1cc58:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1cc5c:	ldr	r2, [r2, #24]
   1cc60:	add	r3, r3, r2
   1cc64:	str	r3, [fp, #-52]	; 0xffffffcc
   1cc68:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cc6c:	ldr	r3, [r3, #80]	; 0x50
   1cc70:	ldr	r2, [fp, #-8]
   1cc74:	sub	r3, r2, r3
   1cc78:	mov	r2, r3
   1cc7c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1cc80:	add	r3, r3, r2
   1cc84:	str	r3, [fp, #-32]	; 0xffffffe0
   1cc88:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cc8c:	ldr	r3, [r3]
   1cc90:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1cc94:	cmp	r2, r3
   1cc98:	bcs	1cca8 <ftello64@plt+0xb640>
   1cc9c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cca0:	ldr	r3, [r3]
   1cca4:	str	r3, [fp, #-32]	; 0xffffffe0
   1cca8:	ldr	r3, [fp, #-8]
   1ccac:	sub	r3, r3, #1
   1ccb0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1ccb4:	add	r3, r2, r3
   1ccb8:	str	r3, [fp, #-28]	; 0xffffffe4
   1ccbc:	b	1ce44 <ftello64@plt+0xb7dc>
   1ccc0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ccc4:	ldrb	r3, [r3]
   1ccc8:	and	r3, r3, #192	; 0xc0
   1cccc:	cmp	r3, #128	; 0x80
   1ccd0:	beq	1ce38 <ftello64@plt+0xb7d0>
   1ccd4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ccd8:	ldr	r3, [r3, #48]	; 0x30
   1ccdc:	mov	r2, r3
   1cce0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1cce4:	add	r2, r3, r2
   1cce8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ccec:	sub	r3, r2, r3
   1ccf0:	str	r3, [fp, #-56]	; 0xffffffc8
   1ccf4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ccf8:	str	r3, [fp, #-36]	; 0xffffffdc
   1ccfc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cd00:	ldr	r3, [r3, #64]	; 0x40
   1cd04:	cmp	r3, #0
   1cd08:	movne	r3, #1
   1cd0c:	moveq	r3, #0
   1cd10:	uxtb	r3, r3
   1cd14:	cmp	r3, #0
   1cd18:	beq	1cd88 <ftello64@plt+0xb720>
   1cd1c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1cd20:	cmp	r3, #6
   1cd24:	movlt	r3, r3
   1cd28:	movge	r3, #6
   1cd2c:	str	r3, [fp, #-40]	; 0xffffffd8
   1cd30:	b	1cd68 <ftello64@plt+0xb700>
   1cd34:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cd38:	ldr	r3, [r3, #64]	; 0x40
   1cd3c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1cd40:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1cd44:	add	r2, r1, r2
   1cd48:	ldrb	r2, [r2]
   1cd4c:	add	r3, r3, r2
   1cd50:	ldrb	r1, [r3]
   1cd54:	sub	r2, fp, #88	; 0x58
   1cd58:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1cd5c:	add	r3, r2, r3
   1cd60:	mov	r2, r1
   1cd64:	strb	r2, [r3]
   1cd68:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1cd6c:	sub	r3, r3, #1
   1cd70:	str	r3, [fp, #-40]	; 0xffffffd8
   1cd74:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1cd78:	cmp	r3, #0
   1cd7c:	bge	1cd34 <ftello64@plt+0xb6cc>
   1cd80:	sub	r3, fp, #88	; 0x58
   1cd84:	str	r3, [fp, #-36]	; 0xffffffdc
   1cd88:	sub	r3, fp, #76	; 0x4c
   1cd8c:	mov	r2, #8
   1cd90:	mov	r1, #0
   1cd94:	mov	r0, r3
   1cd98:	bl	1153c <memset@plt>
   1cd9c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1cda0:	sub	r3, fp, #76	; 0x4c
   1cda4:	sub	r0, fp, #80	; 0x50
   1cda8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1cdac:	bl	36f50 <ftello64@plt+0x258e8>
   1cdb0:	str	r0, [fp, #-60]	; 0xffffffc4
   1cdb4:	ldr	r3, [fp, #-8]
   1cdb8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1cdbc:	add	r2, r2, r3
   1cdc0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1cdc4:	sub	r3, r2, r3
   1cdc8:	mov	r2, r3
   1cdcc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1cdd0:	cmp	r3, r2
   1cdd4:	bcc	1ce58 <ftello64@plt+0xb7f0>
   1cdd8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1cddc:	cmn	r3, #3
   1cde0:	bhi	1ce58 <ftello64@plt+0xb7f0>
   1cde4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cde8:	add	r3, r3, #16
   1cdec:	mov	r2, #8
   1cdf0:	mov	r1, #0
   1cdf4:	mov	r0, r3
   1cdf8:	bl	1153c <memset@plt>
   1cdfc:	ldr	r3, [fp, #-8]
   1ce00:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1ce04:	add	r2, r2, r3
   1ce08:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ce0c:	sub	r3, r2, r3
   1ce10:	mov	r2, r3
   1ce14:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1ce18:	sub	r3, r3, r2
   1ce1c:	mov	r2, r3
   1ce20:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ce24:	str	r2, [r3, #28]
   1ce28:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1ce2c:	str	r3, [fp, #-68]	; 0xffffffbc
   1ce30:	nop	{0}
   1ce34:	b	1ce58 <ftello64@plt+0xb7f0>
   1ce38:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ce3c:	sub	r3, r3, #1
   1ce40:	str	r3, [fp, #-28]	; 0xffffffe4
   1ce44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ce48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ce4c:	cmp	r2, r3
   1ce50:	bcs	1ccc0 <ftello64@plt+0xb658>
   1ce54:	b	1ce5c <ftello64@plt+0xb7f4>
   1ce58:	nop	{0}
   1ce5c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1ce60:	cmn	r3, #1
   1ce64:	bne	1ce90 <ftello64@plt+0xb828>
   1ce68:	sub	r3, fp, #68	; 0x44
   1ce6c:	mov	r2, r3
   1ce70:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1ce74:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1ce78:	bl	1c1e4 <ftello64@plt+0xab7c>
   1ce7c:	mov	r2, r0
   1ce80:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1ce84:	sub	r2, r2, r3
   1ce88:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ce8c:	str	r2, [r3, #28]
   1ce90:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1ce94:	cmn	r3, #1
   1ce98:	bne	1cec4 <ftello64@plt+0xb85c>
   1ce9c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1cea0:	sub	r3, r3, #1
   1cea4:	ldr	r2, [fp, #-104]	; 0xffffff98
   1cea8:	mov	r1, r3
   1ceac:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1ceb0:	bl	1d5cc <ftello64@plt+0xbf64>
   1ceb4:	mov	r2, r0
   1ceb8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cebc:	str	r2, [r3, #60]	; 0x3c
   1cec0:	b	1cf40 <ftello64@plt+0xb8d8>
   1cec4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cec8:	ldrb	r3, [r3, #78]	; 0x4e
   1cecc:	cmp	r3, #0
   1ced0:	movne	r3, #1
   1ced4:	moveq	r3, #0
   1ced8:	uxtb	r3, r3
   1cedc:	cmp	r3, #0
   1cee0:	beq	1cf08 <ftello64@plt+0xb8a0>
   1cee4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1cee8:	mov	r0, r3
   1ceec:	bl	11518 <iswalnum@plt>
   1cef0:	mov	r3, r0
   1cef4:	cmp	r3, #0
   1cef8:	bne	1cf34 <ftello64@plt+0xb8cc>
   1cefc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1cf00:	cmp	r3, #95	; 0x5f
   1cf04:	beq	1cf34 <ftello64@plt+0xb8cc>
   1cf08:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1cf0c:	cmp	r3, #10
   1cf10:	bne	1cf2c <ftello64@plt+0xb8c4>
   1cf14:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cf18:	ldrb	r3, [r3, #77]	; 0x4d
   1cf1c:	cmp	r3, #0
   1cf20:	beq	1cf2c <ftello64@plt+0xb8c4>
   1cf24:	mov	r3, #2
   1cf28:	b	1cf38 <ftello64@plt+0xb8d0>
   1cf2c:	mov	r3, #0
   1cf30:	b	1cf38 <ftello64@plt+0xb8d0>
   1cf34:	mov	r3, #1
   1cf38:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1cf3c:	str	r3, [r2, #60]	; 0x3c
   1cf40:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cf44:	ldr	r3, [r3, #28]
   1cf48:	cmp	r3, #0
   1cf4c:	beq	1cfc4 <ftello64@plt+0xb95c>
   1cf50:	mov	r3, #0
   1cf54:	str	r3, [fp, #-24]	; 0xffffffe8
   1cf58:	b	1cf84 <ftello64@plt+0xb91c>
   1cf5c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cf60:	ldr	r2, [r3, #8]
   1cf64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cf68:	lsl	r3, r3, #2
   1cf6c:	add	r3, r2, r3
   1cf70:	mvn	r2, #0
   1cf74:	str	r2, [r3]
   1cf78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cf7c:	add	r3, r3, #1
   1cf80:	str	r3, [fp, #-24]	; 0xffffffe8
   1cf84:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cf88:	ldr	r3, [r3, #28]
   1cf8c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1cf90:	cmp	r2, r3
   1cf94:	blt	1cf5c <ftello64@plt+0xb8f4>
   1cf98:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cf9c:	ldrb	r3, [r3, #75]	; 0x4b
   1cfa0:	cmp	r3, #0
   1cfa4:	beq	1cfc4 <ftello64@plt+0xb95c>
   1cfa8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cfac:	ldr	r0, [r3, #4]
   1cfb0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cfb4:	ldr	r3, [r3, #28]
   1cfb8:	mov	r2, r3
   1cfbc:	mov	r1, #255	; 0xff
   1cfc0:	bl	1153c <memset@plt>
   1cfc4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cfc8:	ldr	r2, [r3, #28]
   1cfcc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cfd0:	str	r2, [r3, #32]
   1cfd4:	b	1d08c <ftello64@plt+0xba24>
   1cfd8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cfdc:	ldr	r2, [r3]
   1cfe0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1cfe4:	ldr	r1, [r3, #24]
   1cfe8:	ldr	r3, [fp, #-8]
   1cfec:	add	r3, r1, r3
   1cff0:	sub	r3, r3, #1
   1cff4:	add	r3, r2, r3
   1cff8:	ldrb	r3, [r3]
   1cffc:	str	r3, [fp, #-44]	; 0xffffffd4
   1d000:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d004:	mov	r2, #0
   1d008:	str	r2, [r3, #32]
   1d00c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d010:	ldr	r3, [r3, #64]	; 0x40
   1d014:	cmp	r3, #0
   1d018:	beq	1d034 <ftello64@plt+0xb9cc>
   1d01c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d020:	ldr	r2, [r3, #64]	; 0x40
   1d024:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d028:	add	r3, r2, r3
   1d02c:	ldrb	r3, [r3]
   1d030:	str	r3, [fp, #-44]	; 0xffffffd4
   1d034:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d038:	ldr	r3, [r3, #68]	; 0x44
   1d03c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1d040:	mov	r0, r3
   1d044:	bl	1a920 <ftello64@plt+0x92b8>
   1d048:	mov	r3, r0
   1d04c:	cmp	r3, #0
   1d050:	bne	1d080 <ftello64@plt+0xba18>
   1d054:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d058:	cmp	r3, #10
   1d05c:	bne	1d078 <ftello64@plt+0xba10>
   1d060:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d064:	ldrb	r3, [r3, #77]	; 0x4d
   1d068:	cmp	r3, #0
   1d06c:	beq	1d078 <ftello64@plt+0xba10>
   1d070:	mov	r3, #2
   1d074:	b	1d084 <ftello64@plt+0xba1c>
   1d078:	mov	r3, #0
   1d07c:	b	1d084 <ftello64@plt+0xba1c>
   1d080:	mov	r3, #1
   1d084:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1d088:	str	r3, [r2, #60]	; 0x3c
   1d08c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d090:	ldrb	r3, [r3, #75]	; 0x4b
   1d094:	cmp	r3, #0
   1d098:	bne	1d0b4 <ftello64@plt+0xba4c>
   1d09c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d0a0:	ldr	r2, [r3, #4]
   1d0a4:	ldr	r3, [fp, #-8]
   1d0a8:	add	r2, r2, r3
   1d0ac:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d0b0:	str	r2, [r3, #4]
   1d0b4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d0b8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1d0bc:	str	r2, [r3, #24]
   1d0c0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d0c4:	ldr	r2, [r3, #48]	; 0x30
   1d0c8:	ldr	r3, [fp, #-8]
   1d0cc:	sub	r2, r2, r3
   1d0d0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d0d4:	str	r2, [r3, #48]	; 0x30
   1d0d8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d0dc:	ldr	r2, [r3, #56]	; 0x38
   1d0e0:	ldr	r3, [fp, #-8]
   1d0e4:	sub	r2, r2, r3
   1d0e8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d0ec:	str	r2, [r3, #56]	; 0x38
   1d0f0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d0f4:	ldr	r3, [r3, #80]	; 0x50
   1d0f8:	cmp	r3, #1
   1d0fc:	ble	1d14c <ftello64@plt+0xbae4>
   1d100:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d104:	ldrb	r3, [r3, #72]	; 0x48
   1d108:	cmp	r3, #0
   1d10c:	beq	1d140 <ftello64@plt+0xbad8>
   1d110:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1d114:	bl	1b698 <ftello64@plt+0xa030>
   1d118:	str	r0, [fp, #-64]	; 0xffffffc0
   1d11c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d120:	cmp	r3, #0
   1d124:	movne	r3, #1
   1d128:	moveq	r3, #0
   1d12c:	uxtb	r3, r3
   1d130:	cmp	r3, #0
   1d134:	beq	1d1a4 <ftello64@plt+0xbb3c>
   1d138:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d13c:	b	1d1b4 <ftello64@plt+0xbb4c>
   1d140:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1d144:	bl	1b314 <ftello64@plt+0x9cac>
   1d148:	b	1d1a4 <ftello64@plt+0xbb3c>
   1d14c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d150:	ldrb	r3, [r3, #75]	; 0x4b
   1d154:	cmp	r3, #0
   1d158:	beq	1d194 <ftello64@plt+0xbb2c>
   1d15c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d160:	ldrb	r3, [r3, #72]	; 0x48
   1d164:	cmp	r3, #0
   1d168:	beq	1d178 <ftello64@plt+0xbb10>
   1d16c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1d170:	bl	1c384 <ftello64@plt+0xad1c>
   1d174:	b	1d1a4 <ftello64@plt+0xbb3c>
   1d178:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d17c:	ldr	r3, [r3, #64]	; 0x40
   1d180:	cmp	r3, #0
   1d184:	beq	1d1a4 <ftello64@plt+0xbb3c>
   1d188:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1d18c:	bl	1c490 <ftello64@plt+0xae28>
   1d190:	b	1d1a4 <ftello64@plt+0xbb3c>
   1d194:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d198:	ldr	r2, [r3, #48]	; 0x30
   1d19c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d1a0:	str	r2, [r3, #28]
   1d1a4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1d1a8:	mov	r2, #0
   1d1ac:	str	r2, [r3, #40]	; 0x28
   1d1b0:	mov	r3, #0
   1d1b4:	mov	r0, r3
   1d1b8:	sub	sp, fp, #4
   1d1bc:	ldr	fp, [sp]
   1d1c0:	add	sp, sp, #4
   1d1c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d1c8:	push	{fp}		; (str fp, [sp, #-4]!)
   1d1cc:	add	fp, sp, #0
   1d1d0:	sub	sp, sp, #20
   1d1d4:	str	r0, [fp, #-16]
   1d1d8:	str	r1, [fp, #-20]	; 0xffffffec
   1d1dc:	ldr	r3, [fp, #-16]
   1d1e0:	ldrb	r3, [r3, #75]	; 0x4b
   1d1e4:	cmp	r3, #0
   1d1e8:	moveq	r3, #1
   1d1ec:	movne	r3, #0
   1d1f0:	uxtb	r3, r3
   1d1f4:	cmp	r3, #0
   1d1f8:	beq	1d220 <ftello64@plt+0xbbb8>
   1d1fc:	ldr	r3, [fp, #-16]
   1d200:	ldr	r3, [r3, #4]
   1d204:	ldr	r2, [fp, #-16]
   1d208:	ldr	r1, [r2, #40]	; 0x28
   1d20c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1d210:	add	r2, r1, r2
   1d214:	add	r3, r3, r2
   1d218:	ldrb	r3, [r3]
   1d21c:	b	1d384 <ftello64@plt+0xbd1c>
   1d220:	ldr	r3, [fp, #-16]
   1d224:	ldr	r3, [r3, #80]	; 0x50
   1d228:	cmp	r3, #1
   1d22c:	ble	1d2d4 <ftello64@plt+0xbc6c>
   1d230:	ldr	r3, [fp, #-16]
   1d234:	ldr	r2, [r3, #8]
   1d238:	ldr	r3, [fp, #-16]
   1d23c:	ldr	r1, [r3, #40]	; 0x28
   1d240:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d244:	add	r3, r1, r3
   1d248:	lsl	r3, r3, #2
   1d24c:	add	r3, r2, r3
   1d250:	ldr	r3, [r3]
   1d254:	cmn	r3, #1
   1d258:	beq	1d2b0 <ftello64@plt+0xbc48>
   1d25c:	ldr	r3, [fp, #-16]
   1d260:	ldr	r2, [r3, #28]
   1d264:	ldr	r3, [fp, #-16]
   1d268:	ldr	r1, [r3, #40]	; 0x28
   1d26c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d270:	add	r3, r1, r3
   1d274:	add	r3, r3, #1
   1d278:	cmp	r2, r3
   1d27c:	beq	1d2d4 <ftello64@plt+0xbc6c>
   1d280:	ldr	r3, [fp, #-16]
   1d284:	ldr	r2, [r3, #8]
   1d288:	ldr	r3, [fp, #-16]
   1d28c:	ldr	r1, [r3, #40]	; 0x28
   1d290:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d294:	add	r3, r1, r3
   1d298:	add	r3, r3, #1
   1d29c:	lsl	r3, r3, #2
   1d2a0:	add	r3, r2, r3
   1d2a4:	ldr	r3, [r3]
   1d2a8:	cmn	r3, #1
   1d2ac:	bne	1d2d4 <ftello64@plt+0xbc6c>
   1d2b0:	ldr	r3, [fp, #-16]
   1d2b4:	ldr	r3, [r3, #4]
   1d2b8:	ldr	r2, [fp, #-16]
   1d2bc:	ldr	r1, [r2, #40]	; 0x28
   1d2c0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1d2c4:	add	r2, r1, r2
   1d2c8:	add	r3, r3, r2
   1d2cc:	ldrb	r3, [r3]
   1d2d0:	b	1d384 <ftello64@plt+0xbd1c>
   1d2d4:	ldr	r3, [fp, #-16]
   1d2d8:	ldr	r3, [r3, #40]	; 0x28
   1d2dc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1d2e0:	add	r3, r2, r3
   1d2e4:	str	r3, [fp, #-8]
   1d2e8:	ldr	r3, [fp, #-16]
   1d2ec:	ldrb	r3, [r3, #76]	; 0x4c
   1d2f0:	cmp	r3, #0
   1d2f4:	beq	1d314 <ftello64@plt+0xbcac>
   1d2f8:	ldr	r3, [fp, #-16]
   1d2fc:	ldr	r2, [r3, #12]
   1d300:	ldr	r3, [fp, #-8]
   1d304:	lsl	r3, r3, #2
   1d308:	add	r3, r2, r3
   1d30c:	ldr	r3, [r3]
   1d310:	str	r3, [fp, #-8]
   1d314:	ldr	r3, [fp, #-16]
   1d318:	ldr	r3, [r3]
   1d31c:	ldr	r2, [fp, #-16]
   1d320:	ldr	r1, [r2, #24]
   1d324:	ldr	r2, [fp, #-8]
   1d328:	add	r2, r1, r2
   1d32c:	add	r3, r3, r2
   1d330:	ldrb	r3, [r3]
   1d334:	str	r3, [fp, #-12]
   1d338:	ldr	r3, [fp, #-16]
   1d33c:	ldrb	r3, [r3, #76]	; 0x4c
   1d340:	cmp	r3, #0
   1d344:	beq	1d37c <ftello64@plt+0xbd14>
   1d348:	ldr	r3, [fp, #-12]
   1d34c:	bic	r3, r3, #127	; 0x7f
   1d350:	cmp	r3, #0
   1d354:	beq	1d37c <ftello64@plt+0xbd14>
   1d358:	ldr	r3, [fp, #-16]
   1d35c:	ldr	r3, [r3, #4]
   1d360:	ldr	r2, [fp, #-16]
   1d364:	ldr	r1, [r2, #40]	; 0x28
   1d368:	ldr	r2, [fp, #-20]	; 0xffffffec
   1d36c:	add	r2, r1, r2
   1d370:	add	r3, r3, r2
   1d374:	ldrb	r3, [r3]
   1d378:	b	1d384 <ftello64@plt+0xbd1c>
   1d37c:	ldr	r3, [fp, #-12]
   1d380:	uxtb	r3, r3
   1d384:	mov	r0, r3
   1d388:	add	sp, fp, #0
   1d38c:	pop	{fp}		; (ldr fp, [sp], #4)
   1d390:	bx	lr
   1d394:	str	r4, [sp, #-12]!
   1d398:	str	fp, [sp, #4]
   1d39c:	str	lr, [sp, #8]
   1d3a0:	add	fp, sp, #8
   1d3a4:	sub	sp, sp, #20
   1d3a8:	str	r0, [fp, #-24]	; 0xffffffe8
   1d3ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d3b0:	ldrb	r3, [r3, #75]	; 0x4b
   1d3b4:	cmp	r3, #0
   1d3b8:	moveq	r3, #1
   1d3bc:	movne	r3, #0
   1d3c0:	uxtb	r3, r3
   1d3c4:	cmp	r3, #0
   1d3c8:	beq	1d3f4 <ftello64@plt+0xbd8c>
   1d3cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d3d0:	ldr	r2, [r3, #4]
   1d3d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d3d8:	ldr	r3, [r3, #40]	; 0x28
   1d3dc:	add	r0, r3, #1
   1d3e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d3e4:	str	r0, [r1, #40]	; 0x28
   1d3e8:	add	r3, r2, r3
   1d3ec:	ldrb	r3, [r3]
   1d3f0:	b	1d54c <ftello64@plt+0xbee4>
   1d3f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d3f8:	ldrb	r3, [r3, #76]	; 0x4c
   1d3fc:	cmp	r3, #0
   1d400:	beq	1d51c <ftello64@plt+0xbeb4>
   1d404:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d408:	ldr	r2, [r3, #40]	; 0x28
   1d40c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d410:	ldr	r3, [r3, #28]
   1d414:	cmp	r2, r3
   1d418:	beq	1d468 <ftello64@plt+0xbe00>
   1d41c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d420:	ldr	r2, [r3, #8]
   1d424:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d428:	ldr	r3, [r3, #40]	; 0x28
   1d42c:	lsl	r3, r3, #2
   1d430:	add	r3, r2, r3
   1d434:	ldr	r3, [r3]
   1d438:	cmn	r3, #1
   1d43c:	bne	1d468 <ftello64@plt+0xbe00>
   1d440:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d444:	ldr	r2, [r3, #4]
   1d448:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d44c:	ldr	r3, [r3, #40]	; 0x28
   1d450:	add	r0, r3, #1
   1d454:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d458:	str	r0, [r1, #40]	; 0x28
   1d45c:	add	r3, r2, r3
   1d460:	ldrb	r3, [r3]
   1d464:	b	1d54c <ftello64@plt+0xbee4>
   1d468:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d46c:	ldr	r2, [r3, #12]
   1d470:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d474:	ldr	r3, [r3, #40]	; 0x28
   1d478:	lsl	r3, r3, #2
   1d47c:	add	r3, r2, r3
   1d480:	ldr	r3, [r3]
   1d484:	str	r3, [fp, #-16]
   1d488:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d48c:	ldr	r3, [r3]
   1d490:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d494:	ldr	r1, [r2, #24]
   1d498:	ldr	r2, [fp, #-16]
   1d49c:	add	r2, r1, r2
   1d4a0:	add	r3, r3, r2
   1d4a4:	ldrb	r3, [r3]
   1d4a8:	str	r3, [fp, #-20]	; 0xffffffec
   1d4ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d4b0:	bic	r3, r3, #127	; 0x7f
   1d4b4:	cmp	r3, #0
   1d4b8:	beq	1d4e4 <ftello64@plt+0xbe7c>
   1d4bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d4c0:	ldr	r2, [r3, #4]
   1d4c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d4c8:	ldr	r3, [r3, #40]	; 0x28
   1d4cc:	add	r0, r3, #1
   1d4d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d4d4:	str	r0, [r1, #40]	; 0x28
   1d4d8:	add	r3, r2, r3
   1d4dc:	ldrb	r3, [r3]
   1d4e0:	b	1d54c <ftello64@plt+0xbee4>
   1d4e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d4e8:	ldr	r4, [r3, #40]	; 0x28
   1d4ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d4f0:	ldr	r3, [r3, #40]	; 0x28
   1d4f4:	mov	r1, r3
   1d4f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d4fc:	bl	1abc4 <ftello64@plt+0x955c>
   1d500:	mov	r3, r0
   1d504:	add	r2, r4, r3
   1d508:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d50c:	str	r2, [r3, #40]	; 0x28
   1d510:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d514:	uxtb	r3, r3
   1d518:	b	1d54c <ftello64@plt+0xbee4>
   1d51c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d520:	ldr	r2, [r3]
   1d524:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d528:	ldr	r1, [r3, #24]
   1d52c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d530:	ldr	r3, [r3, #40]	; 0x28
   1d534:	add	ip, r3, #1
   1d538:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d53c:	str	ip, [r0, #40]	; 0x28
   1d540:	add	r3, r1, r3
   1d544:	add	r3, r2, r3
   1d548:	ldrb	r3, [r3]
   1d54c:	mov	r0, r3
   1d550:	sub	sp, fp, #8
   1d554:	ldr	r4, [sp]
   1d558:	ldr	fp, [sp, #4]
   1d55c:	add	sp, sp, #8
   1d560:	pop	{pc}		; (ldr pc, [sp], #4)
   1d564:	str	fp, [sp, #-8]!
   1d568:	str	lr, [sp, #4]
   1d56c:	add	fp, sp, #4
   1d570:	sub	sp, sp, #8
   1d574:	str	r0, [fp, #-8]
   1d578:	ldr	r3, [fp, #-8]
   1d57c:	ldr	r3, [r3, #8]
   1d580:	mov	r0, r3
   1d584:	bl	16d88 <ftello64@plt+0x5720>
   1d588:	ldr	r3, [fp, #-8]
   1d58c:	ldr	r3, [r3, #12]
   1d590:	mov	r0, r3
   1d594:	bl	16d88 <ftello64@plt+0x5720>
   1d598:	ldr	r3, [fp, #-8]
   1d59c:	ldrb	r3, [r3, #75]	; 0x4b
   1d5a0:	cmp	r3, #0
   1d5a4:	beq	1d5b8 <ftello64@plt+0xbf50>
   1d5a8:	ldr	r3, [fp, #-8]
   1d5ac:	ldr	r3, [r3, #4]
   1d5b0:	mov	r0, r3
   1d5b4:	bl	16d88 <ftello64@plt+0x5720>
   1d5b8:	nop	{0}
   1d5bc:	sub	sp, fp, #4
   1d5c0:	ldr	fp, [sp]
   1d5c4:	add	sp, sp, #4
   1d5c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d5cc:	str	fp, [sp, #-8]!
   1d5d0:	str	lr, [sp, #4]
   1d5d4:	add	fp, sp, #4
   1d5d8:	sub	sp, sp, #32
   1d5dc:	str	r0, [fp, #-24]	; 0xffffffe8
   1d5e0:	str	r1, [fp, #-28]	; 0xffffffe4
   1d5e4:	str	r2, [fp, #-32]	; 0xffffffe0
   1d5e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d5ec:	lsr	r3, r3, #31
   1d5f0:	uxtb	r3, r3
   1d5f4:	cmp	r3, #0
   1d5f8:	beq	1d608 <ftello64@plt+0xbfa0>
   1d5fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d600:	ldr	r3, [r3, #60]	; 0x3c
   1d604:	b	1d7ac <ftello64@plt+0xc144>
   1d608:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d60c:	ldr	r3, [r3, #48]	; 0x30
   1d610:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d614:	cmp	r2, r3
   1d618:	moveq	r3, #1
   1d61c:	movne	r3, #0
   1d620:	uxtb	r3, r3
   1d624:	cmp	r3, #0
   1d628:	beq	1d64c <ftello64@plt+0xbfe4>
   1d62c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d630:	and	r3, r3, #2
   1d634:	cmp	r3, #0
   1d638:	beq	1d644 <ftello64@plt+0xbfdc>
   1d63c:	mov	r3, #8
   1d640:	b	1d7ac <ftello64@plt+0xc144>
   1d644:	mov	r3, #10
   1d648:	b	1d7ac <ftello64@plt+0xc144>
   1d64c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d650:	ldr	r3, [r3, #80]	; 0x50
   1d654:	cmp	r3, #1
   1d658:	ble	1d744 <ftello64@plt+0xc0dc>
   1d65c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d660:	str	r3, [fp, #-8]
   1d664:	b	1d694 <ftello64@plt+0xc02c>
   1d668:	ldr	r3, [fp, #-8]
   1d66c:	cmp	r3, #0
   1d670:	ldr	r3, [fp, #-8]
   1d674:	sub	r3, r3, #1
   1d678:	str	r3, [fp, #-8]
   1d67c:	ldr	r3, [fp, #-8]
   1d680:	cmp	r3, #0
   1d684:	bge	1d694 <ftello64@plt+0xc02c>
   1d688:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d68c:	ldr	r3, [r3, #60]	; 0x3c
   1d690:	b	1d7ac <ftello64@plt+0xc144>
   1d694:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d698:	ldr	r2, [r3, #8]
   1d69c:	ldr	r3, [fp, #-8]
   1d6a0:	lsl	r3, r3, #2
   1d6a4:	add	r3, r2, r3
   1d6a8:	ldr	r3, [r3]
   1d6ac:	cmn	r3, #1
   1d6b0:	beq	1d668 <ftello64@plt+0xc000>
   1d6b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d6b8:	ldr	r2, [r3, #8]
   1d6bc:	ldr	r3, [fp, #-8]
   1d6c0:	lsl	r3, r3, #2
   1d6c4:	add	r3, r2, r3
   1d6c8:	ldr	r3, [r3]
   1d6cc:	str	r3, [fp, #-12]
   1d6d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d6d4:	ldrb	r3, [r3, #78]	; 0x4e
   1d6d8:	cmp	r3, #0
   1d6dc:	movne	r3, #1
   1d6e0:	moveq	r3, #0
   1d6e4:	uxtb	r3, r3
   1d6e8:	cmp	r3, #0
   1d6ec:	beq	1d718 <ftello64@plt+0xc0b0>
   1d6f0:	ldr	r0, [fp, #-12]
   1d6f4:	bl	11518 <iswalnum@plt>
   1d6f8:	mov	r3, r0
   1d6fc:	cmp	r3, #0
   1d700:	bne	1d710 <ftello64@plt+0xc0a8>
   1d704:	ldr	r3, [fp, #-12]
   1d708:	cmp	r3, #95	; 0x5f
   1d70c:	bne	1d718 <ftello64@plt+0xc0b0>
   1d710:	mov	r3, #1
   1d714:	b	1d7ac <ftello64@plt+0xc144>
   1d718:	ldr	r3, [fp, #-12]
   1d71c:	cmp	r3, #10
   1d720:	bne	1d73c <ftello64@plt+0xc0d4>
   1d724:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d728:	ldrb	r3, [r3, #77]	; 0x4d
   1d72c:	cmp	r3, #0
   1d730:	beq	1d73c <ftello64@plt+0xc0d4>
   1d734:	mov	r3, #2
   1d738:	b	1d7ac <ftello64@plt+0xc144>
   1d73c:	mov	r3, #0
   1d740:	b	1d7ac <ftello64@plt+0xc144>
   1d744:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d748:	ldr	r2, [r3, #4]
   1d74c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d750:	add	r3, r2, r3
   1d754:	ldrb	r3, [r3]
   1d758:	str	r3, [fp, #-16]
   1d75c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d760:	ldr	r3, [r3, #68]	; 0x44
   1d764:	ldr	r1, [fp, #-16]
   1d768:	mov	r0, r3
   1d76c:	bl	1a920 <ftello64@plt+0x92b8>
   1d770:	mov	r3, r0
   1d774:	cmp	r3, #0
   1d778:	beq	1d784 <ftello64@plt+0xc11c>
   1d77c:	mov	r3, #1
   1d780:	b	1d7ac <ftello64@plt+0xc144>
   1d784:	ldr	r3, [fp, #-16]
   1d788:	cmp	r3, #10
   1d78c:	bne	1d7a8 <ftello64@plt+0xc140>
   1d790:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d794:	ldrb	r3, [r3, #77]	; 0x4d
   1d798:	cmp	r3, #0
   1d79c:	beq	1d7a8 <ftello64@plt+0xc140>
   1d7a0:	mov	r3, #2
   1d7a4:	b	1d7ac <ftello64@plt+0xc144>
   1d7a8:	mov	r3, #0
   1d7ac:	mov	r0, r3
   1d7b0:	sub	sp, fp, #4
   1d7b4:	ldr	fp, [sp]
   1d7b8:	add	sp, sp, #4
   1d7bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1d7c0:	str	fp, [sp, #-8]!
   1d7c4:	str	lr, [sp, #4]
   1d7c8:	add	fp, sp, #4
   1d7cc:	sub	sp, sp, #8
   1d7d0:	str	r0, [fp, #-8]
   1d7d4:	str	r1, [fp, #-12]
   1d7d8:	ldr	r3, [fp, #-8]
   1d7dc:	ldr	r2, [fp, #-12]
   1d7e0:	str	r2, [r3]
   1d7e4:	ldr	r3, [fp, #-8]
   1d7e8:	mov	r2, #0
   1d7ec:	str	r2, [r3, #4]
   1d7f0:	ldr	r3, [fp, #-12]
   1d7f4:	lsl	r3, r3, #2
   1d7f8:	mov	r0, r3
   1d7fc:	bl	35f6c <ftello64@plt+0x24904>
   1d800:	mov	r3, r0
   1d804:	mov	r2, r3
   1d808:	ldr	r3, [fp, #-8]
   1d80c:	str	r2, [r3, #8]
   1d810:	ldr	r3, [fp, #-8]
   1d814:	ldr	r3, [r3, #8]
   1d818:	cmp	r3, #0
   1d81c:	moveq	r3, #1
   1d820:	movne	r3, #0
   1d824:	uxtb	r3, r3
   1d828:	cmp	r3, #0
   1d82c:	beq	1d838 <ftello64@plt+0xc1d0>
   1d830:	mov	r3, #12
   1d834:	b	1d83c <ftello64@plt+0xc1d4>
   1d838:	mov	r3, #0
   1d83c:	mov	r0, r3
   1d840:	sub	sp, fp, #4
   1d844:	ldr	fp, [sp]
   1d848:	add	sp, sp, #4
   1d84c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d850:	str	fp, [sp, #-8]!
   1d854:	str	lr, [sp, #4]
   1d858:	add	fp, sp, #4
   1d85c:	sub	sp, sp, #8
   1d860:	str	r0, [fp, #-8]
   1d864:	str	r1, [fp, #-12]
   1d868:	ldr	r3, [fp, #-8]
   1d86c:	mov	r2, #1
   1d870:	str	r2, [r3]
   1d874:	ldr	r3, [fp, #-8]
   1d878:	mov	r2, #1
   1d87c:	str	r2, [r3, #4]
   1d880:	mov	r0, #4
   1d884:	bl	35f6c <ftello64@plt+0x24904>
   1d888:	mov	r3, r0
   1d88c:	mov	r2, r3
   1d890:	ldr	r3, [fp, #-8]
   1d894:	str	r2, [r3, #8]
   1d898:	ldr	r3, [fp, #-8]
   1d89c:	ldr	r3, [r3, #8]
   1d8a0:	cmp	r3, #0
   1d8a4:	moveq	r3, #1
   1d8a8:	movne	r3, #0
   1d8ac:	uxtb	r3, r3
   1d8b0:	cmp	r3, #0
   1d8b4:	beq	1d8dc <ftello64@plt+0xc274>
   1d8b8:	ldr	r3, [fp, #-8]
   1d8bc:	mov	r2, #0
   1d8c0:	str	r2, [r3, #4]
   1d8c4:	ldr	r3, [fp, #-8]
   1d8c8:	ldr	r2, [r3, #4]
   1d8cc:	ldr	r3, [fp, #-8]
   1d8d0:	str	r2, [r3]
   1d8d4:	mov	r3, #12
   1d8d8:	b	1d8f0 <ftello64@plt+0xc288>
   1d8dc:	ldr	r3, [fp, #-8]
   1d8e0:	ldr	r3, [r3, #8]
   1d8e4:	ldr	r2, [fp, #-12]
   1d8e8:	str	r2, [r3]
   1d8ec:	mov	r3, #0
   1d8f0:	mov	r0, r3
   1d8f4:	sub	sp, fp, #4
   1d8f8:	ldr	fp, [sp]
   1d8fc:	add	sp, sp, #4
   1d900:	pop	{pc}		; (ldr pc, [sp], #4)
   1d904:	str	fp, [sp, #-8]!
   1d908:	str	lr, [sp, #4]
   1d90c:	add	fp, sp, #4
   1d910:	sub	sp, sp, #16
   1d914:	str	r0, [fp, #-8]
   1d918:	str	r1, [fp, #-12]
   1d91c:	str	r2, [fp, #-16]
   1d920:	ldr	r3, [fp, #-8]
   1d924:	mov	r2, #2
   1d928:	str	r2, [r3]
   1d92c:	mov	r0, #8
   1d930:	bl	35f6c <ftello64@plt+0x24904>
   1d934:	mov	r3, r0
   1d938:	mov	r2, r3
   1d93c:	ldr	r3, [fp, #-8]
   1d940:	str	r2, [r3, #8]
   1d944:	ldr	r3, [fp, #-8]
   1d948:	ldr	r3, [r3, #8]
   1d94c:	cmp	r3, #0
   1d950:	moveq	r3, #1
   1d954:	movne	r3, #0
   1d958:	uxtb	r3, r3
   1d95c:	cmp	r3, #0
   1d960:	beq	1d96c <ftello64@plt+0xc304>
   1d964:	mov	r3, #12
   1d968:	b	1da08 <ftello64@plt+0xc3a0>
   1d96c:	ldr	r2, [fp, #-12]
   1d970:	ldr	r3, [fp, #-16]
   1d974:	cmp	r2, r3
   1d978:	bne	1d99c <ftello64@plt+0xc334>
   1d97c:	ldr	r3, [fp, #-8]
   1d980:	mov	r2, #1
   1d984:	str	r2, [r3, #4]
   1d988:	ldr	r3, [fp, #-8]
   1d98c:	ldr	r3, [r3, #8]
   1d990:	ldr	r2, [fp, #-12]
   1d994:	str	r2, [r3]
   1d998:	b	1da04 <ftello64@plt+0xc39c>
   1d99c:	ldr	r3, [fp, #-8]
   1d9a0:	mov	r2, #2
   1d9a4:	str	r2, [r3, #4]
   1d9a8:	ldr	r2, [fp, #-12]
   1d9ac:	ldr	r3, [fp, #-16]
   1d9b0:	cmp	r2, r3
   1d9b4:	bge	1d9e0 <ftello64@plt+0xc378>
   1d9b8:	ldr	r3, [fp, #-8]
   1d9bc:	ldr	r3, [r3, #8]
   1d9c0:	ldr	r2, [fp, #-12]
   1d9c4:	str	r2, [r3]
   1d9c8:	ldr	r3, [fp, #-8]
   1d9cc:	ldr	r3, [r3, #8]
   1d9d0:	add	r3, r3, #4
   1d9d4:	ldr	r2, [fp, #-16]
   1d9d8:	str	r2, [r3]
   1d9dc:	b	1da04 <ftello64@plt+0xc39c>
   1d9e0:	ldr	r3, [fp, #-8]
   1d9e4:	ldr	r3, [r3, #8]
   1d9e8:	ldr	r2, [fp, #-16]
   1d9ec:	str	r2, [r3]
   1d9f0:	ldr	r3, [fp, #-8]
   1d9f4:	ldr	r3, [r3, #8]
   1d9f8:	add	r3, r3, #4
   1d9fc:	ldr	r2, [fp, #-12]
   1da00:	str	r2, [r3]
   1da04:	mov	r3, #0
   1da08:	mov	r0, r3
   1da0c:	sub	sp, fp, #4
   1da10:	ldr	fp, [sp]
   1da14:	add	sp, sp, #4
   1da18:	pop	{pc}		; (ldr pc, [sp], #4)
   1da1c:	str	fp, [sp, #-8]!
   1da20:	str	lr, [sp, #4]
   1da24:	add	fp, sp, #4
   1da28:	sub	sp, sp, #8
   1da2c:	str	r0, [fp, #-8]
   1da30:	str	r1, [fp, #-12]
   1da34:	ldr	r3, [fp, #-12]
   1da38:	ldr	r2, [r3, #4]
   1da3c:	ldr	r3, [fp, #-8]
   1da40:	str	r2, [r3, #4]
   1da44:	ldr	r3, [fp, #-12]
   1da48:	ldr	r3, [r3, #4]
   1da4c:	cmp	r3, #0
   1da50:	ble	1daf4 <ftello64@plt+0xc48c>
   1da54:	ldr	r3, [fp, #-8]
   1da58:	ldr	r2, [r3, #4]
   1da5c:	ldr	r3, [fp, #-8]
   1da60:	str	r2, [r3]
   1da64:	ldr	r3, [fp, #-8]
   1da68:	ldr	r3, [r3]
   1da6c:	lsl	r3, r3, #2
   1da70:	mov	r0, r3
   1da74:	bl	35f6c <ftello64@plt+0x24904>
   1da78:	mov	r3, r0
   1da7c:	mov	r2, r3
   1da80:	ldr	r3, [fp, #-8]
   1da84:	str	r2, [r3, #8]
   1da88:	ldr	r3, [fp, #-8]
   1da8c:	ldr	r3, [r3, #8]
   1da90:	cmp	r3, #0
   1da94:	moveq	r3, #1
   1da98:	movne	r3, #0
   1da9c:	uxtb	r3, r3
   1daa0:	cmp	r3, #0
   1daa4:	beq	1dacc <ftello64@plt+0xc464>
   1daa8:	ldr	r3, [fp, #-8]
   1daac:	mov	r2, #0
   1dab0:	str	r2, [r3, #4]
   1dab4:	ldr	r3, [fp, #-8]
   1dab8:	ldr	r2, [r3, #4]
   1dabc:	ldr	r3, [fp, #-8]
   1dac0:	str	r2, [r3]
   1dac4:	mov	r3, #12
   1dac8:	b	1db08 <ftello64@plt+0xc4a0>
   1dacc:	ldr	r3, [fp, #-8]
   1dad0:	ldr	r0, [r3, #8]
   1dad4:	ldr	r3, [fp, #-12]
   1dad8:	ldr	r1, [r3, #8]
   1dadc:	ldr	r3, [fp, #-12]
   1dae0:	ldr	r3, [r3, #4]
   1dae4:	lsl	r3, r3, #2
   1dae8:	mov	r2, r3
   1daec:	bl	11338 <memcpy@plt>
   1daf0:	b	1db04 <ftello64@plt+0xc49c>
   1daf4:	mov	r2, #12
   1daf8:	mov	r1, #0
   1dafc:	ldr	r0, [fp, #-8]
   1db00:	bl	1153c <memset@plt>
   1db04:	mov	r3, #0
   1db08:	mov	r0, r3
   1db0c:	sub	sp, fp, #4
   1db10:	ldr	fp, [sp]
   1db14:	add	sp, sp, #4
   1db18:	pop	{pc}		; (ldr pc, [sp], #4)
   1db1c:	str	fp, [sp, #-8]!
   1db20:	str	lr, [sp, #4]
   1db24:	add	fp, sp, #4
   1db28:	sub	sp, sp, #48	; 0x30
   1db2c:	str	r0, [fp, #-40]	; 0xffffffd8
   1db30:	str	r1, [fp, #-44]	; 0xffffffd4
   1db34:	str	r2, [fp, #-48]	; 0xffffffd0
   1db38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1db3c:	ldr	r3, [r3, #4]
   1db40:	cmp	r3, #0
   1db44:	beq	1db58 <ftello64@plt+0xc4f0>
   1db48:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1db4c:	ldr	r3, [r3, #4]
   1db50:	cmp	r3, #0
   1db54:	bne	1db60 <ftello64@plt+0xc4f8>
   1db58:	mov	r3, #0
   1db5c:	b	1dfac <ftello64@plt+0xc944>
   1db60:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1db64:	ldr	r2, [r3, #4]
   1db68:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1db6c:	ldr	r3, [r3, #4]
   1db70:	add	r2, r2, r3
   1db74:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1db78:	ldr	r3, [r3, #4]
   1db7c:	add	r2, r2, r3
   1db80:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1db84:	ldr	r3, [r3]
   1db88:	cmp	r2, r3
   1db8c:	ble	1dc10 <ftello64@plt+0xc5a8>
   1db90:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1db94:	ldr	r2, [r3, #4]
   1db98:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1db9c:	ldr	r3, [r3, #4]
   1dba0:	add	r2, r2, r3
   1dba4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dba8:	ldr	r3, [r3]
   1dbac:	add	r3, r2, r3
   1dbb0:	str	r3, [fp, #-32]	; 0xffffffe0
   1dbb4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dbb8:	ldr	r2, [r3, #8]
   1dbbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dbc0:	lsl	r3, r3, #2
   1dbc4:	mov	r1, r3
   1dbc8:	mov	r0, r2
   1dbcc:	bl	35ffc <ftello64@plt+0x24994>
   1dbd0:	str	r0, [fp, #-36]	; 0xffffffdc
   1dbd4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1dbd8:	cmp	r3, #0
   1dbdc:	moveq	r3, #1
   1dbe0:	movne	r3, #0
   1dbe4:	uxtb	r3, r3
   1dbe8:	cmp	r3, #0
   1dbec:	beq	1dbf8 <ftello64@plt+0xc590>
   1dbf0:	mov	r3, #12
   1dbf4:	b	1dfac <ftello64@plt+0xc944>
   1dbf8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dbfc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1dc00:	str	r2, [r3, #8]
   1dc04:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dc08:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1dc0c:	str	r2, [r3]
   1dc10:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dc14:	ldr	r2, [r3, #4]
   1dc18:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1dc1c:	ldr	r3, [r3, #4]
   1dc20:	add	r2, r2, r3
   1dc24:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1dc28:	ldr	r3, [r3, #4]
   1dc2c:	add	r3, r2, r3
   1dc30:	str	r3, [fp, #-28]	; 0xffffffe4
   1dc34:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1dc38:	ldr	r3, [r3, #4]
   1dc3c:	sub	r3, r3, #1
   1dc40:	str	r3, [fp, #-8]
   1dc44:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1dc48:	ldr	r3, [r3, #4]
   1dc4c:	sub	r3, r3, #1
   1dc50:	str	r3, [fp, #-12]
   1dc54:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dc58:	ldr	r3, [r3, #4]
   1dc5c:	sub	r3, r3, #1
   1dc60:	str	r3, [fp, #-20]	; 0xffffffec
   1dc64:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1dc68:	ldr	r2, [r3, #8]
   1dc6c:	ldr	r3, [fp, #-8]
   1dc70:	lsl	r3, r3, #2
   1dc74:	add	r3, r2, r3
   1dc78:	ldr	r2, [r3]
   1dc7c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1dc80:	ldr	r1, [r3, #8]
   1dc84:	ldr	r3, [fp, #-12]
   1dc88:	lsl	r3, r3, #2
   1dc8c:	add	r3, r1, r3
   1dc90:	ldr	r3, [r3]
   1dc94:	cmp	r2, r3
   1dc98:	bne	1dda4 <ftello64@plt+0xc73c>
   1dc9c:	b	1dcac <ftello64@plt+0xc644>
   1dca0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dca4:	sub	r3, r3, #1
   1dca8:	str	r3, [fp, #-20]	; 0xffffffec
   1dcac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dcb0:	cmp	r3, #0
   1dcb4:	blt	1dcf0 <ftello64@plt+0xc688>
   1dcb8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dcbc:	ldr	r2, [r3, #8]
   1dcc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dcc4:	lsl	r3, r3, #2
   1dcc8:	add	r3, r2, r3
   1dccc:	ldr	r2, [r3]
   1dcd0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1dcd4:	ldr	r1, [r3, #8]
   1dcd8:	ldr	r3, [fp, #-8]
   1dcdc:	lsl	r3, r3, #2
   1dce0:	add	r3, r1, r3
   1dce4:	ldr	r3, [r3]
   1dce8:	cmp	r2, r3
   1dcec:	bgt	1dca0 <ftello64@plt+0xc638>
   1dcf0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dcf4:	cmp	r3, #0
   1dcf8:	blt	1dd34 <ftello64@plt+0xc6cc>
   1dcfc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dd00:	ldr	r2, [r3, #8]
   1dd04:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dd08:	lsl	r3, r3, #2
   1dd0c:	add	r3, r2, r3
   1dd10:	ldr	r2, [r3]
   1dd14:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1dd18:	ldr	r1, [r3, #8]
   1dd1c:	ldr	r3, [fp, #-8]
   1dd20:	lsl	r3, r3, #2
   1dd24:	add	r3, r1, r3
   1dd28:	ldr	r3, [r3]
   1dd2c:	cmp	r2, r3
   1dd30:	beq	1dd70 <ftello64@plt+0xc708>
   1dd34:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1dd38:	ldr	r2, [r3, #8]
   1dd3c:	ldr	r3, [fp, #-8]
   1dd40:	lsl	r3, r3, #2
   1dd44:	add	r2, r2, r3
   1dd48:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1dd4c:	ldr	r1, [r3, #8]
   1dd50:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1dd54:	sub	r3, r3, #1
   1dd58:	str	r3, [fp, #-28]	; 0xffffffe4
   1dd5c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1dd60:	lsl	r3, r3, #2
   1dd64:	add	r3, r1, r3
   1dd68:	ldr	r2, [r2]
   1dd6c:	str	r2, [r3]
   1dd70:	ldr	r3, [fp, #-8]
   1dd74:	sub	r3, r3, #1
   1dd78:	str	r3, [fp, #-8]
   1dd7c:	ldr	r3, [fp, #-8]
   1dd80:	cmp	r3, #0
   1dd84:	blt	1de18 <ftello64@plt+0xc7b0>
   1dd88:	ldr	r3, [fp, #-12]
   1dd8c:	sub	r3, r3, #1
   1dd90:	str	r3, [fp, #-12]
   1dd94:	ldr	r3, [fp, #-12]
   1dd98:	cmp	r3, #0
   1dd9c:	blt	1de18 <ftello64@plt+0xc7b0>
   1dda0:	b	1dc64 <ftello64@plt+0xc5fc>
   1dda4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1dda8:	ldr	r2, [r3, #8]
   1ddac:	ldr	r3, [fp, #-8]
   1ddb0:	lsl	r3, r3, #2
   1ddb4:	add	r3, r2, r3
   1ddb8:	ldr	r2, [r3]
   1ddbc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1ddc0:	ldr	r1, [r3, #8]
   1ddc4:	ldr	r3, [fp, #-12]
   1ddc8:	lsl	r3, r3, #2
   1ddcc:	add	r3, r1, r3
   1ddd0:	ldr	r3, [r3]
   1ddd4:	cmp	r2, r3
   1ddd8:	bge	1ddf8 <ftello64@plt+0xc790>
   1dddc:	ldr	r3, [fp, #-12]
   1dde0:	sub	r3, r3, #1
   1dde4:	str	r3, [fp, #-12]
   1dde8:	ldr	r3, [fp, #-12]
   1ddec:	cmp	r3, #0
   1ddf0:	bge	1dc64 <ftello64@plt+0xc5fc>
   1ddf4:	b	1de18 <ftello64@plt+0xc7b0>
   1ddf8:	ldr	r3, [fp, #-8]
   1ddfc:	sub	r3, r3, #1
   1de00:	str	r3, [fp, #-8]
   1de04:	ldr	r3, [fp, #-8]
   1de08:	cmp	r3, #0
   1de0c:	blt	1de14 <ftello64@plt+0xc7ac>
   1de10:	b	1dc64 <ftello64@plt+0xc5fc>
   1de14:	nop	{0}
   1de18:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1de1c:	ldr	r3, [r3, #4]
   1de20:	sub	r3, r3, #1
   1de24:	str	r3, [fp, #-20]	; 0xffffffec
   1de28:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1de2c:	ldr	r2, [r3, #4]
   1de30:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1de34:	ldr	r3, [r3, #4]
   1de38:	add	r2, r2, r3
   1de3c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1de40:	ldr	r3, [r3, #4]
   1de44:	add	r3, r2, r3
   1de48:	sub	r3, r3, #1
   1de4c:	str	r3, [fp, #-16]
   1de50:	ldr	r2, [fp, #-16]
   1de54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1de58:	sub	r3, r2, r3
   1de5c:	add	r3, r3, #1
   1de60:	str	r3, [fp, #-24]	; 0xffffffe8
   1de64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1de68:	ldr	r2, [r3, #4]
   1de6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1de70:	add	r2, r2, r3
   1de74:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1de78:	str	r2, [r3, #4]
   1de7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1de80:	cmp	r3, #0
   1de84:	ble	1df7c <ftello64@plt+0xc914>
   1de88:	ldr	r3, [fp, #-20]	; 0xffffffec
   1de8c:	cmp	r3, #0
   1de90:	blt	1df7c <ftello64@plt+0xc914>
   1de94:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1de98:	ldr	r2, [r3, #8]
   1de9c:	ldr	r3, [fp, #-16]
   1dea0:	lsl	r3, r3, #2
   1dea4:	add	r3, r2, r3
   1dea8:	ldr	r2, [r3]
   1deac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1deb0:	ldr	r1, [r3, #8]
   1deb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1deb8:	lsl	r3, r3, #2
   1debc:	add	r3, r1, r3
   1dec0:	ldr	r3, [r3]
   1dec4:	cmp	r2, r3
   1dec8:	ble	1df24 <ftello64@plt+0xc8bc>
   1decc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ded0:	ldr	r2, [r3, #8]
   1ded4:	ldr	r3, [fp, #-16]
   1ded8:	sub	r1, r3, #1
   1dedc:	str	r1, [fp, #-16]
   1dee0:	lsl	r3, r3, #2
   1dee4:	add	r2, r2, r3
   1dee8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1deec:	ldr	r1, [r3, #8]
   1def0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1def4:	sub	r0, r3, #1
   1def8:	str	r0, [fp, #-24]	; 0xffffffe8
   1defc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1df00:	add	r3, r3, r0
   1df04:	lsl	r3, r3, #2
   1df08:	add	r3, r1, r3
   1df0c:	ldr	r2, [r2]
   1df10:	str	r2, [r3]
   1df14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1df18:	cmp	r3, #0
   1df1c:	bne	1de94 <ftello64@plt+0xc82c>
   1df20:	b	1df7c <ftello64@plt+0xc914>
   1df24:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1df28:	ldr	r2, [r3, #8]
   1df2c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1df30:	lsl	r3, r3, #2
   1df34:	add	r2, r2, r3
   1df38:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1df3c:	ldr	r1, [r3, #8]
   1df40:	ldr	r0, [fp, #-20]	; 0xffffffec
   1df44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1df48:	add	r3, r0, r3
   1df4c:	lsl	r3, r3, #2
   1df50:	add	r3, r1, r3
   1df54:	ldr	r2, [r2]
   1df58:	str	r2, [r3]
   1df5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1df60:	sub	r3, r3, #1
   1df64:	str	r3, [fp, #-20]	; 0xffffffec
   1df68:	ldr	r3, [fp, #-20]	; 0xffffffec
   1df6c:	cmp	r3, #0
   1df70:	blt	1df78 <ftello64@plt+0xc910>
   1df74:	b	1de94 <ftello64@plt+0xc82c>
   1df78:	nop	{0}
   1df7c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1df80:	ldr	r0, [r3, #8]
   1df84:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1df88:	ldr	r2, [r3, #8]
   1df8c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1df90:	lsl	r3, r3, #2
   1df94:	add	r1, r2, r3
   1df98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1df9c:	lsl	r3, r3, #2
   1dfa0:	mov	r2, r3
   1dfa4:	bl	11338 <memcpy@plt>
   1dfa8:	mov	r3, #0
   1dfac:	mov	r0, r3
   1dfb0:	sub	sp, fp, #4
   1dfb4:	ldr	fp, [sp]
   1dfb8:	add	sp, sp, #4
   1dfbc:	pop	{pc}		; (ldr pc, [sp], #4)
   1dfc0:	str	fp, [sp, #-8]!
   1dfc4:	str	lr, [sp, #4]
   1dfc8:	add	fp, sp, #4
   1dfcc:	sub	sp, sp, #32
   1dfd0:	str	r0, [fp, #-24]	; 0xffffffe8
   1dfd4:	str	r1, [fp, #-28]	; 0xffffffe4
   1dfd8:	str	r2, [fp, #-32]	; 0xffffffe0
   1dfdc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1dfe0:	cmp	r3, #0
   1dfe4:	beq	1e07c <ftello64@plt+0xca14>
   1dfe8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1dfec:	ldr	r3, [r3, #4]
   1dff0:	cmp	r3, #0
   1dff4:	ble	1e07c <ftello64@plt+0xca14>
   1dff8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dffc:	cmp	r3, #0
   1e000:	beq	1e07c <ftello64@plt+0xca14>
   1e004:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e008:	ldr	r3, [r3, #4]
   1e00c:	cmp	r3, #0
   1e010:	ble	1e07c <ftello64@plt+0xca14>
   1e014:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e018:	ldr	r2, [r3, #4]
   1e01c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e020:	ldr	r3, [r3, #4]
   1e024:	add	r2, r2, r3
   1e028:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e02c:	str	r2, [r3]
   1e030:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e034:	ldr	r3, [r3]
   1e038:	lsl	r3, r3, #2
   1e03c:	mov	r0, r3
   1e040:	bl	35f6c <ftello64@plt+0x24904>
   1e044:	mov	r3, r0
   1e048:	mov	r2, r3
   1e04c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e050:	str	r2, [r3, #8]
   1e054:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e058:	ldr	r3, [r3, #8]
   1e05c:	cmp	r3, #0
   1e060:	moveq	r3, #1
   1e064:	movne	r3, #0
   1e068:	uxtb	r3, r3
   1e06c:	cmp	r3, #0
   1e070:	beq	1e0f4 <ftello64@plt+0xca8c>
   1e074:	mov	r3, #12
   1e078:	b	1e334 <ftello64@plt+0xcccc>
   1e07c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e080:	cmp	r3, #0
   1e084:	beq	1e0ac <ftello64@plt+0xca44>
   1e088:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e08c:	ldr	r3, [r3, #4]
   1e090:	cmp	r3, #0
   1e094:	ble	1e0ac <ftello64@plt+0xca44>
   1e098:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1e09c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e0a0:	bl	1da1c <ftello64@plt+0xc3b4>
   1e0a4:	mov	r3, r0
   1e0a8:	b	1e334 <ftello64@plt+0xcccc>
   1e0ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e0b0:	cmp	r3, #0
   1e0b4:	beq	1e0dc <ftello64@plt+0xca74>
   1e0b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e0bc:	ldr	r3, [r3, #4]
   1e0c0:	cmp	r3, #0
   1e0c4:	ble	1e0dc <ftello64@plt+0xca74>
   1e0c8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1e0cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e0d0:	bl	1da1c <ftello64@plt+0xc3b4>
   1e0d4:	mov	r3, r0
   1e0d8:	b	1e334 <ftello64@plt+0xcccc>
   1e0dc:	mov	r2, #12
   1e0e0:	mov	r1, #0
   1e0e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e0e8:	bl	1153c <memset@plt>
   1e0ec:	mov	r3, #0
   1e0f0:	b	1e334 <ftello64@plt+0xcccc>
   1e0f4:	mov	r3, #0
   1e0f8:	str	r3, [fp, #-16]
   1e0fc:	ldr	r3, [fp, #-16]
   1e100:	str	r3, [fp, #-12]
   1e104:	ldr	r3, [fp, #-12]
   1e108:	str	r3, [fp, #-8]
   1e10c:	b	1e210 <ftello64@plt+0xcba8>
   1e110:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e114:	ldr	r2, [r3, #8]
   1e118:	ldr	r3, [fp, #-8]
   1e11c:	lsl	r3, r3, #2
   1e120:	add	r3, r2, r3
   1e124:	ldr	r2, [r3]
   1e128:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e12c:	ldr	r1, [r3, #8]
   1e130:	ldr	r3, [fp, #-12]
   1e134:	lsl	r3, r3, #2
   1e138:	add	r3, r1, r3
   1e13c:	ldr	r3, [r3]
   1e140:	cmp	r2, r3
   1e144:	ble	1e18c <ftello64@plt+0xcb24>
   1e148:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e14c:	ldr	r2, [r3, #8]
   1e150:	ldr	r3, [fp, #-12]
   1e154:	add	r1, r3, #1
   1e158:	str	r1, [fp, #-12]
   1e15c:	lsl	r3, r3, #2
   1e160:	add	r2, r2, r3
   1e164:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e168:	ldr	r1, [r3, #8]
   1e16c:	ldr	r3, [fp, #-16]
   1e170:	add	r0, r3, #1
   1e174:	str	r0, [fp, #-16]
   1e178:	lsl	r3, r3, #2
   1e17c:	add	r3, r1, r3
   1e180:	ldr	r2, [r2]
   1e184:	str	r2, [r3]
   1e188:	b	1e210 <ftello64@plt+0xcba8>
   1e18c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e190:	ldr	r2, [r3, #8]
   1e194:	ldr	r3, [fp, #-8]
   1e198:	lsl	r3, r3, #2
   1e19c:	add	r3, r2, r3
   1e1a0:	ldr	r2, [r3]
   1e1a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e1a8:	ldr	r1, [r3, #8]
   1e1ac:	ldr	r3, [fp, #-12]
   1e1b0:	lsl	r3, r3, #2
   1e1b4:	add	r3, r1, r3
   1e1b8:	ldr	r3, [r3]
   1e1bc:	cmp	r2, r3
   1e1c0:	bne	1e1d0 <ftello64@plt+0xcb68>
   1e1c4:	ldr	r3, [fp, #-12]
   1e1c8:	add	r3, r3, #1
   1e1cc:	str	r3, [fp, #-12]
   1e1d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e1d4:	ldr	r2, [r3, #8]
   1e1d8:	ldr	r3, [fp, #-8]
   1e1dc:	add	r1, r3, #1
   1e1e0:	str	r1, [fp, #-8]
   1e1e4:	lsl	r3, r3, #2
   1e1e8:	add	r2, r2, r3
   1e1ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e1f0:	ldr	r1, [r3, #8]
   1e1f4:	ldr	r3, [fp, #-16]
   1e1f8:	add	r0, r3, #1
   1e1fc:	str	r0, [fp, #-16]
   1e200:	lsl	r3, r3, #2
   1e204:	add	r3, r1, r3
   1e208:	ldr	r2, [r2]
   1e20c:	str	r2, [r3]
   1e210:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e214:	ldr	r3, [r3, #4]
   1e218:	ldr	r2, [fp, #-8]
   1e21c:	cmp	r2, r3
   1e220:	bge	1e238 <ftello64@plt+0xcbd0>
   1e224:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e228:	ldr	r3, [r3, #4]
   1e22c:	ldr	r2, [fp, #-12]
   1e230:	cmp	r2, r3
   1e234:	blt	1e110 <ftello64@plt+0xcaa8>
   1e238:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e23c:	ldr	r3, [r3, #4]
   1e240:	ldr	r2, [fp, #-8]
   1e244:	cmp	r2, r3
   1e248:	bge	1e2b0 <ftello64@plt+0xcc48>
   1e24c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e250:	ldr	r2, [r3, #8]
   1e254:	ldr	r3, [fp, #-16]
   1e258:	lsl	r3, r3, #2
   1e25c:	add	r0, r2, r3
   1e260:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e264:	ldr	r2, [r3, #8]
   1e268:	ldr	r3, [fp, #-8]
   1e26c:	lsl	r3, r3, #2
   1e270:	add	r1, r2, r3
   1e274:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e278:	ldr	r2, [r3, #4]
   1e27c:	ldr	r3, [fp, #-8]
   1e280:	sub	r3, r2, r3
   1e284:	lsl	r3, r3, #2
   1e288:	mov	r2, r3
   1e28c:	bl	11338 <memcpy@plt>
   1e290:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e294:	ldr	r2, [r3, #4]
   1e298:	ldr	r3, [fp, #-8]
   1e29c:	sub	r3, r2, r3
   1e2a0:	ldr	r2, [fp, #-16]
   1e2a4:	add	r3, r2, r3
   1e2a8:	str	r3, [fp, #-16]
   1e2ac:	b	1e324 <ftello64@plt+0xccbc>
   1e2b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e2b4:	ldr	r3, [r3, #4]
   1e2b8:	ldr	r2, [fp, #-12]
   1e2bc:	cmp	r2, r3
   1e2c0:	bge	1e324 <ftello64@plt+0xccbc>
   1e2c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e2c8:	ldr	r2, [r3, #8]
   1e2cc:	ldr	r3, [fp, #-16]
   1e2d0:	lsl	r3, r3, #2
   1e2d4:	add	r0, r2, r3
   1e2d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e2dc:	ldr	r2, [r3, #8]
   1e2e0:	ldr	r3, [fp, #-12]
   1e2e4:	lsl	r3, r3, #2
   1e2e8:	add	r1, r2, r3
   1e2ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e2f0:	ldr	r2, [r3, #4]
   1e2f4:	ldr	r3, [fp, #-12]
   1e2f8:	sub	r3, r2, r3
   1e2fc:	lsl	r3, r3, #2
   1e300:	mov	r2, r3
   1e304:	bl	11338 <memcpy@plt>
   1e308:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e30c:	ldr	r2, [r3, #4]
   1e310:	ldr	r3, [fp, #-12]
   1e314:	sub	r3, r2, r3
   1e318:	ldr	r2, [fp, #-16]
   1e31c:	add	r3, r2, r3
   1e320:	str	r3, [fp, #-16]
   1e324:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e328:	ldr	r2, [fp, #-16]
   1e32c:	str	r2, [r3, #4]
   1e330:	mov	r3, #0
   1e334:	mov	r0, r3
   1e338:	sub	sp, fp, #4
   1e33c:	ldr	fp, [sp]
   1e340:	add	sp, sp, #4
   1e344:	pop	{pc}		; (ldr pc, [sp], #4)
   1e348:	str	fp, [sp, #-8]!
   1e34c:	str	lr, [sp, #4]
   1e350:	add	fp, sp, #4
   1e354:	sub	sp, sp, #32
   1e358:	str	r0, [fp, #-32]	; 0xffffffe0
   1e35c:	str	r1, [fp, #-36]	; 0xffffffdc
   1e360:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e364:	cmp	r3, #0
   1e368:	beq	1e37c <ftello64@plt+0xcd14>
   1e36c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e370:	ldr	r3, [r3, #4]
   1e374:	cmp	r3, #0
   1e378:	bne	1e384 <ftello64@plt+0xcd1c>
   1e37c:	mov	r3, #0
   1e380:	b	1e794 <ftello64@plt+0xd12c>
   1e384:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e388:	ldr	r2, [r3]
   1e38c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e390:	ldr	r3, [r3, #4]
   1e394:	lsl	r1, r3, #1
   1e398:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e39c:	ldr	r3, [r3, #4]
   1e3a0:	add	r3, r1, r3
   1e3a4:	cmp	r2, r3
   1e3a8:	bge	1e424 <ftello64@plt+0xcdbc>
   1e3ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e3b0:	ldr	r2, [r3, #4]
   1e3b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e3b8:	ldr	r3, [r3]
   1e3bc:	add	r3, r2, r3
   1e3c0:	lsl	r3, r3, #1
   1e3c4:	str	r3, [fp, #-24]	; 0xffffffe8
   1e3c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e3cc:	ldr	r2, [r3, #8]
   1e3d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e3d4:	lsl	r3, r3, #2
   1e3d8:	mov	r1, r3
   1e3dc:	mov	r0, r2
   1e3e0:	bl	35ffc <ftello64@plt+0x24994>
   1e3e4:	str	r0, [fp, #-28]	; 0xffffffe4
   1e3e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e3ec:	cmp	r3, #0
   1e3f0:	moveq	r3, #1
   1e3f4:	movne	r3, #0
   1e3f8:	uxtb	r3, r3
   1e3fc:	cmp	r3, #0
   1e400:	beq	1e40c <ftello64@plt+0xcda4>
   1e404:	mov	r3, #12
   1e408:	b	1e794 <ftello64@plt+0xd12c>
   1e40c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e410:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1e414:	str	r2, [r3, #8]
   1e418:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e41c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1e420:	str	r2, [r3]
   1e424:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e428:	ldr	r3, [r3, #4]
   1e42c:	cmp	r3, #0
   1e430:	moveq	r3, #1
   1e434:	movne	r3, #0
   1e438:	uxtb	r3, r3
   1e43c:	cmp	r3, #0
   1e440:	beq	1e48c <ftello64@plt+0xce24>
   1e444:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e448:	ldr	r3, [r3, #8]
   1e44c:	cmp	r3, #0
   1e450:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e454:	ldr	r2, [r3, #4]
   1e458:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e45c:	str	r2, [r3, #4]
   1e460:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e464:	ldr	r0, [r3, #8]
   1e468:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e46c:	ldr	r1, [r3, #8]
   1e470:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e474:	ldr	r3, [r3, #4]
   1e478:	lsl	r3, r3, #2
   1e47c:	mov	r2, r3
   1e480:	bl	11338 <memcpy@plt>
   1e484:	mov	r3, #0
   1e488:	b	1e794 <ftello64@plt+0xd12c>
   1e48c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e490:	ldr	r2, [r3, #4]
   1e494:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e498:	ldr	r3, [r3, #4]
   1e49c:	lsl	r3, r3, #1
   1e4a0:	add	r3, r2, r3
   1e4a4:	str	r3, [fp, #-16]
   1e4a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e4ac:	ldr	r3, [r3, #4]
   1e4b0:	sub	r3, r3, #1
   1e4b4:	str	r3, [fp, #-8]
   1e4b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e4bc:	ldr	r3, [r3, #4]
   1e4c0:	sub	r3, r3, #1
   1e4c4:	str	r3, [fp, #-12]
   1e4c8:	b	1e5ac <ftello64@plt+0xcf44>
   1e4cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e4d0:	ldr	r2, [r3, #8]
   1e4d4:	ldr	r3, [fp, #-12]
   1e4d8:	lsl	r3, r3, #2
   1e4dc:	add	r3, r2, r3
   1e4e0:	ldr	r2, [r3]
   1e4e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e4e8:	ldr	r1, [r3, #8]
   1e4ec:	ldr	r3, [fp, #-8]
   1e4f0:	lsl	r3, r3, #2
   1e4f4:	add	r3, r1, r3
   1e4f8:	ldr	r3, [r3]
   1e4fc:	cmp	r2, r3
   1e500:	bne	1e520 <ftello64@plt+0xceb8>
   1e504:	ldr	r3, [fp, #-8]
   1e508:	sub	r3, r3, #1
   1e50c:	str	r3, [fp, #-8]
   1e510:	ldr	r3, [fp, #-12]
   1e514:	sub	r3, r3, #1
   1e518:	str	r3, [fp, #-12]
   1e51c:	b	1e5ac <ftello64@plt+0xcf44>
   1e520:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e524:	ldr	r2, [r3, #8]
   1e528:	ldr	r3, [fp, #-12]
   1e52c:	lsl	r3, r3, #2
   1e530:	add	r3, r2, r3
   1e534:	ldr	r2, [r3]
   1e538:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e53c:	ldr	r1, [r3, #8]
   1e540:	ldr	r3, [fp, #-8]
   1e544:	lsl	r3, r3, #2
   1e548:	add	r3, r1, r3
   1e54c:	ldr	r3, [r3]
   1e550:	cmp	r2, r3
   1e554:	bge	1e5a0 <ftello64@plt+0xcf38>
   1e558:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e55c:	ldr	r2, [r3, #8]
   1e560:	ldr	r3, [fp, #-8]
   1e564:	sub	r1, r3, #1
   1e568:	str	r1, [fp, #-8]
   1e56c:	lsl	r3, r3, #2
   1e570:	add	r2, r2, r3
   1e574:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e578:	ldr	r1, [r3, #8]
   1e57c:	ldr	r3, [fp, #-16]
   1e580:	sub	r3, r3, #1
   1e584:	str	r3, [fp, #-16]
   1e588:	ldr	r3, [fp, #-16]
   1e58c:	lsl	r3, r3, #2
   1e590:	add	r3, r1, r3
   1e594:	ldr	r2, [r2]
   1e598:	str	r2, [r3]
   1e59c:	b	1e5ac <ftello64@plt+0xcf44>
   1e5a0:	ldr	r3, [fp, #-12]
   1e5a4:	sub	r3, r3, #1
   1e5a8:	str	r3, [fp, #-12]
   1e5ac:	ldr	r3, [fp, #-8]
   1e5b0:	cmp	r3, #0
   1e5b4:	blt	1e5c4 <ftello64@plt+0xcf5c>
   1e5b8:	ldr	r3, [fp, #-12]
   1e5bc:	cmp	r3, #0
   1e5c0:	bge	1e4cc <ftello64@plt+0xce64>
   1e5c4:	ldr	r3, [fp, #-8]
   1e5c8:	cmp	r3, #0
   1e5cc:	blt	1e614 <ftello64@plt+0xcfac>
   1e5d0:	ldr	r3, [fp, #-8]
   1e5d4:	add	r3, r3, #1
   1e5d8:	ldr	r2, [fp, #-16]
   1e5dc:	sub	r3, r2, r3
   1e5e0:	str	r3, [fp, #-16]
   1e5e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e5e8:	ldr	r2, [r3, #8]
   1e5ec:	ldr	r3, [fp, #-16]
   1e5f0:	lsl	r3, r3, #2
   1e5f4:	add	r0, r2, r3
   1e5f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e5fc:	ldr	r1, [r3, #8]
   1e600:	ldr	r3, [fp, #-8]
   1e604:	add	r3, r3, #1
   1e608:	lsl	r3, r3, #2
   1e60c:	mov	r2, r3
   1e610:	bl	11338 <memcpy@plt>
   1e614:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e618:	ldr	r3, [r3, #4]
   1e61c:	sub	r3, r3, #1
   1e620:	str	r3, [fp, #-12]
   1e624:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e628:	ldr	r2, [r3, #4]
   1e62c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e630:	ldr	r3, [r3, #4]
   1e634:	lsl	r3, r3, #1
   1e638:	add	r3, r2, r3
   1e63c:	sub	r3, r3, #1
   1e640:	str	r3, [fp, #-8]
   1e644:	ldr	r2, [fp, #-8]
   1e648:	ldr	r3, [fp, #-16]
   1e64c:	sub	r3, r2, r3
   1e650:	add	r3, r3, #1
   1e654:	str	r3, [fp, #-20]	; 0xffffffec
   1e658:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e65c:	cmp	r3, #0
   1e660:	bne	1e66c <ftello64@plt+0xd004>
   1e664:	mov	r3, #0
   1e668:	b	1e794 <ftello64@plt+0xd12c>
   1e66c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e670:	ldr	r2, [r3, #4]
   1e674:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e678:	add	r2, r2, r3
   1e67c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e680:	str	r2, [r3, #4]
   1e684:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e688:	ldr	r2, [r3, #8]
   1e68c:	ldr	r3, [fp, #-8]
   1e690:	lsl	r3, r3, #2
   1e694:	add	r3, r2, r3
   1e698:	ldr	r2, [r3]
   1e69c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e6a0:	ldr	r1, [r3, #8]
   1e6a4:	ldr	r3, [fp, #-12]
   1e6a8:	lsl	r3, r3, #2
   1e6ac:	add	r3, r1, r3
   1e6b0:	ldr	r3, [r3]
   1e6b4:	cmp	r2, r3
   1e6b8:	ble	1e714 <ftello64@plt+0xd0ac>
   1e6bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e6c0:	ldr	r2, [r3, #8]
   1e6c4:	ldr	r3, [fp, #-8]
   1e6c8:	sub	r1, r3, #1
   1e6cc:	str	r1, [fp, #-8]
   1e6d0:	lsl	r3, r3, #2
   1e6d4:	add	r2, r2, r3
   1e6d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e6dc:	ldr	r1, [r3, #8]
   1e6e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e6e4:	sub	r0, r3, #1
   1e6e8:	str	r0, [fp, #-20]	; 0xffffffec
   1e6ec:	ldr	r0, [fp, #-12]
   1e6f0:	add	r3, r3, r0
   1e6f4:	lsl	r3, r3, #2
   1e6f8:	add	r3, r1, r3
   1e6fc:	ldr	r2, [r2]
   1e700:	str	r2, [r3]
   1e704:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e708:	cmp	r3, #0
   1e70c:	bne	1e684 <ftello64@plt+0xd01c>
   1e710:	b	1e790 <ftello64@plt+0xd128>
   1e714:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e718:	ldr	r2, [r3, #8]
   1e71c:	ldr	r3, [fp, #-12]
   1e720:	lsl	r3, r3, #2
   1e724:	add	r2, r2, r3
   1e728:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e72c:	ldr	r1, [r3, #8]
   1e730:	ldr	r0, [fp, #-12]
   1e734:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e738:	add	r3, r0, r3
   1e73c:	lsl	r3, r3, #2
   1e740:	add	r3, r1, r3
   1e744:	ldr	r2, [r2]
   1e748:	str	r2, [r3]
   1e74c:	ldr	r3, [fp, #-12]
   1e750:	sub	r3, r3, #1
   1e754:	str	r3, [fp, #-12]
   1e758:	ldr	r3, [fp, #-12]
   1e75c:	cmp	r3, #0
   1e760:	bge	1e684 <ftello64@plt+0xd01c>
   1e764:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e768:	ldr	r0, [r3, #8]
   1e76c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e770:	ldr	r2, [r3, #8]
   1e774:	ldr	r3, [fp, #-16]
   1e778:	lsl	r3, r3, #2
   1e77c:	add	r1, r2, r3
   1e780:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e784:	lsl	r3, r3, #2
   1e788:	mov	r2, r3
   1e78c:	bl	11338 <memcpy@plt>
   1e790:	mov	r3, #0
   1e794:	mov	r0, r3
   1e798:	sub	sp, fp, #4
   1e79c:	ldr	fp, [sp]
   1e7a0:	add	sp, sp, #4
   1e7a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e7a8:	str	fp, [sp, #-8]!
   1e7ac:	str	lr, [sp, #4]
   1e7b0:	add	fp, sp, #4
   1e7b4:	sub	sp, sp, #16
   1e7b8:	str	r0, [fp, #-16]
   1e7bc:	str	r1, [fp, #-20]	; 0xffffffec
   1e7c0:	ldr	r3, [fp, #-16]
   1e7c4:	ldr	r3, [r3]
   1e7c8:	cmp	r3, #0
   1e7cc:	bne	1e804 <ftello64@plt+0xd19c>
   1e7d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e7d4:	ldr	r0, [fp, #-16]
   1e7d8:	bl	1d850 <ftello64@plt+0xc1e8>
   1e7dc:	mov	r3, r0
   1e7e0:	cmp	r3, #0
   1e7e4:	moveq	r3, #1
   1e7e8:	movne	r3, #0
   1e7ec:	uxtb	r3, r3
   1e7f0:	cmp	r3, #0
   1e7f4:	movne	r3, #1
   1e7f8:	moveq	r3, #0
   1e7fc:	uxtb	r3, r3
   1e800:	b	1ea14 <ftello64@plt+0xd3ac>
   1e804:	ldr	r3, [fp, #-16]
   1e808:	ldr	r3, [r3, #4]
   1e80c:	cmp	r3, #0
   1e810:	bne	1e84c <ftello64@plt+0xd1e4>
   1e814:	ldr	r3, [fp, #-16]
   1e818:	ldr	r3, [r3, #8]
   1e81c:	cmp	r3, #0
   1e820:	ldr	r3, [fp, #-16]
   1e824:	ldr	r3, [r3, #8]
   1e828:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e82c:	str	r2, [r3]
   1e830:	ldr	r3, [fp, #-16]
   1e834:	ldr	r3, [r3, #4]
   1e838:	add	r2, r3, #1
   1e83c:	ldr	r3, [fp, #-16]
   1e840:	str	r2, [r3, #4]
   1e844:	mov	r3, #1
   1e848:	b	1ea14 <ftello64@plt+0xd3ac>
   1e84c:	ldr	r3, [fp, #-16]
   1e850:	ldr	r2, [r3]
   1e854:	ldr	r3, [fp, #-16]
   1e858:	ldr	r3, [r3, #4]
   1e85c:	cmp	r2, r3
   1e860:	bne	1e8cc <ftello64@plt+0xd264>
   1e864:	ldr	r3, [fp, #-16]
   1e868:	ldr	r3, [r3]
   1e86c:	lsl	r2, r3, #1
   1e870:	ldr	r3, [fp, #-16]
   1e874:	str	r2, [r3]
   1e878:	ldr	r3, [fp, #-16]
   1e87c:	ldr	r2, [r3, #8]
   1e880:	ldr	r3, [fp, #-16]
   1e884:	ldr	r3, [r3]
   1e888:	lsl	r3, r3, #2
   1e88c:	mov	r1, r3
   1e890:	mov	r0, r2
   1e894:	bl	35ffc <ftello64@plt+0x24994>
   1e898:	str	r0, [fp, #-12]
   1e89c:	ldr	r3, [fp, #-12]
   1e8a0:	cmp	r3, #0
   1e8a4:	moveq	r3, #1
   1e8a8:	movne	r3, #0
   1e8ac:	uxtb	r3, r3
   1e8b0:	cmp	r3, #0
   1e8b4:	beq	1e8c0 <ftello64@plt+0xd258>
   1e8b8:	mov	r3, #0
   1e8bc:	b	1ea14 <ftello64@plt+0xd3ac>
   1e8c0:	ldr	r3, [fp, #-16]
   1e8c4:	ldr	r2, [fp, #-12]
   1e8c8:	str	r2, [r3, #8]
   1e8cc:	ldr	r3, [fp, #-16]
   1e8d0:	ldr	r3, [r3, #8]
   1e8d4:	ldr	r3, [r3]
   1e8d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e8dc:	cmp	r2, r3
   1e8e0:	bge	1e944 <ftello64@plt+0xd2dc>
   1e8e4:	ldr	r3, [fp, #-16]
   1e8e8:	ldr	r3, [r3, #4]
   1e8ec:	str	r3, [fp, #-8]
   1e8f0:	b	1e934 <ftello64@plt+0xd2cc>
   1e8f4:	ldr	r3, [fp, #-16]
   1e8f8:	ldr	r2, [r3, #8]
   1e8fc:	ldr	r3, [fp, #-8]
   1e900:	sub	r3, r3, #-1073741823	; 0xc0000001
   1e904:	lsl	r3, r3, #2
   1e908:	add	r2, r2, r3
   1e90c:	ldr	r3, [fp, #-16]
   1e910:	ldr	r1, [r3, #8]
   1e914:	ldr	r3, [fp, #-8]
   1e918:	lsl	r3, r3, #2
   1e91c:	add	r3, r1, r3
   1e920:	ldr	r2, [r2]
   1e924:	str	r2, [r3]
   1e928:	ldr	r3, [fp, #-8]
   1e92c:	sub	r3, r3, #1
   1e930:	str	r3, [fp, #-8]
   1e934:	ldr	r3, [fp, #-8]
   1e938:	cmp	r3, #0
   1e93c:	bgt	1e8f4 <ftello64@plt+0xd28c>
   1e940:	b	1e9e0 <ftello64@plt+0xd378>
   1e944:	ldr	r3, [fp, #-16]
   1e948:	ldr	r3, [r3, #4]
   1e94c:	str	r3, [fp, #-8]
   1e950:	b	1e994 <ftello64@plt+0xd32c>
   1e954:	ldr	r3, [fp, #-16]
   1e958:	ldr	r2, [r3, #8]
   1e95c:	ldr	r3, [fp, #-8]
   1e960:	sub	r3, r3, #-1073741823	; 0xc0000001
   1e964:	lsl	r3, r3, #2
   1e968:	add	r2, r2, r3
   1e96c:	ldr	r3, [fp, #-16]
   1e970:	ldr	r1, [r3, #8]
   1e974:	ldr	r3, [fp, #-8]
   1e978:	lsl	r3, r3, #2
   1e97c:	add	r3, r1, r3
   1e980:	ldr	r2, [r2]
   1e984:	str	r2, [r3]
   1e988:	ldr	r3, [fp, #-8]
   1e98c:	sub	r3, r3, #1
   1e990:	str	r3, [fp, #-8]
   1e994:	ldr	r3, [fp, #-16]
   1e998:	ldr	r2, [r3, #8]
   1e99c:	ldr	r3, [fp, #-8]
   1e9a0:	sub	r3, r3, #-1073741823	; 0xc0000001
   1e9a4:	lsl	r3, r3, #2
   1e9a8:	add	r3, r2, r3
   1e9ac:	ldr	r3, [r3]
   1e9b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e9b4:	cmp	r2, r3
   1e9b8:	blt	1e954 <ftello64@plt+0xd2ec>
   1e9bc:	ldr	r3, [fp, #-16]
   1e9c0:	ldr	r2, [r3, #8]
   1e9c4:	ldr	r3, [fp, #-8]
   1e9c8:	sub	r3, r3, #-1073741823	; 0xc0000001
   1e9cc:	lsl	r3, r3, #2
   1e9d0:	add	r3, r2, r3
   1e9d4:	ldr	r3, [r3]
   1e9d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e9dc:	cmp	r2, r3
   1e9e0:	ldr	r3, [fp, #-16]
   1e9e4:	ldr	r2, [r3, #8]
   1e9e8:	ldr	r3, [fp, #-8]
   1e9ec:	lsl	r3, r3, #2
   1e9f0:	add	r3, r2, r3
   1e9f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e9f8:	str	r2, [r3]
   1e9fc:	ldr	r3, [fp, #-16]
   1ea00:	ldr	r3, [r3, #4]
   1ea04:	add	r2, r3, #1
   1ea08:	ldr	r3, [fp, #-16]
   1ea0c:	str	r2, [r3, #4]
   1ea10:	mov	r3, #1
   1ea14:	mov	r0, r3
   1ea18:	sub	sp, fp, #4
   1ea1c:	ldr	fp, [sp]
   1ea20:	add	sp, sp, #4
   1ea24:	pop	{pc}		; (ldr pc, [sp], #4)
   1ea28:	str	fp, [sp, #-8]!
   1ea2c:	str	lr, [sp, #4]
   1ea30:	add	fp, sp, #4
   1ea34:	sub	sp, sp, #16
   1ea38:	str	r0, [fp, #-16]
   1ea3c:	str	r1, [fp, #-20]	; 0xffffffec
   1ea40:	ldr	r3, [fp, #-16]
   1ea44:	ldr	r2, [r3]
   1ea48:	ldr	r3, [fp, #-16]
   1ea4c:	ldr	r3, [r3, #4]
   1ea50:	cmp	r2, r3
   1ea54:	bne	1eac4 <ftello64@plt+0xd45c>
   1ea58:	ldr	r3, [fp, #-16]
   1ea5c:	ldr	r3, [r3]
   1ea60:	add	r3, r3, #1
   1ea64:	lsl	r2, r3, #1
   1ea68:	ldr	r3, [fp, #-16]
   1ea6c:	str	r2, [r3]
   1ea70:	ldr	r3, [fp, #-16]
   1ea74:	ldr	r2, [r3, #8]
   1ea78:	ldr	r3, [fp, #-16]
   1ea7c:	ldr	r3, [r3]
   1ea80:	lsl	r3, r3, #2
   1ea84:	mov	r1, r3
   1ea88:	mov	r0, r2
   1ea8c:	bl	35ffc <ftello64@plt+0x24994>
   1ea90:	str	r0, [fp, #-8]
   1ea94:	ldr	r3, [fp, #-8]
   1ea98:	cmp	r3, #0
   1ea9c:	moveq	r3, #1
   1eaa0:	movne	r3, #0
   1eaa4:	uxtb	r3, r3
   1eaa8:	cmp	r3, #0
   1eaac:	beq	1eab8 <ftello64@plt+0xd450>
   1eab0:	mov	r3, #0
   1eab4:	b	1eaf4 <ftello64@plt+0xd48c>
   1eab8:	ldr	r3, [fp, #-16]
   1eabc:	ldr	r2, [fp, #-8]
   1eac0:	str	r2, [r3, #8]
   1eac4:	ldr	r3, [fp, #-16]
   1eac8:	ldr	r2, [r3, #8]
   1eacc:	ldr	r3, [fp, #-16]
   1ead0:	ldr	r3, [r3, #4]
   1ead4:	add	r0, r3, #1
   1ead8:	ldr	r1, [fp, #-16]
   1eadc:	str	r0, [r1, #4]
   1eae0:	lsl	r3, r3, #2
   1eae4:	add	r3, r2, r3
   1eae8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1eaec:	str	r2, [r3]
   1eaf0:	mov	r3, #1
   1eaf4:	mov	r0, r3
   1eaf8:	sub	sp, fp, #4
   1eafc:	ldr	fp, [sp]
   1eb00:	add	sp, sp, #4
   1eb04:	pop	{pc}		; (ldr pc, [sp], #4)
   1eb08:	push	{fp}		; (str fp, [sp, #-4]!)
   1eb0c:	add	fp, sp, #0
   1eb10:	sub	sp, sp, #20
   1eb14:	str	r0, [fp, #-16]
   1eb18:	str	r1, [fp, #-20]	; 0xffffffec
   1eb1c:	ldr	r3, [fp, #-16]
   1eb20:	cmp	r3, #0
   1eb24:	beq	1eb4c <ftello64@plt+0xd4e4>
   1eb28:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb2c:	cmp	r3, #0
   1eb30:	beq	1eb4c <ftello64@plt+0xd4e4>
   1eb34:	ldr	r3, [fp, #-16]
   1eb38:	ldr	r2, [r3, #4]
   1eb3c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb40:	ldr	r3, [r3, #4]
   1eb44:	cmp	r2, r3
   1eb48:	beq	1eb54 <ftello64@plt+0xd4ec>
   1eb4c:	mov	r3, #0
   1eb50:	b	1ebc0 <ftello64@plt+0xd558>
   1eb54:	ldr	r3, [fp, #-16]
   1eb58:	ldr	r3, [r3, #4]
   1eb5c:	str	r3, [fp, #-8]
   1eb60:	b	1eba4 <ftello64@plt+0xd53c>
   1eb64:	ldr	r3, [fp, #-16]
   1eb68:	ldr	r2, [r3, #8]
   1eb6c:	ldr	r3, [fp, #-8]
   1eb70:	lsl	r3, r3, #2
   1eb74:	add	r3, r2, r3
   1eb78:	ldr	r2, [r3]
   1eb7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb80:	ldr	r1, [r3, #8]
   1eb84:	ldr	r3, [fp, #-8]
   1eb88:	lsl	r3, r3, #2
   1eb8c:	add	r3, r1, r3
   1eb90:	ldr	r3, [r3]
   1eb94:	cmp	r2, r3
   1eb98:	beq	1eba4 <ftello64@plt+0xd53c>
   1eb9c:	mov	r3, #0
   1eba0:	b	1ebc0 <ftello64@plt+0xd558>
   1eba4:	ldr	r3, [fp, #-8]
   1eba8:	sub	r3, r3, #1
   1ebac:	str	r3, [fp, #-8]
   1ebb0:	ldr	r3, [fp, #-8]
   1ebb4:	cmp	r3, #0
   1ebb8:	bge	1eb64 <ftello64@plt+0xd4fc>
   1ebbc:	mov	r3, #1
   1ebc0:	mov	r0, r3
   1ebc4:	add	sp, fp, #0
   1ebc8:	pop	{fp}		; (ldr fp, [sp], #4)
   1ebcc:	bx	lr
   1ebd0:	push	{fp}		; (str fp, [sp, #-4]!)
   1ebd4:	add	fp, sp, #0
   1ebd8:	sub	sp, sp, #28
   1ebdc:	str	r0, [fp, #-24]	; 0xffffffe8
   1ebe0:	str	r1, [fp, #-28]	; 0xffffffe4
   1ebe4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ebe8:	ldr	r3, [r3, #4]
   1ebec:	cmp	r3, #0
   1ebf0:	bgt	1ebfc <ftello64@plt+0xd594>
   1ebf4:	mov	r3, #0
   1ebf8:	b	1ecac <ftello64@plt+0xd644>
   1ebfc:	mov	r3, #0
   1ec00:	str	r3, [fp, #-8]
   1ec04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ec08:	ldr	r3, [r3, #4]
   1ec0c:	sub	r3, r3, #1
   1ec10:	str	r3, [fp, #-12]
   1ec14:	b	1ec68 <ftello64@plt+0xd600>
   1ec18:	ldr	r2, [fp, #-8]
   1ec1c:	ldr	r3, [fp, #-12]
   1ec20:	add	r3, r2, r3
   1ec24:	lsr	r3, r3, #1
   1ec28:	str	r3, [fp, #-16]
   1ec2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ec30:	ldr	r2, [r3, #8]
   1ec34:	ldr	r3, [fp, #-16]
   1ec38:	lsl	r3, r3, #2
   1ec3c:	add	r3, r2, r3
   1ec40:	ldr	r3, [r3]
   1ec44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ec48:	cmp	r2, r3
   1ec4c:	ble	1ec60 <ftello64@plt+0xd5f8>
   1ec50:	ldr	r3, [fp, #-16]
   1ec54:	add	r3, r3, #1
   1ec58:	str	r3, [fp, #-8]
   1ec5c:	b	1ec68 <ftello64@plt+0xd600>
   1ec60:	ldr	r3, [fp, #-16]
   1ec64:	str	r3, [fp, #-12]
   1ec68:	ldr	r2, [fp, #-8]
   1ec6c:	ldr	r3, [fp, #-12]
   1ec70:	cmp	r2, r3
   1ec74:	bcc	1ec18 <ftello64@plt+0xd5b0>
   1ec78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ec7c:	ldr	r2, [r3, #8]
   1ec80:	ldr	r3, [fp, #-8]
   1ec84:	lsl	r3, r3, #2
   1ec88:	add	r3, r2, r3
   1ec8c:	ldr	r3, [r3]
   1ec90:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ec94:	cmp	r2, r3
   1ec98:	bne	1eca8 <ftello64@plt+0xd640>
   1ec9c:	ldr	r3, [fp, #-8]
   1eca0:	add	r3, r3, #1
   1eca4:	b	1ecac <ftello64@plt+0xd644>
   1eca8:	mov	r3, #0
   1ecac:	mov	r0, r3
   1ecb0:	add	sp, fp, #0
   1ecb4:	pop	{fp}		; (ldr fp, [sp], #4)
   1ecb8:	bx	lr
   1ecbc:	push	{fp}		; (str fp, [sp, #-4]!)
   1ecc0:	add	fp, sp, #0
   1ecc4:	sub	sp, sp, #12
   1ecc8:	str	r0, [fp, #-8]
   1eccc:	str	r1, [fp, #-12]
   1ecd0:	ldr	r3, [fp, #-12]
   1ecd4:	cmp	r3, #0
   1ecd8:	blt	1ed60 <ftello64@plt+0xd6f8>
   1ecdc:	ldr	r3, [fp, #-8]
   1ece0:	ldr	r3, [r3, #4]
   1ece4:	ldr	r2, [fp, #-12]
   1ece8:	cmp	r2, r3
   1ecec:	bge	1ed60 <ftello64@plt+0xd6f8>
   1ecf0:	ldr	r3, [fp, #-8]
   1ecf4:	ldr	r3, [r3, #4]
   1ecf8:	sub	r2, r3, #1
   1ecfc:	ldr	r3, [fp, #-8]
   1ed00:	str	r2, [r3, #4]
   1ed04:	b	1ed48 <ftello64@plt+0xd6e0>
   1ed08:	ldr	r3, [fp, #-8]
   1ed0c:	ldr	r2, [r3, #8]
   1ed10:	ldr	r3, [fp, #-12]
   1ed14:	add	r3, r3, #1
   1ed18:	lsl	r3, r3, #2
   1ed1c:	add	r2, r2, r3
   1ed20:	ldr	r3, [fp, #-8]
   1ed24:	ldr	r1, [r3, #8]
   1ed28:	ldr	r3, [fp, #-12]
   1ed2c:	lsl	r3, r3, #2
   1ed30:	add	r3, r1, r3
   1ed34:	ldr	r2, [r2]
   1ed38:	str	r2, [r3]
   1ed3c:	ldr	r3, [fp, #-12]
   1ed40:	add	r3, r3, #1
   1ed44:	str	r3, [fp, #-12]
   1ed48:	ldr	r3, [fp, #-8]
   1ed4c:	ldr	r3, [r3, #4]
   1ed50:	ldr	r2, [fp, #-12]
   1ed54:	cmp	r2, r3
   1ed58:	blt	1ed08 <ftello64@plt+0xd6a0>
   1ed5c:	b	1ed64 <ftello64@plt+0xd6fc>
   1ed60:	nop	{0}
   1ed64:	add	sp, fp, #0
   1ed68:	pop	{fp}		; (ldr fp, [sp], #4)
   1ed6c:	bx	lr
   1ed70:	str	fp, [sp, #-8]!
   1ed74:	str	lr, [sp, #4]
   1ed78:	add	fp, sp, #4
   1ed7c:	sub	sp, sp, #48	; 0x30
   1ed80:	str	r0, [fp, #-40]	; 0xffffffd8
   1ed84:	sub	r3, fp, #48	; 0x30
   1ed88:	stm	r3, {r1, r2}
   1ed8c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ed90:	ldr	r2, [r3, #8]
   1ed94:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ed98:	ldr	r3, [r3, #4]
   1ed9c:	cmp	r2, r3
   1eda0:	movcs	r3, #1
   1eda4:	movcc	r3, #0
   1eda8:	uxtb	r3, r3
   1edac:	cmp	r3, #0
   1edb0:	beq	1eff4 <ftello64@plt+0xd98c>
   1edb4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1edb8:	ldr	r3, [r3, #4]
   1edbc:	lsl	r3, r3, #1
   1edc0:	str	r3, [fp, #-8]
   1edc4:	mov	r3, #12
   1edc8:	str	r3, [fp, #-12]
   1edcc:	mvn	r2, #0
   1edd0:	ldr	r3, [fp, #-12]
   1edd4:	udiv	r3, r2, r3
   1edd8:	cmp	r3, #0
   1eddc:	blt	1edf0 <ftello64@plt+0xd788>
   1ede0:	mvn	r2, #0
   1ede4:	ldr	r3, [fp, #-12]
   1ede8:	udiv	r3, r2, r3
   1edec:	b	1edf4 <ftello64@plt+0xd78c>
   1edf0:	mvn	r3, #-2147483648	; 0x80000000
   1edf4:	ldr	r2, [fp, #-8]
   1edf8:	cmp	r3, r2
   1edfc:	movcc	r3, #1
   1ee00:	movcs	r3, #0
   1ee04:	uxtb	r3, r3
   1ee08:	cmp	r3, #0
   1ee0c:	beq	1ee18 <ftello64@plt+0xd7b0>
   1ee10:	mvn	r3, #0
   1ee14:	b	1f140 <ftello64@plt+0xdad8>
   1ee18:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ee1c:	ldr	r2, [r3]
   1ee20:	ldr	r3, [fp, #-8]
   1ee24:	lsl	r3, r3, #3
   1ee28:	mov	r1, r3
   1ee2c:	mov	r0, r2
   1ee30:	bl	35ffc <ftello64@plt+0x24994>
   1ee34:	str	r0, [fp, #-16]
   1ee38:	ldr	r3, [fp, #-16]
   1ee3c:	cmp	r3, #0
   1ee40:	moveq	r3, #1
   1ee44:	movne	r3, #0
   1ee48:	uxtb	r3, r3
   1ee4c:	cmp	r3, #0
   1ee50:	beq	1ee5c <ftello64@plt+0xd7f4>
   1ee54:	mvn	r3, #0
   1ee58:	b	1f140 <ftello64@plt+0xdad8>
   1ee5c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ee60:	ldr	r2, [fp, #-16]
   1ee64:	str	r2, [r3]
   1ee68:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ee6c:	ldr	r2, [r3, #12]
   1ee70:	ldr	r3, [fp, #-8]
   1ee74:	lsl	r3, r3, #2
   1ee78:	mov	r1, r3
   1ee7c:	mov	r0, r2
   1ee80:	bl	35ffc <ftello64@plt+0x24994>
   1ee84:	str	r0, [fp, #-20]	; 0xffffffec
   1ee88:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ee8c:	ldr	r2, [r3, #16]
   1ee90:	ldr	r3, [fp, #-8]
   1ee94:	lsl	r3, r3, #2
   1ee98:	mov	r1, r3
   1ee9c:	mov	r0, r2
   1eea0:	bl	35ffc <ftello64@plt+0x24994>
   1eea4:	str	r0, [fp, #-24]	; 0xffffffe8
   1eea8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1eeac:	ldr	r0, [r3, #20]
   1eeb0:	ldr	r2, [fp, #-8]
   1eeb4:	mov	r3, r2
   1eeb8:	lsl	r3, r3, #1
   1eebc:	add	r3, r3, r2
   1eec0:	lsl	r3, r3, #2
   1eec4:	mov	r1, r3
   1eec8:	bl	35ffc <ftello64@plt+0x24994>
   1eecc:	str	r0, [fp, #-28]	; 0xffffffe4
   1eed0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1eed4:	ldr	r0, [r3, #24]
   1eed8:	ldr	r2, [fp, #-8]
   1eedc:	mov	r3, r2
   1eee0:	lsl	r3, r3, #1
   1eee4:	add	r3, r3, r2
   1eee8:	lsl	r3, r3, #2
   1eeec:	mov	r1, r3
   1eef0:	bl	35ffc <ftello64@plt+0x24994>
   1eef4:	str	r0, [fp, #-32]	; 0xffffffe0
   1eef8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eefc:	cmp	r3, #0
   1ef00:	moveq	r3, #1
   1ef04:	movne	r3, #0
   1ef08:	uxtb	r3, r3
   1ef0c:	cmp	r3, #0
   1ef10:	bne	1ef30 <ftello64@plt+0xd8c8>
   1ef14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ef18:	cmp	r3, #0
   1ef1c:	moveq	r3, #1
   1ef20:	movne	r3, #0
   1ef24:	uxtb	r3, r3
   1ef28:	cmp	r3, #0
   1ef2c:	beq	1ef38 <ftello64@plt+0xd8d0>
   1ef30:	mov	r3, #1
   1ef34:	b	1ef3c <ftello64@plt+0xd8d4>
   1ef38:	mov	r3, #0
   1ef3c:	cmp	r3, #0
   1ef40:	bne	1ef60 <ftello64@plt+0xd8f8>
   1ef44:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ef48:	cmp	r3, #0
   1ef4c:	moveq	r3, #1
   1ef50:	movne	r3, #0
   1ef54:	uxtb	r3, r3
   1ef58:	cmp	r3, #0
   1ef5c:	beq	1ef68 <ftello64@plt+0xd900>
   1ef60:	mov	r3, #1
   1ef64:	b	1ef6c <ftello64@plt+0xd904>
   1ef68:	mov	r3, #0
   1ef6c:	cmp	r3, #0
   1ef70:	bne	1ef90 <ftello64@plt+0xd928>
   1ef74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ef78:	cmp	r3, #0
   1ef7c:	moveq	r3, #1
   1ef80:	movne	r3, #0
   1ef84:	uxtb	r3, r3
   1ef88:	cmp	r3, #0
   1ef8c:	beq	1efb8 <ftello64@plt+0xd950>
   1ef90:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ef94:	bl	16d88 <ftello64@plt+0x5720>
   1ef98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ef9c:	bl	16d88 <ftello64@plt+0x5720>
   1efa0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1efa4:	bl	16d88 <ftello64@plt+0x5720>
   1efa8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1efac:	bl	16d88 <ftello64@plt+0x5720>
   1efb0:	mvn	r3, #0
   1efb4:	b	1f140 <ftello64@plt+0xdad8>
   1efb8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1efbc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1efc0:	str	r2, [r3, #12]
   1efc4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1efc8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1efcc:	str	r2, [r3, #16]
   1efd0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1efd4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1efd8:	str	r2, [r3, #20]
   1efdc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1efe0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1efe4:	str	r2, [r3, #24]
   1efe8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1efec:	ldr	r2, [fp, #-8]
   1eff0:	str	r2, [r3, #4]
   1eff4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1eff8:	ldr	r2, [r3]
   1effc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f000:	ldr	r3, [r3, #8]
   1f004:	lsl	r3, r3, #3
   1f008:	add	r3, r2, r3
   1f00c:	mov	r1, r3
   1f010:	sub	r3, fp, #48	; 0x30
   1f014:	ldrd	r2, [r3]
   1f018:	strd	r2, [r1]
   1f01c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f020:	ldr	r2, [r3]
   1f024:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f028:	ldr	r3, [r3, #8]
   1f02c:	lsl	r3, r3, #3
   1f030:	add	r2, r2, r3
   1f034:	ldr	r3, [r2, #4]
   1f038:	bfc	r3, #8, #10
   1f03c:	str	r3, [r2, #4]
   1f040:	ldrb	r3, [fp, #-44]	; 0xffffffd4
   1f044:	cmp	r3, #5
   1f048:	bne	1f05c <ftello64@plt+0xd9f4>
   1f04c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f050:	ldr	r3, [r3, #92]	; 0x5c
   1f054:	cmp	r3, #1
   1f058:	bgt	1f068 <ftello64@plt+0xda00>
   1f05c:	ldrb	r3, [fp, #-44]	; 0xffffffd4
   1f060:	cmp	r3, #6
   1f064:	bne	1f070 <ftello64@plt+0xda08>
   1f068:	mov	r1, #1
   1f06c:	b	1f074 <ftello64@plt+0xda0c>
   1f070:	mov	r1, #0
   1f074:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f078:	ldr	r2, [r3]
   1f07c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f080:	ldr	r3, [r3, #8]
   1f084:	lsl	r3, r3, #3
   1f088:	add	r2, r2, r3
   1f08c:	mov	r3, r1
   1f090:	and	r3, r3, #1
   1f094:	uxtb	r1, r3
   1f098:	ldrb	r3, [r2, #6]
   1f09c:	bfi	r3, r1, #4, #1
   1f0a0:	strb	r3, [r2, #6]
   1f0a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f0a8:	ldr	r2, [r3, #12]
   1f0ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f0b0:	ldr	r3, [r3, #8]
   1f0b4:	lsl	r3, r3, #2
   1f0b8:	add	r3, r2, r3
   1f0bc:	mvn	r2, #0
   1f0c0:	str	r2, [r3]
   1f0c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f0c8:	ldr	r1, [r3, #20]
   1f0cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f0d0:	ldr	r2, [r3, #8]
   1f0d4:	mov	r3, r2
   1f0d8:	lsl	r3, r3, #1
   1f0dc:	add	r3, r3, r2
   1f0e0:	lsl	r3, r3, #2
   1f0e4:	add	r3, r1, r3
   1f0e8:	mov	r2, #12
   1f0ec:	mov	r1, #0
   1f0f0:	mov	r0, r3
   1f0f4:	bl	1153c <memset@plt>
   1f0f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f0fc:	ldr	r1, [r3, #24]
   1f100:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f104:	ldr	r2, [r3, #8]
   1f108:	mov	r3, r2
   1f10c:	lsl	r3, r3, #1
   1f110:	add	r3, r3, r2
   1f114:	lsl	r3, r3, #2
   1f118:	add	r3, r1, r3
   1f11c:	mov	r2, #12
   1f120:	mov	r1, #0
   1f124:	mov	r0, r3
   1f128:	bl	1153c <memset@plt>
   1f12c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f130:	ldr	r3, [r3, #8]
   1f134:	add	r1, r3, #1
   1f138:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1f13c:	str	r1, [r2, #8]
   1f140:	mov	r0, r3
   1f144:	sub	sp, fp, #4
   1f148:	ldr	fp, [sp]
   1f14c:	add	sp, sp, #4
   1f150:	pop	{pc}		; (ldr pc, [sp], #4)
   1f154:	push	{fp}		; (str fp, [sp, #-4]!)
   1f158:	add	fp, sp, #0
   1f15c:	sub	sp, sp, #20
   1f160:	str	r0, [fp, #-16]
   1f164:	str	r1, [fp, #-20]	; 0xffffffec
   1f168:	ldr	r3, [fp, #-16]
   1f16c:	ldr	r3, [r3, #4]
   1f170:	mov	r2, r3
   1f174:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f178:	add	r3, r3, r2
   1f17c:	str	r3, [fp, #-8]
   1f180:	mov	r3, #0
   1f184:	str	r3, [fp, #-12]
   1f188:	b	1f1c0 <ftello64@plt+0xdb58>
   1f18c:	ldr	r3, [fp, #-16]
   1f190:	ldr	r2, [r3, #8]
   1f194:	ldr	r3, [fp, #-12]
   1f198:	lsl	r3, r3, #2
   1f19c:	add	r3, r2, r3
   1f1a0:	ldr	r3, [r3]
   1f1a4:	mov	r2, r3
   1f1a8:	ldr	r3, [fp, #-8]
   1f1ac:	add	r3, r3, r2
   1f1b0:	str	r3, [fp, #-8]
   1f1b4:	ldr	r3, [fp, #-12]
   1f1b8:	add	r3, r3, #1
   1f1bc:	str	r3, [fp, #-12]
   1f1c0:	ldr	r3, [fp, #-16]
   1f1c4:	ldr	r3, [r3, #4]
   1f1c8:	ldr	r2, [fp, #-12]
   1f1cc:	cmp	r2, r3
   1f1d0:	blt	1f18c <ftello64@plt+0xdb24>
   1f1d4:	ldr	r3, [fp, #-8]
   1f1d8:	mov	r0, r3
   1f1dc:	add	sp, fp, #0
   1f1e0:	pop	{fp}		; (ldr fp, [sp], #4)
   1f1e4:	bx	lr
   1f1e8:	str	fp, [sp, #-8]!
   1f1ec:	str	lr, [sp, #4]
   1f1f0:	add	fp, sp, #4
   1f1f4:	sub	sp, sp, #40	; 0x28
   1f1f8:	str	r0, [fp, #-32]	; 0xffffffe0
   1f1fc:	str	r1, [fp, #-36]	; 0xffffffdc
   1f200:	str	r2, [fp, #-40]	; 0xffffffd8
   1f204:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f208:	mov	r2, #0
   1f20c:	str	r2, [r3]
   1f210:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f214:	ldr	r3, [r3, #4]
   1f218:	cmp	r3, #0
   1f21c:	moveq	r3, #1
   1f220:	movne	r3, #0
   1f224:	uxtb	r3, r3
   1f228:	cmp	r3, #0
   1f22c:	beq	1f244 <ftello64@plt+0xdbdc>
   1f230:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f234:	mov	r2, #0
   1f238:	str	r2, [r3]
   1f23c:	mov	r3, #0
   1f240:	b	1f34c <ftello64@plt+0xdce4>
   1f244:	mov	r1, #0
   1f248:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f24c:	bl	1f154 <ftello64@plt+0xdaec>
   1f250:	str	r0, [fp, #-12]
   1f254:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f258:	ldr	r1, [r3, #32]
   1f25c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f260:	ldr	r2, [r3, #68]	; 0x44
   1f264:	ldr	r3, [fp, #-12]
   1f268:	and	r2, r2, r3
   1f26c:	mov	r3, r2
   1f270:	lsl	r3, r3, #1
   1f274:	add	r3, r3, r2
   1f278:	lsl	r3, r3, #2
   1f27c:	add	r3, r1, r3
   1f280:	str	r3, [fp, #-16]
   1f284:	mov	r3, #0
   1f288:	str	r3, [fp, #-8]
   1f28c:	b	1f2f8 <ftello64@plt+0xdc90>
   1f290:	ldr	r3, [fp, #-16]
   1f294:	ldr	r2, [r3, #8]
   1f298:	ldr	r3, [fp, #-8]
   1f29c:	lsl	r3, r3, #2
   1f2a0:	add	r3, r2, r3
   1f2a4:	ldr	r3, [r3]
   1f2a8:	str	r3, [fp, #-20]	; 0xffffffec
   1f2ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f2b0:	ldr	r3, [r3]
   1f2b4:	ldr	r2, [fp, #-12]
   1f2b8:	cmp	r2, r3
   1f2bc:	bne	1f2e8 <ftello64@plt+0xdc80>
   1f2c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f2c4:	add	r3, r3, #4
   1f2c8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1f2cc:	mov	r0, r3
   1f2d0:	bl	1eb08 <ftello64@plt+0xd4a0>
   1f2d4:	mov	r3, r0
   1f2d8:	cmp	r3, #0
   1f2dc:	beq	1f2ec <ftello64@plt+0xdc84>
   1f2e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f2e4:	b	1f34c <ftello64@plt+0xdce4>
   1f2e8:	nop	{0}
   1f2ec:	ldr	r3, [fp, #-8]
   1f2f0:	add	r3, r3, #1
   1f2f4:	str	r3, [fp, #-8]
   1f2f8:	ldr	r3, [fp, #-16]
   1f2fc:	ldr	r3, [r3]
   1f300:	ldr	r2, [fp, #-8]
   1f304:	cmp	r2, r3
   1f308:	blt	1f290 <ftello64@plt+0xdc28>
   1f30c:	ldr	r2, [fp, #-12]
   1f310:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1f314:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f318:	bl	1f7bc <ftello64@plt+0xe154>
   1f31c:	str	r0, [fp, #-24]	; 0xffffffe8
   1f320:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f324:	cmp	r3, #0
   1f328:	moveq	r3, #1
   1f32c:	movne	r3, #0
   1f330:	uxtb	r3, r3
   1f334:	cmp	r3, #0
   1f338:	beq	1f348 <ftello64@plt+0xdce0>
   1f33c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f340:	mov	r2, #12
   1f344:	str	r2, [r3]
   1f348:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f34c:	mov	r0, r3
   1f350:	sub	sp, fp, #4
   1f354:	ldr	fp, [sp]
   1f358:	add	sp, sp, #4
   1f35c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f360:	str	fp, [sp, #-8]!
   1f364:	str	lr, [sp, #4]
   1f368:	add	fp, sp, #4
   1f36c:	sub	sp, sp, #40	; 0x28
   1f370:	str	r0, [fp, #-32]	; 0xffffffe0
   1f374:	str	r1, [fp, #-36]	; 0xffffffdc
   1f378:	str	r2, [fp, #-40]	; 0xffffffd8
   1f37c:	str	r3, [fp, #-44]	; 0xffffffd4
   1f380:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f384:	mov	r2, #0
   1f388:	str	r2, [r3]
   1f38c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f390:	ldr	r3, [r3, #4]
   1f394:	cmp	r3, #0
   1f398:	bne	1f3b0 <ftello64@plt+0xdd48>
   1f39c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f3a0:	mov	r2, #0
   1f3a4:	str	r2, [r3]
   1f3a8:	mov	r3, #0
   1f3ac:	b	1f4d8 <ftello64@plt+0xde70>
   1f3b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f3b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f3b8:	bl	1f154 <ftello64@plt+0xdaec>
   1f3bc:	str	r0, [fp, #-12]
   1f3c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f3c4:	ldr	r1, [r3, #32]
   1f3c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f3cc:	ldr	r2, [r3, #68]	; 0x44
   1f3d0:	ldr	r3, [fp, #-12]
   1f3d4:	and	r2, r2, r3
   1f3d8:	mov	r3, r2
   1f3dc:	lsl	r3, r3, #1
   1f3e0:	add	r3, r3, r2
   1f3e4:	lsl	r3, r3, #2
   1f3e8:	add	r3, r1, r3
   1f3ec:	str	r3, [fp, #-16]
   1f3f0:	mov	r3, #0
   1f3f4:	str	r3, [fp, #-8]
   1f3f8:	b	1f480 <ftello64@plt+0xde18>
   1f3fc:	ldr	r3, [fp, #-16]
   1f400:	ldr	r2, [r3, #8]
   1f404:	ldr	r3, [fp, #-8]
   1f408:	lsl	r3, r3, #2
   1f40c:	add	r3, r2, r3
   1f410:	ldr	r3, [r3]
   1f414:	str	r3, [fp, #-20]	; 0xffffffec
   1f418:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f41c:	ldr	r3, [r3]
   1f420:	ldr	r2, [fp, #-12]
   1f424:	cmp	r2, r3
   1f428:	bne	1f474 <ftello64@plt+0xde0c>
   1f42c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f430:	ldrb	r3, [r3, #52]	; 0x34
   1f434:	ubfx	r3, r3, #0, #4
   1f438:	uxtb	r3, r3
   1f43c:	mov	r2, r3
   1f440:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1f444:	cmp	r3, r2
   1f448:	bne	1f474 <ftello64@plt+0xde0c>
   1f44c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f450:	ldr	r3, [r3, #40]	; 0x28
   1f454:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1f458:	mov	r0, r3
   1f45c:	bl	1eb08 <ftello64@plt+0xd4a0>
   1f460:	mov	r3, r0
   1f464:	cmp	r3, #0
   1f468:	beq	1f474 <ftello64@plt+0xde0c>
   1f46c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f470:	b	1f4d8 <ftello64@plt+0xde70>
   1f474:	ldr	r3, [fp, #-8]
   1f478:	add	r3, r3, #1
   1f47c:	str	r3, [fp, #-8]
   1f480:	ldr	r3, [fp, #-16]
   1f484:	ldr	r3, [r3]
   1f488:	ldr	r2, [fp, #-8]
   1f48c:	cmp	r2, r3
   1f490:	blt	1f3fc <ftello64@plt+0xdd94>
   1f494:	ldr	r3, [fp, #-12]
   1f498:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1f49c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1f4a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f4a4:	bl	1fa00 <ftello64@plt+0xe398>
   1f4a8:	str	r0, [fp, #-24]	; 0xffffffe8
   1f4ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f4b0:	cmp	r3, #0
   1f4b4:	moveq	r3, #1
   1f4b8:	movne	r3, #0
   1f4bc:	uxtb	r3, r3
   1f4c0:	cmp	r3, #0
   1f4c4:	beq	1f4d4 <ftello64@plt+0xde6c>
   1f4c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f4cc:	mov	r2, #12
   1f4d0:	str	r2, [r3]
   1f4d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f4d8:	mov	r0, r3
   1f4dc:	sub	sp, fp, #4
   1f4e0:	ldr	fp, [sp]
   1f4e4:	add	sp, sp, #4
   1f4e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f4ec:	str	fp, [sp, #-8]!
   1f4f0:	str	lr, [sp, #4]
   1f4f4:	add	fp, sp, #4
   1f4f8:	sub	sp, sp, #40	; 0x28
   1f4fc:	str	r0, [fp, #-32]	; 0xffffffe0
   1f500:	str	r1, [fp, #-36]	; 0xffffffdc
   1f504:	str	r2, [fp, #-40]	; 0xffffffd8
   1f508:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f50c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1f510:	str	r2, [r3]
   1f514:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f518:	add	r2, r3, #16
   1f51c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f520:	ldr	r3, [r3, #8]
   1f524:	mov	r1, r3
   1f528:	mov	r0, r2
   1f52c:	bl	1d7c0 <ftello64@plt+0xc158>
   1f530:	str	r0, [fp, #-12]
   1f534:	ldr	r3, [fp, #-12]
   1f538:	cmp	r3, #0
   1f53c:	movne	r3, #1
   1f540:	moveq	r3, #0
   1f544:	uxtb	r3, r3
   1f548:	cmp	r3, #0
   1f54c:	beq	1f558 <ftello64@plt+0xdef0>
   1f550:	mov	r3, #12
   1f554:	b	1f6ec <ftello64@plt+0xe084>
   1f558:	mov	r3, #0
   1f55c:	str	r3, [fp, #-8]
   1f560:	b	1f5e0 <ftello64@plt+0xdf78>
   1f564:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f568:	ldr	r2, [r3, #12]
   1f56c:	ldr	r3, [fp, #-8]
   1f570:	lsl	r3, r3, #2
   1f574:	add	r3, r2, r3
   1f578:	ldr	r3, [r3]
   1f57c:	str	r3, [fp, #-16]
   1f580:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f584:	ldr	r2, [r3]
   1f588:	ldr	r3, [fp, #-16]
   1f58c:	lsl	r3, r3, #3
   1f590:	add	r3, r2, r3
   1f594:	ldrb	r3, [r3, #4]
   1f598:	and	r3, r3, #8
   1f59c:	cmp	r3, #0
   1f5a0:	bne	1f5d4 <ftello64@plt+0xdf6c>
   1f5a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f5a8:	add	r3, r3, #16
   1f5ac:	ldr	r1, [fp, #-16]
   1f5b0:	mov	r0, r3
   1f5b4:	bl	1ea28 <ftello64@plt+0xd3c0>
   1f5b8:	mov	r3, r0
   1f5bc:	eor	r3, r3, #1
   1f5c0:	uxtb	r3, r3
   1f5c4:	cmp	r3, #0
   1f5c8:	beq	1f5d4 <ftello64@plt+0xdf6c>
   1f5cc:	mov	r3, #12
   1f5d0:	b	1f6ec <ftello64@plt+0xe084>
   1f5d4:	ldr	r3, [fp, #-8]
   1f5d8:	add	r3, r3, #1
   1f5dc:	str	r3, [fp, #-8]
   1f5e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f5e4:	ldr	r3, [r3, #8]
   1f5e8:	ldr	r2, [fp, #-8]
   1f5ec:	cmp	r2, r3
   1f5f0:	blt	1f564 <ftello64@plt+0xdefc>
   1f5f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f5f8:	ldr	r1, [r3, #32]
   1f5fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f600:	ldr	r2, [r3, #68]	; 0x44
   1f604:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1f608:	and	r2, r2, r3
   1f60c:	mov	r3, r2
   1f610:	lsl	r3, r3, #1
   1f614:	add	r3, r3, r2
   1f618:	lsl	r3, r3, #2
   1f61c:	add	r3, r1, r3
   1f620:	str	r3, [fp, #-20]	; 0xffffffec
   1f624:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f628:	ldr	r2, [r3, #4]
   1f62c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f630:	ldr	r3, [r3]
   1f634:	cmp	r2, r3
   1f638:	movle	r3, #1
   1f63c:	movgt	r3, #0
   1f640:	uxtb	r3, r3
   1f644:	cmp	r3, #0
   1f648:	beq	1f6bc <ftello64@plt+0xe054>
   1f64c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f650:	ldr	r3, [r3]
   1f654:	add	r3, r3, #1
   1f658:	lsl	r3, r3, #1
   1f65c:	str	r3, [fp, #-24]	; 0xffffffe8
   1f660:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f664:	ldr	r2, [r3, #8]
   1f668:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f66c:	lsl	r3, r3, #2
   1f670:	mov	r1, r3
   1f674:	mov	r0, r2
   1f678:	bl	35ffc <ftello64@plt+0x24994>
   1f67c:	str	r0, [fp, #-28]	; 0xffffffe4
   1f680:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1f684:	cmp	r3, #0
   1f688:	moveq	r3, #1
   1f68c:	movne	r3, #0
   1f690:	uxtb	r3, r3
   1f694:	cmp	r3, #0
   1f698:	beq	1f6a4 <ftello64@plt+0xe03c>
   1f69c:	mov	r3, #12
   1f6a0:	b	1f6ec <ftello64@plt+0xe084>
   1f6a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f6a8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1f6ac:	str	r2, [r3, #8]
   1f6b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f6b4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f6b8:	str	r2, [r3, #4]
   1f6bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f6c0:	ldr	r2, [r3, #8]
   1f6c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f6c8:	ldr	r3, [r3]
   1f6cc:	add	r0, r3, #1
   1f6d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f6d4:	str	r0, [r1]
   1f6d8:	lsl	r3, r3, #2
   1f6dc:	add	r3, r2, r3
   1f6e0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f6e4:	str	r2, [r3]
   1f6e8:	mov	r3, #0
   1f6ec:	mov	r0, r3
   1f6f0:	sub	sp, fp, #4
   1f6f4:	ldr	fp, [sp]
   1f6f8:	add	sp, sp, #4
   1f6fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1f700:	str	fp, [sp, #-8]!
   1f704:	str	lr, [sp, #4]
   1f708:	add	fp, sp, #4
   1f70c:	sub	sp, sp, #8
   1f710:	str	r0, [fp, #-8]
   1f714:	ldr	r3, [fp, #-8]
   1f718:	ldr	r3, [r3, #24]
   1f71c:	mov	r0, r3
   1f720:	bl	16d88 <ftello64@plt+0x5720>
   1f724:	ldr	r3, [fp, #-8]
   1f728:	ldr	r3, [r3, #36]	; 0x24
   1f72c:	mov	r0, r3
   1f730:	bl	16d88 <ftello64@plt+0x5720>
   1f734:	ldr	r3, [fp, #-8]
   1f738:	ldr	r2, [r3, #40]	; 0x28
   1f73c:	ldr	r3, [fp, #-8]
   1f740:	add	r3, r3, #4
   1f744:	cmp	r2, r3
   1f748:	beq	1f770 <ftello64@plt+0xe108>
   1f74c:	ldr	r3, [fp, #-8]
   1f750:	ldr	r3, [r3, #40]	; 0x28
   1f754:	ldr	r3, [r3, #8]
   1f758:	mov	r0, r3
   1f75c:	bl	16d88 <ftello64@plt+0x5720>
   1f760:	ldr	r3, [fp, #-8]
   1f764:	ldr	r3, [r3, #40]	; 0x28
   1f768:	mov	r0, r3
   1f76c:	bl	16d88 <ftello64@plt+0x5720>
   1f770:	ldr	r3, [fp, #-8]
   1f774:	ldr	r3, [r3, #12]
   1f778:	mov	r0, r3
   1f77c:	bl	16d88 <ftello64@plt+0x5720>
   1f780:	ldr	r3, [fp, #-8]
   1f784:	ldr	r3, [r3, #48]	; 0x30
   1f788:	mov	r0, r3
   1f78c:	bl	16d88 <ftello64@plt+0x5720>
   1f790:	ldr	r3, [fp, #-8]
   1f794:	ldr	r3, [r3, #44]	; 0x2c
   1f798:	mov	r0, r3
   1f79c:	bl	16d88 <ftello64@plt+0x5720>
   1f7a0:	ldr	r0, [fp, #-8]
   1f7a4:	bl	16d88 <ftello64@plt+0x5720>
   1f7a8:	nop	{0}
   1f7ac:	sub	sp, fp, #4
   1f7b0:	ldr	fp, [sp]
   1f7b4:	add	sp, sp, #4
   1f7b8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f7bc:	str	fp, [sp, #-8]!
   1f7c0:	str	lr, [sp, #4]
   1f7c4:	add	fp, sp, #4
   1f7c8:	sub	sp, sp, #40	; 0x28
   1f7cc:	str	r0, [fp, #-32]	; 0xffffffe0
   1f7d0:	str	r1, [fp, #-36]	; 0xffffffdc
   1f7d4:	str	r2, [fp, #-40]	; 0xffffffd8
   1f7d8:	mov	r1, #1
   1f7dc:	mov	r0, #56	; 0x38
   1f7e0:	bl	35e9c <ftello64@plt+0x24834>
   1f7e4:	mov	r3, r0
   1f7e8:	str	r3, [fp, #-12]
   1f7ec:	ldr	r3, [fp, #-12]
   1f7f0:	cmp	r3, #0
   1f7f4:	moveq	r3, #1
   1f7f8:	movne	r3, #0
   1f7fc:	uxtb	r3, r3
   1f800:	cmp	r3, #0
   1f804:	beq	1f810 <ftello64@plt+0xe1a8>
   1f808:	mov	r3, #0
   1f80c:	b	1f9ec <ftello64@plt+0xe384>
   1f810:	ldr	r3, [fp, #-12]
   1f814:	add	r3, r3, #4
   1f818:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f81c:	mov	r0, r3
   1f820:	bl	1da1c <ftello64@plt+0xc3b4>
   1f824:	str	r0, [fp, #-16]
   1f828:	ldr	r3, [fp, #-16]
   1f82c:	cmp	r3, #0
   1f830:	movne	r3, #1
   1f834:	moveq	r3, #0
   1f838:	uxtb	r3, r3
   1f83c:	cmp	r3, #0
   1f840:	beq	1f854 <ftello64@plt+0xe1ec>
   1f844:	ldr	r0, [fp, #-12]
   1f848:	bl	16d88 <ftello64@plt+0x5720>
   1f84c:	mov	r3, #0
   1f850:	b	1f9ec <ftello64@plt+0xe384>
   1f854:	ldr	r3, [fp, #-12]
   1f858:	add	r2, r3, #4
   1f85c:	ldr	r3, [fp, #-12]
   1f860:	str	r2, [r3, #40]	; 0x28
   1f864:	mov	r3, #0
   1f868:	str	r3, [fp, #-8]
   1f86c:	b	1f994 <ftello64@plt+0xe32c>
   1f870:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f874:	ldr	r2, [r3]
   1f878:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f87c:	ldr	r1, [r3, #8]
   1f880:	ldr	r3, [fp, #-8]
   1f884:	lsl	r3, r3, #2
   1f888:	add	r3, r1, r3
   1f88c:	ldr	r3, [r3]
   1f890:	lsl	r3, r3, #3
   1f894:	add	r3, r2, r3
   1f898:	str	r3, [fp, #-20]	; 0xffffffec
   1f89c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f8a0:	ldrb	r3, [r3, #4]
   1f8a4:	str	r3, [fp, #-24]	; 0xffffffe8
   1f8a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f8ac:	cmp	r3, #1
   1f8b0:	bne	1f8d0 <ftello64@plt+0xe268>
   1f8b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f8b8:	ldr	r2, [r3, #4]
   1f8bc:	mov	r3, #65280	; 0xff00
   1f8c0:	movt	r3, #3
   1f8c4:	and	r3, r3, r2
   1f8c8:	cmp	r3, #0
   1f8cc:	beq	1f984 <ftello64@plt+0xe31c>
   1f8d0:	ldr	r3, [fp, #-12]
   1f8d4:	ldrb	r3, [r3, #52]	; 0x34
   1f8d8:	ubfx	r3, r3, #5, #1
   1f8dc:	uxtb	r2, r3
   1f8e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f8e4:	ldrb	r3, [r3, #6]
   1f8e8:	ubfx	r3, r3, #4, #1
   1f8ec:	uxtb	r3, r3
   1f8f0:	orr	r3, r2, r3
   1f8f4:	uxtb	r1, r3
   1f8f8:	ldr	r2, [fp, #-12]
   1f8fc:	ldrb	r3, [r2, #52]	; 0x34
   1f900:	bfi	r3, r1, #5, #1
   1f904:	strb	r3, [r2, #52]	; 0x34
   1f908:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f90c:	cmp	r3, #2
   1f910:	bne	1f928 <ftello64@plt+0xe2c0>
   1f914:	ldr	r2, [fp, #-12]
   1f918:	ldrb	r3, [r2, #52]	; 0x34
   1f91c:	orr	r3, r3, #16
   1f920:	strb	r3, [r2, #52]	; 0x34
   1f924:	b	1f988 <ftello64@plt+0xe320>
   1f928:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f92c:	cmp	r3, #4
   1f930:	bne	1f948 <ftello64@plt+0xe2e0>
   1f934:	ldr	r2, [fp, #-12]
   1f938:	ldrb	r3, [r2, #52]	; 0x34
   1f93c:	orr	r3, r3, #64	; 0x40
   1f940:	strb	r3, [r2, #52]	; 0x34
   1f944:	b	1f988 <ftello64@plt+0xe320>
   1f948:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f94c:	cmp	r3, #12
   1f950:	beq	1f970 <ftello64@plt+0xe308>
   1f954:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f958:	ldr	r2, [r3, #4]
   1f95c:	mov	r3, #65280	; 0xff00
   1f960:	movt	r3, #3
   1f964:	and	r3, r3, r2
   1f968:	cmp	r3, #0
   1f96c:	beq	1f988 <ftello64@plt+0xe320>
   1f970:	ldr	r2, [fp, #-12]
   1f974:	ldrb	r3, [r2, #52]	; 0x34
   1f978:	orr	r3, r3, #128	; 0x80
   1f97c:	strb	r3, [r2, #52]	; 0x34
   1f980:	b	1f988 <ftello64@plt+0xe320>
   1f984:	nop	{0}
   1f988:	ldr	r3, [fp, #-8]
   1f98c:	add	r3, r3, #1
   1f990:	str	r3, [fp, #-8]
   1f994:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f998:	ldr	r3, [r3, #4]
   1f99c:	ldr	r2, [fp, #-8]
   1f9a0:	cmp	r2, r3
   1f9a4:	blt	1f870 <ftello64@plt+0xe208>
   1f9a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1f9ac:	ldr	r1, [fp, #-12]
   1f9b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1f9b4:	bl	1f4ec <ftello64@plt+0xde84>
   1f9b8:	str	r0, [fp, #-16]
   1f9bc:	ldr	r3, [fp, #-16]
   1f9c0:	cmp	r3, #0
   1f9c4:	movne	r3, #1
   1f9c8:	moveq	r3, #0
   1f9cc:	uxtb	r3, r3
   1f9d0:	cmp	r3, #0
   1f9d4:	beq	1f9e8 <ftello64@plt+0xe380>
   1f9d8:	ldr	r0, [fp, #-12]
   1f9dc:	bl	1f700 <ftello64@plt+0xe098>
   1f9e0:	mov	r3, #0
   1f9e4:	str	r3, [fp, #-12]
   1f9e8:	ldr	r3, [fp, #-12]
   1f9ec:	mov	r0, r3
   1f9f0:	sub	sp, fp, #4
   1f9f4:	ldr	fp, [sp]
   1f9f8:	add	sp, sp, #4
   1f9fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa00:	str	fp, [sp, #-8]!
   1fa04:	str	lr, [sp, #4]
   1fa08:	add	fp, sp, #4
   1fa0c:	sub	sp, sp, #48	; 0x30
   1fa10:	str	r0, [fp, #-40]	; 0xffffffd8
   1fa14:	str	r1, [fp, #-44]	; 0xffffffd4
   1fa18:	str	r2, [fp, #-48]	; 0xffffffd0
   1fa1c:	str	r3, [fp, #-52]	; 0xffffffcc
   1fa20:	mov	r3, #0
   1fa24:	str	r3, [fp, #-12]
   1fa28:	mov	r1, #1
   1fa2c:	mov	r0, #56	; 0x38
   1fa30:	bl	35e9c <ftello64@plt+0x24834>
   1fa34:	mov	r3, r0
   1fa38:	str	r3, [fp, #-16]
   1fa3c:	ldr	r3, [fp, #-16]
   1fa40:	cmp	r3, #0
   1fa44:	moveq	r3, #1
   1fa48:	movne	r3, #0
   1fa4c:	uxtb	r3, r3
   1fa50:	cmp	r3, #0
   1fa54:	beq	1fa60 <ftello64@plt+0xe3f8>
   1fa58:	mov	r3, #0
   1fa5c:	b	1fd7c <ftello64@plt+0xe714>
   1fa60:	ldr	r3, [fp, #-16]
   1fa64:	add	r3, r3, #4
   1fa68:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1fa6c:	mov	r0, r3
   1fa70:	bl	1da1c <ftello64@plt+0xc3b4>
   1fa74:	str	r0, [fp, #-20]	; 0xffffffec
   1fa78:	ldr	r3, [fp, #-20]	; 0xffffffec
   1fa7c:	cmp	r3, #0
   1fa80:	movne	r3, #1
   1fa84:	moveq	r3, #0
   1fa88:	uxtb	r3, r3
   1fa8c:	cmp	r3, #0
   1fa90:	beq	1faa4 <ftello64@plt+0xe43c>
   1fa94:	ldr	r0, [fp, #-16]
   1fa98:	bl	16d88 <ftello64@plt+0x5720>
   1fa9c:	mov	r3, #0
   1faa0:	b	1fd7c <ftello64@plt+0xe714>
   1faa4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1faa8:	and	r3, r3, #15
   1faac:	uxtb	r1, r3
   1fab0:	ldr	r2, [fp, #-16]
   1fab4:	ldrb	r3, [r2, #52]	; 0x34
   1fab8:	bfi	r3, r1, #0, #4
   1fabc:	strb	r3, [r2, #52]	; 0x34
   1fac0:	ldr	r3, [fp, #-16]
   1fac4:	add	r2, r3, #4
   1fac8:	ldr	r3, [fp, #-16]
   1facc:	str	r2, [r3, #40]	; 0x28
   1fad0:	mov	r3, #0
   1fad4:	str	r3, [fp, #-8]
   1fad8:	b	1fd24 <ftello64@plt+0xe6bc>
   1fadc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1fae0:	ldr	r2, [r3]
   1fae4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1fae8:	ldr	r1, [r3, #8]
   1faec:	ldr	r3, [fp, #-8]
   1faf0:	lsl	r3, r3, #2
   1faf4:	add	r3, r1, r3
   1faf8:	ldr	r3, [r3]
   1fafc:	lsl	r3, r3, #3
   1fb00:	add	r3, r2, r3
   1fb04:	str	r3, [fp, #-24]	; 0xffffffe8
   1fb08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fb0c:	ldrb	r3, [r3, #4]
   1fb10:	str	r3, [fp, #-28]	; 0xffffffe4
   1fb14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fb18:	ldr	r3, [r3, #4]
   1fb1c:	ubfx	r3, r3, #8, #10
   1fb20:	uxth	r3, r3
   1fb24:	str	r3, [fp, #-32]	; 0xffffffe0
   1fb28:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1fb2c:	cmp	r3, #1
   1fb30:	bne	1fb40 <ftello64@plt+0xe4d8>
   1fb34:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fb38:	cmp	r3, #0
   1fb3c:	beq	1fd14 <ftello64@plt+0xe6ac>
   1fb40:	ldr	r3, [fp, #-16]
   1fb44:	ldrb	r3, [r3, #52]	; 0x34
   1fb48:	ubfx	r3, r3, #5, #1
   1fb4c:	uxtb	r2, r3
   1fb50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fb54:	ldrb	r3, [r3, #6]
   1fb58:	ubfx	r3, r3, #4, #1
   1fb5c:	uxtb	r3, r3
   1fb60:	orr	r3, r2, r3
   1fb64:	uxtb	r1, r3
   1fb68:	ldr	r2, [fp, #-16]
   1fb6c:	ldrb	r3, [r2, #52]	; 0x34
   1fb70:	bfi	r3, r1, #5, #1
   1fb74:	strb	r3, [r2, #52]	; 0x34
   1fb78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1fb7c:	cmp	r3, #2
   1fb80:	bne	1fb98 <ftello64@plt+0xe530>
   1fb84:	ldr	r2, [fp, #-16]
   1fb88:	ldrb	r3, [r2, #52]	; 0x34
   1fb8c:	orr	r3, r3, #16
   1fb90:	strb	r3, [r2, #52]	; 0x34
   1fb94:	b	1fbb4 <ftello64@plt+0xe54c>
   1fb98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1fb9c:	cmp	r3, #4
   1fba0:	bne	1fbb4 <ftello64@plt+0xe54c>
   1fba4:	ldr	r2, [fp, #-16]
   1fba8:	ldrb	r3, [r2, #52]	; 0x34
   1fbac:	orr	r3, r3, #64	; 0x40
   1fbb0:	strb	r3, [r2, #52]	; 0x34
   1fbb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fbb8:	cmp	r3, #0
   1fbbc:	beq	1fd18 <ftello64@plt+0xe6b0>
   1fbc0:	ldr	r3, [fp, #-16]
   1fbc4:	ldr	r2, [r3, #40]	; 0x28
   1fbc8:	ldr	r3, [fp, #-16]
   1fbcc:	add	r3, r3, #4
   1fbd0:	cmp	r2, r3
   1fbd4:	bne	1fc68 <ftello64@plt+0xe600>
   1fbd8:	mov	r0, #12
   1fbdc:	bl	35f6c <ftello64@plt+0x24904>
   1fbe0:	mov	r3, r0
   1fbe4:	str	r3, [fp, #-36]	; 0xffffffdc
   1fbe8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1fbec:	cmp	r3, #0
   1fbf0:	moveq	r3, #1
   1fbf4:	movne	r3, #0
   1fbf8:	uxtb	r3, r3
   1fbfc:	cmp	r3, #0
   1fc00:	beq	1fc14 <ftello64@plt+0xe5ac>
   1fc04:	ldr	r0, [fp, #-16]
   1fc08:	bl	1f700 <ftello64@plt+0xe098>
   1fc0c:	mov	r3, #0
   1fc10:	b	1fd7c <ftello64@plt+0xe714>
   1fc14:	ldr	r3, [fp, #-16]
   1fc18:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1fc1c:	str	r2, [r3, #40]	; 0x28
   1fc20:	ldr	r3, [fp, #-16]
   1fc24:	ldr	r3, [r3, #40]	; 0x28
   1fc28:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1fc2c:	mov	r0, r3
   1fc30:	bl	1da1c <ftello64@plt+0xc3b4>
   1fc34:	mov	r3, r0
   1fc38:	cmp	r3, #0
   1fc3c:	beq	1fc50 <ftello64@plt+0xe5e8>
   1fc40:	ldr	r0, [fp, #-16]
   1fc44:	bl	1f700 <ftello64@plt+0xe098>
   1fc48:	mov	r3, #0
   1fc4c:	b	1fd7c <ftello64@plt+0xe714>
   1fc50:	mov	r3, #0
   1fc54:	str	r3, [fp, #-12]
   1fc58:	ldr	r2, [fp, #-16]
   1fc5c:	ldrb	r3, [r2, #52]	; 0x34
   1fc60:	orr	r3, r3, #128	; 0x80
   1fc64:	strb	r3, [r2, #52]	; 0x34
   1fc68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fc6c:	and	r3, r3, #1
   1fc70:	cmp	r3, #0
   1fc74:	beq	1fc88 <ftello64@plt+0xe620>
   1fc78:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1fc7c:	and	r3, r3, #1
   1fc80:	cmp	r3, #0
   1fc84:	beq	1fce8 <ftello64@plt+0xe680>
   1fc88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fc8c:	and	r3, r3, #2
   1fc90:	cmp	r3, #0
   1fc94:	beq	1fca8 <ftello64@plt+0xe640>
   1fc98:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1fc9c:	and	r3, r3, #1
   1fca0:	cmp	r3, #0
   1fca4:	bne	1fce8 <ftello64@plt+0xe680>
   1fca8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fcac:	and	r3, r3, #16
   1fcb0:	cmp	r3, #0
   1fcb4:	beq	1fcc8 <ftello64@plt+0xe660>
   1fcb8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1fcbc:	and	r3, r3, #2
   1fcc0:	cmp	r3, #0
   1fcc4:	beq	1fce8 <ftello64@plt+0xe680>
   1fcc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fccc:	and	r3, r3, #64	; 0x40
   1fcd0:	cmp	r3, #0
   1fcd4:	beq	1fd18 <ftello64@plt+0xe6b0>
   1fcd8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1fcdc:	and	r3, r3, #4
   1fce0:	cmp	r3, #0
   1fce4:	bne	1fd18 <ftello64@plt+0xe6b0>
   1fce8:	ldr	r3, [fp, #-16]
   1fcec:	add	r0, r3, #4
   1fcf0:	ldr	r2, [fp, #-8]
   1fcf4:	ldr	r3, [fp, #-12]
   1fcf8:	sub	r3, r2, r3
   1fcfc:	mov	r1, r3
   1fd00:	bl	1ecbc <ftello64@plt+0xd654>
   1fd04:	ldr	r3, [fp, #-12]
   1fd08:	add	r3, r3, #1
   1fd0c:	str	r3, [fp, #-12]
   1fd10:	b	1fd18 <ftello64@plt+0xe6b0>
   1fd14:	nop	{0}
   1fd18:	ldr	r3, [fp, #-8]
   1fd1c:	add	r3, r3, #1
   1fd20:	str	r3, [fp, #-8]
   1fd24:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1fd28:	ldr	r3, [r3, #4]
   1fd2c:	ldr	r2, [fp, #-8]
   1fd30:	cmp	r2, r3
   1fd34:	blt	1fadc <ftello64@plt+0xe474>
   1fd38:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1fd3c:	ldr	r1, [fp, #-16]
   1fd40:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1fd44:	bl	1f4ec <ftello64@plt+0xde84>
   1fd48:	str	r0, [fp, #-20]	; 0xffffffec
   1fd4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1fd50:	cmp	r3, #0
   1fd54:	movne	r3, #1
   1fd58:	moveq	r3, #0
   1fd5c:	uxtb	r3, r3
   1fd60:	cmp	r3, #0
   1fd64:	beq	1fd78 <ftello64@plt+0xe710>
   1fd68:	ldr	r0, [fp, #-16]
   1fd6c:	bl	1f700 <ftello64@plt+0xe098>
   1fd70:	mov	r3, #0
   1fd74:	str	r3, [fp, #-16]
   1fd78:	ldr	r3, [fp, #-16]
   1fd7c:	mov	r0, r3
   1fd80:	sub	sp, fp, #4
   1fd84:	ldr	fp, [sp]
   1fd88:	add	sp, sp, #4
   1fd8c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fd90:	str	fp, [sp, #-8]!
   1fd94:	str	lr, [sp, #4]
   1fd98:	add	fp, sp, #4
   1fd9c:	sub	sp, sp, #24
   1fda0:	str	r0, [fp, #-16]
   1fda4:	str	r1, [fp, #-20]	; 0xffffffec
   1fda8:	str	r2, [fp, #-24]	; 0xffffffe8
   1fdac:	movw	r3, #51524	; 0xc944
   1fdb0:	movt	r3, #4
   1fdb4:	ldr	r3, [r3]
   1fdb8:	and	r3, r3, #33554432	; 0x2000000
   1fdbc:	cmp	r3, #0
   1fdc0:	movne	r3, #1
   1fdc4:	moveq	r3, #0
   1fdc8:	uxtb	r1, r3
   1fdcc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fdd0:	ldrb	r3, [r2, #28]
   1fdd4:	bfi	r3, r1, #4, #1
   1fdd8:	strb	r3, [r2, #28]
   1fddc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fde0:	ldrb	r3, [r2, #28]
   1fde4:	orr	r3, r3, #128	; 0x80
   1fde8:	strb	r3, [r2, #28]
   1fdec:	movw	r3, #51524	; 0xc944
   1fdf0:	movt	r3, #4
   1fdf4:	ldr	r3, [r3]
   1fdf8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1fdfc:	ldr	r1, [fp, #-16]
   1fe00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fe04:	bl	20d80 <ftello64@plt+0xf718>
   1fe08:	str	r0, [fp, #-8]
   1fe0c:	ldr	r3, [fp, #-8]
   1fe10:	cmp	r3, #0
   1fe14:	bne	1fe20 <ftello64@plt+0xe7b8>
   1fe18:	mov	r3, #0
   1fe1c:	b	1fe48 <ftello64@plt+0xe7e0>
   1fe20:	movw	r3, #43640	; 0xaa78
   1fe24:	movt	r3, #3
   1fe28:	ldr	r2, [fp, #-8]
   1fe2c:	ldr	r2, [r3, r2, lsl #2]
   1fe30:	movw	r3, #43256	; 0xa8f8
   1fe34:	movt	r3, #3
   1fe38:	add	r3, r2, r3
   1fe3c:	mov	r0, r3
   1fe40:	bl	114dc <gettext@plt>
   1fe44:	mov	r3, r0
   1fe48:	mov	r0, r3
   1fe4c:	sub	sp, fp, #4
   1fe50:	ldr	fp, [sp]
   1fe54:	add	sp, sp, #4
   1fe58:	pop	{pc}		; (ldr pc, [sp], #4)
   1fe5c:	push	{fp}		; (str fp, [sp, #-4]!)
   1fe60:	add	fp, sp, #0
   1fe64:	sub	sp, sp, #20
   1fe68:	str	r0, [fp, #-16]
   1fe6c:	movw	r3, #51524	; 0xc944
   1fe70:	movt	r3, #4
   1fe74:	ldr	r3, [r3]
   1fe78:	str	r3, [fp, #-8]
   1fe7c:	movw	r3, #51524	; 0xc944
   1fe80:	movt	r3, #4
   1fe84:	ldr	r2, [fp, #-16]
   1fe88:	str	r2, [r3]
   1fe8c:	ldr	r3, [fp, #-8]
   1fe90:	mov	r0, r3
   1fe94:	add	sp, fp, #0
   1fe98:	pop	{fp}		; (ldr fp, [sp], #4)
   1fe9c:	bx	lr
   1fea0:	str	fp, [sp, #-8]!
   1fea4:	str	lr, [sp, #4]
   1fea8:	add	fp, sp, #4
   1feac:	sub	sp, sp, #16
   1feb0:	str	r0, [fp, #-16]
   1feb4:	ldr	r3, [fp, #-16]
   1feb8:	ldr	r3, [r3]
   1febc:	str	r3, [fp, #-8]
   1fec0:	ldr	r3, [fp, #-16]
   1fec4:	ldr	r3, [r3, #16]
   1fec8:	str	r3, [fp, #-12]
   1fecc:	mov	r2, #256	; 0x100
   1fed0:	mov	r1, #0
   1fed4:	ldr	r0, [fp, #-12]
   1fed8:	bl	1153c <memset@plt>
   1fedc:	ldr	r3, [fp, #-8]
   1fee0:	ldr	r3, [r3, #36]	; 0x24
   1fee4:	ldr	r2, [fp, #-12]
   1fee8:	mov	r1, r3
   1feec:	ldr	r0, [fp, #-16]
   1fef0:	bl	1ffac <ftello64@plt+0xe944>
   1fef4:	ldr	r3, [fp, #-8]
   1fef8:	ldr	r2, [r3, #36]	; 0x24
   1fefc:	ldr	r3, [fp, #-8]
   1ff00:	ldr	r3, [r3, #40]	; 0x28
   1ff04:	cmp	r2, r3
   1ff08:	beq	1ff24 <ftello64@plt+0xe8bc>
   1ff0c:	ldr	r3, [fp, #-8]
   1ff10:	ldr	r3, [r3, #40]	; 0x28
   1ff14:	ldr	r2, [fp, #-12]
   1ff18:	mov	r1, r3
   1ff1c:	ldr	r0, [fp, #-16]
   1ff20:	bl	1ffac <ftello64@plt+0xe944>
   1ff24:	ldr	r3, [fp, #-8]
   1ff28:	ldr	r2, [r3, #36]	; 0x24
   1ff2c:	ldr	r3, [fp, #-8]
   1ff30:	ldr	r3, [r3, #44]	; 0x2c
   1ff34:	cmp	r2, r3
   1ff38:	beq	1ff54 <ftello64@plt+0xe8ec>
   1ff3c:	ldr	r3, [fp, #-8]
   1ff40:	ldr	r3, [r3, #44]	; 0x2c
   1ff44:	ldr	r2, [fp, #-12]
   1ff48:	mov	r1, r3
   1ff4c:	ldr	r0, [fp, #-16]
   1ff50:	bl	1ffac <ftello64@plt+0xe944>
   1ff54:	ldr	r3, [fp, #-8]
   1ff58:	ldr	r2, [r3, #36]	; 0x24
   1ff5c:	ldr	r3, [fp, #-8]
   1ff60:	ldr	r3, [r3, #48]	; 0x30
   1ff64:	cmp	r2, r3
   1ff68:	beq	1ff84 <ftello64@plt+0xe91c>
   1ff6c:	ldr	r3, [fp, #-8]
   1ff70:	ldr	r3, [r3, #48]	; 0x30
   1ff74:	ldr	r2, [fp, #-12]
   1ff78:	mov	r1, r3
   1ff7c:	ldr	r0, [fp, #-16]
   1ff80:	bl	1ffac <ftello64@plt+0xe944>
   1ff84:	ldr	r2, [fp, #-16]
   1ff88:	ldrb	r3, [r2, #28]
   1ff8c:	orr	r3, r3, #8
   1ff90:	strb	r3, [r2, #28]
   1ff94:	mov	r3, #0
   1ff98:	mov	r0, r3
   1ff9c:	sub	sp, fp, #4
   1ffa0:	ldr	fp, [sp]
   1ffa4:	add	sp, sp, #4
   1ffa8:	pop	{pc}		; (ldr pc, [sp], #4)
   1ffac:	str	fp, [sp, #-8]!
   1ffb0:	str	lr, [sp, #4]
   1ffb4:	add	fp, sp, #4
   1ffb8:	sub	sp, sp, #440	; 0x1b8
   1ffbc:	str	r0, [fp, #-432]	; 0xfffffe50
   1ffc0:	str	r1, [fp, #-436]	; 0xfffffe4c
   1ffc4:	str	r2, [fp, #-440]	; 0xfffffe48
   1ffc8:	ldr	r3, [fp, #-432]	; 0xfffffe50
   1ffcc:	ldr	r3, [r3]
   1ffd0:	str	r3, [fp, #-36]	; 0xffffffdc
   1ffd4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1ffd8:	ldr	r3, [r3, #92]	; 0x5c
   1ffdc:	cmp	r3, #1
   1ffe0:	bne	20000 <ftello64@plt+0xe998>
   1ffe4:	ldr	r3, [fp, #-432]	; 0xfffffe50
   1ffe8:	ldr	r3, [r3, #12]
   1ffec:	and	r3, r3, #4194304	; 0x400000
   1fff0:	cmp	r3, #0
   1fff4:	beq	20000 <ftello64@plt+0xe998>
   1fff8:	mov	r3, #1
   1fffc:	b	20004 <ftello64@plt+0xe99c>
   20000:	mov	r3, #0
   20004:	strb	r3, [fp, #-37]	; 0xffffffdb
   20008:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   2000c:	and	r3, r3, #1
   20010:	strb	r3, [fp, #-37]	; 0xffffffdb
   20014:	mov	r3, #0
   20018:	str	r3, [fp, #-8]
   2001c:	b	206c0 <ftello64@plt+0xf058>
   20020:	ldr	r3, [fp, #-436]	; 0xfffffe4c
   20024:	ldr	r2, [r3, #12]
   20028:	ldr	r3, [fp, #-8]
   2002c:	lsl	r3, r3, #2
   20030:	add	r3, r2, r3
   20034:	ldr	r3, [r3]
   20038:	str	r3, [fp, #-12]
   2003c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20040:	ldr	r2, [r3]
   20044:	ldr	r3, [fp, #-12]
   20048:	lsl	r3, r3, #3
   2004c:	add	r3, r2, r3
   20050:	ldrb	r3, [r3, #4]
   20054:	str	r3, [fp, #-44]	; 0xffffffd4
   20058:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2005c:	cmp	r3, #1
   20060:	bne	20294 <ftello64@plt+0xec2c>
   20064:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20068:	ldr	r2, [r3]
   2006c:	ldr	r3, [fp, #-12]
   20070:	lsl	r3, r3, #3
   20074:	add	r3, r2, r3
   20078:	ldrb	r3, [r3]
   2007c:	mov	r2, r3
   20080:	ldr	r3, [fp, #-440]	; 0xfffffe48
   20084:	str	r3, [fp, #-56]	; 0xffffffc8
   20088:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   2008c:	strb	r3, [fp, #-57]	; 0xffffffc7
   20090:	str	r2, [fp, #-64]	; 0xffffffc0
   20094:	ldr	r3, [fp, #-64]	; 0xffffffc0
   20098:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2009c:	add	r3, r2, r3
   200a0:	mov	r2, #1
   200a4:	strb	r2, [r3]
   200a8:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   200ac:	cmp	r3, #0
   200b0:	beq	200d4 <ftello64@plt+0xea6c>
   200b4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   200b8:	bl	11344 <tolower@plt>
   200bc:	mov	r3, r0
   200c0:	mov	r2, r3
   200c4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   200c8:	add	r3, r3, r2
   200cc:	mov	r2, #1
   200d0:	strb	r2, [r3]
   200d4:	ldr	r3, [fp, #-432]	; 0xfffffe50
   200d8:	ldr	r3, [r3, #12]
   200dc:	and	r3, r3, #4194304	; 0x400000
   200e0:	cmp	r3, #0
   200e4:	beq	206b4 <ftello64@plt+0xf04c>
   200e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   200ec:	ldr	r3, [r3, #92]	; 0x5c
   200f0:	cmp	r3, #1
   200f4:	ble	206b4 <ftello64@plt+0xf04c>
   200f8:	sub	r3, fp, #140	; 0x8c
   200fc:	str	r3, [fp, #-16]
   20100:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20104:	ldr	r2, [r3]
   20108:	ldr	r3, [fp, #-12]
   2010c:	lsl	r3, r3, #3
   20110:	add	r2, r2, r3
   20114:	ldr	r3, [fp, #-16]
   20118:	add	r1, r3, #1
   2011c:	str	r1, [fp, #-16]
   20120:	ldrb	r2, [r2]
   20124:	strb	r2, [r3]
   20128:	b	20154 <ftello64@plt+0xeaec>
   2012c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20130:	ldr	r2, [r3]
   20134:	ldr	r3, [fp, #-12]
   20138:	lsl	r3, r3, #3
   2013c:	add	r2, r2, r3
   20140:	ldr	r3, [fp, #-16]
   20144:	add	r1, r3, #1
   20148:	str	r1, [fp, #-16]
   2014c:	ldrb	r2, [r2]
   20150:	strb	r2, [r3]
   20154:	ldr	r3, [fp, #-12]
   20158:	add	r3, r3, #1
   2015c:	str	r3, [fp, #-12]
   20160:	ldr	r2, [fp, #-12]
   20164:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20168:	ldr	r3, [r3, #8]
   2016c:	cmp	r2, r3
   20170:	bcs	201bc <ftello64@plt+0xeb54>
   20174:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20178:	ldr	r2, [r3]
   2017c:	ldr	r3, [fp, #-12]
   20180:	lsl	r3, r3, #3
   20184:	add	r3, r2, r3
   20188:	ldrb	r3, [r3, #4]
   2018c:	cmp	r3, #1
   20190:	bne	201bc <ftello64@plt+0xeb54>
   20194:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20198:	ldr	r2, [r3]
   2019c:	ldr	r3, [fp, #-12]
   201a0:	lsl	r3, r3, #3
   201a4:	add	r3, r2, r3
   201a8:	ldrb	r3, [r3, #6]
   201ac:	and	r3, r3, #32
   201b0:	uxtb	r3, r3
   201b4:	cmp	r3, #0
   201b8:	bne	2012c <ftello64@plt+0xeac4>
   201bc:	sub	r3, fp, #152	; 0x98
   201c0:	mov	r2, #8
   201c4:	mov	r1, #0
   201c8:	mov	r0, r3
   201cc:	bl	1153c <memset@plt>
   201d0:	sub	r3, fp, #140	; 0x8c
   201d4:	ldr	r2, [fp, #-16]
   201d8:	sub	r3, r2, r3
   201dc:	mov	r2, r3
   201e0:	sub	r3, fp, #152	; 0x98
   201e4:	sub	r1, fp, #140	; 0x8c
   201e8:	sub	r0, fp, #144	; 0x90
   201ec:	bl	36f50 <ftello64@plt+0x258e8>
   201f0:	mov	r1, r0
   201f4:	sub	r3, fp, #140	; 0x8c
   201f8:	ldr	r2, [fp, #-16]
   201fc:	sub	r3, r2, r3
   20200:	cmp	r1, r3
   20204:	bne	206b4 <ftello64@plt+0xf04c>
   20208:	ldr	r3, [fp, #-144]	; 0xffffff70
   2020c:	mov	r0, r3
   20210:	bl	1135c <towlower@plt>
   20214:	mov	r1, r0
   20218:	sub	r2, fp, #152	; 0x98
   2021c:	sub	r3, fp, #140	; 0x8c
   20220:	mov	r0, r3
   20224:	bl	11290 <wcrtomb@plt>
   20228:	mov	r3, r0
   2022c:	cmn	r3, #1
   20230:	beq	206b4 <ftello64@plt+0xf04c>
   20234:	ldrb	r3, [fp, #-140]	; 0xffffff74
   20238:	mov	r2, r3
   2023c:	ldr	r3, [fp, #-440]	; 0xfffffe48
   20240:	str	r3, [fp, #-68]	; 0xffffffbc
   20244:	mov	r3, #0
   20248:	strb	r3, [fp, #-69]	; 0xffffffbb
   2024c:	str	r2, [fp, #-76]	; 0xffffffb4
   20250:	ldr	r3, [fp, #-76]	; 0xffffffb4
   20254:	ldr	r2, [fp, #-68]	; 0xffffffbc
   20258:	add	r3, r2, r3
   2025c:	mov	r2, #1
   20260:	strb	r2, [r3]
   20264:	ldrb	r3, [fp, #-69]	; 0xffffffbb
   20268:	cmp	r3, #0
   2026c:	beq	206b4 <ftello64@plt+0xf04c>
   20270:	ldr	r0, [fp, #-76]	; 0xffffffb4
   20274:	bl	11344 <tolower@plt>
   20278:	mov	r3, r0
   2027c:	mov	r2, r3
   20280:	ldr	r3, [fp, #-68]	; 0xffffffbc
   20284:	add	r3, r3, r2
   20288:	mov	r2, #1
   2028c:	strb	r2, [r3]
   20290:	b	206b4 <ftello64@plt+0xf04c>
   20294:	ldr	r3, [fp, #-44]	; 0xffffffd4
   20298:	cmp	r3, #3
   2029c:	bne	2039c <ftello64@plt+0xed34>
   202a0:	mov	r3, #0
   202a4:	str	r3, [fp, #-20]	; 0xffffffec
   202a8:	mov	r3, #0
   202ac:	str	r3, [fp, #-24]	; 0xffffffe8
   202b0:	b	2038c <ftello64@plt+0xed24>
   202b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   202b8:	ldr	r2, [r3]
   202bc:	ldr	r3, [fp, #-12]
   202c0:	lsl	r3, r3, #3
   202c4:	add	r3, r2, r3
   202c8:	ldr	r2, [r3]
   202cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   202d0:	lsl	r3, r3, #2
   202d4:	add	r3, r2, r3
   202d8:	ldr	r3, [r3]
   202dc:	str	r3, [fp, #-48]	; 0xffffffd0
   202e0:	mov	r3, #0
   202e4:	str	r3, [fp, #-28]	; 0xffffffe4
   202e8:	b	20374 <ftello64@plt+0xed0c>
   202ec:	ldr	r2, [fp, #-48]	; 0xffffffd0
   202f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   202f4:	lsr	r3, r2, r3
   202f8:	and	r3, r3, #1
   202fc:	cmp	r3, #0
   20300:	beq	2035c <ftello64@plt+0xecf4>
   20304:	ldr	r3, [fp, #-440]	; 0xfffffe48
   20308:	str	r3, [fp, #-80]	; 0xffffffb0
   2030c:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   20310:	strb	r3, [fp, #-81]	; 0xffffffaf
   20314:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20318:	str	r3, [fp, #-88]	; 0xffffffa8
   2031c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   20320:	ldr	r2, [fp, #-80]	; 0xffffffb0
   20324:	add	r3, r2, r3
   20328:	mov	r2, #1
   2032c:	strb	r2, [r3]
   20330:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   20334:	cmp	r3, #0
   20338:	beq	2035c <ftello64@plt+0xecf4>
   2033c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   20340:	bl	11344 <tolower@plt>
   20344:	mov	r3, r0
   20348:	mov	r2, r3
   2034c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   20350:	add	r3, r3, r2
   20354:	mov	r2, #1
   20358:	strb	r2, [r3]
   2035c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   20360:	add	r3, r3, #1
   20364:	str	r3, [fp, #-28]	; 0xffffffe4
   20368:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2036c:	add	r3, r3, #1
   20370:	str	r3, [fp, #-24]	; 0xffffffe8
   20374:	ldr	r3, [fp, #-28]	; 0xffffffe4
   20378:	cmp	r3, #31
   2037c:	ble	202ec <ftello64@plt+0xec84>
   20380:	ldr	r3, [fp, #-20]	; 0xffffffec
   20384:	add	r3, r3, #1
   20388:	str	r3, [fp, #-20]	; 0xffffffec
   2038c:	ldr	r3, [fp, #-20]	; 0xffffffec
   20390:	cmp	r3, #7
   20394:	ble	202b4 <ftello64@plt+0xec4c>
   20398:	b	206b4 <ftello64@plt+0xf04c>
   2039c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   203a0:	cmp	r3, #6
   203a4:	bne	20660 <ftello64@plt+0xeff8>
   203a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   203ac:	ldr	r2, [r3]
   203b0:	ldr	r3, [fp, #-12]
   203b4:	lsl	r3, r3, #3
   203b8:	add	r3, r2, r3
   203bc:	ldr	r3, [r3]
   203c0:	str	r3, [fp, #-52]	; 0xffffffcc
   203c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   203c8:	ldr	r3, [r3, #92]	; 0x5c
   203cc:	cmp	r3, #1
   203d0:	ble	204c4 <ftello64@plt+0xee5c>
   203d4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   203d8:	ldr	r3, [r3, #36]	; 0x24
   203dc:	cmp	r3, #0
   203e0:	bne	2040c <ftello64@plt+0xeda4>
   203e4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   203e8:	ldrb	r3, [r3, #16]
   203ec:	and	r3, r3, #1
   203f0:	uxtb	r3, r3
   203f4:	cmp	r3, #0
   203f8:	bne	2040c <ftello64@plt+0xeda4>
   203fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   20400:	ldr	r3, [r3, #32]
   20404:	cmp	r3, #0
   20408:	beq	204c4 <ftello64@plt+0xee5c>
   2040c:	mov	r3, #0
   20410:	strb	r3, [fp, #-153]	; 0xffffff67
   20414:	sub	r3, fp, #164	; 0xa4
   20418:	mov	r2, #8
   2041c:	mov	r1, #0
   20420:	mov	r0, r3
   20424:	bl	1153c <memset@plt>
   20428:	sub	r3, fp, #164	; 0xa4
   2042c:	sub	r1, fp, #153	; 0x99
   20430:	mov	r2, #1
   20434:	mov	r0, #0
   20438:	bl	36f50 <ftello64@plt+0x258e8>
   2043c:	mov	r3, r0
   20440:	cmn	r3, #2
   20444:	bne	204a4 <ftello64@plt+0xee3c>
   20448:	ldrb	r3, [fp, #-153]	; 0xffffff67
   2044c:	mov	r2, r3
   20450:	ldr	r3, [fp, #-440]	; 0xfffffe48
   20454:	str	r3, [fp, #-92]	; 0xffffffa4
   20458:	mov	r3, #0
   2045c:	strb	r3, [fp, #-93]	; 0xffffffa3
   20460:	str	r2, [fp, #-100]	; 0xffffff9c
   20464:	ldr	r3, [fp, #-100]	; 0xffffff9c
   20468:	ldr	r2, [fp, #-92]	; 0xffffffa4
   2046c:	add	r3, r2, r3
   20470:	mov	r2, #1
   20474:	strb	r2, [r3]
   20478:	ldrb	r3, [fp, #-93]	; 0xffffffa3
   2047c:	cmp	r3, #0
   20480:	beq	204a4 <ftello64@plt+0xee3c>
   20484:	ldr	r0, [fp, #-100]	; 0xffffff9c
   20488:	bl	11344 <tolower@plt>
   2048c:	mov	r3, r0
   20490:	mov	r2, r3
   20494:	ldr	r3, [fp, #-92]	; 0xffffffa4
   20498:	add	r3, r3, r2
   2049c:	mov	r2, #1
   204a0:	strb	r2, [r3]
   204a4:	ldrb	r3, [fp, #-153]	; 0xffffff67
   204a8:	add	r3, r3, #1
   204ac:	uxtb	r3, r3
   204b0:	strb	r3, [fp, #-153]	; 0xffffff67
   204b4:	ldrb	r3, [fp, #-153]	; 0xffffff67
   204b8:	cmp	r3, #0
   204bc:	bne	20414 <ftello64@plt+0xedac>
   204c0:	b	206b4 <ftello64@plt+0xf04c>
   204c4:	mov	r3, #0
   204c8:	str	r3, [fp, #-32]	; 0xffffffe0
   204cc:	b	20648 <ftello64@plt+0xefe0>
   204d0:	sub	r3, fp, #172	; 0xac
   204d4:	mov	r2, #8
   204d8:	mov	r1, #0
   204dc:	mov	r0, r3
   204e0:	bl	1153c <memset@plt>
   204e4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   204e8:	ldr	r2, [r3]
   204ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   204f0:	lsl	r3, r3, #2
   204f4:	add	r3, r2, r3
   204f8:	ldr	r1, [r3]
   204fc:	sub	r2, fp, #172	; 0xac
   20500:	sub	r3, fp, #428	; 0x1ac
   20504:	mov	r0, r3
   20508:	bl	11290 <wcrtomb@plt>
   2050c:	mov	r3, r0
   20510:	cmn	r3, #1
   20514:	beq	20578 <ftello64@plt+0xef10>
   20518:	sub	r3, fp, #428	; 0x1ac
   2051c:	ldrb	r3, [r3]
   20520:	mov	r2, r3
   20524:	ldr	r3, [fp, #-440]	; 0xfffffe48
   20528:	str	r3, [fp, #-104]	; 0xffffff98
   2052c:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   20530:	strb	r3, [fp, #-105]	; 0xffffff97
   20534:	str	r2, [fp, #-112]	; 0xffffff90
   20538:	ldr	r3, [fp, #-112]	; 0xffffff90
   2053c:	ldr	r2, [fp, #-104]	; 0xffffff98
   20540:	add	r3, r2, r3
   20544:	mov	r2, #1
   20548:	strb	r2, [r3]
   2054c:	ldrb	r3, [fp, #-105]	; 0xffffff97
   20550:	cmp	r3, #0
   20554:	beq	20578 <ftello64@plt+0xef10>
   20558:	ldr	r0, [fp, #-112]	; 0xffffff90
   2055c:	bl	11344 <tolower@plt>
   20560:	mov	r3, r0
   20564:	mov	r2, r3
   20568:	ldr	r3, [fp, #-104]	; 0xffffff98
   2056c:	add	r3, r3, r2
   20570:	mov	r2, #1
   20574:	strb	r2, [r3]
   20578:	ldr	r3, [fp, #-432]	; 0xfffffe50
   2057c:	ldr	r3, [r3, #12]
   20580:	and	r3, r3, #4194304	; 0x400000
   20584:	cmp	r3, #0
   20588:	beq	2063c <ftello64@plt+0xefd4>
   2058c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20590:	ldr	r3, [r3, #92]	; 0x5c
   20594:	cmp	r3, #1
   20598:	ble	2063c <ftello64@plt+0xefd4>
   2059c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   205a0:	ldr	r2, [r3]
   205a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   205a8:	lsl	r3, r3, #2
   205ac:	add	r3, r2, r3
   205b0:	ldr	r3, [r3]
   205b4:	mov	r0, r3
   205b8:	bl	1135c <towlower@plt>
   205bc:	mov	r1, r0
   205c0:	sub	r2, fp, #172	; 0xac
   205c4:	sub	r3, fp, #428	; 0x1ac
   205c8:	mov	r0, r3
   205cc:	bl	11290 <wcrtomb@plt>
   205d0:	mov	r3, r0
   205d4:	cmn	r3, #1
   205d8:	beq	2063c <ftello64@plt+0xefd4>
   205dc:	sub	r3, fp, #428	; 0x1ac
   205e0:	ldrb	r3, [r3]
   205e4:	mov	r2, r3
   205e8:	ldr	r3, [fp, #-440]	; 0xfffffe48
   205ec:	str	r3, [fp, #-116]	; 0xffffff8c
   205f0:	mov	r3, #0
   205f4:	strb	r3, [fp, #-117]	; 0xffffff8b
   205f8:	str	r2, [fp, #-124]	; 0xffffff84
   205fc:	ldr	r3, [fp, #-124]	; 0xffffff84
   20600:	ldr	r2, [fp, #-116]	; 0xffffff8c
   20604:	add	r3, r2, r3
   20608:	mov	r2, #1
   2060c:	strb	r2, [r3]
   20610:	ldrb	r3, [fp, #-117]	; 0xffffff8b
   20614:	cmp	r3, #0
   20618:	beq	2063c <ftello64@plt+0xefd4>
   2061c:	ldr	r0, [fp, #-124]	; 0xffffff84
   20620:	bl	11344 <tolower@plt>
   20624:	mov	r3, r0
   20628:	mov	r2, r3
   2062c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   20630:	add	r3, r3, r2
   20634:	mov	r2, #1
   20638:	strb	r2, [r3]
   2063c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   20640:	add	r3, r3, #1
   20644:	str	r3, [fp, #-32]	; 0xffffffe0
   20648:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2064c:	ldr	r3, [r3, #20]
   20650:	ldr	r2, [fp, #-32]	; 0xffffffe0
   20654:	cmp	r2, r3
   20658:	blt	204d0 <ftello64@plt+0xee68>
   2065c:	b	206b4 <ftello64@plt+0xf04c>
   20660:	ldr	r3, [fp, #-44]	; 0xffffffd4
   20664:	cmp	r3, #5
   20668:	beq	20684 <ftello64@plt+0xf01c>
   2066c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   20670:	cmp	r3, #7
   20674:	beq	20684 <ftello64@plt+0xf01c>
   20678:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2067c:	cmp	r3, #2
   20680:	bne	206b4 <ftello64@plt+0xf04c>
   20684:	mov	r2, #256	; 0x100
   20688:	mov	r1, #1
   2068c:	ldr	r0, [fp, #-440]	; 0xfffffe48
   20690:	bl	1153c <memset@plt>
   20694:	ldr	r3, [fp, #-44]	; 0xffffffd4
   20698:	cmp	r3, #2
   2069c:	bne	206d8 <ftello64@plt+0xf070>
   206a0:	ldr	r2, [fp, #-432]	; 0xfffffe50
   206a4:	ldrb	r3, [r2, #28]
   206a8:	orr	r3, r3, #1
   206ac:	strb	r3, [r2, #28]
   206b0:	b	206d8 <ftello64@plt+0xf070>
   206b4:	ldr	r3, [fp, #-8]
   206b8:	add	r3, r3, #1
   206bc:	str	r3, [fp, #-8]
   206c0:	ldr	r3, [fp, #-436]	; 0xfffffe4c
   206c4:	ldr	r3, [r3, #8]
   206c8:	ldr	r2, [fp, #-8]
   206cc:	cmp	r2, r3
   206d0:	blt	20020 <ftello64@plt+0xe9b8>
   206d4:	b	206dc <ftello64@plt+0xf074>
   206d8:	nop	{0}
   206dc:	sub	sp, fp, #4
   206e0:	ldr	fp, [sp]
   206e4:	add	sp, sp, #4
   206e8:	pop	{pc}		; (ldr pc, [sp], #4)
   206ec:	str	fp, [sp, #-8]!
   206f0:	str	lr, [sp, #4]
   206f4:	add	fp, sp, #4
   206f8:	sub	sp, sp, #24
   206fc:	str	r0, [fp, #-16]
   20700:	str	r1, [fp, #-20]	; 0xffffffec
   20704:	str	r2, [fp, #-24]	; 0xffffffe8
   20708:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2070c:	and	r3, r3, #1
   20710:	cmp	r3, #0
   20714:	beq	20724 <ftello64@plt+0xf0bc>
   20718:	movw	r3, #45820	; 0xb2fc
   2071c:	movt	r3, #3
   20720:	b	2072c <ftello64@plt+0xf0c4>
   20724:	movw	r3, #710	; 0x2c6
   20728:	movt	r3, #257	; 0x101
   2072c:	str	r3, [fp, #-12]
   20730:	ldr	r3, [fp, #-16]
   20734:	mov	r2, #0
   20738:	str	r2, [r3]
   2073c:	ldr	r3, [fp, #-16]
   20740:	mov	r2, #0
   20744:	str	r2, [r3, #4]
   20748:	ldr	r3, [fp, #-16]
   2074c:	mov	r2, #0
   20750:	str	r2, [r3, #8]
   20754:	mov	r0, #256	; 0x100
   20758:	bl	35f6c <ftello64@plt+0x24904>
   2075c:	mov	r3, r0
   20760:	mov	r2, r3
   20764:	ldr	r3, [fp, #-16]
   20768:	str	r2, [r3, #16]
   2076c:	ldr	r3, [fp, #-16]
   20770:	ldr	r3, [r3, #16]
   20774:	cmp	r3, #0
   20778:	moveq	r3, #1
   2077c:	movne	r3, #0
   20780:	uxtb	r3, r3
   20784:	cmp	r3, #0
   20788:	beq	20794 <ftello64@plt+0xf12c>
   2078c:	mov	r3, #12
   20790:	b	208a8 <ftello64@plt+0xf240>
   20794:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20798:	lsl	r3, r3, #21
   2079c:	and	r3, r3, #4194304	; 0x400000
   207a0:	ldr	r2, [fp, #-12]
   207a4:	orr	r3, r2, r3
   207a8:	str	r3, [fp, #-12]
   207ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   207b0:	and	r3, r3, #4
   207b4:	cmp	r3, #0
   207b8:	beq	207e8 <ftello64@plt+0xf180>
   207bc:	ldr	r3, [fp, #-12]
   207c0:	bic	r3, r3, #64	; 0x40
   207c4:	str	r3, [fp, #-12]
   207c8:	ldr	r3, [fp, #-12]
   207cc:	orr	r3, r3, #256	; 0x100
   207d0:	str	r3, [fp, #-12]
   207d4:	ldr	r2, [fp, #-16]
   207d8:	ldrb	r3, [r2, #28]
   207dc:	orr	r3, r3, #128	; 0x80
   207e0:	strb	r3, [r2, #28]
   207e4:	b	207f8 <ftello64@plt+0xf190>
   207e8:	ldr	r2, [fp, #-16]
   207ec:	ldrb	r3, [r2, #28]
   207f0:	bfc	r3, #7, #1
   207f4:	strb	r3, [r2, #28]
   207f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   207fc:	and	r3, r3, #8
   20800:	cmp	r3, #0
   20804:	movne	r3, #1
   20808:	moveq	r3, #0
   2080c:	uxtb	r1, r3
   20810:	ldr	r2, [fp, #-16]
   20814:	ldrb	r3, [r2, #28]
   20818:	bfi	r3, r1, #4, #1
   2081c:	strb	r3, [r2, #28]
   20820:	ldr	r3, [fp, #-16]
   20824:	mov	r2, #0
   20828:	str	r2, [r3, #20]
   2082c:	ldr	r0, [fp, #-20]	; 0xffffffec
   20830:	bl	114e8 <strlen@plt>
   20834:	mov	r2, r0
   20838:	ldr	r3, [fp, #-12]
   2083c:	ldr	r1, [fp, #-20]	; 0xffffffec
   20840:	ldr	r0, [fp, #-16]
   20844:	bl	20d80 <ftello64@plt+0xf718>
   20848:	str	r0, [fp, #-8]
   2084c:	ldr	r3, [fp, #-8]
   20850:	cmp	r3, #16
   20854:	bne	20860 <ftello64@plt+0xf1f8>
   20858:	mov	r3, #8
   2085c:	str	r3, [fp, #-8]
   20860:	ldr	r3, [fp, #-8]
   20864:	cmp	r3, #0
   20868:	moveq	r3, #1
   2086c:	movne	r3, #0
   20870:	uxtb	r3, r3
   20874:	cmp	r3, #0
   20878:	beq	20888 <ftello64@plt+0xf220>
   2087c:	ldr	r0, [fp, #-16]
   20880:	bl	1fea0 <ftello64@plt+0xe838>
   20884:	b	208a4 <ftello64@plt+0xf23c>
   20888:	ldr	r3, [fp, #-16]
   2088c:	ldr	r3, [r3, #16]
   20890:	mov	r0, r3
   20894:	bl	16d88 <ftello64@plt+0x5720>
   20898:	ldr	r3, [fp, #-16]
   2089c:	mov	r2, #0
   208a0:	str	r2, [r3, #16]
   208a4:	ldr	r3, [fp, #-8]
   208a8:	mov	r0, r3
   208ac:	sub	sp, fp, #4
   208b0:	ldr	fp, [sp]
   208b4:	add	sp, sp, #4
   208b8:	pop	{pc}		; (ldr pc, [sp], #4)
   208bc:	str	fp, [sp, #-8]!
   208c0:	str	lr, [sp, #4]
   208c4:	add	fp, sp, #4
   208c8:	sub	sp, sp, #32
   208cc:	str	r0, [fp, #-24]	; 0xffffffe8
   208d0:	str	r1, [fp, #-28]	; 0xffffffe4
   208d4:	str	r2, [fp, #-32]	; 0xffffffe0
   208d8:	str	r3, [fp, #-36]	; 0xffffffdc
   208dc:	mov	r3, #17
   208e0:	str	r3, [fp, #-12]
   208e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   208e8:	lsr	r3, r3, #31
   208ec:	uxtb	r3, r3
   208f0:	cmp	r3, #0
   208f4:	bne	20918 <ftello64@plt+0xf2b0>
   208f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   208fc:	ldr	r3, [fp, #-12]
   20900:	cmp	r2, r3
   20904:	movge	r3, #1
   20908:	movlt	r3, #0
   2090c:	uxtb	r3, r3
   20910:	cmp	r3, #0
   20914:	beq	2091c <ftello64@plt+0xf2b4>
   20918:	bl	1162c <abort@plt>
   2091c:	movw	r3, #43640	; 0xaa78
   20920:	movt	r3, #3
   20924:	ldr	r2, [fp, #-24]	; 0xffffffe8
   20928:	ldr	r2, [r3, r2, lsl #2]
   2092c:	movw	r3, #43256	; 0xa8f8
   20930:	movt	r3, #3
   20934:	add	r3, r2, r3
   20938:	mov	r0, r3
   2093c:	bl	114dc <gettext@plt>
   20940:	str	r0, [fp, #-16]
   20944:	ldr	r0, [fp, #-16]
   20948:	bl	114e8 <strlen@plt>
   2094c:	mov	r3, r0
   20950:	add	r3, r3, #1
   20954:	str	r3, [fp, #-20]	; 0xffffffec
   20958:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2095c:	cmp	r3, #0
   20960:	movne	r3, #1
   20964:	moveq	r3, #0
   20968:	uxtb	r3, r3
   2096c:	cmp	r3, #0
   20970:	beq	209cc <ftello64@plt+0xf364>
   20974:	ldr	r3, [fp, #-20]	; 0xffffffec
   20978:	str	r3, [fp, #-8]
   2097c:	ldr	r2, [fp, #-20]	; 0xffffffec
   20980:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20984:	cmp	r2, r3
   20988:	movhi	r3, #1
   2098c:	movls	r3, #0
   20990:	uxtb	r3, r3
   20994:	cmp	r3, #0
   20998:	beq	209bc <ftello64@plt+0xf354>
   2099c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   209a0:	sub	r3, r3, #1
   209a4:	str	r3, [fp, #-8]
   209a8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   209ac:	ldr	r3, [fp, #-8]
   209b0:	add	r3, r2, r3
   209b4:	mov	r2, #0
   209b8:	strb	r2, [r3]
   209bc:	ldr	r2, [fp, #-8]
   209c0:	ldr	r1, [fp, #-16]
   209c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   209c8:	bl	11338 <memcpy@plt>
   209cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   209d0:	mov	r0, r3
   209d4:	sub	sp, fp, #4
   209d8:	ldr	fp, [sp]
   209dc:	add	sp, sp, #4
   209e0:	pop	{pc}		; (ldr pc, [sp], #4)
   209e4:	str	fp, [sp, #-8]!
   209e8:	str	lr, [sp, #4]
   209ec:	add	fp, sp, #4
   209f0:	sub	sp, sp, #24
   209f4:	str	r0, [fp, #-24]	; 0xffffffe8
   209f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   209fc:	ldr	r3, [r3]
   20a00:	cmp	r3, #0
   20a04:	beq	20a50 <ftello64@plt+0xf3e8>
   20a08:	mov	r3, #0
   20a0c:	str	r3, [fp, #-8]
   20a10:	b	20a3c <ftello64@plt+0xf3d4>
   20a14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a18:	ldr	r2, [r3]
   20a1c:	ldr	r3, [fp, #-8]
   20a20:	lsl	r3, r3, #3
   20a24:	add	r3, r2, r3
   20a28:	mov	r0, r3
   20a2c:	bl	28df8 <ftello64@plt+0x17790>
   20a30:	ldr	r3, [fp, #-8]
   20a34:	add	r3, r3, #1
   20a38:	str	r3, [fp, #-8]
   20a3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a40:	ldr	r2, [r3, #8]
   20a44:	ldr	r3, [fp, #-8]
   20a48:	cmp	r2, r3
   20a4c:	bhi	20a14 <ftello64@plt+0xf3ac>
   20a50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a54:	ldr	r3, [r3, #12]
   20a58:	mov	r0, r3
   20a5c:	bl	16d88 <ftello64@plt+0x5720>
   20a60:	mov	r3, #0
   20a64:	str	r3, [fp, #-8]
   20a68:	b	20b2c <ftello64@plt+0xf4c4>
   20a6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a70:	ldr	r3, [r3, #24]
   20a74:	cmp	r3, #0
   20a78:	beq	20aa8 <ftello64@plt+0xf440>
   20a7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a80:	ldr	r1, [r3, #24]
   20a84:	ldr	r2, [fp, #-8]
   20a88:	mov	r3, r2
   20a8c:	lsl	r3, r3, #1
   20a90:	add	r3, r3, r2
   20a94:	lsl	r3, r3, #2
   20a98:	add	r3, r1, r3
   20a9c:	ldr	r3, [r3, #8]
   20aa0:	mov	r0, r3
   20aa4:	bl	16d88 <ftello64@plt+0x5720>
   20aa8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20aac:	ldr	r3, [r3, #28]
   20ab0:	cmp	r3, #0
   20ab4:	beq	20ae4 <ftello64@plt+0xf47c>
   20ab8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20abc:	ldr	r1, [r3, #28]
   20ac0:	ldr	r2, [fp, #-8]
   20ac4:	mov	r3, r2
   20ac8:	lsl	r3, r3, #1
   20acc:	add	r3, r3, r2
   20ad0:	lsl	r3, r3, #2
   20ad4:	add	r3, r1, r3
   20ad8:	ldr	r3, [r3, #8]
   20adc:	mov	r0, r3
   20ae0:	bl	16d88 <ftello64@plt+0x5720>
   20ae4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20ae8:	ldr	r3, [r3, #20]
   20aec:	cmp	r3, #0
   20af0:	beq	20b20 <ftello64@plt+0xf4b8>
   20af4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20af8:	ldr	r1, [r3, #20]
   20afc:	ldr	r2, [fp, #-8]
   20b00:	mov	r3, r2
   20b04:	lsl	r3, r3, #1
   20b08:	add	r3, r3, r2
   20b0c:	lsl	r3, r3, #2
   20b10:	add	r3, r1, r3
   20b14:	ldr	r3, [r3, #8]
   20b18:	mov	r0, r3
   20b1c:	bl	16d88 <ftello64@plt+0x5720>
   20b20:	ldr	r3, [fp, #-8]
   20b24:	add	r3, r3, #1
   20b28:	str	r3, [fp, #-8]
   20b2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20b30:	ldr	r2, [r3, #8]
   20b34:	ldr	r3, [fp, #-8]
   20b38:	cmp	r2, r3
   20b3c:	bhi	20a6c <ftello64@plt+0xf404>
   20b40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20b44:	ldr	r3, [r3, #20]
   20b48:	mov	r0, r3
   20b4c:	bl	16d88 <ftello64@plt+0x5720>
   20b50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20b54:	ldr	r3, [r3, #24]
   20b58:	mov	r0, r3
   20b5c:	bl	16d88 <ftello64@plt+0x5720>
   20b60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20b64:	ldr	r3, [r3, #28]
   20b68:	mov	r0, r3
   20b6c:	bl	16d88 <ftello64@plt+0x5720>
   20b70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20b74:	ldr	r3, [r3]
   20b78:	mov	r0, r3
   20b7c:	bl	16d88 <ftello64@plt+0x5720>
   20b80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20b84:	ldr	r3, [r3, #32]
   20b88:	cmp	r3, #0
   20b8c:	beq	20c40 <ftello64@plt+0xf5d8>
   20b90:	mov	r3, #0
   20b94:	str	r3, [fp, #-8]
   20b98:	b	20c2c <ftello64@plt+0xf5c4>
   20b9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20ba0:	ldr	r1, [r3, #32]
   20ba4:	ldr	r2, [fp, #-8]
   20ba8:	mov	r3, r2
   20bac:	lsl	r3, r3, #1
   20bb0:	add	r3, r3, r2
   20bb4:	lsl	r3, r3, #2
   20bb8:	add	r3, r1, r3
   20bbc:	str	r3, [fp, #-16]
   20bc0:	mov	r3, #0
   20bc4:	str	r3, [fp, #-12]
   20bc8:	b	20bfc <ftello64@plt+0xf594>
   20bcc:	ldr	r3, [fp, #-16]
   20bd0:	ldr	r2, [r3, #8]
   20bd4:	ldr	r3, [fp, #-12]
   20bd8:	lsl	r3, r3, #2
   20bdc:	add	r3, r2, r3
   20be0:	ldr	r3, [r3]
   20be4:	str	r3, [fp, #-20]	; 0xffffffec
   20be8:	ldr	r0, [fp, #-20]	; 0xffffffec
   20bec:	bl	1f700 <ftello64@plt+0xe098>
   20bf0:	ldr	r3, [fp, #-12]
   20bf4:	add	r3, r3, #1
   20bf8:	str	r3, [fp, #-12]
   20bfc:	ldr	r3, [fp, #-16]
   20c00:	ldr	r3, [r3]
   20c04:	ldr	r2, [fp, #-12]
   20c08:	cmp	r2, r3
   20c0c:	blt	20bcc <ftello64@plt+0xf564>
   20c10:	ldr	r3, [fp, #-16]
   20c14:	ldr	r3, [r3, #8]
   20c18:	mov	r0, r3
   20c1c:	bl	16d88 <ftello64@plt+0x5720>
   20c20:	ldr	r3, [fp, #-8]
   20c24:	add	r3, r3, #1
   20c28:	str	r3, [fp, #-8]
   20c2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20c30:	ldr	r2, [r3, #68]	; 0x44
   20c34:	ldr	r3, [fp, #-8]
   20c38:	cmp	r2, r3
   20c3c:	bcs	20b9c <ftello64@plt+0xf534>
   20c40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20c44:	ldr	r3, [r3, #32]
   20c48:	mov	r0, r3
   20c4c:	bl	16d88 <ftello64@plt+0x5720>
   20c50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20c54:	ldr	r2, [r3, #60]	; 0x3c
   20c58:	movw	r3, #43708	; 0xaabc
   20c5c:	movt	r3, #3
   20c60:	cmp	r2, r3
   20c64:	beq	20c78 <ftello64@plt+0xf610>
   20c68:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20c6c:	ldr	r3, [r3, #60]	; 0x3c
   20c70:	mov	r0, r3
   20c74:	bl	16d88 <ftello64@plt+0x5720>
   20c78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20c7c:	ldr	r3, [r3, #132]	; 0x84
   20c80:	mov	r0, r3
   20c84:	bl	16d88 <ftello64@plt+0x5720>
   20c88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20c8c:	bl	16d88 <ftello64@plt+0x5720>
   20c90:	nop	{0}
   20c94:	sub	sp, fp, #4
   20c98:	ldr	fp, [sp]
   20c9c:	add	sp, sp, #4
   20ca0:	pop	{pc}		; (ldr pc, [sp], #4)
   20ca4:	str	fp, [sp, #-8]!
   20ca8:	str	lr, [sp, #4]
   20cac:	add	fp, sp, #4
   20cb0:	sub	sp, sp, #16
   20cb4:	str	r0, [fp, #-16]
   20cb8:	ldr	r3, [fp, #-16]
   20cbc:	ldr	r3, [r3]
   20cc0:	str	r3, [fp, #-8]
   20cc4:	ldr	r3, [fp, #-8]
   20cc8:	cmp	r3, #0
   20ccc:	movne	r3, #1
   20cd0:	moveq	r3, #0
   20cd4:	uxtb	r3, r3
   20cd8:	cmp	r3, #0
   20cdc:	beq	20d1c <ftello64@plt+0xf6b4>
   20ce0:	movw	r3, #0
   20ce4:	movt	r3, #0
   20ce8:	cmp	r3, #0
   20cec:	bne	20d00 <ftello64@plt+0xf698>
   20cf0:	movw	r3, #0
   20cf4:	movt	r3, #0
   20cf8:	cmp	r3, #0
   20cfc:	beq	20d14 <ftello64@plt+0xf6ac>
   20d00:	ldr	r3, [fp, #-8]
   20d04:	add	r3, r3, #136	; 0x88
   20d08:	mov	r0, r3
   20d0c:	bl	112d8 <pthread_mutex_destroy@plt>
   20d10:	nop	{0}
   20d14:	ldr	r0, [fp, #-8]
   20d18:	bl	209e4 <ftello64@plt+0xf37c>
   20d1c:	ldr	r3, [fp, #-16]
   20d20:	mov	r2, #0
   20d24:	str	r2, [r3]
   20d28:	ldr	r3, [fp, #-16]
   20d2c:	mov	r2, #0
   20d30:	str	r2, [r3, #4]
   20d34:	ldr	r3, [fp, #-16]
   20d38:	ldr	r3, [r3, #16]
   20d3c:	mov	r0, r3
   20d40:	bl	16d88 <ftello64@plt+0x5720>
   20d44:	ldr	r3, [fp, #-16]
   20d48:	mov	r2, #0
   20d4c:	str	r2, [r3, #16]
   20d50:	ldr	r3, [fp, #-16]
   20d54:	ldr	r3, [r3, #20]
   20d58:	mov	r0, r3
   20d5c:	bl	16d88 <ftello64@plt+0x5720>
   20d60:	ldr	r3, [fp, #-16]
   20d64:	mov	r2, #0
   20d68:	str	r2, [r3, #20]
   20d6c:	nop	{0}
   20d70:	sub	sp, fp, #4
   20d74:	ldr	fp, [sp]
   20d78:	add	sp, sp, #4
   20d7c:	pop	{pc}		; (ldr pc, [sp], #4)
   20d80:	str	fp, [sp, #-8]!
   20d84:	str	lr, [sp, #4]
   20d88:	add	fp, sp, #4
   20d8c:	sub	sp, sp, #120	; 0x78
   20d90:	str	r0, [fp, #-104]	; 0xffffff98
   20d94:	str	r1, [fp, #-108]	; 0xffffff94
   20d98:	str	r2, [fp, #-112]	; 0xffffff90
   20d9c:	str	r3, [fp, #-116]	; 0xffffff8c
   20da0:	mov	r3, #0
   20da4:	str	r3, [fp, #-12]
   20da8:	ldr	r2, [fp, #-104]	; 0xffffff98
   20dac:	ldrb	r3, [r2, #28]
   20db0:	bfc	r3, #3, #1
   20db4:	strb	r3, [r2, #28]
   20db8:	ldr	r3, [fp, #-104]	; 0xffffff98
   20dbc:	ldr	r2, [fp, #-116]	; 0xffffff8c
   20dc0:	str	r2, [r3, #12]
   20dc4:	ldr	r2, [fp, #-104]	; 0xffffff98
   20dc8:	ldrb	r3, [r2, #28]
   20dcc:	bfc	r3, #6, #1
   20dd0:	strb	r3, [r2, #28]
   20dd4:	ldr	r3, [fp, #-104]	; 0xffffff98
   20dd8:	ldrb	r3, [r3, #28]
   20ddc:	ubfx	r3, r3, #6, #1
   20de0:	uxtb	r1, r3
   20de4:	ldr	r2, [fp, #-104]	; 0xffffff98
   20de8:	ldrb	r3, [r2, #28]
   20dec:	bfi	r3, r1, #5, #1
   20df0:	strb	r3, [r2, #28]
   20df4:	ldr	r3, [fp, #-104]	; 0xffffff98
   20df8:	mov	r2, #0
   20dfc:	str	r2, [r3, #8]
   20e00:	ldr	r3, [fp, #-104]	; 0xffffff98
   20e04:	mov	r2, #0
   20e08:	str	r2, [r3, #24]
   20e0c:	ldr	r2, [fp, #-104]	; 0xffffff98
   20e10:	ldrb	r3, [r2, #28]
   20e14:	bfc	r3, #0, #1
   20e18:	strb	r3, [r2, #28]
   20e1c:	ldr	r2, [fp, #-104]	; 0xffffff98
   20e20:	ldrb	r3, [r2, #28]
   20e24:	bfc	r3, #1, #2
   20e28:	strb	r3, [r2, #28]
   20e2c:	ldr	r3, [fp, #-104]	; 0xffffff98
   20e30:	ldr	r3, [r3]
   20e34:	str	r3, [fp, #-8]
   20e38:	ldr	r3, [fp, #-104]	; 0xffffff98
   20e3c:	ldr	r3, [r3, #4]
   20e40:	cmp	r3, #159	; 0x9f
   20e44:	movls	r3, #1
   20e48:	movhi	r3, #0
   20e4c:	uxtb	r3, r3
   20e50:	cmp	r3, #0
   20e54:	beq	20e9c <ftello64@plt+0xf834>
   20e58:	ldr	r3, [fp, #-104]	; 0xffffff98
   20e5c:	ldr	r3, [r3]
   20e60:	mov	r1, #160	; 0xa0
   20e64:	mov	r0, r3
   20e68:	bl	35ffc <ftello64@plt+0x24994>
   20e6c:	str	r0, [fp, #-8]
   20e70:	ldr	r3, [fp, #-8]
   20e74:	cmp	r3, #0
   20e78:	bne	20e84 <ftello64@plt+0xf81c>
   20e7c:	mov	r3, #12
   20e80:	b	211d8 <ftello64@plt+0xfb70>
   20e84:	ldr	r3, [fp, #-104]	; 0xffffff98
   20e88:	mov	r2, #160	; 0xa0
   20e8c:	str	r2, [r3, #4]
   20e90:	ldr	r3, [fp, #-104]	; 0xffffff98
   20e94:	ldr	r2, [fp, #-8]
   20e98:	str	r2, [r3]
   20e9c:	ldr	r3, [fp, #-104]	; 0xffffff98
   20ea0:	mov	r2, #160	; 0xa0
   20ea4:	str	r2, [r3, #8]
   20ea8:	ldr	r1, [fp, #-112]	; 0xffffff90
   20eac:	ldr	r0, [fp, #-8]
   20eb0:	bl	211ec <ftello64@plt+0xfb84>
   20eb4:	mov	r3, r0
   20eb8:	str	r3, [fp, #-12]
   20ebc:	ldr	r3, [fp, #-12]
   20ec0:	cmp	r3, #0
   20ec4:	moveq	r3, #1
   20ec8:	movne	r3, #0
   20ecc:	uxtb	r3, r3
   20ed0:	cmp	r3, #0
   20ed4:	beq	20f58 <ftello64@plt+0xf8f0>
   20ed8:	movw	r3, #0
   20edc:	movt	r3, #0
   20ee0:	cmp	r3, #0
   20ee4:	bne	20ef8 <ftello64@plt+0xf890>
   20ee8:	movw	r3, #0
   20eec:	movt	r3, #0
   20ef0:	cmp	r3, #0
   20ef4:	beq	20f00 <ftello64@plt+0xf898>
   20ef8:	mov	r3, #1
   20efc:	b	20f04 <ftello64@plt+0xf89c>
   20f00:	mov	r3, #0
   20f04:	cmp	r3, #0
   20f08:	beq	20f44 <ftello64@plt+0xf8dc>
   20f0c:	ldr	r3, [fp, #-8]
   20f10:	add	r3, r3, #136	; 0x88
   20f14:	mov	r1, #0
   20f18:	mov	r0, r3
   20f1c:	bl	11350 <pthread_mutex_init@plt>
   20f20:	mov	r3, r0
   20f24:	cmp	r3, #0
   20f28:	movne	r3, #1
   20f2c:	moveq	r3, #0
   20f30:	uxtb	r3, r3
   20f34:	cmp	r3, #0
   20f38:	beq	20f44 <ftello64@plt+0xf8dc>
   20f3c:	mov	r3, #1
   20f40:	b	20f48 <ftello64@plt+0xf8e0>
   20f44:	mov	r3, #0
   20f48:	cmp	r3, #0
   20f4c:	beq	20f58 <ftello64@plt+0xf8f0>
   20f50:	mov	r3, #12
   20f54:	str	r3, [fp, #-12]
   20f58:	ldr	r3, [fp, #-12]
   20f5c:	cmp	r3, #0
   20f60:	movne	r3, #1
   20f64:	moveq	r3, #0
   20f68:	uxtb	r3, r3
   20f6c:	cmp	r3, #0
   20f70:	beq	20f9c <ftello64@plt+0xf934>
   20f74:	ldr	r0, [fp, #-8]
   20f78:	bl	209e4 <ftello64@plt+0xf37c>
   20f7c:	ldr	r3, [fp, #-104]	; 0xffffff98
   20f80:	mov	r2, #0
   20f84:	str	r2, [r3]
   20f88:	ldr	r3, [fp, #-104]	; 0xffffff98
   20f8c:	mov	r2, #0
   20f90:	str	r2, [r3, #4]
   20f94:	ldr	r3, [fp, #-12]
   20f98:	b	211d8 <ftello64@plt+0xfb70>
   20f9c:	ldr	r1, [fp, #-112]	; 0xffffff90
   20fa0:	ldr	r3, [fp, #-104]	; 0xffffff98
   20fa4:	ldr	ip, [r3, #20]
   20fa8:	ldr	r3, [fp, #-116]	; 0xffffff8c
   20fac:	and	r3, r3, #4194304	; 0x400000
   20fb0:	cmp	r3, #0
   20fb4:	movne	r3, #1
   20fb8:	moveq	r3, #0
   20fbc:	uxtb	r3, r3
   20fc0:	sub	r0, fp, #96	; 0x60
   20fc4:	ldr	r2, [fp, #-8]
   20fc8:	str	r2, [sp, #4]
   20fcc:	str	r3, [sp]
   20fd0:	mov	r3, ip
   20fd4:	mov	r2, r1
   20fd8:	ldr	r1, [fp, #-108]	; 0xffffff94
   20fdc:	bl	1ae58 <ftello64@plt+0x97f0>
   20fe0:	mov	r3, r0
   20fe4:	str	r3, [fp, #-12]
   20fe8:	ldr	r3, [fp, #-12]
   20fec:	cmp	r3, #0
   20ff0:	movne	r3, #1
   20ff4:	moveq	r3, #0
   20ff8:	uxtb	r3, r3
   20ffc:	cmp	r3, #0
   21000:	beq	21088 <ftello64@plt+0xfa20>
   21004:	nop	{0}
   21008:	b	21018 <ftello64@plt+0xf9b0>
   2100c:	nop	{0}
   21010:	b	21018 <ftello64@plt+0xf9b0>
   21014:	nop	{0}
   21018:	ldr	r0, [fp, #-104]	; 0xffffff98
   2101c:	bl	2181c <ftello64@plt+0x101b4>
   21020:	sub	r3, fp, #96	; 0x60
   21024:	mov	r0, r3
   21028:	bl	1d564 <ftello64@plt+0xbefc>
   2102c:	movw	r3, #0
   21030:	movt	r3, #0
   21034:	cmp	r3, #0
   21038:	bne	2104c <ftello64@plt+0xf9e4>
   2103c:	movw	r3, #0
   21040:	movt	r3, #0
   21044:	cmp	r3, #0
   21048:	beq	21060 <ftello64@plt+0xf9f8>
   2104c:	ldr	r3, [fp, #-8]
   21050:	add	r3, r3, #136	; 0x88
   21054:	mov	r0, r3
   21058:	bl	112d8 <pthread_mutex_destroy@plt>
   2105c:	nop	{0}
   21060:	ldr	r0, [fp, #-8]
   21064:	bl	209e4 <ftello64@plt+0xf37c>
   21068:	ldr	r3, [fp, #-104]	; 0xffffff98
   2106c:	mov	r2, #0
   21070:	str	r2, [r3]
   21074:	ldr	r3, [fp, #-104]	; 0xffffff98
   21078:	mov	r2, #0
   2107c:	str	r2, [r3, #4]
   21080:	ldr	r3, [fp, #-12]
   21084:	b	211d8 <ftello64@plt+0xfb70>
   21088:	ldr	r3, [fp, #-104]	; 0xffffff98
   2108c:	mov	r2, #0
   21090:	str	r2, [r3, #24]
   21094:	sub	r3, fp, #12
   21098:	sub	r0, fp, #96	; 0x60
   2109c:	ldr	r2, [fp, #-116]	; 0xffffff8c
   210a0:	ldr	r1, [fp, #-104]	; 0xffffff98
   210a4:	bl	24f04 <ftello64@plt+0x1389c>
   210a8:	mov	r2, r0
   210ac:	ldr	r3, [fp, #-8]
   210b0:	str	r2, [r3, #52]	; 0x34
   210b4:	ldr	r3, [fp, #-8]
   210b8:	ldr	r3, [r3, #52]	; 0x34
   210bc:	cmp	r3, #0
   210c0:	moveq	r3, #1
   210c4:	movne	r3, #0
   210c8:	uxtb	r3, r3
   210cc:	cmp	r3, #0
   210d0:	bne	2100c <ftello64@plt+0xf9a4>
   210d4:	ldr	r0, [fp, #-104]	; 0xffffff98
   210d8:	bl	21fd8 <ftello64@plt+0x10970>
   210dc:	mov	r3, r0
   210e0:	str	r3, [fp, #-12]
   210e4:	ldr	r3, [fp, #-12]
   210e8:	cmp	r3, #0
   210ec:	movne	r3, #1
   210f0:	moveq	r3, #0
   210f4:	uxtb	r3, r3
   210f8:	cmp	r3, #0
   210fc:	bne	21014 <ftello64@plt+0xf9ac>
   21100:	ldr	r3, [fp, #-8]
   21104:	ldrb	r3, [r3, #88]	; 0x58
   21108:	and	r3, r3, #4
   2110c:	uxtb	r3, r3
   21110:	cmp	r3, #0
   21114:	beq	21140 <ftello64@plt+0xfad8>
   21118:	ldr	r3, [fp, #-116]	; 0xffffff8c
   2111c:	and	r3, r3, #4194304	; 0x400000
   21120:	cmp	r3, #0
   21124:	bne	21140 <ftello64@plt+0xfad8>
   21128:	ldr	r3, [fp, #-104]	; 0xffffff98
   2112c:	ldr	r3, [r3, #20]
   21130:	cmp	r3, #0
   21134:	bne	21140 <ftello64@plt+0xfad8>
   21138:	ldr	r0, [fp, #-8]
   2113c:	bl	21cb8 <ftello64@plt+0x10650>
   21140:	ldr	r0, [fp, #-8]
   21144:	bl	218c8 <ftello64@plt+0x10260>
   21148:	mov	r3, r0
   2114c:	str	r3, [fp, #-12]
   21150:	ldr	r0, [fp, #-104]	; 0xffffff98
   21154:	bl	2181c <ftello64@plt+0x101b4>
   21158:	sub	r3, fp, #96	; 0x60
   2115c:	mov	r0, r3
   21160:	bl	1d564 <ftello64@plt+0xbefc>
   21164:	ldr	r3, [fp, #-12]
   21168:	cmp	r3, #0
   2116c:	movne	r3, #1
   21170:	moveq	r3, #0
   21174:	uxtb	r3, r3
   21178:	cmp	r3, #0
   2117c:	beq	211d4 <ftello64@plt+0xfb6c>
   21180:	movw	r3, #0
   21184:	movt	r3, #0
   21188:	cmp	r3, #0
   2118c:	bne	211a0 <ftello64@plt+0xfb38>
   21190:	movw	r3, #0
   21194:	movt	r3, #0
   21198:	cmp	r3, #0
   2119c:	beq	211b4 <ftello64@plt+0xfb4c>
   211a0:	ldr	r3, [fp, #-8]
   211a4:	add	r3, r3, #136	; 0x88
   211a8:	mov	r0, r3
   211ac:	bl	112d8 <pthread_mutex_destroy@plt>
   211b0:	nop	{0}
   211b4:	ldr	r0, [fp, #-8]
   211b8:	bl	209e4 <ftello64@plt+0xf37c>
   211bc:	ldr	r3, [fp, #-104]	; 0xffffff98
   211c0:	mov	r2, #0
   211c4:	str	r2, [r3]
   211c8:	ldr	r3, [fp, #-104]	; 0xffffff98
   211cc:	mov	r2, #0
   211d0:	str	r2, [r3, #4]
   211d4:	ldr	r3, [fp, #-12]
   211d8:	mov	r0, r3
   211dc:	sub	sp, fp, #4
   211e0:	ldr	fp, [sp]
   211e4:	add	sp, sp, #4
   211e8:	pop	{pc}		; (ldr pc, [sp], #4)
   211ec:	str	fp, [sp, #-8]!
   211f0:	str	lr, [sp, #4]
   211f4:	add	fp, sp, #4
   211f8:	sub	sp, sp, #40	; 0x28
   211fc:	str	r0, [fp, #-40]	; 0xffffffd8
   21200:	str	r1, [fp, #-44]	; 0xffffffd4
   21204:	mov	r3, #4
   21208:	str	r3, [fp, #-24]	; 0xffffffe8
   2120c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21210:	cmp	r3, #12
   21214:	bls	21224 <ftello64@plt+0xfbbc>
   21218:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2121c:	cmp	r3, #8
   21220:	bls	21288 <ftello64@plt+0xfc20>
   21224:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21228:	cmp	r3, #12
   2122c:	bls	21288 <ftello64@plt+0xfc20>
   21230:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21234:	cmp	r3, #12
   21238:	bls	21288 <ftello64@plt+0xfc20>
   2123c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21240:	cmp	r3, #12
   21244:	bls	21254 <ftello64@plt+0xfbec>
   21248:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2124c:	cmp	r3, #8
   21250:	bls	2127c <ftello64@plt+0xfc14>
   21254:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21258:	cmp	r3, #12
   2125c:	bls	21274 <ftello64@plt+0xfc0c>
   21260:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21264:	cmp	r3, #8
   21268:	movcs	r3, r3
   2126c:	movcc	r3, #8
   21270:	b	21284 <ftello64@plt+0xfc1c>
   21274:	mov	r3, #12
   21278:	b	21284 <ftello64@plt+0xfc1c>
   2127c:	mov	r3, #8
   21280:	b	2128c <ftello64@plt+0xfc24>
   21284:	b	2128c <ftello64@plt+0xfc24>
   21288:	mov	r3, #12
   2128c:	str	r3, [fp, #-28]	; 0xffffffe4
   21290:	mov	r2, #160	; 0xa0
   21294:	mov	r1, #0
   21298:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2129c:	bl	1153c <memset@plt>
   212a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   212a4:	mov	r2, #31
   212a8:	str	r2, [r3, #64]	; 0x40
   212ac:	mvn	r2, #0
   212b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   212b4:	udiv	r3, r2, r3
   212b8:	cmp	r3, #0
   212bc:	blt	212d4 <ftello64@plt+0xfc6c>
   212c0:	mvn	r2, #0
   212c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   212c8:	udiv	r3, r2, r3
   212cc:	lsr	r3, r3, #1
   212d0:	b	212d8 <ftello64@plt+0xfc70>
   212d4:	mvn	r3, #-1073741824	; 0xc0000000
   212d8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   212dc:	cmp	r3, r2
   212e0:	movls	r3, #1
   212e4:	movhi	r3, #0
   212e8:	uxtb	r3, r3
   212ec:	cmp	r3, #0
   212f0:	beq	212fc <ftello64@plt+0xfc94>
   212f4:	mov	r3, #12
   212f8:	b	2162c <ftello64@plt+0xffc4>
   212fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   21300:	add	r2, r3, #1
   21304:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21308:	str	r2, [r3, #4]
   2130c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21310:	ldr	r3, [r3, #4]
   21314:	lsl	r3, r3, #3
   21318:	mov	r0, r3
   2131c:	bl	35f6c <ftello64@plt+0x24904>
   21320:	mov	r3, r0
   21324:	mov	r2, r3
   21328:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2132c:	str	r2, [r3]
   21330:	mov	r3, #1
   21334:	str	r3, [fp, #-8]
   21338:	ldr	r2, [fp, #-8]
   2133c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   21340:	cmp	r2, r3
   21344:	bhi	21358 <ftello64@plt+0xfcf0>
   21348:	ldr	r3, [fp, #-8]
   2134c:	lsl	r3, r3, #1
   21350:	str	r3, [fp, #-8]
   21354:	b	21338 <ftello64@plt+0xfcd0>
   21358:	nop	{0}
   2135c:	ldr	r1, [fp, #-8]
   21360:	mov	r0, #12
   21364:	bl	35e9c <ftello64@plt+0x24834>
   21368:	mov	r3, r0
   2136c:	mov	r2, r3
   21370:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21374:	str	r2, [r3, #32]
   21378:	ldr	r3, [fp, #-8]
   2137c:	sub	r2, r3, #1
   21380:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21384:	str	r2, [r3, #68]	; 0x44
   21388:	bl	11410 <__ctype_get_mb_cur_max@plt>
   2138c:	mov	r3, r0
   21390:	mov	r2, r3
   21394:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21398:	str	r2, [r3, #92]	; 0x5c
   2139c:	mov	r0, #14
   213a0:	bl	115c0 <nl_langinfo@plt>
   213a4:	str	r0, [fp, #-32]	; 0xffffffe0
   213a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   213ac:	ldrb	r3, [r3]
   213b0:	cmp	r3, #85	; 0x55
   213b4:	beq	213c8 <ftello64@plt+0xfd60>
   213b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   213bc:	ldrb	r3, [r3]
   213c0:	cmp	r3, #117	; 0x75
   213c4:	bne	2146c <ftello64@plt+0xfe04>
   213c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   213cc:	add	r3, r3, #1
   213d0:	ldrb	r3, [r3]
   213d4:	cmp	r3, #84	; 0x54
   213d8:	beq	213f0 <ftello64@plt+0xfd88>
   213dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   213e0:	add	r3, r3, #1
   213e4:	ldrb	r3, [r3]
   213e8:	cmp	r3, #116	; 0x74
   213ec:	bne	2146c <ftello64@plt+0xfe04>
   213f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   213f4:	add	r3, r3, #2
   213f8:	ldrb	r3, [r3]
   213fc:	cmp	r3, #70	; 0x46
   21400:	beq	21418 <ftello64@plt+0xfdb0>
   21404:	ldr	r3, [fp, #-32]	; 0xffffffe0
   21408:	add	r3, r3, #2
   2140c:	ldrb	r3, [r3]
   21410:	cmp	r3, #102	; 0x66
   21414:	bne	2146c <ftello64@plt+0xfe04>
   21418:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2141c:	add	r3, r3, #3
   21420:	ldrb	r3, [r3]
   21424:	cmp	r3, #45	; 0x2d
   21428:	bne	21434 <ftello64@plt+0xfdcc>
   2142c:	mov	r3, #4
   21430:	b	21438 <ftello64@plt+0xfdd0>
   21434:	mov	r3, #3
   21438:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2143c:	add	r3, r2, r3
   21440:	movw	r1, #43740	; 0xaadc
   21444:	movt	r1, #3
   21448:	mov	r0, r3
   2144c:	bl	112c0 <strcmp@plt>
   21450:	mov	r3, r0
   21454:	cmp	r3, #0
   21458:	bne	2146c <ftello64@plt+0xfe04>
   2145c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21460:	ldrb	r3, [r2, #88]	; 0x58
   21464:	orr	r3, r3, #4
   21468:	strb	r3, [r2, #88]	; 0x58
   2146c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21470:	ldrb	r3, [r2, #88]	; 0x58
   21474:	bfc	r3, #3, #1
   21478:	strb	r3, [r2, #88]	; 0x58
   2147c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21480:	ldr	r3, [r3, #92]	; 0x5c
   21484:	cmp	r3, #1
   21488:	ble	215e0 <ftello64@plt+0xff78>
   2148c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21490:	ldrb	r3, [r3, #88]	; 0x58
   21494:	and	r3, r3, #4
   21498:	uxtb	r3, r3
   2149c:	cmp	r3, #0
   214a0:	beq	214b8 <ftello64@plt+0xfe50>
   214a4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   214a8:	movw	r3, #43708	; 0xaabc
   214ac:	movt	r3, #3
   214b0:	str	r3, [r2, #60]	; 0x3c
   214b4:	b	215e0 <ftello64@plt+0xff78>
   214b8:	mov	r1, #1
   214bc:	mov	r0, #32
   214c0:	bl	35e9c <ftello64@plt+0x24834>
   214c4:	mov	r3, r0
   214c8:	mov	r2, r3
   214cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   214d0:	str	r2, [r3, #60]	; 0x3c
   214d4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   214d8:	ldr	r3, [r3, #60]	; 0x3c
   214dc:	cmp	r3, #0
   214e0:	moveq	r3, #1
   214e4:	movne	r3, #0
   214e8:	uxtb	r3, r3
   214ec:	cmp	r3, #0
   214f0:	beq	214fc <ftello64@plt+0xfe94>
   214f4:	mov	r3, #12
   214f8:	b	2162c <ftello64@plt+0xffc4>
   214fc:	mov	r3, #0
   21500:	str	r3, [fp, #-12]
   21504:	mov	r3, #0
   21508:	str	r3, [fp, #-20]	; 0xffffffec
   2150c:	b	215d4 <ftello64@plt+0xff6c>
   21510:	mov	r3, #0
   21514:	str	r3, [fp, #-16]
   21518:	b	215bc <ftello64@plt+0xff54>
   2151c:	ldr	r0, [fp, #-20]	; 0xffffffec
   21520:	bl	11548 <btowc@plt>
   21524:	str	r0, [fp, #-36]	; 0xffffffdc
   21528:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2152c:	cmn	r3, #1
   21530:	beq	21574 <ftello64@plt+0xff0c>
   21534:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21538:	ldr	r2, [r3, #60]	; 0x3c
   2153c:	ldr	r3, [fp, #-12]
   21540:	lsl	r3, r3, #2
   21544:	add	r3, r2, r3
   21548:	ldr	r1, [r3]
   2154c:	mov	r2, #1
   21550:	ldr	r3, [fp, #-16]
   21554:	lsl	r2, r2, r3
   21558:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2155c:	ldr	r0, [r3, #60]	; 0x3c
   21560:	ldr	r3, [fp, #-12]
   21564:	lsl	r3, r3, #2
   21568:	add	r3, r0, r3
   2156c:	orr	r2, r1, r2
   21570:	str	r2, [r3]
   21574:	ldr	r3, [fp, #-20]	; 0xffffffec
   21578:	bic	r3, r3, #127	; 0x7f
   2157c:	cmp	r3, #0
   21580:	bne	215a4 <ftello64@plt+0xff3c>
   21584:	ldr	r3, [fp, #-20]	; 0xffffffec
   21588:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2158c:	cmp	r2, r3
   21590:	beq	215a4 <ftello64@plt+0xff3c>
   21594:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21598:	ldrb	r3, [r2, #88]	; 0x58
   2159c:	orr	r3, r3, #8
   215a0:	strb	r3, [r2, #88]	; 0x58
   215a4:	ldr	r3, [fp, #-16]
   215a8:	add	r3, r3, #1
   215ac:	str	r3, [fp, #-16]
   215b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   215b4:	add	r3, r3, #1
   215b8:	str	r3, [fp, #-20]	; 0xffffffec
   215bc:	ldr	r3, [fp, #-16]
   215c0:	cmp	r3, #31
   215c4:	ble	2151c <ftello64@plt+0xfeb4>
   215c8:	ldr	r3, [fp, #-12]
   215cc:	add	r3, r3, #1
   215d0:	str	r3, [fp, #-12]
   215d4:	ldr	r3, [fp, #-12]
   215d8:	cmp	r3, #7
   215dc:	ble	21510 <ftello64@plt+0xfea8>
   215e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   215e4:	ldr	r3, [r3]
   215e8:	cmp	r3, #0
   215ec:	moveq	r3, #1
   215f0:	movne	r3, #0
   215f4:	uxtb	r3, r3
   215f8:	cmp	r3, #0
   215fc:	bne	21620 <ftello64@plt+0xffb8>
   21600:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21604:	ldr	r3, [r3, #32]
   21608:	cmp	r3, #0
   2160c:	moveq	r3, #1
   21610:	movne	r3, #0
   21614:	uxtb	r3, r3
   21618:	cmp	r3, #0
   2161c:	beq	21628 <ftello64@plt+0xffc0>
   21620:	mov	r3, #12
   21624:	b	2162c <ftello64@plt+0xffc4>
   21628:	mov	r3, #0
   2162c:	mov	r0, r3
   21630:	sub	sp, fp, #4
   21634:	ldr	fp, [sp]
   21638:	add	sp, sp, #4
   2163c:	pop	{pc}		; (ldr pc, [sp], #4)
   21640:	str	fp, [sp, #-8]!
   21644:	str	lr, [sp, #4]
   21648:	add	fp, sp, #4
   2164c:	sub	sp, sp, #40	; 0x28
   21650:	str	r0, [fp, #-40]	; 0xffffffd8
   21654:	mov	r3, #0
   21658:	str	r3, [fp, #-8]
   2165c:	mov	r3, #0
   21660:	str	r3, [fp, #-16]
   21664:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21668:	ldrb	r3, [r2, #88]	; 0x58
   2166c:	orr	r3, r3, #16
   21670:	strb	r3, [r2, #88]	; 0x58
   21674:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21678:	ldrb	r3, [r3, #88]	; 0x58
   2167c:	and	r3, r3, #8
   21680:	uxtb	r3, r3
   21684:	cmp	r3, #0
   21688:	moveq	r3, #1
   2168c:	movne	r3, #0
   21690:	uxtb	r3, r3
   21694:	cmp	r3, #0
   21698:	beq	21758 <ftello64@plt+0x100f0>
   2169c:	mov	r3, #0
   216a0:	str	r3, [fp, #-20]	; 0xffffffec
   216a4:	mov	r3, #0
   216a8:	movt	r3, #1023	; 0x3ff
   216ac:	str	r3, [fp, #-24]	; 0xffffffe8
   216b0:	mvn	r3, #2013265921	; 0x78000001
   216b4:	str	r3, [fp, #-28]	; 0xffffffe4
   216b8:	mvn	r3, #-134217727	; 0xf8000001
   216bc:	str	r3, [fp, #-32]	; 0xffffffe0
   216c0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   216c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   216c8:	str	r2, [r3, #96]	; 0x60
   216cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   216d0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   216d4:	str	r2, [r3, #100]	; 0x64
   216d8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   216dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   216e0:	str	r2, [r3, #104]	; 0x68
   216e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   216e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   216ec:	str	r2, [r3, #108]	; 0x6c
   216f0:	mov	r3, #4
   216f4:	str	r3, [fp, #-8]
   216f8:	mov	r3, #128	; 0x80
   216fc:	str	r3, [fp, #-16]
   21700:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21704:	ldrb	r3, [r3, #88]	; 0x58
   21708:	ubfx	r3, r3, #2, #1
   2170c:	uxtb	r3, r3
   21710:	cmp	r3, #0
   21714:	beq	21758 <ftello64@plt+0x100f0>
   21718:	ldr	r3, [fp, #-8]
   2171c:	add	r3, r3, #24
   21720:	lsl	r3, r3, #2
   21724:	ldr	r2, [fp, #-40]	; 0xffffffd8
   21728:	add	r0, r2, r3
   2172c:	ldr	r3, [fp, #-16]
   21730:	rsb	r3, r3, #256	; 0x100
   21734:	add	r2, r3, #7
   21738:	cmp	r3, #0
   2173c:	movlt	r3, r2
   21740:	movge	r3, r3
   21744:	asr	r3, r3, #3
   21748:	mov	r2, r3
   2174c:	mov	r1, #0
   21750:	bl	1153c <memset@plt>
   21754:	b	2180c <ftello64@plt+0x101a4>
   21758:	nop	{0}
   2175c:	b	21800 <ftello64@plt+0x10198>
   21760:	mov	r3, #0
   21764:	str	r3, [fp, #-12]
   21768:	b	217e8 <ftello64@plt+0x10180>
   2176c:	bl	114b8 <__ctype_b_loc@plt>
   21770:	mov	r3, r0
   21774:	ldr	r2, [r3]
   21778:	ldr	r3, [fp, #-16]
   2177c:	lsl	r3, r3, #1
   21780:	add	r3, r2, r3
   21784:	ldrh	r3, [r3]
   21788:	and	r3, r3, #8
   2178c:	cmp	r3, #0
   21790:	bne	217a0 <ftello64@plt+0x10138>
   21794:	ldr	r3, [fp, #-16]
   21798:	cmp	r3, #95	; 0x5f
   2179c:	bne	217d0 <ftello64@plt+0x10168>
   217a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   217a4:	ldr	r2, [fp, #-8]
   217a8:	add	r2, r2, #24
   217ac:	ldr	r2, [r3, r2, lsl #2]
   217b0:	mov	r1, #1
   217b4:	ldr	r3, [fp, #-12]
   217b8:	lsl	r3, r1, r3
   217bc:	orr	r1, r2, r3
   217c0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   217c4:	ldr	r2, [fp, #-8]
   217c8:	add	r2, r2, #24
   217cc:	str	r1, [r3, r2, lsl #2]
   217d0:	ldr	r3, [fp, #-12]
   217d4:	add	r3, r3, #1
   217d8:	str	r3, [fp, #-12]
   217dc:	ldr	r3, [fp, #-16]
   217e0:	add	r3, r3, #1
   217e4:	str	r3, [fp, #-16]
   217e8:	ldr	r3, [fp, #-12]
   217ec:	cmp	r3, #31
   217f0:	ble	2176c <ftello64@plt+0x10104>
   217f4:	ldr	r3, [fp, #-8]
   217f8:	add	r3, r3, #1
   217fc:	str	r3, [fp, #-8]
   21800:	ldr	r3, [fp, #-8]
   21804:	cmp	r3, #7
   21808:	ble	21760 <ftello64@plt+0x100f8>
   2180c:	sub	sp, fp, #4
   21810:	ldr	fp, [sp]
   21814:	add	sp, sp, #4
   21818:	pop	{pc}		; (ldr pc, [sp], #4)
   2181c:	str	fp, [sp, #-8]!
   21820:	str	lr, [sp, #4]
   21824:	add	fp, sp, #4
   21828:	sub	sp, sp, #24
   2182c:	str	r0, [fp, #-24]	; 0xffffffe8
   21830:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21834:	ldr	r3, [r3]
   21838:	str	r3, [fp, #-12]
   2183c:	ldr	r3, [fp, #-12]
   21840:	ldr	r3, [r3, #56]	; 0x38
   21844:	str	r3, [fp, #-8]
   21848:	b	21868 <ftello64@plt+0x10200>
   2184c:	ldr	r3, [fp, #-8]
   21850:	ldr	r3, [r3]
   21854:	str	r3, [fp, #-16]
   21858:	ldr	r0, [fp, #-8]
   2185c:	bl	16d88 <ftello64@plt+0x5720>
   21860:	ldr	r3, [fp, #-16]
   21864:	str	r3, [fp, #-8]
   21868:	ldr	r3, [fp, #-8]
   2186c:	cmp	r3, #0
   21870:	bne	2184c <ftello64@plt+0x101e4>
   21874:	ldr	r3, [fp, #-12]
   21878:	mov	r2, #0
   2187c:	str	r2, [r3, #56]	; 0x38
   21880:	ldr	r3, [fp, #-12]
   21884:	mov	r2, #31
   21888:	str	r2, [r3, #64]	; 0x40
   2188c:	ldr	r3, [fp, #-12]
   21890:	mov	r2, #0
   21894:	str	r2, [r3, #52]	; 0x34
   21898:	ldr	r3, [fp, #-12]
   2189c:	ldr	r3, [r3, #16]
   218a0:	mov	r0, r3
   218a4:	bl	16d88 <ftello64@plt+0x5720>
   218a8:	ldr	r3, [fp, #-12]
   218ac:	mov	r2, #0
   218b0:	str	r2, [r3, #16]
   218b4:	nop	{0}
   218b8:	sub	sp, fp, #4
   218bc:	ldr	fp, [sp]
   218c0:	add	sp, sp, #4
   218c4:	pop	{pc}		; (ldr pc, [sp], #4)
   218c8:	str	fp, [sp, #-8]!
   218cc:	str	lr, [sp, #4]
   218d0:	add	fp, sp, #4
   218d4:	sub	sp, sp, #56	; 0x38
   218d8:	str	r0, [fp, #-56]	; 0xffffffc8
   218dc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   218e0:	ldr	r3, [r3, #52]	; 0x34
   218e4:	ldr	r3, [r3, #12]
   218e8:	ldr	r3, [r3, #28]
   218ec:	str	r3, [fp, #-16]
   218f0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   218f4:	ldr	r2, [fp, #-16]
   218f8:	str	r2, [r3, #72]	; 0x48
   218fc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21900:	ldr	r1, [r3, #24]
   21904:	ldr	r2, [fp, #-16]
   21908:	mov	r3, r2
   2190c:	lsl	r3, r3, #1
   21910:	add	r3, r3, r2
   21914:	lsl	r3, r3, #2
   21918:	add	r2, r1, r3
   2191c:	sub	r3, fp, #52	; 0x34
   21920:	mov	r1, r2
   21924:	mov	r0, r3
   21928:	bl	1da1c <ftello64@plt+0xc3b4>
   2192c:	mov	r3, r0
   21930:	str	r3, [fp, #-40]	; 0xffffffd8
   21934:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21938:	cmp	r3, #0
   2193c:	movne	r3, #1
   21940:	moveq	r3, #0
   21944:	uxtb	r3, r3
   21948:	cmp	r3, #0
   2194c:	beq	21958 <ftello64@plt+0x102f0>
   21950:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21954:	b	21ca4 <ftello64@plt+0x1063c>
   21958:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2195c:	ldr	r3, [r3, #76]	; 0x4c
   21960:	cmp	r3, #0
   21964:	ble	21b24 <ftello64@plt+0x104bc>
   21968:	mov	r3, #0
   2196c:	str	r3, [fp, #-8]
   21970:	b	21b14 <ftello64@plt+0x104ac>
   21974:	ldr	r2, [fp, #-44]	; 0xffffffd4
   21978:	ldr	r3, [fp, #-8]
   2197c:	lsl	r3, r3, #2
   21980:	add	r3, r2, r3
   21984:	ldr	r3, [r3]
   21988:	str	r3, [fp, #-20]	; 0xffffffec
   2198c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21990:	ldr	r2, [r3]
   21994:	ldr	r3, [fp, #-20]	; 0xffffffec
   21998:	lsl	r3, r3, #3
   2199c:	add	r3, r2, r3
   219a0:	ldrb	r3, [r3, #4]
   219a4:	str	r3, [fp, #-24]	; 0xffffffe8
   219a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   219ac:	cmp	r3, #4
   219b0:	bne	21afc <ftello64@plt+0x10494>
   219b4:	mov	r3, #0
   219b8:	str	r3, [fp, #-12]
   219bc:	b	21a2c <ftello64@plt+0x103c4>
   219c0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   219c4:	ldr	r2, [r3]
   219c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   219cc:	ldr	r3, [fp, #-12]
   219d0:	lsl	r3, r3, #2
   219d4:	add	r3, r1, r3
   219d8:	ldr	r3, [r3]
   219dc:	lsl	r3, r3, #3
   219e0:	add	r3, r2, r3
   219e4:	str	r3, [fp, #-28]	; 0xffffffe4
   219e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   219ec:	ldrb	r3, [r3, #4]
   219f0:	cmp	r3, #9
   219f4:	bne	21a20 <ftello64@plt+0x103b8>
   219f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   219fc:	ldr	r2, [r3]
   21a00:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21a04:	ldr	r1, [r3]
   21a08:	ldr	r3, [fp, #-20]	; 0xffffffec
   21a0c:	lsl	r3, r3, #3
   21a10:	add	r3, r1, r3
   21a14:	ldr	r3, [r3]
   21a18:	cmp	r2, r3
   21a1c:	beq	21a40 <ftello64@plt+0x103d8>
   21a20:	ldr	r3, [fp, #-12]
   21a24:	add	r3, r3, #1
   21a28:	str	r3, [fp, #-12]
   21a2c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   21a30:	ldr	r2, [fp, #-12]
   21a34:	cmp	r2, r3
   21a38:	blt	219c0 <ftello64@plt+0x10358>
   21a3c:	b	21a44 <ftello64@plt+0x103dc>
   21a40:	nop	{0}
   21a44:	ldr	r3, [fp, #-48]	; 0xffffffd0
   21a48:	ldr	r2, [fp, #-12]
   21a4c:	cmp	r2, r3
   21a50:	beq	21b04 <ftello64@plt+0x1049c>
   21a54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21a58:	cmp	r3, #4
   21a5c:	bne	21b08 <ftello64@plt+0x104a0>
   21a60:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21a64:	ldr	r1, [r3, #20]
   21a68:	ldr	r2, [fp, #-20]	; 0xffffffec
   21a6c:	mov	r3, r2
   21a70:	lsl	r3, r3, #1
   21a74:	add	r3, r3, r2
   21a78:	lsl	r3, r3, #2
   21a7c:	add	r3, r1, r3
   21a80:	ldr	r3, [r3, #8]
   21a84:	ldr	r3, [r3]
   21a88:	str	r3, [fp, #-32]	; 0xffffffe0
   21a8c:	sub	r3, fp, #52	; 0x34
   21a90:	ldr	r1, [fp, #-32]	; 0xffffffe0
   21a94:	mov	r0, r3
   21a98:	bl	1ebd0 <ftello64@plt+0xd568>
   21a9c:	mov	r3, r0
   21aa0:	cmp	r3, #0
   21aa4:	bne	21b08 <ftello64@plt+0x104a0>
   21aa8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21aac:	ldr	r1, [r3, #24]
   21ab0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21ab4:	mov	r3, r2
   21ab8:	lsl	r3, r3, #1
   21abc:	add	r3, r3, r2
   21ac0:	lsl	r3, r3, #2
   21ac4:	add	r2, r1, r3
   21ac8:	sub	r3, fp, #52	; 0x34
   21acc:	mov	r1, r2
   21ad0:	mov	r0, r3
   21ad4:	bl	1e348 <ftello64@plt+0xcce0>
   21ad8:	str	r0, [fp, #-36]	; 0xffffffdc
   21adc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   21ae0:	cmp	r3, #0
   21ae4:	beq	21af0 <ftello64@plt+0x10488>
   21ae8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   21aec:	b	21ca4 <ftello64@plt+0x1063c>
   21af0:	mov	r3, #0
   21af4:	str	r3, [fp, #-8]
   21af8:	b	21b08 <ftello64@plt+0x104a0>
   21afc:	nop	{0}
   21b00:	b	21b08 <ftello64@plt+0x104a0>
   21b04:	nop	{0}
   21b08:	ldr	r3, [fp, #-8]
   21b0c:	add	r3, r3, #1
   21b10:	str	r3, [fp, #-8]
   21b14:	ldr	r3, [fp, #-48]	; 0xffffffd0
   21b18:	ldr	r2, [fp, #-8]
   21b1c:	cmp	r2, r3
   21b20:	blt	21974 <ftello64@plt+0x1030c>
   21b24:	sub	r2, fp, #52	; 0x34
   21b28:	sub	r0, fp, #40	; 0x28
   21b2c:	mov	r3, #0
   21b30:	ldr	r1, [fp, #-56]	; 0xffffffc8
   21b34:	bl	1f360 <ftello64@plt+0xdcf8>
   21b38:	mov	r2, r0
   21b3c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21b40:	str	r2, [r3, #36]	; 0x24
   21b44:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21b48:	ldr	r3, [r3, #36]	; 0x24
   21b4c:	cmp	r3, #0
   21b50:	moveq	r3, #1
   21b54:	movne	r3, #0
   21b58:	uxtb	r3, r3
   21b5c:	cmp	r3, #0
   21b60:	beq	21b6c <ftello64@plt+0x10504>
   21b64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21b68:	b	21ca4 <ftello64@plt+0x1063c>
   21b6c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21b70:	ldr	r3, [r3, #36]	; 0x24
   21b74:	ldrb	r3, [r3, #52]	; 0x34
   21b78:	bic	r3, r3, #127	; 0x7f
   21b7c:	uxtb	r3, r3
   21b80:	cmp	r3, #0
   21b84:	beq	21c64 <ftello64@plt+0x105fc>
   21b88:	sub	r2, fp, #52	; 0x34
   21b8c:	sub	r0, fp, #40	; 0x28
   21b90:	mov	r3, #1
   21b94:	ldr	r1, [fp, #-56]	; 0xffffffc8
   21b98:	bl	1f360 <ftello64@plt+0xdcf8>
   21b9c:	mov	r2, r0
   21ba0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21ba4:	str	r2, [r3, #40]	; 0x28
   21ba8:	sub	r2, fp, #52	; 0x34
   21bac:	sub	r0, fp, #40	; 0x28
   21bb0:	mov	r3, #2
   21bb4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   21bb8:	bl	1f360 <ftello64@plt+0xdcf8>
   21bbc:	mov	r2, r0
   21bc0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21bc4:	str	r2, [r3, #44]	; 0x2c
   21bc8:	sub	r2, fp, #52	; 0x34
   21bcc:	sub	r0, fp, #40	; 0x28
   21bd0:	mov	r3, #6
   21bd4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   21bd8:	bl	1f360 <ftello64@plt+0xdcf8>
   21bdc:	mov	r2, r0
   21be0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21be4:	str	r2, [r3, #48]	; 0x30
   21be8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21bec:	ldr	r3, [r3, #40]	; 0x28
   21bf0:	cmp	r3, #0
   21bf4:	moveq	r3, #1
   21bf8:	movne	r3, #0
   21bfc:	uxtb	r3, r3
   21c00:	cmp	r3, #0
   21c04:	bne	21c28 <ftello64@plt+0x105c0>
   21c08:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21c0c:	ldr	r3, [r3, #44]	; 0x2c
   21c10:	cmp	r3, #0
   21c14:	moveq	r3, #1
   21c18:	movne	r3, #0
   21c1c:	uxtb	r3, r3
   21c20:	cmp	r3, #0
   21c24:	beq	21c30 <ftello64@plt+0x105c8>
   21c28:	mov	r3, #1
   21c2c:	b	21c34 <ftello64@plt+0x105cc>
   21c30:	mov	r3, #0
   21c34:	cmp	r3, #0
   21c38:	bne	21c5c <ftello64@plt+0x105f4>
   21c3c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21c40:	ldr	r3, [r3, #48]	; 0x30
   21c44:	cmp	r3, #0
   21c48:	moveq	r3, #1
   21c4c:	movne	r3, #0
   21c50:	uxtb	r3, r3
   21c54:	cmp	r3, #0
   21c58:	beq	21c94 <ftello64@plt+0x1062c>
   21c5c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21c60:	b	21ca4 <ftello64@plt+0x1063c>
   21c64:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21c68:	ldr	r2, [r3, #36]	; 0x24
   21c6c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21c70:	str	r2, [r3, #48]	; 0x30
   21c74:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21c78:	ldr	r2, [r3, #48]	; 0x30
   21c7c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21c80:	str	r2, [r3, #44]	; 0x2c
   21c84:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21c88:	ldr	r2, [r3, #44]	; 0x2c
   21c8c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21c90:	str	r2, [r3, #40]	; 0x28
   21c94:	ldr	r3, [fp, #-44]	; 0xffffffd4
   21c98:	mov	r0, r3
   21c9c:	bl	16d88 <ftello64@plt+0x5720>
   21ca0:	mov	r3, #0
   21ca4:	mov	r0, r3
   21ca8:	sub	sp, fp, #4
   21cac:	ldr	fp, [sp]
   21cb0:	add	sp, sp, #4
   21cb4:	pop	{pc}		; (ldr pc, [sp], #4)
   21cb8:	str	fp, [sp, #-8]!
   21cbc:	str	lr, [sp, #4]
   21cc0:	add	fp, sp, #4
   21cc4:	sub	sp, sp, #24
   21cc8:	str	r0, [fp, #-24]	; 0xffffffe8
   21ccc:	mov	r3, #0
   21cd0:	strb	r3, [fp, #-13]
   21cd4:	mov	r3, #0
   21cd8:	strb	r3, [fp, #-14]
   21cdc:	mov	r3, #0
   21ce0:	str	r3, [fp, #-8]
   21ce4:	b	21e58 <ftello64@plt+0x107f0>
   21ce8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21cec:	ldr	r2, [r3]
   21cf0:	ldr	r3, [fp, #-8]
   21cf4:	lsl	r3, r3, #3
   21cf8:	add	r3, r2, r3
   21cfc:	ldrb	r3, [r3, #4]
   21d00:	sub	r3, r3, #1
   21d04:	cmp	r3, #11
   21d08:	ldrls	pc, [pc, r3, lsl #2]
   21d0c:	b	21e3c <ftello64@plt+0x107d4>
   21d10:	andeq	r1, r2, r0, asr #26
   21d14:	andeq	r1, r2, r0, asr #28
   21d18:	andeq	r1, r2, r8, asr #27
   21d1c:	andeq	r1, r2, r0, asr #28
   21d20:			; <UNDEFINED> instruction: 0x00021dbc
   21d24:			; <UNDEFINED> instruction: 0x00021fb4
   21d28:	andeq	r1, r2, ip, lsr lr
   21d2c:	andeq	r1, r2, r0, asr #28
   21d30:	andeq	r1, r2, r0, asr #28
   21d34:	andeq	r1, r2, r0, asr #28
   21d38:	andeq	r1, r2, r0, asr #28
   21d3c:	andeq	r1, r2, r0, ror sp
   21d40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21d44:	ldr	r2, [r3]
   21d48:	ldr	r3, [fp, #-8]
   21d4c:	lsl	r3, r3, #3
   21d50:	add	r3, r2, r3
   21d54:	ldrb	r3, [r3]
   21d58:	sxtb	r3, r3
   21d5c:	cmp	r3, #0
   21d60:	bge	21e48 <ftello64@plt+0x107e0>
   21d64:	mov	r3, #1
   21d68:	strb	r3, [fp, #-13]
   21d6c:	b	21e48 <ftello64@plt+0x107e0>
   21d70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21d74:	ldr	r2, [r3]
   21d78:	ldr	r3, [fp, #-8]
   21d7c:	lsl	r3, r3, #3
   21d80:	add	r3, r2, r3
   21d84:	ldr	r3, [r3]
   21d88:	cmp	r3, #32
   21d8c:	beq	21db4 <ftello64@plt+0x1074c>
   21d90:	cmp	r3, #32
   21d94:	bhi	21da4 <ftello64@plt+0x1073c>
   21d98:	cmp	r3, #16
   21d9c:	beq	21db4 <ftello64@plt+0x1074c>
   21da0:	b	21fbc <ftello64@plt+0x10954>
   21da4:	cmp	r3, #64	; 0x40
   21da8:	beq	21db4 <ftello64@plt+0x1074c>
   21dac:	cmp	r3, #128	; 0x80
   21db0:	bne	21fbc <ftello64@plt+0x10954>
   21db4:	nop	{0}
   21db8:	b	21e4c <ftello64@plt+0x107e4>
   21dbc:	mov	r3, #1
   21dc0:	strb	r3, [fp, #-14]
   21dc4:	b	21e4c <ftello64@plt+0x107e4>
   21dc8:	mov	r3, #0
   21dcc:	str	r3, [fp, #-20]	; 0xffffffec
   21dd0:	mov	r3, #4
   21dd4:	str	r3, [fp, #-12]
   21dd8:	b	21e28 <ftello64@plt+0x107c0>
   21ddc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21de0:	ldr	r2, [r3]
   21de4:	ldr	r3, [fp, #-8]
   21de8:	lsl	r3, r3, #3
   21dec:	add	r3, r2, r3
   21df0:	ldr	r2, [r3]
   21df4:	ldr	r3, [fp, #-12]
   21df8:	lsl	r3, r3, #2
   21dfc:	add	r3, r2, r3
   21e00:	ldr	r2, [r3]
   21e04:	ldr	r3, [fp, #-20]	; 0xffffffec
   21e08:	lsr	r3, r2, r3
   21e0c:	cmp	r3, #0
   21e10:	bne	21fc4 <ftello64@plt+0x1095c>
   21e14:	mov	r3, #0
   21e18:	str	r3, [fp, #-20]	; 0xffffffec
   21e1c:	ldr	r3, [fp, #-12]
   21e20:	add	r3, r3, #1
   21e24:	str	r3, [fp, #-12]
   21e28:	ldr	r3, [fp, #-12]
   21e2c:	cmp	r3, #7
   21e30:	ble	21ddc <ftello64@plt+0x10774>
   21e34:	nop	{0}
   21e38:	b	21e4c <ftello64@plt+0x107e4>
   21e3c:	bl	1162c <abort@plt>
   21e40:	nop	{0}
   21e44:	b	21e4c <ftello64@plt+0x107e4>
   21e48:	nop	{0}
   21e4c:	ldr	r3, [fp, #-8]
   21e50:	add	r3, r3, #1
   21e54:	str	r3, [fp, #-8]
   21e58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21e5c:	ldr	r2, [r3, #8]
   21e60:	ldr	r3, [fp, #-8]
   21e64:	cmp	r2, r3
   21e68:	bhi	21ce8 <ftello64@plt+0x10680>
   21e6c:	ldrb	r3, [fp, #-13]
   21e70:	cmp	r3, #0
   21e74:	bne	21e84 <ftello64@plt+0x1081c>
   21e78:	ldrb	r3, [fp, #-14]
   21e7c:	cmp	r3, #0
   21e80:	beq	21f54 <ftello64@plt+0x108ec>
   21e84:	mov	r3, #0
   21e88:	str	r3, [fp, #-8]
   21e8c:	b	21f40 <ftello64@plt+0x108d8>
   21e90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21e94:	ldr	r2, [r3]
   21e98:	ldr	r3, [fp, #-8]
   21e9c:	lsl	r3, r3, #3
   21ea0:	add	r3, r2, r3
   21ea4:	ldrb	r3, [r3, #4]
   21ea8:	cmp	r3, #1
   21eac:	bne	21ef8 <ftello64@plt+0x10890>
   21eb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21eb4:	ldr	r2, [r3]
   21eb8:	ldr	r3, [fp, #-8]
   21ebc:	lsl	r3, r3, #3
   21ec0:	add	r3, r2, r3
   21ec4:	ldrb	r3, [r3]
   21ec8:	sxtb	r3, r3
   21ecc:	cmp	r3, #0
   21ed0:	bge	21ef8 <ftello64@plt+0x10890>
   21ed4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21ed8:	ldr	r2, [r3]
   21edc:	ldr	r3, [fp, #-8]
   21ee0:	lsl	r3, r3, #3
   21ee4:	add	r2, r2, r3
   21ee8:	ldrb	r3, [r2, #6]
   21eec:	bfc	r3, #5, #1
   21ef0:	strb	r3, [r2, #6]
   21ef4:	b	21f34 <ftello64@plt+0x108cc>
   21ef8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21efc:	ldr	r2, [r3]
   21f00:	ldr	r3, [fp, #-8]
   21f04:	lsl	r3, r3, #3
   21f08:	add	r3, r2, r3
   21f0c:	ldrb	r3, [r3, #4]
   21f10:	cmp	r3, #5
   21f14:	bne	21f34 <ftello64@plt+0x108cc>
   21f18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21f1c:	ldr	r2, [r3]
   21f20:	ldr	r3, [fp, #-8]
   21f24:	lsl	r3, r3, #3
   21f28:	add	r3, r2, r3
   21f2c:	mov	r2, #7
   21f30:	strb	r2, [r3, #4]
   21f34:	ldr	r3, [fp, #-8]
   21f38:	add	r3, r3, #1
   21f3c:	str	r3, [fp, #-8]
   21f40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21f44:	ldr	r2, [r3, #8]
   21f48:	ldr	r3, [fp, #-8]
   21f4c:	cmp	r2, r3
   21f50:	bhi	21e90 <ftello64@plt+0x10828>
   21f54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21f58:	mov	r2, #1
   21f5c:	str	r2, [r3, #92]	; 0x5c
   21f60:	ldr	r2, [fp, #-24]	; 0xffffffe8
   21f64:	ldrb	r3, [r2, #88]	; 0x58
   21f68:	bfc	r3, #2, #1
   21f6c:	strb	r3, [r2, #88]	; 0x58
   21f70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21f74:	ldr	r3, [r3, #76]	; 0x4c
   21f78:	cmp	r3, #0
   21f7c:	bgt	21f8c <ftello64@plt+0x10924>
   21f80:	ldrb	r3, [fp, #-14]
   21f84:	cmp	r3, #0
   21f88:	beq	21f94 <ftello64@plt+0x1092c>
   21f8c:	mov	r3, #1
   21f90:	b	21f98 <ftello64@plt+0x10930>
   21f94:	mov	r3, #0
   21f98:	and	r3, r3, #1
   21f9c:	uxtb	r1, r3
   21fa0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   21fa4:	ldrb	r3, [r2, #88]	; 0x58
   21fa8:	bfi	r3, r1, #1, #1
   21fac:	strb	r3, [r2, #88]	; 0x58
   21fb0:	b	21fc8 <ftello64@plt+0x10960>
   21fb4:	nop	{0}
   21fb8:	b	21fc8 <ftello64@plt+0x10960>
   21fbc:	nop	{0}
   21fc0:	b	21fc8 <ftello64@plt+0x10960>
   21fc4:	nop	{0}
   21fc8:	sub	sp, fp, #4
   21fcc:	ldr	fp, [sp]
   21fd0:	add	sp, sp, #4
   21fd4:	pop	{pc}		; (ldr pc, [sp], #4)
   21fd8:	str	fp, [sp, #-8]!
   21fdc:	str	lr, [sp, #4]
   21fe0:	add	fp, sp, #4
   21fe4:	sub	sp, sp, #24
   21fe8:	str	r0, [fp, #-24]	; 0xffffffe8
   21fec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21ff0:	ldr	r3, [r3]
   21ff4:	str	r3, [fp, #-16]
   21ff8:	ldr	r3, [fp, #-16]
   21ffc:	ldr	r3, [r3, #4]
   22000:	lsl	r3, r3, #2
   22004:	mov	r0, r3
   22008:	bl	35f6c <ftello64@plt+0x24904>
   2200c:	mov	r3, r0
   22010:	mov	r2, r3
   22014:	ldr	r3, [fp, #-16]
   22018:	str	r2, [r3, #12]
   2201c:	ldr	r3, [fp, #-16]
   22020:	ldr	r3, [r3, #4]
   22024:	lsl	r3, r3, #2
   22028:	mov	r0, r3
   2202c:	bl	35f6c <ftello64@plt+0x24904>
   22030:	mov	r3, r0
   22034:	mov	r2, r3
   22038:	ldr	r3, [fp, #-16]
   2203c:	str	r2, [r3, #16]
   22040:	ldr	r3, [fp, #-16]
   22044:	ldr	r2, [r3, #4]
   22048:	mov	r3, r2
   2204c:	lsl	r3, r3, #1
   22050:	add	r3, r3, r2
   22054:	lsl	r3, r3, #2
   22058:	mov	r0, r3
   2205c:	bl	35f6c <ftello64@plt+0x24904>
   22060:	mov	r3, r0
   22064:	mov	r2, r3
   22068:	ldr	r3, [fp, #-16]
   2206c:	str	r2, [r3, #20]
   22070:	ldr	r3, [fp, #-16]
   22074:	ldr	r2, [r3, #4]
   22078:	mov	r3, r2
   2207c:	lsl	r3, r3, #1
   22080:	add	r3, r3, r2
   22084:	lsl	r3, r3, #2
   22088:	mov	r0, r3
   2208c:	bl	35f6c <ftello64@plt+0x24904>
   22090:	mov	r3, r0
   22094:	mov	r2, r3
   22098:	ldr	r3, [fp, #-16]
   2209c:	str	r2, [r3, #24]
   220a0:	ldr	r3, [fp, #-16]
   220a4:	ldr	r3, [r3, #12]
   220a8:	cmp	r3, #0
   220ac:	moveq	r3, #1
   220b0:	movne	r3, #0
   220b4:	uxtb	r3, r3
   220b8:	cmp	r3, #0
   220bc:	bne	220e0 <ftello64@plt+0x10a78>
   220c0:	ldr	r3, [fp, #-16]
   220c4:	ldr	r3, [r3, #16]
   220c8:	cmp	r3, #0
   220cc:	moveq	r3, #1
   220d0:	movne	r3, #0
   220d4:	uxtb	r3, r3
   220d8:	cmp	r3, #0
   220dc:	beq	220e8 <ftello64@plt+0x10a80>
   220e0:	mov	r3, #1
   220e4:	b	220ec <ftello64@plt+0x10a84>
   220e8:	mov	r3, #0
   220ec:	cmp	r3, #0
   220f0:	bne	22114 <ftello64@plt+0x10aac>
   220f4:	ldr	r3, [fp, #-16]
   220f8:	ldr	r3, [r3, #20]
   220fc:	cmp	r3, #0
   22100:	moveq	r3, #1
   22104:	movne	r3, #0
   22108:	uxtb	r3, r3
   2210c:	cmp	r3, #0
   22110:	beq	2211c <ftello64@plt+0x10ab4>
   22114:	mov	r3, #1
   22118:	b	22120 <ftello64@plt+0x10ab8>
   2211c:	mov	r3, #0
   22120:	cmp	r3, #0
   22124:	bne	22148 <ftello64@plt+0x10ae0>
   22128:	ldr	r3, [fp, #-16]
   2212c:	ldr	r3, [r3, #24]
   22130:	cmp	r3, #0
   22134:	moveq	r3, #1
   22138:	movne	r3, #0
   2213c:	uxtb	r3, r3
   22140:	cmp	r3, #0
   22144:	beq	22150 <ftello64@plt+0x10ae8>
   22148:	mov	r3, #12
   2214c:	b	22440 <ftello64@plt+0x10dd8>
   22150:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22154:	ldr	r3, [r3, #24]
   22158:	lsl	r3, r3, #2
   2215c:	mov	r0, r3
   22160:	bl	35f6c <ftello64@plt+0x24904>
   22164:	mov	r3, r0
   22168:	mov	r2, r3
   2216c:	ldr	r3, [fp, #-16]
   22170:	str	r2, [r3, #132]	; 0x84
   22174:	ldr	r3, [fp, #-16]
   22178:	ldr	r3, [r3, #132]	; 0x84
   2217c:	cmp	r3, #0
   22180:	beq	22270 <ftello64@plt+0x10c08>
   22184:	mov	r3, #0
   22188:	str	r3, [fp, #-12]
   2218c:	b	221b8 <ftello64@plt+0x10b50>
   22190:	ldr	r3, [fp, #-16]
   22194:	ldr	r2, [r3, #132]	; 0x84
   22198:	ldr	r3, [fp, #-12]
   2219c:	lsl	r3, r3, #2
   221a0:	add	r3, r2, r3
   221a4:	ldr	r2, [fp, #-12]
   221a8:	str	r2, [r3]
   221ac:	ldr	r3, [fp, #-12]
   221b0:	add	r3, r3, #1
   221b4:	str	r3, [fp, #-12]
   221b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   221bc:	ldr	r2, [r3, #24]
   221c0:	ldr	r3, [fp, #-12]
   221c4:	cmp	r2, r3
   221c8:	bhi	22190 <ftello64@plt+0x10b28>
   221cc:	ldr	r3, [fp, #-16]
   221d0:	ldr	r3, [r3, #52]	; 0x34
   221d4:	ldr	r2, [fp, #-16]
   221d8:	movw	r1, #9836	; 0x266c
   221dc:	movt	r1, #2
   221e0:	mov	r0, r3
   221e4:	bl	22574 <ftello64@plt+0x10f0c>
   221e8:	mov	r3, #0
   221ec:	str	r3, [fp, #-12]
   221f0:	b	22224 <ftello64@plt+0x10bbc>
   221f4:	ldr	r3, [fp, #-16]
   221f8:	ldr	r2, [r3, #132]	; 0x84
   221fc:	ldr	r3, [fp, #-12]
   22200:	lsl	r3, r3, #2
   22204:	add	r3, r2, r3
   22208:	ldr	r3, [r3]
   2220c:	ldr	r2, [fp, #-12]
   22210:	cmp	r2, r3
   22214:	bne	2223c <ftello64@plt+0x10bd4>
   22218:	ldr	r3, [fp, #-12]
   2221c:	add	r3, r3, #1
   22220:	str	r3, [fp, #-12]
   22224:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22228:	ldr	r2, [r3, #24]
   2222c:	ldr	r3, [fp, #-12]
   22230:	cmp	r2, r3
   22234:	bhi	221f4 <ftello64@plt+0x10b8c>
   22238:	b	22240 <ftello64@plt+0x10bd8>
   2223c:	nop	{0}
   22240:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22244:	ldr	r2, [r3, #24]
   22248:	ldr	r3, [fp, #-12]
   2224c:	cmp	r2, r3
   22250:	bne	22270 <ftello64@plt+0x10c08>
   22254:	ldr	r3, [fp, #-16]
   22258:	ldr	r3, [r3, #132]	; 0x84
   2225c:	mov	r0, r3
   22260:	bl	16d88 <ftello64@plt+0x5720>
   22264:	ldr	r3, [fp, #-16]
   22268:	mov	r2, #0
   2226c:	str	r2, [r3, #132]	; 0x84
   22270:	ldr	r3, [fp, #-16]
   22274:	ldr	r3, [r3, #52]	; 0x34
   22278:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2227c:	movw	r1, #10220	; 0x27ec
   22280:	movt	r1, #2
   22284:	mov	r0, r3
   22288:	bl	22454 <ftello64@plt+0x10dec>
   2228c:	str	r0, [fp, #-8]
   22290:	ldr	r3, [fp, #-8]
   22294:	cmp	r3, #0
   22298:	movne	r3, #1
   2229c:	moveq	r3, #0
   222a0:	uxtb	r3, r3
   222a4:	cmp	r3, #0
   222a8:	beq	222b4 <ftello64@plt+0x10c4c>
   222ac:	ldr	r3, [fp, #-8]
   222b0:	b	22440 <ftello64@plt+0x10dd8>
   222b4:	ldr	r3, [fp, #-16]
   222b8:	ldr	r3, [r3, #52]	; 0x34
   222bc:	ldr	r2, [fp, #-16]
   222c0:	movw	r1, #11056	; 0x2b30
   222c4:	movt	r1, #2
   222c8:	mov	r0, r3
   222cc:	bl	22454 <ftello64@plt+0x10dec>
   222d0:	str	r0, [fp, #-8]
   222d4:	ldr	r3, [fp, #-8]
   222d8:	cmp	r3, #0
   222dc:	movne	r3, #1
   222e0:	moveq	r3, #0
   222e4:	uxtb	r3, r3
   222e8:	cmp	r3, #0
   222ec:	beq	222f8 <ftello64@plt+0x10c90>
   222f0:	ldr	r3, [fp, #-8]
   222f4:	b	22440 <ftello64@plt+0x10dd8>
   222f8:	ldr	r3, [fp, #-16]
   222fc:	ldr	r3, [r3, #52]	; 0x34
   22300:	ldr	r2, [fp, #-16]
   22304:	movw	r1, #11328	; 0x2c40
   22308:	movt	r1, #2
   2230c:	mov	r0, r3
   22310:	bl	22574 <ftello64@plt+0x10f0c>
   22314:	ldr	r3, [fp, #-16]
   22318:	ldr	r3, [r3, #52]	; 0x34
   2231c:	ldr	r2, [fp, #-16]
   22320:	movw	r1, #11540	; 0x2d14
   22324:	movt	r1, #2
   22328:	mov	r0, r3
   2232c:	bl	22574 <ftello64@plt+0x10f0c>
   22330:	str	r0, [fp, #-8]
   22334:	ldr	r3, [fp, #-8]
   22338:	cmp	r3, #0
   2233c:	movne	r3, #1
   22340:	moveq	r3, #0
   22344:	uxtb	r3, r3
   22348:	cmp	r3, #0
   2234c:	beq	22358 <ftello64@plt+0x10cf0>
   22350:	ldr	r3, [fp, #-8]
   22354:	b	22440 <ftello64@plt+0x10dd8>
   22358:	ldr	r0, [fp, #-16]
   2235c:	bl	23904 <ftello64@plt+0x1229c>
   22360:	str	r0, [fp, #-8]
   22364:	ldr	r3, [fp, #-8]
   22368:	cmp	r3, #0
   2236c:	movne	r3, #1
   22370:	moveq	r3, #0
   22374:	uxtb	r3, r3
   22378:	cmp	r3, #0
   2237c:	beq	22388 <ftello64@plt+0x10d20>
   22380:	ldr	r3, [fp, #-8]
   22384:	b	22440 <ftello64@plt+0x10dd8>
   22388:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2238c:	ldrb	r3, [r3, #28]
   22390:	and	r3, r3, #16
   22394:	uxtb	r3, r3
   22398:	cmp	r3, #0
   2239c:	bne	223c8 <ftello64@plt+0x10d60>
   223a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   223a4:	ldr	r3, [r3, #24]
   223a8:	cmp	r3, #0
   223ac:	beq	223c8 <ftello64@plt+0x10d60>
   223b0:	ldr	r3, [fp, #-16]
   223b4:	ldrb	r3, [r3, #88]	; 0x58
   223b8:	and	r3, r3, #1
   223bc:	uxtb	r3, r3
   223c0:	cmp	r3, #0
   223c4:	bne	223d8 <ftello64@plt+0x10d70>
   223c8:	ldr	r3, [fp, #-16]
   223cc:	ldr	r3, [r3, #76]	; 0x4c
   223d0:	cmp	r3, #0
   223d4:	beq	2243c <ftello64@plt+0x10dd4>
   223d8:	ldr	r3, [fp, #-16]
   223dc:	ldr	r2, [r3, #8]
   223e0:	mov	r3, r2
   223e4:	lsl	r3, r3, #1
   223e8:	add	r3, r3, r2
   223ec:	lsl	r3, r3, #2
   223f0:	mov	r0, r3
   223f4:	bl	35f6c <ftello64@plt+0x24904>
   223f8:	mov	r3, r0
   223fc:	mov	r2, r3
   22400:	ldr	r3, [fp, #-16]
   22404:	str	r2, [r3, #28]
   22408:	ldr	r3, [fp, #-16]
   2240c:	ldr	r3, [r3, #28]
   22410:	cmp	r3, #0
   22414:	moveq	r3, #1
   22418:	movne	r3, #0
   2241c:	uxtb	r3, r3
   22420:	cmp	r3, #0
   22424:	beq	22430 <ftello64@plt+0x10dc8>
   22428:	mov	r3, #12
   2242c:	b	22440 <ftello64@plt+0x10dd8>
   22430:	ldr	r0, [fp, #-16]
   22434:	bl	2377c <ftello64@plt+0x12114>
   22438:	str	r0, [fp, #-8]
   2243c:	ldr	r3, [fp, #-8]
   22440:	mov	r0, r3
   22444:	sub	sp, fp, #4
   22448:	ldr	fp, [sp]
   2244c:	add	sp, sp, #4
   22450:	pop	{pc}		; (ldr pc, [sp], #4)
   22454:	str	fp, [sp, #-8]!
   22458:	str	lr, [sp, #4]
   2245c:	add	fp, sp, #4
   22460:	sub	sp, sp, #32
   22464:	str	r0, [fp, #-24]	; 0xffffffe8
   22468:	str	r1, [fp, #-28]	; 0xffffffe4
   2246c:	str	r2, [fp, #-32]	; 0xffffffe0
   22470:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22474:	str	r3, [fp, #-8]
   22478:	b	224a8 <ftello64@plt+0x10e40>
   2247c:	ldr	r3, [fp, #-8]
   22480:	ldr	r3, [r3, #4]
   22484:	cmp	r3, #0
   22488:	beq	2249c <ftello64@plt+0x10e34>
   2248c:	ldr	r3, [fp, #-8]
   22490:	ldr	r3, [r3, #4]
   22494:	str	r3, [fp, #-8]
   22498:	b	224a8 <ftello64@plt+0x10e40>
   2249c:	ldr	r3, [fp, #-8]
   224a0:	ldr	r3, [r3, #8]
   224a4:	str	r3, [fp, #-8]
   224a8:	ldr	r3, [fp, #-8]
   224ac:	ldr	r3, [r3, #4]
   224b0:	cmp	r3, #0
   224b4:	bne	2247c <ftello64@plt+0x10e14>
   224b8:	ldr	r3, [fp, #-8]
   224bc:	ldr	r3, [r3, #8]
   224c0:	cmp	r3, #0
   224c4:	bne	2247c <ftello64@plt+0x10e14>
   224c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   224cc:	ldr	r1, [fp, #-8]
   224d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   224d4:	blx	r3
   224d8:	str	r0, [fp, #-12]
   224dc:	ldr	r3, [fp, #-12]
   224e0:	cmp	r3, #0
   224e4:	movne	r3, #1
   224e8:	moveq	r3, #0
   224ec:	uxtb	r3, r3
   224f0:	cmp	r3, #0
   224f4:	beq	22500 <ftello64@plt+0x10e98>
   224f8:	ldr	r3, [fp, #-12]
   224fc:	b	22560 <ftello64@plt+0x10ef8>
   22500:	ldr	r3, [fp, #-8]
   22504:	ldr	r3, [r3]
   22508:	cmp	r3, #0
   2250c:	bne	22518 <ftello64@plt+0x10eb0>
   22510:	mov	r3, #0
   22514:	b	22560 <ftello64@plt+0x10ef8>
   22518:	ldr	r3, [fp, #-8]
   2251c:	str	r3, [fp, #-16]
   22520:	ldr	r3, [fp, #-8]
   22524:	ldr	r3, [r3]
   22528:	str	r3, [fp, #-8]
   2252c:	ldr	r3, [fp, #-8]
   22530:	ldr	r3, [r3, #8]
   22534:	ldr	r2, [fp, #-16]
   22538:	cmp	r2, r3
   2253c:	beq	224c8 <ftello64@plt+0x10e60>
   22540:	ldr	r3, [fp, #-8]
   22544:	ldr	r3, [r3, #8]
   22548:	cmp	r3, #0
   2254c:	beq	224c8 <ftello64@plt+0x10e60>
   22550:	ldr	r3, [fp, #-8]
   22554:	ldr	r3, [r3, #8]
   22558:	str	r3, [fp, #-8]
   2255c:	b	224a8 <ftello64@plt+0x10e40>
   22560:	mov	r0, r3
   22564:	sub	sp, fp, #4
   22568:	ldr	fp, [sp]
   2256c:	add	sp, sp, #4
   22570:	pop	{pc}		; (ldr pc, [sp], #4)
   22574:	str	fp, [sp, #-8]!
   22578:	str	lr, [sp, #4]
   2257c:	add	fp, sp, #4
   22580:	sub	sp, sp, #32
   22584:	str	r0, [fp, #-24]	; 0xffffffe8
   22588:	str	r1, [fp, #-28]	; 0xffffffe4
   2258c:	str	r2, [fp, #-32]	; 0xffffffe0
   22590:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22594:	str	r3, [fp, #-8]
   22598:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2259c:	ldr	r1, [fp, #-8]
   225a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   225a4:	blx	r3
   225a8:	str	r0, [fp, #-16]
   225ac:	ldr	r3, [fp, #-16]
   225b0:	cmp	r3, #0
   225b4:	movne	r3, #1
   225b8:	moveq	r3, #0
   225bc:	uxtb	r3, r3
   225c0:	cmp	r3, #0
   225c4:	beq	225d0 <ftello64@plt+0x10f68>
   225c8:	ldr	r3, [fp, #-16]
   225cc:	b	22658 <ftello64@plt+0x10ff0>
   225d0:	ldr	r3, [fp, #-8]
   225d4:	ldr	r3, [r3, #4]
   225d8:	cmp	r3, #0
   225dc:	beq	225f0 <ftello64@plt+0x10f88>
   225e0:	ldr	r3, [fp, #-8]
   225e4:	ldr	r3, [r3, #4]
   225e8:	str	r3, [fp, #-8]
   225ec:	b	22598 <ftello64@plt+0x10f30>
   225f0:	mov	r3, #0
   225f4:	str	r3, [fp, #-12]
   225f8:	b	22624 <ftello64@plt+0x10fbc>
   225fc:	ldr	r3, [fp, #-8]
   22600:	str	r3, [fp, #-12]
   22604:	ldr	r3, [fp, #-8]
   22608:	ldr	r3, [r3]
   2260c:	str	r3, [fp, #-8]
   22610:	ldr	r3, [fp, #-8]
   22614:	cmp	r3, #0
   22618:	bne	22624 <ftello64@plt+0x10fbc>
   2261c:	mov	r3, #0
   22620:	b	22658 <ftello64@plt+0x10ff0>
   22624:	ldr	r3, [fp, #-8]
   22628:	ldr	r3, [r3, #8]
   2262c:	ldr	r2, [fp, #-12]
   22630:	cmp	r2, r3
   22634:	beq	225fc <ftello64@plt+0x10f94>
   22638:	ldr	r3, [fp, #-8]
   2263c:	ldr	r3, [r3, #8]
   22640:	cmp	r3, #0
   22644:	beq	225fc <ftello64@plt+0x10f94>
   22648:	ldr	r3, [fp, #-8]
   2264c:	ldr	r3, [r3, #8]
   22650:	str	r3, [fp, #-8]
   22654:	b	22598 <ftello64@plt+0x10f30>
   22658:	mov	r0, r3
   2265c:	sub	sp, fp, #4
   22660:	ldr	fp, [sp]
   22664:	add	sp, sp, #4
   22668:	pop	{pc}		; (ldr pc, [sp], #4)
   2266c:	push	{fp}		; (str fp, [sp, #-4]!)
   22670:	add	fp, sp, #0
   22674:	sub	sp, sp, #28
   22678:	str	r0, [fp, #-24]	; 0xffffffe8
   2267c:	str	r1, [fp, #-28]	; 0xffffffe4
   22680:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22684:	str	r3, [fp, #-8]
   22688:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2268c:	ldrb	r3, [r3, #24]
   22690:	cmp	r3, #4
   22694:	bne	226fc <ftello64@plt+0x11094>
   22698:	ldr	r3, [fp, #-8]
   2269c:	ldr	r3, [r3, #132]	; 0x84
   226a0:	cmp	r3, #0
   226a4:	beq	226fc <ftello64@plt+0x11094>
   226a8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   226ac:	ldr	r3, [r3, #20]
   226b0:	str	r3, [fp, #-12]
   226b4:	ldr	r3, [fp, #-8]
   226b8:	ldr	r2, [r3, #132]	; 0x84
   226bc:	ldr	r3, [fp, #-12]
   226c0:	lsl	r3, r3, #2
   226c4:	add	r3, r2, r3
   226c8:	ldr	r2, [r3]
   226cc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   226d0:	str	r2, [r3, #20]
   226d4:	ldr	r3, [fp, #-8]
   226d8:	ldr	r3, [r3, #80]	; 0x50
   226dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   226e0:	ldr	r2, [r2, #20]
   226e4:	mov	r1, #1
   226e8:	lsl	r2, r1, r2
   226ec:	orr	r2, r3, r2
   226f0:	ldr	r3, [fp, #-8]
   226f4:	str	r2, [r3, #80]	; 0x50
   226f8:	b	227d8 <ftello64@plt+0x11170>
   226fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22700:	ldrb	r3, [r3, #24]
   22704:	cmp	r3, #17
   22708:	bne	227d8 <ftello64@plt+0x11170>
   2270c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22710:	ldr	r3, [r3, #4]
   22714:	cmp	r3, #0
   22718:	beq	227d8 <ftello64@plt+0x11170>
   2271c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22720:	ldr	r3, [r3, #4]
   22724:	ldrb	r3, [r3, #24]
   22728:	cmp	r3, #17
   2272c:	bne	227d8 <ftello64@plt+0x11170>
   22730:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22734:	ldr	r3, [r3, #4]
   22738:	ldr	r3, [r3, #20]
   2273c:	str	r3, [fp, #-16]
   22740:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22744:	ldr	r3, [r3, #4]
   22748:	ldr	r2, [r3, #4]
   2274c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22750:	str	r2, [r3, #4]
   22754:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22758:	ldr	r3, [r3, #4]
   2275c:	cmp	r3, #0
   22760:	beq	22774 <ftello64@plt+0x1110c>
   22764:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22768:	ldr	r3, [r3, #4]
   2276c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   22770:	str	r2, [r3]
   22774:	ldr	r3, [fp, #-8]
   22778:	ldr	r2, [r3, #132]	; 0x84
   2277c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22780:	ldr	r3, [r3, #20]
   22784:	lsl	r3, r3, #2
   22788:	add	r2, r2, r3
   2278c:	ldr	r3, [fp, #-8]
   22790:	ldr	r1, [r3, #132]	; 0x84
   22794:	ldr	r3, [fp, #-16]
   22798:	lsl	r3, r3, #2
   2279c:	add	r3, r1, r3
   227a0:	ldr	r2, [r2]
   227a4:	str	r2, [r3]
   227a8:	ldr	r3, [fp, #-16]
   227ac:	cmp	r3, #31
   227b0:	bgt	227d8 <ftello64@plt+0x11170>
   227b4:	ldr	r3, [fp, #-8]
   227b8:	ldr	r2, [r3, #80]	; 0x50
   227bc:	mov	r1, #1
   227c0:	ldr	r3, [fp, #-16]
   227c4:	lsl	r3, r1, r3
   227c8:	mvn	r3, r3
   227cc:	and	r2, r2, r3
   227d0:	ldr	r3, [fp, #-8]
   227d4:	str	r2, [r3, #80]	; 0x50
   227d8:	mov	r3, #0
   227dc:	mov	r0, r3
   227e0:	add	sp, fp, #0
   227e4:	pop	{fp}		; (ldr fp, [sp], #4)
   227e8:	bx	lr
   227ec:	str	fp, [sp, #-8]!
   227f0:	str	lr, [sp, #4]
   227f4:	add	fp, sp, #4
   227f8:	sub	sp, sp, #16
   227fc:	str	r0, [fp, #-16]
   22800:	str	r1, [fp, #-20]	; 0xffffffec
   22804:	ldr	r3, [fp, #-16]
   22808:	str	r3, [fp, #-8]
   2280c:	mov	r3, #0
   22810:	str	r3, [fp, #-12]
   22814:	ldr	r3, [fp, #-20]	; 0xffffffec
   22818:	ldr	r3, [r3, #4]
   2281c:	cmp	r3, #0
   22820:	beq	2287c <ftello64@plt+0x11214>
   22824:	ldr	r3, [fp, #-20]	; 0xffffffec
   22828:	ldr	r3, [r3, #4]
   2282c:	ldrb	r3, [r3, #24]
   22830:	cmp	r3, #17
   22834:	bne	2287c <ftello64@plt+0x11214>
   22838:	ldr	r3, [fp, #-20]	; 0xffffffec
   2283c:	ldr	r2, [r3, #4]
   22840:	sub	r3, fp, #12
   22844:	ldr	r1, [fp, #-8]
   22848:	mov	r0, r3
   2284c:	bl	228fc <ftello64@plt+0x11294>
   22850:	mov	r2, r0
   22854:	ldr	r3, [fp, #-20]	; 0xffffffec
   22858:	str	r2, [r3, #4]
   2285c:	ldr	r3, [fp, #-20]	; 0xffffffec
   22860:	ldr	r3, [r3, #4]
   22864:	cmp	r3, #0
   22868:	beq	2287c <ftello64@plt+0x11214>
   2286c:	ldr	r3, [fp, #-20]	; 0xffffffec
   22870:	ldr	r3, [r3, #4]
   22874:	ldr	r2, [fp, #-20]	; 0xffffffec
   22878:	str	r2, [r3]
   2287c:	ldr	r3, [fp, #-20]	; 0xffffffec
   22880:	ldr	r3, [r3, #8]
   22884:	cmp	r3, #0
   22888:	beq	228e4 <ftello64@plt+0x1127c>
   2288c:	ldr	r3, [fp, #-20]	; 0xffffffec
   22890:	ldr	r3, [r3, #8]
   22894:	ldrb	r3, [r3, #24]
   22898:	cmp	r3, #17
   2289c:	bne	228e4 <ftello64@plt+0x1127c>
   228a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   228a4:	ldr	r2, [r3, #8]
   228a8:	sub	r3, fp, #12
   228ac:	ldr	r1, [fp, #-8]
   228b0:	mov	r0, r3
   228b4:	bl	228fc <ftello64@plt+0x11294>
   228b8:	mov	r2, r0
   228bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   228c0:	str	r2, [r3, #8]
   228c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   228c8:	ldr	r3, [r3, #8]
   228cc:	cmp	r3, #0
   228d0:	beq	228e4 <ftello64@plt+0x1127c>
   228d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   228d8:	ldr	r3, [r3, #8]
   228dc:	ldr	r2, [fp, #-20]	; 0xffffffec
   228e0:	str	r2, [r3]
   228e4:	ldr	r3, [fp, #-12]
   228e8:	mov	r0, r3
   228ec:	sub	sp, fp, #4
   228f0:	ldr	fp, [sp]
   228f4:	add	sp, sp, #4
   228f8:	pop	{pc}		; (ldr pc, [sp], #4)
   228fc:	str	fp, [sp, #-8]!
   22900:	str	lr, [sp, #4]
   22904:	add	fp, sp, #4
   22908:	sub	sp, sp, #40	; 0x28
   2290c:	str	r0, [fp, #-32]	; 0xffffffe0
   22910:	str	r1, [fp, #-36]	; 0xffffffdc
   22914:	str	r2, [fp, #-40]	; 0xffffffd8
   22918:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2291c:	ldr	r3, [r3]
   22920:	str	r3, [fp, #-8]
   22924:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22928:	ldr	r3, [r3, #4]
   2292c:	str	r3, [fp, #-12]
   22930:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22934:	ldrb	r3, [r3, #28]
   22938:	and	r3, r3, #16
   2293c:	uxtb	r3, r3
   22940:	cmp	r3, #0
   22944:	beq	22994 <ftello64@plt+0x1132c>
   22948:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2294c:	ldr	r3, [r3, #4]
   22950:	cmp	r3, #0
   22954:	beq	22994 <ftello64@plt+0x1132c>
   22958:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2295c:	ldr	r3, [r3, #20]
   22960:	cmp	r3, #31
   22964:	bgt	22988 <ftello64@plt+0x11320>
   22968:	ldr	r3, [fp, #-8]
   2296c:	ldr	r2, [r3, #80]	; 0x50
   22970:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22974:	ldr	r3, [r3, #20]
   22978:	lsr	r3, r2, r3
   2297c:	and	r3, r3, #1
   22980:	cmp	r3, #0
   22984:	bne	22994 <ftello64@plt+0x1132c>
   22988:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2298c:	ldr	r3, [r3, #4]
   22990:	b	22b1c <ftello64@plt+0x114b4>
   22994:	mov	r3, #8
   22998:	mov	r2, #0
   2299c:	mov	r1, #0
   229a0:	ldr	r0, [fp, #-8]
   229a4:	bl	28bac <ftello64@plt+0x17544>
   229a8:	str	r0, [fp, #-16]
   229ac:	mov	r3, #9
   229b0:	mov	r2, #0
   229b4:	mov	r1, #0
   229b8:	ldr	r0, [fp, #-8]
   229bc:	bl	28bac <ftello64@plt+0x17544>
   229c0:	str	r0, [fp, #-20]	; 0xffffffec
   229c4:	ldr	r3, [fp, #-12]
   229c8:	cmp	r3, #0
   229cc:	beq	229ec <ftello64@plt+0x11384>
   229d0:	mov	r3, #16
   229d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   229d8:	ldr	r1, [fp, #-12]
   229dc:	ldr	r0, [fp, #-8]
   229e0:	bl	28bac <ftello64@plt+0x17544>
   229e4:	mov	r3, r0
   229e8:	b	229f0 <ftello64@plt+0x11388>
   229ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   229f0:	str	r3, [fp, #-24]	; 0xffffffe8
   229f4:	mov	r3, #16
   229f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   229fc:	ldr	r1, [fp, #-16]
   22a00:	ldr	r0, [fp, #-8]
   22a04:	bl	28bac <ftello64@plt+0x17544>
   22a08:	str	r0, [fp, #-28]	; 0xffffffe4
   22a0c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22a10:	cmp	r3, #0
   22a14:	moveq	r3, #1
   22a18:	movne	r3, #0
   22a1c:	uxtb	r3, r3
   22a20:	cmp	r3, #0
   22a24:	bne	22a44 <ftello64@plt+0x113dc>
   22a28:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22a2c:	cmp	r3, #0
   22a30:	moveq	r3, #1
   22a34:	movne	r3, #0
   22a38:	uxtb	r3, r3
   22a3c:	cmp	r3, #0
   22a40:	beq	22a4c <ftello64@plt+0x113e4>
   22a44:	mov	r3, #1
   22a48:	b	22a50 <ftello64@plt+0x113e8>
   22a4c:	mov	r3, #0
   22a50:	cmp	r3, #0
   22a54:	bne	22a74 <ftello64@plt+0x1140c>
   22a58:	ldr	r3, [fp, #-16]
   22a5c:	cmp	r3, #0
   22a60:	moveq	r3, #1
   22a64:	movne	r3, #0
   22a68:	uxtb	r3, r3
   22a6c:	cmp	r3, #0
   22a70:	beq	22a7c <ftello64@plt+0x11414>
   22a74:	mov	r3, #1
   22a78:	b	22a80 <ftello64@plt+0x11418>
   22a7c:	mov	r3, #0
   22a80:	cmp	r3, #0
   22a84:	bne	22aa4 <ftello64@plt+0x1143c>
   22a88:	ldr	r3, [fp, #-20]	; 0xffffffec
   22a8c:	cmp	r3, #0
   22a90:	moveq	r3, #1
   22a94:	movne	r3, #0
   22a98:	uxtb	r3, r3
   22a9c:	cmp	r3, #0
   22aa0:	beq	22ab8 <ftello64@plt+0x11450>
   22aa4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22aa8:	mov	r2, #12
   22aac:	str	r2, [r3]
   22ab0:	mov	r3, #0
   22ab4:	b	22b1c <ftello64@plt+0x114b4>
   22ab8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22abc:	ldr	r2, [r3, #20]
   22ac0:	ldr	r3, [fp, #-20]	; 0xffffffec
   22ac4:	str	r2, [r3, #20]
   22ac8:	ldr	r3, [fp, #-20]	; 0xffffffec
   22acc:	ldr	r2, [r3, #20]
   22ad0:	ldr	r3, [fp, #-16]
   22ad4:	str	r2, [r3, #20]
   22ad8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22adc:	ldrb	r3, [r3, #26]
   22ae0:	ubfx	r3, r3, #3, #1
   22ae4:	uxtb	r1, r3
   22ae8:	ldr	r2, [fp, #-20]	; 0xffffffec
   22aec:	ldrb	r3, [r2, #26]
   22af0:	bfi	r3, r1, #3, #1
   22af4:	strb	r3, [r2, #26]
   22af8:	ldr	r3, [fp, #-20]	; 0xffffffec
   22afc:	ldrb	r3, [r3, #26]
   22b00:	ubfx	r3, r3, #3, #1
   22b04:	uxtb	r1, r3
   22b08:	ldr	r2, [fp, #-16]
   22b0c:	ldrb	r3, [r2, #26]
   22b10:	bfi	r3, r1, #3, #1
   22b14:	strb	r3, [r2, #26]
   22b18:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22b1c:	mov	r0, r3
   22b20:	sub	sp, fp, #4
   22b24:	ldr	fp, [sp]
   22b28:	add	sp, sp, #4
   22b2c:	pop	{pc}		; (ldr pc, [sp], #4)
   22b30:	str	fp, [sp, #-8]!
   22b34:	str	lr, [sp, #4]
   22b38:	add	fp, sp, #4
   22b3c:	sub	sp, sp, #16
   22b40:	str	r0, [fp, #-16]
   22b44:	str	r1, [fp, #-20]	; 0xffffffec
   22b48:	ldr	r3, [fp, #-16]
   22b4c:	str	r3, [fp, #-8]
   22b50:	ldr	r3, [fp, #-20]	; 0xffffffec
   22b54:	ldrb	r3, [r3, #24]
   22b58:	cmp	r3, #16
   22b5c:	bne	22b8c <ftello64@plt+0x11524>
   22b60:	ldr	r3, [fp, #-20]	; 0xffffffec
   22b64:	ldr	r3, [r3, #4]
   22b68:	ldr	r2, [r3, #12]
   22b6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   22b70:	str	r2, [r3, #12]
   22b74:	ldr	r3, [fp, #-20]	; 0xffffffec
   22b78:	ldr	r3, [r3, #4]
   22b7c:	ldr	r2, [r3, #28]
   22b80:	ldr	r3, [fp, #-20]	; 0xffffffec
   22b84:	str	r2, [r3, #28]
   22b88:	b	22c28 <ftello64@plt+0x115c0>
   22b8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   22b90:	ldr	r2, [fp, #-20]	; 0xffffffec
   22b94:	str	r2, [r3, #12]
   22b98:	ldr	r3, [fp, #-20]	; 0xffffffec
   22b9c:	add	r3, r3, #20
   22ba0:	ldm	r3, {r1, r2}
   22ba4:	ldr	r0, [fp, #-8]
   22ba8:	bl	1ed70 <ftello64@plt+0xd708>
   22bac:	mov	r2, r0
   22bb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   22bb4:	str	r2, [r3, #28]
   22bb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   22bbc:	ldr	r3, [r3, #28]
   22bc0:	cmn	r3, #1
   22bc4:	moveq	r3, #1
   22bc8:	movne	r3, #0
   22bcc:	uxtb	r3, r3
   22bd0:	cmp	r3, #0
   22bd4:	beq	22be0 <ftello64@plt+0x11578>
   22bd8:	mov	r3, #12
   22bdc:	b	22c2c <ftello64@plt+0x115c4>
   22be0:	ldr	r3, [fp, #-20]	; 0xffffffec
   22be4:	ldrb	r3, [r3, #24]
   22be8:	cmp	r3, #12
   22bec:	bne	22c28 <ftello64@plt+0x115c0>
   22bf0:	ldr	r3, [fp, #-20]	; 0xffffffec
   22bf4:	ldr	r1, [r3, #20]
   22bf8:	ldr	r3, [fp, #-8]
   22bfc:	ldr	r2, [r3]
   22c00:	ldr	r3, [fp, #-20]	; 0xffffffec
   22c04:	ldr	r3, [r3, #28]
   22c08:	lsl	r3, r3, #3
   22c0c:	add	r2, r2, r3
   22c10:	mov	r3, r1
   22c14:	ubfx	r3, r3, #0, #10
   22c18:	uxth	r1, r3
   22c1c:	ldr	r3, [r2, #4]
   22c20:	bfi	r3, r1, #8, #10
   22c24:	str	r3, [r2, #4]
   22c28:	mov	r3, #0
   22c2c:	mov	r0, r3
   22c30:	sub	sp, fp, #4
   22c34:	ldr	fp, [sp]
   22c38:	add	sp, sp, #4
   22c3c:	pop	{pc}		; (ldr pc, [sp], #4)
   22c40:	push	{fp}		; (str fp, [sp, #-4]!)
   22c44:	add	fp, sp, #0
   22c48:	sub	sp, sp, #12
   22c4c:	str	r0, [fp, #-8]
   22c50:	str	r1, [fp, #-12]
   22c54:	ldr	r3, [fp, #-12]
   22c58:	ldrb	r3, [r3, #24]
   22c5c:	cmp	r3, #11
   22c60:	beq	22c70 <ftello64@plt+0x11608>
   22c64:	cmp	r3, #16
   22c68:	beq	22c84 <ftello64@plt+0x1161c>
   22c6c:	b	22cb4 <ftello64@plt+0x1164c>
   22c70:	ldr	r3, [fp, #-12]
   22c74:	ldr	r3, [r3, #4]
   22c78:	ldr	r2, [fp, #-12]
   22c7c:	str	r2, [r3, #16]
   22c80:	b	22d00 <ftello64@plt+0x11698>
   22c84:	ldr	r3, [fp, #-12]
   22c88:	ldr	r2, [r3, #8]
   22c8c:	ldr	r3, [fp, #-12]
   22c90:	ldr	r3, [r3, #4]
   22c94:	ldr	r2, [r2, #12]
   22c98:	str	r2, [r3, #16]
   22c9c:	ldr	r3, [fp, #-12]
   22ca0:	ldr	r3, [r3, #8]
   22ca4:	ldr	r2, [fp, #-12]
   22ca8:	ldr	r2, [r2, #16]
   22cac:	str	r2, [r3, #16]
   22cb0:	b	22d00 <ftello64@plt+0x11698>
   22cb4:	ldr	r3, [fp, #-12]
   22cb8:	ldr	r3, [r3, #4]
   22cbc:	cmp	r3, #0
   22cc0:	beq	22cd8 <ftello64@plt+0x11670>
   22cc4:	ldr	r3, [fp, #-12]
   22cc8:	ldr	r3, [r3, #4]
   22ccc:	ldr	r2, [fp, #-12]
   22cd0:	ldr	r2, [r2, #16]
   22cd4:	str	r2, [r3, #16]
   22cd8:	ldr	r3, [fp, #-12]
   22cdc:	ldr	r3, [r3, #8]
   22ce0:	cmp	r3, #0
   22ce4:	beq	22cfc <ftello64@plt+0x11694>
   22ce8:	ldr	r3, [fp, #-12]
   22cec:	ldr	r3, [r3, #8]
   22cf0:	ldr	r2, [fp, #-12]
   22cf4:	ldr	r2, [r2, #16]
   22cf8:	str	r2, [r3, #16]
   22cfc:	nop	{0}
   22d00:	mov	r3, #0
   22d04:	mov	r0, r3
   22d08:	add	sp, fp, #0
   22d0c:	pop	{fp}		; (ldr fp, [sp], #4)
   22d10:	bx	lr
   22d14:	str	fp, [sp, #-8]!
   22d18:	str	lr, [sp, #4]
   22d1c:	add	fp, sp, #4
   22d20:	sub	sp, sp, #32
   22d24:	str	r0, [fp, #-32]	; 0xffffffe0
   22d28:	str	r1, [fp, #-36]	; 0xffffffdc
   22d2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22d30:	str	r3, [fp, #-20]	; 0xffffffec
   22d34:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22d38:	ldr	r3, [r3, #28]
   22d3c:	str	r3, [fp, #-24]	; 0xffffffe8
   22d40:	mov	r3, #0
   22d44:	str	r3, [fp, #-8]
   22d48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22d4c:	ldrb	r3, [r3, #24]
   22d50:	sub	r3, r3, #2
   22d54:	cmp	r3, #14
   22d58:	ldrls	pc, [pc, r3, lsl #2]
   22d5c:	b	22f30 <ftello64@plt+0x118c8>
   22d60:	muleq	r2, ip, sp
   22d64:	andeq	r2, r2, r0, lsr pc
   22d68:			; <UNDEFINED> instruction: 0x00022eb4
   22d6c:	andeq	r2, r2, r0, lsr pc
   22d70:	andeq	r2, r2, r0, lsr pc
   22d74:	andeq	r2, r2, r0, lsr pc
   22d78:	andeq	r2, r2, r4, ror lr
   22d7c:	andeq	r2, r2, r4, ror lr
   22d80:	andeq	r2, r2, ip, lsr #27
   22d84:	andeq	r2, r2, ip, lsr #27
   22d88:	andeq	r2, r2, r4, ror lr
   22d8c:	andeq	r2, r2, r0, lsr pc
   22d90:	andeq	r2, r2, r0, lsr pc
   22d94:	andeq	r2, r2, r0, lsr pc
   22d98:	andeq	r2, r2, r8, ror #30
   22d9c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22da0:	ldr	r3, [r3, #16]
   22da4:	cmp	r3, #0
   22da8:	b	22f74 <ftello64@plt+0x1190c>
   22dac:	ldr	r2, [fp, #-20]	; 0xffffffec
   22db0:	ldrb	r3, [r2, #88]	; 0x58
   22db4:	orr	r3, r3, #1
   22db8:	strb	r3, [r2, #88]	; 0x58
   22dbc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22dc0:	ldr	r3, [r3, #4]
   22dc4:	cmp	r3, #0
   22dc8:	beq	22de4 <ftello64@plt+0x1177c>
   22dcc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22dd0:	ldr	r3, [r3, #4]
   22dd4:	ldr	r3, [r3, #12]
   22dd8:	ldr	r3, [r3, #28]
   22ddc:	str	r3, [fp, #-12]
   22de0:	b	22df4 <ftello64@plt+0x1178c>
   22de4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22de8:	ldr	r3, [r3, #16]
   22dec:	ldr	r3, [r3, #28]
   22df0:	str	r3, [fp, #-12]
   22df4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22df8:	ldr	r3, [r3, #8]
   22dfc:	cmp	r3, #0
   22e00:	beq	22e1c <ftello64@plt+0x117b4>
   22e04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22e08:	ldr	r3, [r3, #8]
   22e0c:	ldr	r3, [r3, #12]
   22e10:	ldr	r3, [r3, #28]
   22e14:	str	r3, [fp, #-16]
   22e18:	b	22e2c <ftello64@plt+0x117c4>
   22e1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22e20:	ldr	r3, [r3, #16]
   22e24:	ldr	r3, [r3, #28]
   22e28:	str	r3, [fp, #-16]
   22e2c:	ldr	r3, [fp, #-12]
   22e30:	cmp	r3, #0
   22e34:	ldr	r3, [fp, #-16]
   22e38:	cmp	r3, #0
   22e3c:	ldr	r3, [fp, #-20]	; 0xffffffec
   22e40:	ldr	r1, [r3, #20]
   22e44:	ldr	r2, [fp, #-24]	; 0xffffffe8
   22e48:	mov	r3, r2
   22e4c:	lsl	r3, r3, #1
   22e50:	add	r3, r3, r2
   22e54:	lsl	r3, r3, #2
   22e58:	add	r3, r1, r3
   22e5c:	ldr	r2, [fp, #-16]
   22e60:	ldr	r1, [fp, #-12]
   22e64:	mov	r0, r3
   22e68:	bl	1d904 <ftello64@plt+0xc29c>
   22e6c:	str	r0, [fp, #-8]
   22e70:	b	22f74 <ftello64@plt+0x1190c>
   22e74:	ldr	r3, [fp, #-20]	; 0xffffffec
   22e78:	ldr	r1, [r3, #20]
   22e7c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   22e80:	mov	r3, r2
   22e84:	lsl	r3, r3, #1
   22e88:	add	r3, r3, r2
   22e8c:	lsl	r3, r3, #2
   22e90:	add	r2, r1, r3
   22e94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22e98:	ldr	r3, [r3, #16]
   22e9c:	ldr	r3, [r3, #28]
   22ea0:	mov	r1, r3
   22ea4:	mov	r0, r2
   22ea8:	bl	1d850 <ftello64@plt+0xc1e8>
   22eac:	str	r0, [fp, #-8]
   22eb0:	b	22f74 <ftello64@plt+0x1190c>
   22eb4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22eb8:	ldr	r2, [r3, #16]
   22ebc:	ldr	r3, [fp, #-20]	; 0xffffffec
   22ec0:	ldr	r1, [r3, #12]
   22ec4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22ec8:	lsl	r3, r3, #2
   22ecc:	add	r3, r1, r3
   22ed0:	ldr	r2, [r2, #28]
   22ed4:	str	r2, [r3]
   22ed8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22edc:	ldrb	r3, [r3, #24]
   22ee0:	cmp	r3, #4
   22ee4:	bne	22f70 <ftello64@plt+0x11908>
   22ee8:	ldr	r3, [fp, #-20]	; 0xffffffec
   22eec:	ldr	r1, [r3, #20]
   22ef0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   22ef4:	mov	r3, r2
   22ef8:	lsl	r3, r3, #1
   22efc:	add	r3, r3, r2
   22f00:	lsl	r3, r3, #2
   22f04:	add	r0, r1, r3
   22f08:	ldr	r3, [fp, #-20]	; 0xffffffec
   22f0c:	ldr	r2, [r3, #12]
   22f10:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22f14:	lsl	r3, r3, #2
   22f18:	add	r3, r2, r3
   22f1c:	ldr	r3, [r3]
   22f20:	mov	r1, r3
   22f24:	bl	1d850 <ftello64@plt+0xc1e8>
   22f28:	str	r0, [fp, #-8]
   22f2c:	b	22f70 <ftello64@plt+0x11908>
   22f30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22f34:	ldrb	r3, [r3, #24]
   22f38:	and	r3, r3, #8
   22f3c:	cmp	r3, #0
   22f40:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22f44:	ldr	r2, [r3, #16]
   22f48:	ldr	r3, [fp, #-20]	; 0xffffffec
   22f4c:	ldr	r1, [r3, #12]
   22f50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22f54:	lsl	r3, r3, #2
   22f58:	add	r3, r1, r3
   22f5c:	ldr	r2, [r2, #28]
   22f60:	str	r2, [r3]
   22f64:	b	22f74 <ftello64@plt+0x1190c>
   22f68:	nop	{0}
   22f6c:	b	22f74 <ftello64@plt+0x1190c>
   22f70:	nop	{0}
   22f74:	ldr	r3, [fp, #-8]
   22f78:	mov	r0, r3
   22f7c:	sub	sp, fp, #4
   22f80:	ldr	fp, [sp]
   22f84:	add	sp, sp, #4
   22f88:	pop	{pc}		; (ldr pc, [sp], #4)
   22f8c:	str	fp, [sp, #-8]!
   22f90:	str	lr, [sp, #4]
   22f94:	add	fp, sp, #4
   22f98:	sub	sp, sp, #56	; 0x38
   22f9c:	str	r0, [fp, #-40]	; 0xffffffd8
   22fa0:	str	r1, [fp, #-44]	; 0xffffffd4
   22fa4:	str	r2, [fp, #-48]	; 0xffffffd0
   22fa8:	str	r3, [fp, #-52]	; 0xffffffcc
   22fac:	ldr	r3, [fp, #4]
   22fb0:	str	r3, [fp, #-16]
   22fb4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   22fb8:	str	r3, [fp, #-8]
   22fbc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   22fc0:	str	r3, [fp, #-12]
   22fc4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22fc8:	ldr	r2, [r3]
   22fcc:	ldr	r3, [fp, #-8]
   22fd0:	lsl	r3, r3, #3
   22fd4:	add	r3, r2, r3
   22fd8:	ldrb	r3, [r3, #4]
   22fdc:	cmp	r3, #4
   22fe0:	bne	230e0 <ftello64@plt+0x11a78>
   22fe4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22fe8:	ldr	r2, [r3, #12]
   22fec:	ldr	r3, [fp, #-8]
   22ff0:	lsl	r3, r3, #2
   22ff4:	add	r3, r2, r3
   22ff8:	ldr	r3, [r3]
   22ffc:	str	r3, [fp, #-20]	; 0xffffffec
   23000:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23004:	ldr	r1, [r3, #20]
   23008:	ldr	r2, [fp, #-12]
   2300c:	mov	r3, r2
   23010:	lsl	r3, r3, #1
   23014:	add	r3, r3, r2
   23018:	lsl	r3, r3, #2
   2301c:	add	r3, r1, r3
   23020:	mov	r2, #0
   23024:	str	r2, [r3, #4]
   23028:	ldr	r2, [fp, #-16]
   2302c:	ldr	r1, [fp, #-20]	; 0xffffffec
   23030:	ldr	r0, [fp, #-40]	; 0xffffffd8
   23034:	bl	23638 <ftello64@plt+0x11fd0>
   23038:	str	r0, [fp, #-24]	; 0xffffffe8
   2303c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   23040:	cmn	r3, #1
   23044:	moveq	r3, #1
   23048:	movne	r3, #0
   2304c:	uxtb	r3, r3
   23050:	cmp	r3, #0
   23054:	beq	23060 <ftello64@plt+0x119f8>
   23058:	mov	r3, #12
   2305c:	b	23548 <ftello64@plt+0x11ee0>
   23060:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23064:	ldr	r2, [r3, #12]
   23068:	ldr	r3, [fp, #-8]
   2306c:	lsl	r3, r3, #2
   23070:	add	r2, r2, r3
   23074:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23078:	ldr	r1, [r3, #12]
   2307c:	ldr	r3, [fp, #-12]
   23080:	lsl	r3, r3, #2
   23084:	add	r3, r1, r3
   23088:	ldr	r2, [r2]
   2308c:	str	r2, [r3]
   23090:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23094:	ldr	r1, [r3, #20]
   23098:	ldr	r2, [fp, #-12]
   2309c:	mov	r3, r2
   230a0:	lsl	r3, r3, #1
   230a4:	add	r3, r3, r2
   230a8:	lsl	r3, r3, #2
   230ac:	add	r3, r1, r3
   230b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   230b4:	mov	r0, r3
   230b8:	bl	1e7a8 <ftello64@plt+0xd140>
   230bc:	mov	r3, r0
   230c0:	strb	r3, [fp, #-25]	; 0xffffffe7
   230c4:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   230c8:	eor	r3, r3, #1
   230cc:	uxtb	r3, r3
   230d0:	cmp	r3, #0
   230d4:	beq	2352c <ftello64@plt+0x11ec4>
   230d8:	mov	r3, #12
   230dc:	b	23548 <ftello64@plt+0x11ee0>
   230e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   230e4:	ldr	r1, [r3, #20]
   230e8:	ldr	r2, [fp, #-8]
   230ec:	mov	r3, r2
   230f0:	lsl	r3, r3, #1
   230f4:	add	r3, r3, r2
   230f8:	lsl	r3, r3, #2
   230fc:	add	r3, r1, r3
   23100:	ldr	r3, [r3, #4]
   23104:	cmp	r3, #0
   23108:	bne	23140 <ftello64@plt+0x11ad8>
   2310c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23110:	ldr	r2, [r3, #12]
   23114:	ldr	r3, [fp, #-8]
   23118:	lsl	r3, r3, #2
   2311c:	add	r2, r2, r3
   23120:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23124:	ldr	r1, [r3, #12]
   23128:	ldr	r3, [fp, #-12]
   2312c:	lsl	r3, r3, #2
   23130:	add	r3, r1, r3
   23134:	ldr	r2, [r2]
   23138:	str	r2, [r3]
   2313c:	b	23544 <ftello64@plt+0x11edc>
   23140:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23144:	ldr	r1, [r3, #20]
   23148:	ldr	r2, [fp, #-8]
   2314c:	mov	r3, r2
   23150:	lsl	r3, r3, #1
   23154:	add	r3, r3, r2
   23158:	lsl	r3, r3, #2
   2315c:	add	r3, r1, r3
   23160:	ldr	r3, [r3, #4]
   23164:	cmp	r3, #1
   23168:	bne	232e8 <ftello64@plt+0x11c80>
   2316c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23170:	ldr	r1, [r3, #20]
   23174:	ldr	r2, [fp, #-8]
   23178:	mov	r3, r2
   2317c:	lsl	r3, r3, #1
   23180:	add	r3, r3, r2
   23184:	lsl	r3, r3, #2
   23188:	add	r3, r1, r3
   2318c:	ldr	r3, [r3, #8]
   23190:	ldr	r3, [r3]
   23194:	str	r3, [fp, #-20]	; 0xffffffec
   23198:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2319c:	ldr	r1, [r3, #20]
   231a0:	ldr	r2, [fp, #-12]
   231a4:	mov	r3, r2
   231a8:	lsl	r3, r3, #1
   231ac:	add	r3, r3, r2
   231b0:	lsl	r3, r3, #2
   231b4:	add	r3, r1, r3
   231b8:	mov	r2, #0
   231bc:	str	r2, [r3, #4]
   231c0:	ldr	r2, [fp, #-8]
   231c4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   231c8:	cmp	r2, r3
   231cc:	bne	23230 <ftello64@plt+0x11bc8>
   231d0:	ldr	r2, [fp, #-12]
   231d4:	ldr	r3, [fp, #-8]
   231d8:	cmp	r2, r3
   231dc:	beq	23230 <ftello64@plt+0x11bc8>
   231e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   231e4:	ldr	r1, [r3, #20]
   231e8:	ldr	r2, [fp, #-12]
   231ec:	mov	r3, r2
   231f0:	lsl	r3, r3, #1
   231f4:	add	r3, r3, r2
   231f8:	lsl	r3, r3, #2
   231fc:	add	r3, r1, r3
   23200:	ldr	r1, [fp, #-20]	; 0xffffffec
   23204:	mov	r0, r3
   23208:	bl	1e7a8 <ftello64@plt+0xd140>
   2320c:	mov	r3, r0
   23210:	strb	r3, [fp, #-25]	; 0xffffffe7
   23214:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   23218:	eor	r3, r3, #1
   2321c:	uxtb	r3, r3
   23220:	cmp	r3, #0
   23224:	beq	23540 <ftello64@plt+0x11ed8>
   23228:	mov	r3, #12
   2322c:	b	23548 <ftello64@plt+0x11ee0>
   23230:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23234:	ldr	r2, [r3]
   23238:	ldr	r3, [fp, #-8]
   2323c:	lsl	r3, r3, #3
   23240:	add	r3, r2, r3
   23244:	ldr	r3, [r3, #4]
   23248:	ubfx	r3, r3, #8, #10
   2324c:	uxth	r3, r3
   23250:	mov	r2, r3
   23254:	ldr	r3, [fp, #-16]
   23258:	orr	r3, r3, r2
   2325c:	str	r3, [fp, #-16]
   23260:	ldr	r2, [fp, #-16]
   23264:	ldr	r1, [fp, #-20]	; 0xffffffec
   23268:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2326c:	bl	23638 <ftello64@plt+0x11fd0>
   23270:	str	r0, [fp, #-24]	; 0xffffffe8
   23274:	ldr	r3, [fp, #-24]	; 0xffffffe8
   23278:	cmn	r3, #1
   2327c:	moveq	r3, #1
   23280:	movne	r3, #0
   23284:	uxtb	r3, r3
   23288:	cmp	r3, #0
   2328c:	beq	23298 <ftello64@plt+0x11c30>
   23290:	mov	r3, #12
   23294:	b	23548 <ftello64@plt+0x11ee0>
   23298:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2329c:	ldr	r1, [r3, #20]
   232a0:	ldr	r2, [fp, #-12]
   232a4:	mov	r3, r2
   232a8:	lsl	r3, r3, #1
   232ac:	add	r3, r3, r2
   232b0:	lsl	r3, r3, #2
   232b4:	add	r3, r1, r3
   232b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   232bc:	mov	r0, r3
   232c0:	bl	1e7a8 <ftello64@plt+0xd140>
   232c4:	mov	r3, r0
   232c8:	strb	r3, [fp, #-25]	; 0xffffffe7
   232cc:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   232d0:	eor	r3, r3, #1
   232d4:	uxtb	r3, r3
   232d8:	cmp	r3, #0
   232dc:	beq	2352c <ftello64@plt+0x11ec4>
   232e0:	mov	r3, #12
   232e4:	b	23548 <ftello64@plt+0x11ee0>
   232e8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   232ec:	ldr	r1, [r3, #20]
   232f0:	ldr	r2, [fp, #-8]
   232f4:	mov	r3, r2
   232f8:	lsl	r3, r3, #1
   232fc:	add	r3, r3, r2
   23300:	lsl	r3, r3, #2
   23304:	add	r3, r1, r3
   23308:	ldr	r3, [r3, #8]
   2330c:	ldr	r3, [r3]
   23310:	str	r3, [fp, #-20]	; 0xffffffec
   23314:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23318:	ldr	r1, [r3, #20]
   2331c:	ldr	r2, [fp, #-12]
   23320:	mov	r3, r2
   23324:	lsl	r3, r3, #1
   23328:	add	r3, r3, r2
   2332c:	lsl	r3, r3, #2
   23330:	add	r3, r1, r3
   23334:	mov	r2, #0
   23338:	str	r2, [r3, #4]
   2333c:	ldr	r2, [fp, #-16]
   23340:	ldr	r1, [fp, #-20]	; 0xffffffec
   23344:	ldr	r0, [fp, #-40]	; 0xffffffd8
   23348:	bl	2355c <ftello64@plt+0x11ef4>
   2334c:	str	r0, [fp, #-24]	; 0xffffffe8
   23350:	ldr	r3, [fp, #-24]	; 0xffffffe8
   23354:	cmn	r3, #1
   23358:	bne	23428 <ftello64@plt+0x11dc0>
   2335c:	ldr	r2, [fp, #-16]
   23360:	ldr	r1, [fp, #-20]	; 0xffffffec
   23364:	ldr	r0, [fp, #-40]	; 0xffffffd8
   23368:	bl	23638 <ftello64@plt+0x11fd0>
   2336c:	str	r0, [fp, #-24]	; 0xffffffe8
   23370:	ldr	r3, [fp, #-24]	; 0xffffffe8
   23374:	cmn	r3, #1
   23378:	moveq	r3, #1
   2337c:	movne	r3, #0
   23380:	uxtb	r3, r3
   23384:	cmp	r3, #0
   23388:	beq	23394 <ftello64@plt+0x11d2c>
   2338c:	mov	r3, #12
   23390:	b	23548 <ftello64@plt+0x11ee0>
   23394:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23398:	ldr	r1, [r3, #20]
   2339c:	ldr	r2, [fp, #-12]
   233a0:	mov	r3, r2
   233a4:	lsl	r3, r3, #1
   233a8:	add	r3, r3, r2
   233ac:	lsl	r3, r3, #2
   233b0:	add	r3, r1, r3
   233b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   233b8:	mov	r0, r3
   233bc:	bl	1e7a8 <ftello64@plt+0xd140>
   233c0:	mov	r3, r0
   233c4:	strb	r3, [fp, #-25]	; 0xffffffe7
   233c8:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   233cc:	eor	r3, r3, #1
   233d0:	uxtb	r3, r3
   233d4:	cmp	r3, #0
   233d8:	beq	233e4 <ftello64@plt+0x11d7c>
   233dc:	mov	r3, #12
   233e0:	b	23548 <ftello64@plt+0x11ee0>
   233e4:	ldr	r3, [fp, #-16]
   233e8:	str	r3, [sp]
   233ec:	ldr	r3, [fp, #-52]	; 0xffffffcc
   233f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   233f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   233f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   233fc:	bl	22f8c <ftello64@plt+0x11924>
   23400:	str	r0, [fp, #-32]	; 0xffffffe0
   23404:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23408:	cmp	r3, #0
   2340c:	movne	r3, #1
   23410:	moveq	r3, #0
   23414:	uxtb	r3, r3
   23418:	cmp	r3, #0
   2341c:	beq	23478 <ftello64@plt+0x11e10>
   23420:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23424:	b	23548 <ftello64@plt+0x11ee0>
   23428:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2342c:	ldr	r1, [r3, #20]
   23430:	ldr	r2, [fp, #-12]
   23434:	mov	r3, r2
   23438:	lsl	r3, r3, #1
   2343c:	add	r3, r3, r2
   23440:	lsl	r3, r3, #2
   23444:	add	r3, r1, r3
   23448:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2344c:	mov	r0, r3
   23450:	bl	1e7a8 <ftello64@plt+0xd140>
   23454:	mov	r3, r0
   23458:	strb	r3, [fp, #-25]	; 0xffffffe7
   2345c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   23460:	eor	r3, r3, #1
   23464:	uxtb	r3, r3
   23468:	cmp	r3, #0
   2346c:	beq	23478 <ftello64@plt+0x11e10>
   23470:	mov	r3, #12
   23474:	b	23548 <ftello64@plt+0x11ee0>
   23478:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2347c:	ldr	r1, [r3, #20]
   23480:	ldr	r2, [fp, #-8]
   23484:	mov	r3, r2
   23488:	lsl	r3, r3, #1
   2348c:	add	r3, r3, r2
   23490:	lsl	r3, r3, #2
   23494:	add	r3, r1, r3
   23498:	ldr	r3, [r3, #8]
   2349c:	ldr	r3, [r3, #4]
   234a0:	str	r3, [fp, #-20]	; 0xffffffec
   234a4:	ldr	r2, [fp, #-16]
   234a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   234ac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   234b0:	bl	23638 <ftello64@plt+0x11fd0>
   234b4:	str	r0, [fp, #-24]	; 0xffffffe8
   234b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   234bc:	cmn	r3, #1
   234c0:	moveq	r3, #1
   234c4:	movne	r3, #0
   234c8:	uxtb	r3, r3
   234cc:	cmp	r3, #0
   234d0:	beq	234dc <ftello64@plt+0x11e74>
   234d4:	mov	r3, #12
   234d8:	b	23548 <ftello64@plt+0x11ee0>
   234dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   234e0:	ldr	r1, [r3, #20]
   234e4:	ldr	r2, [fp, #-12]
   234e8:	mov	r3, r2
   234ec:	lsl	r3, r3, #1
   234f0:	add	r3, r3, r2
   234f4:	lsl	r3, r3, #2
   234f8:	add	r3, r1, r3
   234fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   23500:	mov	r0, r3
   23504:	bl	1e7a8 <ftello64@plt+0xd140>
   23508:	mov	r3, r0
   2350c:	strb	r3, [fp, #-25]	; 0xffffffe7
   23510:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   23514:	eor	r3, r3, #1
   23518:	uxtb	r3, r3
   2351c:	cmp	r3, #0
   23520:	beq	2352c <ftello64@plt+0x11ec4>
   23524:	mov	r3, #12
   23528:	b	23548 <ftello64@plt+0x11ee0>
   2352c:	ldr	r3, [fp, #-20]	; 0xffffffec
   23530:	str	r3, [fp, #-8]
   23534:	ldr	r3, [fp, #-24]	; 0xffffffe8
   23538:	str	r3, [fp, #-12]
   2353c:	b	22fc4 <ftello64@plt+0x1195c>
   23540:	nop	{0}
   23544:	mov	r3, #0
   23548:	mov	r0, r3
   2354c:	sub	sp, fp, #4
   23550:	ldr	fp, [sp]
   23554:	add	sp, sp, #4
   23558:	pop	{pc}		; (ldr pc, [sp], #4)
   2355c:	push	{fp}		; (str fp, [sp, #-4]!)
   23560:	add	fp, sp, #0
   23564:	sub	sp, sp, #28
   23568:	str	r0, [fp, #-16]
   2356c:	str	r1, [fp, #-20]	; 0xffffffec
   23570:	str	r2, [fp, #-24]	; 0xffffffe8
   23574:	ldr	r3, [fp, #-16]
   23578:	ldr	r3, [r3, #8]
   2357c:	sub	r3, r3, #1
   23580:	str	r3, [fp, #-8]
   23584:	b	235f0 <ftello64@plt+0x11f88>
   23588:	ldr	r3, [fp, #-16]
   2358c:	ldr	r2, [r3, #16]
   23590:	ldr	r3, [fp, #-8]
   23594:	lsl	r3, r3, #2
   23598:	add	r3, r2, r3
   2359c:	ldr	r3, [r3]
   235a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   235a4:	cmp	r2, r3
   235a8:	bne	235e4 <ftello64@plt+0x11f7c>
   235ac:	ldr	r3, [fp, #-16]
   235b0:	ldr	r2, [r3]
   235b4:	ldr	r3, [fp, #-8]
   235b8:	lsl	r3, r3, #3
   235bc:	add	r3, r2, r3
   235c0:	ldr	r3, [r3, #4]
   235c4:	ubfx	r3, r3, #8, #10
   235c8:	uxth	r3, r3
   235cc:	mov	r2, r3
   235d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   235d4:	cmp	r3, r2
   235d8:	bne	235e4 <ftello64@plt+0x11f7c>
   235dc:	ldr	r3, [fp, #-8]
   235e0:	b	23628 <ftello64@plt+0x11fc0>
   235e4:	ldr	r3, [fp, #-8]
   235e8:	sub	r3, r3, #1
   235ec:	str	r3, [fp, #-8]
   235f0:	ldr	r3, [fp, #-16]
   235f4:	ldr	r2, [r3]
   235f8:	ldr	r3, [fp, #-8]
   235fc:	lsl	r3, r3, #3
   23600:	add	r3, r2, r3
   23604:	ldrb	r3, [r3, #6]
   23608:	and	r3, r3, #4
   2360c:	uxtb	r3, r3
   23610:	cmp	r3, #0
   23614:	beq	23624 <ftello64@plt+0x11fbc>
   23618:	ldr	r3, [fp, #-8]
   2361c:	cmp	r3, #0
   23620:	bgt	23588 <ftello64@plt+0x11f20>
   23624:	mvn	r3, #0
   23628:	mov	r0, r3
   2362c:	add	sp, fp, #0
   23630:	pop	{fp}		; (ldr fp, [sp], #4)
   23634:	bx	lr
   23638:	str	fp, [sp, #-8]!
   2363c:	str	lr, [sp, #4]
   23640:	add	fp, sp, #4
   23644:	sub	sp, sp, #24
   23648:	str	r0, [fp, #-16]
   2364c:	str	r1, [fp, #-20]	; 0xffffffec
   23650:	str	r2, [fp, #-24]	; 0xffffffe8
   23654:	ldr	r3, [fp, #-16]
   23658:	ldr	r2, [r3]
   2365c:	ldr	r3, [fp, #-20]	; 0xffffffec
   23660:	lsl	r3, r3, #3
   23664:	add	r3, r2, r3
   23668:	ldm	r3, {r1, r2}
   2366c:	ldr	r0, [fp, #-16]
   23670:	bl	1ed70 <ftello64@plt+0xd708>
   23674:	str	r0, [fp, #-8]
   23678:	ldr	r3, [fp, #-8]
   2367c:	cmn	r3, #1
   23680:	movne	r3, #1
   23684:	moveq	r3, #0
   23688:	uxtb	r3, r3
   2368c:	cmp	r3, #0
   23690:	beq	23764 <ftello64@plt+0x120fc>
   23694:	ldr	r3, [fp, #-16]
   23698:	ldr	r2, [r3]
   2369c:	ldr	r3, [fp, #-8]
   236a0:	lsl	r3, r3, #3
   236a4:	add	r2, r2, r3
   236a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   236ac:	ubfx	r3, r3, #0, #10
   236b0:	uxth	r1, r3
   236b4:	ldr	r3, [r2, #4]
   236b8:	bfi	r3, r1, #8, #10
   236bc:	str	r3, [r2, #4]
   236c0:	ldr	r3, [fp, #-16]
   236c4:	ldr	r2, [r3]
   236c8:	ldr	r3, [fp, #-8]
   236cc:	lsl	r3, r3, #3
   236d0:	add	r3, r2, r3
   236d4:	ldr	r3, [r3, #4]
   236d8:	ubfx	r3, r3, #8, #10
   236dc:	uxth	r1, r3
   236e0:	ldr	r3, [fp, #-16]
   236e4:	ldr	r2, [r3]
   236e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   236ec:	lsl	r3, r3, #3
   236f0:	add	r3, r2, r3
   236f4:	ldr	r3, [r3, #4]
   236f8:	ubfx	r3, r3, #8, #10
   236fc:	uxth	r3, r3
   23700:	ldr	r2, [fp, #-16]
   23704:	ldr	r0, [r2]
   23708:	ldr	r2, [fp, #-8]
   2370c:	lsl	r2, r2, #3
   23710:	add	r2, r0, r2
   23714:	orr	r3, r1, r3
   23718:	uxth	r1, r3
   2371c:	ldr	r3, [r2, #4]
   23720:	bfi	r3, r1, #8, #10
   23724:	str	r3, [r2, #4]
   23728:	ldr	r3, [fp, #-16]
   2372c:	ldr	r2, [r3]
   23730:	ldr	r3, [fp, #-8]
   23734:	lsl	r3, r3, #3
   23738:	add	r2, r2, r3
   2373c:	ldrb	r3, [r2, #6]
   23740:	orr	r3, r3, #4
   23744:	strb	r3, [r2, #6]
   23748:	ldr	r3, [fp, #-16]
   2374c:	ldr	r2, [r3, #16]
   23750:	ldr	r3, [fp, #-8]
   23754:	lsl	r3, r3, #2
   23758:	add	r3, r2, r3
   2375c:	ldr	r2, [fp, #-20]	; 0xffffffec
   23760:	str	r2, [r3]
   23764:	ldr	r3, [fp, #-8]
   23768:	mov	r0, r3
   2376c:	sub	sp, fp, #4
   23770:	ldr	fp, [sp]
   23774:	add	sp, sp, #4
   23778:	pop	{pc}		; (ldr pc, [sp], #4)
   2377c:	str	fp, [sp, #-8]!
   23780:	str	lr, [sp, #4]
   23784:	add	fp, sp, #4
   23788:	sub	sp, sp, #24
   2378c:	str	r0, [fp, #-24]	; 0xffffffe8
   23790:	mov	r3, #0
   23794:	str	r3, [fp, #-12]
   23798:	b	237d8 <ftello64@plt+0x12170>
   2379c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   237a0:	ldr	r1, [r3, #28]
   237a4:	ldr	r2, [fp, #-12]
   237a8:	mov	r3, r2
   237ac:	lsl	r3, r3, #1
   237b0:	add	r3, r3, r2
   237b4:	lsl	r3, r3, #2
   237b8:	add	r3, r1, r3
   237bc:	mov	r2, #12
   237c0:	mov	r1, #0
   237c4:	mov	r0, r3
   237c8:	bl	1153c <memset@plt>
   237cc:	ldr	r3, [fp, #-12]
   237d0:	add	r3, r3, #1
   237d4:	str	r3, [fp, #-12]
   237d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   237dc:	ldr	r2, [r3, #8]
   237e0:	ldr	r3, [fp, #-12]
   237e4:	cmp	r2, r3
   237e8:	bhi	2379c <ftello64@plt+0x12134>
   237ec:	mov	r3, #0
   237f0:	str	r3, [fp, #-8]
   237f4:	b	238d8 <ftello64@plt+0x12270>
   237f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   237fc:	ldr	r1, [r3, #24]
   23800:	ldr	r2, [fp, #-8]
   23804:	mov	r3, r2
   23808:	lsl	r3, r3, #1
   2380c:	add	r3, r3, r2
   23810:	lsl	r3, r3, #2
   23814:	add	r3, r1, r3
   23818:	ldr	r3, [r3, #8]
   2381c:	str	r3, [fp, #-16]
   23820:	mov	r3, #0
   23824:	str	r3, [fp, #-12]
   23828:	b	2389c <ftello64@plt+0x12234>
   2382c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   23830:	ldr	r2, [r3, #28]
   23834:	ldr	r3, [fp, #-12]
   23838:	lsl	r3, r3, #2
   2383c:	ldr	r1, [fp, #-16]
   23840:	add	r3, r1, r3
   23844:	ldr	r3, [r3]
   23848:	mov	r1, r3
   2384c:	mov	r3, r1
   23850:	lsl	r3, r3, #1
   23854:	add	r3, r3, r1
   23858:	lsl	r3, r3, #2
   2385c:	add	r3, r2, r3
   23860:	ldr	r1, [fp, #-8]
   23864:	mov	r0, r3
   23868:	bl	1ea28 <ftello64@plt+0xd3c0>
   2386c:	mov	r3, r0
   23870:	strb	r3, [fp, #-17]	; 0xffffffef
   23874:	ldrb	r3, [fp, #-17]	; 0xffffffef
   23878:	eor	r3, r3, #1
   2387c:	uxtb	r3, r3
   23880:	cmp	r3, #0
   23884:	beq	23890 <ftello64@plt+0x12228>
   23888:	mov	r3, #12
   2388c:	b	238f0 <ftello64@plt+0x12288>
   23890:	ldr	r3, [fp, #-12]
   23894:	add	r3, r3, #1
   23898:	str	r3, [fp, #-12]
   2389c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   238a0:	ldr	r1, [r3, #24]
   238a4:	ldr	r2, [fp, #-8]
   238a8:	mov	r3, r2
   238ac:	lsl	r3, r3, #1
   238b0:	add	r3, r3, r2
   238b4:	lsl	r3, r3, #2
   238b8:	add	r3, r1, r3
   238bc:	ldr	r3, [r3, #4]
   238c0:	ldr	r2, [fp, #-12]
   238c4:	cmp	r2, r3
   238c8:	blt	2382c <ftello64@plt+0x121c4>
   238cc:	ldr	r3, [fp, #-8]
   238d0:	add	r3, r3, #1
   238d4:	str	r3, [fp, #-8]
   238d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   238dc:	ldr	r2, [r3, #8]
   238e0:	ldr	r3, [fp, #-8]
   238e4:	cmp	r2, r3
   238e8:	bhi	237f8 <ftello64@plt+0x12190>
   238ec:	mov	r3, #0
   238f0:	mov	r0, r3
   238f4:	sub	sp, fp, #4
   238f8:	ldr	fp, [sp]
   238fc:	add	sp, sp, #4
   23900:	pop	{pc}		; (ldr pc, [sp], #4)
   23904:	str	fp, [sp, #-8]!
   23908:	str	lr, [sp, #4]
   2390c:	add	fp, sp, #4
   23910:	sub	sp, sp, #32
   23914:	str	r0, [fp, #-32]	; 0xffffffe0
   23918:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2391c:	ldr	r3, [r3, #8]
   23920:	cmp	r3, #0
   23924:	mov	r3, #0
   23928:	strb	r3, [fp, #-9]
   2392c:	mov	r3, #0
   23930:	str	r3, [fp, #-8]
   23934:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23938:	ldr	r2, [r3, #8]
   2393c:	ldr	r3, [fp, #-8]
   23940:	cmp	r2, r3
   23944:	bne	23974 <ftello64@plt+0x1230c>
   23948:	ldrb	r3, [fp, #-9]
   2394c:	eor	r3, r3, #1
   23950:	uxtb	r3, r3
   23954:	cmp	r3, #0
   23958:	beq	23964 <ftello64@plt+0x122fc>
   2395c:	mov	r3, #0
   23960:	b	23a5c <ftello64@plt+0x123f4>
   23964:	mov	r3, #0
   23968:	strb	r3, [fp, #-9]
   2396c:	mov	r3, #0
   23970:	str	r3, [fp, #-8]
   23974:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23978:	ldr	r1, [r3, #24]
   2397c:	ldr	r2, [fp, #-8]
   23980:	mov	r3, r2
   23984:	lsl	r3, r3, #1
   23988:	add	r3, r3, r2
   2398c:	lsl	r3, r3, #2
   23990:	add	r3, r1, r3
   23994:	ldr	r3, [r3, #4]
   23998:	cmn	r3, #1
   2399c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   239a0:	ldr	r1, [r3, #24]
   239a4:	ldr	r2, [fp, #-8]
   239a8:	mov	r3, r2
   239ac:	lsl	r3, r3, #1
   239b0:	add	r3, r3, r2
   239b4:	lsl	r3, r3, #2
   239b8:	add	r3, r1, r3
   239bc:	ldr	r3, [r3, #4]
   239c0:	cmp	r3, #0
   239c4:	bne	23a48 <ftello64@plt+0x123e0>
   239c8:	sub	r0, fp, #28
   239cc:	mov	r3, #1
   239d0:	ldr	r2, [fp, #-8]
   239d4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   239d8:	bl	23a70 <ftello64@plt+0x12408>
   239dc:	str	r0, [fp, #-16]
   239e0:	ldr	r3, [fp, #-16]
   239e4:	cmp	r3, #0
   239e8:	movne	r3, #1
   239ec:	moveq	r3, #0
   239f0:	uxtb	r3, r3
   239f4:	cmp	r3, #0
   239f8:	beq	23a04 <ftello64@plt+0x1239c>
   239fc:	ldr	r3, [fp, #-16]
   23a00:	b	23a5c <ftello64@plt+0x123f4>
   23a04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23a08:	ldr	r1, [r3, #24]
   23a0c:	ldr	r2, [fp, #-8]
   23a10:	mov	r3, r2
   23a14:	lsl	r3, r3, #1
   23a18:	add	r3, r3, r2
   23a1c:	lsl	r3, r3, #2
   23a20:	add	r3, r1, r3
   23a24:	ldr	r3, [r3, #4]
   23a28:	cmp	r3, #0
   23a2c:	bne	23a4c <ftello64@plt+0x123e4>
   23a30:	mov	r3, #1
   23a34:	strb	r3, [fp, #-9]
   23a38:	ldr	r3, [fp, #-20]	; 0xffffffec
   23a3c:	mov	r0, r3
   23a40:	bl	16d88 <ftello64@plt+0x5720>
   23a44:	b	23a4c <ftello64@plt+0x123e4>
   23a48:	nop	{0}
   23a4c:	ldr	r3, [fp, #-8]
   23a50:	add	r3, r3, #1
   23a54:	str	r3, [fp, #-8]
   23a58:	b	23934 <ftello64@plt+0x122cc>
   23a5c:	mov	r0, r3
   23a60:	sub	sp, fp, #4
   23a64:	ldr	fp, [sp]
   23a68:	add	sp, sp, #4
   23a6c:	pop	{pc}		; (ldr pc, [sp], #4)
   23a70:	str	fp, [sp, #-8]!
   23a74:	str	lr, [sp, #4]
   23a78:	add	fp, sp, #4
   23a7c:	sub	sp, sp, #64	; 0x40
   23a80:	str	r0, [fp, #-48]	; 0xffffffd0
   23a84:	str	r1, [fp, #-52]	; 0xffffffcc
   23a88:	str	r2, [fp, #-56]	; 0xffffffc8
   23a8c:	strb	r3, [fp, #-57]	; 0xffffffc7
   23a90:	mov	r3, #0
   23a94:	strb	r3, [fp, #-9]
   23a98:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23a9c:	ldr	r1, [r3, #20]
   23aa0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23aa4:	mov	r3, r2
   23aa8:	lsl	r3, r3, #1
   23aac:	add	r3, r3, r2
   23ab0:	lsl	r3, r3, #2
   23ab4:	add	r3, r1, r3
   23ab8:	ldr	r3, [r3, #4]
   23abc:	add	r2, r3, #1
   23ac0:	sub	r3, fp, #32
   23ac4:	mov	r1, r2
   23ac8:	mov	r0, r3
   23acc:	bl	1d7c0 <ftello64@plt+0xc158>
   23ad0:	str	r0, [fp, #-16]
   23ad4:	ldr	r3, [fp, #-16]
   23ad8:	cmp	r3, #0
   23adc:	movne	r3, #1
   23ae0:	moveq	r3, #0
   23ae4:	uxtb	r3, r3
   23ae8:	cmp	r3, #0
   23aec:	beq	23af8 <ftello64@plt+0x12490>
   23af0:	ldr	r3, [fp, #-16]
   23af4:	b	23ee0 <ftello64@plt+0x12878>
   23af8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   23afc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   23b00:	add	r1, r3, #1
   23b04:	str	r1, [fp, #-28]	; 0xffffffe4
   23b08:	lsl	r3, r3, #2
   23b0c:	add	r3, r2, r3
   23b10:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23b14:	str	r2, [r3]
   23b18:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23b1c:	ldr	r1, [r3, #24]
   23b20:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23b24:	mov	r3, r2
   23b28:	lsl	r3, r3, #1
   23b2c:	add	r3, r3, r2
   23b30:	lsl	r3, r3, #2
   23b34:	add	r3, r1, r3
   23b38:	mvn	r2, #0
   23b3c:	str	r2, [r3, #4]
   23b40:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23b44:	ldr	r2, [r3]
   23b48:	ldr	r3, [fp, #-56]	; 0xffffffc8
   23b4c:	lsl	r3, r3, #3
   23b50:	add	r3, r2, r3
   23b54:	ldr	r2, [r3, #4]
   23b58:	mov	r3, #65280	; 0xff00
   23b5c:	movt	r3, #3
   23b60:	and	r3, r3, r2
   23b64:	cmp	r3, #0
   23b68:	beq	23c44 <ftello64@plt+0x125dc>
   23b6c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23b70:	ldr	r1, [r3, #20]
   23b74:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23b78:	mov	r3, r2
   23b7c:	lsl	r3, r3, #1
   23b80:	add	r3, r3, r2
   23b84:	lsl	r3, r3, #2
   23b88:	add	r3, r1, r3
   23b8c:	ldr	r3, [r3, #4]
   23b90:	cmp	r3, #0
   23b94:	beq	23c44 <ftello64@plt+0x125dc>
   23b98:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23b9c:	ldr	r1, [r3]
   23ba0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23ba4:	ldr	r0, [r3, #20]
   23ba8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23bac:	mov	r3, r2
   23bb0:	lsl	r3, r3, #1
   23bb4:	add	r3, r3, r2
   23bb8:	lsl	r3, r3, #2
   23bbc:	add	r3, r0, r3
   23bc0:	ldr	r3, [r3, #8]
   23bc4:	ldr	r3, [r3]
   23bc8:	lsl	r3, r3, #3
   23bcc:	add	r3, r1, r3
   23bd0:	ldrb	r3, [r3, #6]
   23bd4:	and	r3, r3, #4
   23bd8:	uxtb	r3, r3
   23bdc:	cmp	r3, #0
   23be0:	bne	23c44 <ftello64@plt+0x125dc>
   23be4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23be8:	ldr	r2, [r3]
   23bec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   23bf0:	lsl	r3, r3, #3
   23bf4:	add	r3, r2, r3
   23bf8:	ldr	r3, [r3, #4]
   23bfc:	ubfx	r3, r3, #8, #10
   23c00:	uxth	r3, r3
   23c04:	str	r3, [sp]
   23c08:	ldr	r3, [fp, #-56]	; 0xffffffc8
   23c0c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23c10:	ldr	r1, [fp, #-56]	; 0xffffffc8
   23c14:	ldr	r0, [fp, #-52]	; 0xffffffcc
   23c18:	bl	22f8c <ftello64@plt+0x11924>
   23c1c:	str	r0, [fp, #-16]
   23c20:	ldr	r3, [fp, #-16]
   23c24:	cmp	r3, #0
   23c28:	movne	r3, #1
   23c2c:	moveq	r3, #0
   23c30:	uxtb	r3, r3
   23c34:	cmp	r3, #0
   23c38:	beq	23c44 <ftello64@plt+0x125dc>
   23c3c:	ldr	r3, [fp, #-16]
   23c40:	b	23ee0 <ftello64@plt+0x12878>
   23c44:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23c48:	ldr	r2, [r3]
   23c4c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   23c50:	lsl	r3, r3, #3
   23c54:	add	r3, r2, r3
   23c58:	ldrb	r3, [r3, #4]
   23c5c:	and	r3, r3, #8
   23c60:	cmp	r3, #0
   23c64:	beq	23e3c <ftello64@plt+0x127d4>
   23c68:	mov	r3, #0
   23c6c:	str	r3, [fp, #-8]
   23c70:	b	23e0c <ftello64@plt+0x127a4>
   23c74:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23c78:	ldr	r1, [r3, #20]
   23c7c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23c80:	mov	r3, r2
   23c84:	lsl	r3, r3, #1
   23c88:	add	r3, r3, r2
   23c8c:	lsl	r3, r3, #2
   23c90:	add	r3, r1, r3
   23c94:	ldr	r2, [r3, #8]
   23c98:	ldr	r3, [fp, #-8]
   23c9c:	lsl	r3, r3, #2
   23ca0:	add	r3, r2, r3
   23ca4:	ldr	r3, [r3]
   23ca8:	str	r3, [fp, #-20]	; 0xffffffec
   23cac:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23cb0:	ldr	r1, [r3, #24]
   23cb4:	ldr	r2, [fp, #-20]	; 0xffffffec
   23cb8:	mov	r3, r2
   23cbc:	lsl	r3, r3, #1
   23cc0:	add	r3, r3, r2
   23cc4:	lsl	r3, r3, #2
   23cc8:	add	r3, r1, r3
   23ccc:	ldr	r3, [r3, #4]
   23cd0:	cmn	r3, #1
   23cd4:	bne	23ce4 <ftello64@plt+0x1267c>
   23cd8:	mov	r3, #1
   23cdc:	strb	r3, [fp, #-9]
   23ce0:	b	23e00 <ftello64@plt+0x12798>
   23ce4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23ce8:	ldr	r1, [r3, #24]
   23cec:	ldr	r2, [fp, #-20]	; 0xffffffec
   23cf0:	mov	r3, r2
   23cf4:	lsl	r3, r3, #1
   23cf8:	add	r3, r3, r2
   23cfc:	lsl	r3, r3, #2
   23d00:	add	r3, r1, r3
   23d04:	ldr	r3, [r3, #4]
   23d08:	cmp	r3, #0
   23d0c:	bne	23d4c <ftello64@plt+0x126e4>
   23d10:	sub	r0, fp, #44	; 0x2c
   23d14:	mov	r3, #0
   23d18:	ldr	r2, [fp, #-20]	; 0xffffffec
   23d1c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   23d20:	bl	23a70 <ftello64@plt+0x12408>
   23d24:	str	r0, [fp, #-16]
   23d28:	ldr	r3, [fp, #-16]
   23d2c:	cmp	r3, #0
   23d30:	movne	r3, #1
   23d34:	moveq	r3, #0
   23d38:	uxtb	r3, r3
   23d3c:	cmp	r3, #0
   23d40:	beq	23d84 <ftello64@plt+0x1271c>
   23d44:	ldr	r3, [fp, #-16]
   23d48:	b	23ee0 <ftello64@plt+0x12878>
   23d4c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23d50:	ldr	r1, [r3, #24]
   23d54:	ldr	r2, [fp, #-20]	; 0xffffffec
   23d58:	mov	r3, r2
   23d5c:	lsl	r3, r3, #1
   23d60:	add	r3, r3, r2
   23d64:	lsl	r3, r3, #2
   23d68:	add	r3, r1, r3
   23d6c:	sub	r1, fp, #44	; 0x2c
   23d70:	mov	r0, r3
   23d74:	ldrd	r2, [r0]
   23d78:	strd	r2, [r1]
   23d7c:	ldr	r3, [r0, #8]
   23d80:	str	r3, [r1, #8]
   23d84:	sub	r2, fp, #44	; 0x2c
   23d88:	sub	r3, fp, #32
   23d8c:	mov	r1, r2
   23d90:	mov	r0, r3
   23d94:	bl	1e348 <ftello64@plt+0xcce0>
   23d98:	str	r0, [fp, #-16]
   23d9c:	ldr	r3, [fp, #-16]
   23da0:	cmp	r3, #0
   23da4:	movne	r3, #1
   23da8:	moveq	r3, #0
   23dac:	uxtb	r3, r3
   23db0:	cmp	r3, #0
   23db4:	beq	23dc0 <ftello64@plt+0x12758>
   23db8:	ldr	r3, [fp, #-16]
   23dbc:	b	23ee0 <ftello64@plt+0x12878>
   23dc0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23dc4:	ldr	r1, [r3, #24]
   23dc8:	ldr	r2, [fp, #-20]	; 0xffffffec
   23dcc:	mov	r3, r2
   23dd0:	lsl	r3, r3, #1
   23dd4:	add	r3, r3, r2
   23dd8:	lsl	r3, r3, #2
   23ddc:	add	r3, r1, r3
   23de0:	ldr	r3, [r3, #4]
   23de4:	cmp	r3, #0
   23de8:	bne	23e00 <ftello64@plt+0x12798>
   23dec:	mov	r3, #1
   23df0:	strb	r3, [fp, #-9]
   23df4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23df8:	mov	r0, r3
   23dfc:	bl	16d88 <ftello64@plt+0x5720>
   23e00:	ldr	r3, [fp, #-8]
   23e04:	add	r3, r3, #1
   23e08:	str	r3, [fp, #-8]
   23e0c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23e10:	ldr	r1, [r3, #20]
   23e14:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23e18:	mov	r3, r2
   23e1c:	lsl	r3, r3, #1
   23e20:	add	r3, r3, r2
   23e24:	lsl	r3, r3, #2
   23e28:	add	r3, r1, r3
   23e2c:	ldr	r3, [r3, #4]
   23e30:	ldr	r2, [fp, #-8]
   23e34:	cmp	r2, r3
   23e38:	blt	23c74 <ftello64@plt+0x1260c>
   23e3c:	ldrb	r3, [fp, #-9]
   23e40:	cmp	r3, #0
   23e44:	beq	23e88 <ftello64@plt+0x12820>
   23e48:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   23e4c:	eor	r3, r3, #1
   23e50:	uxtb	r3, r3
   23e54:	cmp	r3, #0
   23e58:	beq	23e88 <ftello64@plt+0x12820>
   23e5c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23e60:	ldr	r1, [r3, #24]
   23e64:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23e68:	mov	r3, r2
   23e6c:	lsl	r3, r3, #1
   23e70:	add	r3, r3, r2
   23e74:	lsl	r3, r3, #2
   23e78:	add	r3, r1, r3
   23e7c:	mov	r2, #0
   23e80:	str	r2, [r3, #4]
   23e84:	b	23ec0 <ftello64@plt+0x12858>
   23e88:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23e8c:	ldr	r1, [r3, #24]
   23e90:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23e94:	mov	r3, r2
   23e98:	lsl	r3, r3, #1
   23e9c:	add	r3, r3, r2
   23ea0:	lsl	r3, r3, #2
   23ea4:	add	r3, r1, r3
   23ea8:	mov	r0, r3
   23eac:	sub	r1, fp, #32
   23eb0:	ldrd	r2, [r1]
   23eb4:	strd	r2, [r0]
   23eb8:	ldr	r3, [r1, #8]
   23ebc:	str	r3, [r0, #8]
   23ec0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   23ec4:	mov	r0, r3
   23ec8:	sub	r1, fp, #32
   23ecc:	ldrd	r2, [r1]
   23ed0:	strd	r2, [r0]
   23ed4:	ldr	r3, [r1, #8]
   23ed8:	str	r3, [r0, #8]
   23edc:	mov	r3, #0
   23ee0:	mov	r0, r3
   23ee4:	sub	sp, fp, #4
   23ee8:	ldr	fp, [sp]
   23eec:	add	sp, sp, #4
   23ef0:	pop	{pc}		; (ldr pc, [sp], #4)
   23ef4:	str	fp, [sp, #-8]!
   23ef8:	str	lr, [sp, #4]
   23efc:	add	fp, sp, #4
   23f00:	sub	sp, sp, #16
   23f04:	str	r0, [fp, #-8]
   23f08:	str	r1, [fp, #-12]
   23f0c:	str	r2, [fp, #-16]
   23f10:	ldr	r2, [fp, #-16]
   23f14:	ldr	r1, [fp, #-12]
   23f18:	ldr	r0, [fp, #-8]
   23f1c:	bl	23f4c <ftello64@plt+0x128e4>
   23f20:	mov	r2, r0
   23f24:	ldr	r3, [fp, #-12]
   23f28:	ldr	r3, [r3, #40]	; 0x28
   23f2c:	add	r2, r2, r3
   23f30:	ldr	r3, [fp, #-12]
   23f34:	str	r2, [r3, #40]	; 0x28
   23f38:	nop	{0}
   23f3c:	sub	sp, fp, #4
   23f40:	ldr	fp, [sp]
   23f44:	add	sp, sp, #4
   23f48:	pop	{pc}		; (ldr pc, [sp], #4)
   23f4c:	str	fp, [sp, #-8]!
   23f50:	str	lr, [sp, #4]
   23f54:	add	fp, sp, #4
   23f58:	sub	sp, sp, #40	; 0x28
   23f5c:	str	r0, [fp, #-32]	; 0xffffffe0
   23f60:	str	r1, [fp, #-36]	; 0xffffffdc
   23f64:	str	r2, [fp, #-40]	; 0xffffffd8
   23f68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23f6c:	ldr	r2, [r3, #56]	; 0x38
   23f70:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23f74:	ldr	r3, [r3, #40]	; 0x28
   23f78:	cmp	r2, r3
   23f7c:	bgt	23f94 <ftello64@plt+0x1292c>
   23f80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23f84:	mov	r2, #2
   23f88:	strb	r2, [r3, #4]
   23f8c:	mov	r3, #0
   23f90:	b	24c40 <ftello64@plt+0x135d8>
   23f94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23f98:	ldr	r3, [r3, #4]
   23f9c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   23fa0:	ldr	r2, [r2, #40]	; 0x28
   23fa4:	add	r3, r3, r2
   23fa8:	ldrb	r3, [r3]
   23fac:	strb	r3, [fp, #-5]
   23fb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23fb4:	ldrb	r2, [fp, #-5]
   23fb8:	strb	r2, [r3]
   23fbc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   23fc0:	ldrb	r3, [r2, #6]
   23fc4:	bfc	r3, #6, #1
   23fc8:	strb	r3, [r2, #6]
   23fcc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   23fd0:	ldrb	r3, [r2, #6]
   23fd4:	bfc	r3, #5, #1
   23fd8:	strb	r3, [r2, #6]
   23fdc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23fe0:	ldr	r3, [r3, #80]	; 0x50
   23fe4:	cmp	r3, #1
   23fe8:	ble	2404c <ftello64@plt+0x129e4>
   23fec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23ff0:	ldr	r2, [r3, #40]	; 0x28
   23ff4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23ff8:	ldr	r3, [r3, #28]
   23ffc:	cmp	r2, r3
   24000:	beq	2404c <ftello64@plt+0x129e4>
   24004:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24008:	ldr	r2, [r3, #8]
   2400c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24010:	ldr	r3, [r3, #40]	; 0x28
   24014:	lsl	r3, r3, #2
   24018:	add	r3, r2, r3
   2401c:	ldr	r3, [r3]
   24020:	cmn	r3, #1
   24024:	bne	2404c <ftello64@plt+0x129e4>
   24028:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2402c:	mov	r2, #1
   24030:	strb	r2, [r3, #4]
   24034:	ldr	r2, [fp, #-32]	; 0xffffffe0
   24038:	ldrb	r3, [r2, #6]
   2403c:	orr	r3, r3, #32
   24040:	strb	r3, [r2, #6]
   24044:	mov	r3, #1
   24048:	b	24c40 <ftello64@plt+0x135d8>
   2404c:	ldrb	r3, [fp, #-5]
   24050:	cmp	r3, #92	; 0x5c
   24054:	bne	24684 <ftello64@plt+0x1301c>
   24058:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2405c:	ldr	r3, [r3, #40]	; 0x28
   24060:	add	r2, r3, #1
   24064:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24068:	ldr	r3, [r3, #48]	; 0x30
   2406c:	cmp	r2, r3
   24070:	blt	24088 <ftello64@plt+0x12a20>
   24074:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24078:	mov	r2, #36	; 0x24
   2407c:	strb	r2, [r3, #4]
   24080:	mov	r3, #1
   24084:	b	24c40 <ftello64@plt+0x135d8>
   24088:	mov	r1, #1
   2408c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   24090:	bl	1d1c8 <ftello64@plt+0xbb60>
   24094:	mov	r3, r0
   24098:	strb	r3, [fp, #-6]
   2409c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   240a0:	ldrb	r2, [fp, #-6]
   240a4:	strb	r2, [r3]
   240a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   240ac:	mov	r2, #1
   240b0:	strb	r2, [r3, #4]
   240b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   240b8:	ldr	r3, [r3, #80]	; 0x50
   240bc:	cmp	r3, #1
   240c0:	ble	24130 <ftello64@plt+0x12ac8>
   240c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   240c8:	ldr	r3, [r3, #40]	; 0x28
   240cc:	add	r3, r3, #1
   240d0:	mov	r1, r3
   240d4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   240d8:	bl	1ac68 <ftello64@plt+0x9600>
   240dc:	str	r0, [fp, #-12]
   240e0:	ldr	r0, [fp, #-12]
   240e4:	bl	11518 <iswalnum@plt>
   240e8:	mov	r3, r0
   240ec:	cmp	r3, #0
   240f0:	bne	24100 <ftello64@plt+0x12a98>
   240f4:	ldr	r3, [fp, #-12]
   240f8:	cmp	r3, #95	; 0x5f
   240fc:	bne	24108 <ftello64@plt+0x12aa0>
   24100:	mov	r3, #1
   24104:	b	2410c <ftello64@plt+0x12aa4>
   24108:	mov	r3, #0
   2410c:	cmp	r3, #0
   24110:	movne	r3, #1
   24114:	moveq	r3, #0
   24118:	uxtb	r1, r3
   2411c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   24120:	ldrb	r3, [r2, #6]
   24124:	bfi	r3, r1, #6, #1
   24128:	strb	r3, [r2, #6]
   2412c:	b	24190 <ftello64@plt+0x12b28>
   24130:	bl	114b8 <__ctype_b_loc@plt>
   24134:	mov	r3, r0
   24138:	ldr	r2, [r3]
   2413c:	ldrb	r3, [fp, #-6]
   24140:	lsl	r3, r3, #1
   24144:	add	r3, r2, r3
   24148:	ldrh	r3, [r3]
   2414c:	and	r3, r3, #8
   24150:	cmp	r3, #0
   24154:	bne	24164 <ftello64@plt+0x12afc>
   24158:	ldrb	r3, [fp, #-6]
   2415c:	cmp	r3, #95	; 0x5f
   24160:	bne	2416c <ftello64@plt+0x12b04>
   24164:	mov	r3, #1
   24168:	b	24170 <ftello64@plt+0x12b08>
   2416c:	mov	r3, #0
   24170:	cmp	r3, #0
   24174:	movne	r3, #1
   24178:	moveq	r3, #0
   2417c:	uxtb	r1, r3
   24180:	ldr	r2, [fp, #-32]	; 0xffffffe0
   24184:	ldrb	r3, [r2, #6]
   24188:	bfi	r3, r1, #6, #1
   2418c:	strb	r3, [r2, #6]
   24190:	ldrb	r3, [fp, #-6]
   24194:	sub	r3, r3, #39	; 0x27
   24198:	cmp	r3, #86	; 0x56
   2419c:	ldrls	pc, [pc, r3, lsl #2]
   241a0:	b	245e8 <ftello64@plt+0x12f80>
   241a4:			; <UNDEFINED> instruction: 0x000244bc
   241a8:	andeq	r4, r2, r8, ror #9
   241ac:	andeq	r4, r2, r8, lsl #10
   241b0:	andeq	r4, r2, r8, ror #11
   241b4:	andeq	r4, r2, r8, lsr #10
   241b8:	andeq	r4, r2, r8, ror #11
   241bc:	andeq	r4, r2, r8, ror #11
   241c0:	andeq	r4, r2, r8, ror #11
   241c4:	andeq	r4, r2, r8, ror #11
   241c8:	andeq	r4, r2, r8, ror #11
   241cc:	andeq	r4, r2, r0, lsr r3
   241d0:	andeq	r4, r2, r0, lsr r3
   241d4:	andeq	r4, r2, r0, lsr r3
   241d8:	andeq	r4, r2, r0, lsr r3
   241dc:	andeq	r4, r2, r0, lsr r3
   241e0:	andeq	r4, r2, r0, lsr r3
   241e4:	andeq	r4, r2, r0, lsr r3
   241e8:	andeq	r4, r2, r0, lsr r3
   241ec:	andeq	r4, r2, r0, lsr r3
   241f0:	andeq	r4, r2, r8, ror #11
   241f4:	andeq	r4, r2, r8, ror #11
   241f8:	andeq	r4, r2, r0, ror #6
   241fc:	andeq	r4, r2, r8, ror #11
   24200:	andeq	r4, r2, ip, lsl #7
   24204:	andeq	r4, r2, r8, asr r5
   24208:	andeq	r4, r2, r8, ror #11
   2420c:	andeq	r4, r2, r8, ror #11
   24210:	andeq	r4, r2, r4, ror #7
   24214:	andeq	r4, r2, r8, ror #11
   24218:	andeq	r4, r2, r8, ror #11
   2421c:	andeq	r4, r2, r8, ror #11
   24220:	andeq	r4, r2, r8, ror #11
   24224:	andeq	r4, r2, r8, ror #11
   24228:	andeq	r4, r2, r8, ror #11
   2422c:	andeq	r4, r2, r8, ror #11
   24230:	andeq	r4, r2, r8, ror #11
   24234:	andeq	r4, r2, r8, ror #11
   24238:	andeq	r4, r2, r8, ror #11
   2423c:	andeq	r4, r2, r8, ror #11
   24240:	andeq	r4, r2, r8, ror #11
   24244:	andeq	r4, r2, r8, ror #11
   24248:	andeq	r4, r2, r8, ror #11
   2424c:	andeq	r4, r2, r8, ror #11
   24250:	andeq	r4, r2, r8, ror #11
   24254:	andeq	r4, r2, r0, ror r4
   24258:	andeq	r4, r2, r8, ror #11
   2425c:	andeq	r4, r2, r8, ror #11
   24260:	andeq	r4, r2, r8, ror #11
   24264:	andeq	r4, r2, r0, lsr r4
   24268:	andeq	r4, r2, r8, ror #11
   2426c:	andeq	r4, r2, r8, ror #11
   24270:	andeq	r4, r2, r8, ror #11
   24274:	andeq	r4, r2, r8, ror #11
   24278:	andeq	r4, r2, r8, ror #11
   2427c:	andeq	r4, r2, r8, ror #11
   24280:	andeq	r4, r2, r8, ror #11
   24284:	andeq	r4, r2, r8, ror #11
   24288:	muleq	r2, r0, r4
   2428c:	andeq	r4, r2, r8, ror #11
   24290:			; <UNDEFINED> instruction: 0x000243b8
   24294:	andeq	r4, r2, r8, ror #11
   24298:	andeq	r4, r2, r8, ror #11
   2429c:	andeq	r4, r2, r8, ror #11
   242a0:	andeq	r4, r2, r8, ror #11
   242a4:	andeq	r4, r2, r8, ror #11
   242a8:	andeq	r4, r2, r8, ror #11
   242ac:	andeq	r4, r2, r8, ror #11
   242b0:	andeq	r4, r2, r8, ror #11
   242b4:	andeq	r4, r2, r8, ror #11
   242b8:	andeq	r4, r2, r8, ror #11
   242bc:	andeq	r4, r2, r8, ror #11
   242c0:	andeq	r4, r2, r8, ror #11
   242c4:	andeq	r4, r2, r8, ror #11
   242c8:	andeq	r4, r2, r8, ror #11
   242cc:	andeq	r4, r2, r8, ror #11
   242d0:	andeq	r4, r2, r8, ror #11
   242d4:	andeq	r4, r2, r0, asr r4
   242d8:	andeq	r4, r2, r8, ror #11
   242dc:	andeq	r4, r2, r8, ror #11
   242e0:	andeq	r4, r2, r8, ror #11
   242e4:	andeq	r4, r2, r0, lsl r4
   242e8:	andeq	r4, r2, r8, ror #11
   242ec:	andeq	r4, r2, r8, ror #11
   242f0:	andeq	r4, r2, r8, ror #11
   242f4:	andeq	r4, r2, r8, lsl #11
   242f8:	andeq	r4, r2, r0, lsl #6
   242fc:			; <UNDEFINED> instruction: 0x000245b8
   24300:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24304:	and	r3, r3, #1024	; 0x400
   24308:	cmp	r3, #0
   2430c:	bne	245f0 <ftello64@plt+0x12f88>
   24310:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24314:	and	r3, r3, #32768	; 0x8000
   24318:	cmp	r3, #0
   2431c:	bne	245f0 <ftello64@plt+0x12f88>
   24320:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24324:	mov	r2, #10
   24328:	strb	r2, [r3, #4]
   2432c:	b	245f0 <ftello64@plt+0x12f88>
   24330:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24334:	and	r3, r3, #16384	; 0x4000
   24338:	cmp	r3, #0
   2433c:	bne	245f8 <ftello64@plt+0x12f90>
   24340:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24344:	mov	r2, #4
   24348:	strb	r2, [r3, #4]
   2434c:	ldrb	r3, [fp, #-6]
   24350:	sub	r2, r3, #49	; 0x31
   24354:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24358:	str	r2, [r3]
   2435c:	b	245f8 <ftello64@plt+0x12f90>
   24360:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24364:	and	r3, r3, #524288	; 0x80000
   24368:	cmp	r3, #0
   2436c:	bne	24600 <ftello64@plt+0x12f98>
   24370:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24374:	mov	r2, #12
   24378:	strb	r2, [r3, #4]
   2437c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24380:	mov	r2, #6
   24384:	str	r2, [r3]
   24388:	b	24600 <ftello64@plt+0x12f98>
   2438c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24390:	and	r3, r3, #524288	; 0x80000
   24394:	cmp	r3, #0
   24398:	bne	24608 <ftello64@plt+0x12fa0>
   2439c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   243a0:	mov	r2, #12
   243a4:	strb	r2, [r3, #4]
   243a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   243ac:	mov	r2, #9
   243b0:	str	r2, [r3]
   243b4:	b	24608 <ftello64@plt+0x12fa0>
   243b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   243bc:	and	r3, r3, #524288	; 0x80000
   243c0:	cmp	r3, #0
   243c4:	bne	24610 <ftello64@plt+0x12fa8>
   243c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   243cc:	mov	r2, #12
   243d0:	strb	r2, [r3, #4]
   243d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   243d8:	mov	r2, #256	; 0x100
   243dc:	str	r2, [r3]
   243e0:	b	24610 <ftello64@plt+0x12fa8>
   243e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   243e8:	and	r3, r3, #524288	; 0x80000
   243ec:	cmp	r3, #0
   243f0:	bne	24618 <ftello64@plt+0x12fb0>
   243f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   243f8:	mov	r2, #12
   243fc:	strb	r2, [r3, #4]
   24400:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24404:	mov	r2, #512	; 0x200
   24408:	str	r2, [r3]
   2440c:	b	24618 <ftello64@plt+0x12fb0>
   24410:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24414:	and	r3, r3, #524288	; 0x80000
   24418:	cmp	r3, #0
   2441c:	bne	24620 <ftello64@plt+0x12fb8>
   24420:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24424:	mov	r2, #32
   24428:	strb	r2, [r3, #4]
   2442c:	b	24620 <ftello64@plt+0x12fb8>
   24430:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24434:	and	r3, r3, #524288	; 0x80000
   24438:	cmp	r3, #0
   2443c:	bne	24628 <ftello64@plt+0x12fc0>
   24440:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24444:	mov	r2, #33	; 0x21
   24448:	strb	r2, [r3, #4]
   2444c:	b	24628 <ftello64@plt+0x12fc0>
   24450:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24454:	and	r3, r3, #524288	; 0x80000
   24458:	cmp	r3, #0
   2445c:	bne	24630 <ftello64@plt+0x12fc8>
   24460:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24464:	mov	r2, #34	; 0x22
   24468:	strb	r2, [r3, #4]
   2446c:	b	24630 <ftello64@plt+0x12fc8>
   24470:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24474:	and	r3, r3, #524288	; 0x80000
   24478:	cmp	r3, #0
   2447c:	bne	24638 <ftello64@plt+0x12fd0>
   24480:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24484:	mov	r2, #35	; 0x23
   24488:	strb	r2, [r3, #4]
   2448c:	b	24638 <ftello64@plt+0x12fd0>
   24490:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24494:	and	r3, r3, #524288	; 0x80000
   24498:	cmp	r3, #0
   2449c:	bne	24640 <ftello64@plt+0x12fd8>
   244a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   244a4:	mov	r2, #12
   244a8:	strb	r2, [r3, #4]
   244ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   244b0:	mov	r2, #64	; 0x40
   244b4:	str	r2, [r3]
   244b8:	b	24640 <ftello64@plt+0x12fd8>
   244bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   244c0:	and	r3, r3, #524288	; 0x80000
   244c4:	cmp	r3, #0
   244c8:	bne	24648 <ftello64@plt+0x12fe0>
   244cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   244d0:	mov	r2, #12
   244d4:	strb	r2, [r3, #4]
   244d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   244dc:	mov	r2, #128	; 0x80
   244e0:	str	r2, [r3]
   244e4:	b	24648 <ftello64@plt+0x12fe0>
   244e8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   244ec:	and	r3, r3, #8192	; 0x2000
   244f0:	cmp	r3, #0
   244f4:	bne	24650 <ftello64@plt+0x12fe8>
   244f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   244fc:	mov	r2, #8
   24500:	strb	r2, [r3, #4]
   24504:	b	24650 <ftello64@plt+0x12fe8>
   24508:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2450c:	and	r3, r3, #8192	; 0x2000
   24510:	cmp	r3, #0
   24514:	bne	24658 <ftello64@plt+0x12ff0>
   24518:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2451c:	mov	r2, #9
   24520:	strb	r2, [r3, #4]
   24524:	b	24658 <ftello64@plt+0x12ff0>
   24528:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2452c:	and	r3, r3, #1024	; 0x400
   24530:	cmp	r3, #0
   24534:	bne	24660 <ftello64@plt+0x12ff8>
   24538:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2453c:	and	r3, r3, #2
   24540:	cmp	r3, #0
   24544:	beq	24660 <ftello64@plt+0x12ff8>
   24548:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2454c:	mov	r2, #18
   24550:	strb	r2, [r3, #4]
   24554:	b	24660 <ftello64@plt+0x12ff8>
   24558:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2455c:	and	r3, r3, #1024	; 0x400
   24560:	cmp	r3, #0
   24564:	bne	24668 <ftello64@plt+0x13000>
   24568:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2456c:	and	r3, r3, #2
   24570:	cmp	r3, #0
   24574:	beq	24668 <ftello64@plt+0x13000>
   24578:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2457c:	mov	r2, #19
   24580:	strb	r2, [r3, #4]
   24584:	b	24668 <ftello64@plt+0x13000>
   24588:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2458c:	and	r3, r3, #512	; 0x200
   24590:	cmp	r3, #0
   24594:	beq	24670 <ftello64@plt+0x13008>
   24598:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2459c:	and	r3, r3, #4096	; 0x1000
   245a0:	cmp	r3, #0
   245a4:	bne	24670 <ftello64@plt+0x13008>
   245a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   245ac:	mov	r2, #23
   245b0:	strb	r2, [r3, #4]
   245b4:	b	24670 <ftello64@plt+0x13008>
   245b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   245bc:	and	r3, r3, #512	; 0x200
   245c0:	cmp	r3, #0
   245c4:	beq	24678 <ftello64@plt+0x13010>
   245c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   245cc:	and	r3, r3, #4096	; 0x1000
   245d0:	cmp	r3, #0
   245d4:	bne	24678 <ftello64@plt+0x13010>
   245d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   245dc:	mov	r2, #24
   245e0:	strb	r2, [r3, #4]
   245e4:	b	24678 <ftello64@plt+0x13010>
   245e8:	nop	{0}
   245ec:	b	2467c <ftello64@plt+0x13014>
   245f0:	nop	{0}
   245f4:	b	2467c <ftello64@plt+0x13014>
   245f8:	nop	{0}
   245fc:	b	2467c <ftello64@plt+0x13014>
   24600:	nop	{0}
   24604:	b	2467c <ftello64@plt+0x13014>
   24608:	nop	{0}
   2460c:	b	2467c <ftello64@plt+0x13014>
   24610:	nop	{0}
   24614:	b	2467c <ftello64@plt+0x13014>
   24618:	nop	{0}
   2461c:	b	2467c <ftello64@plt+0x13014>
   24620:	nop	{0}
   24624:	b	2467c <ftello64@plt+0x13014>
   24628:	nop	{0}
   2462c:	b	2467c <ftello64@plt+0x13014>
   24630:	nop	{0}
   24634:	b	2467c <ftello64@plt+0x13014>
   24638:	nop	{0}
   2463c:	b	2467c <ftello64@plt+0x13014>
   24640:	nop	{0}
   24644:	b	2467c <ftello64@plt+0x13014>
   24648:	nop	{0}
   2464c:	b	2467c <ftello64@plt+0x13014>
   24650:	nop	{0}
   24654:	b	2467c <ftello64@plt+0x13014>
   24658:	nop	{0}
   2465c:	b	2467c <ftello64@plt+0x13014>
   24660:	nop	{0}
   24664:	b	2467c <ftello64@plt+0x13014>
   24668:	nop	{0}
   2466c:	b	2467c <ftello64@plt+0x13014>
   24670:	nop	{0}
   24674:	b	2467c <ftello64@plt+0x13014>
   24678:	nop	{0}
   2467c:	mov	r3, #2
   24680:	b	24c40 <ftello64@plt+0x135d8>
   24684:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24688:	mov	r2, #1
   2468c:	strb	r2, [r3, #4]
   24690:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24694:	ldr	r3, [r3, #80]	; 0x50
   24698:	cmp	r3, #1
   2469c:	ble	24708 <ftello64@plt+0x130a0>
   246a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   246a4:	ldr	r3, [r3, #40]	; 0x28
   246a8:	mov	r1, r3
   246ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   246b0:	bl	1ac68 <ftello64@plt+0x9600>
   246b4:	str	r0, [fp, #-16]
   246b8:	ldr	r0, [fp, #-16]
   246bc:	bl	11518 <iswalnum@plt>
   246c0:	mov	r3, r0
   246c4:	cmp	r3, #0
   246c8:	bne	246d8 <ftello64@plt+0x13070>
   246cc:	ldr	r3, [fp, #-16]
   246d0:	cmp	r3, #95	; 0x5f
   246d4:	bne	246e0 <ftello64@plt+0x13078>
   246d8:	mov	r3, #1
   246dc:	b	246e4 <ftello64@plt+0x1307c>
   246e0:	mov	r3, #0
   246e4:	cmp	r3, #0
   246e8:	movne	r3, #1
   246ec:	moveq	r3, #0
   246f0:	uxtb	r1, r3
   246f4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   246f8:	ldrb	r3, [r2, #6]
   246fc:	bfi	r3, r1, #6, #1
   24700:	strb	r3, [r2, #6]
   24704:	b	24768 <ftello64@plt+0x13100>
   24708:	bl	114b8 <__ctype_b_loc@plt>
   2470c:	mov	r3, r0
   24710:	ldr	r2, [r3]
   24714:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24718:	ldrb	r3, [r3]
   2471c:	lsl	r3, r3, #1
   24720:	add	r3, r2, r3
   24724:	ldrh	r3, [r3]
   24728:	and	r3, r3, #8
   2472c:	cmp	r3, #0
   24730:	bne	24744 <ftello64@plt+0x130dc>
   24734:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24738:	ldrb	r3, [r3]
   2473c:	cmp	r3, #95	; 0x5f
   24740:	bne	2474c <ftello64@plt+0x130e4>
   24744:	mov	r3, #1
   24748:	b	24750 <ftello64@plt+0x130e8>
   2474c:	mov	r3, #0
   24750:	and	r3, r3, #1
   24754:	uxtb	r1, r3
   24758:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2475c:	ldrb	r3, [r2, #6]
   24760:	bfi	r3, r1, #6, #1
   24764:	strb	r3, [r2, #6]
   24768:	ldrb	r3, [fp, #-5]
   2476c:	sub	r3, r3, #10
   24770:	cmp	r3, #115	; 0x73
   24774:	ldrls	pc, [pc, r3, lsl #2]
   24778:	b	24be8 <ftello64@plt+0x13580>
   2477c:	andeq	r4, r2, ip, asr #18
   24780:	andeq	r4, r2, r8, ror #23
   24784:	andeq	r4, r2, r8, ror #23
   24788:	andeq	r4, r2, r8, ror #23
   2478c:	andeq	r4, r2, r8, ror #23
   24790:	andeq	r4, r2, r8, ror #23
   24794:	andeq	r4, r2, r8, ror #23
   24798:	andeq	r4, r2, r8, ror #23
   2479c:	andeq	r4, r2, r8, ror #23
   247a0:	andeq	r4, r2, r8, ror #23
   247a4:	andeq	r4, r2, r8, ror #23
   247a8:	andeq	r4, r2, r8, ror #23
   247ac:	andeq	r4, r2, r8, ror #23
   247b0:	andeq	r4, r2, r8, ror #23
   247b4:	andeq	r4, r2, r8, ror #23
   247b8:	andeq	r4, r2, r8, ror #23
   247bc:	andeq	r4, r2, r8, ror #23
   247c0:	andeq	r4, r2, r8, ror #23
   247c4:	andeq	r4, r2, r8, ror #23
   247c8:	andeq	r4, r2, r8, ror #23
   247cc:	andeq	r4, r2, r8, ror #23
   247d0:	andeq	r4, r2, r8, ror #23
   247d4:	andeq	r4, r2, r8, ror #23
   247d8:	andeq	r4, r2, r8, ror #23
   247dc:	andeq	r4, r2, r8, ror #23
   247e0:	andeq	r4, r2, r8, ror #23
   247e4:	andeq	r4, r2, ip, asr #22
   247e8:	andeq	r4, r2, r8, ror #23
   247ec:	andeq	r4, r2, r8, ror #23
   247f0:	andeq	r4, r2, r8, ror #23
   247f4:	andeq	r4, r2, ip, ror #20
   247f8:	andeq	r4, r2, ip, lsl #21
   247fc:	muleq	r2, ip, r9
   24800:	andeq	r4, r2, ip, lsr #19
   24804:	andeq	r4, r2, r8, ror #23
   24808:	andeq	r4, r2, r8, ror #23
   2480c:			; <UNDEFINED> instruction: 0x00024abc
   24810:	andeq	r4, r2, r8, ror #23
   24814:	andeq	r4, r2, r8, ror #23
   24818:	andeq	r4, r2, r8, ror #23
   2481c:	andeq	r4, r2, r8, ror #23
   24820:	andeq	r4, r2, r8, ror #23
   24824:	andeq	r4, r2, r8, ror #23
   24828:	andeq	r4, r2, r8, ror #23
   2482c:	andeq	r4, r2, r8, ror #23
   24830:	andeq	r4, r2, r8, ror #23
   24834:	andeq	r4, r2, r8, ror #23
   24838:	andeq	r4, r2, r8, ror #23
   2483c:	andeq	r4, r2, r8, ror #23
   24840:	andeq	r4, r2, r8, ror #23
   24844:	andeq	r4, r2, r8, ror #23
   24848:	andeq	r4, r2, r8, ror #23
   2484c:	andeq	r4, r2, r8, ror #23
   24850:	ldrdeq	r4, [r2], -ip
   24854:	andeq	r4, r2, r8, ror #23
   24858:	andeq	r4, r2, r8, ror #23
   2485c:	andeq	r4, r2, r8, ror #23
   24860:	andeq	r4, r2, r8, ror #23
   24864:	andeq	r4, r2, r8, ror #23
   24868:	andeq	r4, r2, r8, ror #23
   2486c:	andeq	r4, r2, r8, ror #23
   24870:	andeq	r4, r2, r8, ror #23
   24874:	andeq	r4, r2, r8, ror #23
   24878:	andeq	r4, r2, r8, ror #23
   2487c:	andeq	r4, r2, r8, ror #23
   24880:	andeq	r4, r2, r8, ror #23
   24884:	andeq	r4, r2, r8, ror #23
   24888:	andeq	r4, r2, r8, ror #23
   2488c:	andeq	r4, r2, r8, ror #23
   24890:	andeq	r4, r2, r8, ror #23
   24894:	andeq	r4, r2, r8, ror #23
   24898:	andeq	r4, r2, r8, ror #23
   2489c:	andeq	r4, r2, r8, ror #23
   248a0:	andeq	r4, r2, r8, ror #23
   248a4:	andeq	r4, r2, r8, ror #23
   248a8:	andeq	r4, r2, r8, ror #23
   248ac:	andeq	r4, r2, r8, ror #23
   248b0:	andeq	r4, r2, r8, ror #23
   248b4:	andeq	r4, r2, r8, ror #23
   248b8:	andeq	r4, r2, r8, ror #23
   248bc:	andeq	r4, r2, r8, ror #23
   248c0:	andeq	r4, r2, ip, lsr #21
   248c4:	andeq	r4, r2, r8, ror #23
   248c8:	andeq	r4, r2, r8, ror #23
   248cc:	andeq	r4, r2, ip, asr #21
   248d0:	andeq	r4, r2, r8, ror #23
   248d4:	andeq	r4, r2, r8, ror #23
   248d8:	andeq	r4, r2, r8, ror #23
   248dc:	andeq	r4, r2, r8, ror #23
   248e0:	andeq	r4, r2, r8, ror #23
   248e4:	andeq	r4, r2, r8, ror #23
   248e8:	andeq	r4, r2, r8, ror #23
   248ec:	andeq	r4, r2, r8, ror #23
   248f0:	andeq	r4, r2, r8, ror #23
   248f4:	andeq	r4, r2, r8, ror #23
   248f8:	andeq	r4, r2, r8, ror #23
   248fc:	andeq	r4, r2, r8, ror #23
   24900:	andeq	r4, r2, r8, ror #23
   24904:	andeq	r4, r2, r8, ror #23
   24908:	andeq	r4, r2, r8, ror #23
   2490c:	andeq	r4, r2, r8, ror #23
   24910:	andeq	r4, r2, r8, ror #23
   24914:	andeq	r4, r2, r8, ror #23
   24918:	andeq	r4, r2, r8, ror #23
   2491c:	andeq	r4, r2, r8, ror #23
   24920:	andeq	r4, r2, r8, ror #23
   24924:	andeq	r4, r2, r8, ror #23
   24928:	andeq	r4, r2, r8, ror #23
   2492c:	andeq	r4, r2, r8, ror #23
   24930:	andeq	r4, r2, r8, ror #23
   24934:	andeq	r4, r2, r8, ror #23
   24938:	andeq	r4, r2, r8, ror #23
   2493c:	andeq	r4, r2, r8, ror #23
   24940:	andeq	r4, r2, ip, lsl #20
   24944:	andeq	r4, r2, ip, ror #18
   24948:	andeq	r4, r2, ip, lsr sl
   2494c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24950:	and	r3, r3, #2048	; 0x800
   24954:	cmp	r3, #0
   24958:	beq	24bf0 <ftello64@plt+0x13588>
   2495c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24960:	mov	r2, #10
   24964:	strb	r2, [r3, #4]
   24968:	b	24bf0 <ftello64@plt+0x13588>
   2496c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24970:	and	r3, r3, #1024	; 0x400
   24974:	cmp	r3, #0
   24978:	bne	24bf8 <ftello64@plt+0x13590>
   2497c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24980:	and	r3, r3, #32768	; 0x8000
   24984:	cmp	r3, #0
   24988:	beq	24bf8 <ftello64@plt+0x13590>
   2498c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24990:	mov	r2, #10
   24994:	strb	r2, [r3, #4]
   24998:	b	24bf8 <ftello64@plt+0x13590>
   2499c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   249a0:	mov	r2, #11
   249a4:	strb	r2, [r3, #4]
   249a8:	b	24c3c <ftello64@plt+0x135d4>
   249ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   249b0:	and	r3, r3, #1024	; 0x400
   249b4:	cmp	r3, #0
   249b8:	bne	24c00 <ftello64@plt+0x13598>
   249bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   249c0:	and	r3, r3, #2
   249c4:	cmp	r3, #0
   249c8:	bne	24c00 <ftello64@plt+0x13598>
   249cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   249d0:	mov	r2, #18
   249d4:	strb	r2, [r3, #4]
   249d8:	b	24c00 <ftello64@plt+0x13598>
   249dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   249e0:	and	r3, r3, #1024	; 0x400
   249e4:	cmp	r3, #0
   249e8:	bne	24c08 <ftello64@plt+0x135a0>
   249ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   249f0:	and	r3, r3, #2
   249f4:	cmp	r3, #0
   249f8:	bne	24c08 <ftello64@plt+0x135a0>
   249fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24a00:	mov	r2, #19
   24a04:	strb	r2, [r3, #4]
   24a08:	b	24c08 <ftello64@plt+0x135a0>
   24a0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24a10:	and	r3, r3, #512	; 0x200
   24a14:	cmp	r3, #0
   24a18:	beq	24c10 <ftello64@plt+0x135a8>
   24a1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24a20:	and	r3, r3, #4096	; 0x1000
   24a24:	cmp	r3, #0
   24a28:	beq	24c10 <ftello64@plt+0x135a8>
   24a2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24a30:	mov	r2, #23
   24a34:	strb	r2, [r3, #4]
   24a38:	b	24c10 <ftello64@plt+0x135a8>
   24a3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24a40:	and	r3, r3, #512	; 0x200
   24a44:	cmp	r3, #0
   24a48:	beq	24c18 <ftello64@plt+0x135b0>
   24a4c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24a50:	and	r3, r3, #4096	; 0x1000
   24a54:	cmp	r3, #0
   24a58:	beq	24c18 <ftello64@plt+0x135b0>
   24a5c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24a60:	mov	r2, #24
   24a64:	strb	r2, [r3, #4]
   24a68:	b	24c18 <ftello64@plt+0x135b0>
   24a6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24a70:	and	r3, r3, #8192	; 0x2000
   24a74:	cmp	r3, #0
   24a78:	beq	24c20 <ftello64@plt+0x135b8>
   24a7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24a80:	mov	r2, #8
   24a84:	strb	r2, [r3, #4]
   24a88:	b	24c20 <ftello64@plt+0x135b8>
   24a8c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24a90:	and	r3, r3, #8192	; 0x2000
   24a94:	cmp	r3, #0
   24a98:	beq	24c28 <ftello64@plt+0x135c0>
   24a9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24aa0:	mov	r2, #9
   24aa4:	strb	r2, [r3, #4]
   24aa8:	b	24c28 <ftello64@plt+0x135c0>
   24aac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24ab0:	mov	r2, #20
   24ab4:	strb	r2, [r3, #4]
   24ab8:	b	24c3c <ftello64@plt+0x135d4>
   24abc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24ac0:	mov	r2, #5
   24ac4:	strb	r2, [r3, #4]
   24ac8:	b	24c3c <ftello64@plt+0x135d4>
   24acc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24ad0:	mov	r3, #8
   24ad4:	movt	r3, #128	; 0x80
   24ad8:	and	r3, r3, r2
   24adc:	cmp	r3, #0
   24ae0:	bne	24b30 <ftello64@plt+0x134c8>
   24ae4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24ae8:	ldr	r3, [r3, #40]	; 0x28
   24aec:	cmp	r3, #0
   24af0:	beq	24b30 <ftello64@plt+0x134c8>
   24af4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24af8:	ldr	r2, [r3, #4]
   24afc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24b00:	ldr	r3, [r3, #40]	; 0x28
   24b04:	sub	r3, r3, #1
   24b08:	add	r3, r2, r3
   24b0c:	ldrb	r3, [r3]
   24b10:	strb	r3, [fp, #-17]	; 0xffffffef
   24b14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24b18:	and	r3, r3, #2048	; 0x800
   24b1c:	cmp	r3, #0
   24b20:	beq	24c30 <ftello64@plt+0x135c8>
   24b24:	ldrb	r3, [fp, #-17]	; 0xffffffef
   24b28:	cmp	r3, #10
   24b2c:	bne	24c30 <ftello64@plt+0x135c8>
   24b30:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24b34:	mov	r2, #12
   24b38:	strb	r2, [r3, #4]
   24b3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24b40:	mov	r2, #16
   24b44:	str	r2, [r3]
   24b48:	b	24c3c <ftello64@plt+0x135d4>
   24b4c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24b50:	and	r3, r3, #8
   24b54:	cmp	r3, #0
   24b58:	bne	24bcc <ftello64@plt+0x13564>
   24b5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24b60:	ldr	r3, [r3, #40]	; 0x28
   24b64:	add	r2, r3, #1
   24b68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24b6c:	ldr	r3, [r3, #48]	; 0x30
   24b70:	cmp	r2, r3
   24b74:	beq	24bcc <ftello64@plt+0x13564>
   24b78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24b7c:	ldr	r3, [r3, #40]	; 0x28
   24b80:	add	r2, r3, #1
   24b84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24b88:	str	r2, [r3, #40]	; 0x28
   24b8c:	sub	r3, fp, #28
   24b90:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24b94:	ldr	r1, [fp, #-36]	; 0xffffffdc
   24b98:	mov	r0, r3
   24b9c:	bl	23f4c <ftello64@plt+0x128e4>
   24ba0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24ba4:	ldr	r3, [r3, #40]	; 0x28
   24ba8:	sub	r2, r3, #1
   24bac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24bb0:	str	r2, [r3, #40]	; 0x28
   24bb4:	ldrb	r3, [fp, #-24]	; 0xffffffe8
   24bb8:	cmp	r3, #10
   24bbc:	beq	24bcc <ftello64@plt+0x13564>
   24bc0:	ldrb	r3, [fp, #-24]	; 0xffffffe8
   24bc4:	cmp	r3, #9
   24bc8:	bne	24c38 <ftello64@plt+0x135d0>
   24bcc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24bd0:	mov	r2, #12
   24bd4:	strb	r2, [r3, #4]
   24bd8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24bdc:	mov	r2, #32
   24be0:	str	r2, [r3]
   24be4:	b	24c3c <ftello64@plt+0x135d4>
   24be8:	nop	{0}
   24bec:	b	24c3c <ftello64@plt+0x135d4>
   24bf0:	nop	{0}
   24bf4:	b	24c3c <ftello64@plt+0x135d4>
   24bf8:	nop	{0}
   24bfc:	b	24c3c <ftello64@plt+0x135d4>
   24c00:	nop	{0}
   24c04:	b	24c3c <ftello64@plt+0x135d4>
   24c08:	nop	{0}
   24c0c:	b	24c3c <ftello64@plt+0x135d4>
   24c10:	nop	{0}
   24c14:	b	24c3c <ftello64@plt+0x135d4>
   24c18:	nop	{0}
   24c1c:	b	24c3c <ftello64@plt+0x135d4>
   24c20:	nop	{0}
   24c24:	b	24c3c <ftello64@plt+0x135d4>
   24c28:	nop	{0}
   24c2c:	b	24c3c <ftello64@plt+0x135d4>
   24c30:	nop	{0}
   24c34:	b	24c3c <ftello64@plt+0x135d4>
   24c38:	nop	{0}
   24c3c:	mov	r3, #1
   24c40:	mov	r0, r3
   24c44:	sub	sp, fp, #4
   24c48:	ldr	fp, [sp]
   24c4c:	add	sp, sp, #4
   24c50:	pop	{pc}		; (ldr pc, [sp], #4)
   24c54:	push	{fp}		; (str fp, [sp, #-4]!)
   24c58:	add	fp, sp, #0
   24c5c:	sub	sp, sp, #36	; 0x24
   24c60:	str	r0, [fp, #-24]	; 0xffffffe8
   24c64:	str	r1, [fp, #-28]	; 0xffffffe4
   24c68:	str	r2, [fp, #-32]	; 0xffffffe0
   24c6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24c70:	ldr	r2, [r3, #56]	; 0x38
   24c74:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24c78:	ldr	r3, [r3, #40]	; 0x28
   24c7c:	cmp	r2, r3
   24c80:	bgt	24c98 <ftello64@plt+0x13630>
   24c84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24c88:	mov	r2, #2
   24c8c:	strb	r2, [r3, #4]
   24c90:	mov	r3, #0
   24c94:	b	24ef4 <ftello64@plt+0x1388c>
   24c98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24c9c:	ldr	r3, [r3, #4]
   24ca0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   24ca4:	ldr	r2, [r2, #40]	; 0x28
   24ca8:	add	r3, r3, r2
   24cac:	ldrb	r3, [r3]
   24cb0:	strb	r3, [fp, #-13]
   24cb4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24cb8:	ldrb	r2, [fp, #-13]
   24cbc:	strb	r2, [r3]
   24cc0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24cc4:	ldr	r3, [r3, #80]	; 0x50
   24cc8:	cmp	r3, #1
   24ccc:	ble	24d20 <ftello64@plt+0x136b8>
   24cd0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24cd4:	ldr	r2, [r3, #40]	; 0x28
   24cd8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24cdc:	ldr	r3, [r3, #28]
   24ce0:	cmp	r2, r3
   24ce4:	beq	24d20 <ftello64@plt+0x136b8>
   24ce8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24cec:	ldr	r2, [r3, #8]
   24cf0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24cf4:	ldr	r3, [r3, #40]	; 0x28
   24cf8:	lsl	r3, r3, #2
   24cfc:	add	r3, r2, r3
   24d00:	ldr	r3, [r3]
   24d04:	cmn	r3, #1
   24d08:	bne	24d20 <ftello64@plt+0x136b8>
   24d0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24d10:	mov	r2, #1
   24d14:	strb	r2, [r3, #4]
   24d18:	mov	r3, #1
   24d1c:	b	24ef4 <ftello64@plt+0x1388c>
   24d20:	ldrb	r3, [fp, #-13]
   24d24:	cmp	r3, #92	; 0x5c
   24d28:	bne	24da8 <ftello64@plt+0x13740>
   24d2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24d30:	and	r3, r3, #1
   24d34:	cmp	r3, #0
   24d38:	beq	24da8 <ftello64@plt+0x13740>
   24d3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24d40:	ldr	r3, [r3, #40]	; 0x28
   24d44:	add	r2, r3, #1
   24d48:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24d4c:	ldr	r3, [r3, #48]	; 0x30
   24d50:	cmp	r2, r3
   24d54:	bge	24da8 <ftello64@plt+0x13740>
   24d58:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24d5c:	ldr	r3, [r3, #40]	; 0x28
   24d60:	add	r2, r3, #1
   24d64:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24d68:	str	r2, [r3, #40]	; 0x28
   24d6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24d70:	ldr	r3, [r3, #4]
   24d74:	ldr	r2, [fp, #-28]	; 0xffffffe4
   24d78:	ldr	r2, [r2, #40]	; 0x28
   24d7c:	add	r3, r3, r2
   24d80:	ldrb	r3, [r3]
   24d84:	strb	r3, [fp, #-14]
   24d88:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24d8c:	ldrb	r2, [fp, #-14]
   24d90:	strb	r2, [r3]
   24d94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24d98:	mov	r2, #1
   24d9c:	strb	r2, [r3, #4]
   24da0:	mov	r3, #1
   24da4:	b	24ef4 <ftello64@plt+0x1388c>
   24da8:	ldrb	r3, [fp, #-13]
   24dac:	cmp	r3, #91	; 0x5b
   24db0:	bne	24e98 <ftello64@plt+0x13830>
   24db4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24db8:	ldr	r3, [r3, #40]	; 0x28
   24dbc:	add	r2, r3, #1
   24dc0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24dc4:	ldr	r3, [r3, #48]	; 0x30
   24dc8:	cmp	r2, r3
   24dcc:	bge	24df4 <ftello64@plt+0x1378c>
   24dd0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24dd4:	ldr	r2, [r3, #4]
   24dd8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24ddc:	ldr	r3, [r3, #40]	; 0x28
   24de0:	add	r3, r3, #1
   24de4:	add	r3, r2, r3
   24de8:	ldrb	r3, [r3]
   24dec:	strb	r3, [fp, #-5]
   24df0:	b	24dfc <ftello64@plt+0x13794>
   24df4:	mov	r3, #0
   24df8:	strb	r3, [fp, #-5]
   24dfc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24e00:	ldrb	r2, [fp, #-5]
   24e04:	strb	r2, [r3]
   24e08:	mov	r3, #2
   24e0c:	str	r3, [fp, #-12]
   24e10:	ldrb	r3, [fp, #-5]
   24e14:	cmp	r3, #58	; 0x3a
   24e18:	beq	24e4c <ftello64@plt+0x137e4>
   24e1c:	cmp	r3, #61	; 0x3d
   24e20:	beq	24e3c <ftello64@plt+0x137d4>
   24e24:	cmp	r3, #46	; 0x2e
   24e28:	bne	24e6c <ftello64@plt+0x13804>
   24e2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24e30:	mov	r2, #26
   24e34:	strb	r2, [r3, #4]
   24e38:	b	24e90 <ftello64@plt+0x13828>
   24e3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24e40:	mov	r2, #28
   24e44:	strb	r2, [r3, #4]
   24e48:	b	24e90 <ftello64@plt+0x13828>
   24e4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24e50:	and	r3, r3, #4
   24e54:	cmp	r3, #0
   24e58:	beq	24e6c <ftello64@plt+0x13804>
   24e5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24e60:	mov	r2, #30
   24e64:	strb	r2, [r3, #4]
   24e68:	b	24e90 <ftello64@plt+0x13828>
   24e6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24e70:	mov	r2, #1
   24e74:	strb	r2, [r3, #4]
   24e78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24e7c:	ldrb	r2, [fp, #-13]
   24e80:	strb	r2, [r3]
   24e84:	mov	r3, #1
   24e88:	str	r3, [fp, #-12]
   24e8c:	nop	{0}
   24e90:	ldr	r3, [fp, #-12]
   24e94:	b	24ef4 <ftello64@plt+0x1388c>
   24e98:	ldrb	r3, [fp, #-13]
   24e9c:	cmp	r3, #93	; 0x5d
   24ea0:	beq	24ec4 <ftello64@plt+0x1385c>
   24ea4:	cmp	r3, #94	; 0x5e
   24ea8:	beq	24ed4 <ftello64@plt+0x1386c>
   24eac:	cmp	r3, #45	; 0x2d
   24eb0:	bne	24ee4 <ftello64@plt+0x1387c>
   24eb4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24eb8:	mov	r2, #22
   24ebc:	strb	r2, [r3, #4]
   24ec0:	b	24ef0 <ftello64@plt+0x13888>
   24ec4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24ec8:	mov	r2, #21
   24ecc:	strb	r2, [r3, #4]
   24ed0:	b	24ef0 <ftello64@plt+0x13888>
   24ed4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24ed8:	mov	r2, #25
   24edc:	strb	r2, [r3, #4]
   24ee0:	b	24ef0 <ftello64@plt+0x13888>
   24ee4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24ee8:	mov	r2, #1
   24eec:	strb	r2, [r3, #4]
   24ef0:	mov	r3, #1
   24ef4:	mov	r0, r3
   24ef8:	add	sp, fp, #0
   24efc:	pop	{fp}		; (ldr fp, [sp], #4)
   24f00:	bx	lr
   24f04:	str	fp, [sp, #-8]!
   24f08:	str	lr, [sp, #4]
   24f0c:	add	fp, sp, #4
   24f10:	sub	sp, sp, #48	; 0x30
   24f14:	str	r0, [fp, #-32]	; 0xffffffe0
   24f18:	str	r1, [fp, #-36]	; 0xffffffdc
   24f1c:	str	r2, [fp, #-40]	; 0xffffffd8
   24f20:	str	r3, [fp, #-44]	; 0xffffffd4
   24f24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24f28:	ldr	r3, [r3]
   24f2c:	str	r3, [fp, #-12]
   24f30:	ldr	r3, [fp, #-12]
   24f34:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24f38:	str	r2, [r3, #128]	; 0x80
   24f3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24f40:	orr	r2, r3, #8388608	; 0x800000
   24f44:	sub	r3, fp, #28
   24f48:	ldr	r1, [fp, #-32]	; 0xffffffe0
   24f4c:	mov	r0, r3
   24f50:	bl	23ef4 <ftello64@plt+0x1288c>
   24f54:	sub	r2, fp, #28
   24f58:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24f5c:	str	r3, [sp, #4]
   24f60:	mov	r3, #0
   24f64:	str	r3, [sp]
   24f68:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24f6c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   24f70:	ldr	r0, [fp, #-32]	; 0xffffffe0
   24f74:	bl	2506c <ftello64@plt+0x13a04>
   24f78:	str	r0, [fp, #-16]
   24f7c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24f80:	ldr	r3, [r3]
   24f84:	cmp	r3, #0
   24f88:	movne	r3, #1
   24f8c:	moveq	r3, #0
   24f90:	uxtb	r3, r3
   24f94:	cmp	r3, #0
   24f98:	beq	24fc0 <ftello64@plt+0x13958>
   24f9c:	ldr	r3, [fp, #-16]
   24fa0:	cmp	r3, #0
   24fa4:	moveq	r3, #1
   24fa8:	movne	r3, #0
   24fac:	uxtb	r3, r3
   24fb0:	cmp	r3, #0
   24fb4:	beq	24fc0 <ftello64@plt+0x13958>
   24fb8:	mov	r3, #0
   24fbc:	b	25058 <ftello64@plt+0x139f0>
   24fc0:	mov	r3, #2
   24fc4:	mov	r2, #0
   24fc8:	mov	r1, #0
   24fcc:	ldr	r0, [fp, #-12]
   24fd0:	bl	28bac <ftello64@plt+0x17544>
   24fd4:	str	r0, [fp, #-20]	; 0xffffffec
   24fd8:	ldr	r3, [fp, #-16]
   24fdc:	cmp	r3, #0
   24fe0:	beq	25000 <ftello64@plt+0x13998>
   24fe4:	mov	r3, #16
   24fe8:	ldr	r2, [fp, #-20]	; 0xffffffec
   24fec:	ldr	r1, [fp, #-16]
   24ff0:	ldr	r0, [fp, #-12]
   24ff4:	bl	28bac <ftello64@plt+0x17544>
   24ff8:	str	r0, [fp, #-8]
   24ffc:	b	25008 <ftello64@plt+0x139a0>
   25000:	ldr	r3, [fp, #-20]	; 0xffffffec
   25004:	str	r3, [fp, #-8]
   25008:	ldr	r3, [fp, #-20]	; 0xffffffec
   2500c:	cmp	r3, #0
   25010:	moveq	r3, #1
   25014:	movne	r3, #0
   25018:	uxtb	r3, r3
   2501c:	cmp	r3, #0
   25020:	bne	25040 <ftello64@plt+0x139d8>
   25024:	ldr	r3, [fp, #-8]
   25028:	cmp	r3, #0
   2502c:	moveq	r3, #1
   25030:	movne	r3, #0
   25034:	uxtb	r3, r3
   25038:	cmp	r3, #0
   2503c:	beq	25054 <ftello64@plt+0x139ec>
   25040:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25044:	mov	r2, #12
   25048:	str	r2, [r3]
   2504c:	mov	r3, #0
   25050:	b	25058 <ftello64@plt+0x139f0>
   25054:	ldr	r3, [fp, #-8]
   25058:	mov	r0, r3
   2505c:	sub	sp, fp, #4
   25060:	ldr	fp, [sp]
   25064:	add	sp, sp, #4
   25068:	pop	{pc}		; (ldr pc, [sp], #4)
   2506c:	str	fp, [sp, #-8]!
   25070:	str	lr, [sp, #4]
   25074:	add	fp, sp, #4
   25078:	sub	sp, sp, #48	; 0x30
   2507c:	str	r0, [fp, #-32]	; 0xffffffe0
   25080:	str	r1, [fp, #-36]	; 0xffffffdc
   25084:	str	r2, [fp, #-40]	; 0xffffffd8
   25088:	str	r3, [fp, #-44]	; 0xffffffd4
   2508c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   25090:	ldr	r3, [r3]
   25094:	str	r3, [fp, #-16]
   25098:	mov	r3, #0
   2509c:	str	r3, [fp, #-12]
   250a0:	ldr	r3, [fp, #-16]
   250a4:	ldr	r3, [r3, #84]	; 0x54
   250a8:	str	r3, [fp, #-20]	; 0xffffffec
   250ac:	ldr	r3, [fp, #8]
   250b0:	str	r3, [sp, #4]
   250b4:	ldr	r3, [fp, #4]
   250b8:	str	r3, [sp]
   250bc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   250c0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   250c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   250c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   250cc:	bl	252a4 <ftello64@plt+0x13c3c>
   250d0:	str	r0, [fp, #-8]
   250d4:	ldr	r3, [fp, #8]
   250d8:	ldr	r3, [r3]
   250dc:	cmp	r3, #0
   250e0:	movne	r3, #1
   250e4:	moveq	r3, #0
   250e8:	uxtb	r3, r3
   250ec:	cmp	r3, #0
   250f0:	beq	2527c <ftello64@plt+0x13c14>
   250f4:	ldr	r3, [fp, #-8]
   250f8:	cmp	r3, #0
   250fc:	moveq	r3, #1
   25100:	movne	r3, #0
   25104:	uxtb	r3, r3
   25108:	cmp	r3, #0
   2510c:	beq	2527c <ftello64@plt+0x13c14>
   25110:	mov	r3, #0
   25114:	b	25290 <ftello64@plt+0x13c28>
   25118:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2511c:	orr	r3, r3, #8388608	; 0x800000
   25120:	mov	r2, r3
   25124:	ldr	r1, [fp, #-32]	; 0xffffffe0
   25128:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2512c:	bl	23ef4 <ftello64@plt+0x1288c>
   25130:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25134:	ldrb	r3, [r3, #4]
   25138:	cmp	r3, #10
   2513c:	beq	2522c <ftello64@plt+0x13bc4>
   25140:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25144:	ldrb	r3, [r3, #4]
   25148:	cmp	r3, #2
   2514c:	beq	2522c <ftello64@plt+0x13bc4>
   25150:	ldr	r3, [fp, #4]
   25154:	cmp	r3, #0
   25158:	beq	2516c <ftello64@plt+0x13b04>
   2515c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25160:	ldrb	r3, [r3, #4]
   25164:	cmp	r3, #9
   25168:	beq	2522c <ftello64@plt+0x13bc4>
   2516c:	ldr	r3, [fp, #-16]
   25170:	ldr	r3, [r3, #84]	; 0x54
   25174:	str	r3, [fp, #-24]	; 0xffffffe8
   25178:	ldr	r3, [fp, #-16]
   2517c:	ldr	r2, [fp, #-20]	; 0xffffffec
   25180:	str	r2, [r3, #84]	; 0x54
   25184:	ldr	r3, [fp, #8]
   25188:	str	r3, [sp, #4]
   2518c:	ldr	r3, [fp, #4]
   25190:	str	r3, [sp]
   25194:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25198:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2519c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   251a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   251a4:	bl	252a4 <ftello64@plt+0x13c3c>
   251a8:	str	r0, [fp, #-12]
   251ac:	ldr	r3, [fp, #8]
   251b0:	ldr	r3, [r3]
   251b4:	cmp	r3, #0
   251b8:	movne	r3, #1
   251bc:	moveq	r3, #0
   251c0:	uxtb	r3, r3
   251c4:	cmp	r3, #0
   251c8:	beq	25210 <ftello64@plt+0x13ba8>
   251cc:	ldr	r3, [fp, #-12]
   251d0:	cmp	r3, #0
   251d4:	moveq	r3, #1
   251d8:	movne	r3, #0
   251dc:	uxtb	r3, r3
   251e0:	cmp	r3, #0
   251e4:	beq	25210 <ftello64@plt+0x13ba8>
   251e8:	ldr	r3, [fp, #-8]
   251ec:	cmp	r3, #0
   251f0:	beq	25208 <ftello64@plt+0x13ba0>
   251f4:	mov	r2, #0
   251f8:	movw	r1, #36500	; 0x8e94
   251fc:	movt	r1, #2
   25200:	ldr	r0, [fp, #-8]
   25204:	bl	22454 <ftello64@plt+0x10dec>
   25208:	mov	r3, #0
   2520c:	b	25290 <ftello64@plt+0x13c28>
   25210:	ldr	r3, [fp, #-16]
   25214:	ldr	r2, [r3, #84]	; 0x54
   25218:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2521c:	orr	r2, r2, r3
   25220:	ldr	r3, [fp, #-16]
   25224:	str	r2, [r3, #84]	; 0x54
   25228:	b	25234 <ftello64@plt+0x13bcc>
   2522c:	mov	r3, #0
   25230:	str	r3, [fp, #-12]
   25234:	mov	r3, #10
   25238:	ldr	r2, [fp, #-12]
   2523c:	ldr	r1, [fp, #-8]
   25240:	ldr	r0, [fp, #-16]
   25244:	bl	28bac <ftello64@plt+0x17544>
   25248:	str	r0, [fp, #-8]
   2524c:	ldr	r3, [fp, #-8]
   25250:	cmp	r3, #0
   25254:	moveq	r3, #1
   25258:	movne	r3, #0
   2525c:	uxtb	r3, r3
   25260:	cmp	r3, #0
   25264:	beq	2527c <ftello64@plt+0x13c14>
   25268:	ldr	r3, [fp, #8]
   2526c:	mov	r2, #12
   25270:	str	r2, [r3]
   25274:	mov	r3, #0
   25278:	b	25290 <ftello64@plt+0x13c28>
   2527c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25280:	ldrb	r3, [r3, #4]
   25284:	cmp	r3, #10
   25288:	beq	25118 <ftello64@plt+0x13ab0>
   2528c:	ldr	r3, [fp, #-8]
   25290:	mov	r0, r3
   25294:	sub	sp, fp, #4
   25298:	ldr	fp, [sp]
   2529c:	add	sp, sp, #4
   252a0:	pop	{pc}		; (ldr pc, [sp], #4)
   252a4:	str	fp, [sp, #-8]!
   252a8:	str	lr, [sp, #4]
   252ac:	add	fp, sp, #4
   252b0:	sub	sp, sp, #40	; 0x28
   252b4:	str	r0, [fp, #-24]	; 0xffffffe8
   252b8:	str	r1, [fp, #-28]	; 0xffffffe4
   252bc:	str	r2, [fp, #-32]	; 0xffffffe0
   252c0:	str	r3, [fp, #-36]	; 0xffffffdc
   252c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   252c8:	ldr	r3, [r3]
   252cc:	str	r3, [fp, #-12]
   252d0:	ldr	r3, [fp, #8]
   252d4:	str	r3, [sp, #4]
   252d8:	ldr	r3, [fp, #4]
   252dc:	str	r3, [sp]
   252e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   252e4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   252e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   252ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   252f0:	bl	254b4 <ftello64@plt+0x13e4c>
   252f4:	str	r0, [fp, #-8]
   252f8:	ldr	r3, [fp, #8]
   252fc:	ldr	r3, [r3]
   25300:	cmp	r3, #0
   25304:	movne	r3, #1
   25308:	moveq	r3, #0
   2530c:	uxtb	r3, r3
   25310:	cmp	r3, #0
   25314:	beq	25460 <ftello64@plt+0x13df8>
   25318:	ldr	r3, [fp, #-8]
   2531c:	cmp	r3, #0
   25320:	moveq	r3, #1
   25324:	movne	r3, #0
   25328:	uxtb	r3, r3
   2532c:	cmp	r3, #0
   25330:	beq	25460 <ftello64@plt+0x13df8>
   25334:	mov	r3, #0
   25338:	b	254a0 <ftello64@plt+0x13e38>
   2533c:	ldr	r3, [fp, #8]
   25340:	str	r3, [sp, #4]
   25344:	ldr	r3, [fp, #4]
   25348:	str	r3, [sp]
   2534c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   25350:	ldr	r2, [fp, #-32]	; 0xffffffe0
   25354:	ldr	r1, [fp, #-28]	; 0xffffffe4
   25358:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2535c:	bl	254b4 <ftello64@plt+0x13e4c>
   25360:	str	r0, [fp, #-16]
   25364:	ldr	r3, [fp, #8]
   25368:	ldr	r3, [r3]
   2536c:	cmp	r3, #0
   25370:	movne	r3, #1
   25374:	moveq	r3, #0
   25378:	uxtb	r3, r3
   2537c:	cmp	r3, #0
   25380:	beq	253c8 <ftello64@plt+0x13d60>
   25384:	ldr	r3, [fp, #-16]
   25388:	cmp	r3, #0
   2538c:	moveq	r3, #1
   25390:	movne	r3, #0
   25394:	uxtb	r3, r3
   25398:	cmp	r3, #0
   2539c:	beq	253c8 <ftello64@plt+0x13d60>
   253a0:	ldr	r3, [fp, #-8]
   253a4:	cmp	r3, #0
   253a8:	beq	253c0 <ftello64@plt+0x13d58>
   253ac:	mov	r2, #0
   253b0:	movw	r1, #36500	; 0x8e94
   253b4:	movt	r1, #2
   253b8:	ldr	r0, [fp, #-8]
   253bc:	bl	22454 <ftello64@plt+0x10dec>
   253c0:	mov	r3, #0
   253c4:	b	254a0 <ftello64@plt+0x13e38>
   253c8:	ldr	r3, [fp, #-8]
   253cc:	cmp	r3, #0
   253d0:	beq	2544c <ftello64@plt+0x13de4>
   253d4:	ldr	r3, [fp, #-16]
   253d8:	cmp	r3, #0
   253dc:	beq	2544c <ftello64@plt+0x13de4>
   253e0:	mov	r3, #16
   253e4:	ldr	r2, [fp, #-16]
   253e8:	ldr	r1, [fp, #-8]
   253ec:	ldr	r0, [fp, #-12]
   253f0:	bl	28bac <ftello64@plt+0x17544>
   253f4:	str	r0, [fp, #-20]	; 0xffffffec
   253f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   253fc:	cmp	r3, #0
   25400:	bne	25440 <ftello64@plt+0x13dd8>
   25404:	mov	r2, #0
   25408:	movw	r1, #36500	; 0x8e94
   2540c:	movt	r1, #2
   25410:	ldr	r0, [fp, #-16]
   25414:	bl	22454 <ftello64@plt+0x10dec>
   25418:	mov	r2, #0
   2541c:	movw	r1, #36500	; 0x8e94
   25420:	movt	r1, #2
   25424:	ldr	r0, [fp, #-8]
   25428:	bl	22454 <ftello64@plt+0x10dec>
   2542c:	ldr	r3, [fp, #8]
   25430:	mov	r2, #12
   25434:	str	r2, [r3]
   25438:	mov	r3, #0
   2543c:	b	254a0 <ftello64@plt+0x13e38>
   25440:	ldr	r3, [fp, #-20]	; 0xffffffec
   25444:	str	r3, [fp, #-8]
   25448:	b	25460 <ftello64@plt+0x13df8>
   2544c:	ldr	r3, [fp, #-8]
   25450:	cmp	r3, #0
   25454:	bne	25460 <ftello64@plt+0x13df8>
   25458:	ldr	r3, [fp, #-16]
   2545c:	str	r3, [fp, #-8]
   25460:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25464:	ldrb	r3, [r3, #4]
   25468:	cmp	r3, #10
   2546c:	beq	2549c <ftello64@plt+0x13e34>
   25470:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25474:	ldrb	r3, [r3, #4]
   25478:	cmp	r3, #2
   2547c:	beq	2549c <ftello64@plt+0x13e34>
   25480:	ldr	r3, [fp, #4]
   25484:	cmp	r3, #0
   25488:	beq	2533c <ftello64@plt+0x13cd4>
   2548c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25490:	ldrb	r3, [r3, #4]
   25494:	cmp	r3, #9
   25498:	bne	2533c <ftello64@plt+0x13cd4>
   2549c:	ldr	r3, [fp, #-8]
   254a0:	mov	r0, r3
   254a4:	sub	sp, fp, #4
   254a8:	ldr	fp, [sp]
   254ac:	add	sp, sp, #4
   254b0:	pop	{pc}		; (ldr pc, [sp], #4)
   254b4:	str	fp, [sp, #-8]!
   254b8:	str	lr, [sp, #4]
   254bc:	add	fp, sp, #4
   254c0:	sub	sp, sp, #48	; 0x30
   254c4:	str	r0, [fp, #-32]	; 0xffffffe0
   254c8:	str	r1, [fp, #-36]	; 0xffffffdc
   254cc:	str	r2, [fp, #-40]	; 0xffffffd8
   254d0:	str	r3, [fp, #-44]	; 0xffffffd4
   254d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   254d8:	ldr	r3, [r3]
   254dc:	str	r3, [fp, #-16]
   254e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   254e4:	ldrb	r3, [r3, #4]
   254e8:	sub	r3, r3, #1
   254ec:	cmp	r3, #35	; 0x23
   254f0:	ldrls	pc, [pc, r3, lsl #2]
   254f4:	b	25cec <ftello64@plt+0x14684>
   254f8:	andeq	r5, r2, r8, lsl #11
   254fc:	andeq	r5, r2, r4, ror #25
   25500:	andeq	r5, r2, ip, ror #25
   25504:	muleq	r2, ip, r7
   25508:	andeq	r5, r2, r0, ror #22
   2550c:	andeq	r5, r2, ip, ror #25
   25510:	andeq	r5, r2, ip, ror #25
   25514:	andeq	r5, r2, r8, asr #13
   25518:	strdeq	r5, [r2], -ip
   2551c:	andeq	r5, r2, r4, ror #25
   25520:	andeq	r5, r2, ip, lsl #17
   25524:	andeq	r5, r2, r4, lsl #19
   25528:	andeq	r5, r2, ip, ror #25
   2552c:	andeq	r5, r2, ip, ror #25
   25530:	andeq	r5, r2, ip, ror #25
   25534:	andeq	r5, r2, ip, ror #25
   25538:	andeq	r5, r2, ip, ror #25
   2553c:	andeq	r5, r2, ip, lsl #17
   25540:	andeq	r5, r2, ip, lsl #17
   25544:	andeq	r5, r2, r8, lsr r7
   25548:	andeq	r5, r2, ip, ror #25
   2554c:	andeq	r5, r2, ip, ror #25
   25550:	andeq	r5, r2, r8, ror #16
   25554:	andeq	r5, r2, r0, lsr r9
   25558:	andeq	r5, r2, ip, ror #25
   2555c:	andeq	r5, r2, ip, ror #25
   25560:	andeq	r5, r2, ip, ror #25
   25564:	andeq	r5, r2, ip, ror #25
   25568:	andeq	r5, r2, ip, ror #25
   2556c:	andeq	r5, r2, ip, ror #25
   25570:	andeq	r5, r2, ip, ror #25
   25574:	andeq	r5, r2, ip, asr #23
   25578:	andeq	r5, r2, ip, asr #23
   2557c:	andeq	r5, r2, r8, asr ip
   25580:	andeq	r5, r2, r8, asr ip
   25584:	andeq	r5, r2, ip, ror #25
   25588:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2558c:	mov	r2, #0
   25590:	mov	r1, #0
   25594:	ldr	r0, [fp, #-16]
   25598:	bl	28c14 <ftello64@plt+0x175ac>
   2559c:	str	r0, [fp, #-8]
   255a0:	ldr	r3, [fp, #-8]
   255a4:	cmp	r3, #0
   255a8:	moveq	r3, #1
   255ac:	movne	r3, #0
   255b0:	uxtb	r3, r3
   255b4:	cmp	r3, #0
   255b8:	beq	255d0 <ftello64@plt+0x13f68>
   255bc:	ldr	r3, [fp, #8]
   255c0:	mov	r2, #12
   255c4:	str	r2, [r3]
   255c8:	mov	r3, #0
   255cc:	b	25e84 <ftello64@plt+0x1481c>
   255d0:	ldr	r3, [fp, #-16]
   255d4:	ldr	r3, [r3, #92]	; 0x5c
   255d8:	cmp	r3, #1
   255dc:	ble	25d00 <ftello64@plt+0x14698>
   255e0:	b	25670 <ftello64@plt+0x14008>
   255e4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   255e8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   255ec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   255f0:	bl	23ef4 <ftello64@plt+0x1288c>
   255f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   255f8:	mov	r2, #0
   255fc:	mov	r1, #0
   25600:	ldr	r0, [fp, #-16]
   25604:	bl	28c14 <ftello64@plt+0x175ac>
   25608:	str	r0, [fp, #-20]	; 0xffffffec
   2560c:	mov	r3, #16
   25610:	ldr	r2, [fp, #-20]	; 0xffffffec
   25614:	ldr	r1, [fp, #-8]
   25618:	ldr	r0, [fp, #-16]
   2561c:	bl	28bac <ftello64@plt+0x17544>
   25620:	str	r0, [fp, #-8]
   25624:	ldr	r3, [fp, #-20]	; 0xffffffec
   25628:	cmp	r3, #0
   2562c:	moveq	r3, #1
   25630:	movne	r3, #0
   25634:	uxtb	r3, r3
   25638:	cmp	r3, #0
   2563c:	bne	2565c <ftello64@plt+0x13ff4>
   25640:	ldr	r3, [fp, #-8]
   25644:	cmp	r3, #0
   25648:	moveq	r3, #1
   2564c:	movne	r3, #0
   25650:	uxtb	r3, r3
   25654:	cmp	r3, #0
   25658:	beq	25670 <ftello64@plt+0x14008>
   2565c:	ldr	r3, [fp, #8]
   25660:	mov	r2, #12
   25664:	str	r2, [r3]
   25668:	mov	r3, #0
   2566c:	b	25e84 <ftello64@plt+0x1481c>
   25670:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25674:	ldr	r2, [r3, #56]	; 0x38
   25678:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2567c:	ldr	r3, [r3, #40]	; 0x28
   25680:	cmp	r2, r3
   25684:	ble	25d00 <ftello64@plt+0x14698>
   25688:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2568c:	ldr	r2, [r3, #40]	; 0x28
   25690:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25694:	ldr	r3, [r3, #28]
   25698:	cmp	r2, r3
   2569c:	beq	25d00 <ftello64@plt+0x14698>
   256a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   256a4:	ldr	r2, [r3, #8]
   256a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   256ac:	ldr	r3, [r3, #40]	; 0x28
   256b0:	lsl	r3, r3, #2
   256b4:	add	r3, r2, r3
   256b8:	ldr	r3, [r3]
   256bc:	cmn	r3, #1
   256c0:	beq	255e4 <ftello64@plt+0x13f7c>
   256c4:	b	25d00 <ftello64@plt+0x14698>
   256c8:	ldr	r3, [fp, #4]
   256cc:	add	r3, r3, #1
   256d0:	ldr	r2, [fp, #8]
   256d4:	str	r2, [sp, #4]
   256d8:	str	r3, [sp]
   256dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   256e0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   256e4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   256e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   256ec:	bl	25e98 <ftello64@plt+0x14830>
   256f0:	str	r0, [fp, #-8]
   256f4:	ldr	r3, [fp, #8]
   256f8:	ldr	r3, [r3]
   256fc:	cmp	r3, #0
   25700:	movne	r3, #1
   25704:	moveq	r3, #0
   25708:	uxtb	r3, r3
   2570c:	cmp	r3, #0
   25710:	beq	25d08 <ftello64@plt+0x146a0>
   25714:	ldr	r3, [fp, #-8]
   25718:	cmp	r3, #0
   2571c:	moveq	r3, #1
   25720:	movne	r3, #0
   25724:	uxtb	r3, r3
   25728:	cmp	r3, #0
   2572c:	beq	25d08 <ftello64@plt+0x146a0>
   25730:	mov	r3, #0
   25734:	b	25e84 <ftello64@plt+0x1481c>
   25738:	ldr	r3, [fp, #8]
   2573c:	str	r3, [sp]
   25740:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25744:	ldr	r2, [fp, #-40]	; 0xffffffd8
   25748:	ldr	r1, [fp, #-16]
   2574c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   25750:	bl	26c58 <ftello64@plt+0x155f0>
   25754:	str	r0, [fp, #-8]
   25758:	ldr	r3, [fp, #8]
   2575c:	ldr	r3, [r3]
   25760:	cmp	r3, #0
   25764:	movne	r3, #1
   25768:	moveq	r3, #0
   2576c:	uxtb	r3, r3
   25770:	cmp	r3, #0
   25774:	beq	25d10 <ftello64@plt+0x146a8>
   25778:	ldr	r3, [fp, #-8]
   2577c:	cmp	r3, #0
   25780:	moveq	r3, #1
   25784:	movne	r3, #0
   25788:	uxtb	r3, r3
   2578c:	cmp	r3, #0
   25790:	beq	25d10 <ftello64@plt+0x146a8>
   25794:	mov	r3, #0
   25798:	b	25e84 <ftello64@plt+0x1481c>
   2579c:	ldr	r3, [fp, #-16]
   257a0:	ldr	r3, [r3, #84]	; 0x54
   257a4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   257a8:	ldr	r2, [r2]
   257ac:	mov	r1, #1
   257b0:	lsl	r2, r1, r2
   257b4:	and	r3, r3, r2
   257b8:	cmp	r3, #0
   257bc:	bne	257d4 <ftello64@plt+0x1416c>
   257c0:	ldr	r3, [fp, #8]
   257c4:	mov	r2, #6
   257c8:	str	r2, [r3]
   257cc:	mov	r3, #0
   257d0:	b	25e84 <ftello64@plt+0x1481c>
   257d4:	ldr	r3, [fp, #-16]
   257d8:	ldr	r3, [r3, #80]	; 0x50
   257dc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   257e0:	ldr	r2, [r2]
   257e4:	mov	r1, #1
   257e8:	lsl	r2, r1, r2
   257ec:	orr	r2, r3, r2
   257f0:	ldr	r3, [fp, #-16]
   257f4:	str	r2, [r3, #80]	; 0x50
   257f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   257fc:	mov	r2, #0
   25800:	mov	r1, #0
   25804:	ldr	r0, [fp, #-16]
   25808:	bl	28c14 <ftello64@plt+0x175ac>
   2580c:	str	r0, [fp, #-8]
   25810:	ldr	r3, [fp, #-8]
   25814:	cmp	r3, #0
   25818:	moveq	r3, #1
   2581c:	movne	r3, #0
   25820:	uxtb	r3, r3
   25824:	cmp	r3, #0
   25828:	beq	25840 <ftello64@plt+0x141d8>
   2582c:	ldr	r3, [fp, #8]
   25830:	mov	r2, #12
   25834:	str	r2, [r3]
   25838:	mov	r3, #0
   2583c:	b	25e84 <ftello64@plt+0x1481c>
   25840:	ldr	r3, [fp, #-16]
   25844:	ldr	r3, [r3, #76]	; 0x4c
   25848:	add	r2, r3, #1
   2584c:	ldr	r3, [fp, #-16]
   25850:	str	r2, [r3, #76]	; 0x4c
   25854:	ldr	r2, [fp, #-16]
   25858:	ldrb	r3, [r2, #88]	; 0x58
   2585c:	orr	r3, r3, #2
   25860:	strb	r3, [r2, #88]	; 0x58
   25864:	b	25d34 <ftello64@plt+0x146cc>
   25868:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2586c:	and	r3, r3, #16777216	; 0x1000000
   25870:	cmp	r3, #0
   25874:	beq	2588c <ftello64@plt+0x14224>
   25878:	ldr	r3, [fp, #8]
   2587c:	mov	r2, #13
   25880:	str	r2, [r3]
   25884:	mov	r3, #0
   25888:	b	25e84 <ftello64@plt+0x1481c>
   2588c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25890:	and	r3, r3, #32
   25894:	cmp	r3, #0
   25898:	beq	258b0 <ftello64@plt+0x14248>
   2589c:	ldr	r3, [fp, #8]
   258a0:	mov	r2, #13
   258a4:	str	r2, [r3]
   258a8:	mov	r3, #0
   258ac:	b	25e84 <ftello64@plt+0x1481c>
   258b0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   258b4:	and	r3, r3, #16
   258b8:	cmp	r3, #0
   258bc:	beq	258fc <ftello64@plt+0x14294>
   258c0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   258c4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   258c8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   258cc:	bl	23ef4 <ftello64@plt+0x1288c>
   258d0:	ldr	r3, [fp, #8]
   258d4:	str	r3, [sp, #4]
   258d8:	ldr	r3, [fp, #4]
   258dc:	str	r3, [sp]
   258e0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   258e4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   258e8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   258ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   258f0:	bl	254b4 <ftello64@plt+0x13e4c>
   258f4:	mov	r3, r0
   258f8:	b	25e84 <ftello64@plt+0x1481c>
   258fc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25900:	ldrb	r3, [r3, #4]
   25904:	cmp	r3, #9
   25908:	bne	25930 <ftello64@plt+0x142c8>
   2590c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25910:	and	r3, r3, #131072	; 0x20000
   25914:	cmp	r3, #0
   25918:	bne	25930 <ftello64@plt+0x142c8>
   2591c:	ldr	r3, [fp, #8]
   25920:	mov	r2, #16
   25924:	str	r2, [r3]
   25928:	mov	r3, #0
   2592c:	b	25e84 <ftello64@plt+0x1481c>
   25930:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25934:	mov	r2, #1
   25938:	strb	r2, [r3, #4]
   2593c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25940:	mov	r2, #0
   25944:	mov	r1, #0
   25948:	ldr	r0, [fp, #-16]
   2594c:	bl	28c14 <ftello64@plt+0x175ac>
   25950:	str	r0, [fp, #-8]
   25954:	ldr	r3, [fp, #-8]
   25958:	cmp	r3, #0
   2595c:	moveq	r3, #1
   25960:	movne	r3, #0
   25964:	uxtb	r3, r3
   25968:	cmp	r3, #0
   2596c:	beq	25d18 <ftello64@plt+0x146b0>
   25970:	ldr	r3, [fp, #8]
   25974:	mov	r2, #12
   25978:	str	r2, [r3]
   2597c:	mov	r3, #0
   25980:	b	25e84 <ftello64@plt+0x1481c>
   25984:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25988:	ldr	r2, [r3]
   2598c:	movw	r3, #783	; 0x30f
   25990:	and	r3, r3, r2
   25994:	cmp	r3, #0
   25998:	beq	259bc <ftello64@plt+0x14354>
   2599c:	ldr	r3, [fp, #-16]
   259a0:	ldrb	r3, [r3, #88]	; 0x58
   259a4:	and	r3, r3, #16
   259a8:	uxtb	r3, r3
   259ac:	cmp	r3, #0
   259b0:	bne	259bc <ftello64@plt+0x14354>
   259b4:	ldr	r0, [fp, #-16]
   259b8:	bl	21640 <ftello64@plt+0xffd8>
   259bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   259c0:	ldr	r3, [r3]
   259c4:	cmp	r3, #256	; 0x100
   259c8:	beq	259dc <ftello64@plt+0x14374>
   259cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   259d0:	ldr	r3, [r3]
   259d4:	cmp	r3, #512	; 0x200
   259d8:	bne	25afc <ftello64@plt+0x14494>
   259dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   259e0:	ldr	r3, [r3]
   259e4:	cmp	r3, #256	; 0x100
   259e8:	bne	25a20 <ftello64@plt+0x143b8>
   259ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   259f0:	mov	r2, #6
   259f4:	str	r2, [r3]
   259f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   259fc:	mov	r2, #0
   25a00:	mov	r1, #0
   25a04:	ldr	r0, [fp, #-16]
   25a08:	bl	28c14 <ftello64@plt+0x175ac>
   25a0c:	str	r0, [fp, #-12]
   25a10:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25a14:	mov	r2, #9
   25a18:	str	r2, [r3]
   25a1c:	b	25a50 <ftello64@plt+0x143e8>
   25a20:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25a24:	mov	r2, #5
   25a28:	str	r2, [r3]
   25a2c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25a30:	mov	r2, #0
   25a34:	mov	r1, #0
   25a38:	ldr	r0, [fp, #-16]
   25a3c:	bl	28c14 <ftello64@plt+0x175ac>
   25a40:	str	r0, [fp, #-12]
   25a44:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25a48:	mov	r2, #10
   25a4c:	str	r2, [r3]
   25a50:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25a54:	mov	r2, #0
   25a58:	mov	r1, #0
   25a5c:	ldr	r0, [fp, #-16]
   25a60:	bl	28c14 <ftello64@plt+0x175ac>
   25a64:	str	r0, [fp, #-24]	; 0xffffffe8
   25a68:	mov	r3, #10
   25a6c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25a70:	ldr	r1, [fp, #-12]
   25a74:	ldr	r0, [fp, #-16]
   25a78:	bl	28bac <ftello64@plt+0x17544>
   25a7c:	str	r0, [fp, #-8]
   25a80:	ldr	r3, [fp, #-12]
   25a84:	cmp	r3, #0
   25a88:	moveq	r3, #1
   25a8c:	movne	r3, #0
   25a90:	uxtb	r3, r3
   25a94:	cmp	r3, #0
   25a98:	bne	25ab8 <ftello64@plt+0x14450>
   25a9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   25aa0:	cmp	r3, #0
   25aa4:	moveq	r3, #1
   25aa8:	movne	r3, #0
   25aac:	uxtb	r3, r3
   25ab0:	cmp	r3, #0
   25ab4:	beq	25ac0 <ftello64@plt+0x14458>
   25ab8:	mov	r3, #1
   25abc:	b	25ac4 <ftello64@plt+0x1445c>
   25ac0:	mov	r3, #0
   25ac4:	cmp	r3, #0
   25ac8:	bne	25ae8 <ftello64@plt+0x14480>
   25acc:	ldr	r3, [fp, #-8]
   25ad0:	cmp	r3, #0
   25ad4:	moveq	r3, #1
   25ad8:	movne	r3, #0
   25adc:	uxtb	r3, r3
   25ae0:	cmp	r3, #0
   25ae4:	beq	25b44 <ftello64@plt+0x144dc>
   25ae8:	ldr	r3, [fp, #8]
   25aec:	mov	r2, #12
   25af0:	str	r2, [r3]
   25af4:	mov	r3, #0
   25af8:	b	25e84 <ftello64@plt+0x1481c>
   25afc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25b00:	mov	r2, #0
   25b04:	mov	r1, #0
   25b08:	ldr	r0, [fp, #-16]
   25b0c:	bl	28c14 <ftello64@plt+0x175ac>
   25b10:	str	r0, [fp, #-8]
   25b14:	ldr	r3, [fp, #-8]
   25b18:	cmp	r3, #0
   25b1c:	moveq	r3, #1
   25b20:	movne	r3, #0
   25b24:	uxtb	r3, r3
   25b28:	cmp	r3, #0
   25b2c:	beq	25b48 <ftello64@plt+0x144e0>
   25b30:	ldr	r3, [fp, #8]
   25b34:	mov	r2, #12
   25b38:	str	r2, [r3]
   25b3c:	mov	r3, #0
   25b40:	b	25e84 <ftello64@plt+0x1481c>
   25b44:	nop	{0}
   25b48:	ldr	r2, [fp, #-44]	; 0xffffffd4
   25b4c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   25b50:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25b54:	bl	23ef4 <ftello64@plt+0x1288c>
   25b58:	ldr	r3, [fp, #-8]
   25b5c:	b	25e84 <ftello64@plt+0x1481c>
   25b60:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25b64:	mov	r2, #0
   25b68:	mov	r1, #0
   25b6c:	ldr	r0, [fp, #-16]
   25b70:	bl	28c14 <ftello64@plt+0x175ac>
   25b74:	str	r0, [fp, #-8]
   25b78:	ldr	r3, [fp, #-8]
   25b7c:	cmp	r3, #0
   25b80:	moveq	r3, #1
   25b84:	movne	r3, #0
   25b88:	uxtb	r3, r3
   25b8c:	cmp	r3, #0
   25b90:	beq	25ba8 <ftello64@plt+0x14540>
   25b94:	ldr	r3, [fp, #8]
   25b98:	mov	r2, #12
   25b9c:	str	r2, [r3]
   25ba0:	mov	r3, #0
   25ba4:	b	25e84 <ftello64@plt+0x1481c>
   25ba8:	ldr	r3, [fp, #-16]
   25bac:	ldr	r3, [r3, #92]	; 0x5c
   25bb0:	cmp	r3, #1
   25bb4:	ble	25d20 <ftello64@plt+0x146b8>
   25bb8:	ldr	r2, [fp, #-16]
   25bbc:	ldrb	r3, [r2, #88]	; 0x58
   25bc0:	orr	r3, r3, #2
   25bc4:	strb	r3, [r2, #88]	; 0x58
   25bc8:	b	25d20 <ftello64@plt+0x146b8>
   25bcc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25bd0:	ldr	r1, [r3, #64]	; 0x40
   25bd4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25bd8:	ldrb	r3, [r3, #4]
   25bdc:	cmp	r3, #33	; 0x21
   25be0:	moveq	r3, #1
   25be4:	movne	r3, #0
   25be8:	uxtb	r3, r3
   25bec:	ldr	r2, [fp, #8]
   25bf0:	str	r2, [sp, #4]
   25bf4:	str	r3, [sp]
   25bf8:	movw	r3, #43744	; 0xaae0
   25bfc:	movt	r3, #3
   25c00:	movw	r2, #43748	; 0xaae4
   25c04:	movt	r2, #3
   25c08:	ldr	r0, [fp, #-16]
   25c0c:	bl	2872c <ftello64@plt+0x170c4>
   25c10:	str	r0, [fp, #-8]
   25c14:	ldr	r3, [fp, #8]
   25c18:	ldr	r3, [r3]
   25c1c:	cmp	r3, #0
   25c20:	movne	r3, #1
   25c24:	moveq	r3, #0
   25c28:	uxtb	r3, r3
   25c2c:	cmp	r3, #0
   25c30:	beq	25d28 <ftello64@plt+0x146c0>
   25c34:	ldr	r3, [fp, #-8]
   25c38:	cmp	r3, #0
   25c3c:	moveq	r3, #1
   25c40:	movne	r3, #0
   25c44:	uxtb	r3, r3
   25c48:	cmp	r3, #0
   25c4c:	beq	25d28 <ftello64@plt+0x146c0>
   25c50:	mov	r3, #0
   25c54:	b	25e84 <ftello64@plt+0x1481c>
   25c58:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25c5c:	ldr	r1, [r3, #64]	; 0x40
   25c60:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25c64:	ldrb	r3, [r3, #4]
   25c68:	cmp	r3, #35	; 0x23
   25c6c:	moveq	r3, #1
   25c70:	movne	r3, #0
   25c74:	uxtb	r3, r3
   25c78:	ldr	r2, [fp, #8]
   25c7c:	str	r2, [sp, #4]
   25c80:	str	r3, [sp]
   25c84:	movw	r3, #43756	; 0xaaec
   25c88:	movt	r3, #3
   25c8c:	movw	r2, #43760	; 0xaaf0
   25c90:	movt	r2, #3
   25c94:	ldr	r0, [fp, #-16]
   25c98:	bl	2872c <ftello64@plt+0x170c4>
   25c9c:	str	r0, [fp, #-8]
   25ca0:	ldr	r3, [fp, #8]
   25ca4:	ldr	r3, [r3]
   25ca8:	cmp	r3, #0
   25cac:	movne	r3, #1
   25cb0:	moveq	r3, #0
   25cb4:	uxtb	r3, r3
   25cb8:	cmp	r3, #0
   25cbc:	beq	25d30 <ftello64@plt+0x146c8>
   25cc0:	ldr	r3, [fp, #-8]
   25cc4:	cmp	r3, #0
   25cc8:	moveq	r3, #1
   25ccc:	movne	r3, #0
   25cd0:	uxtb	r3, r3
   25cd4:	cmp	r3, #0
   25cd8:	beq	25d30 <ftello64@plt+0x146c8>
   25cdc:	mov	r3, #0
   25ce0:	b	25e84 <ftello64@plt+0x1481c>
   25ce4:	mov	r3, #0
   25ce8:	b	25e84 <ftello64@plt+0x1481c>
   25cec:	ldr	r3, [fp, #8]
   25cf0:	mov	r2, #5
   25cf4:	str	r2, [r3]
   25cf8:	mov	r3, #0
   25cfc:	b	25e84 <ftello64@plt+0x1481c>
   25d00:	nop	{0}
   25d04:	b	25d34 <ftello64@plt+0x146cc>
   25d08:	nop	{0}
   25d0c:	b	25d34 <ftello64@plt+0x146cc>
   25d10:	nop	{0}
   25d14:	b	25d34 <ftello64@plt+0x146cc>
   25d18:	nop	{0}
   25d1c:	b	25d34 <ftello64@plt+0x146cc>
   25d20:	nop	{0}
   25d24:	b	25d34 <ftello64@plt+0x146cc>
   25d28:	nop	{0}
   25d2c:	b	25d34 <ftello64@plt+0x146cc>
   25d30:	nop	{0}
   25d34:	ldr	r2, [fp, #-44]	; 0xffffffd4
   25d38:	ldr	r1, [fp, #-32]	; 0xffffffe0
   25d3c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25d40:	bl	23ef4 <ftello64@plt+0x1288c>
   25d44:	b	25e40 <ftello64@plt+0x147d8>
   25d48:	ldr	r3, [fp, #8]
   25d4c:	str	r3, [sp, #4]
   25d50:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25d54:	str	r3, [sp]
   25d58:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25d5c:	ldr	r2, [fp, #-16]
   25d60:	ldr	r1, [fp, #-32]	; 0xffffffe0
   25d64:	ldr	r0, [fp, #-8]
   25d68:	bl	26064 <ftello64@plt+0x149fc>
   25d6c:	str	r0, [fp, #-28]	; 0xffffffe4
   25d70:	ldr	r3, [fp, #8]
   25d74:	ldr	r3, [r3]
   25d78:	cmp	r3, #0
   25d7c:	movne	r3, #1
   25d80:	moveq	r3, #0
   25d84:	uxtb	r3, r3
   25d88:	cmp	r3, #0
   25d8c:	beq	25dd4 <ftello64@plt+0x1476c>
   25d90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   25d94:	cmp	r3, #0
   25d98:	moveq	r3, #1
   25d9c:	movne	r3, #0
   25da0:	uxtb	r3, r3
   25da4:	cmp	r3, #0
   25da8:	beq	25dd4 <ftello64@plt+0x1476c>
   25dac:	ldr	r3, [fp, #-8]
   25db0:	cmp	r3, #0
   25db4:	beq	25dcc <ftello64@plt+0x14764>
   25db8:	mov	r2, #0
   25dbc:	movw	r1, #36500	; 0x8e94
   25dc0:	movt	r1, #2
   25dc4:	ldr	r0, [fp, #-8]
   25dc8:	bl	22454 <ftello64@plt+0x10dec>
   25dcc:	mov	r3, #0
   25dd0:	b	25e84 <ftello64@plt+0x1481c>
   25dd4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   25dd8:	str	r3, [fp, #-8]
   25ddc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25de0:	and	r3, r3, #16777216	; 0x1000000
   25de4:	cmp	r3, #0
   25de8:	beq	25e40 <ftello64@plt+0x147d8>
   25dec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25df0:	ldrb	r3, [r3, #4]
   25df4:	cmp	r3, #11
   25df8:	beq	25e0c <ftello64@plt+0x147a4>
   25dfc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25e00:	ldrb	r3, [r3, #4]
   25e04:	cmp	r3, #23
   25e08:	bne	25e40 <ftello64@plt+0x147d8>
   25e0c:	ldr	r3, [fp, #-8]
   25e10:	cmp	r3, #0
   25e14:	beq	25e2c <ftello64@plt+0x147c4>
   25e18:	mov	r2, #0
   25e1c:	movw	r1, #36500	; 0x8e94
   25e20:	movt	r1, #2
   25e24:	ldr	r0, [fp, #-8]
   25e28:	bl	22454 <ftello64@plt+0x10dec>
   25e2c:	ldr	r3, [fp, #8]
   25e30:	mov	r2, #13
   25e34:	str	r2, [r3]
   25e38:	mov	r3, #0
   25e3c:	b	25e84 <ftello64@plt+0x1481c>
   25e40:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25e44:	ldrb	r3, [r3, #4]
   25e48:	cmp	r3, #11
   25e4c:	beq	25d48 <ftello64@plt+0x146e0>
   25e50:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25e54:	ldrb	r3, [r3, #4]
   25e58:	cmp	r3, #18
   25e5c:	beq	25d48 <ftello64@plt+0x146e0>
   25e60:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25e64:	ldrb	r3, [r3, #4]
   25e68:	cmp	r3, #19
   25e6c:	beq	25d48 <ftello64@plt+0x146e0>
   25e70:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25e74:	ldrb	r3, [r3, #4]
   25e78:	cmp	r3, #23
   25e7c:	beq	25d48 <ftello64@plt+0x146e0>
   25e80:	ldr	r3, [fp, #-8]
   25e84:	mov	r0, r3
   25e88:	sub	sp, fp, #4
   25e8c:	ldr	fp, [sp]
   25e90:	add	sp, sp, #4
   25e94:	pop	{pc}		; (ldr pc, [sp], #4)
   25e98:	str	fp, [sp, #-8]!
   25e9c:	str	lr, [sp, #4]
   25ea0:	add	fp, sp, #4
   25ea4:	sub	sp, sp, #40	; 0x28
   25ea8:	str	r0, [fp, #-24]	; 0xffffffe8
   25eac:	str	r1, [fp, #-28]	; 0xffffffe4
   25eb0:	str	r2, [fp, #-32]	; 0xffffffe0
   25eb4:	str	r3, [fp, #-36]	; 0xffffffdc
   25eb8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   25ebc:	ldr	r3, [r3]
   25ec0:	str	r3, [fp, #-12]
   25ec4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   25ec8:	ldr	r3, [r3, #24]
   25ecc:	add	r1, r3, #1
   25ed0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   25ed4:	str	r1, [r2, #24]
   25ed8:	str	r3, [fp, #-16]
   25edc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   25ee0:	orr	r3, r3, #8388608	; 0x800000
   25ee4:	mov	r2, r3
   25ee8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25eec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   25ef0:	bl	23ef4 <ftello64@plt+0x1288c>
   25ef4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25ef8:	ldrb	r3, [r3, #4]
   25efc:	cmp	r3, #9
   25f00:	bne	25f10 <ftello64@plt+0x148a8>
   25f04:	mov	r3, #0
   25f08:	str	r3, [fp, #-8]
   25f0c:	b	25fcc <ftello64@plt+0x14964>
   25f10:	ldr	r3, [fp, #8]
   25f14:	str	r3, [sp, #4]
   25f18:	ldr	r3, [fp, #4]
   25f1c:	str	r3, [sp]
   25f20:	ldr	r3, [fp, #-36]	; 0xffffffdc
   25f24:	ldr	r2, [fp, #-32]	; 0xffffffe0
   25f28:	ldr	r1, [fp, #-28]	; 0xffffffe4
   25f2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25f30:	bl	2506c <ftello64@plt+0x13a04>
   25f34:	str	r0, [fp, #-8]
   25f38:	ldr	r3, [fp, #8]
   25f3c:	ldr	r3, [r3]
   25f40:	cmp	r3, #0
   25f44:	moveq	r3, #1
   25f48:	movne	r3, #0
   25f4c:	uxtb	r3, r3
   25f50:	cmp	r3, #0
   25f54:	beq	25fa4 <ftello64@plt+0x1493c>
   25f58:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25f5c:	ldrb	r3, [r3, #4]
   25f60:	cmp	r3, #9
   25f64:	movne	r3, #1
   25f68:	moveq	r3, #0
   25f6c:	uxtb	r3, r3
   25f70:	cmp	r3, #0
   25f74:	beq	25fa4 <ftello64@plt+0x1493c>
   25f78:	ldr	r3, [fp, #-8]
   25f7c:	cmp	r3, #0
   25f80:	beq	25f98 <ftello64@plt+0x14930>
   25f84:	mov	r2, #0
   25f88:	movw	r1, #36500	; 0x8e94
   25f8c:	movt	r1, #2
   25f90:	ldr	r0, [fp, #-8]
   25f94:	bl	22454 <ftello64@plt+0x10dec>
   25f98:	ldr	r3, [fp, #8]
   25f9c:	mov	r2, #8
   25fa0:	str	r2, [r3]
   25fa4:	ldr	r3, [fp, #8]
   25fa8:	ldr	r3, [r3]
   25fac:	cmp	r3, #0
   25fb0:	movne	r3, #1
   25fb4:	moveq	r3, #0
   25fb8:	uxtb	r3, r3
   25fbc:	cmp	r3, #0
   25fc0:	beq	25fcc <ftello64@plt+0x14964>
   25fc4:	mov	r3, #0
   25fc8:	b	26050 <ftello64@plt+0x149e8>
   25fcc:	ldr	r3, [fp, #-16]
   25fd0:	cmp	r3, #8
   25fd4:	bhi	25ff8 <ftello64@plt+0x14990>
   25fd8:	ldr	r3, [fp, #-12]
   25fdc:	ldr	r3, [r3, #84]	; 0x54
   25fe0:	mov	r1, #1
   25fe4:	ldr	r2, [fp, #-16]
   25fe8:	lsl	r2, r1, r2
   25fec:	orr	r2, r3, r2
   25ff0:	ldr	r3, [fp, #-12]
   25ff4:	str	r2, [r3, #84]	; 0x54
   25ff8:	mov	r3, #17
   25ffc:	mov	r2, #0
   26000:	ldr	r1, [fp, #-8]
   26004:	ldr	r0, [fp, #-12]
   26008:	bl	28bac <ftello64@plt+0x17544>
   2600c:	str	r0, [fp, #-8]
   26010:	ldr	r3, [fp, #-8]
   26014:	cmp	r3, #0
   26018:	moveq	r3, #1
   2601c:	movne	r3, #0
   26020:	uxtb	r3, r3
   26024:	cmp	r3, #0
   26028:	beq	26040 <ftello64@plt+0x149d8>
   2602c:	ldr	r3, [fp, #8]
   26030:	mov	r2, #12
   26034:	str	r2, [r3]
   26038:	mov	r3, #0
   2603c:	b	26050 <ftello64@plt+0x149e8>
   26040:	ldr	r2, [fp, #-16]
   26044:	ldr	r3, [fp, #-8]
   26048:	str	r2, [r3, #20]
   2604c:	ldr	r3, [fp, #-8]
   26050:	mov	r0, r3
   26054:	sub	sp, fp, #4
   26058:	ldr	fp, [sp]
   2605c:	add	sp, sp, #4
   26060:	pop	{pc}		; (ldr pc, [sp], #4)
   26064:	str	fp, [sp, #-8]!
   26068:	str	lr, [sp, #4]
   2606c:	add	fp, sp, #4
   26070:	sub	sp, sp, #56	; 0x38
   26074:	str	r0, [fp, #-48]	; 0xffffffd0
   26078:	str	r1, [fp, #-52]	; 0xffffffcc
   2607c:	str	r2, [fp, #-56]	; 0xffffffc8
   26080:	str	r3, [fp, #-60]	; 0xffffffc4
   26084:	mov	r3, #0
   26088:	str	r3, [fp, #-8]
   2608c:	mov	r3, #0
   26090:	str	r3, [fp, #-12]
   26094:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26098:	ldr	r3, [r3, #40]	; 0x28
   2609c:	str	r3, [fp, #-28]	; 0xffffffe4
   260a0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   260a4:	sub	r1, fp, #40	; 0x28
   260a8:	ldrd	r2, [r3]
   260ac:	strd	r2, [r1]
   260b0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   260b4:	ldrb	r3, [r3, #4]
   260b8:	cmp	r3, #23
   260bc:	bne	2633c <ftello64@plt+0x14cd4>
   260c0:	mov	r3, #0
   260c4:	str	r3, [fp, #-24]	; 0xffffffe8
   260c8:	ldr	r2, [fp, #4]
   260cc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   260d0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   260d4:	bl	28a10 <ftello64@plt+0x173a8>
   260d8:	str	r0, [fp, #-20]	; 0xffffffec
   260dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   260e0:	cmn	r3, #1
   260e4:	bne	26128 <ftello64@plt+0x14ac0>
   260e8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   260ec:	ldrb	r3, [r3, #4]
   260f0:	cmp	r3, #1
   260f4:	bne	26114 <ftello64@plt+0x14aac>
   260f8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   260fc:	ldrb	r3, [r3]
   26100:	cmp	r3, #44	; 0x2c
   26104:	bne	26114 <ftello64@plt+0x14aac>
   26108:	mov	r3, #0
   2610c:	str	r3, [fp, #-20]	; 0xffffffec
   26110:	b	26128 <ftello64@plt+0x14ac0>
   26114:	ldr	r3, [fp, #8]
   26118:	mov	r2, #10
   2611c:	str	r2, [r3]
   26120:	mov	r3, #0
   26124:	b	266a0 <ftello64@plt+0x15038>
   26128:	ldr	r3, [fp, #-20]	; 0xffffffec
   2612c:	cmn	r3, #2
   26130:	movne	r3, #1
   26134:	moveq	r3, #0
   26138:	uxtb	r3, r3
   2613c:	cmp	r3, #0
   26140:	beq	2619c <ftello64@plt+0x14b34>
   26144:	ldr	r3, [fp, #-60]	; 0xffffffc4
   26148:	ldrb	r3, [r3, #4]
   2614c:	cmp	r3, #24
   26150:	beq	26194 <ftello64@plt+0x14b2c>
   26154:	ldr	r3, [fp, #-60]	; 0xffffffc4
   26158:	ldrb	r3, [r3, #4]
   2615c:	cmp	r3, #1
   26160:	bne	2618c <ftello64@plt+0x14b24>
   26164:	ldr	r3, [fp, #-60]	; 0xffffffc4
   26168:	ldrb	r3, [r3]
   2616c:	cmp	r3, #44	; 0x2c
   26170:	bne	2618c <ftello64@plt+0x14b24>
   26174:	ldr	r2, [fp, #4]
   26178:	ldr	r1, [fp, #-60]	; 0xffffffc4
   2617c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   26180:	bl	28a10 <ftello64@plt+0x173a8>
   26184:	mov	r3, r0
   26188:	b	26198 <ftello64@plt+0x14b30>
   2618c:	mvn	r3, #1
   26190:	b	26198 <ftello64@plt+0x14b30>
   26194:	ldr	r3, [fp, #-20]	; 0xffffffec
   26198:	str	r3, [fp, #-24]	; 0xffffffe8
   2619c:	ldr	r3, [fp, #-20]	; 0xffffffec
   261a0:	cmn	r3, #2
   261a4:	moveq	r3, #1
   261a8:	movne	r3, #0
   261ac:	uxtb	r3, r3
   261b0:	cmp	r3, #0
   261b4:	bne	261d4 <ftello64@plt+0x14b6c>
   261b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   261bc:	cmn	r3, #2
   261c0:	moveq	r3, #1
   261c4:	movne	r3, #0
   261c8:	uxtb	r3, r3
   261cc:	cmp	r3, #0
   261d0:	beq	2625c <ftello64@plt+0x14bf4>
   261d4:	ldr	r3, [fp, #4]
   261d8:	and	r3, r3, #2097152	; 0x200000
   261dc:	cmp	r3, #0
   261e0:	moveq	r3, #1
   261e4:	movne	r3, #0
   261e8:	uxtb	r3, r3
   261ec:	cmp	r3, #0
   261f0:	beq	26228 <ftello64@plt+0x14bc0>
   261f4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   261f8:	ldrb	r3, [r3, #4]
   261fc:	cmp	r3, #2
   26200:	bne	26214 <ftello64@plt+0x14bac>
   26204:	ldr	r3, [fp, #8]
   26208:	mov	r2, #9
   2620c:	str	r2, [r3]
   26210:	b	26220 <ftello64@plt+0x14bb8>
   26214:	ldr	r3, [fp, #8]
   26218:	mov	r2, #10
   2621c:	str	r2, [r3]
   26220:	mov	r3, #0
   26224:	b	266a0 <ftello64@plt+0x15038>
   26228:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2622c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   26230:	str	r2, [r3, #40]	; 0x28
   26234:	ldr	r3, [fp, #-60]	; 0xffffffc4
   26238:	mov	r1, r3
   2623c:	sub	r3, fp, #40	; 0x28
   26240:	ldrd	r2, [r3]
   26244:	strd	r2, [r1]
   26248:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2624c:	mov	r2, #1
   26250:	strb	r2, [r3, #4]
   26254:	ldr	r3, [fp, #-48]	; 0xffffffd0
   26258:	b	266a0 <ftello64@plt+0x15038>
   2625c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26260:	cmn	r3, #1
   26264:	movne	r3, #1
   26268:	moveq	r3, #0
   2626c:	uxtb	r3, r3
   26270:	cmp	r3, #0
   26274:	beq	262a0 <ftello64@plt+0x14c38>
   26278:	ldr	r2, [fp, #-20]	; 0xffffffec
   2627c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26280:	cmp	r2, r3
   26284:	movgt	r3, #1
   26288:	movle	r3, #0
   2628c:	uxtb	r3, r3
   26290:	cmp	r3, #0
   26294:	beq	262a0 <ftello64@plt+0x14c38>
   26298:	mov	r3, #1
   2629c:	b	262a4 <ftello64@plt+0x14c3c>
   262a0:	mov	r3, #0
   262a4:	cmp	r3, #0
   262a8:	bne	262cc <ftello64@plt+0x14c64>
   262ac:	ldr	r3, [fp, #-60]	; 0xffffffc4
   262b0:	ldrb	r3, [r3, #4]
   262b4:	cmp	r3, #24
   262b8:	movne	r3, #1
   262bc:	moveq	r3, #0
   262c0:	uxtb	r3, r3
   262c4:	cmp	r3, #0
   262c8:	beq	262e0 <ftello64@plt+0x14c78>
   262cc:	ldr	r3, [fp, #8]
   262d0:	mov	r2, #10
   262d4:	str	r2, [r3]
   262d8:	mov	r3, #0
   262dc:	b	266a0 <ftello64@plt+0x15038>
   262e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   262e4:	cmn	r3, #1
   262e8:	bne	26308 <ftello64@plt+0x14ca0>
   262ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   262f0:	movw	r2, #32767	; 0x7fff
   262f4:	cmp	r3, r2
   262f8:	movgt	r3, #1
   262fc:	movle	r3, #0
   26300:	uxtb	r3, r3
   26304:	b	26320 <ftello64@plt+0x14cb8>
   26308:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2630c:	movw	r2, #32767	; 0x7fff
   26310:	cmp	r3, r2
   26314:	movgt	r3, #1
   26318:	movle	r3, #0
   2631c:	uxtb	r3, r3
   26320:	cmp	r3, #0
   26324:	beq	26378 <ftello64@plt+0x14d10>
   26328:	ldr	r3, [fp, #8]
   2632c:	mov	r2, #15
   26330:	str	r2, [r3]
   26334:	mov	r3, #0
   26338:	b	266a0 <ftello64@plt+0x15038>
   2633c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   26340:	ldrb	r3, [r3, #4]
   26344:	cmp	r3, #18
   26348:	moveq	r3, #1
   2634c:	movne	r3, #0
   26350:	uxtb	r3, r3
   26354:	str	r3, [fp, #-20]	; 0xffffffec
   26358:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2635c:	ldrb	r3, [r3, #4]
   26360:	cmp	r3, #19
   26364:	bne	26370 <ftello64@plt+0x14d08>
   26368:	mov	r3, #1
   2636c:	b	26374 <ftello64@plt+0x14d0c>
   26370:	mvn	r3, #0
   26374:	str	r3, [fp, #-24]	; 0xffffffe8
   26378:	ldr	r2, [fp, #4]
   2637c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   26380:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26384:	bl	23ef4 <ftello64@plt+0x1288c>
   26388:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2638c:	cmp	r3, #0
   26390:	moveq	r3, #1
   26394:	movne	r3, #0
   26398:	uxtb	r3, r3
   2639c:	cmp	r3, #0
   263a0:	beq	263ac <ftello64@plt+0x14d44>
   263a4:	mov	r3, #0
   263a8:	b	266a0 <ftello64@plt+0x15038>
   263ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   263b0:	cmp	r3, #0
   263b4:	moveq	r3, #1
   263b8:	movne	r3, #0
   263bc:	uxtb	r3, r3
   263c0:	cmp	r3, #0
   263c4:	beq	26400 <ftello64@plt+0x14d98>
   263c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   263cc:	cmp	r3, #0
   263d0:	moveq	r3, #1
   263d4:	movne	r3, #0
   263d8:	uxtb	r3, r3
   263dc:	cmp	r3, #0
   263e0:	beq	26400 <ftello64@plt+0x14d98>
   263e4:	mov	r2, #0
   263e8:	movw	r1, #36500	; 0x8e94
   263ec:	movt	r1, #2
   263f0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   263f4:	bl	22454 <ftello64@plt+0x10dec>
   263f8:	mov	r3, #0
   263fc:	b	266a0 <ftello64@plt+0x15038>
   26400:	ldr	r3, [fp, #-20]	; 0xffffffec
   26404:	cmp	r3, #0
   26408:	movgt	r3, #1
   2640c:	movle	r3, #0
   26410:	uxtb	r3, r3
   26414:	cmp	r3, #0
   26418:	beq	264fc <ftello64@plt+0x14e94>
   2641c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   26420:	str	r3, [fp, #-8]
   26424:	mov	r3, #2
   26428:	str	r3, [fp, #-16]
   2642c:	b	2649c <ftello64@plt+0x14e34>
   26430:	ldr	r1, [fp, #-56]	; 0xffffffc8
   26434:	ldr	r0, [fp, #-48]	; 0xffffffd0
   26438:	bl	28ed4 <ftello64@plt+0x1786c>
   2643c:	str	r0, [fp, #-48]	; 0xffffffd0
   26440:	mov	r3, #16
   26444:	ldr	r2, [fp, #-48]	; 0xffffffd0
   26448:	ldr	r1, [fp, #-8]
   2644c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   26450:	bl	28bac <ftello64@plt+0x17544>
   26454:	str	r0, [fp, #-8]
   26458:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2645c:	cmp	r3, #0
   26460:	moveq	r3, #1
   26464:	movne	r3, #0
   26468:	uxtb	r3, r3
   2646c:	cmp	r3, #0
   26470:	bne	2666c <ftello64@plt+0x15004>
   26474:	ldr	r3, [fp, #-8]
   26478:	cmp	r3, #0
   2647c:	moveq	r3, #1
   26480:	movne	r3, #0
   26484:	uxtb	r3, r3
   26488:	cmp	r3, #0
   2648c:	bne	2666c <ftello64@plt+0x15004>
   26490:	ldr	r3, [fp, #-16]
   26494:	add	r3, r3, #1
   26498:	str	r3, [fp, #-16]
   2649c:	ldr	r2, [fp, #-16]
   264a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   264a4:	cmp	r2, r3
   264a8:	ble	26430 <ftello64@plt+0x14dc8>
   264ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   264b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   264b4:	cmp	r2, r3
   264b8:	bne	264c4 <ftello64@plt+0x14e5c>
   264bc:	ldr	r3, [fp, #-8]
   264c0:	b	266a0 <ftello64@plt+0x15038>
   264c4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   264c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   264cc:	bl	28ed4 <ftello64@plt+0x1786c>
   264d0:	str	r0, [fp, #-48]	; 0xffffffd0
   264d4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   264d8:	cmp	r3, #0
   264dc:	moveq	r3, #1
   264e0:	movne	r3, #0
   264e4:	uxtb	r3, r3
   264e8:	cmp	r3, #0
   264ec:	bne	26674 <ftello64@plt+0x1500c>
   264f0:	ldr	r3, [fp, #-8]
   264f4:	str	r3, [fp, #-12]
   264f8:	b	26504 <ftello64@plt+0x14e9c>
   264fc:	mov	r3, #0
   26500:	str	r3, [fp, #-12]
   26504:	ldr	r3, [fp, #-48]	; 0xffffffd0
   26508:	ldrb	r3, [r3, #24]
   2650c:	cmp	r3, #17
   26510:	bne	26538 <ftello64@plt+0x14ed0>
   26514:	ldr	r3, [fp, #-48]	; 0xffffffd0
   26518:	ldr	r3, [r3, #20]
   2651c:	str	r3, [fp, #-32]	; 0xffffffe0
   26520:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26524:	mov	r2, r3
   26528:	movw	r1, #36244	; 0x8d94
   2652c:	movt	r1, #2
   26530:	ldr	r0, [fp, #-48]	; 0xffffffd0
   26534:	bl	22454 <ftello64@plt+0x10dec>
   26538:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2653c:	cmn	r3, #1
   26540:	bne	2654c <ftello64@plt+0x14ee4>
   26544:	mov	r3, #11
   26548:	b	26550 <ftello64@plt+0x14ee8>
   2654c:	mov	r3, #10
   26550:	mov	r2, #0
   26554:	ldr	r1, [fp, #-48]	; 0xffffffd0
   26558:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2655c:	bl	28bac <ftello64@plt+0x17544>
   26560:	str	r0, [fp, #-8]
   26564:	ldr	r3, [fp, #-8]
   26568:	cmp	r3, #0
   2656c:	moveq	r3, #1
   26570:	movne	r3, #0
   26574:	uxtb	r3, r3
   26578:	cmp	r3, #0
   2657c:	bne	2667c <ftello64@plt+0x15014>
   26580:	ldr	r3, [fp, #-20]	; 0xffffffec
   26584:	add	r3, r3, #2
   26588:	str	r3, [fp, #-16]
   2658c:	b	26630 <ftello64@plt+0x14fc8>
   26590:	ldr	r1, [fp, #-56]	; 0xffffffc8
   26594:	ldr	r0, [fp, #-48]	; 0xffffffd0
   26598:	bl	28ed4 <ftello64@plt+0x1786c>
   2659c:	str	r0, [fp, #-48]	; 0xffffffd0
   265a0:	mov	r3, #16
   265a4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   265a8:	ldr	r1, [fp, #-8]
   265ac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   265b0:	bl	28bac <ftello64@plt+0x17544>
   265b4:	str	r0, [fp, #-8]
   265b8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   265bc:	cmp	r3, #0
   265c0:	moveq	r3, #1
   265c4:	movne	r3, #0
   265c8:	uxtb	r3, r3
   265cc:	cmp	r3, #0
   265d0:	bne	26684 <ftello64@plt+0x1501c>
   265d4:	ldr	r3, [fp, #-8]
   265d8:	cmp	r3, #0
   265dc:	moveq	r3, #1
   265e0:	movne	r3, #0
   265e4:	uxtb	r3, r3
   265e8:	cmp	r3, #0
   265ec:	bne	26684 <ftello64@plt+0x1501c>
   265f0:	mov	r3, #10
   265f4:	mov	r2, #0
   265f8:	ldr	r1, [fp, #-8]
   265fc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   26600:	bl	28bac <ftello64@plt+0x17544>
   26604:	str	r0, [fp, #-8]
   26608:	ldr	r3, [fp, #-8]
   2660c:	cmp	r3, #0
   26610:	moveq	r3, #1
   26614:	movne	r3, #0
   26618:	uxtb	r3, r3
   2661c:	cmp	r3, #0
   26620:	bne	2668c <ftello64@plt+0x15024>
   26624:	ldr	r3, [fp, #-16]
   26628:	add	r3, r3, #1
   2662c:	str	r3, [fp, #-16]
   26630:	ldr	r2, [fp, #-16]
   26634:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26638:	cmp	r2, r3
   2663c:	ble	26590 <ftello64@plt+0x14f28>
   26640:	ldr	r3, [fp, #-12]
   26644:	cmp	r3, #0
   26648:	beq	26664 <ftello64@plt+0x14ffc>
   2664c:	mov	r3, #16
   26650:	ldr	r2, [fp, #-8]
   26654:	ldr	r1, [fp, #-12]
   26658:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2665c:	bl	28bac <ftello64@plt+0x17544>
   26660:	str	r0, [fp, #-8]
   26664:	ldr	r3, [fp, #-8]
   26668:	b	266a0 <ftello64@plt+0x15038>
   2666c:	nop	{0}
   26670:	b	26690 <ftello64@plt+0x15028>
   26674:	nop	{0}
   26678:	b	26690 <ftello64@plt+0x15028>
   2667c:	nop	{0}
   26680:	b	26690 <ftello64@plt+0x15028>
   26684:	nop	{0}
   26688:	b	26690 <ftello64@plt+0x15028>
   2668c:	nop	{0}
   26690:	ldr	r3, [fp, #8]
   26694:	mov	r2, #12
   26698:	str	r2, [r3]
   2669c:	mov	r3, #0
   266a0:	mov	r0, r3
   266a4:	sub	sp, fp, #4
   266a8:	ldr	fp, [sp]
   266ac:	add	sp, sp, #4
   266b0:	pop	{pc}		; (ldr pc, [sp], #4)
   266b4:	str	fp, [sp, #-8]!
   266b8:	str	lr, [sp, #4]
   266bc:	add	fp, sp, #4
   266c0:	sub	sp, sp, #8
   266c4:	mov	r3, r0
   266c8:	str	r1, [fp, #-12]
   266cc:	strb	r3, [fp, #-5]
   266d0:	ldr	r3, [fp, #-12]
   266d4:	ldr	r3, [r3, #92]	; 0x5c
   266d8:	cmp	r3, #1
   266dc:	ble	266f4 <ftello64@plt+0x1508c>
   266e0:	ldrb	r3, [fp, #-5]
   266e4:	mov	r0, r3
   266e8:	bl	11548 <btowc@plt>
   266ec:	mov	r3, r0
   266f0:	b	266f8 <ftello64@plt+0x15090>
   266f4:	ldrb	r3, [fp, #-5]
   266f8:	mov	r0, r3
   266fc:	sub	sp, fp, #4
   26700:	ldr	fp, [sp]
   26704:	add	sp, sp, #4
   26708:	pop	{pc}		; (ldr pc, [sp], #4)
   2670c:	str	fp, [sp, #-8]!
   26710:	str	lr, [sp, #4]
   26714:	add	fp, sp, #4
   26718:	sub	sp, sp, #48	; 0x30
   2671c:	str	r0, [fp, #-40]	; 0xffffffd8
   26720:	str	r1, [fp, #-44]	; 0xffffffd4
   26724:	str	r2, [fp, #-48]	; 0xffffffd0
   26728:	str	r3, [fp, #-52]	; 0xffffffcc
   2672c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26730:	ldr	r3, [r3]
   26734:	cmp	r3, #2
   26738:	moveq	r3, #1
   2673c:	movne	r3, #0
   26740:	uxtb	r3, r3
   26744:	cmp	r3, #0
   26748:	bne	2676c <ftello64@plt+0x15104>
   2674c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26750:	ldr	r3, [r3]
   26754:	cmp	r3, #4
   26758:	moveq	r3, #1
   2675c:	movne	r3, #0
   26760:	uxtb	r3, r3
   26764:	cmp	r3, #0
   26768:	beq	26774 <ftello64@plt+0x1510c>
   2676c:	mov	r3, #1
   26770:	b	26778 <ftello64@plt+0x15110>
   26774:	mov	r3, #0
   26778:	cmp	r3, #0
   2677c:	bne	267a0 <ftello64@plt+0x15138>
   26780:	ldr	r3, [fp, #4]
   26784:	ldr	r3, [r3]
   26788:	cmp	r3, #2
   2678c:	moveq	r3, #1
   26790:	movne	r3, #0
   26794:	uxtb	r3, r3
   26798:	cmp	r3, #0
   2679c:	beq	267a8 <ftello64@plt+0x15140>
   267a0:	mov	r3, #1
   267a4:	b	267ac <ftello64@plt+0x15144>
   267a8:	mov	r3, #0
   267ac:	cmp	r3, #0
   267b0:	bne	267d4 <ftello64@plt+0x1516c>
   267b4:	ldr	r3, [fp, #4]
   267b8:	ldr	r3, [r3]
   267bc:	cmp	r3, #4
   267c0:	moveq	r3, #1
   267c4:	movne	r3, #0
   267c8:	uxtb	r3, r3
   267cc:	cmp	r3, #0
   267d0:	beq	267dc <ftello64@plt+0x15174>
   267d4:	mov	r3, #11
   267d8:	b	26bc8 <ftello64@plt+0x15560>
   267dc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   267e0:	ldr	r3, [r3]
   267e4:	cmp	r3, #3
   267e8:	moveq	r3, #1
   267ec:	movne	r3, #0
   267f0:	uxtb	r3, r3
   267f4:	cmp	r3, #0
   267f8:	beq	26830 <ftello64@plt+0x151c8>
   267fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26800:	ldr	r3, [r3, #4]
   26804:	mov	r0, r3
   26808:	bl	114e8 <strlen@plt>
   2680c:	mov	r3, r0
   26810:	cmp	r3, #1
   26814:	movhi	r3, #1
   26818:	movls	r3, #0
   2681c:	uxtb	r3, r3
   26820:	cmp	r3, #0
   26824:	beq	26830 <ftello64@plt+0x151c8>
   26828:	mov	r3, #1
   2682c:	b	26834 <ftello64@plt+0x151cc>
   26830:	mov	r3, #0
   26834:	cmp	r3, #0
   26838:	bne	2689c <ftello64@plt+0x15234>
   2683c:	ldr	r3, [fp, #4]
   26840:	ldr	r3, [r3]
   26844:	cmp	r3, #3
   26848:	moveq	r3, #1
   2684c:	movne	r3, #0
   26850:	uxtb	r3, r3
   26854:	cmp	r3, #0
   26858:	beq	26890 <ftello64@plt+0x15228>
   2685c:	ldr	r3, [fp, #4]
   26860:	ldr	r3, [r3, #4]
   26864:	mov	r0, r3
   26868:	bl	114e8 <strlen@plt>
   2686c:	mov	r3, r0
   26870:	cmp	r3, #1
   26874:	movhi	r3, #1
   26878:	movls	r3, #0
   2687c:	uxtb	r3, r3
   26880:	cmp	r3, #0
   26884:	beq	26890 <ftello64@plt+0x15228>
   26888:	mov	r3, #1
   2688c:	b	26894 <ftello64@plt+0x1522c>
   26890:	mov	r3, #0
   26894:	cmp	r3, #0
   26898:	beq	268a4 <ftello64@plt+0x1523c>
   2689c:	mov	r3, #3
   268a0:	b	26bc8 <ftello64@plt+0x15560>
   268a4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   268a8:	ldr	r3, [r3]
   268ac:	cmp	r3, #0
   268b0:	bne	268c0 <ftello64@plt+0x15258>
   268b4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   268b8:	ldrb	r3, [r3, #4]
   268bc:	b	268e4 <ftello64@plt+0x1527c>
   268c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   268c4:	ldr	r3, [r3]
   268c8:	cmp	r3, #3
   268cc:	bne	268e0 <ftello64@plt+0x15278>
   268d0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   268d4:	ldr	r3, [r3, #4]
   268d8:	ldrb	r3, [r3]
   268dc:	b	268e4 <ftello64@plt+0x1527c>
   268e0:	mov	r3, #0
   268e4:	str	r3, [fp, #-12]
   268e8:	ldr	r3, [fp, #4]
   268ec:	ldr	r3, [r3]
   268f0:	cmp	r3, #0
   268f4:	bne	26904 <ftello64@plt+0x1529c>
   268f8:	ldr	r3, [fp, #4]
   268fc:	ldrb	r3, [r3, #4]
   26900:	b	26928 <ftello64@plt+0x152c0>
   26904:	ldr	r3, [fp, #4]
   26908:	ldr	r3, [r3]
   2690c:	cmp	r3, #3
   26910:	bne	26924 <ftello64@plt+0x152bc>
   26914:	ldr	r3, [fp, #4]
   26918:	ldr	r3, [r3, #4]
   2691c:	ldrb	r3, [r3]
   26920:	b	26928 <ftello64@plt+0x152c0>
   26924:	mov	r3, #0
   26928:	str	r3, [fp, #-16]
   2692c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26930:	ldr	r3, [r3]
   26934:	cmp	r3, #0
   26938:	beq	2694c <ftello64@plt+0x152e4>
   2693c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26940:	ldr	r3, [r3]
   26944:	cmp	r3, #3
   26948:	bne	26968 <ftello64@plt+0x15300>
   2694c:	ldr	r3, [fp, #-12]
   26950:	uxtb	r3, r3
   26954:	ldr	r1, [fp, #8]
   26958:	mov	r0, r3
   2695c:	bl	266b4 <ftello64@plt+0x1504c>
   26960:	mov	r3, r0
   26964:	b	26970 <ftello64@plt+0x15308>
   26968:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2696c:	ldr	r3, [r3, #4]
   26970:	str	r3, [fp, #-20]	; 0xffffffec
   26974:	ldr	r3, [fp, #4]
   26978:	ldr	r3, [r3]
   2697c:	cmp	r3, #0
   26980:	beq	26994 <ftello64@plt+0x1532c>
   26984:	ldr	r3, [fp, #4]
   26988:	ldr	r3, [r3]
   2698c:	cmp	r3, #3
   26990:	bne	269b0 <ftello64@plt+0x15348>
   26994:	ldr	r3, [fp, #-16]
   26998:	uxtb	r3, r3
   2699c:	ldr	r1, [fp, #8]
   269a0:	mov	r0, r3
   269a4:	bl	266b4 <ftello64@plt+0x1504c>
   269a8:	mov	r3, r0
   269ac:	b	269b8 <ftello64@plt+0x15350>
   269b0:	ldr	r3, [fp, #4]
   269b4:	ldr	r3, [r3, #4]
   269b8:	str	r3, [fp, #-24]	; 0xffffffe8
   269bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   269c0:	cmn	r3, #1
   269c4:	beq	269d4 <ftello64@plt+0x1536c>
   269c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   269cc:	cmn	r3, #1
   269d0:	bne	269dc <ftello64@plt+0x15374>
   269d4:	mov	r3, #3
   269d8:	b	26bc8 <ftello64@plt+0x15560>
   269dc:	ldr	r3, [fp, #12]
   269e0:	and	r3, r3, #65536	; 0x10000
   269e4:	cmp	r3, #0
   269e8:	movne	r3, #1
   269ec:	moveq	r3, #0
   269f0:	uxtb	r3, r3
   269f4:	cmp	r3, #0
   269f8:	beq	26a24 <ftello64@plt+0x153bc>
   269fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   26a00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26a04:	cmp	r2, r3
   26a08:	movhi	r3, #1
   26a0c:	movls	r3, #0
   26a10:	uxtb	r3, r3
   26a14:	cmp	r3, #0
   26a18:	beq	26a24 <ftello64@plt+0x153bc>
   26a1c:	mov	r3, #11
   26a20:	b	26bc8 <ftello64@plt+0x15560>
   26a24:	ldr	r3, [fp, #8]
   26a28:	ldr	r3, [r3, #92]	; 0x5c
   26a2c:	cmp	r3, #1
   26a30:	ble	26b70 <ftello64@plt+0x15508>
   26a34:	ldr	r3, [fp, #-48]	; 0xffffffd0
   26a38:	ldr	r2, [r3]
   26a3c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26a40:	ldr	r3, [r3, #32]
   26a44:	cmp	r2, r3
   26a48:	moveq	r3, #1
   26a4c:	movne	r3, #0
   26a50:	uxtb	r3, r3
   26a54:	cmp	r3, #0
   26a58:	beq	26b24 <ftello64@plt+0x154bc>
   26a5c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26a60:	ldr	r3, [r3, #32]
   26a64:	lsl	r3, r3, #1
   26a68:	add	r3, r3, #1
   26a6c:	str	r3, [fp, #-28]	; 0xffffffe4
   26a70:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26a74:	ldr	r2, [r3, #4]
   26a78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a7c:	lsl	r3, r3, #2
   26a80:	mov	r1, r3
   26a84:	mov	r0, r2
   26a88:	bl	35ffc <ftello64@plt+0x24994>
   26a8c:	str	r0, [fp, #-32]	; 0xffffffe0
   26a90:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26a94:	ldr	r2, [r3, #8]
   26a98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a9c:	lsl	r3, r3, #2
   26aa0:	mov	r1, r3
   26aa4:	mov	r0, r2
   26aa8:	bl	35ffc <ftello64@plt+0x24994>
   26aac:	str	r0, [fp, #-36]	; 0xffffffdc
   26ab0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26ab4:	cmp	r3, #0
   26ab8:	moveq	r3, #1
   26abc:	movne	r3, #0
   26ac0:	uxtb	r3, r3
   26ac4:	cmp	r3, #0
   26ac8:	bne	26ae8 <ftello64@plt+0x15480>
   26acc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   26ad0:	cmp	r3, #0
   26ad4:	moveq	r3, #1
   26ad8:	movne	r3, #0
   26adc:	uxtb	r3, r3
   26ae0:	cmp	r3, #0
   26ae4:	beq	26b00 <ftello64@plt+0x15498>
   26ae8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   26aec:	bl	16d88 <ftello64@plt+0x5720>
   26af0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   26af4:	bl	16d88 <ftello64@plt+0x5720>
   26af8:	mov	r3, #12
   26afc:	b	26bc8 <ftello64@plt+0x15560>
   26b00:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26b04:	ldr	r2, [fp, #-32]	; 0xffffffe0
   26b08:	str	r2, [r3, #4]
   26b0c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26b10:	ldr	r2, [fp, #-36]	; 0xffffffdc
   26b14:	str	r2, [r3, #8]
   26b18:	ldr	r3, [fp, #-48]	; 0xffffffd0
   26b1c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   26b20:	str	r2, [r3]
   26b24:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26b28:	ldr	r2, [r3, #4]
   26b2c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26b30:	ldr	r3, [r3, #32]
   26b34:	lsl	r3, r3, #2
   26b38:	add	r3, r2, r3
   26b3c:	ldr	r2, [fp, #-20]	; 0xffffffec
   26b40:	str	r2, [r3]
   26b44:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26b48:	ldr	r2, [r3, #8]
   26b4c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26b50:	ldr	r3, [r3, #32]
   26b54:	add	r0, r3, #1
   26b58:	ldr	r1, [fp, #-44]	; 0xffffffd4
   26b5c:	str	r0, [r1, #32]
   26b60:	lsl	r3, r3, #2
   26b64:	add	r3, r2, r3
   26b68:	ldr	r2, [fp, #-24]	; 0xffffffe8
   26b6c:	str	r2, [r3]
   26b70:	mov	r3, #0
   26b74:	str	r3, [fp, #-8]
   26b78:	b	26bb8 <ftello64@plt+0x15550>
   26b7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   26b80:	ldr	r3, [fp, #-8]
   26b84:	cmp	r2, r3
   26b88:	bhi	26bac <ftello64@plt+0x15544>
   26b8c:	ldr	r2, [fp, #-8]
   26b90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26b94:	cmp	r2, r3
   26b98:	bhi	26bac <ftello64@plt+0x15544>
   26b9c:	ldr	r3, [fp, #-8]
   26ba0:	mov	r1, r3
   26ba4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26ba8:	bl	1a80c <ftello64@plt+0x91a4>
   26bac:	ldr	r3, [fp, #-8]
   26bb0:	add	r3, r3, #1
   26bb4:	str	r3, [fp, #-8]
   26bb8:	ldr	r3, [fp, #-8]
   26bbc:	cmp	r3, #255	; 0xff
   26bc0:	bls	26b7c <ftello64@plt+0x15514>
   26bc4:	mov	r3, #0
   26bc8:	mov	r0, r3
   26bcc:	sub	sp, fp, #4
   26bd0:	ldr	fp, [sp]
   26bd4:	add	sp, sp, #4
   26bd8:	pop	{pc}		; (ldr pc, [sp], #4)
   26bdc:	str	fp, [sp, #-8]!
   26be0:	str	lr, [sp, #4]
   26be4:	add	fp, sp, #4
   26be8:	sub	sp, sp, #24
   26bec:	str	r0, [fp, #-16]
   26bf0:	str	r1, [fp, #-20]	; 0xffffffec
   26bf4:	str	r2, [fp, #-24]	; 0xffffffe8
   26bf8:	str	r3, [fp, #-28]	; 0xffffffe4
   26bfc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26c00:	bl	114e8 <strlen@plt>
   26c04:	str	r0, [fp, #-8]
   26c08:	ldr	r3, [fp, #-8]
   26c0c:	cmp	r3, #1
   26c10:	movne	r3, #1
   26c14:	moveq	r3, #0
   26c18:	uxtb	r3, r3
   26c1c:	cmp	r3, #0
   26c20:	beq	26c2c <ftello64@plt+0x155c4>
   26c24:	mov	r3, #3
   26c28:	b	26c44 <ftello64@plt+0x155dc>
   26c2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26c30:	ldrb	r3, [r3]
   26c34:	mov	r1, r3
   26c38:	ldr	r0, [fp, #-16]
   26c3c:	bl	1a80c <ftello64@plt+0x91a4>
   26c40:	mov	r3, #0
   26c44:	mov	r0, r3
   26c48:	sub	sp, fp, #4
   26c4c:	ldr	fp, [sp]
   26c50:	add	sp, sp, #4
   26c54:	pop	{pc}		; (ldr pc, [sp], #4)
   26c58:	str	fp, [sp, #-8]!
   26c5c:	str	lr, [sp, #4]
   26c60:	add	fp, sp, #4
   26c64:	sub	sp, sp, #248	; 0xf8
   26c68:	str	r0, [fp, #-200]	; 0xffffff38
   26c6c:	str	r1, [fp, #-204]	; 0xffffff34
   26c70:	str	r2, [fp, #-208]	; 0xffffff30
   26c74:	str	r3, [fp, #-212]	; 0xffffff2c
   26c78:	mov	r3, #0
   26c7c:	str	r3, [fp, #-40]	; 0xffffffd8
   26c80:	mov	r3, #0
   26c84:	str	r3, [fp, #-44]	; 0xffffffd4
   26c88:	mov	r3, #0
   26c8c:	str	r3, [fp, #-48]	; 0xffffffd0
   26c90:	mov	r3, #0
   26c94:	str	r3, [fp, #-52]	; 0xffffffcc
   26c98:	mov	r3, #0
   26c9c:	str	r3, [fp, #-56]	; 0xffffffc8
   26ca0:	mov	r3, #0
   26ca4:	str	r3, [fp, #-60]	; 0xffffffc4
   26ca8:	mov	r3, #0
   26cac:	str	r3, [fp, #-92]	; 0xffffffa4
   26cb0:	mov	r3, #0
   26cb4:	str	r3, [fp, #-96]	; 0xffffffa0
   26cb8:	mov	r3, #0
   26cbc:	str	r3, [fp, #-8]
   26cc0:	mov	r3, #0
   26cc4:	str	r3, [fp, #-100]	; 0xffffff9c
   26cc8:	mov	r3, #0
   26ccc:	str	r3, [fp, #-104]	; 0xffffff98
   26cd0:	mov	r3, #0
   26cd4:	strb	r3, [fp, #-9]
   26cd8:	mov	r3, #1
   26cdc:	strb	r3, [fp, #-21]	; 0xffffffeb
   26ce0:	mov	r1, #1
   26ce4:	mov	r0, #32
   26ce8:	bl	35e9c <ftello64@plt+0x24834>
   26cec:	mov	r3, r0
   26cf0:	str	r3, [fp, #-64]	; 0xffffffc0
   26cf4:	mov	r1, #1
   26cf8:	mov	r0, #40	; 0x28
   26cfc:	bl	35e9c <ftello64@plt+0x24834>
   26d00:	mov	r3, r0
   26d04:	str	r3, [fp, #-68]	; 0xffffffbc
   26d08:	ldr	r3, [fp, #-64]	; 0xffffffc0
   26d0c:	cmp	r3, #0
   26d10:	moveq	r3, #1
   26d14:	movne	r3, #0
   26d18:	uxtb	r3, r3
   26d1c:	cmp	r3, #0
   26d20:	bne	26d40 <ftello64@plt+0x156d8>
   26d24:	ldr	r3, [fp, #-68]	; 0xffffffbc
   26d28:	cmp	r3, #0
   26d2c:	moveq	r3, #1
   26d30:	movne	r3, #0
   26d34:	uxtb	r3, r3
   26d38:	cmp	r3, #0
   26d3c:	beq	26d64 <ftello64@plt+0x156fc>
   26d40:	ldr	r0, [fp, #-64]	; 0xffffffc0
   26d44:	bl	16d88 <ftello64@plt+0x5720>
   26d48:	ldr	r0, [fp, #-68]	; 0xffffffbc
   26d4c:	bl	16d88 <ftello64@plt+0x5720>
   26d50:	ldr	r3, [fp, #4]
   26d54:	mov	r2, #12
   26d58:	str	r2, [r3]
   26d5c:	mov	r3, #0
   26d60:	b	275ec <ftello64@plt+0x15f84>
   26d64:	ldr	r2, [fp, #-212]	; 0xffffff2c
   26d68:	ldr	r1, [fp, #-200]	; 0xffffff38
   26d6c:	ldr	r0, [fp, #-208]	; 0xffffff30
   26d70:	bl	24c54 <ftello64@plt+0x135ec>
   26d74:	str	r0, [fp, #-20]	; 0xffffffec
   26d78:	ldr	r3, [fp, #-208]	; 0xffffff30
   26d7c:	ldrb	r3, [r3, #4]
   26d80:	cmp	r3, #2
   26d84:	moveq	r3, #1
   26d88:	movne	r3, #0
   26d8c:	uxtb	r3, r3
   26d90:	cmp	r3, #0
   26d94:	beq	26da8 <ftello64@plt+0x15740>
   26d98:	ldr	r3, [fp, #4]
   26d9c:	mov	r2, #2
   26da0:	str	r2, [r3]
   26da4:	b	275d8 <ftello64@plt+0x15f70>
   26da8:	ldr	r3, [fp, #-208]	; 0xffffff30
   26dac:	ldrb	r3, [r3, #4]
   26db0:	cmp	r3, #25
   26db4:	bne	26e48 <ftello64@plt+0x157e0>
   26db8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   26dbc:	ldrb	r3, [r2, #16]
   26dc0:	orr	r3, r3, #1
   26dc4:	strb	r3, [r2, #16]
   26dc8:	mov	r3, #1
   26dcc:	strb	r3, [fp, #-9]
   26dd0:	ldr	r3, [fp, #-212]	; 0xffffff2c
   26dd4:	and	r3, r3, #256	; 0x100
   26dd8:	cmp	r3, #0
   26ddc:	beq	26dec <ftello64@plt+0x15784>
   26de0:	mov	r1, #10
   26de4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   26de8:	bl	1a80c <ftello64@plt+0x91a4>
   26dec:	ldr	r3, [fp, #-200]	; 0xffffff38
   26df0:	ldr	r2, [r3, #40]	; 0x28
   26df4:	ldr	r3, [fp, #-20]	; 0xffffffec
   26df8:	add	r2, r2, r3
   26dfc:	ldr	r3, [fp, #-200]	; 0xffffff38
   26e00:	str	r2, [r3, #40]	; 0x28
   26e04:	ldr	r2, [fp, #-212]	; 0xffffff2c
   26e08:	ldr	r1, [fp, #-200]	; 0xffffff38
   26e0c:	ldr	r0, [fp, #-208]	; 0xffffff30
   26e10:	bl	24c54 <ftello64@plt+0x135ec>
   26e14:	str	r0, [fp, #-20]	; 0xffffffec
   26e18:	ldr	r3, [fp, #-208]	; 0xffffff30
   26e1c:	ldrb	r3, [r3, #4]
   26e20:	cmp	r3, #2
   26e24:	moveq	r3, #1
   26e28:	movne	r3, #0
   26e2c:	uxtb	r3, r3
   26e30:	cmp	r3, #0
   26e34:	beq	26e48 <ftello64@plt+0x157e0>
   26e38:	ldr	r3, [fp, #4]
   26e3c:	mov	r2, #2
   26e40:	str	r2, [r3]
   26e44:	b	275d8 <ftello64@plt+0x15f70>
   26e48:	ldr	r3, [fp, #-208]	; 0xffffff30
   26e4c:	ldrb	r3, [r3, #4]
   26e50:	cmp	r3, #21
   26e54:	bne	26e64 <ftello64@plt+0x157fc>
   26e58:	ldr	r3, [fp, #-208]	; 0xffffff30
   26e5c:	mov	r2, #1
   26e60:	strb	r2, [r3, #4]
   26e64:	mov	r3, #0
   26e68:	str	r3, [fp, #-28]	; 0xffffffe4
   26e6c:	mov	r3, #0
   26e70:	strb	r3, [fp, #-29]	; 0xffffffe3
   26e74:	sub	r3, fp, #192	; 0xc0
   26e78:	str	r3, [fp, #-108]	; 0xffffff94
   26e7c:	mov	r3, #3
   26e80:	str	r3, [fp, #-112]	; 0xffffff90
   26e84:	sub	r0, fp, #112	; 0x70
   26e88:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   26e8c:	str	r3, [sp, #8]
   26e90:	ldr	r3, [fp, #-212]	; 0xffffff2c
   26e94:	str	r3, [sp, #4]
   26e98:	ldr	r3, [fp, #-204]	; 0xffffff34
   26e9c:	str	r3, [sp]
   26ea0:	ldr	r3, [fp, #-20]	; 0xffffffec
   26ea4:	ldr	r2, [fp, #-208]	; 0xffffff30
   26ea8:	ldr	r1, [fp, #-200]	; 0xffffff38
   26eac:	bl	27600 <ftello64@plt+0x15f98>
   26eb0:	str	r0, [fp, #-72]	; 0xffffffb8
   26eb4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   26eb8:	cmp	r3, #0
   26ebc:	movne	r3, #1
   26ec0:	moveq	r3, #0
   26ec4:	uxtb	r3, r3
   26ec8:	cmp	r3, #0
   26ecc:	beq	26ee0 <ftello64@plt+0x15878>
   26ed0:	ldr	r3, [fp, #4]
   26ed4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   26ed8:	str	r2, [r3]
   26edc:	b	275d8 <ftello64@plt+0x15f70>
   26ee0:	mov	r3, #0
   26ee4:	strb	r3, [fp, #-21]	; 0xffffffeb
   26ee8:	ldr	r2, [fp, #-212]	; 0xffffff2c
   26eec:	ldr	r1, [fp, #-200]	; 0xffffff38
   26ef0:	ldr	r0, [fp, #-208]	; 0xffffff30
   26ef4:	bl	24c54 <ftello64@plt+0x135ec>
   26ef8:	str	r0, [fp, #-20]	; 0xffffffec
   26efc:	ldr	r3, [fp, #-112]	; 0xffffff90
   26f00:	cmp	r3, #4
   26f04:	beq	26fec <ftello64@plt+0x15984>
   26f08:	ldr	r3, [fp, #-112]	; 0xffffff90
   26f0c:	cmp	r3, #2
   26f10:	beq	26fec <ftello64@plt+0x15984>
   26f14:	ldr	r3, [fp, #-208]	; 0xffffff30
   26f18:	ldrb	r3, [r3, #4]
   26f1c:	cmp	r3, #2
   26f20:	moveq	r3, #1
   26f24:	movne	r3, #0
   26f28:	uxtb	r3, r3
   26f2c:	cmp	r3, #0
   26f30:	beq	26f44 <ftello64@plt+0x158dc>
   26f34:	ldr	r3, [fp, #4]
   26f38:	mov	r2, #7
   26f3c:	str	r2, [r3]
   26f40:	b	275d8 <ftello64@plt+0x15f70>
   26f44:	ldr	r3, [fp, #-208]	; 0xffffff30
   26f48:	ldrb	r3, [r3, #4]
   26f4c:	cmp	r3, #22
   26f50:	bne	26fec <ftello64@plt+0x15984>
   26f54:	ldr	r3, [fp, #-200]	; 0xffffff38
   26f58:	ldr	r2, [r3, #40]	; 0x28
   26f5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   26f60:	add	r2, r2, r3
   26f64:	ldr	r3, [fp, #-200]	; 0xffffff38
   26f68:	str	r2, [r3, #40]	; 0x28
   26f6c:	sub	r3, fp, #128	; 0x80
   26f70:	ldr	r2, [fp, #-212]	; 0xffffff2c
   26f74:	ldr	r1, [fp, #-200]	; 0xffffff38
   26f78:	mov	r0, r3
   26f7c:	bl	24c54 <ftello64@plt+0x135ec>
   26f80:	str	r0, [fp, #-28]	; 0xffffffe4
   26f84:	ldrb	r3, [fp, #-124]	; 0xffffff84
   26f88:	cmp	r3, #2
   26f8c:	moveq	r3, #1
   26f90:	movne	r3, #0
   26f94:	uxtb	r3, r3
   26f98:	cmp	r3, #0
   26f9c:	beq	26fb0 <ftello64@plt+0x15948>
   26fa0:	ldr	r3, [fp, #4]
   26fa4:	mov	r2, #7
   26fa8:	str	r2, [r3]
   26fac:	b	275d8 <ftello64@plt+0x15f70>
   26fb0:	ldrb	r3, [fp, #-124]	; 0xffffff84
   26fb4:	cmp	r3, #21
   26fb8:	bne	26fe4 <ftello64@plt+0x1597c>
   26fbc:	ldr	r3, [fp, #-200]	; 0xffffff38
   26fc0:	ldr	r2, [r3, #40]	; 0x28
   26fc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   26fc8:	sub	r2, r2, r3
   26fcc:	ldr	r3, [fp, #-200]	; 0xffffff38
   26fd0:	str	r2, [r3, #40]	; 0x28
   26fd4:	ldr	r3, [fp, #-208]	; 0xffffff30
   26fd8:	mov	r2, #1
   26fdc:	strb	r2, [r3, #4]
   26fe0:	b	26fec <ftello64@plt+0x15984>
   26fe4:	mov	r3, #1
   26fe8:	strb	r3, [fp, #-29]	; 0xffffffe3
   26fec:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   26ff0:	cmp	r3, #0
   26ff4:	beq	27108 <ftello64@plt+0x15aa0>
   26ff8:	sub	r3, fp, #160	; 0xa0
   26ffc:	str	r3, [fp, #-116]	; 0xffffff8c
   27000:	mov	r3, #3
   27004:	str	r3, [fp, #-120]	; 0xffffff88
   27008:	sub	r2, fp, #128	; 0x80
   2700c:	sub	r0, fp, #120	; 0x78
   27010:	mov	r3, #1
   27014:	str	r3, [sp, #8]
   27018:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2701c:	str	r3, [sp, #4]
   27020:	ldr	r3, [fp, #-204]	; 0xffffff34
   27024:	str	r3, [sp]
   27028:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2702c:	ldr	r1, [fp, #-200]	; 0xffffff38
   27030:	bl	27600 <ftello64@plt+0x15f98>
   27034:	str	r0, [fp, #-72]	; 0xffffffb8
   27038:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2703c:	cmp	r3, #0
   27040:	movne	r3, #1
   27044:	moveq	r3, #0
   27048:	uxtb	r3, r3
   2704c:	cmp	r3, #0
   27050:	beq	27064 <ftello64@plt+0x159fc>
   27054:	ldr	r3, [fp, #4]
   27058:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2705c:	str	r2, [r3]
   27060:	b	275d8 <ftello64@plt+0x15f70>
   27064:	ldr	r2, [fp, #-212]	; 0xffffff2c
   27068:	ldr	r1, [fp, #-200]	; 0xffffff38
   2706c:	ldr	r0, [fp, #-208]	; 0xffffff30
   27070:	bl	24c54 <ftello64@plt+0x135ec>
   27074:	str	r0, [fp, #-20]	; 0xffffffec
   27078:	sub	r1, fp, #112	; 0x70
   2707c:	sub	r2, fp, #96	; 0x60
   27080:	ldr	r3, [fp, #-60]	; 0xffffffc4
   27084:	str	r3, [sp, #32]
   27088:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2708c:	str	r3, [sp, #28]
   27090:	ldr	r3, [fp, #-52]	; 0xffffffcc
   27094:	str	r3, [sp, #24]
   27098:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2709c:	str	r3, [sp, #20]
   270a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   270a4:	str	r3, [sp, #16]
   270a8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   270ac:	str	r3, [sp, #12]
   270b0:	ldr	r3, [fp, #-212]	; 0xffffff2c
   270b4:	str	r3, [sp, #8]
   270b8:	ldr	r3, [fp, #-204]	; 0xffffff34
   270bc:	str	r3, [sp, #4]
   270c0:	sub	r3, fp, #120	; 0x78
   270c4:	str	r3, [sp]
   270c8:	mov	r3, r1
   270cc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   270d0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   270d4:	bl	2670c <ftello64@plt+0x150a4>
   270d8:	mov	r2, r0
   270dc:	ldr	r3, [fp, #4]
   270e0:	str	r2, [r3]
   270e4:	ldr	r3, [fp, #4]
   270e8:	ldr	r3, [r3]
   270ec:	cmp	r3, #0
   270f0:	movne	r3, #1
   270f4:	moveq	r3, #0
   270f8:	uxtb	r3, r3
   270fc:	cmp	r3, #0
   27100:	beq	27304 <ftello64@plt+0x15c9c>
   27104:	b	275d8 <ftello64@plt+0x15f70>
   27108:	ldr	r3, [fp, #-112]	; 0xffffff90
   2710c:	cmp	r3, #4
   27110:	ldrls	pc, [pc, r3, lsl #2]
   27114:	b	2729c <ftello64@plt+0x15c34>
   27118:	andeq	r7, r2, ip, lsr #2
   2711c:	andeq	r7, r2, r0, asr #2
   27120:	strdeq	r7, [r2], -r0
   27124:	andeq	r7, r2, r4, lsr r2
   27128:	muleq	r2, ip, r2
   2712c:	ldrb	r3, [fp, #-108]	; 0xffffff94
   27130:	mov	r1, r3
   27134:	ldr	r0, [fp, #-64]	; 0xffffffc0
   27138:	bl	1a80c <ftello64@plt+0x91a4>
   2713c:	b	27304 <ftello64@plt+0x15c9c>
   27140:	ldr	r3, [fp, #-68]	; 0xffffffbc
   27144:	ldr	r3, [r3, #20]
   27148:	ldr	r2, [fp, #-8]
   2714c:	cmp	r2, r3
   27150:	moveq	r3, #1
   27154:	movne	r3, #0
   27158:	uxtb	r3, r3
   2715c:	cmp	r3, #0
   27160:	beq	271c0 <ftello64@plt+0x15b58>
   27164:	ldr	r3, [fp, #-68]	; 0xffffffbc
   27168:	ldr	r3, [r3, #20]
   2716c:	lsl	r3, r3, #1
   27170:	add	r3, r3, #1
   27174:	str	r3, [fp, #-8]
   27178:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2717c:	ldr	r2, [r3]
   27180:	ldr	r3, [fp, #-8]
   27184:	lsl	r3, r3, #2
   27188:	mov	r1, r3
   2718c:	mov	r0, r2
   27190:	bl	35ffc <ftello64@plt+0x24994>
   27194:	str	r0, [fp, #-76]	; 0xffffffb4
   27198:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2719c:	cmp	r3, #0
   271a0:	moveq	r3, #1
   271a4:	movne	r3, #0
   271a8:	uxtb	r3, r3
   271ac:	cmp	r3, #0
   271b0:	bne	275a8 <ftello64@plt+0x15f40>
   271b4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   271b8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   271bc:	str	r2, [r3]
   271c0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   271c4:	ldr	r2, [r3]
   271c8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   271cc:	ldr	r3, [r3, #20]
   271d0:	add	r0, r3, #1
   271d4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   271d8:	str	r0, [r1, #20]
   271dc:	lsl	r3, r3, #2
   271e0:	add	r3, r2, r3
   271e4:	ldr	r2, [fp, #-108]	; 0xffffff94
   271e8:	str	r2, [r3]
   271ec:	b	27304 <ftello64@plt+0x15c9c>
   271f0:	ldr	r3, [fp, #-108]	; 0xffffff94
   271f4:	sub	r2, fp, #100	; 0x64
   271f8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   271fc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   27200:	bl	27944 <ftello64@plt+0x162dc>
   27204:	mov	r2, r0
   27208:	ldr	r3, [fp, #4]
   2720c:	str	r2, [r3]
   27210:	ldr	r3, [fp, #4]
   27214:	ldr	r3, [r3]
   27218:	cmp	r3, #0
   2721c:	movne	r3, #1
   27220:	moveq	r3, #0
   27224:	uxtb	r3, r3
   27228:	cmp	r3, #0
   2722c:	beq	272f8 <ftello64@plt+0x15c90>
   27230:	b	275d8 <ftello64@plt+0x15f70>
   27234:	ldr	r1, [fp, #-108]	; 0xffffff94
   27238:	sub	r2, fp, #92	; 0x5c
   2723c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   27240:	str	r3, [sp, #12]
   27244:	ldr	r3, [fp, #-56]	; 0xffffffc8
   27248:	str	r3, [sp, #8]
   2724c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   27250:	str	r3, [sp, #4]
   27254:	ldr	r3, [fp, #-48]	; 0xffffffd0
   27258:	str	r3, [sp]
   2725c:	mov	r3, r1
   27260:	ldr	r1, [fp, #-68]	; 0xffffffbc
   27264:	ldr	r0, [fp, #-64]	; 0xffffffc0
   27268:	bl	26bdc <ftello64@plt+0x15574>
   2726c:	mov	r2, r0
   27270:	ldr	r3, [fp, #4]
   27274:	str	r2, [r3]
   27278:	ldr	r3, [fp, #4]
   2727c:	ldr	r3, [r3]
   27280:	cmp	r3, #0
   27284:	movne	r3, #1
   27288:	moveq	r3, #0
   2728c:	uxtb	r3, r3
   27290:	cmp	r3, #0
   27294:	beq	27300 <ftello64@plt+0x15c98>
   27298:	b	275d8 <ftello64@plt+0x15f70>
   2729c:	ldr	r3, [fp, #-200]	; 0xffffff38
   272a0:	ldr	r0, [r3, #64]	; 0x40
   272a4:	ldr	r3, [fp, #-108]	; 0xffffff94
   272a8:	sub	r1, fp, #104	; 0x68
   272ac:	ldr	r2, [fp, #-212]	; 0xffffff2c
   272b0:	str	r2, [sp, #4]
   272b4:	str	r3, [sp]
   272b8:	mov	r3, r1
   272bc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   272c0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   272c4:	bl	279bc <ftello64@plt+0x16354>
   272c8:	mov	r2, r0
   272cc:	ldr	r3, [fp, #4]
   272d0:	str	r2, [r3]
   272d4:	ldr	r3, [fp, #4]
   272d8:	ldr	r3, [r3]
   272dc:	cmp	r3, #0
   272e0:	movne	r3, #1
   272e4:	moveq	r3, #0
   272e8:	uxtb	r3, r3
   272ec:	cmp	r3, #0
   272f0:	bne	275d4 <ftello64@plt+0x15f6c>
   272f4:	b	27304 <ftello64@plt+0x15c9c>
   272f8:	nop	{0}
   272fc:	b	27304 <ftello64@plt+0x15c9c>
   27300:	nop	{0}
   27304:	ldr	r3, [fp, #-208]	; 0xffffff30
   27308:	ldrb	r3, [r3, #4]
   2730c:	cmp	r3, #2
   27310:	moveq	r3, #1
   27314:	movne	r3, #0
   27318:	uxtb	r3, r3
   2731c:	cmp	r3, #0
   27320:	beq	27338 <ftello64@plt+0x15cd0>
   27324:	ldr	r3, [fp, #4]
   27328:	mov	r2, #7
   2732c:	str	r2, [r3]
   27330:	nop	{0}
   27334:	b	275d8 <ftello64@plt+0x15f70>
   27338:	ldr	r3, [fp, #-208]	; 0xffffff30
   2733c:	ldrb	r3, [r3, #4]
   27340:	cmp	r3, #21
   27344:	bne	26e64 <ftello64@plt+0x157fc>
   27348:	ldr	r3, [fp, #-200]	; 0xffffff38
   2734c:	ldr	r2, [r3, #40]	; 0x28
   27350:	ldr	r3, [fp, #-20]	; 0xffffffec
   27354:	add	r2, r2, r3
   27358:	ldr	r3, [fp, #-200]	; 0xffffff38
   2735c:	str	r2, [r3, #40]	; 0x28
   27360:	ldrb	r3, [fp, #-9]
   27364:	cmp	r3, #0
   27368:	bne	27370 <ftello64@plt+0x15d08>
   2736c:	b	27378 <ftello64@plt+0x15d10>
   27370:	ldr	r0, [fp, #-64]	; 0xffffffc0
   27374:	bl	1aa44 <ftello64@plt+0x93dc>
   27378:	ldr	r3, [fp, #-204]	; 0xffffff34
   2737c:	ldr	r3, [r3, #92]	; 0x5c
   27380:	cmp	r3, #1
   27384:	ble	2739c <ftello64@plt+0x15d34>
   27388:	ldr	r3, [fp, #-204]	; 0xffffff34
   2738c:	ldr	r3, [r3, #60]	; 0x3c
   27390:	mov	r1, r3
   27394:	ldr	r0, [fp, #-64]	; 0xffffffc0
   27398:	bl	1ab3c <ftello64@plt+0x94d4>
   2739c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   273a0:	ldr	r3, [r3, #20]
   273a4:	cmp	r3, #0
   273a8:	bne	27414 <ftello64@plt+0x15dac>
   273ac:	ldr	r3, [fp, #-68]	; 0xffffffbc
   273b0:	ldr	r3, [r3, #24]
   273b4:	cmp	r3, #0
   273b8:	bne	27414 <ftello64@plt+0x15dac>
   273bc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   273c0:	ldr	r3, [r3, #28]
   273c4:	cmp	r3, #0
   273c8:	bne	27414 <ftello64@plt+0x15dac>
   273cc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   273d0:	ldr	r3, [r3, #32]
   273d4:	cmp	r3, #0
   273d8:	bne	27414 <ftello64@plt+0x15dac>
   273dc:	ldr	r3, [fp, #-204]	; 0xffffff34
   273e0:	ldr	r3, [r3, #92]	; 0x5c
   273e4:	cmp	r3, #1
   273e8:	ble	2754c <ftello64@plt+0x15ee4>
   273ec:	ldr	r3, [fp, #-68]	; 0xffffffbc
   273f0:	ldr	r3, [r3, #36]	; 0x24
   273f4:	cmp	r3, #0
   273f8:	bne	27414 <ftello64@plt+0x15dac>
   273fc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   27400:	ldrb	r3, [r3, #16]
   27404:	and	r3, r3, #1
   27408:	uxtb	r3, r3
   2740c:	cmp	r3, #0
   27410:	beq	2754c <ftello64@plt+0x15ee4>
   27414:	ldr	r2, [fp, #-204]	; 0xffffff34
   27418:	ldrb	r3, [r2, #88]	; 0x58
   2741c:	orr	r3, r3, #2
   27420:	strb	r3, [r2, #88]	; 0x58
   27424:	mov	r3, #6
   27428:	strb	r3, [fp, #-84]	; 0xffffffac
   2742c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   27430:	str	r3, [fp, #-88]	; 0xffffffa8
   27434:	sub	r3, fp, #88	; 0x58
   27438:	mov	r2, #0
   2743c:	mov	r1, #0
   27440:	ldr	r0, [fp, #-204]	; 0xffffff34
   27444:	bl	28c14 <ftello64@plt+0x175ac>
   27448:	str	r0, [fp, #-80]	; 0xffffffb0
   2744c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   27450:	cmp	r3, #0
   27454:	moveq	r3, #1
   27458:	movne	r3, #0
   2745c:	uxtb	r3, r3
   27460:	cmp	r3, #0
   27464:	bne	275b0 <ftello64@plt+0x15f48>
   27468:	mov	r3, #0
   2746c:	str	r3, [fp, #-36]	; 0xffffffdc
   27470:	b	2749c <ftello64@plt+0x15e34>
   27474:	ldr	r3, [fp, #-36]	; 0xffffffdc
   27478:	lsl	r3, r3, #2
   2747c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   27480:	add	r3, r2, r3
   27484:	ldr	r3, [r3]
   27488:	cmp	r3, #0
   2748c:	bne	274ac <ftello64@plt+0x15e44>
   27490:	ldr	r3, [fp, #-36]	; 0xffffffdc
   27494:	add	r3, r3, #1
   27498:	str	r3, [fp, #-36]	; 0xffffffdc
   2749c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   274a0:	cmp	r3, #7
   274a4:	ble	27474 <ftello64@plt+0x15e0c>
   274a8:	b	274b0 <ftello64@plt+0x15e48>
   274ac:	nop	{0}
   274b0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   274b4:	cmp	r3, #7
   274b8:	bgt	27538 <ftello64@plt+0x15ed0>
   274bc:	mov	r3, #3
   274c0:	strb	r3, [fp, #-84]	; 0xffffffac
   274c4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   274c8:	str	r3, [fp, #-88]	; 0xffffffa8
   274cc:	sub	r3, fp, #88	; 0x58
   274d0:	mov	r2, #0
   274d4:	mov	r1, #0
   274d8:	ldr	r0, [fp, #-204]	; 0xffffff34
   274dc:	bl	28c14 <ftello64@plt+0x175ac>
   274e0:	str	r0, [fp, #-16]
   274e4:	ldr	r3, [fp, #-16]
   274e8:	cmp	r3, #0
   274ec:	moveq	r3, #1
   274f0:	movne	r3, #0
   274f4:	uxtb	r3, r3
   274f8:	cmp	r3, #0
   274fc:	bne	275b8 <ftello64@plt+0x15f50>
   27500:	mov	r3, #10
   27504:	ldr	r2, [fp, #-80]	; 0xffffffb0
   27508:	ldr	r1, [fp, #-16]
   2750c:	ldr	r0, [fp, #-204]	; 0xffffff34
   27510:	bl	28bac <ftello64@plt+0x17544>
   27514:	str	r0, [fp, #-16]
   27518:	ldr	r3, [fp, #-16]
   2751c:	cmp	r3, #0
   27520:	moveq	r3, #1
   27524:	movne	r3, #0
   27528:	uxtb	r3, r3
   2752c:	cmp	r3, #0
   27530:	beq	2759c <ftello64@plt+0x15f34>
   27534:	b	275c4 <ftello64@plt+0x15f5c>
   27538:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2753c:	bl	16d88 <ftello64@plt+0x5720>
   27540:	ldr	r3, [fp, #-80]	; 0xffffffb0
   27544:	str	r3, [fp, #-16]
   27548:	b	2759c <ftello64@plt+0x15f34>
   2754c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   27550:	bl	28b3c <ftello64@plt+0x174d4>
   27554:	mov	r3, #3
   27558:	strb	r3, [fp, #-84]	; 0xffffffac
   2755c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   27560:	str	r3, [fp, #-88]	; 0xffffffa8
   27564:	sub	r3, fp, #88	; 0x58
   27568:	mov	r2, #0
   2756c:	mov	r1, #0
   27570:	ldr	r0, [fp, #-204]	; 0xffffff34
   27574:	bl	28c14 <ftello64@plt+0x175ac>
   27578:	str	r0, [fp, #-16]
   2757c:	ldr	r3, [fp, #-16]
   27580:	cmp	r3, #0
   27584:	moveq	r3, #1
   27588:	movne	r3, #0
   2758c:	uxtb	r3, r3
   27590:	cmp	r3, #0
   27594:	bne	275c0 <ftello64@plt+0x15f58>
   27598:	b	275a0 <ftello64@plt+0x15f38>
   2759c:	nop	{0}
   275a0:	ldr	r3, [fp, #-16]
   275a4:	b	275ec <ftello64@plt+0x15f84>
   275a8:	nop	{0}
   275ac:	b	275c4 <ftello64@plt+0x15f5c>
   275b0:	nop	{0}
   275b4:	b	275c4 <ftello64@plt+0x15f5c>
   275b8:	nop	{0}
   275bc:	b	275c4 <ftello64@plt+0x15f5c>
   275c0:	nop	{0}
   275c4:	ldr	r3, [fp, #4]
   275c8:	mov	r2, #12
   275cc:	str	r2, [r3]
   275d0:	b	275d8 <ftello64@plt+0x15f70>
   275d4:	nop	{0}
   275d8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   275dc:	bl	16d88 <ftello64@plt+0x5720>
   275e0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   275e4:	bl	28b3c <ftello64@plt+0x174d4>
   275e8:	mov	r3, #0
   275ec:	mov	r0, r3
   275f0:	sub	sp, fp, #4
   275f4:	ldr	fp, [sp]
   275f8:	add	sp, sp, #4
   275fc:	pop	{pc}		; (ldr pc, [sp], #4)
   27600:	str	fp, [sp, #-8]!
   27604:	str	lr, [sp, #4]
   27608:	add	fp, sp, #4
   2760c:	sub	sp, sp, #32
   27610:	str	r0, [fp, #-24]	; 0xffffffe8
   27614:	str	r1, [fp, #-28]	; 0xffffffe4
   27618:	str	r2, [fp, #-32]	; 0xffffffe0
   2761c:	str	r3, [fp, #-36]	; 0xffffffdc
   27620:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27624:	ldr	r3, [r3, #40]	; 0x28
   27628:	mov	r1, r3
   2762c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   27630:	bl	1abc4 <ftello64@plt+0x955c>
   27634:	str	r0, [fp, #-8]
   27638:	ldr	r3, [fp, #-8]
   2763c:	cmp	r3, #1
   27640:	ble	27690 <ftello64@plt+0x16028>
   27644:	ldr	r3, [fp, #-24]	; 0xffffffe8
   27648:	mov	r2, #1
   2764c:	str	r2, [r3]
   27650:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27654:	ldr	r3, [r3, #40]	; 0x28
   27658:	mov	r1, r3
   2765c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   27660:	bl	1ac68 <ftello64@plt+0x9600>
   27664:	mov	r2, r0
   27668:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2766c:	str	r2, [r3, #4]
   27670:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27674:	ldr	r2, [r3, #40]	; 0x28
   27678:	ldr	r3, [fp, #-8]
   2767c:	add	r2, r2, r3
   27680:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27684:	str	r2, [r3, #40]	; 0x28
   27688:	mov	r3, #0
   2768c:	b	2776c <ftello64@plt+0x16104>
   27690:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27694:	ldr	r2, [r3, #40]	; 0x28
   27698:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2769c:	add	r2, r2, r3
   276a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   276a4:	str	r2, [r3, #40]	; 0x28
   276a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   276ac:	ldrb	r3, [r3, #4]
   276b0:	cmp	r3, #26
   276b4:	beq	276d8 <ftello64@plt+0x16070>
   276b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   276bc:	ldrb	r3, [r3, #4]
   276c0:	cmp	r3, #30
   276c4:	beq	276d8 <ftello64@plt+0x16070>
   276c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   276cc:	ldrb	r3, [r3, #4]
   276d0:	cmp	r3, #28
   276d4:	bne	276f0 <ftello64@plt+0x16088>
   276d8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   276dc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   276e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   276e4:	bl	27780 <ftello64@plt+0x16118>
   276e8:	mov	r3, r0
   276ec:	b	2776c <ftello64@plt+0x16104>
   276f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   276f4:	ldrb	r3, [r3, #4]
   276f8:	cmp	r3, #22
   276fc:	moveq	r3, #1
   27700:	movne	r3, #0
   27704:	uxtb	r3, r3
   27708:	cmp	r3, #0
   2770c:	beq	2774c <ftello64@plt+0x160e4>
   27710:	ldrb	r3, [fp, #12]
   27714:	eor	r3, r3, #1
   27718:	uxtb	r3, r3
   2771c:	cmp	r3, #0
   27720:	beq	2774c <ftello64@plt+0x160e4>
   27724:	sub	r3, fp, #16
   27728:	ldr	r2, [fp, #8]
   2772c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   27730:	mov	r0, r3
   27734:	bl	24c54 <ftello64@plt+0x135ec>
   27738:	ldrb	r3, [fp, #-12]
   2773c:	cmp	r3, #21
   27740:	beq	2774c <ftello64@plt+0x160e4>
   27744:	mov	r3, #11
   27748:	b	2776c <ftello64@plt+0x16104>
   2774c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   27750:	mov	r2, #0
   27754:	str	r2, [r3]
   27758:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2775c:	ldrb	r2, [r3]
   27760:	ldr	r3, [fp, #-24]	; 0xffffffe8
   27764:	strb	r2, [r3, #4]
   27768:	mov	r3, #0
   2776c:	mov	r0, r3
   27770:	sub	sp, fp, #4
   27774:	ldr	fp, [sp]
   27778:	add	sp, sp, #4
   2777c:	pop	{pc}		; (ldr pc, [sp], #4)
   27780:	str	fp, [sp, #-8]!
   27784:	str	lr, [sp, #4]
   27788:	add	fp, sp, #4
   2778c:	sub	sp, sp, #32
   27790:	str	r0, [fp, #-24]	; 0xffffffe8
   27794:	str	r1, [fp, #-28]	; 0xffffffe4
   27798:	str	r2, [fp, #-32]	; 0xffffffe0
   2779c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   277a0:	ldrb	r3, [r3]
   277a4:	strb	r3, [fp, #-13]
   277a8:	mov	r3, #0
   277ac:	str	r3, [fp, #-12]
   277b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   277b4:	ldr	r2, [r3, #56]	; 0x38
   277b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   277bc:	ldr	r3, [r3, #40]	; 0x28
   277c0:	cmp	r2, r3
   277c4:	bgt	277d0 <ftello64@plt+0x16168>
   277c8:	mov	r3, #7
   277cc:	b	27930 <ftello64@plt+0x162c8>
   277d0:	ldr	r3, [fp, #-12]
   277d4:	cmp	r3, #31
   277d8:	ble	277e4 <ftello64@plt+0x1617c>
   277dc:	mov	r3, #7
   277e0:	b	27930 <ftello64@plt+0x162c8>
   277e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   277e8:	ldrb	r3, [r3, #4]
   277ec:	cmp	r3, #30
   277f0:	bne	27808 <ftello64@plt+0x161a0>
   277f4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   277f8:	bl	1d394 <ftello64@plt+0xbd2c>
   277fc:	mov	r3, r0
   27800:	strb	r3, [fp, #-5]
   27804:	b	27830 <ftello64@plt+0x161c8>
   27808:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2780c:	ldr	r2, [r3, #4]
   27810:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27814:	ldr	r3, [r3, #40]	; 0x28
   27818:	add	r0, r3, #1
   2781c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   27820:	str	r0, [r1, #40]	; 0x28
   27824:	add	r3, r2, r3
   27828:	ldrb	r3, [r3]
   2782c:	strb	r3, [fp, #-5]
   27830:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27834:	ldr	r2, [r3, #56]	; 0x38
   27838:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2783c:	ldr	r3, [r3, #40]	; 0x28
   27840:	cmp	r2, r3
   27844:	bgt	27850 <ftello64@plt+0x161e8>
   27848:	mov	r3, #7
   2784c:	b	27930 <ftello64@plt+0x162c8>
   27850:	ldrb	r2, [fp, #-5]
   27854:	ldrb	r3, [fp, #-13]
   27858:	cmp	r2, r3
   2785c:	bne	27880 <ftello64@plt+0x16218>
   27860:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27864:	ldr	r3, [r3, #4]
   27868:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2786c:	ldr	r2, [r2, #40]	; 0x28
   27870:	add	r3, r3, r2
   27874:	ldrb	r3, [r3]
   27878:	cmp	r3, #93	; 0x5d
   2787c:	beq	278a8 <ftello64@plt+0x16240>
   27880:	ldr	r3, [fp, #-24]	; 0xffffffe8
   27884:	ldr	r2, [r3, #4]
   27888:	ldr	r3, [fp, #-12]
   2788c:	add	r3, r2, r3
   27890:	ldrb	r2, [fp, #-5]
   27894:	strb	r2, [r3]
   27898:	ldr	r3, [fp, #-12]
   2789c:	add	r3, r3, #1
   278a0:	str	r3, [fp, #-12]
   278a4:	b	277d0 <ftello64@plt+0x16168>
   278a8:	nop	{0}
   278ac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   278b0:	ldr	r3, [r3, #40]	; 0x28
   278b4:	add	r2, r3, #1
   278b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   278bc:	str	r2, [r3, #40]	; 0x28
   278c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   278c4:	ldr	r2, [r3, #4]
   278c8:	ldr	r3, [fp, #-12]
   278cc:	add	r3, r2, r3
   278d0:	mov	r2, #0
   278d4:	strb	r2, [r3]
   278d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   278dc:	ldrb	r3, [r3, #4]
   278e0:	cmp	r3, #28
   278e4:	beq	27908 <ftello64@plt+0x162a0>
   278e8:	cmp	r3, #30
   278ec:	beq	27918 <ftello64@plt+0x162b0>
   278f0:	cmp	r3, #26
   278f4:	bne	27928 <ftello64@plt+0x162c0>
   278f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   278fc:	mov	r2, #3
   27900:	str	r2, [r3]
   27904:	b	2792c <ftello64@plt+0x162c4>
   27908:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2790c:	mov	r2, #2
   27910:	str	r2, [r3]
   27914:	b	2792c <ftello64@plt+0x162c4>
   27918:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2791c:	mov	r2, #4
   27920:	str	r2, [r3]
   27924:	b	2792c <ftello64@plt+0x162c4>
   27928:	nop	{0}
   2792c:	mov	r3, #0
   27930:	mov	r0, r3
   27934:	sub	sp, fp, #4
   27938:	ldr	fp, [sp]
   2793c:	add	sp, sp, #4
   27940:	pop	{pc}		; (ldr pc, [sp], #4)
   27944:	str	fp, [sp, #-8]!
   27948:	str	lr, [sp, #4]
   2794c:	add	fp, sp, #4
   27950:	sub	sp, sp, #16
   27954:	str	r0, [fp, #-8]
   27958:	str	r1, [fp, #-12]
   2795c:	str	r2, [fp, #-16]
   27960:	str	r3, [fp, #-20]	; 0xffffffec
   27964:	ldr	r0, [fp, #-20]	; 0xffffffec
   27968:	bl	114e8 <strlen@plt>
   2796c:	mov	r3, r0
   27970:	cmp	r3, #1
   27974:	movne	r3, #1
   27978:	moveq	r3, #0
   2797c:	uxtb	r3, r3
   27980:	cmp	r3, #0
   27984:	beq	27990 <ftello64@plt+0x16328>
   27988:	mov	r3, #3
   2798c:	b	279a8 <ftello64@plt+0x16340>
   27990:	ldr	r3, [fp, #-20]	; 0xffffffec
   27994:	ldrb	r3, [r3]
   27998:	mov	r1, r3
   2799c:	ldr	r0, [fp, #-8]
   279a0:	bl	1a80c <ftello64@plt+0x91a4>
   279a4:	mov	r3, #0
   279a8:	mov	r0, r3
   279ac:	sub	sp, fp, #4
   279b0:	ldr	fp, [sp]
   279b4:	add	sp, sp, #4
   279b8:	pop	{pc}		; (ldr pc, [sp], #4)
   279bc:	str	r4, [sp, #-12]!
   279c0:	str	fp, [sp, #4]
   279c4:	str	lr, [sp, #8]
   279c8:	add	fp, sp, #8
   279cc:	sub	sp, sp, #36	; 0x24
   279d0:	str	r0, [fp, #-32]	; 0xffffffe0
   279d4:	str	r1, [fp, #-36]	; 0xffffffdc
   279d8:	str	r2, [fp, #-40]	; 0xffffffd8
   279dc:	str	r3, [fp, #-44]	; 0xffffffd4
   279e0:	ldr	r3, [fp, #4]
   279e4:	str	r3, [fp, #-20]	; 0xffffffec
   279e8:	ldr	r3, [fp, #8]
   279ec:	and	r3, r3, #4194304	; 0x400000
   279f0:	cmp	r3, #0
   279f4:	beq	27a3c <ftello64@plt+0x163d4>
   279f8:	movw	r1, #43768	; 0xaaf8
   279fc:	movt	r1, #3
   27a00:	ldr	r0, [fp, #-20]	; 0xffffffec
   27a04:	bl	112c0 <strcmp@plt>
   27a08:	mov	r3, r0
   27a0c:	cmp	r3, #0
   27a10:	beq	27a30 <ftello64@plt+0x163c8>
   27a14:	movw	r1, #43776	; 0xab00
   27a18:	movt	r1, #3
   27a1c:	ldr	r0, [fp, #-20]	; 0xffffffec
   27a20:	bl	112c0 <strcmp@plt>
   27a24:	mov	r3, r0
   27a28:	cmp	r3, #0
   27a2c:	bne	27a3c <ftello64@plt+0x163d4>
   27a30:	movw	r3, #43784	; 0xab08
   27a34:	movt	r3, #3
   27a38:	str	r3, [fp, #-20]	; 0xffffffec
   27a3c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   27a40:	ldr	r2, [r3]
   27a44:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27a48:	ldr	r3, [r3, #36]	; 0x24
   27a4c:	cmp	r2, r3
   27a50:	moveq	r3, #1
   27a54:	movne	r3, #0
   27a58:	uxtb	r3, r3
   27a5c:	cmp	r3, #0
   27a60:	beq	27ad4 <ftello64@plt+0x1646c>
   27a64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27a68:	ldr	r3, [r3, #36]	; 0x24
   27a6c:	lsl	r3, r3, #1
   27a70:	add	r3, r3, #1
   27a74:	str	r3, [fp, #-24]	; 0xffffffe8
   27a78:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27a7c:	ldr	r2, [r3, #12]
   27a80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   27a84:	lsl	r3, r3, #2
   27a88:	mov	r1, r3
   27a8c:	mov	r0, r2
   27a90:	bl	35ffc <ftello64@plt+0x24994>
   27a94:	str	r0, [fp, #-28]	; 0xffffffe4
   27a98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27a9c:	cmp	r3, #0
   27aa0:	moveq	r3, #1
   27aa4:	movne	r3, #0
   27aa8:	uxtb	r3, r3
   27aac:	cmp	r3, #0
   27ab0:	beq	27abc <ftello64@plt+0x16454>
   27ab4:	mov	r3, #12
   27ab8:	b	28714 <ftello64@plt+0x170ac>
   27abc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27ac0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   27ac4:	str	r2, [r3, #12]
   27ac8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   27acc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   27ad0:	str	r2, [r3]
   27ad4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27ad8:	ldr	r2, [r3, #12]
   27adc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27ae0:	ldr	r3, [r3, #36]	; 0x24
   27ae4:	add	r0, r3, #1
   27ae8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   27aec:	str	r0, [r1, #36]	; 0x24
   27af0:	lsl	r3, r3, #2
   27af4:	add	r4, r2, r3
   27af8:	ldr	r0, [fp, #-20]	; 0xffffffec
   27afc:	bl	11284 <wctype@plt>
   27b00:	mov	r3, r0
   27b04:	str	r3, [r4]
   27b08:	movw	r1, #43748	; 0xaae4
   27b0c:	movt	r1, #3
   27b10:	ldr	r0, [fp, #-20]	; 0xffffffec
   27b14:	bl	112c0 <strcmp@plt>
   27b18:	mov	r3, r0
   27b1c:	cmp	r3, #0
   27b20:	bne	27c08 <ftello64@plt+0x165a0>
   27b24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   27b28:	cmp	r3, #0
   27b2c:	movne	r3, #1
   27b30:	moveq	r3, #0
   27b34:	uxtb	r3, r3
   27b38:	cmp	r3, #0
   27b3c:	beq	27bac <ftello64@plt+0x16544>
   27b40:	mov	r3, #0
   27b44:	str	r3, [fp, #-16]
   27b48:	b	27b9c <ftello64@plt+0x16534>
   27b4c:	bl	114b8 <__ctype_b_loc@plt>
   27b50:	mov	r3, r0
   27b54:	ldr	r2, [r3]
   27b58:	ldr	r3, [fp, #-16]
   27b5c:	lsl	r3, r3, #1
   27b60:	add	r3, r2, r3
   27b64:	ldrh	r3, [r3]
   27b68:	and	r3, r3, #8
   27b6c:	cmp	r3, #0
   27b70:	beq	27b90 <ftello64@plt+0x16528>
   27b74:	ldr	r3, [fp, #-16]
   27b78:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27b7c:	add	r3, r2, r3
   27b80:	ldrb	r3, [r3]
   27b84:	mov	r1, r3
   27b88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27b8c:	bl	1a80c <ftello64@plt+0x91a4>
   27b90:	ldr	r3, [fp, #-16]
   27b94:	add	r3, r3, #1
   27b98:	str	r3, [fp, #-16]
   27b9c:	ldr	r3, [fp, #-16]
   27ba0:	cmp	r3, #255	; 0xff
   27ba4:	ble	27b4c <ftello64@plt+0x164e4>
   27ba8:	b	28710 <ftello64@plt+0x170a8>
   27bac:	mov	r3, #0
   27bb0:	str	r3, [fp, #-16]
   27bb4:	b	27bf8 <ftello64@plt+0x16590>
   27bb8:	bl	114b8 <__ctype_b_loc@plt>
   27bbc:	mov	r3, r0
   27bc0:	ldr	r2, [r3]
   27bc4:	ldr	r3, [fp, #-16]
   27bc8:	lsl	r3, r3, #1
   27bcc:	add	r3, r2, r3
   27bd0:	ldrh	r3, [r3]
   27bd4:	and	r3, r3, #8
   27bd8:	cmp	r3, #0
   27bdc:	beq	27bec <ftello64@plt+0x16584>
   27be0:	ldr	r1, [fp, #-16]
   27be4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27be8:	bl	1a80c <ftello64@plt+0x91a4>
   27bec:	ldr	r3, [fp, #-16]
   27bf0:	add	r3, r3, #1
   27bf4:	str	r3, [fp, #-16]
   27bf8:	ldr	r3, [fp, #-16]
   27bfc:	cmp	r3, #255	; 0xff
   27c00:	ble	27bb8 <ftello64@plt+0x16550>
   27c04:	b	28710 <ftello64@plt+0x170a8>
   27c08:	movw	r1, #43792	; 0xab10
   27c0c:	movt	r1, #3
   27c10:	ldr	r0, [fp, #-20]	; 0xffffffec
   27c14:	bl	112c0 <strcmp@plt>
   27c18:	mov	r3, r0
   27c1c:	cmp	r3, #0
   27c20:	bne	27d08 <ftello64@plt+0x166a0>
   27c24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   27c28:	cmp	r3, #0
   27c2c:	movne	r3, #1
   27c30:	moveq	r3, #0
   27c34:	uxtb	r3, r3
   27c38:	cmp	r3, #0
   27c3c:	beq	27cac <ftello64@plt+0x16644>
   27c40:	mov	r3, #0
   27c44:	str	r3, [fp, #-16]
   27c48:	b	27c9c <ftello64@plt+0x16634>
   27c4c:	bl	114b8 <__ctype_b_loc@plt>
   27c50:	mov	r3, r0
   27c54:	ldr	r2, [r3]
   27c58:	ldr	r3, [fp, #-16]
   27c5c:	lsl	r3, r3, #1
   27c60:	add	r3, r2, r3
   27c64:	ldrh	r3, [r3]
   27c68:	and	r3, r3, #2
   27c6c:	cmp	r3, #0
   27c70:	beq	27c90 <ftello64@plt+0x16628>
   27c74:	ldr	r3, [fp, #-16]
   27c78:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27c7c:	add	r3, r2, r3
   27c80:	ldrb	r3, [r3]
   27c84:	mov	r1, r3
   27c88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27c8c:	bl	1a80c <ftello64@plt+0x91a4>
   27c90:	ldr	r3, [fp, #-16]
   27c94:	add	r3, r3, #1
   27c98:	str	r3, [fp, #-16]
   27c9c:	ldr	r3, [fp, #-16]
   27ca0:	cmp	r3, #255	; 0xff
   27ca4:	ble	27c4c <ftello64@plt+0x165e4>
   27ca8:	b	28710 <ftello64@plt+0x170a8>
   27cac:	mov	r3, #0
   27cb0:	str	r3, [fp, #-16]
   27cb4:	b	27cf8 <ftello64@plt+0x16690>
   27cb8:	bl	114b8 <__ctype_b_loc@plt>
   27cbc:	mov	r3, r0
   27cc0:	ldr	r2, [r3]
   27cc4:	ldr	r3, [fp, #-16]
   27cc8:	lsl	r3, r3, #1
   27ccc:	add	r3, r2, r3
   27cd0:	ldrh	r3, [r3]
   27cd4:	and	r3, r3, #2
   27cd8:	cmp	r3, #0
   27cdc:	beq	27cec <ftello64@plt+0x16684>
   27ce0:	ldr	r1, [fp, #-16]
   27ce4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27ce8:	bl	1a80c <ftello64@plt+0x91a4>
   27cec:	ldr	r3, [fp, #-16]
   27cf0:	add	r3, r3, #1
   27cf4:	str	r3, [fp, #-16]
   27cf8:	ldr	r3, [fp, #-16]
   27cfc:	cmp	r3, #255	; 0xff
   27d00:	ble	27cb8 <ftello64@plt+0x16650>
   27d04:	b	28710 <ftello64@plt+0x170a8>
   27d08:	movw	r1, #43776	; 0xab00
   27d0c:	movt	r1, #3
   27d10:	ldr	r0, [fp, #-20]	; 0xffffffec
   27d14:	bl	112c0 <strcmp@plt>
   27d18:	mov	r3, r0
   27d1c:	cmp	r3, #0
   27d20:	bne	27e08 <ftello64@plt+0x167a0>
   27d24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   27d28:	cmp	r3, #0
   27d2c:	movne	r3, #1
   27d30:	moveq	r3, #0
   27d34:	uxtb	r3, r3
   27d38:	cmp	r3, #0
   27d3c:	beq	27dac <ftello64@plt+0x16744>
   27d40:	mov	r3, #0
   27d44:	str	r3, [fp, #-16]
   27d48:	b	27d9c <ftello64@plt+0x16734>
   27d4c:	bl	114b8 <__ctype_b_loc@plt>
   27d50:	mov	r3, r0
   27d54:	ldr	r2, [r3]
   27d58:	ldr	r3, [fp, #-16]
   27d5c:	lsl	r3, r3, #1
   27d60:	add	r3, r2, r3
   27d64:	ldrh	r3, [r3]
   27d68:	and	r3, r3, #512	; 0x200
   27d6c:	cmp	r3, #0
   27d70:	beq	27d90 <ftello64@plt+0x16728>
   27d74:	ldr	r3, [fp, #-16]
   27d78:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27d7c:	add	r3, r2, r3
   27d80:	ldrb	r3, [r3]
   27d84:	mov	r1, r3
   27d88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27d8c:	bl	1a80c <ftello64@plt+0x91a4>
   27d90:	ldr	r3, [fp, #-16]
   27d94:	add	r3, r3, #1
   27d98:	str	r3, [fp, #-16]
   27d9c:	ldr	r3, [fp, #-16]
   27da0:	cmp	r3, #255	; 0xff
   27da4:	ble	27d4c <ftello64@plt+0x166e4>
   27da8:	b	28710 <ftello64@plt+0x170a8>
   27dac:	mov	r3, #0
   27db0:	str	r3, [fp, #-16]
   27db4:	b	27df8 <ftello64@plt+0x16790>
   27db8:	bl	114b8 <__ctype_b_loc@plt>
   27dbc:	mov	r3, r0
   27dc0:	ldr	r2, [r3]
   27dc4:	ldr	r3, [fp, #-16]
   27dc8:	lsl	r3, r3, #1
   27dcc:	add	r3, r2, r3
   27dd0:	ldrh	r3, [r3]
   27dd4:	and	r3, r3, #512	; 0x200
   27dd8:	cmp	r3, #0
   27ddc:	beq	27dec <ftello64@plt+0x16784>
   27de0:	ldr	r1, [fp, #-16]
   27de4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27de8:	bl	1a80c <ftello64@plt+0x91a4>
   27dec:	ldr	r3, [fp, #-16]
   27df0:	add	r3, r3, #1
   27df4:	str	r3, [fp, #-16]
   27df8:	ldr	r3, [fp, #-16]
   27dfc:	cmp	r3, #255	; 0xff
   27e00:	ble	27db8 <ftello64@plt+0x16750>
   27e04:	b	28710 <ftello64@plt+0x170a8>
   27e08:	movw	r1, #43760	; 0xaaf0
   27e0c:	movt	r1, #3
   27e10:	ldr	r0, [fp, #-20]	; 0xffffffec
   27e14:	bl	112c0 <strcmp@plt>
   27e18:	mov	r3, r0
   27e1c:	cmp	r3, #0
   27e20:	bne	27f08 <ftello64@plt+0x168a0>
   27e24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   27e28:	cmp	r3, #0
   27e2c:	movne	r3, #1
   27e30:	moveq	r3, #0
   27e34:	uxtb	r3, r3
   27e38:	cmp	r3, #0
   27e3c:	beq	27eac <ftello64@plt+0x16844>
   27e40:	mov	r3, #0
   27e44:	str	r3, [fp, #-16]
   27e48:	b	27e9c <ftello64@plt+0x16834>
   27e4c:	bl	114b8 <__ctype_b_loc@plt>
   27e50:	mov	r3, r0
   27e54:	ldr	r2, [r3]
   27e58:	ldr	r3, [fp, #-16]
   27e5c:	lsl	r3, r3, #1
   27e60:	add	r3, r2, r3
   27e64:	ldrh	r3, [r3]
   27e68:	and	r3, r3, #8192	; 0x2000
   27e6c:	cmp	r3, #0
   27e70:	beq	27e90 <ftello64@plt+0x16828>
   27e74:	ldr	r3, [fp, #-16]
   27e78:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27e7c:	add	r3, r2, r3
   27e80:	ldrb	r3, [r3]
   27e84:	mov	r1, r3
   27e88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27e8c:	bl	1a80c <ftello64@plt+0x91a4>
   27e90:	ldr	r3, [fp, #-16]
   27e94:	add	r3, r3, #1
   27e98:	str	r3, [fp, #-16]
   27e9c:	ldr	r3, [fp, #-16]
   27ea0:	cmp	r3, #255	; 0xff
   27ea4:	ble	27e4c <ftello64@plt+0x167e4>
   27ea8:	b	28710 <ftello64@plt+0x170a8>
   27eac:	mov	r3, #0
   27eb0:	str	r3, [fp, #-16]
   27eb4:	b	27ef8 <ftello64@plt+0x16890>
   27eb8:	bl	114b8 <__ctype_b_loc@plt>
   27ebc:	mov	r3, r0
   27ec0:	ldr	r2, [r3]
   27ec4:	ldr	r3, [fp, #-16]
   27ec8:	lsl	r3, r3, #1
   27ecc:	add	r3, r2, r3
   27ed0:	ldrh	r3, [r3]
   27ed4:	and	r3, r3, #8192	; 0x2000
   27ed8:	cmp	r3, #0
   27edc:	beq	27eec <ftello64@plt+0x16884>
   27ee0:	ldr	r1, [fp, #-16]
   27ee4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27ee8:	bl	1a80c <ftello64@plt+0x91a4>
   27eec:	ldr	r3, [fp, #-16]
   27ef0:	add	r3, r3, #1
   27ef4:	str	r3, [fp, #-16]
   27ef8:	ldr	r3, [fp, #-16]
   27efc:	cmp	r3, #255	; 0xff
   27f00:	ble	27eb8 <ftello64@plt+0x16850>
   27f04:	b	28710 <ftello64@plt+0x170a8>
   27f08:	movw	r1, #43784	; 0xab08
   27f0c:	movt	r1, #3
   27f10:	ldr	r0, [fp, #-20]	; 0xffffffec
   27f14:	bl	112c0 <strcmp@plt>
   27f18:	mov	r3, r0
   27f1c:	cmp	r3, #0
   27f20:	bne	28008 <ftello64@plt+0x169a0>
   27f24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   27f28:	cmp	r3, #0
   27f2c:	movne	r3, #1
   27f30:	moveq	r3, #0
   27f34:	uxtb	r3, r3
   27f38:	cmp	r3, #0
   27f3c:	beq	27fac <ftello64@plt+0x16944>
   27f40:	mov	r3, #0
   27f44:	str	r3, [fp, #-16]
   27f48:	b	27f9c <ftello64@plt+0x16934>
   27f4c:	bl	114b8 <__ctype_b_loc@plt>
   27f50:	mov	r3, r0
   27f54:	ldr	r2, [r3]
   27f58:	ldr	r3, [fp, #-16]
   27f5c:	lsl	r3, r3, #1
   27f60:	add	r3, r2, r3
   27f64:	ldrh	r3, [r3]
   27f68:	and	r3, r3, #1024	; 0x400
   27f6c:	cmp	r3, #0
   27f70:	beq	27f90 <ftello64@plt+0x16928>
   27f74:	ldr	r3, [fp, #-16]
   27f78:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27f7c:	add	r3, r2, r3
   27f80:	ldrb	r3, [r3]
   27f84:	mov	r1, r3
   27f88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27f8c:	bl	1a80c <ftello64@plt+0x91a4>
   27f90:	ldr	r3, [fp, #-16]
   27f94:	add	r3, r3, #1
   27f98:	str	r3, [fp, #-16]
   27f9c:	ldr	r3, [fp, #-16]
   27fa0:	cmp	r3, #255	; 0xff
   27fa4:	ble	27f4c <ftello64@plt+0x168e4>
   27fa8:	b	28710 <ftello64@plt+0x170a8>
   27fac:	mov	r3, #0
   27fb0:	str	r3, [fp, #-16]
   27fb4:	b	27ff8 <ftello64@plt+0x16990>
   27fb8:	bl	114b8 <__ctype_b_loc@plt>
   27fbc:	mov	r3, r0
   27fc0:	ldr	r2, [r3]
   27fc4:	ldr	r3, [fp, #-16]
   27fc8:	lsl	r3, r3, #1
   27fcc:	add	r3, r2, r3
   27fd0:	ldrh	r3, [r3]
   27fd4:	and	r3, r3, #1024	; 0x400
   27fd8:	cmp	r3, #0
   27fdc:	beq	27fec <ftello64@plt+0x16984>
   27fe0:	ldr	r1, [fp, #-16]
   27fe4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27fe8:	bl	1a80c <ftello64@plt+0x91a4>
   27fec:	ldr	r3, [fp, #-16]
   27ff0:	add	r3, r3, #1
   27ff4:	str	r3, [fp, #-16]
   27ff8:	ldr	r3, [fp, #-16]
   27ffc:	cmp	r3, #255	; 0xff
   28000:	ble	27fb8 <ftello64@plt+0x16950>
   28004:	b	28710 <ftello64@plt+0x170a8>
   28008:	movw	r1, #43800	; 0xab18
   2800c:	movt	r1, #3
   28010:	ldr	r0, [fp, #-20]	; 0xffffffec
   28014:	bl	112c0 <strcmp@plt>
   28018:	mov	r3, r0
   2801c:	cmp	r3, #0
   28020:	bne	28108 <ftello64@plt+0x16aa0>
   28024:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28028:	cmp	r3, #0
   2802c:	movne	r3, #1
   28030:	moveq	r3, #0
   28034:	uxtb	r3, r3
   28038:	cmp	r3, #0
   2803c:	beq	280ac <ftello64@plt+0x16a44>
   28040:	mov	r3, #0
   28044:	str	r3, [fp, #-16]
   28048:	b	2809c <ftello64@plt+0x16a34>
   2804c:	bl	114b8 <__ctype_b_loc@plt>
   28050:	mov	r3, r0
   28054:	ldr	r2, [r3]
   28058:	ldr	r3, [fp, #-16]
   2805c:	lsl	r3, r3, #1
   28060:	add	r3, r2, r3
   28064:	ldrh	r3, [r3]
   28068:	and	r3, r3, #2048	; 0x800
   2806c:	cmp	r3, #0
   28070:	beq	28090 <ftello64@plt+0x16a28>
   28074:	ldr	r3, [fp, #-16]
   28078:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2807c:	add	r3, r2, r3
   28080:	ldrb	r3, [r3]
   28084:	mov	r1, r3
   28088:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2808c:	bl	1a80c <ftello64@plt+0x91a4>
   28090:	ldr	r3, [fp, #-16]
   28094:	add	r3, r3, #1
   28098:	str	r3, [fp, #-16]
   2809c:	ldr	r3, [fp, #-16]
   280a0:	cmp	r3, #255	; 0xff
   280a4:	ble	2804c <ftello64@plt+0x169e4>
   280a8:	b	28710 <ftello64@plt+0x170a8>
   280ac:	mov	r3, #0
   280b0:	str	r3, [fp, #-16]
   280b4:	b	280f8 <ftello64@plt+0x16a90>
   280b8:	bl	114b8 <__ctype_b_loc@plt>
   280bc:	mov	r3, r0
   280c0:	ldr	r2, [r3]
   280c4:	ldr	r3, [fp, #-16]
   280c8:	lsl	r3, r3, #1
   280cc:	add	r3, r2, r3
   280d0:	ldrh	r3, [r3]
   280d4:	and	r3, r3, #2048	; 0x800
   280d8:	cmp	r3, #0
   280dc:	beq	280ec <ftello64@plt+0x16a84>
   280e0:	ldr	r1, [fp, #-16]
   280e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   280e8:	bl	1a80c <ftello64@plt+0x91a4>
   280ec:	ldr	r3, [fp, #-16]
   280f0:	add	r3, r3, #1
   280f4:	str	r3, [fp, #-16]
   280f8:	ldr	r3, [fp, #-16]
   280fc:	cmp	r3, #255	; 0xff
   28100:	ble	280b8 <ftello64@plt+0x16a50>
   28104:	b	28710 <ftello64@plt+0x170a8>
   28108:	movw	r1, #43808	; 0xab20
   2810c:	movt	r1, #3
   28110:	ldr	r0, [fp, #-20]	; 0xffffffec
   28114:	bl	112c0 <strcmp@plt>
   28118:	mov	r3, r0
   2811c:	cmp	r3, #0
   28120:	bne	28208 <ftello64@plt+0x16ba0>
   28124:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28128:	cmp	r3, #0
   2812c:	movne	r3, #1
   28130:	moveq	r3, #0
   28134:	uxtb	r3, r3
   28138:	cmp	r3, #0
   2813c:	beq	281ac <ftello64@plt+0x16b44>
   28140:	mov	r3, #0
   28144:	str	r3, [fp, #-16]
   28148:	b	2819c <ftello64@plt+0x16b34>
   2814c:	bl	114b8 <__ctype_b_loc@plt>
   28150:	mov	r3, r0
   28154:	ldr	r2, [r3]
   28158:	ldr	r3, [fp, #-16]
   2815c:	lsl	r3, r3, #1
   28160:	add	r3, r2, r3
   28164:	ldrh	r3, [r3]
   28168:	and	r3, r3, #16384	; 0x4000
   2816c:	cmp	r3, #0
   28170:	beq	28190 <ftello64@plt+0x16b28>
   28174:	ldr	r3, [fp, #-16]
   28178:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2817c:	add	r3, r2, r3
   28180:	ldrb	r3, [r3]
   28184:	mov	r1, r3
   28188:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2818c:	bl	1a80c <ftello64@plt+0x91a4>
   28190:	ldr	r3, [fp, #-16]
   28194:	add	r3, r3, #1
   28198:	str	r3, [fp, #-16]
   2819c:	ldr	r3, [fp, #-16]
   281a0:	cmp	r3, #255	; 0xff
   281a4:	ble	2814c <ftello64@plt+0x16ae4>
   281a8:	b	28710 <ftello64@plt+0x170a8>
   281ac:	mov	r3, #0
   281b0:	str	r3, [fp, #-16]
   281b4:	b	281f8 <ftello64@plt+0x16b90>
   281b8:	bl	114b8 <__ctype_b_loc@plt>
   281bc:	mov	r3, r0
   281c0:	ldr	r2, [r3]
   281c4:	ldr	r3, [fp, #-16]
   281c8:	lsl	r3, r3, #1
   281cc:	add	r3, r2, r3
   281d0:	ldrh	r3, [r3]
   281d4:	and	r3, r3, #16384	; 0x4000
   281d8:	cmp	r3, #0
   281dc:	beq	281ec <ftello64@plt+0x16b84>
   281e0:	ldr	r1, [fp, #-16]
   281e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   281e8:	bl	1a80c <ftello64@plt+0x91a4>
   281ec:	ldr	r3, [fp, #-16]
   281f0:	add	r3, r3, #1
   281f4:	str	r3, [fp, #-16]
   281f8:	ldr	r3, [fp, #-16]
   281fc:	cmp	r3, #255	; 0xff
   28200:	ble	281b8 <ftello64@plt+0x16b50>
   28204:	b	28710 <ftello64@plt+0x170a8>
   28208:	movw	r1, #43768	; 0xaaf8
   2820c:	movt	r1, #3
   28210:	ldr	r0, [fp, #-20]	; 0xffffffec
   28214:	bl	112c0 <strcmp@plt>
   28218:	mov	r3, r0
   2821c:	cmp	r3, #0
   28220:	bne	28308 <ftello64@plt+0x16ca0>
   28224:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28228:	cmp	r3, #0
   2822c:	movne	r3, #1
   28230:	moveq	r3, #0
   28234:	uxtb	r3, r3
   28238:	cmp	r3, #0
   2823c:	beq	282ac <ftello64@plt+0x16c44>
   28240:	mov	r3, #0
   28244:	str	r3, [fp, #-16]
   28248:	b	2829c <ftello64@plt+0x16c34>
   2824c:	bl	114b8 <__ctype_b_loc@plt>
   28250:	mov	r3, r0
   28254:	ldr	r2, [r3]
   28258:	ldr	r3, [fp, #-16]
   2825c:	lsl	r3, r3, #1
   28260:	add	r3, r2, r3
   28264:	ldrh	r3, [r3]
   28268:	and	r3, r3, #256	; 0x100
   2826c:	cmp	r3, #0
   28270:	beq	28290 <ftello64@plt+0x16c28>
   28274:	ldr	r3, [fp, #-16]
   28278:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2827c:	add	r3, r2, r3
   28280:	ldrb	r3, [r3]
   28284:	mov	r1, r3
   28288:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2828c:	bl	1a80c <ftello64@plt+0x91a4>
   28290:	ldr	r3, [fp, #-16]
   28294:	add	r3, r3, #1
   28298:	str	r3, [fp, #-16]
   2829c:	ldr	r3, [fp, #-16]
   282a0:	cmp	r3, #255	; 0xff
   282a4:	ble	2824c <ftello64@plt+0x16be4>
   282a8:	b	28710 <ftello64@plt+0x170a8>
   282ac:	mov	r3, #0
   282b0:	str	r3, [fp, #-16]
   282b4:	b	282f8 <ftello64@plt+0x16c90>
   282b8:	bl	114b8 <__ctype_b_loc@plt>
   282bc:	mov	r3, r0
   282c0:	ldr	r2, [r3]
   282c4:	ldr	r3, [fp, #-16]
   282c8:	lsl	r3, r3, #1
   282cc:	add	r3, r2, r3
   282d0:	ldrh	r3, [r3]
   282d4:	and	r3, r3, #256	; 0x100
   282d8:	cmp	r3, #0
   282dc:	beq	282ec <ftello64@plt+0x16c84>
   282e0:	ldr	r1, [fp, #-16]
   282e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   282e8:	bl	1a80c <ftello64@plt+0x91a4>
   282ec:	ldr	r3, [fp, #-16]
   282f0:	add	r3, r3, #1
   282f4:	str	r3, [fp, #-16]
   282f8:	ldr	r3, [fp, #-16]
   282fc:	cmp	r3, #255	; 0xff
   28300:	ble	282b8 <ftello64@plt+0x16c50>
   28304:	b	28710 <ftello64@plt+0x170a8>
   28308:	movw	r1, #43816	; 0xab28
   2830c:	movt	r1, #3
   28310:	ldr	r0, [fp, #-20]	; 0xffffffec
   28314:	bl	112c0 <strcmp@plt>
   28318:	mov	r3, r0
   2831c:	cmp	r3, #0
   28320:	bne	28408 <ftello64@plt+0x16da0>
   28324:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28328:	cmp	r3, #0
   2832c:	movne	r3, #1
   28330:	moveq	r3, #0
   28334:	uxtb	r3, r3
   28338:	cmp	r3, #0
   2833c:	beq	283ac <ftello64@plt+0x16d44>
   28340:	mov	r3, #0
   28344:	str	r3, [fp, #-16]
   28348:	b	2839c <ftello64@plt+0x16d34>
   2834c:	bl	114b8 <__ctype_b_loc@plt>
   28350:	mov	r3, r0
   28354:	ldr	r2, [r3]
   28358:	ldr	r3, [fp, #-16]
   2835c:	lsl	r3, r3, #1
   28360:	add	r3, r2, r3
   28364:	ldrh	r3, [r3]
   28368:	and	r3, r3, #1
   2836c:	cmp	r3, #0
   28370:	beq	28390 <ftello64@plt+0x16d28>
   28374:	ldr	r3, [fp, #-16]
   28378:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2837c:	add	r3, r2, r3
   28380:	ldrb	r3, [r3]
   28384:	mov	r1, r3
   28388:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2838c:	bl	1a80c <ftello64@plt+0x91a4>
   28390:	ldr	r3, [fp, #-16]
   28394:	add	r3, r3, #1
   28398:	str	r3, [fp, #-16]
   2839c:	ldr	r3, [fp, #-16]
   283a0:	cmp	r3, #255	; 0xff
   283a4:	ble	2834c <ftello64@plt+0x16ce4>
   283a8:	b	28710 <ftello64@plt+0x170a8>
   283ac:	mov	r3, #0
   283b0:	str	r3, [fp, #-16]
   283b4:	b	283f8 <ftello64@plt+0x16d90>
   283b8:	bl	114b8 <__ctype_b_loc@plt>
   283bc:	mov	r3, r0
   283c0:	ldr	r2, [r3]
   283c4:	ldr	r3, [fp, #-16]
   283c8:	lsl	r3, r3, #1
   283cc:	add	r3, r2, r3
   283d0:	ldrh	r3, [r3]
   283d4:	and	r3, r3, #1
   283d8:	cmp	r3, #0
   283dc:	beq	283ec <ftello64@plt+0x16d84>
   283e0:	ldr	r1, [fp, #-16]
   283e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   283e8:	bl	1a80c <ftello64@plt+0x91a4>
   283ec:	ldr	r3, [fp, #-16]
   283f0:	add	r3, r3, #1
   283f4:	str	r3, [fp, #-16]
   283f8:	ldr	r3, [fp, #-16]
   283fc:	cmp	r3, #255	; 0xff
   28400:	ble	283b8 <ftello64@plt+0x16d50>
   28404:	b	28710 <ftello64@plt+0x170a8>
   28408:	movw	r1, #43824	; 0xab30
   2840c:	movt	r1, #3
   28410:	ldr	r0, [fp, #-20]	; 0xffffffec
   28414:	bl	112c0 <strcmp@plt>
   28418:	mov	r3, r0
   2841c:	cmp	r3, #0
   28420:	bne	28508 <ftello64@plt+0x16ea0>
   28424:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28428:	cmp	r3, #0
   2842c:	movne	r3, #1
   28430:	moveq	r3, #0
   28434:	uxtb	r3, r3
   28438:	cmp	r3, #0
   2843c:	beq	284ac <ftello64@plt+0x16e44>
   28440:	mov	r3, #0
   28444:	str	r3, [fp, #-16]
   28448:	b	2849c <ftello64@plt+0x16e34>
   2844c:	bl	114b8 <__ctype_b_loc@plt>
   28450:	mov	r3, r0
   28454:	ldr	r2, [r3]
   28458:	ldr	r3, [fp, #-16]
   2845c:	lsl	r3, r3, #1
   28460:	add	r3, r2, r3
   28464:	ldrh	r3, [r3]
   28468:	sxth	r3, r3
   2846c:	cmp	r3, #0
   28470:	bge	28490 <ftello64@plt+0x16e28>
   28474:	ldr	r3, [fp, #-16]
   28478:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2847c:	add	r3, r2, r3
   28480:	ldrb	r3, [r3]
   28484:	mov	r1, r3
   28488:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2848c:	bl	1a80c <ftello64@plt+0x91a4>
   28490:	ldr	r3, [fp, #-16]
   28494:	add	r3, r3, #1
   28498:	str	r3, [fp, #-16]
   2849c:	ldr	r3, [fp, #-16]
   284a0:	cmp	r3, #255	; 0xff
   284a4:	ble	2844c <ftello64@plt+0x16de4>
   284a8:	b	28710 <ftello64@plt+0x170a8>
   284ac:	mov	r3, #0
   284b0:	str	r3, [fp, #-16]
   284b4:	b	284f8 <ftello64@plt+0x16e90>
   284b8:	bl	114b8 <__ctype_b_loc@plt>
   284bc:	mov	r3, r0
   284c0:	ldr	r2, [r3]
   284c4:	ldr	r3, [fp, #-16]
   284c8:	lsl	r3, r3, #1
   284cc:	add	r3, r2, r3
   284d0:	ldrh	r3, [r3]
   284d4:	sxth	r3, r3
   284d8:	cmp	r3, #0
   284dc:	bge	284ec <ftello64@plt+0x16e84>
   284e0:	ldr	r1, [fp, #-16]
   284e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   284e8:	bl	1a80c <ftello64@plt+0x91a4>
   284ec:	ldr	r3, [fp, #-16]
   284f0:	add	r3, r3, #1
   284f4:	str	r3, [fp, #-16]
   284f8:	ldr	r3, [fp, #-16]
   284fc:	cmp	r3, #255	; 0xff
   28500:	ble	284b8 <ftello64@plt+0x16e50>
   28504:	b	28710 <ftello64@plt+0x170a8>
   28508:	movw	r1, #43832	; 0xab38
   2850c:	movt	r1, #3
   28510:	ldr	r0, [fp, #-20]	; 0xffffffec
   28514:	bl	112c0 <strcmp@plt>
   28518:	mov	r3, r0
   2851c:	cmp	r3, #0
   28520:	bne	28608 <ftello64@plt+0x16fa0>
   28524:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28528:	cmp	r3, #0
   2852c:	movne	r3, #1
   28530:	moveq	r3, #0
   28534:	uxtb	r3, r3
   28538:	cmp	r3, #0
   2853c:	beq	285ac <ftello64@plt+0x16f44>
   28540:	mov	r3, #0
   28544:	str	r3, [fp, #-16]
   28548:	b	2859c <ftello64@plt+0x16f34>
   2854c:	bl	114b8 <__ctype_b_loc@plt>
   28550:	mov	r3, r0
   28554:	ldr	r2, [r3]
   28558:	ldr	r3, [fp, #-16]
   2855c:	lsl	r3, r3, #1
   28560:	add	r3, r2, r3
   28564:	ldrh	r3, [r3]
   28568:	and	r3, r3, #4
   2856c:	cmp	r3, #0
   28570:	beq	28590 <ftello64@plt+0x16f28>
   28574:	ldr	r3, [fp, #-16]
   28578:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2857c:	add	r3, r2, r3
   28580:	ldrb	r3, [r3]
   28584:	mov	r1, r3
   28588:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2858c:	bl	1a80c <ftello64@plt+0x91a4>
   28590:	ldr	r3, [fp, #-16]
   28594:	add	r3, r3, #1
   28598:	str	r3, [fp, #-16]
   2859c:	ldr	r3, [fp, #-16]
   285a0:	cmp	r3, #255	; 0xff
   285a4:	ble	2854c <ftello64@plt+0x16ee4>
   285a8:	b	28710 <ftello64@plt+0x170a8>
   285ac:	mov	r3, #0
   285b0:	str	r3, [fp, #-16]
   285b4:	b	285f8 <ftello64@plt+0x16f90>
   285b8:	bl	114b8 <__ctype_b_loc@plt>
   285bc:	mov	r3, r0
   285c0:	ldr	r2, [r3]
   285c4:	ldr	r3, [fp, #-16]
   285c8:	lsl	r3, r3, #1
   285cc:	add	r3, r2, r3
   285d0:	ldrh	r3, [r3]
   285d4:	and	r3, r3, #4
   285d8:	cmp	r3, #0
   285dc:	beq	285ec <ftello64@plt+0x16f84>
   285e0:	ldr	r1, [fp, #-16]
   285e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   285e8:	bl	1a80c <ftello64@plt+0x91a4>
   285ec:	ldr	r3, [fp, #-16]
   285f0:	add	r3, r3, #1
   285f4:	str	r3, [fp, #-16]
   285f8:	ldr	r3, [fp, #-16]
   285fc:	cmp	r3, #255	; 0xff
   28600:	ble	285b8 <ftello64@plt+0x16f50>
   28604:	b	28710 <ftello64@plt+0x170a8>
   28608:	movw	r1, #43840	; 0xab40
   2860c:	movt	r1, #3
   28610:	ldr	r0, [fp, #-20]	; 0xffffffec
   28614:	bl	112c0 <strcmp@plt>
   28618:	mov	r3, r0
   2861c:	cmp	r3, #0
   28620:	bne	28708 <ftello64@plt+0x170a0>
   28624:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28628:	cmp	r3, #0
   2862c:	movne	r3, #1
   28630:	moveq	r3, #0
   28634:	uxtb	r3, r3
   28638:	cmp	r3, #0
   2863c:	beq	286ac <ftello64@plt+0x17044>
   28640:	mov	r3, #0
   28644:	str	r3, [fp, #-16]
   28648:	b	2869c <ftello64@plt+0x17034>
   2864c:	bl	114b8 <__ctype_b_loc@plt>
   28650:	mov	r3, r0
   28654:	ldr	r2, [r3]
   28658:	ldr	r3, [fp, #-16]
   2865c:	lsl	r3, r3, #1
   28660:	add	r3, r2, r3
   28664:	ldrh	r3, [r3]
   28668:	and	r3, r3, #4096	; 0x1000
   2866c:	cmp	r3, #0
   28670:	beq	28690 <ftello64@plt+0x17028>
   28674:	ldr	r3, [fp, #-16]
   28678:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2867c:	add	r3, r2, r3
   28680:	ldrb	r3, [r3]
   28684:	mov	r1, r3
   28688:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2868c:	bl	1a80c <ftello64@plt+0x91a4>
   28690:	ldr	r3, [fp, #-16]
   28694:	add	r3, r3, #1
   28698:	str	r3, [fp, #-16]
   2869c:	ldr	r3, [fp, #-16]
   286a0:	cmp	r3, #255	; 0xff
   286a4:	ble	2864c <ftello64@plt+0x16fe4>
   286a8:	b	28710 <ftello64@plt+0x170a8>
   286ac:	mov	r3, #0
   286b0:	str	r3, [fp, #-16]
   286b4:	b	286f8 <ftello64@plt+0x17090>
   286b8:	bl	114b8 <__ctype_b_loc@plt>
   286bc:	mov	r3, r0
   286c0:	ldr	r2, [r3]
   286c4:	ldr	r3, [fp, #-16]
   286c8:	lsl	r3, r3, #1
   286cc:	add	r3, r2, r3
   286d0:	ldrh	r3, [r3]
   286d4:	and	r3, r3, #4096	; 0x1000
   286d8:	cmp	r3, #0
   286dc:	beq	286ec <ftello64@plt+0x17084>
   286e0:	ldr	r1, [fp, #-16]
   286e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   286e8:	bl	1a80c <ftello64@plt+0x91a4>
   286ec:	ldr	r3, [fp, #-16]
   286f0:	add	r3, r3, #1
   286f4:	str	r3, [fp, #-16]
   286f8:	ldr	r3, [fp, #-16]
   286fc:	cmp	r3, #255	; 0xff
   28700:	ble	286b8 <ftello64@plt+0x17050>
   28704:	b	28710 <ftello64@plt+0x170a8>
   28708:	mov	r3, #4
   2870c:	b	28714 <ftello64@plt+0x170ac>
   28710:	mov	r3, #0
   28714:	mov	r0, r3
   28718:	sub	sp, fp, #8
   2871c:	ldr	r4, [sp]
   28720:	ldr	fp, [sp, #4]
   28724:	add	sp, sp, #8
   28728:	pop	{pc}		; (ldr pc, [sp], #4)
   2872c:	str	fp, [sp, #-8]!
   28730:	str	lr, [sp, #4]
   28734:	add	fp, sp, #4
   28738:	sub	sp, sp, #56	; 0x38
   2873c:	str	r0, [fp, #-40]	; 0xffffffd8
   28740:	str	r1, [fp, #-44]	; 0xffffffd4
   28744:	str	r2, [fp, #-48]	; 0xffffffd0
   28748:	str	r3, [fp, #-52]	; 0xffffffcc
   2874c:	mov	r3, #0
   28750:	str	r3, [fp, #-28]	; 0xffffffe4
   28754:	mov	r1, #1
   28758:	mov	r0, #32
   2875c:	bl	35e9c <ftello64@plt+0x24834>
   28760:	mov	r3, r0
   28764:	str	r3, [fp, #-8]
   28768:	ldr	r3, [fp, #-8]
   2876c:	cmp	r3, #0
   28770:	moveq	r3, #1
   28774:	movne	r3, #0
   28778:	uxtb	r3, r3
   2877c:	cmp	r3, #0
   28780:	beq	28798 <ftello64@plt+0x17130>
   28784:	ldr	r3, [fp, #8]
   28788:	mov	r2, #12
   2878c:	str	r2, [r3]
   28790:	mov	r3, #0
   28794:	b	289fc <ftello64@plt+0x17394>
   28798:	mov	r1, #1
   2879c:	mov	r0, #40	; 0x28
   287a0:	bl	35e9c <ftello64@plt+0x24834>
   287a4:	mov	r3, r0
   287a8:	str	r3, [fp, #-12]
   287ac:	ldr	r3, [fp, #-12]
   287b0:	cmp	r3, #0
   287b4:	moveq	r3, #1
   287b8:	movne	r3, #0
   287bc:	uxtb	r3, r3
   287c0:	cmp	r3, #0
   287c4:	beq	287e4 <ftello64@plt+0x1717c>
   287c8:	ldr	r0, [fp, #-8]
   287cc:	bl	16d88 <ftello64@plt+0x5720>
   287d0:	ldr	r3, [fp, #8]
   287d4:	mov	r2, #12
   287d8:	str	r2, [r3]
   287dc:	mov	r3, #0
   287e0:	b	289fc <ftello64@plt+0x17394>
   287e4:	ldr	r2, [fp, #-12]
   287e8:	ldrb	r3, [r2, #16]
   287ec:	ldrb	r1, [fp, #4]
   287f0:	bfi	r3, r1, #0, #1
   287f4:	strb	r3, [r2, #16]
   287f8:	sub	r2, fp, #28
   287fc:	mov	r3, #0
   28800:	str	r3, [sp, #4]
   28804:	ldr	r3, [fp, #-48]	; 0xffffffd0
   28808:	str	r3, [sp]
   2880c:	mov	r3, r2
   28810:	ldr	r2, [fp, #-12]
   28814:	ldr	r1, [fp, #-8]
   28818:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2881c:	bl	279bc <ftello64@plt+0x16354>
   28820:	str	r0, [fp, #-16]
   28824:	ldr	r3, [fp, #-16]
   28828:	cmp	r3, #0
   2882c:	movne	r3, #1
   28830:	moveq	r3, #0
   28834:	uxtb	r3, r3
   28838:	cmp	r3, #0
   2883c:	beq	28884 <ftello64@plt+0x1721c>
   28840:	ldr	r0, [fp, #-8]
   28844:	bl	16d88 <ftello64@plt+0x5720>
   28848:	ldr	r0, [fp, #-12]
   2884c:	bl	28b3c <ftello64@plt+0x174d4>
   28850:	ldr	r3, [fp, #8]
   28854:	ldr	r2, [fp, #-16]
   28858:	str	r2, [r3]
   2885c:	mov	r3, #0
   28860:	b	289fc <ftello64@plt+0x17394>
   28864:	ldr	r3, [fp, #-52]	; 0xffffffcc
   28868:	ldrb	r3, [r3]
   2886c:	mov	r1, r3
   28870:	ldr	r0, [fp, #-8]
   28874:	bl	1a80c <ftello64@plt+0x91a4>
   28878:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2887c:	add	r3, r3, #1
   28880:	str	r3, [fp, #-52]	; 0xffffffcc
   28884:	ldr	r3, [fp, #-52]	; 0xffffffcc
   28888:	ldrb	r3, [r3]
   2888c:	cmp	r3, #0
   28890:	bne	28864 <ftello64@plt+0x171fc>
   28894:	ldrb	r3, [fp, #4]
   28898:	cmp	r3, #0
   2889c:	beq	288a8 <ftello64@plt+0x17240>
   288a0:	ldr	r0, [fp, #-8]
   288a4:	bl	1aa44 <ftello64@plt+0x93dc>
   288a8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   288ac:	ldr	r3, [r3, #92]	; 0x5c
   288b0:	cmp	r3, #1
   288b4:	ble	288cc <ftello64@plt+0x17264>
   288b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   288bc:	ldr	r3, [r3, #60]	; 0x3c
   288c0:	mov	r1, r3
   288c4:	ldr	r0, [fp, #-8]
   288c8:	bl	1ab3c <ftello64@plt+0x94d4>
   288cc:	sub	r1, fp, #36	; 0x24
   288d0:	mov	r2, #0
   288d4:	mov	r3, #0
   288d8:	strd	r2, [r1]
   288dc:	ldr	r3, [fp, #-8]
   288e0:	str	r3, [fp, #-36]	; 0xffffffdc
   288e4:	mov	r3, #3
   288e8:	strb	r3, [fp, #-32]	; 0xffffffe0
   288ec:	sub	r3, fp, #36	; 0x24
   288f0:	mov	r2, #0
   288f4:	mov	r1, #0
   288f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   288fc:	bl	28c14 <ftello64@plt+0x175ac>
   28900:	str	r0, [fp, #-20]	; 0xffffffec
   28904:	ldr	r3, [fp, #-20]	; 0xffffffec
   28908:	cmp	r3, #0
   2890c:	moveq	r3, #1
   28910:	movne	r3, #0
   28914:	uxtb	r3, r3
   28918:	cmp	r3, #0
   2891c:	bne	289d0 <ftello64@plt+0x17368>
   28920:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28924:	ldr	r3, [r3, #92]	; 0x5c
   28928:	cmp	r3, #1
   2892c:	ble	289c0 <ftello64@plt+0x17358>
   28930:	mov	r3, #6
   28934:	strb	r3, [fp, #-32]	; 0xffffffe0
   28938:	ldr	r3, [fp, #-12]
   2893c:	str	r3, [fp, #-36]	; 0xffffffdc
   28940:	ldr	r2, [fp, #-40]	; 0xffffffd8
   28944:	ldrb	r3, [r2, #88]	; 0x58
   28948:	orr	r3, r3, #2
   2894c:	strb	r3, [r2, #88]	; 0x58
   28950:	sub	r3, fp, #36	; 0x24
   28954:	mov	r2, #0
   28958:	mov	r1, #0
   2895c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   28960:	bl	28c14 <ftello64@plt+0x175ac>
   28964:	str	r0, [fp, #-24]	; 0xffffffe8
   28968:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2896c:	cmp	r3, #0
   28970:	moveq	r3, #1
   28974:	movne	r3, #0
   28978:	uxtb	r3, r3
   2897c:	cmp	r3, #0
   28980:	bne	289d8 <ftello64@plt+0x17370>
   28984:	mov	r3, #10
   28988:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2898c:	ldr	r1, [fp, #-20]	; 0xffffffec
   28990:	ldr	r0, [fp, #-40]	; 0xffffffd8
   28994:	bl	28bac <ftello64@plt+0x17544>
   28998:	str	r0, [fp, #-20]	; 0xffffffec
   2899c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   289a0:	cmp	r3, #0
   289a4:	movne	r3, #1
   289a8:	moveq	r3, #0
   289ac:	uxtb	r3, r3
   289b0:	cmp	r3, #0
   289b4:	beq	289dc <ftello64@plt+0x17374>
   289b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   289bc:	b	289fc <ftello64@plt+0x17394>
   289c0:	ldr	r0, [fp, #-12]
   289c4:	bl	28b3c <ftello64@plt+0x174d4>
   289c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   289cc:	b	289fc <ftello64@plt+0x17394>
   289d0:	nop	{0}
   289d4:	b	289dc <ftello64@plt+0x17374>
   289d8:	nop	{0}
   289dc:	ldr	r0, [fp, #-8]
   289e0:	bl	16d88 <ftello64@plt+0x5720>
   289e4:	ldr	r0, [fp, #-12]
   289e8:	bl	28b3c <ftello64@plt+0x174d4>
   289ec:	ldr	r3, [fp, #8]
   289f0:	mov	r2, #12
   289f4:	str	r2, [r3]
   289f8:	mov	r3, #0
   289fc:	mov	r0, r3
   28a00:	sub	sp, fp, #4
   28a04:	ldr	fp, [sp]
   28a08:	add	sp, sp, #4
   28a0c:	pop	{pc}		; (ldr pc, [sp], #4)
   28a10:	str	fp, [sp, #-8]!
   28a14:	str	lr, [sp, #4]
   28a18:	add	fp, sp, #4
   28a1c:	sub	sp, sp, #24
   28a20:	str	r0, [fp, #-16]
   28a24:	str	r1, [fp, #-20]	; 0xffffffec
   28a28:	str	r2, [fp, #-24]	; 0xffffffe8
   28a2c:	mvn	r3, #0
   28a30:	str	r3, [fp, #-8]
   28a34:	ldr	r2, [fp, #-24]	; 0xffffffe8
   28a38:	ldr	r1, [fp, #-16]
   28a3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   28a40:	bl	23ef4 <ftello64@plt+0x1288c>
   28a44:	ldr	r3, [fp, #-20]	; 0xffffffec
   28a48:	ldrb	r3, [r3]
   28a4c:	strb	r3, [fp, #-9]
   28a50:	ldr	r3, [fp, #-20]	; 0xffffffec
   28a54:	ldrb	r3, [r3, #4]
   28a58:	cmp	r3, #2
   28a5c:	moveq	r3, #1
   28a60:	movne	r3, #0
   28a64:	uxtb	r3, r3
   28a68:	cmp	r3, #0
   28a6c:	beq	28a78 <ftello64@plt+0x17410>
   28a70:	mvn	r3, #1
   28a74:	b	28b28 <ftello64@plt+0x174c0>
   28a78:	ldr	r3, [fp, #-20]	; 0xffffffec
   28a7c:	ldrb	r3, [r3, #4]
   28a80:	cmp	r3, #24
   28a84:	beq	28b24 <ftello64@plt+0x174bc>
   28a88:	ldrb	r3, [fp, #-9]
   28a8c:	cmp	r3, #44	; 0x2c
   28a90:	beq	28b24 <ftello64@plt+0x174bc>
   28a94:	ldr	r3, [fp, #-20]	; 0xffffffec
   28a98:	ldrb	r3, [r3, #4]
   28a9c:	cmp	r3, #1
   28aa0:	bne	28b18 <ftello64@plt+0x174b0>
   28aa4:	ldrb	r3, [fp, #-9]
   28aa8:	cmp	r3, #47	; 0x2f
   28aac:	bls	28b18 <ftello64@plt+0x174b0>
   28ab0:	ldrb	r3, [fp, #-9]
   28ab4:	cmp	r3, #57	; 0x39
   28ab8:	bhi	28b18 <ftello64@plt+0x174b0>
   28abc:	ldr	r3, [fp, #-8]
   28ac0:	cmn	r3, #2
   28ac4:	beq	28b18 <ftello64@plt+0x174b0>
   28ac8:	ldr	r3, [fp, #-8]
   28acc:	cmn	r3, #1
   28ad0:	bne	28ae0 <ftello64@plt+0x17478>
   28ad4:	ldrb	r3, [fp, #-9]
   28ad8:	sub	r3, r3, #48	; 0x30
   28adc:	b	28b1c <ftello64@plt+0x174b4>
   28ae0:	ldr	r2, [fp, #-8]
   28ae4:	mov	r3, r2
   28ae8:	lsl	r3, r3, #2
   28aec:	add	r3, r3, r2
   28af0:	lsl	r3, r3, #1
   28af4:	mov	r2, r3
   28af8:	ldrb	r3, [fp, #-9]
   28afc:	add	r3, r2, r3
   28b00:	movw	r2, #32816	; 0x8030
   28b04:	cmp	r3, r2
   28b08:	movlt	r3, r3
   28b0c:	movge	r3, r2
   28b10:	sub	r3, r3, #48	; 0x30
   28b14:	b	28b1c <ftello64@plt+0x174b4>
   28b18:	mvn	r3, #1
   28b1c:	str	r3, [fp, #-8]
   28b20:	b	28a34 <ftello64@plt+0x173cc>
   28b24:	ldr	r3, [fp, #-8]
   28b28:	mov	r0, r3
   28b2c:	sub	sp, fp, #4
   28b30:	ldr	fp, [sp]
   28b34:	add	sp, sp, #4
   28b38:	pop	{pc}		; (ldr pc, [sp], #4)
   28b3c:	str	fp, [sp, #-8]!
   28b40:	str	lr, [sp, #4]
   28b44:	add	fp, sp, #4
   28b48:	sub	sp, sp, #8
   28b4c:	str	r0, [fp, #-8]
   28b50:	ldr	r3, [fp, #-8]
   28b54:	ldr	r3, [r3]
   28b58:	mov	r0, r3
   28b5c:	bl	16d88 <ftello64@plt+0x5720>
   28b60:	ldr	r3, [fp, #-8]
   28b64:	ldr	r3, [r3, #4]
   28b68:	mov	r0, r3
   28b6c:	bl	16d88 <ftello64@plt+0x5720>
   28b70:	ldr	r3, [fp, #-8]
   28b74:	ldr	r3, [r3, #8]
   28b78:	mov	r0, r3
   28b7c:	bl	16d88 <ftello64@plt+0x5720>
   28b80:	ldr	r3, [fp, #-8]
   28b84:	ldr	r3, [r3, #12]
   28b88:	mov	r0, r3
   28b8c:	bl	16d88 <ftello64@plt+0x5720>
   28b90:	ldr	r0, [fp, #-8]
   28b94:	bl	16d88 <ftello64@plt+0x5720>
   28b98:	nop	{0}
   28b9c:	sub	sp, fp, #4
   28ba0:	ldr	fp, [sp]
   28ba4:	add	sp, sp, #4
   28ba8:	pop	{pc}		; (ldr pc, [sp], #4)
   28bac:	str	fp, [sp, #-8]!
   28bb0:	str	lr, [sp, #4]
   28bb4:	add	fp, sp, #4
   28bb8:	sub	sp, sp, #24
   28bbc:	str	r0, [fp, #-16]
   28bc0:	str	r1, [fp, #-20]	; 0xffffffec
   28bc4:	str	r2, [fp, #-24]	; 0xffffffe8
   28bc8:	str	r3, [fp, #-28]	; 0xffffffe4
   28bcc:	sub	r1, fp, #12
   28bd0:	mov	r2, #0
   28bd4:	mov	r3, #0
   28bd8:	strd	r2, [r1]
   28bdc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   28be0:	uxtb	r3, r3
   28be4:	strb	r3, [fp, #-8]
   28be8:	sub	r3, fp, #12
   28bec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   28bf0:	ldr	r1, [fp, #-20]	; 0xffffffec
   28bf4:	ldr	r0, [fp, #-16]
   28bf8:	bl	28c14 <ftello64@plt+0x175ac>
   28bfc:	mov	r3, r0
   28c00:	mov	r0, r3
   28c04:	sub	sp, fp, #4
   28c08:	ldr	fp, [sp]
   28c0c:	add	sp, sp, #4
   28c10:	pop	{pc}		; (ldr pc, [sp], #4)
   28c14:	str	fp, [sp, #-8]!
   28c18:	str	lr, [sp, #4]
   28c1c:	add	fp, sp, #4
   28c20:	sub	sp, sp, #24
   28c24:	str	r0, [fp, #-16]
   28c28:	str	r1, [fp, #-20]	; 0xffffffec
   28c2c:	str	r2, [fp, #-24]	; 0xffffffe8
   28c30:	str	r3, [fp, #-28]	; 0xffffffe4
   28c34:	ldr	r3, [fp, #-16]
   28c38:	ldr	r3, [r3, #64]	; 0x40
   28c3c:	cmp	r3, #31
   28c40:	moveq	r3, #1
   28c44:	movne	r3, #0
   28c48:	uxtb	r3, r3
   28c4c:	cmp	r3, #0
   28c50:	beq	28ca0 <ftello64@plt+0x17638>
   28c54:	mov	r0, #996	; 0x3e4
   28c58:	bl	35f6c <ftello64@plt+0x24904>
   28c5c:	mov	r3, r0
   28c60:	str	r3, [fp, #-8]
   28c64:	ldr	r3, [fp, #-8]
   28c68:	cmp	r3, #0
   28c6c:	bne	28c78 <ftello64@plt+0x17610>
   28c70:	mov	r3, #0
   28c74:	b	28d80 <ftello64@plt+0x17718>
   28c78:	ldr	r3, [fp, #-16]
   28c7c:	ldr	r2, [r3, #56]	; 0x38
   28c80:	ldr	r3, [fp, #-8]
   28c84:	str	r2, [r3]
   28c88:	ldr	r3, [fp, #-16]
   28c8c:	ldr	r2, [fp, #-8]
   28c90:	str	r2, [r3, #56]	; 0x38
   28c94:	ldr	r3, [fp, #-16]
   28c98:	mov	r2, #0
   28c9c:	str	r2, [r3, #64]	; 0x40
   28ca0:	ldr	r3, [fp, #-16]
   28ca4:	ldr	r2, [r3, #56]	; 0x38
   28ca8:	ldr	r3, [fp, #-16]
   28cac:	ldr	r3, [r3, #64]	; 0x40
   28cb0:	add	r0, r3, #1
   28cb4:	ldr	r1, [fp, #-16]
   28cb8:	str	r0, [r1, #64]	; 0x40
   28cbc:	lsl	r3, r3, #5
   28cc0:	add	r3, r2, r3
   28cc4:	add	r3, r3, #4
   28cc8:	str	r3, [fp, #-12]
   28ccc:	ldr	r3, [fp, #-12]
   28cd0:	mov	r2, #0
   28cd4:	str	r2, [r3]
   28cd8:	ldr	r3, [fp, #-12]
   28cdc:	ldr	r2, [fp, #-20]	; 0xffffffec
   28ce0:	str	r2, [r3, #4]
   28ce4:	ldr	r3, [fp, #-12]
   28ce8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   28cec:	str	r2, [r3, #8]
   28cf0:	ldr	r3, [fp, #-12]
   28cf4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   28cf8:	add	r1, r3, #20
   28cfc:	mov	r3, r2
   28d00:	ldrd	r2, [r3]
   28d04:	strd	r2, [r1]
   28d08:	ldr	r2, [fp, #-12]
   28d0c:	ldrb	r3, [r2, #26]
   28d10:	bfc	r3, #2, #1
   28d14:	strb	r3, [r2, #26]
   28d18:	ldr	r2, [fp, #-12]
   28d1c:	ldrb	r3, [r2, #26]
   28d20:	bfc	r3, #3, #1
   28d24:	strb	r3, [r2, #26]
   28d28:	ldr	r3, [fp, #-12]
   28d2c:	mov	r2, #0
   28d30:	str	r2, [r3, #12]
   28d34:	ldr	r3, [fp, #-12]
   28d38:	mov	r2, #0
   28d3c:	str	r2, [r3, #16]
   28d40:	ldr	r3, [fp, #-12]
   28d44:	mvn	r2, #0
   28d48:	str	r2, [r3, #28]
   28d4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   28d50:	cmp	r3, #0
   28d54:	beq	28d64 <ftello64@plt+0x176fc>
   28d58:	ldr	r3, [fp, #-20]	; 0xffffffec
   28d5c:	ldr	r2, [fp, #-12]
   28d60:	str	r2, [r3]
   28d64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   28d68:	cmp	r3, #0
   28d6c:	beq	28d7c <ftello64@plt+0x17714>
   28d70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   28d74:	ldr	r2, [fp, #-12]
   28d78:	str	r2, [r3]
   28d7c:	ldr	r3, [fp, #-12]
   28d80:	mov	r0, r3
   28d84:	sub	sp, fp, #4
   28d88:	ldr	fp, [sp]
   28d8c:	add	sp, sp, #4
   28d90:	pop	{pc}		; (ldr pc, [sp], #4)
   28d94:	push	{fp}		; (str fp, [sp, #-4]!)
   28d98:	add	fp, sp, #0
   28d9c:	sub	sp, sp, #20
   28da0:	str	r0, [fp, #-16]
   28da4:	str	r1, [fp, #-20]	; 0xffffffec
   28da8:	ldr	r3, [fp, #-16]
   28dac:	str	r3, [fp, #-8]
   28db0:	ldr	r3, [fp, #-20]	; 0xffffffec
   28db4:	ldrb	r3, [r3, #24]
   28db8:	cmp	r3, #17
   28dbc:	bne	28de4 <ftello64@plt+0x1777c>
   28dc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   28dc4:	ldr	r3, [r3, #20]
   28dc8:	ldr	r2, [fp, #-8]
   28dcc:	cmp	r2, r3
   28dd0:	bne	28de4 <ftello64@plt+0x1777c>
   28dd4:	ldr	r2, [fp, #-20]	; 0xffffffec
   28dd8:	ldrb	r3, [r2, #26]
   28ddc:	orr	r3, r3, #8
   28de0:	strb	r3, [r2, #26]
   28de4:	mov	r3, #0
   28de8:	mov	r0, r3
   28dec:	add	sp, fp, #0
   28df0:	pop	{fp}		; (ldr fp, [sp], #4)
   28df4:	bx	lr
   28df8:	str	fp, [sp, #-8]!
   28dfc:	str	lr, [sp, #4]
   28e00:	add	fp, sp, #4
   28e04:	sub	sp, sp, #8
   28e08:	str	r0, [fp, #-8]
   28e0c:	ldr	r3, [fp, #-8]
   28e10:	ldrb	r3, [r3, #4]
   28e14:	cmp	r3, #6
   28e18:	bne	28e48 <ftello64@plt+0x177e0>
   28e1c:	ldr	r3, [fp, #-8]
   28e20:	ldrb	r3, [r3, #6]
   28e24:	and	r3, r3, #4
   28e28:	uxtb	r3, r3
   28e2c:	cmp	r3, #0
   28e30:	bne	28e48 <ftello64@plt+0x177e0>
   28e34:	ldr	r3, [fp, #-8]
   28e38:	ldr	r3, [r3]
   28e3c:	mov	r0, r3
   28e40:	bl	28b3c <ftello64@plt+0x174d4>
   28e44:	b	28e80 <ftello64@plt+0x17818>
   28e48:	ldr	r3, [fp, #-8]
   28e4c:	ldrb	r3, [r3, #4]
   28e50:	cmp	r3, #3
   28e54:	bne	28e80 <ftello64@plt+0x17818>
   28e58:	ldr	r3, [fp, #-8]
   28e5c:	ldrb	r3, [r3, #6]
   28e60:	and	r3, r3, #4
   28e64:	uxtb	r3, r3
   28e68:	cmp	r3, #0
   28e6c:	bne	28e80 <ftello64@plt+0x17818>
   28e70:	ldr	r3, [fp, #-8]
   28e74:	ldr	r3, [r3]
   28e78:	mov	r0, r3
   28e7c:	bl	16d88 <ftello64@plt+0x5720>
   28e80:	nop	{0}
   28e84:	sub	sp, fp, #4
   28e88:	ldr	fp, [sp]
   28e8c:	add	sp, sp, #4
   28e90:	pop	{pc}		; (ldr pc, [sp], #4)
   28e94:	str	fp, [sp, #-8]!
   28e98:	str	lr, [sp, #4]
   28e9c:	add	fp, sp, #4
   28ea0:	sub	sp, sp, #8
   28ea4:	str	r0, [fp, #-8]
   28ea8:	str	r1, [fp, #-12]
   28eac:	ldr	r3, [fp, #-12]
   28eb0:	add	r3, r3, #20
   28eb4:	mov	r0, r3
   28eb8:	bl	28df8 <ftello64@plt+0x17790>
   28ebc:	mov	r3, #0
   28ec0:	mov	r0, r3
   28ec4:	sub	sp, fp, #4
   28ec8:	ldr	fp, [sp]
   28ecc:	add	sp, sp, #4
   28ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   28ed4:	str	fp, [sp, #-8]!
   28ed8:	str	lr, [sp, #4]
   28edc:	add	fp, sp, #4
   28ee0:	sub	sp, sp, #32
   28ee4:	str	r0, [fp, #-32]	; 0xffffffe0
   28ee8:	str	r1, [fp, #-36]	; 0xffffffdc
   28eec:	sub	r3, fp, #24
   28ef0:	str	r3, [fp, #-12]
   28ef4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28ef8:	ldr	r3, [r3]
   28efc:	str	r3, [fp, #-16]
   28f00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28f04:	str	r3, [fp, #-8]
   28f08:	ldr	r3, [fp, #-8]
   28f0c:	add	r3, r3, #20
   28f10:	mov	r2, #0
   28f14:	mov	r1, #0
   28f18:	ldr	r0, [fp, #-36]	; 0xffffffdc
   28f1c:	bl	28c14 <ftello64@plt+0x175ac>
   28f20:	mov	r2, r0
   28f24:	ldr	r3, [fp, #-12]
   28f28:	str	r2, [r3]
   28f2c:	ldr	r3, [fp, #-12]
   28f30:	ldr	r3, [r3]
   28f34:	cmp	r3, #0
   28f38:	bne	28f44 <ftello64@plt+0x178dc>
   28f3c:	mov	r3, #0
   28f40:	b	29020 <ftello64@plt+0x179b8>
   28f44:	ldr	r3, [fp, #-12]
   28f48:	ldr	r3, [r3]
   28f4c:	ldr	r2, [fp, #-16]
   28f50:	str	r2, [r3]
   28f54:	ldr	r3, [fp, #-12]
   28f58:	ldr	r2, [r3]
   28f5c:	ldrb	r3, [r2, #26]
   28f60:	orr	r3, r3, #4
   28f64:	strb	r3, [r2, #26]
   28f68:	ldr	r3, [fp, #-12]
   28f6c:	ldr	r3, [r3]
   28f70:	str	r3, [fp, #-16]
   28f74:	ldr	r3, [fp, #-8]
   28f78:	ldr	r3, [r3, #4]
   28f7c:	cmp	r3, #0
   28f80:	beq	28fa0 <ftello64@plt+0x17938>
   28f84:	ldr	r3, [fp, #-8]
   28f88:	ldr	r3, [r3, #4]
   28f8c:	str	r3, [fp, #-8]
   28f90:	ldr	r3, [fp, #-16]
   28f94:	add	r3, r3, #4
   28f98:	str	r3, [fp, #-12]
   28f9c:	b	28f08 <ftello64@plt+0x178a0>
   28fa0:	mov	r3, #0
   28fa4:	str	r3, [fp, #-20]	; 0xffffffec
   28fa8:	b	28fe0 <ftello64@plt+0x17978>
   28fac:	ldr	r3, [fp, #-8]
   28fb0:	str	r3, [fp, #-20]	; 0xffffffec
   28fb4:	ldr	r3, [fp, #-8]
   28fb8:	ldr	r3, [r3]
   28fbc:	str	r3, [fp, #-8]
   28fc0:	ldr	r3, [fp, #-16]
   28fc4:	ldr	r3, [r3]
   28fc8:	str	r3, [fp, #-16]
   28fcc:	ldr	r3, [fp, #-8]
   28fd0:	cmp	r3, #0
   28fd4:	bne	28fe0 <ftello64@plt+0x17978>
   28fd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   28fdc:	b	29020 <ftello64@plt+0x179b8>
   28fe0:	ldr	r3, [fp, #-8]
   28fe4:	ldr	r3, [r3, #8]
   28fe8:	ldr	r2, [fp, #-20]	; 0xffffffec
   28fec:	cmp	r2, r3
   28ff0:	beq	28fac <ftello64@plt+0x17944>
   28ff4:	ldr	r3, [fp, #-8]
   28ff8:	ldr	r3, [r3, #8]
   28ffc:	cmp	r3, #0
   29000:	beq	28fac <ftello64@plt+0x17944>
   29004:	ldr	r3, [fp, #-8]
   29008:	ldr	r3, [r3, #8]
   2900c:	str	r3, [fp, #-8]
   29010:	ldr	r3, [fp, #-16]
   29014:	add	r3, r3, #8
   29018:	str	r3, [fp, #-12]
   2901c:	b	28f08 <ftello64@plt+0x178a0>
   29020:	mov	r0, r3
   29024:	sub	sp, fp, #4
   29028:	ldr	fp, [sp]
   2902c:	add	sp, sp, #4
   29030:	pop	{pc}		; (ldr pc, [sp], #4)
   29034:	str	fp, [sp, #-8]!
   29038:	str	lr, [sp, #4]
   2903c:	add	fp, sp, #4
   29040:	sub	sp, sp, #56	; 0x38
   29044:	str	r0, [fp, #-24]	; 0xffffffe8
   29048:	str	r1, [fp, #-28]	; 0xffffffe4
   2904c:	str	r2, [fp, #-32]	; 0xffffffe0
   29050:	str	r3, [fp, #-36]	; 0xffffffdc
   29054:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29058:	ldr	r3, [r3]
   2905c:	str	r3, [fp, #-20]	; 0xffffffec
   29060:	ldr	r3, [fp, #4]
   29064:	bic	r3, r3, #7
   29068:	cmp	r3, #0
   2906c:	beq	29078 <ftello64@plt+0x17a10>
   29070:	mov	r3, #2
   29074:	b	291d4 <ftello64@plt+0x17b6c>
   29078:	ldr	r3, [fp, #4]
   2907c:	and	r3, r3, #4
   29080:	cmp	r3, #0
   29084:	beq	290a4 <ftello64@plt+0x17a3c>
   29088:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2908c:	ldr	r3, [r3]
   29090:	str	r3, [fp, #-12]
   29094:	ldr	r3, [fp, #-36]	; 0xffffffdc
   29098:	ldr	r3, [r3, #4]
   2909c:	str	r3, [fp, #-16]
   290a0:	b	290bc <ftello64@plt+0x17a54>
   290a4:	mov	r3, #0
   290a8:	str	r3, [fp, #-12]
   290ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   290b0:	bl	114e8 <strlen@plt>
   290b4:	mov	r3, r0
   290b8:	str	r3, [fp, #-16]
   290bc:	movw	r3, #0
   290c0:	movt	r3, #0
   290c4:	cmp	r3, #0
   290c8:	bne	290dc <ftello64@plt+0x17a74>
   290cc:	movw	r3, #0
   290d0:	movt	r3, #0
   290d4:	cmp	r3, #0
   290d8:	beq	290f0 <ftello64@plt+0x17a88>
   290dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   290e0:	add	r3, r3, #136	; 0x88
   290e4:	mov	r0, r3
   290e8:	bl	11314 <pthread_mutex_lock@plt>
   290ec:	nop	{0}
   290f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   290f4:	ldrb	r3, [r3, #28]
   290f8:	and	r3, r3, #16
   290fc:	uxtb	r3, r3
   29100:	cmp	r3, #0
   29104:	beq	2914c <ftello64@plt+0x17ae4>
   29108:	ldr	r3, [fp, #4]
   2910c:	str	r3, [sp, #16]
   29110:	mov	r3, #0
   29114:	str	r3, [sp, #12]
   29118:	mov	r3, #0
   2911c:	str	r3, [sp, #8]
   29120:	ldr	r3, [fp, #-16]
   29124:	str	r3, [sp, #4]
   29128:	ldr	r3, [fp, #-16]
   2912c:	str	r3, [sp]
   29130:	ldr	r3, [fp, #-12]
   29134:	ldr	r2, [fp, #-16]
   29138:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2913c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29140:	bl	29dcc <ftello64@plt+0x18764>
   29144:	str	r0, [fp, #-8]
   29148:	b	2918c <ftello64@plt+0x17b24>
   2914c:	ldr	r3, [fp, #4]
   29150:	str	r3, [sp, #16]
   29154:	ldr	r3, [fp, #-36]	; 0xffffffdc
   29158:	str	r3, [sp, #12]
   2915c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29160:	str	r3, [sp, #8]
   29164:	ldr	r3, [fp, #-16]
   29168:	str	r3, [sp, #4]
   2916c:	ldr	r3, [fp, #-16]
   29170:	str	r3, [sp]
   29174:	ldr	r3, [fp, #-12]
   29178:	ldr	r2, [fp, #-16]
   2917c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   29180:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29184:	bl	29dcc <ftello64@plt+0x18764>
   29188:	str	r0, [fp, #-8]
   2918c:	movw	r3, #0
   29190:	movt	r3, #0
   29194:	cmp	r3, #0
   29198:	bne	291ac <ftello64@plt+0x17b44>
   2919c:	movw	r3, #0
   291a0:	movt	r3, #0
   291a4:	cmp	r3, #0
   291a8:	beq	291c0 <ftello64@plt+0x17b58>
   291ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   291b0:	add	r3, r3, #136	; 0x88
   291b4:	mov	r0, r3
   291b8:	bl	11260 <pthread_mutex_unlock@plt>
   291bc:	nop	{0}
   291c0:	ldr	r3, [fp, #-8]
   291c4:	cmp	r3, #0
   291c8:	movne	r3, #1
   291cc:	moveq	r3, #0
   291d0:	uxtb	r3, r3
   291d4:	mov	r0, r3
   291d8:	sub	sp, fp, #4
   291dc:	ldr	fp, [sp]
   291e0:	add	sp, sp, #4
   291e4:	pop	{pc}		; (ldr pc, [sp], #4)
   291e8:	str	fp, [sp, #-8]!
   291ec:	str	lr, [sp, #4]
   291f0:	add	fp, sp, #4
   291f4:	sub	sp, sp, #32
   291f8:	str	r0, [fp, #-8]
   291fc:	str	r1, [fp, #-12]
   29200:	str	r2, [fp, #-16]
   29204:	str	r3, [fp, #-20]	; 0xffffffec
   29208:	mov	r3, #1
   2920c:	str	r3, [sp, #12]
   29210:	ldr	r3, [fp, #4]
   29214:	str	r3, [sp, #8]
   29218:	ldr	r3, [fp, #-16]
   2921c:	str	r3, [sp, #4]
   29220:	mov	r3, #0
   29224:	str	r3, [sp]
   29228:	ldr	r3, [fp, #-20]	; 0xffffffec
   2922c:	ldr	r2, [fp, #-16]
   29230:	ldr	r1, [fp, #-12]
   29234:	ldr	r0, [fp, #-8]
   29238:	bl	29574 <ftello64@plt+0x17f0c>
   2923c:	mov	r3, r0
   29240:	mov	r0, r3
   29244:	sub	sp, fp, #4
   29248:	ldr	fp, [sp]
   2924c:	add	sp, sp, #4
   29250:	pop	{pc}		; (ldr pc, [sp], #4)
   29254:	str	fp, [sp, #-8]!
   29258:	str	lr, [sp, #4]
   2925c:	add	fp, sp, #4
   29260:	sub	sp, sp, #32
   29264:	str	r0, [fp, #-8]
   29268:	str	r1, [fp, #-12]
   2926c:	str	r2, [fp, #-16]
   29270:	str	r3, [fp, #-20]	; 0xffffffec
   29274:	mov	r3, #0
   29278:	str	r3, [sp, #12]
   2927c:	ldr	r3, [fp, #8]
   29280:	str	r3, [sp, #8]
   29284:	ldr	r3, [fp, #-16]
   29288:	str	r3, [sp, #4]
   2928c:	ldr	r3, [fp, #4]
   29290:	str	r3, [sp]
   29294:	ldr	r3, [fp, #-20]	; 0xffffffec
   29298:	ldr	r2, [fp, #-16]
   2929c:	ldr	r1, [fp, #-12]
   292a0:	ldr	r0, [fp, #-8]
   292a4:	bl	29574 <ftello64@plt+0x17f0c>
   292a8:	mov	r3, r0
   292ac:	mov	r0, r3
   292b0:	sub	sp, fp, #4
   292b4:	ldr	fp, [sp]
   292b8:	add	sp, sp, #4
   292bc:	pop	{pc}		; (ldr pc, [sp], #4)
   292c0:	str	fp, [sp, #-8]!
   292c4:	str	lr, [sp, #4]
   292c8:	add	fp, sp, #4
   292cc:	sub	sp, sp, #40	; 0x28
   292d0:	str	r0, [fp, #-8]
   292d4:	str	r1, [fp, #-12]
   292d8:	str	r2, [fp, #-16]
   292dc:	str	r3, [fp, #-20]	; 0xffffffec
   292e0:	mov	r3, #1
   292e4:	str	r3, [sp, #20]
   292e8:	ldr	r3, [fp, #16]
   292ec:	str	r3, [sp, #16]
   292f0:	ldr	r3, [fp, #12]
   292f4:	str	r3, [sp, #12]
   292f8:	mov	r3, #0
   292fc:	str	r3, [sp, #8]
   29300:	ldr	r3, [fp, #8]
   29304:	str	r3, [sp, #4]
   29308:	ldr	r3, [fp, #4]
   2930c:	str	r3, [sp]
   29310:	ldr	r3, [fp, #-20]	; 0xffffffec
   29314:	ldr	r2, [fp, #-16]
   29318:	ldr	r1, [fp, #-12]
   2931c:	ldr	r0, [fp, #-8]
   29320:	bl	293b8 <ftello64@plt+0x17d50>
   29324:	mov	r3, r0
   29328:	mov	r0, r3
   2932c:	sub	sp, fp, #4
   29330:	ldr	fp, [sp]
   29334:	add	sp, sp, #4
   29338:	pop	{pc}		; (ldr pc, [sp], #4)
   2933c:	str	fp, [sp, #-8]!
   29340:	str	lr, [sp, #4]
   29344:	add	fp, sp, #4
   29348:	sub	sp, sp, #40	; 0x28
   2934c:	str	r0, [fp, #-8]
   29350:	str	r1, [fp, #-12]
   29354:	str	r2, [fp, #-16]
   29358:	str	r3, [fp, #-20]	; 0xffffffec
   2935c:	mov	r3, #0
   29360:	str	r3, [sp, #20]
   29364:	ldr	r3, [fp, #20]
   29368:	str	r3, [sp, #16]
   2936c:	ldr	r3, [fp, #16]
   29370:	str	r3, [sp, #12]
   29374:	ldr	r3, [fp, #12]
   29378:	str	r3, [sp, #8]
   2937c:	ldr	r3, [fp, #8]
   29380:	str	r3, [sp, #4]
   29384:	ldr	r3, [fp, #4]
   29388:	str	r3, [sp]
   2938c:	ldr	r3, [fp, #-20]	; 0xffffffec
   29390:	ldr	r2, [fp, #-16]
   29394:	ldr	r1, [fp, #-12]
   29398:	ldr	r0, [fp, #-8]
   2939c:	bl	293b8 <ftello64@plt+0x17d50>
   293a0:	mov	r3, r0
   293a4:	mov	r0, r3
   293a8:	sub	sp, fp, #4
   293ac:	ldr	fp, [sp]
   293b0:	add	sp, sp, #4
   293b4:	pop	{pc}		; (ldr pc, [sp], #4)
   293b8:	str	fp, [sp, #-8]!
   293bc:	str	lr, [sp, #4]
   293c0:	add	fp, sp, #4
   293c4:	sub	sp, sp, #48	; 0x30
   293c8:	str	r0, [fp, #-24]	; 0xffffffe8
   293cc:	str	r1, [fp, #-28]	; 0xffffffe4
   293d0:	str	r2, [fp, #-32]	; 0xffffffe0
   293d4:	str	r3, [fp, #-36]	; 0xffffffdc
   293d8:	mov	r3, #0
   293dc:	str	r3, [fp, #-12]
   293e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   293e4:	lsr	r3, r3, #31
   293e8:	uxtb	r3, r3
   293ec:	cmp	r3, #0
   293f0:	bne	29408 <ftello64@plt+0x17da0>
   293f4:	ldr	r3, [fp, #4]
   293f8:	lsr	r3, r3, #31
   293fc:	uxtb	r3, r3
   29400:	cmp	r3, #0
   29404:	beq	29410 <ftello64@plt+0x17da8>
   29408:	mov	r3, #1
   2940c:	b	29414 <ftello64@plt+0x17dac>
   29410:	mov	r3, #0
   29414:	cmp	r3, #0
   29418:	bne	29430 <ftello64@plt+0x17dc8>
   2941c:	ldr	r3, [fp, #20]
   29420:	lsr	r3, r3, #31
   29424:	uxtb	r3, r3
   29428:	cmp	r3, #0
   2942c:	beq	29438 <ftello64@plt+0x17dd0>
   29430:	mov	r3, #1
   29434:	b	2943c <ftello64@plt+0x17dd4>
   29438:	mov	r3, #0
   2943c:	cmp	r3, #0
   29440:	bne	29474 <ftello64@plt+0x17e0c>
   29444:	mov	r1, #0
   29448:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2944c:	ldr	r3, [fp, #4]
   29450:	adds	r3, r2, r3
   29454:	bvc	2945c <ftello64@plt+0x17df4>
   29458:	mov	r1, #1
   2945c:	str	r3, [fp, #-20]	; 0xffffffec
   29460:	mov	r3, r1
   29464:	and	r3, r3, #1
   29468:	uxtb	r3, r3
   2946c:	cmp	r3, #0
   29470:	beq	2947c <ftello64@plt+0x17e14>
   29474:	mvn	r3, #1
   29478:	b	29560 <ftello64@plt+0x17ef8>
   2947c:	ldr	r3, [fp, #4]
   29480:	cmp	r3, #0
   29484:	ble	29514 <ftello64@plt+0x17eac>
   29488:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2948c:	cmp	r3, #0
   29490:	ble	29508 <ftello64@plt+0x17ea0>
   29494:	ldr	r3, [fp, #-20]	; 0xffffffec
   29498:	mov	r0, r3
   2949c:	bl	35f6c <ftello64@plt+0x24904>
   294a0:	mov	r3, r0
   294a4:	str	r3, [fp, #-12]
   294a8:	ldr	r3, [fp, #-12]
   294ac:	cmp	r3, #0
   294b0:	moveq	r3, #1
   294b4:	movne	r3, #0
   294b8:	uxtb	r3, r3
   294bc:	cmp	r3, #0
   294c0:	beq	294cc <ftello64@plt+0x17e64>
   294c4:	mvn	r3, #1
   294c8:	b	29560 <ftello64@plt+0x17ef8>
   294cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   294d0:	mov	r2, r3
   294d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   294d8:	ldr	r0, [fp, #-12]
   294dc:	bl	11338 <memcpy@plt>
   294e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   294e4:	ldr	r2, [fp, #-12]
   294e8:	add	r3, r2, r3
   294ec:	ldr	r2, [fp, #4]
   294f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   294f4:	mov	r0, r3
   294f8:	bl	11338 <memcpy@plt>
   294fc:	ldr	r3, [fp, #-12]
   29500:	str	r3, [fp, #-8]
   29504:	b	2951c <ftello64@plt+0x17eb4>
   29508:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2950c:	str	r3, [fp, #-8]
   29510:	b	2951c <ftello64@plt+0x17eb4>
   29514:	ldr	r3, [fp, #-28]	; 0xffffffe4
   29518:	str	r3, [fp, #-8]
   2951c:	ldr	r2, [fp, #-20]	; 0xffffffec
   29520:	ldrb	r3, [fp, #24]
   29524:	str	r3, [sp, #12]
   29528:	ldr	r3, [fp, #16]
   2952c:	str	r3, [sp, #8]
   29530:	ldr	r3, [fp, #20]
   29534:	str	r3, [sp, #4]
   29538:	ldr	r3, [fp, #12]
   2953c:	str	r3, [sp]
   29540:	ldr	r3, [fp, #8]
   29544:	ldr	r1, [fp, #-8]
   29548:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2954c:	bl	29574 <ftello64@plt+0x17f0c>
   29550:	str	r0, [fp, #-16]
   29554:	ldr	r0, [fp, #-12]
   29558:	bl	16d88 <ftello64@plt+0x5720>
   2955c:	ldr	r3, [fp, #-16]
   29560:	mov	r0, r3
   29564:	sub	sp, fp, #4
   29568:	ldr	fp, [sp]
   2956c:	add	sp, sp, #4
   29570:	pop	{pc}		; (ldr pc, [sp], #4)
   29574:	str	fp, [sp, #-8]!
   29578:	str	lr, [sp, #4]
   2957c:	add	fp, sp, #4
   29580:	sub	sp, sp, #72	; 0x48
   29584:	str	r0, [fp, #-40]	; 0xffffffd8
   29588:	str	r1, [fp, #-44]	; 0xffffffd4
   2958c:	str	r2, [fp, #-48]	; 0xffffffd0
   29590:	str	r3, [fp, #-52]	; 0xffffffcc
   29594:	mov	r3, #0
   29598:	str	r3, [fp, #-20]	; 0xffffffec
   2959c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   295a0:	ldr	r3, [r3]
   295a4:	str	r3, [fp, #-24]	; 0xffffffe8
   295a8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   295ac:	ldr	r3, [fp, #4]
   295b0:	add	r3, r2, r3
   295b4:	str	r3, [fp, #-16]
   295b8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   295bc:	lsr	r3, r3, #31
   295c0:	uxtb	r3, r3
   295c4:	cmp	r3, #0
   295c8:	bne	295ec <ftello64@plt+0x17f84>
   295cc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   295d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   295d4:	cmp	r2, r3
   295d8:	movgt	r3, #1
   295dc:	movle	r3, #0
   295e0:	uxtb	r3, r3
   295e4:	cmp	r3, #0
   295e8:	beq	295f4 <ftello64@plt+0x17f8c>
   295ec:	mvn	r3, #0
   295f0:	b	29a20 <ftello64@plt+0x183b8>
   295f4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   295f8:	ldr	r3, [fp, #-16]
   295fc:	cmp	r2, r3
   29600:	movlt	r3, #1
   29604:	movge	r3, #0
   29608:	uxtb	r3, r3
   2960c:	cmp	r3, #0
   29610:	bne	29660 <ftello64@plt+0x17ff8>
   29614:	ldr	r3, [fp, #4]
   29618:	mvn	r3, r3
   2961c:	lsr	r3, r3, #31
   29620:	uxtb	r3, r3
   29624:	cmp	r3, #0
   29628:	beq	29654 <ftello64@plt+0x17fec>
   2962c:	ldr	r2, [fp, #-16]
   29630:	ldr	r3, [fp, #-52]	; 0xffffffcc
   29634:	cmp	r2, r3
   29638:	movlt	r3, #1
   2963c:	movge	r3, #0
   29640:	uxtb	r3, r3
   29644:	cmp	r3, #0
   29648:	beq	29654 <ftello64@plt+0x17fec>
   2964c:	mov	r3, #1
   29650:	b	29658 <ftello64@plt+0x17ff0>
   29654:	mov	r3, #0
   29658:	cmp	r3, #0
   2965c:	beq	2966c <ftello64@plt+0x18004>
   29660:	ldr	r3, [fp, #-48]	; 0xffffffd0
   29664:	str	r3, [fp, #-16]
   29668:	b	296d0 <ftello64@plt+0x18068>
   2966c:	ldr	r3, [fp, #-16]
   29670:	lsr	r3, r3, #31
   29674:	uxtb	r3, r3
   29678:	cmp	r3, #0
   2967c:	bne	296c8 <ftello64@plt+0x18060>
   29680:	ldr	r3, [fp, #4]
   29684:	lsr	r3, r3, #31
   29688:	uxtb	r3, r3
   2968c:	cmp	r3, #0
   29690:	beq	296bc <ftello64@plt+0x18054>
   29694:	ldr	r2, [fp, #-52]	; 0xffffffcc
   29698:	ldr	r3, [fp, #-16]
   2969c:	cmp	r2, r3
   296a0:	movle	r3, #1
   296a4:	movgt	r3, #0
   296a8:	uxtb	r3, r3
   296ac:	cmp	r3, #0
   296b0:	beq	296bc <ftello64@plt+0x18054>
   296b4:	mov	r3, #1
   296b8:	b	296c0 <ftello64@plt+0x18058>
   296bc:	mov	r3, #0
   296c0:	cmp	r3, #0
   296c4:	beq	296d0 <ftello64@plt+0x18068>
   296c8:	mov	r3, #0
   296cc:	str	r3, [fp, #-16]
   296d0:	movw	r3, #0
   296d4:	movt	r3, #0
   296d8:	cmp	r3, #0
   296dc:	bne	296f0 <ftello64@plt+0x18088>
   296e0:	movw	r3, #0
   296e4:	movt	r3, #0
   296e8:	cmp	r3, #0
   296ec:	beq	29704 <ftello64@plt+0x1809c>
   296f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   296f4:	add	r3, r3, #136	; 0x88
   296f8:	mov	r0, r3
   296fc:	bl	11314 <pthread_mutex_lock@plt>
   29700:	nop	{0}
   29704:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29708:	ldrb	r3, [r3, #28]
   2970c:	lsr	r3, r3, #5
   29710:	uxtb	r3, r3
   29714:	and	r3, r3, #1
   29718:	ldr	r2, [fp, #-20]	; 0xffffffec
   2971c:	orr	r3, r2, r3
   29720:	str	r3, [fp, #-20]	; 0xffffffec
   29724:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29728:	ldrb	r3, [r3, #28]
   2972c:	lsr	r3, r3, #5
   29730:	uxtb	r3, r3
   29734:	and	r3, r3, #2
   29738:	ldr	r2, [fp, #-20]	; 0xffffffec
   2973c:	orr	r3, r2, r3
   29740:	str	r3, [fp, #-20]	; 0xffffffec
   29744:	ldr	r2, [fp, #-52]	; 0xffffffcc
   29748:	ldr	r3, [fp, #-16]
   2974c:	cmp	r2, r3
   29750:	bge	29784 <ftello64@plt+0x1811c>
   29754:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29758:	ldr	r3, [r3, #16]
   2975c:	cmp	r3, #0
   29760:	beq	29784 <ftello64@plt+0x1811c>
   29764:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29768:	ldrb	r3, [r3, #28]
   2976c:	and	r3, r3, #8
   29770:	uxtb	r3, r3
   29774:	cmp	r3, #0
   29778:	bne	29784 <ftello64@plt+0x1811c>
   2977c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   29780:	bl	1fea0 <ftello64@plt+0xe838>
   29784:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29788:	ldrb	r3, [r3, #28]
   2978c:	ubfx	r3, r3, #4, #1
   29790:	uxtb	r3, r3
   29794:	cmp	r3, #0
   29798:	beq	297a4 <ftello64@plt+0x1813c>
   2979c:	mov	r3, #0
   297a0:	str	r3, [fp, #12]
   297a4:	ldr	r3, [fp, #12]
   297a8:	cmp	r3, #0
   297ac:	bne	297bc <ftello64@plt+0x18154>
   297b0:	mov	r3, #1
   297b4:	str	r3, [fp, #-8]
   297b8:	b	29858 <ftello64@plt+0x181f0>
   297bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   297c0:	ldrb	r3, [r3, #28]
   297c4:	and	r3, r3, #6
   297c8:	uxtb	r3, r3
   297cc:	cmp	r3, #4
   297d0:	moveq	r3, #1
   297d4:	movne	r3, #0
   297d8:	uxtb	r3, r3
   297dc:	cmp	r3, #0
   297e0:	beq	29848 <ftello64@plt+0x181e0>
   297e4:	ldr	r3, [fp, #12]
   297e8:	ldr	r2, [r3]
   297ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   297f0:	ldr	r3, [r3, #24]
   297f4:	cmp	r2, r3
   297f8:	movls	r3, #1
   297fc:	movhi	r3, #0
   29800:	uxtb	r3, r3
   29804:	cmp	r3, #0
   29808:	beq	29848 <ftello64@plt+0x181e0>
   2980c:	ldr	r3, [fp, #12]
   29810:	ldr	r3, [r3]
   29814:	str	r3, [fp, #-8]
   29818:	ldr	r3, [fp, #-8]
   2981c:	cmp	r3, #0
   29820:	movle	r3, #1
   29824:	movgt	r3, #0
   29828:	uxtb	r3, r3
   2982c:	cmp	r3, #0
   29830:	beq	29858 <ftello64@plt+0x181f0>
   29834:	mov	r3, #0
   29838:	str	r3, [fp, #12]
   2983c:	mov	r3, #1
   29840:	str	r3, [fp, #-8]
   29844:	b	29858 <ftello64@plt+0x181f0>
   29848:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2984c:	ldr	r3, [r3, #24]
   29850:	add	r3, r3, #1
   29854:	str	r3, [fp, #-8]
   29858:	ldr	r3, [fp, #-8]
   2985c:	lsl	r3, r3, #3
   29860:	mov	r0, r3
   29864:	bl	35f6c <ftello64@plt+0x24904>
   29868:	mov	r3, r0
   2986c:	str	r3, [fp, #-28]	; 0xffffffe4
   29870:	ldr	r3, [fp, #-28]	; 0xffffffe4
   29874:	cmp	r3, #0
   29878:	moveq	r3, #1
   2987c:	movne	r3, #0
   29880:	uxtb	r3, r3
   29884:	cmp	r3, #0
   29888:	beq	29898 <ftello64@plt+0x18230>
   2988c:	mvn	r3, #1
   29890:	str	r3, [fp, #-12]
   29894:	b	299e8 <ftello64@plt+0x18380>
   29898:	ldr	r3, [fp, #-8]
   2989c:	ldr	r2, [fp, #-20]	; 0xffffffec
   298a0:	str	r2, [sp, #16]
   298a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   298a8:	str	r2, [sp, #12]
   298ac:	str	r3, [sp, #8]
   298b0:	ldr	r3, [fp, #8]
   298b4:	str	r3, [sp, #4]
   298b8:	ldr	r3, [fp, #-16]
   298bc:	str	r3, [sp]
   298c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   298c4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   298c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   298cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   298d0:	bl	29dcc <ftello64@plt+0x18764>
   298d4:	str	r0, [fp, #-32]	; 0xffffffe0
   298d8:	mov	r3, #0
   298dc:	str	r3, [fp, #-12]
   298e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   298e4:	cmp	r3, #0
   298e8:	beq	2990c <ftello64@plt+0x182a4>
   298ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   298f0:	cmp	r3, #1
   298f4:	bne	29900 <ftello64@plt+0x18298>
   298f8:	mvn	r3, #0
   298fc:	b	29904 <ftello64@plt+0x1829c>
   29900:	mvn	r3, #1
   29904:	str	r3, [fp, #-12]
   29908:	b	29984 <ftello64@plt+0x1831c>
   2990c:	ldr	r3, [fp, #12]
   29910:	cmp	r3, #0
   29914:	beq	29984 <ftello64@plt+0x1831c>
   29918:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2991c:	ldrb	r3, [r3, #28]
   29920:	ubfx	r3, r3, #1, #2
   29924:	uxtb	r3, r3
   29928:	ldr	r2, [fp, #-8]
   2992c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   29930:	ldr	r0, [fp, #12]
   29934:	bl	29a34 <ftello64@plt+0x183cc>
   29938:	mov	r3, r0
   2993c:	and	r3, r3, #3
   29940:	uxtb	r1, r3
   29944:	ldr	r2, [fp, #-40]	; 0xffffffd8
   29948:	ldrb	r3, [r2, #28]
   2994c:	bfi	r3, r1, #1, #2
   29950:	strb	r3, [r2, #28]
   29954:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29958:	ldrb	r3, [r3, #28]
   2995c:	and	r3, r3, #6
   29960:	uxtb	r3, r3
   29964:	cmp	r3, #0
   29968:	moveq	r3, #1
   2996c:	movne	r3, #0
   29970:	uxtb	r3, r3
   29974:	cmp	r3, #0
   29978:	beq	29984 <ftello64@plt+0x1831c>
   2997c:	mvn	r3, #1
   29980:	str	r3, [fp, #-12]
   29984:	ldr	r3, [fp, #-12]
   29988:	cmp	r3, #0
   2998c:	moveq	r3, #1
   29990:	movne	r3, #0
   29994:	uxtb	r3, r3
   29998:	cmp	r3, #0
   2999c:	beq	299e0 <ftello64@plt+0x18378>
   299a0:	ldrb	r3, [fp, #16]
   299a4:	cmp	r3, #0
   299a8:	beq	299d4 <ftello64@plt+0x1836c>
   299ac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   299b0:	ldr	r3, [r3]
   299b4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   299b8:	cmp	r2, r3
   299bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   299c0:	ldr	r2, [r3, #4]
   299c4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   299c8:	sub	r3, r2, r3
   299cc:	str	r3, [fp, #-12]
   299d0:	b	299e0 <ftello64@plt+0x18378>
   299d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   299d8:	ldr	r3, [r3]
   299dc:	str	r3, [fp, #-12]
   299e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   299e4:	bl	16d88 <ftello64@plt+0x5720>
   299e8:	movw	r3, #0
   299ec:	movt	r3, #0
   299f0:	cmp	r3, #0
   299f4:	bne	29a08 <ftello64@plt+0x183a0>
   299f8:	movw	r3, #0
   299fc:	movt	r3, #0
   29a00:	cmp	r3, #0
   29a04:	beq	29a1c <ftello64@plt+0x183b4>
   29a08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29a0c:	add	r3, r3, #136	; 0x88
   29a10:	mov	r0, r3
   29a14:	bl	11260 <pthread_mutex_unlock@plt>
   29a18:	nop	{0}
   29a1c:	ldr	r3, [fp, #-12]
   29a20:	mov	r0, r3
   29a24:	sub	sp, fp, #4
   29a28:	ldr	fp, [sp]
   29a2c:	add	sp, sp, #4
   29a30:	pop	{pc}		; (ldr pc, [sp], #4)
   29a34:	str	fp, [sp, #-8]!
   29a38:	str	lr, [sp, #4]
   29a3c:	add	fp, sp, #4
   29a40:	sub	sp, sp, #40	; 0x28
   29a44:	str	r0, [fp, #-32]	; 0xffffffe0
   29a48:	str	r1, [fp, #-36]	; 0xffffffdc
   29a4c:	str	r2, [fp, #-40]	; 0xffffffd8
   29a50:	str	r3, [fp, #-44]	; 0xffffffd4
   29a54:	mov	r3, #1
   29a58:	str	r3, [fp, #-8]
   29a5c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29a60:	add	r3, r3, #1
   29a64:	str	r3, [fp, #-16]
   29a68:	ldr	r3, [fp, #-44]	; 0xffffffd4
   29a6c:	cmp	r3, #0
   29a70:	bne	29b24 <ftello64@plt+0x184bc>
   29a74:	ldr	r3, [fp, #-16]
   29a78:	lsl	r3, r3, #2
   29a7c:	mov	r0, r3
   29a80:	bl	35f6c <ftello64@plt+0x24904>
   29a84:	mov	r3, r0
   29a88:	mov	r2, r3
   29a8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29a90:	str	r2, [r3, #4]
   29a94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29a98:	ldr	r3, [r3, #4]
   29a9c:	cmp	r3, #0
   29aa0:	moveq	r3, #1
   29aa4:	movne	r3, #0
   29aa8:	uxtb	r3, r3
   29aac:	cmp	r3, #0
   29ab0:	beq	29abc <ftello64@plt+0x18454>
   29ab4:	mov	r3, #0
   29ab8:	b	29d0c <ftello64@plt+0x186a4>
   29abc:	ldr	r3, [fp, #-16]
   29ac0:	lsl	r3, r3, #2
   29ac4:	mov	r0, r3
   29ac8:	bl	35f6c <ftello64@plt+0x24904>
   29acc:	mov	r3, r0
   29ad0:	mov	r2, r3
   29ad4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29ad8:	str	r2, [r3, #8]
   29adc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29ae0:	ldr	r3, [r3, #8]
   29ae4:	cmp	r3, #0
   29ae8:	moveq	r3, #1
   29aec:	movne	r3, #0
   29af0:	uxtb	r3, r3
   29af4:	cmp	r3, #0
   29af8:	beq	29b14 <ftello64@plt+0x184ac>
   29afc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29b00:	ldr	r3, [r3, #4]
   29b04:	mov	r0, r3
   29b08:	bl	16d88 <ftello64@plt+0x5720>
   29b0c:	mov	r3, #0
   29b10:	b	29d0c <ftello64@plt+0x186a4>
   29b14:	ldr	r2, [fp, #-16]
   29b18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29b1c:	str	r2, [r3]
   29b20:	b	29c2c <ftello64@plt+0x185c4>
   29b24:	ldr	r3, [fp, #-44]	; 0xffffffd4
   29b28:	cmp	r3, #1
   29b2c:	bne	29c0c <ftello64@plt+0x185a4>
   29b30:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29b34:	ldr	r2, [r3]
   29b38:	ldr	r3, [fp, #-16]
   29b3c:	cmp	r2, r3
   29b40:	movcc	r3, #1
   29b44:	movcs	r3, #0
   29b48:	uxtb	r3, r3
   29b4c:	cmp	r3, #0
   29b50:	beq	29c2c <ftello64@plt+0x185c4>
   29b54:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29b58:	ldr	r2, [r3, #4]
   29b5c:	ldr	r3, [fp, #-16]
   29b60:	lsl	r3, r3, #2
   29b64:	mov	r1, r3
   29b68:	mov	r0, r2
   29b6c:	bl	35ffc <ftello64@plt+0x24994>
   29b70:	str	r0, [fp, #-20]	; 0xffffffec
   29b74:	ldr	r3, [fp, #-20]	; 0xffffffec
   29b78:	cmp	r3, #0
   29b7c:	moveq	r3, #1
   29b80:	movne	r3, #0
   29b84:	uxtb	r3, r3
   29b88:	cmp	r3, #0
   29b8c:	beq	29b98 <ftello64@plt+0x18530>
   29b90:	mov	r3, #0
   29b94:	b	29d0c <ftello64@plt+0x186a4>
   29b98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29b9c:	ldr	r2, [r3, #8]
   29ba0:	ldr	r3, [fp, #-16]
   29ba4:	lsl	r3, r3, #2
   29ba8:	mov	r1, r3
   29bac:	mov	r0, r2
   29bb0:	bl	35ffc <ftello64@plt+0x24994>
   29bb4:	str	r0, [fp, #-24]	; 0xffffffe8
   29bb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29bbc:	cmp	r3, #0
   29bc0:	moveq	r3, #1
   29bc4:	movne	r3, #0
   29bc8:	uxtb	r3, r3
   29bcc:	cmp	r3, #0
   29bd0:	beq	29be4 <ftello64@plt+0x1857c>
   29bd4:	ldr	r0, [fp, #-20]	; 0xffffffec
   29bd8:	bl	16d88 <ftello64@plt+0x5720>
   29bdc:	mov	r3, #0
   29be0:	b	29d0c <ftello64@plt+0x186a4>
   29be4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29be8:	ldr	r2, [fp, #-20]	; 0xffffffec
   29bec:	str	r2, [r3, #4]
   29bf0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29bf4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   29bf8:	str	r2, [r3, #8]
   29bfc:	ldr	r2, [fp, #-16]
   29c00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29c04:	str	r2, [r3]
   29c08:	b	29c2c <ftello64@plt+0x185c4>
   29c0c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   29c10:	cmp	r3, #2
   29c14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29c18:	ldr	r2, [r3]
   29c1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29c20:	cmp	r2, r3
   29c24:	mov	r3, #2
   29c28:	str	r3, [fp, #-8]
   29c2c:	mov	r3, #0
   29c30:	str	r3, [fp, #-12]
   29c34:	b	29c9c <ftello64@plt+0x18634>
   29c38:	ldr	r3, [fp, #-12]
   29c3c:	lsl	r3, r3, #3
   29c40:	ldr	r2, [fp, #-36]	; 0xffffffdc
   29c44:	add	r2, r2, r3
   29c48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29c4c:	ldr	r1, [r3, #4]
   29c50:	ldr	r3, [fp, #-12]
   29c54:	lsl	r3, r3, #2
   29c58:	add	r3, r1, r3
   29c5c:	ldr	r2, [r2]
   29c60:	str	r2, [r3]
   29c64:	ldr	r3, [fp, #-12]
   29c68:	lsl	r3, r3, #3
   29c6c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   29c70:	add	r2, r2, r3
   29c74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29c78:	ldr	r1, [r3, #8]
   29c7c:	ldr	r3, [fp, #-12]
   29c80:	lsl	r3, r3, #2
   29c84:	add	r3, r1, r3
   29c88:	ldr	r2, [r2, #4]
   29c8c:	str	r2, [r3]
   29c90:	ldr	r3, [fp, #-12]
   29c94:	add	r3, r3, #1
   29c98:	str	r3, [fp, #-12]
   29c9c:	ldr	r2, [fp, #-12]
   29ca0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29ca4:	cmp	r2, r3
   29ca8:	blt	29c38 <ftello64@plt+0x185d0>
   29cac:	b	29cf4 <ftello64@plt+0x1868c>
   29cb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29cb4:	ldr	r2, [r3, #8]
   29cb8:	ldr	r3, [fp, #-12]
   29cbc:	lsl	r3, r3, #2
   29cc0:	add	r3, r2, r3
   29cc4:	mvn	r2, #0
   29cc8:	str	r2, [r3]
   29ccc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29cd0:	ldr	r1, [r2, #4]
   29cd4:	ldr	r2, [fp, #-12]
   29cd8:	lsl	r2, r2, #2
   29cdc:	add	r2, r1, r2
   29ce0:	ldr	r3, [r3]
   29ce4:	str	r3, [r2]
   29ce8:	ldr	r3, [fp, #-12]
   29cec:	add	r3, r3, #1
   29cf0:	str	r3, [fp, #-12]
   29cf4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29cf8:	ldr	r2, [r3]
   29cfc:	ldr	r3, [fp, #-12]
   29d00:	cmp	r2, r3
   29d04:	bhi	29cb0 <ftello64@plt+0x18648>
   29d08:	ldr	r3, [fp, #-8]
   29d0c:	mov	r0, r3
   29d10:	sub	sp, fp, #4
   29d14:	ldr	fp, [sp]
   29d18:	add	sp, sp, #4
   29d1c:	pop	{pc}		; (ldr pc, [sp], #4)
   29d20:	push	{fp}		; (str fp, [sp, #-4]!)
   29d24:	add	fp, sp, #0
   29d28:	sub	sp, sp, #20
   29d2c:	str	r0, [fp, #-8]
   29d30:	str	r1, [fp, #-12]
   29d34:	str	r2, [fp, #-16]
   29d38:	str	r3, [fp, #-20]	; 0xffffffec
   29d3c:	ldr	r3, [fp, #-16]
   29d40:	cmp	r3, #0
   29d44:	beq	29d84 <ftello64@plt+0x1871c>
   29d48:	ldr	r2, [fp, #-8]
   29d4c:	ldrb	r3, [r2, #28]
   29d50:	mov	r1, #1
   29d54:	bfi	r3, r1, #1, #2
   29d58:	strb	r3, [r2, #28]
   29d5c:	ldr	r3, [fp, #-12]
   29d60:	ldr	r2, [fp, #-16]
   29d64:	str	r2, [r3]
   29d68:	ldr	r3, [fp, #-12]
   29d6c:	ldr	r2, [fp, #-20]	; 0xffffffec
   29d70:	str	r2, [r3, #4]
   29d74:	ldr	r3, [fp, #-12]
   29d78:	ldr	r2, [fp, #4]
   29d7c:	str	r2, [r3, #8]
   29d80:	b	29dbc <ftello64@plt+0x18754>
   29d84:	ldr	r2, [fp, #-8]
   29d88:	ldrb	r3, [r2, #28]
   29d8c:	bfc	r3, #1, #2
   29d90:	strb	r3, [r2, #28]
   29d94:	ldr	r3, [fp, #-12]
   29d98:	mov	r2, #0
   29d9c:	str	r2, [r3]
   29da0:	ldr	r3, [fp, #-12]
   29da4:	mov	r2, #0
   29da8:	str	r2, [r3, #8]
   29dac:	ldr	r3, [fp, #-12]
   29db0:	ldr	r2, [r3, #8]
   29db4:	ldr	r3, [fp, #-12]
   29db8:	str	r2, [r3, #4]
   29dbc:	nop	{0}
   29dc0:	add	sp, fp, #0
   29dc4:	pop	{fp}		; (ldr fp, [sp], #4)
   29dc8:	bx	lr
   29dcc:	str	fp, [sp, #-8]!
   29dd0:	str	lr, [sp, #4]
   29dd4:	add	fp, sp, #4
   29dd8:	sub	sp, sp, #240	; 0xf0
   29ddc:	str	r0, [fp, #-216]	; 0xffffff28
   29de0:	str	r1, [fp, #-220]	; 0xffffff24
   29de4:	str	r2, [fp, #-224]	; 0xffffff20
   29de8:	str	r3, [fp, #-228]	; 0xffffff1c
   29dec:	ldr	r3, [fp, #-216]	; 0xffffff28
   29df0:	ldr	r3, [r3]
   29df4:	str	r3, [fp, #-20]	; 0xffffffec
   29df8:	mvn	r3, #0
   29dfc:	str	r3, [fp, #-24]	; 0xffffffe8
   29e00:	sub	r3, fp, #208	; 0xd0
   29e04:	mov	r2, #136	; 0x88
   29e08:	mov	r1, #0
   29e0c:	mov	r0, r3
   29e10:	bl	1153c <memset@plt>
   29e14:	ldr	r3, [fp, #-20]	; 0xffffffec
   29e18:	str	r3, [fp, #-124]	; 0xffffff84
   29e1c:	ldr	r3, [fp, #-216]	; 0xffffff28
   29e20:	ldr	r3, [r3, #16]
   29e24:	cmp	r3, #0
   29e28:	beq	29e78 <ftello64@plt+0x18810>
   29e2c:	ldr	r3, [fp, #-216]	; 0xffffff28
   29e30:	ldrb	r3, [r3, #28]
   29e34:	and	r3, r3, #8
   29e38:	uxtb	r3, r3
   29e3c:	cmp	r3, #0
   29e40:	beq	29e78 <ftello64@plt+0x18810>
   29e44:	ldr	r2, [fp, #-228]	; 0xffffff1c
   29e48:	ldr	r3, [fp, #4]
   29e4c:	cmp	r2, r3
   29e50:	beq	29e78 <ftello64@plt+0x18810>
   29e54:	ldr	r3, [fp, #-216]	; 0xffffff28
   29e58:	ldrb	r3, [r3, #28]
   29e5c:	and	r3, r3, #1
   29e60:	uxtb	r3, r3
   29e64:	cmp	r3, #0
   29e68:	bne	29e78 <ftello64@plt+0x18810>
   29e6c:	ldr	r3, [fp, #-216]	; 0xffffff28
   29e70:	ldr	r3, [r3, #16]
   29e74:	b	29e7c <ftello64@plt+0x18814>
   29e78:	mov	r3, #0
   29e7c:	str	r3, [fp, #-28]	; 0xffffffe4
   29e80:	ldr	r3, [fp, #-216]	; 0xffffff28
   29e84:	ldr	r3, [r3, #20]
   29e88:	str	r3, [fp, #-32]	; 0xffffffe0
   29e8c:	ldr	r3, [fp, #-216]	; 0xffffff28
   29e90:	ldr	r3, [r3, #24]
   29e94:	ldr	r2, [fp, #12]
   29e98:	cmp	r2, r3
   29e9c:	bls	29eb8 <ftello64@plt+0x18850>
   29ea0:	ldr	r3, [fp, #-216]	; 0xffffff28
   29ea4:	ldr	r3, [r3, #24]
   29ea8:	ldr	r2, [fp, #12]
   29eac:	sub	r3, r2, r3
   29eb0:	sub	r3, r3, #1
   29eb4:	b	29ebc <ftello64@plt+0x18854>
   29eb8:	mov	r3, #0
   29ebc:	str	r3, [fp, #-36]	; 0xffffffdc
   29ec0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   29ec4:	ldr	r2, [fp, #12]
   29ec8:	sub	r3, r2, r3
   29ecc:	str	r3, [fp, #12]
   29ed0:	ldr	r3, [fp, #-216]	; 0xffffff28
   29ed4:	ldr	r3, [r3, #8]
   29ed8:	cmp	r3, #0
   29edc:	moveq	r3, #1
   29ee0:	movne	r3, #0
   29ee4:	uxtb	r3, r3
   29ee8:	cmp	r3, #0
   29eec:	bne	29f10 <ftello64@plt+0x188a8>
   29ef0:	ldr	r3, [fp, #-20]	; 0xffffffec
   29ef4:	ldr	r3, [r3, #36]	; 0x24
   29ef8:	cmp	r3, #0
   29efc:	moveq	r3, #1
   29f00:	movne	r3, #0
   29f04:	uxtb	r3, r3
   29f08:	cmp	r3, #0
   29f0c:	beq	29f18 <ftello64@plt+0x188b0>
   29f10:	mov	r3, #1
   29f14:	b	29f1c <ftello64@plt+0x188b4>
   29f18:	mov	r3, #0
   29f1c:	cmp	r3, #0
   29f20:	bne	29f44 <ftello64@plt+0x188dc>
   29f24:	ldr	r3, [fp, #-20]	; 0xffffffec
   29f28:	ldr	r3, [r3, #40]	; 0x28
   29f2c:	cmp	r3, #0
   29f30:	moveq	r3, #1
   29f34:	movne	r3, #0
   29f38:	uxtb	r3, r3
   29f3c:	cmp	r3, #0
   29f40:	beq	29f4c <ftello64@plt+0x188e4>
   29f44:	mov	r3, #1
   29f48:	b	29f50 <ftello64@plt+0x188e8>
   29f4c:	mov	r3, #0
   29f50:	cmp	r3, #0
   29f54:	bne	29f78 <ftello64@plt+0x18910>
   29f58:	ldr	r3, [fp, #-20]	; 0xffffffec
   29f5c:	ldr	r3, [r3, #44]	; 0x2c
   29f60:	cmp	r3, #0
   29f64:	moveq	r3, #1
   29f68:	movne	r3, #0
   29f6c:	uxtb	r3, r3
   29f70:	cmp	r3, #0
   29f74:	beq	29f80 <ftello64@plt+0x18918>
   29f78:	mov	r3, #1
   29f7c:	b	29f84 <ftello64@plt+0x1891c>
   29f80:	mov	r3, #0
   29f84:	cmp	r3, #0
   29f88:	bne	29fac <ftello64@plt+0x18944>
   29f8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   29f90:	ldr	r3, [r3, #48]	; 0x30
   29f94:	cmp	r3, #0
   29f98:	moveq	r3, #1
   29f9c:	movne	r3, #0
   29fa0:	uxtb	r3, r3
   29fa4:	cmp	r3, #0
   29fa8:	beq	29fb4 <ftello64@plt+0x1894c>
   29fac:	mov	r3, #1
   29fb0:	b	2acf4 <ftello64@plt+0x1968c>
   29fb4:	ldr	r3, [fp, #4]
   29fb8:	cmp	r3, #0
   29fbc:	blt	29fd0 <ftello64@plt+0x18968>
   29fc0:	ldr	r2, [fp, #4]
   29fc4:	ldr	r3, [fp, #-224]	; 0xffffff20
   29fc8:	cmp	r2, r3
   29fcc:	ble	29fd0 <ftello64@plt+0x18968>
   29fd0:	ldr	r3, [fp, #-20]	; 0xffffffec
   29fd4:	ldr	r3, [r3, #36]	; 0x24
   29fd8:	ldr	r3, [r3, #8]
   29fdc:	cmp	r3, #0
   29fe0:	bne	2a054 <ftello64@plt+0x189ec>
   29fe4:	ldr	r3, [fp, #-20]	; 0xffffffec
   29fe8:	ldr	r3, [r3, #40]	; 0x28
   29fec:	ldr	r3, [r3, #8]
   29ff0:	cmp	r3, #0
   29ff4:	bne	2a054 <ftello64@plt+0x189ec>
   29ff8:	ldr	r3, [fp, #-20]	; 0xffffffec
   29ffc:	ldr	r3, [r3, #44]	; 0x2c
   2a000:	ldr	r3, [r3, #8]
   2a004:	cmp	r3, #0
   2a008:	beq	2a024 <ftello64@plt+0x189bc>
   2a00c:	ldr	r3, [fp, #-216]	; 0xffffff28
   2a010:	ldrb	r3, [r3, #28]
   2a014:	bic	r3, r3, #127	; 0x7f
   2a018:	uxtb	r3, r3
   2a01c:	cmp	r3, #0
   2a020:	bne	2a054 <ftello64@plt+0x189ec>
   2a024:	ldr	r3, [fp, #-228]	; 0xffffff1c
   2a028:	cmp	r3, #0
   2a02c:	beq	2a044 <ftello64@plt+0x189dc>
   2a030:	ldr	r3, [fp, #4]
   2a034:	cmp	r3, #0
   2a038:	beq	2a044 <ftello64@plt+0x189dc>
   2a03c:	mov	r3, #1
   2a040:	b	2acf4 <ftello64@plt+0x1968c>
   2a044:	mov	r3, #0
   2a048:	str	r3, [fp, #4]
   2a04c:	ldr	r3, [fp, #4]
   2a050:	str	r3, [fp, #-228]	; 0xffffff1c
   2a054:	ldr	r3, [fp, #12]
   2a058:	cmp	r3, #0
   2a05c:	bne	2a070 <ftello64@plt+0x18a08>
   2a060:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a064:	ldr	r3, [r3, #76]	; 0x4c
   2a068:	cmp	r3, #0
   2a06c:	beq	2a078 <ftello64@plt+0x18a10>
   2a070:	mov	r3, #1
   2a074:	b	2a07c <ftello64@plt+0x18a14>
   2a078:	mov	r3, #0
   2a07c:	strb	r3, [fp, #-37]	; 0xffffffdb
   2a080:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   2a084:	and	r3, r3, #1
   2a088:	strb	r3, [fp, #-37]	; 0xffffffdb
   2a08c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a090:	ldr	r3, [r3, #8]
   2a094:	add	r3, r3, #1
   2a098:	mov	ip, r3
   2a09c:	ldr	r3, [fp, #-216]	; 0xffffff28
   2a0a0:	ldr	r3, [r3, #20]
   2a0a4:	ldr	r2, [fp, #-216]	; 0xffffff28
   2a0a8:	ldr	r2, [r2, #12]
   2a0ac:	and	r2, r2, #4194304	; 0x400000
   2a0b0:	cmp	r2, #0
   2a0b4:	movne	r2, #1
   2a0b8:	moveq	r2, #0
   2a0bc:	uxtb	r2, r2
   2a0c0:	sub	r0, fp, #208	; 0xd0
   2a0c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a0c8:	str	r1, [sp, #8]
   2a0cc:	str	r2, [sp, #4]
   2a0d0:	str	r3, [sp]
   2a0d4:	mov	r3, ip
   2a0d8:	ldr	r2, [fp, #-224]	; 0xffffff20
   2a0dc:	ldr	r1, [fp, #-220]	; 0xffffff24
   2a0e0:	bl	1acf4 <ftello64@plt+0x968c>
   2a0e4:	str	r0, [fp, #-8]
   2a0e8:	ldr	r3, [fp, #-8]
   2a0ec:	cmp	r3, #0
   2a0f0:	movne	r3, #1
   2a0f4:	moveq	r3, #0
   2a0f8:	uxtb	r3, r3
   2a0fc:	cmp	r3, #0
   2a100:	bne	2ac80 <ftello64@plt+0x19618>
   2a104:	ldr	r3, [fp, #8]
   2a108:	str	r3, [fp, #-152]	; 0xffffff68
   2a10c:	ldr	r3, [fp, #8]
   2a110:	str	r3, [fp, #-156]	; 0xffffff64
   2a114:	ldr	r3, [fp, #-216]	; 0xffffff28
   2a118:	ldrb	r3, [r3, #28]
   2a11c:	ubfx	r3, r3, #7, #1
   2a120:	uxtb	r3, r3
   2a124:	strb	r3, [fp, #-131]	; 0xffffff7d
   2a128:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a12c:	ldr	r3, [r3, #76]	; 0x4c
   2a130:	lsl	r2, r3, #1
   2a134:	sub	r3, fp, #208	; 0xd0
   2a138:	ldr	r1, [fp, #20]
   2a13c:	mov	r0, r3
   2a140:	bl	33530 <ftello64@plt+0x21ec8>
   2a144:	str	r0, [fp, #-8]
   2a148:	ldr	r3, [fp, #-8]
   2a14c:	cmp	r3, #0
   2a150:	movne	r3, #1
   2a154:	moveq	r3, #0
   2a158:	uxtb	r3, r3
   2a15c:	cmp	r3, #0
   2a160:	bne	2ac88 <ftello64@plt+0x19620>
   2a164:	ldr	r3, [fp, #12]
   2a168:	cmp	r3, #1
   2a16c:	bhi	2a188 <ftello64@plt+0x18b20>
   2a170:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a174:	ldrb	r3, [r3, #88]	; 0x58
   2a178:	and	r3, r3, #2
   2a17c:	uxtb	r3, r3
   2a180:	cmp	r3, #0
   2a184:	beq	2a1f4 <ftello64@plt+0x18b8c>
   2a188:	ldr	r3, [fp, #-172]	; 0xffffff54
   2a18c:	cmn	r3, #-1073741822	; 0xc0000002
   2a190:	movhi	r3, #1
   2a194:	movls	r3, #0
   2a198:	uxtb	r3, r3
   2a19c:	cmp	r3, #0
   2a1a0:	beq	2a1b0 <ftello64@plt+0x18b48>
   2a1a4:	mov	r3, #12
   2a1a8:	str	r3, [fp, #-8]
   2a1ac:	b	2acbc <ftello64@plt+0x19654>
   2a1b0:	ldr	r3, [fp, #-172]	; 0xffffff54
   2a1b4:	add	r3, r3, #1
   2a1b8:	lsl	r3, r3, #2
   2a1bc:	mov	r0, r3
   2a1c0:	bl	35f6c <ftello64@plt+0x24904>
   2a1c4:	mov	r3, r0
   2a1c8:	str	r3, [fp, #-108]	; 0xffffff94
   2a1cc:	ldr	r3, [fp, #-108]	; 0xffffff94
   2a1d0:	cmp	r3, #0
   2a1d4:	moveq	r3, #1
   2a1d8:	movne	r3, #0
   2a1dc:	uxtb	r3, r3
   2a1e0:	cmp	r3, #0
   2a1e4:	beq	2a1f4 <ftello64@plt+0x18b8c>
   2a1e8:	mov	r3, #12
   2a1ec:	str	r3, [fp, #-8]
   2a1f0:	b	2acbc <ftello64@plt+0x19654>
   2a1f4:	ldr	r3, [fp, #-228]	; 0xffffff1c
   2a1f8:	str	r3, [fp, #-72]	; 0xffffffb8
   2a1fc:	ldr	r3, [fp, #20]
   2a200:	and	r3, r3, #1
   2a204:	cmp	r3, #0
   2a208:	beq	2a214 <ftello64@plt+0x18bac>
   2a20c:	mov	r3, #4
   2a210:	b	2a218 <ftello64@plt+0x18bb0>
   2a214:	mov	r3, #6
   2a218:	str	r3, [fp, #-148]	; 0xffffff6c
   2a21c:	ldr	r2, [fp, #4]
   2a220:	ldr	r3, [fp, #-228]	; 0xffffff1c
   2a224:	cmp	r2, r3
   2a228:	bge	2a234 <ftello64@plt+0x18bcc>
   2a22c:	mvn	r3, #0
   2a230:	b	2a238 <ftello64@plt+0x18bd0>
   2a234:	mov	r3, #1
   2a238:	str	r3, [fp, #-44]	; 0xffffffd4
   2a23c:	ldr	r2, [fp, #-228]	; 0xffffff1c
   2a240:	ldr	r3, [fp, #4]
   2a244:	cmp	r2, r3
   2a248:	movlt	r3, r2
   2a24c:	movge	r3, r3
   2a250:	str	r3, [fp, #-48]	; 0xffffffd0
   2a254:	ldr	r2, [fp, #4]
   2a258:	ldr	r3, [fp, #-228]	; 0xffffff1c
   2a25c:	cmp	r2, r3
   2a260:	movge	r3, r2
   2a264:	movlt	r3, r3
   2a268:	str	r3, [fp, #-52]	; 0xffffffcc
   2a26c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a270:	ldr	r3, [r3, #92]	; 0x5c
   2a274:	cmp	r3, #1
   2a278:	moveq	r3, #1
   2a27c:	movne	r3, #0
   2a280:	strb	r3, [fp, #-53]	; 0xffffffcb
   2a284:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a288:	cmp	r3, #0
   2a28c:	beq	2a304 <ftello64@plt+0x18c9c>
   2a290:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   2a294:	cmp	r3, #0
   2a298:	bne	2a2bc <ftello64@plt+0x18c54>
   2a29c:	ldr	r3, [fp, #-216]	; 0xffffff28
   2a2a0:	ldr	r3, [r3, #12]
   2a2a4:	and	r3, r3, #4194304	; 0x400000
   2a2a8:	cmp	r3, #0
   2a2ac:	bne	2a2c4 <ftello64@plt+0x18c5c>
   2a2b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a2b4:	cmp	r3, #0
   2a2b8:	bne	2a2c4 <ftello64@plt+0x18c5c>
   2a2bc:	mov	r2, #4
   2a2c0:	b	2a2c8 <ftello64@plt+0x18c60>
   2a2c4:	mov	r2, #0
   2a2c8:	ldr	r1, [fp, #-228]	; 0xffffff1c
   2a2cc:	ldr	r3, [fp, #4]
   2a2d0:	cmp	r1, r3
   2a2d4:	bgt	2a2e0 <ftello64@plt+0x18c78>
   2a2d8:	mov	r3, #2
   2a2dc:	b	2a2e4 <ftello64@plt+0x18c7c>
   2a2e0:	mov	r3, #0
   2a2e4:	orr	r3, r2, r3
   2a2e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2a2ec:	cmp	r2, #0
   2a2f0:	movne	r2, #1
   2a2f4:	moveq	r2, #0
   2a2f8:	uxtb	r2, r2
   2a2fc:	orr	r3, r3, r2
   2a300:	b	2a308 <ftello64@plt+0x18ca0>
   2a304:	mov	r3, #8
   2a308:	str	r3, [fp, #-60]	; 0xffffffc4
   2a30c:	mov	r3, #1
   2a310:	str	r3, [fp, #-8]
   2a314:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a318:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2a31c:	cmp	r2, r3
   2a320:	bgt	2ac90 <ftello64@plt+0x19628>
   2a324:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a328:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2a32c:	cmp	r2, r3
   2a330:	blt	2ac90 <ftello64@plt+0x19628>
   2a334:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2a338:	sub	r3, r3, #4
   2a33c:	cmp	r3, #4
   2a340:	ldrls	pc, [pc, r3, lsl #2]
   2a344:	b	2a55c <ftello64@plt+0x18ef4>
   2a348:	andeq	sl, r2, r0, lsr r5
   2a34c:	andeq	sl, r2, r0, lsr r5
   2a350:	ldrdeq	sl, [r2], -r4
   2a354:	andeq	sl, r2, r8, ror #6
   2a358:	andeq	sl, r2, r8, ror #12
   2a35c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a360:	add	r3, r3, #1
   2a364:	str	r3, [fp, #-72]	; 0xffffffb8
   2a368:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a36c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2a370:	cmp	r2, r3
   2a374:	movgt	r3, #1
   2a378:	movle	r3, #0
   2a37c:	uxtb	r3, r3
   2a380:	cmp	r3, #0
   2a384:	beq	2a424 <ftello64@plt+0x18dbc>
   2a388:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a38c:	mov	r2, r3
   2a390:	ldr	r3, [fp, #-220]	; 0xffffff24
   2a394:	add	r3, r3, r2
   2a398:	ldrb	r3, [r3]
   2a39c:	mov	r2, r3
   2a3a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a3a4:	add	r3, r3, r2
   2a3a8:	ldrb	r3, [r3]
   2a3ac:	mov	r2, r3
   2a3b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a3b4:	add	r3, r3, r2
   2a3b8:	ldrb	r3, [r3]
   2a3bc:	cmp	r3, #0
   2a3c0:	beq	2a35c <ftello64@plt+0x18cf4>
   2a3c4:	b	2a424 <ftello64@plt+0x18dbc>
   2a3c8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a3cc:	add	r3, r3, #1
   2a3d0:	str	r3, [fp, #-72]	; 0xffffffb8
   2a3d4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a3d8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2a3dc:	cmp	r2, r3
   2a3e0:	movgt	r3, #1
   2a3e4:	movle	r3, #0
   2a3e8:	uxtb	r3, r3
   2a3ec:	cmp	r3, #0
   2a3f0:	beq	2a42c <ftello64@plt+0x18dc4>
   2a3f4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a3f8:	mov	r2, r3
   2a3fc:	ldr	r3, [fp, #-220]	; 0xffffff24
   2a400:	add	r3, r3, r2
   2a404:	ldrb	r3, [r3]
   2a408:	mov	r2, r3
   2a40c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a410:	add	r3, r3, r2
   2a414:	ldrb	r3, [r3]
   2a418:	cmp	r3, #0
   2a41c:	beq	2a3c8 <ftello64@plt+0x18d60>
   2a420:	b	2a42c <ftello64@plt+0x18dc4>
   2a424:	nop	{0}
   2a428:	b	2a430 <ftello64@plt+0x18dc8>
   2a42c:	nop	{0}
   2a430:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a434:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2a438:	cmp	r2, r3
   2a43c:	moveq	r3, #1
   2a440:	movne	r3, #0
   2a444:	uxtb	r3, r3
   2a448:	cmp	r3, #0
   2a44c:	beq	2a670 <ftello64@plt+0x19008>
   2a450:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a454:	ldr	r2, [fp, #-224]	; 0xffffff20
   2a458:	cmp	r2, r3
   2a45c:	ble	2a478 <ftello64@plt+0x18e10>
   2a460:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a464:	mov	r2, r3
   2a468:	ldr	r3, [fp, #-220]	; 0xffffff24
   2a46c:	add	r3, r3, r2
   2a470:	ldrb	r3, [r3]
   2a474:	b	2a47c <ftello64@plt+0x18e14>
   2a478:	mov	r3, #0
   2a47c:	str	r3, [fp, #-64]	; 0xffffffc0
   2a480:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a484:	cmp	r3, #0
   2a488:	beq	2a4a0 <ftello64@plt+0x18e38>
   2a48c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a490:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2a494:	add	r3, r2, r3
   2a498:	ldrb	r3, [r3]
   2a49c:	b	2a4a4 <ftello64@plt+0x18e3c>
   2a4a0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a4a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2a4a8:	add	r3, r2, r3
   2a4ac:	ldrb	r3, [r3]
   2a4b0:	cmp	r3, #0
   2a4b4:	bne	2a670 <ftello64@plt+0x19008>
   2a4b8:	b	2acbc <ftello64@plt+0x19654>
   2a4bc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a4c0:	ldr	r2, [fp, #-224]	; 0xffffff20
   2a4c4:	cmp	r2, r3
   2a4c8:	ble	2a4e4 <ftello64@plt+0x18e7c>
   2a4cc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a4d0:	mov	r2, r3
   2a4d4:	ldr	r3, [fp, #-220]	; 0xffffff24
   2a4d8:	add	r3, r3, r2
   2a4dc:	ldrb	r3, [r3]
   2a4e0:	b	2a4e8 <ftello64@plt+0x18e80>
   2a4e4:	mov	r3, #0
   2a4e8:	str	r3, [fp, #-64]	; 0xffffffc0
   2a4ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a4f0:	cmp	r3, #0
   2a4f4:	beq	2a50c <ftello64@plt+0x18ea4>
   2a4f8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a4fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2a500:	add	r3, r2, r3
   2a504:	ldrb	r3, [r3]
   2a508:	b	2a510 <ftello64@plt+0x18ea8>
   2a50c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a510:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2a514:	add	r3, r2, r3
   2a518:	ldrb	r3, [r3]
   2a51c:	cmp	r3, #0
   2a520:	bne	2a544 <ftello64@plt+0x18edc>
   2a524:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a528:	sub	r3, r3, #1
   2a52c:	str	r3, [fp, #-72]	; 0xffffffb8
   2a530:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a534:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2a538:	cmp	r2, r3
   2a53c:	ble	2a4bc <ftello64@plt+0x18e54>
   2a540:	b	2a548 <ftello64@plt+0x18ee0>
   2a544:	nop	{0}
   2a548:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a54c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2a550:	cmp	r2, r3
   2a554:	ble	2a678 <ftello64@plt+0x19010>
   2a558:	b	2acbc <ftello64@plt+0x19654>
   2a55c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2a560:	ldr	r3, [fp, #-184]	; 0xffffff48
   2a564:	sub	r3, r2, r3
   2a568:	str	r3, [fp, #-12]
   2a56c:	ldr	r3, [fp, #-176]	; 0xffffff50
   2a570:	mov	r2, r3
   2a574:	ldr	r3, [fp, #-12]
   2a578:	cmp	r3, r2
   2a57c:	movcs	r3, #1
   2a580:	movcc	r3, #0
   2a584:	uxtb	r3, r3
   2a588:	cmp	r3, #0
   2a58c:	beq	2a5d4 <ftello64@plt+0x18f6c>
   2a590:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2a594:	sub	r3, fp, #208	; 0xd0
   2a598:	ldr	r2, [fp, #20]
   2a59c:	mov	r0, r3
   2a5a0:	bl	1c560 <ftello64@plt+0xaef8>
   2a5a4:	str	r0, [fp, #-8]
   2a5a8:	ldr	r3, [fp, #-8]
   2a5ac:	cmp	r3, #0
   2a5b0:	movne	r3, #1
   2a5b4:	moveq	r3, #0
   2a5b8:	uxtb	r3, r3
   2a5bc:	cmp	r3, #0
   2a5c0:	bne	2ac98 <ftello64@plt+0x19630>
   2a5c4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2a5c8:	ldr	r3, [fp, #-184]	; 0xffffff48
   2a5cc:	sub	r3, r2, r3
   2a5d0:	str	r3, [fp, #-12]
   2a5d4:	ldr	r3, [fp, #-180]	; 0xffffff4c
   2a5d8:	mov	r2, r3
   2a5dc:	ldr	r3, [fp, #-12]
   2a5e0:	cmp	r3, r2
   2a5e4:	bcs	2a5fc <ftello64@plt+0x18f94>
   2a5e8:	ldr	r2, [fp, #-204]	; 0xffffff34
   2a5ec:	ldr	r3, [fp, #-12]
   2a5f0:	add	r3, r2, r3
   2a5f4:	ldrb	r3, [r3]
   2a5f8:	b	2a600 <ftello64@plt+0x18f98>
   2a5fc:	mov	r3, #0
   2a600:	str	r3, [fp, #-64]	; 0xffffffc0
   2a604:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a608:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2a60c:	add	r3, r2, r3
   2a610:	ldrb	r3, [r3]
   2a614:	cmp	r3, #0
   2a618:	bne	2a660 <ftello64@plt+0x18ff8>
   2a61c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2a620:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2a624:	add	r3, r2, r3
   2a628:	str	r3, [fp, #-72]	; 0xffffffb8
   2a62c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a630:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2a634:	cmp	r2, r3
   2a638:	bgt	2a64c <ftello64@plt+0x18fe4>
   2a63c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a640:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2a644:	cmp	r2, r3
   2a648:	bge	2a658 <ftello64@plt+0x18ff0>
   2a64c:	mov	r3, #1
   2a650:	str	r3, [fp, #-8]
   2a654:	b	2acbc <ftello64@plt+0x19654>
   2a658:	nop	{0}
   2a65c:	b	2a55c <ftello64@plt+0x18ef4>
   2a660:	nop	{0}
   2a664:	b	2a67c <ftello64@plt+0x19014>
   2a668:	nop	{0}
   2a66c:	b	2a67c <ftello64@plt+0x19014>
   2a670:	nop	{0}
   2a674:	b	2a67c <ftello64@plt+0x19014>
   2a678:	nop	{0}
   2a67c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2a680:	sub	r3, fp, #208	; 0xd0
   2a684:	ldr	r2, [fp, #20]
   2a688:	mov	r0, r3
   2a68c:	bl	1c560 <ftello64@plt+0xaef8>
   2a690:	str	r0, [fp, #-8]
   2a694:	ldr	r3, [fp, #-8]
   2a698:	cmp	r3, #0
   2a69c:	movne	r3, #1
   2a6a0:	moveq	r3, #0
   2a6a4:	uxtb	r3, r3
   2a6a8:	cmp	r3, #0
   2a6ac:	bne	2aca0 <ftello64@plt+0x19638>
   2a6b0:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   2a6b4:	eor	r3, r3, #1
   2a6b8:	uxtb	r3, r3
   2a6bc:	cmp	r3, #0
   2a6c0:	beq	2a6e0 <ftello64@plt+0x19078>
   2a6c4:	ldr	r3, [fp, #-180]	; 0xffffff4c
   2a6c8:	cmp	r3, #0
   2a6cc:	beq	2a6e0 <ftello64@plt+0x19078>
   2a6d0:	ldr	r3, [fp, #-200]	; 0xffffff38
   2a6d4:	ldr	r3, [r3]
   2a6d8:	cmn	r3, #1
   2a6dc:	beq	2a868 <ftello64@plt+0x19200>
   2a6e0:	mov	r3, #0
   2a6e4:	str	r3, [fp, #-88]	; 0xffffffa8
   2a6e8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2a6ec:	str	r3, [fp, #-100]	; 0xffffff9c
   2a6f0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   2a6f4:	str	r3, [fp, #-104]	; 0xffffff98
   2a6f8:	ldr	r2, [fp, #-228]	; 0xffffff1c
   2a6fc:	ldr	r3, [fp, #4]
   2a700:	cmp	r2, r3
   2a704:	bgt	2a710 <ftello64@plt+0x190a8>
   2a708:	sub	r3, fp, #72	; 0x48
   2a70c:	b	2a714 <ftello64@plt+0x190ac>
   2a710:	mov	r3, #0
   2a714:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   2a718:	sub	r0, fp, #208	; 0xd0
   2a71c:	mov	r2, r3
   2a720:	bl	2b080 <ftello64@plt+0x19a18>
   2a724:	str	r0, [fp, #-24]	; 0xffffffe8
   2a728:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2a72c:	cmn	r3, #1
   2a730:	beq	2a858 <ftello64@plt+0x191f0>
   2a734:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2a738:	cmn	r3, #2
   2a73c:	moveq	r3, #1
   2a740:	movne	r3, #0
   2a744:	uxtb	r3, r3
   2a748:	cmp	r3, #0
   2a74c:	beq	2a75c <ftello64@plt+0x190f4>
   2a750:	mov	r3, #12
   2a754:	str	r3, [fp, #-8]
   2a758:	b	2acbc <ftello64@plt+0x19654>
   2a75c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2a760:	str	r3, [fp, #-116]	; 0xffffff8c
   2a764:	ldr	r3, [fp, #-216]	; 0xffffff28
   2a768:	ldrb	r3, [r3, #28]
   2a76c:	and	r3, r3, #16
   2a770:	uxtb	r3, r3
   2a774:	cmp	r3, #0
   2a778:	bne	2a788 <ftello64@plt+0x19120>
   2a77c:	ldr	r3, [fp, #12]
   2a780:	cmp	r3, #1
   2a784:	bhi	2a798 <ftello64@plt+0x19130>
   2a788:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a78c:	ldr	r3, [r3, #76]	; 0x4c
   2a790:	cmp	r3, #0
   2a794:	beq	2a7cc <ftello64@plt+0x19164>
   2a798:	ldr	r2, [fp, #-108]	; 0xffffff94
   2a79c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2a7a0:	lsl	r3, r3, #2
   2a7a4:	add	r3, r2, r3
   2a7a8:	ldr	r3, [r3]
   2a7ac:	str	r3, [fp, #-68]	; 0xffffffbc
   2a7b0:	sub	r3, fp, #208	; 0xd0
   2a7b4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a7b8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2a7bc:	mov	r0, r3
   2a7c0:	bl	2b760 <ftello64@plt+0x1a0f8>
   2a7c4:	mov	r3, r0
   2a7c8:	str	r3, [fp, #-112]	; 0xffffff90
   2a7cc:	ldr	r3, [fp, #-216]	; 0xffffff28
   2a7d0:	ldrb	r3, [r3, #28]
   2a7d4:	and	r3, r3, #16
   2a7d8:	uxtb	r3, r3
   2a7dc:	cmp	r3, #0
   2a7e0:	bne	2a808 <ftello64@plt+0x191a0>
   2a7e4:	ldr	r3, [fp, #12]
   2a7e8:	cmp	r3, #1
   2a7ec:	bls	2a808 <ftello64@plt+0x191a0>
   2a7f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a7f4:	ldrb	r3, [r3, #88]	; 0x58
   2a7f8:	and	r3, r3, #1
   2a7fc:	uxtb	r3, r3
   2a800:	cmp	r3, #0
   2a804:	bne	2a818 <ftello64@plt+0x191b0>
   2a808:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a80c:	ldr	r3, [r3, #76]	; 0x4c
   2a810:	cmp	r3, #0
   2a814:	beq	2a884 <ftello64@plt+0x1921c>
   2a818:	sub	r3, fp, #208	; 0xd0
   2a81c:	mov	r0, r3
   2a820:	bl	2ad08 <ftello64@plt+0x196a0>
   2a824:	str	r0, [fp, #-8]
   2a828:	ldr	r3, [fp, #-8]
   2a82c:	cmp	r3, #0
   2a830:	beq	2a880 <ftello64@plt+0x19218>
   2a834:	ldr	r3, [fp, #-8]
   2a838:	cmp	r3, #1
   2a83c:	movne	r3, #1
   2a840:	moveq	r3, #0
   2a844:	uxtb	r3, r3
   2a848:	cmp	r3, #0
   2a84c:	bne	2aca8 <ftello64@plt+0x19640>
   2a850:	mvn	r3, #0
   2a854:	str	r3, [fp, #-24]	; 0xffffffe8
   2a858:	sub	r3, fp, #208	; 0xd0
   2a85c:	mov	r0, r3
   2a860:	bl	33694 <ftello64@plt+0x2202c>
   2a864:	b	2a86c <ftello64@plt+0x19204>
   2a868:	nop	{0}
   2a86c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2a870:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2a874:	add	r3, r2, r3
   2a878:	str	r3, [fp, #-72]	; 0xffffffb8
   2a87c:	b	2a30c <ftello64@plt+0x18ca4>
   2a880:	nop	{0}
   2a884:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2a888:	cmn	r3, #1
   2a88c:	ldr	r3, [fp, #-8]
   2a890:	cmp	r3, #0
   2a894:	ldr	r3, [fp, #12]
   2a898:	cmp	r3, #0
   2a89c:	beq	2acb0 <ftello64@plt+0x19648>
   2a8a0:	mov	r3, #1
   2a8a4:	str	r3, [fp, #-16]
   2a8a8:	b	2a8e8 <ftello64@plt+0x19280>
   2a8ac:	ldr	r3, [fp, #-16]
   2a8b0:	lsl	r3, r3, #3
   2a8b4:	ldr	r2, [fp, #16]
   2a8b8:	add	r3, r2, r3
   2a8bc:	mvn	r2, #0
   2a8c0:	str	r2, [r3, #4]
   2a8c4:	ldr	r2, [fp, #-16]
   2a8c8:	lsl	r2, r2, #3
   2a8cc:	ldr	r1, [fp, #16]
   2a8d0:	add	r2, r1, r2
   2a8d4:	ldr	r3, [r3, #4]
   2a8d8:	str	r3, [r2]
   2a8dc:	ldr	r3, [fp, #-16]
   2a8e0:	add	r3, r3, #1
   2a8e4:	str	r3, [fp, #-16]
   2a8e8:	ldr	r3, [fp, #-16]
   2a8ec:	ldr	r2, [fp, #12]
   2a8f0:	cmp	r2, r3
   2a8f4:	bhi	2a8ac <ftello64@plt+0x19244>
   2a8f8:	ldr	r3, [fp, #16]
   2a8fc:	mov	r2, #0
   2a900:	str	r2, [r3]
   2a904:	ldr	r2, [fp, #-116]	; 0xffffff8c
   2a908:	ldr	r3, [fp, #16]
   2a90c:	str	r2, [r3, #4]
   2a910:	ldr	r3, [fp, #-216]	; 0xffffff28
   2a914:	ldrb	r3, [r3, #28]
   2a918:	and	r3, r3, #16
   2a91c:	uxtb	r3, r3
   2a920:	cmp	r3, #0
   2a924:	bne	2a9a8 <ftello64@plt+0x19340>
   2a928:	ldr	r3, [fp, #12]
   2a92c:	cmp	r3, #1
   2a930:	bls	2a9a8 <ftello64@plt+0x19340>
   2a934:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a938:	ldrb	r3, [r3, #88]	; 0x58
   2a93c:	and	r3, r3, #1
   2a940:	uxtb	r3, r3
   2a944:	cmp	r3, #0
   2a948:	beq	2a964 <ftello64@plt+0x192fc>
   2a94c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a950:	ldr	r3, [r3, #76]	; 0x4c
   2a954:	cmp	r3, #0
   2a958:	ble	2a964 <ftello64@plt+0x192fc>
   2a95c:	mov	r3, #1
   2a960:	b	2a968 <ftello64@plt+0x19300>
   2a964:	mov	r3, #0
   2a968:	and	r3, r3, #1
   2a96c:	uxtb	r3, r3
   2a970:	sub	r1, fp, #208	; 0xd0
   2a974:	str	r3, [sp]
   2a978:	ldr	r3, [fp, #16]
   2a97c:	ldr	r2, [fp, #12]
   2a980:	ldr	r0, [fp, #-216]	; 0xffffff28
   2a984:	bl	2c6f0 <ftello64@plt+0x1b088>
   2a988:	str	r0, [fp, #-8]
   2a98c:	ldr	r3, [fp, #-8]
   2a990:	cmp	r3, #0
   2a994:	movne	r3, #1
   2a998:	moveq	r3, #0
   2a99c:	uxtb	r3, r3
   2a9a0:	cmp	r3, #0
   2a9a4:	bne	2acb8 <ftello64@plt+0x19650>
   2a9a8:	mov	r3, #0
   2a9ac:	str	r3, [fp, #-16]
   2a9b0:	b	2ab18 <ftello64@plt+0x194b0>
   2a9b4:	ldr	r3, [fp, #-16]
   2a9b8:	lsl	r3, r3, #3
   2a9bc:	ldr	r2, [fp, #16]
   2a9c0:	add	r3, r2, r3
   2a9c4:	ldr	r3, [r3]
   2a9c8:	cmn	r3, #1
   2a9cc:	beq	2ab0c <ftello64@plt+0x194a4>
   2a9d0:	ldrb	r3, [fp, #-132]	; 0xffffff7c
   2a9d4:	cmp	r3, #0
   2a9d8:	movne	r3, #1
   2a9dc:	moveq	r3, #0
   2a9e0:	uxtb	r3, r3
   2a9e4:	cmp	r3, #0
   2a9e8:	beq	2aaac <ftello64@plt+0x19444>
   2a9ec:	ldr	r3, [fp, #-16]
   2a9f0:	lsl	r3, r3, #3
   2a9f4:	ldr	r2, [fp, #16]
   2a9f8:	add	r3, r2, r3
   2a9fc:	ldr	r2, [r3]
   2aa00:	ldr	r3, [fp, #-180]	; 0xffffff4c
   2aa04:	cmp	r2, r3
   2aa08:	bne	2aa14 <ftello64@plt+0x193ac>
   2aa0c:	ldr	r3, [fp, #-176]	; 0xffffff50
   2aa10:	b	2aa38 <ftello64@plt+0x193d0>
   2aa14:	ldr	r2, [fp, #-196]	; 0xffffff3c
   2aa18:	ldr	r3, [fp, #-16]
   2aa1c:	lsl	r3, r3, #3
   2aa20:	ldr	r1, [fp, #16]
   2aa24:	add	r3, r1, r3
   2aa28:	ldr	r3, [r3]
   2aa2c:	lsl	r3, r3, #2
   2aa30:	add	r3, r2, r3
   2aa34:	ldr	r3, [r3]
   2aa38:	ldr	r2, [fp, #-16]
   2aa3c:	lsl	r2, r2, #3
   2aa40:	ldr	r1, [fp, #16]
   2aa44:	add	r2, r1, r2
   2aa48:	str	r3, [r2]
   2aa4c:	ldr	r3, [fp, #-16]
   2aa50:	lsl	r3, r3, #3
   2aa54:	ldr	r2, [fp, #16]
   2aa58:	add	r3, r2, r3
   2aa5c:	ldr	r2, [r3, #4]
   2aa60:	ldr	r3, [fp, #-180]	; 0xffffff4c
   2aa64:	cmp	r2, r3
   2aa68:	bne	2aa74 <ftello64@plt+0x1940c>
   2aa6c:	ldr	r3, [fp, #-176]	; 0xffffff50
   2aa70:	b	2aa98 <ftello64@plt+0x19430>
   2aa74:	ldr	r2, [fp, #-196]	; 0xffffff3c
   2aa78:	ldr	r3, [fp, #-16]
   2aa7c:	lsl	r3, r3, #3
   2aa80:	ldr	r1, [fp, #16]
   2aa84:	add	r3, r1, r3
   2aa88:	ldr	r3, [r3, #4]
   2aa8c:	lsl	r3, r3, #2
   2aa90:	add	r3, r2, r3
   2aa94:	ldr	r3, [r3]
   2aa98:	ldr	r2, [fp, #-16]
   2aa9c:	lsl	r2, r2, #3
   2aaa0:	ldr	r1, [fp, #16]
   2aaa4:	add	r2, r1, r2
   2aaa8:	str	r3, [r2, #4]
   2aaac:	ldr	r3, [fp, #-16]
   2aab0:	lsl	r3, r3, #3
   2aab4:	ldr	r2, [fp, #16]
   2aab8:	add	r3, r2, r3
   2aabc:	ldr	r1, [r3]
   2aac0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2aac4:	ldr	r3, [fp, #-16]
   2aac8:	lsl	r3, r3, #3
   2aacc:	ldr	r0, [fp, #16]
   2aad0:	add	r3, r0, r3
   2aad4:	add	r2, r1, r2
   2aad8:	str	r2, [r3]
   2aadc:	ldr	r3, [fp, #-16]
   2aae0:	lsl	r3, r3, #3
   2aae4:	ldr	r2, [fp, #16]
   2aae8:	add	r3, r2, r3
   2aaec:	ldr	r1, [r3, #4]
   2aaf0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2aaf4:	ldr	r3, [fp, #-16]
   2aaf8:	lsl	r3, r3, #3
   2aafc:	ldr	r0, [fp, #16]
   2ab00:	add	r3, r0, r3
   2ab04:	add	r2, r1, r2
   2ab08:	str	r2, [r3, #4]
   2ab0c:	ldr	r3, [fp, #-16]
   2ab10:	add	r3, r3, #1
   2ab14:	str	r3, [fp, #-16]
   2ab18:	ldr	r3, [fp, #-16]
   2ab1c:	ldr	r2, [fp, #12]
   2ab20:	cmp	r2, r3
   2ab24:	bhi	2a9b4 <ftello64@plt+0x1934c>
   2ab28:	mov	r3, #0
   2ab2c:	str	r3, [fp, #-16]
   2ab30:	b	2ab80 <ftello64@plt+0x19518>
   2ab34:	ldr	r2, [fp, #-16]
   2ab38:	ldr	r3, [fp, #12]
   2ab3c:	add	r3, r2, r3
   2ab40:	lsl	r3, r3, #3
   2ab44:	ldr	r2, [fp, #16]
   2ab48:	add	r3, r2, r3
   2ab4c:	mvn	r2, #0
   2ab50:	str	r2, [r3]
   2ab54:	ldr	r2, [fp, #-16]
   2ab58:	ldr	r3, [fp, #12]
   2ab5c:	add	r3, r2, r3
   2ab60:	lsl	r3, r3, #3
   2ab64:	ldr	r2, [fp, #16]
   2ab68:	add	r3, r2, r3
   2ab6c:	mvn	r2, #0
   2ab70:	str	r2, [r3, #4]
   2ab74:	ldr	r3, [fp, #-16]
   2ab78:	add	r3, r3, #1
   2ab7c:	str	r3, [fp, #-16]
   2ab80:	ldr	r2, [fp, #-16]
   2ab84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2ab88:	cmp	r2, r3
   2ab8c:	blt	2ab34 <ftello64@plt+0x194cc>
   2ab90:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ab94:	ldr	r3, [r3, #132]	; 0x84
   2ab98:	cmp	r3, #0
   2ab9c:	beq	2acb0 <ftello64@plt+0x19648>
   2aba0:	mov	r3, #0
   2aba4:	str	r3, [fp, #-16]
   2aba8:	b	2ac64 <ftello64@plt+0x195fc>
   2abac:	ldr	r3, [fp, #-20]	; 0xffffffec
   2abb0:	ldr	r2, [r3, #132]	; 0x84
   2abb4:	ldr	r3, [fp, #-16]
   2abb8:	lsl	r3, r3, #2
   2abbc:	add	r3, r2, r3
   2abc0:	ldr	r3, [r3]
   2abc4:	ldr	r2, [fp, #-16]
   2abc8:	cmp	r2, r3
   2abcc:	beq	2ac58 <ftello64@plt+0x195f0>
   2abd0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2abd4:	ldr	r2, [r3, #132]	; 0x84
   2abd8:	ldr	r3, [fp, #-16]
   2abdc:	lsl	r3, r3, #2
   2abe0:	add	r3, r2, r3
   2abe4:	ldr	r3, [r3]
   2abe8:	add	r3, r3, #1
   2abec:	lsl	r3, r3, #3
   2abf0:	ldr	r2, [fp, #16]
   2abf4:	add	r2, r2, r3
   2abf8:	ldr	r3, [fp, #-16]
   2abfc:	add	r3, r3, #1
   2ac00:	lsl	r3, r3, #3
   2ac04:	ldr	r1, [fp, #16]
   2ac08:	add	r3, r1, r3
   2ac0c:	ldr	r2, [r2]
   2ac10:	str	r2, [r3]
   2ac14:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ac18:	ldr	r2, [r3, #132]	; 0x84
   2ac1c:	ldr	r3, [fp, #-16]
   2ac20:	lsl	r3, r3, #2
   2ac24:	add	r3, r2, r3
   2ac28:	ldr	r3, [r3]
   2ac2c:	add	r3, r3, #1
   2ac30:	lsl	r3, r3, #3
   2ac34:	ldr	r2, [fp, #16]
   2ac38:	add	r2, r2, r3
   2ac3c:	ldr	r3, [fp, #-16]
   2ac40:	add	r3, r3, #1
   2ac44:	lsl	r3, r3, #3
   2ac48:	ldr	r1, [fp, #16]
   2ac4c:	add	r3, r1, r3
   2ac50:	ldr	r2, [r2, #4]
   2ac54:	str	r2, [r3, #4]
   2ac58:	ldr	r3, [fp, #-16]
   2ac5c:	add	r3, r3, #1
   2ac60:	str	r3, [fp, #-16]
   2ac64:	ldr	r3, [fp, #-16]
   2ac68:	add	r3, r3, #1
   2ac6c:	mov	r2, r3
   2ac70:	ldr	r3, [fp, #12]
   2ac74:	cmp	r3, r2
   2ac78:	bhi	2abac <ftello64@plt+0x19544>
   2ac7c:	b	2acb0 <ftello64@plt+0x19648>
   2ac80:	nop	{0}
   2ac84:	b	2acbc <ftello64@plt+0x19654>
   2ac88:	nop	{0}
   2ac8c:	b	2acbc <ftello64@plt+0x19654>
   2ac90:	nop	{0}
   2ac94:	b	2acbc <ftello64@plt+0x19654>
   2ac98:	nop	{0}
   2ac9c:	b	2acbc <ftello64@plt+0x19654>
   2aca0:	nop	{0}
   2aca4:	b	2acbc <ftello64@plt+0x19654>
   2aca8:	nop	{0}
   2acac:	b	2acbc <ftello64@plt+0x19654>
   2acb0:	nop	{0}
   2acb4:	b	2acbc <ftello64@plt+0x19654>
   2acb8:	nop	{0}
   2acbc:	ldr	r3, [fp, #-108]	; 0xffffff94
   2acc0:	mov	r0, r3
   2acc4:	bl	16d88 <ftello64@plt+0x5720>
   2acc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2accc:	ldr	r3, [r3, #76]	; 0x4c
   2acd0:	cmp	r3, #0
   2acd4:	beq	2ace4 <ftello64@plt+0x1967c>
   2acd8:	sub	r3, fp, #208	; 0xd0
   2acdc:	mov	r0, r3
   2ace0:	bl	337c8 <ftello64@plt+0x22160>
   2ace4:	sub	r3, fp, #208	; 0xd0
   2ace8:	mov	r0, r3
   2acec:	bl	1d564 <ftello64@plt+0xbefc>
   2acf0:	ldr	r3, [fp, #-8]
   2acf4:	mov	r0, r3
   2acf8:	sub	sp, fp, #4
   2acfc:	ldr	fp, [sp]
   2ad00:	add	sp, sp, #4
   2ad04:	pop	{pc}		; (ldr pc, [sp], #4)
   2ad08:	str	fp, [sp, #-8]!
   2ad0c:	str	lr, [sp, #4]
   2ad10:	add	fp, sp, #4
   2ad14:	sub	sp, sp, #72	; 0x48
   2ad18:	str	r0, [fp, #-64]	; 0xffffffc0
   2ad1c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2ad20:	ldr	r3, [r3, #84]	; 0x54
   2ad24:	str	r3, [fp, #-28]	; 0xffffffe4
   2ad28:	mov	r3, #0
   2ad2c:	str	r3, [fp, #-24]	; 0xffffffe8
   2ad30:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2ad34:	ldr	r3, [r3, #100]	; 0x64
   2ad38:	cmp	r3, #0
   2ad3c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2ad40:	ldr	r3, [r3, #92]	; 0x5c
   2ad44:	str	r3, [fp, #-12]
   2ad48:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2ad4c:	ldr	r3, [r3, #96]	; 0x60
   2ad50:	str	r3, [fp, #-8]
   2ad54:	ldr	r3, [fp, #-12]
   2ad58:	cmn	r3, #-1073741822	; 0xc0000002
   2ad5c:	movhi	r3, #1
   2ad60:	movls	r3, #0
   2ad64:	uxtb	r3, r3
   2ad68:	cmp	r3, #0
   2ad6c:	beq	2ad78 <ftello64@plt+0x19710>
   2ad70:	mov	r3, #12
   2ad74:	b	2b06c <ftello64@plt+0x19a04>
   2ad78:	ldr	r3, [fp, #-12]
   2ad7c:	add	r3, r3, #1
   2ad80:	lsl	r3, r3, #2
   2ad84:	mov	r0, r3
   2ad88:	bl	35f6c <ftello64@plt+0x24904>
   2ad8c:	mov	r3, r0
   2ad90:	str	r3, [fp, #-20]	; 0xffffffec
   2ad94:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ad98:	cmp	r3, #0
   2ad9c:	moveq	r3, #1
   2ada0:	movne	r3, #0
   2ada4:	uxtb	r3, r3
   2ada8:	cmp	r3, #0
   2adac:	beq	2adbc <ftello64@plt+0x19754>
   2adb0:	mov	r3, #12
   2adb4:	str	r3, [fp, #-16]
   2adb8:	b	2b058 <ftello64@plt+0x199f0>
   2adbc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2adc0:	ldr	r3, [r3, #76]	; 0x4c
   2adc4:	cmp	r3, #0
   2adc8:	beq	2af90 <ftello64@plt+0x19928>
   2adcc:	ldr	r3, [fp, #-12]
   2add0:	add	r3, r3, #1
   2add4:	lsl	r3, r3, #2
   2add8:	mov	r0, r3
   2addc:	bl	35f6c <ftello64@plt+0x24904>
   2ade0:	mov	r3, r0
   2ade4:	str	r3, [fp, #-24]	; 0xffffffe8
   2ade8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2adec:	cmp	r3, #0
   2adf0:	moveq	r3, #1
   2adf4:	movne	r3, #0
   2adf8:	uxtb	r3, r3
   2adfc:	cmp	r3, #0
   2ae00:	beq	2ae10 <ftello64@plt+0x197a8>
   2ae04:	mov	r3, #12
   2ae08:	str	r3, [fp, #-16]
   2ae0c:	b	2b058 <ftello64@plt+0x199f0>
   2ae10:	ldr	r3, [fp, #-12]
   2ae14:	add	r3, r3, #1
   2ae18:	lsl	r3, r3, #2
   2ae1c:	mov	r2, r3
   2ae20:	mov	r1, #0
   2ae24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ae28:	bl	1153c <memset@plt>
   2ae2c:	sub	r0, fp, #56	; 0x38
   2ae30:	ldr	r3, [fp, #-12]
   2ae34:	str	r3, [sp]
   2ae38:	ldr	r3, [fp, #-8]
   2ae3c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2ae40:	ldr	r1, [fp, #-20]	; 0xffffffec
   2ae44:	bl	33f20 <ftello64@plt+0x228b8>
   2ae48:	sub	r3, fp, #56	; 0x38
   2ae4c:	mov	r1, r3
   2ae50:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2ae54:	bl	2cd68 <ftello64@plt+0x1b700>
   2ae58:	str	r0, [fp, #-16]
   2ae5c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ae60:	mov	r0, r3
   2ae64:	bl	16d88 <ftello64@plt+0x5720>
   2ae68:	ldr	r3, [fp, #-16]
   2ae6c:	cmp	r3, #0
   2ae70:	movne	r3, #1
   2ae74:	moveq	r3, #0
   2ae78:	uxtb	r3, r3
   2ae7c:	cmp	r3, #0
   2ae80:	bne	2b04c <ftello64@plt+0x199e4>
   2ae84:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ae88:	ldr	r3, [r3]
   2ae8c:	cmp	r3, #0
   2ae90:	bne	2af44 <ftello64@plt+0x198dc>
   2ae94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ae98:	ldr	r3, [r3]
   2ae9c:	cmp	r3, #0
   2aea0:	bne	2af44 <ftello64@plt+0x198dc>
   2aea4:	ldr	r3, [fp, #-12]
   2aea8:	sub	r3, r3, #1
   2aeac:	str	r3, [fp, #-12]
   2aeb0:	ldr	r3, [fp, #-12]
   2aeb4:	cmp	r3, #0
   2aeb8:	bge	2aec8 <ftello64@plt+0x19860>
   2aebc:	mov	r3, #1
   2aec0:	str	r3, [fp, #-16]
   2aec4:	b	2b058 <ftello64@plt+0x199f0>
   2aec8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2aecc:	ldr	r2, [r3, #100]	; 0x64
   2aed0:	ldr	r3, [fp, #-12]
   2aed4:	lsl	r3, r3, #2
   2aed8:	add	r3, r2, r3
   2aedc:	ldr	r3, [r3]
   2aee0:	cmp	r3, #0
   2aee4:	beq	2aea4 <ftello64@plt+0x1983c>
   2aee8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2aeec:	ldr	r2, [r3, #100]	; 0x64
   2aef0:	ldr	r3, [fp, #-12]
   2aef4:	lsl	r3, r3, #2
   2aef8:	add	r3, r2, r3
   2aefc:	ldr	r3, [r3]
   2af00:	ldrb	r3, [r3, #52]	; 0x34
   2af04:	and	r3, r3, #16
   2af08:	uxtb	r3, r3
   2af0c:	cmp	r3, #0
   2af10:	beq	2aea4 <ftello64@plt+0x1983c>
   2af14:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2af18:	ldr	r2, [r3, #100]	; 0x64
   2af1c:	ldr	r3, [fp, #-12]
   2af20:	lsl	r3, r3, #2
   2af24:	add	r3, r2, r3
   2af28:	ldr	r3, [r3]
   2af2c:	ldr	r2, [fp, #-12]
   2af30:	mov	r1, r3
   2af34:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2af38:	bl	2b760 <ftello64@plt+0x1a0f8>
   2af3c:	str	r0, [fp, #-8]
   2af40:	b	2ae10 <ftello64@plt+0x197a8>
   2af44:	ldr	r3, [fp, #-12]
   2af48:	add	r3, r3, #1
   2af4c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2af50:	ldr	r1, [fp, #-20]	; 0xffffffec
   2af54:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2af58:	bl	2d350 <ftello64@plt+0x1bce8>
   2af5c:	str	r0, [fp, #-16]
   2af60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2af64:	bl	16d88 <ftello64@plt+0x5720>
   2af68:	mov	r3, #0
   2af6c:	str	r3, [fp, #-24]	; 0xffffffe8
   2af70:	ldr	r3, [fp, #-16]
   2af74:	cmp	r3, #0
   2af78:	movne	r3, #1
   2af7c:	moveq	r3, #0
   2af80:	uxtb	r3, r3
   2af84:	cmp	r3, #0
   2af88:	beq	2b004 <ftello64@plt+0x1999c>
   2af8c:	b	2b058 <ftello64@plt+0x199f0>
   2af90:	sub	r0, fp, #56	; 0x38
   2af94:	ldr	r3, [fp, #-12]
   2af98:	str	r3, [sp]
   2af9c:	ldr	r3, [fp, #-8]
   2afa0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2afa4:	ldr	r1, [fp, #-20]	; 0xffffffec
   2afa8:	bl	33f20 <ftello64@plt+0x228b8>
   2afac:	sub	r3, fp, #56	; 0x38
   2afb0:	mov	r1, r3
   2afb4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2afb8:	bl	2cd68 <ftello64@plt+0x1b700>
   2afbc:	str	r0, [fp, #-16]
   2afc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2afc4:	mov	r0, r3
   2afc8:	bl	16d88 <ftello64@plt+0x5720>
   2afcc:	ldr	r3, [fp, #-16]
   2afd0:	cmp	r3, #0
   2afd4:	movne	r3, #1
   2afd8:	moveq	r3, #0
   2afdc:	uxtb	r3, r3
   2afe0:	cmp	r3, #0
   2afe4:	bne	2b054 <ftello64@plt+0x199ec>
   2afe8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2afec:	ldr	r3, [r3]
   2aff0:	cmp	r3, #0
   2aff4:	bne	2b004 <ftello64@plt+0x1999c>
   2aff8:	mov	r3, #1
   2affc:	str	r3, [fp, #-16]
   2b000:	b	2b058 <ftello64@plt+0x199f0>
   2b004:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b008:	ldr	r3, [r3, #100]	; 0x64
   2b00c:	mov	r0, r3
   2b010:	bl	16d88 <ftello64@plt+0x5720>
   2b014:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b018:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b01c:	str	r2, [r3, #100]	; 0x64
   2b020:	mov	r3, #0
   2b024:	str	r3, [fp, #-20]	; 0xffffffec
   2b028:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b02c:	ldr	r2, [fp, #-8]
   2b030:	str	r2, [r3, #96]	; 0x60
   2b034:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b038:	ldr	r2, [fp, #-12]
   2b03c:	str	r2, [r3, #92]	; 0x5c
   2b040:	mov	r3, #0
   2b044:	str	r3, [fp, #-16]
   2b048:	b	2b058 <ftello64@plt+0x199f0>
   2b04c:	nop	{0}
   2b050:	b	2b058 <ftello64@plt+0x199f0>
   2b054:	nop	{0}
   2b058:	ldr	r0, [fp, #-20]	; 0xffffffec
   2b05c:	bl	16d88 <ftello64@plt+0x5720>
   2b060:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2b064:	bl	16d88 <ftello64@plt+0x5720>
   2b068:	ldr	r3, [fp, #-16]
   2b06c:	mov	r0, r3
   2b070:	sub	sp, fp, #4
   2b074:	ldr	fp, [sp]
   2b078:	add	sp, sp, #4
   2b07c:	pop	{pc}		; (ldr pc, [sp], #4)
   2b080:	str	fp, [sp, #-8]!
   2b084:	str	lr, [sp, #4]
   2b088:	add	fp, sp, #4
   2b08c:	sub	sp, sp, #80	; 0x50
   2b090:	str	r0, [fp, #-72]	; 0xffffffb8
   2b094:	mov	r3, r1
   2b098:	str	r2, [fp, #-80]	; 0xffffffb0
   2b09c:	strb	r3, [fp, #-73]	; 0xffffffb7
   2b0a0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b0a4:	ldr	r3, [r3, #84]	; 0x54
   2b0a8:	str	r3, [fp, #-28]	; 0xffffffe4
   2b0ac:	mov	r3, #0
   2b0b0:	str	r3, [fp, #-8]
   2b0b4:	mvn	r3, #0
   2b0b8:	str	r3, [fp, #-12]
   2b0bc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b0c0:	ldr	r3, [r3, #40]	; 0x28
   2b0c4:	str	r3, [fp, #-32]	; 0xffffffe0
   2b0c8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2b0cc:	cmp	r3, #0
   2b0d0:	movne	r3, #1
   2b0d4:	moveq	r3, #0
   2b0d8:	strb	r3, [fp, #-17]	; 0xffffffef
   2b0dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b0e0:	str	r3, [fp, #-24]	; 0xffffffe8
   2b0e4:	mov	r3, #0
   2b0e8:	str	r3, [fp, #-64]	; 0xffffffc0
   2b0ec:	sub	r3, fp, #64	; 0x40
   2b0f0:	str	r3, [fp, #-44]	; 0xffffffd4
   2b0f4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b0f8:	str	r3, [fp, #-48]	; 0xffffffd0
   2b0fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b100:	str	r3, [fp, #-52]	; 0xffffffcc
   2b104:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2b108:	ldr	r3, [r3, #84]	; 0x54
   2b10c:	str	r3, [fp, #-56]	; 0xffffffc8
   2b110:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2b114:	ldr	r3, [r3, #36]	; 0x24
   2b118:	ldrb	r3, [r3, #52]	; 0x34
   2b11c:	bic	r3, r3, #127	; 0x7f
   2b120:	uxtb	r3, r3
   2b124:	cmp	r3, #0
   2b128:	beq	2b208 <ftello64@plt+0x19ba0>
   2b12c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2b130:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2b134:	sub	r1, r3, #1
   2b138:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2b13c:	ldr	r3, [r3, #88]	; 0x58
   2b140:	mov	r2, r3
   2b144:	bl	1d5cc <ftello64@plt+0xbf64>
   2b148:	str	r0, [fp, #-60]	; 0xffffffc4
   2b14c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2b150:	and	r3, r3, #1
   2b154:	cmp	r3, #0
   2b158:	beq	2b168 <ftello64@plt+0x19b00>
   2b15c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2b160:	ldr	r3, [r3, #40]	; 0x28
   2b164:	b	2b210 <ftello64@plt+0x19ba8>
   2b168:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2b16c:	cmp	r3, #0
   2b170:	bne	2b180 <ftello64@plt+0x19b18>
   2b174:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2b178:	ldr	r3, [r3, #36]	; 0x24
   2b17c:	b	2b210 <ftello64@plt+0x19ba8>
   2b180:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2b184:	and	r3, r3, #4
   2b188:	cmp	r3, #0
   2b18c:	beq	2b1ac <ftello64@plt+0x19b44>
   2b190:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2b194:	and	r3, r3, #2
   2b198:	cmp	r3, #0
   2b19c:	beq	2b1ac <ftello64@plt+0x19b44>
   2b1a0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2b1a4:	ldr	r3, [r3, #48]	; 0x30
   2b1a8:	b	2b210 <ftello64@plt+0x19ba8>
   2b1ac:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2b1b0:	and	r3, r3, #2
   2b1b4:	cmp	r3, #0
   2b1b8:	beq	2b1c8 <ftello64@plt+0x19b60>
   2b1bc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2b1c0:	ldr	r3, [r3, #44]	; 0x2c
   2b1c4:	b	2b210 <ftello64@plt+0x19ba8>
   2b1c8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2b1cc:	and	r3, r3, #4
   2b1d0:	cmp	r3, #0
   2b1d4:	beq	2b1fc <ftello64@plt+0x19b94>
   2b1d8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2b1dc:	ldr	r3, [r3, #36]	; 0x24
   2b1e0:	ldr	r2, [r3, #40]	; 0x28
   2b1e4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2b1e8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2b1ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2b1f0:	bl	1f360 <ftello64@plt+0xdcf8>
   2b1f4:	mov	r3, r0
   2b1f8:	b	2b210 <ftello64@plt+0x19ba8>
   2b1fc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2b200:	ldr	r3, [r3, #36]	; 0x24
   2b204:	b	2b210 <ftello64@plt+0x19ba8>
   2b208:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2b20c:	ldr	r3, [r3, #36]	; 0x24
   2b210:	str	r3, [fp, #-16]
   2b214:	ldr	r3, [fp, #-16]
   2b218:	cmp	r3, #0
   2b21c:	moveq	r3, #1
   2b220:	movne	r3, #0
   2b224:	uxtb	r3, r3
   2b228:	cmp	r3, #0
   2b22c:	beq	2b240 <ftello64@plt+0x19bd8>
   2b230:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b234:	cmp	r3, #12
   2b238:	mvn	r3, #1
   2b23c:	b	2b630 <ftello64@plt+0x19fc8>
   2b240:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b244:	ldr	r3, [r3, #100]	; 0x64
   2b248:	cmp	r3, #0
   2b24c:	beq	2b320 <ftello64@plt+0x19cb8>
   2b250:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b254:	ldr	r2, [r3, #100]	; 0x64
   2b258:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b25c:	lsl	r3, r3, #2
   2b260:	add	r3, r2, r3
   2b264:	ldr	r2, [fp, #-16]
   2b268:	str	r2, [r3]
   2b26c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2b270:	ldr	r3, [r3, #76]	; 0x4c
   2b274:	cmp	r3, #0
   2b278:	beq	2b320 <ftello64@plt+0x19cb8>
   2b27c:	mov	r3, #0
   2b280:	strb	r3, [fp, #-17]	; 0xffffffef
   2b284:	ldr	r3, [fp, #-16]
   2b288:	add	r3, r3, #4
   2b28c:	mov	r2, #0
   2b290:	mov	r1, r3
   2b294:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b298:	bl	2f05c <ftello64@plt+0x1d9f4>
   2b29c:	mov	r3, r0
   2b2a0:	str	r3, [fp, #-64]	; 0xffffffc0
   2b2a4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b2a8:	cmp	r3, #0
   2b2ac:	movne	r3, #1
   2b2b0:	moveq	r3, #0
   2b2b4:	uxtb	r3, r3
   2b2b8:	cmp	r3, #0
   2b2bc:	beq	2b2c8 <ftello64@plt+0x19c60>
   2b2c0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b2c4:	b	2b630 <ftello64@plt+0x19fc8>
   2b2c8:	ldr	r3, [fp, #-16]
   2b2cc:	ldrb	r3, [r3, #52]	; 0x34
   2b2d0:	and	r3, r3, #64	; 0x40
   2b2d4:	uxtb	r3, r3
   2b2d8:	cmp	r3, #0
   2b2dc:	beq	2b320 <ftello64@plt+0x19cb8>
   2b2e0:	ldr	r3, [fp, #-16]
   2b2e4:	add	r3, r3, #4
   2b2e8:	mov	r1, r3
   2b2ec:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b2f0:	bl	2f5c4 <ftello64@plt+0x1df5c>
   2b2f4:	mov	r3, r0
   2b2f8:	str	r3, [fp, #-64]	; 0xffffffc0
   2b2fc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b300:	cmp	r3, #0
   2b304:	movne	r3, #1
   2b308:	moveq	r3, #0
   2b30c:	uxtb	r3, r3
   2b310:	cmp	r3, #0
   2b314:	beq	2b320 <ftello64@plt+0x19cb8>
   2b318:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b31c:	b	2b630 <ftello64@plt+0x19fc8>
   2b320:	ldr	r3, [fp, #-16]
   2b324:	ldrb	r3, [r3, #52]	; 0x34
   2b328:	ubfx	r3, r3, #4, #1
   2b32c:	uxtb	r3, r3
   2b330:	cmp	r3, #0
   2b334:	beq	2b5e8 <ftello64@plt+0x19f80>
   2b338:	ldr	r3, [fp, #-16]
   2b33c:	ldrb	r3, [r3, #52]	; 0x34
   2b340:	bic	r3, r3, #127	; 0x7f
   2b344:	uxtb	r3, r3
   2b348:	cmp	r3, #0
   2b34c:	beq	2b36c <ftello64@plt+0x19d04>
   2b350:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2b354:	ldr	r1, [fp, #-16]
   2b358:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b35c:	bl	2b760 <ftello64@plt+0x1a0f8>
   2b360:	mov	r3, r0
   2b364:	cmp	r3, #0
   2b368:	beq	2b5e8 <ftello64@plt+0x19f80>
   2b36c:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   2b370:	eor	r3, r3, #1
   2b374:	uxtb	r3, r3
   2b378:	cmp	r3, #0
   2b37c:	beq	2b388 <ftello64@plt+0x19d20>
   2b380:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b384:	b	2b630 <ftello64@plt+0x19fc8>
   2b388:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b38c:	str	r3, [fp, #-12]
   2b390:	mov	r3, #1
   2b394:	str	r3, [fp, #-8]
   2b398:	b	2b5e8 <ftello64@plt+0x19f80>
   2b39c:	ldr	r3, [fp, #-16]
   2b3a0:	str	r3, [fp, #-36]	; 0xffffffdc
   2b3a4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b3a8:	ldr	r3, [r3, #40]	; 0x28
   2b3ac:	add	r3, r3, #1
   2b3b0:	str	r3, [fp, #-40]	; 0xffffffd8
   2b3b4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b3b8:	ldr	r3, [r3, #36]	; 0x24
   2b3bc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2b3c0:	cmp	r2, r3
   2b3c4:	movge	r3, #1
   2b3c8:	movlt	r3, #0
   2b3cc:	uxtb	r3, r3
   2b3d0:	cmp	r3, #0
   2b3d4:	beq	2b3f0 <ftello64@plt+0x19d88>
   2b3d8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b3dc:	ldr	r2, [r3, #36]	; 0x24
   2b3e0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b3e4:	ldr	r3, [r3, #48]	; 0x30
   2b3e8:	cmp	r2, r3
   2b3ec:	blt	2b42c <ftello64@plt+0x19dc4>
   2b3f0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b3f4:	ldr	r3, [r3, #28]
   2b3f8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2b3fc:	cmp	r2, r3
   2b400:	movge	r3, #1
   2b404:	movlt	r3, #0
   2b408:	uxtb	r3, r3
   2b40c:	cmp	r3, #0
   2b410:	beq	2b474 <ftello64@plt+0x19e0c>
   2b414:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b418:	ldr	r2, [r3, #28]
   2b41c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b420:	ldr	r3, [r3, #48]	; 0x30
   2b424:	cmp	r2, r3
   2b428:	bge	2b474 <ftello64@plt+0x19e0c>
   2b42c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2b430:	add	r3, r3, #1
   2b434:	mov	r1, r3
   2b438:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b43c:	bl	33374 <ftello64@plt+0x21d0c>
   2b440:	mov	r3, r0
   2b444:	str	r3, [fp, #-64]	; 0xffffffc0
   2b448:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b44c:	cmp	r3, #0
   2b450:	movne	r3, #1
   2b454:	moveq	r3, #0
   2b458:	uxtb	r3, r3
   2b45c:	cmp	r3, #0
   2b460:	beq	2b474 <ftello64@plt+0x19e0c>
   2b464:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b468:	cmp	r3, #12
   2b46c:	mvn	r3, #1
   2b470:	b	2b630 <ftello64@plt+0x19fc8>
   2b474:	sub	r3, fp, #64	; 0x40
   2b478:	ldr	r2, [fp, #-16]
   2b47c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2b480:	mov	r0, r3
   2b484:	bl	2eafc <ftello64@plt+0x1d494>
   2b488:	str	r0, [fp, #-16]
   2b48c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b490:	ldr	r3, [r3, #100]	; 0x64
   2b494:	cmp	r3, #0
   2b498:	beq	2b4b4 <ftello64@plt+0x19e4c>
   2b49c:	sub	r3, fp, #64	; 0x40
   2b4a0:	ldr	r2, [fp, #-16]
   2b4a4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2b4a8:	mov	r0, r3
   2b4ac:	bl	2ecb4 <ftello64@plt+0x1d64c>
   2b4b0:	str	r0, [fp, #-16]
   2b4b4:	ldr	r3, [fp, #-16]
   2b4b8:	cmp	r3, #0
   2b4bc:	bne	2b534 <ftello64@plt+0x19ecc>
   2b4c0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b4c4:	cmp	r3, #0
   2b4c8:	movne	r3, #1
   2b4cc:	moveq	r3, #0
   2b4d0:	uxtb	r3, r3
   2b4d4:	cmp	r3, #0
   2b4d8:	beq	2b4e4 <ftello64@plt+0x19e7c>
   2b4dc:	mvn	r3, #1
   2b4e0:	b	2b630 <ftello64@plt+0x19fc8>
   2b4e4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b4e8:	ldr	r3, [r3, #100]	; 0x64
   2b4ec:	cmp	r3, #0
   2b4f0:	beq	2b608 <ftello64@plt+0x19fa0>
   2b4f4:	ldr	r3, [fp, #-8]
   2b4f8:	cmp	r3, #0
   2b4fc:	beq	2b514 <ftello64@plt+0x19eac>
   2b500:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   2b504:	eor	r3, r3, #1
   2b508:	uxtb	r3, r3
   2b50c:	cmp	r3, #0
   2b510:	bne	2b608 <ftello64@plt+0x19fa0>
   2b514:	sub	r3, fp, #64	; 0x40
   2b518:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2b51c:	mov	r0, r3
   2b520:	bl	2ef8c <ftello64@plt+0x1d924>
   2b524:	str	r0, [fp, #-16]
   2b528:	ldr	r3, [fp, #-16]
   2b52c:	cmp	r3, #0
   2b530:	beq	2b608 <ftello64@plt+0x19fa0>
   2b534:	ldrb	r3, [fp, #-17]	; 0xffffffef
   2b538:	cmp	r3, #0
   2b53c:	beq	2b564 <ftello64@plt+0x19efc>
   2b540:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2b544:	ldr	r3, [fp, #-16]
   2b548:	cmp	r2, r3
   2b54c:	bne	2b55c <ftello64@plt+0x19ef4>
   2b550:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2b554:	str	r3, [fp, #-24]	; 0xffffffe8
   2b558:	b	2b564 <ftello64@plt+0x19efc>
   2b55c:	mov	r3, #0
   2b560:	strb	r3, [fp, #-17]	; 0xffffffef
   2b564:	ldr	r3, [fp, #-16]
   2b568:	ldrb	r3, [r3, #52]	; 0x34
   2b56c:	and	r3, r3, #16
   2b570:	uxtb	r3, r3
   2b574:	cmp	r3, #0
   2b578:	beq	2b5e8 <ftello64@plt+0x19f80>
   2b57c:	ldr	r3, [fp, #-16]
   2b580:	ldrb	r3, [r3, #52]	; 0x34
   2b584:	bic	r3, r3, #127	; 0x7f
   2b588:	uxtb	r3, r3
   2b58c:	cmp	r3, #0
   2b590:	beq	2b5b8 <ftello64@plt+0x19f50>
   2b594:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b598:	ldr	r3, [r3, #40]	; 0x28
   2b59c:	mov	r2, r3
   2b5a0:	ldr	r1, [fp, #-16]
   2b5a4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2b5a8:	bl	2b760 <ftello64@plt+0x1a0f8>
   2b5ac:	mov	r3, r0
   2b5b0:	cmp	r3, #0
   2b5b4:	beq	2b5e8 <ftello64@plt+0x19f80>
   2b5b8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b5bc:	ldr	r3, [r3, #40]	; 0x28
   2b5c0:	str	r3, [fp, #-12]
   2b5c4:	mov	r3, #1
   2b5c8:	str	r3, [fp, #-8]
   2b5cc:	mov	r3, #0
   2b5d0:	str	r3, [fp, #-80]	; 0xffffffb0
   2b5d4:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   2b5d8:	eor	r3, r3, #1
   2b5dc:	uxtb	r3, r3
   2b5e0:	cmp	r3, #0
   2b5e4:	bne	2b604 <ftello64@plt+0x19f9c>
   2b5e8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b5ec:	ldr	r2, [r3, #56]	; 0x38
   2b5f0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b5f4:	ldr	r3, [r3, #40]	; 0x28
   2b5f8:	cmp	r2, r3
   2b5fc:	bgt	2b39c <ftello64@plt+0x19d34>
   2b600:	b	2b608 <ftello64@plt+0x19fa0>
   2b604:	nop	{0}
   2b608:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2b60c:	cmp	r3, #0
   2b610:	beq	2b62c <ftello64@plt+0x19fc4>
   2b614:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2b618:	ldr	r2, [r3]
   2b61c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b620:	add	r2, r2, r3
   2b624:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2b628:	str	r2, [r3]
   2b62c:	ldr	r3, [fp, #-12]
   2b630:	mov	r0, r3
   2b634:	sub	sp, fp, #4
   2b638:	ldr	fp, [sp]
   2b63c:	add	sp, sp, #4
   2b640:	pop	{pc}		; (ldr pc, [sp], #4)
   2b644:	push	{fp}		; (str fp, [sp, #-4]!)
   2b648:	add	fp, sp, #0
   2b64c:	sub	sp, sp, #28
   2b650:	str	r0, [fp, #-16]
   2b654:	str	r1, [fp, #-20]	; 0xffffffec
   2b658:	str	r2, [fp, #-24]	; 0xffffffe8
   2b65c:	ldr	r3, [fp, #-16]
   2b660:	ldr	r2, [r3]
   2b664:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b668:	lsl	r3, r3, #3
   2b66c:	add	r3, r2, r3
   2b670:	ldrb	r3, [r3, #4]
   2b674:	str	r3, [fp, #-8]
   2b678:	ldr	r3, [fp, #-16]
   2b67c:	ldr	r2, [r3]
   2b680:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b684:	lsl	r3, r3, #3
   2b688:	add	r3, r2, r3
   2b68c:	ldr	r3, [r3, #4]
   2b690:	ubfx	r3, r3, #8, #10
   2b694:	uxth	r3, r3
   2b698:	str	r3, [fp, #-12]
   2b69c:	ldr	r3, [fp, #-8]
   2b6a0:	cmp	r3, #2
   2b6a4:	beq	2b6b0 <ftello64@plt+0x1a048>
   2b6a8:	mov	r3, #0
   2b6ac:	b	2b750 <ftello64@plt+0x1a0e8>
   2b6b0:	ldr	r3, [fp, #-12]
   2b6b4:	cmp	r3, #0
   2b6b8:	bne	2b6c4 <ftello64@plt+0x1a05c>
   2b6bc:	mov	r3, #1
   2b6c0:	b	2b750 <ftello64@plt+0x1a0e8>
   2b6c4:	ldr	r3, [fp, #-12]
   2b6c8:	and	r3, r3, #4
   2b6cc:	cmp	r3, #0
   2b6d0:	beq	2b6e4 <ftello64@plt+0x1a07c>
   2b6d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b6d8:	and	r3, r3, #1
   2b6dc:	cmp	r3, #0
   2b6e0:	beq	2b744 <ftello64@plt+0x1a0dc>
   2b6e4:	ldr	r3, [fp, #-12]
   2b6e8:	and	r3, r3, #8
   2b6ec:	cmp	r3, #0
   2b6f0:	beq	2b704 <ftello64@plt+0x1a09c>
   2b6f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b6f8:	and	r3, r3, #1
   2b6fc:	cmp	r3, #0
   2b700:	bne	2b744 <ftello64@plt+0x1a0dc>
   2b704:	ldr	r3, [fp, #-12]
   2b708:	and	r3, r3, #32
   2b70c:	cmp	r3, #0
   2b710:	beq	2b724 <ftello64@plt+0x1a0bc>
   2b714:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b718:	and	r3, r3, #2
   2b71c:	cmp	r3, #0
   2b720:	beq	2b744 <ftello64@plt+0x1a0dc>
   2b724:	ldr	r3, [fp, #-12]
   2b728:	and	r3, r3, #128	; 0x80
   2b72c:	cmp	r3, #0
   2b730:	beq	2b74c <ftello64@plt+0x1a0e4>
   2b734:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b738:	and	r3, r3, #8
   2b73c:	cmp	r3, #0
   2b740:	bne	2b74c <ftello64@plt+0x1a0e4>
   2b744:	mov	r3, #0
   2b748:	b	2b750 <ftello64@plt+0x1a0e8>
   2b74c:	mov	r3, #1
   2b750:	mov	r0, r3
   2b754:	add	sp, fp, #0
   2b758:	pop	{fp}		; (ldr fp, [sp], #4)
   2b75c:	bx	lr
   2b760:	str	fp, [sp, #-8]!
   2b764:	str	lr, [sp, #4]
   2b768:	add	fp, sp, #4
   2b76c:	sub	sp, sp, #24
   2b770:	str	r0, [fp, #-16]
   2b774:	str	r1, [fp, #-20]	; 0xffffffec
   2b778:	str	r2, [fp, #-24]	; 0xffffffe8
   2b77c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b780:	ldrb	r3, [r3, #52]	; 0x34
   2b784:	and	r3, r3, #16
   2b788:	uxtb	r3, r3
   2b78c:	cmp	r3, #0
   2b790:	ldr	r0, [fp, #-16]
   2b794:	ldr	r3, [fp, #-16]
   2b798:	ldr	r3, [r3, #88]	; 0x58
   2b79c:	mov	r2, r3
   2b7a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b7a4:	bl	1d5cc <ftello64@plt+0xbf64>
   2b7a8:	str	r0, [fp, #-12]
   2b7ac:	mov	r3, #0
   2b7b0:	str	r3, [fp, #-8]
   2b7b4:	b	2b818 <ftello64@plt+0x1a1b0>
   2b7b8:	ldr	r3, [fp, #-16]
   2b7bc:	ldr	r0, [r3, #84]	; 0x54
   2b7c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b7c4:	ldr	r2, [r3, #12]
   2b7c8:	ldr	r3, [fp, #-8]
   2b7cc:	lsl	r3, r3, #2
   2b7d0:	add	r3, r2, r3
   2b7d4:	ldr	r3, [r3]
   2b7d8:	ldr	r2, [fp, #-12]
   2b7dc:	mov	r1, r3
   2b7e0:	bl	2b644 <ftello64@plt+0x19fdc>
   2b7e4:	mov	r3, r0
   2b7e8:	cmp	r3, #0
   2b7ec:	beq	2b80c <ftello64@plt+0x1a1a4>
   2b7f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b7f4:	ldr	r2, [r3, #12]
   2b7f8:	ldr	r3, [fp, #-8]
   2b7fc:	lsl	r3, r3, #2
   2b800:	add	r3, r2, r3
   2b804:	ldr	r3, [r3]
   2b808:	b	2b830 <ftello64@plt+0x1a1c8>
   2b80c:	ldr	r3, [fp, #-8]
   2b810:	add	r3, r3, #1
   2b814:	str	r3, [fp, #-8]
   2b818:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b81c:	ldr	r3, [r3, #8]
   2b820:	ldr	r2, [fp, #-8]
   2b824:	cmp	r2, r3
   2b828:	blt	2b7b8 <ftello64@plt+0x1a150>
   2b82c:	mov	r3, #0
   2b830:	mov	r0, r3
   2b834:	sub	sp, fp, #4
   2b838:	ldr	fp, [sp]
   2b83c:	add	sp, sp, #4
   2b840:	pop	{pc}		; (ldr pc, [sp], #4)
   2b844:	str	fp, [sp, #-8]!
   2b848:	str	lr, [sp, #4]
   2b84c:	add	fp, sp, #4
   2b850:	sub	sp, sp, #88	; 0x58
   2b854:	str	r0, [fp, #-64]	; 0xffffffc0
   2b858:	str	r1, [fp, #-68]	; 0xffffffbc
   2b85c:	str	r2, [fp, #-72]	; 0xffffffb8
   2b860:	str	r3, [fp, #-76]	; 0xffffffb4
   2b864:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b868:	ldr	r3, [r3, #84]	; 0x54
   2b86c:	str	r3, [fp, #-20]	; 0xffffffec
   2b870:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b874:	ldr	r2, [r3]
   2b878:	ldr	r3, [fp, #8]
   2b87c:	lsl	r3, r3, #3
   2b880:	add	r3, r2, r3
   2b884:	ldrb	r3, [r3, #4]
   2b888:	and	r3, r3, #8
   2b88c:	cmp	r3, #0
   2b890:	beq	2ba28 <ftello64@plt+0x1a3c0>
   2b894:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b898:	ldr	r2, [r3, #100]	; 0x64
   2b89c:	ldr	r3, [fp, #4]
   2b8a0:	ldr	r3, [r3]
   2b8a4:	lsl	r3, r3, #2
   2b8a8:	add	r3, r2, r3
   2b8ac:	ldr	r3, [r3]
   2b8b0:	add	r3, r3, #4
   2b8b4:	str	r3, [fp, #-24]	; 0xffffffe8
   2b8b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b8bc:	ldr	r1, [r3, #20]
   2b8c0:	ldr	r2, [fp, #8]
   2b8c4:	mov	r3, r2
   2b8c8:	lsl	r3, r3, #1
   2b8cc:	add	r3, r3, r2
   2b8d0:	lsl	r3, r3, #2
   2b8d4:	add	r3, r1, r3
   2b8d8:	str	r3, [fp, #-28]	; 0xffffffe4
   2b8dc:	ldr	r1, [fp, #8]
   2b8e0:	ldr	r0, [fp, #12]
   2b8e4:	bl	1ebd0 <ftello64@plt+0xd568>
   2b8e8:	mov	r3, r0
   2b8ec:	cmp	r3, #0
   2b8f0:	bne	2b924 <ftello64@plt+0x1a2bc>
   2b8f4:	ldr	r1, [fp, #8]
   2b8f8:	ldr	r0, [fp, #12]
   2b8fc:	bl	1e7a8 <ftello64@plt+0xd140>
   2b900:	mov	r3, r0
   2b904:	strb	r3, [fp, #-29]	; 0xffffffe3
   2b908:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   2b90c:	eor	r3, r3, #1
   2b910:	uxtb	r3, r3
   2b914:	cmp	r3, #0
   2b918:	beq	2b924 <ftello64@plt+0x1a2bc>
   2b91c:	mvn	r3, #1
   2b920:	b	2bdc0 <ftello64@plt+0x1a758>
   2b924:	mvn	r3, #0
   2b928:	str	r3, [fp, #-8]
   2b92c:	mov	r3, #0
   2b930:	str	r3, [fp, #-12]
   2b934:	b	2ba04 <ftello64@plt+0x1a39c>
   2b938:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2b93c:	ldr	r2, [r3, #8]
   2b940:	ldr	r3, [fp, #-12]
   2b944:	lsl	r3, r3, #2
   2b948:	add	r3, r2, r3
   2b94c:	ldr	r3, [r3]
   2b950:	str	r3, [fp, #-36]	; 0xffffffdc
   2b954:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2b958:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2b95c:	bl	1ebd0 <ftello64@plt+0xd568>
   2b960:	mov	r3, r0
   2b964:	cmp	r3, #0
   2b968:	beq	2b9f4 <ftello64@plt+0x1a38c>
   2b96c:	ldr	r3, [fp, #-8]
   2b970:	cmn	r3, #1
   2b974:	bne	2b984 <ftello64@plt+0x1a31c>
   2b978:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2b97c:	str	r3, [fp, #-8]
   2b980:	b	2b9f8 <ftello64@plt+0x1a390>
   2b984:	ldr	r1, [fp, #-8]
   2b988:	ldr	r0, [fp, #12]
   2b98c:	bl	1ebd0 <ftello64@plt+0xd568>
   2b990:	mov	r3, r0
   2b994:	cmp	r3, #0
   2b998:	beq	2b9a4 <ftello64@plt+0x1a33c>
   2b99c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2b9a0:	b	2bdc0 <ftello64@plt+0x1a758>
   2b9a4:	ldr	r3, [fp, #16]
   2b9a8:	cmp	r3, #0
   2b9ac:	beq	2ba1c <ftello64@plt+0x1a3b4>
   2b9b0:	ldr	r3, [fp, #4]
   2b9b4:	ldr	r1, [r3]
   2b9b8:	ldr	r3, [fp, #12]
   2b9bc:	str	r3, [sp, #8]
   2b9c0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2b9c4:	str	r3, [sp, #4]
   2b9c8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2b9cc:	str	r3, [sp]
   2b9d0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2b9d4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2b9d8:	ldr	r0, [fp, #16]
   2b9dc:	bl	2bdd4 <ftello64@plt+0x1a76c>
   2b9e0:	mov	r3, r0
   2b9e4:	cmp	r3, #0
   2b9e8:	beq	2ba1c <ftello64@plt+0x1a3b4>
   2b9ec:	mvn	r3, #1
   2b9f0:	b	2bdc0 <ftello64@plt+0x1a758>
   2b9f4:	nop	{0}
   2b9f8:	ldr	r3, [fp, #-12]
   2b9fc:	add	r3, r3, #1
   2ba00:	str	r3, [fp, #-12]
   2ba04:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ba08:	ldr	r3, [r3, #4]
   2ba0c:	ldr	r2, [fp, #-12]
   2ba10:	cmp	r2, r3
   2ba14:	blt	2b938 <ftello64@plt+0x1a2d0>
   2ba18:	b	2ba20 <ftello64@plt+0x1a3b8>
   2ba1c:	nop	{0}
   2ba20:	ldr	r3, [fp, #-8]
   2ba24:	b	2bdc0 <ftello64@plt+0x1a758>
   2ba28:	mov	r3, #0
   2ba2c:	str	r3, [fp, #-16]
   2ba30:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ba34:	ldr	r2, [r3]
   2ba38:	ldr	r3, [fp, #8]
   2ba3c:	lsl	r3, r3, #3
   2ba40:	add	r3, r2, r3
   2ba44:	ldrb	r3, [r3, #4]
   2ba48:	str	r3, [fp, #-40]	; 0xffffffd8
   2ba4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ba50:	ldr	r2, [r3]
   2ba54:	ldr	r3, [fp, #8]
   2ba58:	lsl	r3, r3, #3
   2ba5c:	add	r3, r2, r3
   2ba60:	ldrb	r3, [r3, #6]
   2ba64:	and	r3, r3, #16
   2ba68:	uxtb	r3, r3
   2ba6c:	cmp	r3, #0
   2ba70:	beq	2ba94 <ftello64@plt+0x1a42c>
   2ba74:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2ba78:	ldr	r3, [fp, #4]
   2ba7c:	ldr	r3, [r3]
   2ba80:	ldr	r1, [fp, #8]
   2ba84:	ldr	r0, [fp, #-20]	; 0xffffffec
   2ba88:	bl	32bc4 <ftello64@plt+0x2155c>
   2ba8c:	str	r0, [fp, #-16]
   2ba90:	b	2bc90 <ftello64@plt+0x1a628>
   2ba94:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ba98:	cmp	r3, #4
   2ba9c:	bne	2bc90 <ftello64@plt+0x1a628>
   2baa0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2baa4:	ldr	r2, [r3]
   2baa8:	ldr	r3, [fp, #8]
   2baac:	lsl	r3, r3, #3
   2bab0:	add	r3, r2, r3
   2bab4:	ldr	r3, [r3]
   2bab8:	add	r3, r3, #1
   2babc:	str	r3, [fp, #-44]	; 0xffffffd4
   2bac0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2bac4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2bac8:	cmp	r2, r3
   2bacc:	bge	2bb00 <ftello64@plt+0x1a498>
   2bad0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bad4:	lsl	r3, r3, #3
   2bad8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2badc:	add	r3, r2, r3
   2bae0:	ldr	r2, [r3, #4]
   2bae4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bae8:	lsl	r3, r3, #3
   2baec:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2baf0:	add	r3, r1, r3
   2baf4:	ldr	r3, [r3]
   2baf8:	sub	r3, r2, r3
   2bafc:	str	r3, [fp, #-16]
   2bb00:	ldr	r3, [fp, #16]
   2bb04:	cmp	r3, #0
   2bb08:	beq	2bbe8 <ftello64@plt+0x1a580>
   2bb0c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2bb10:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2bb14:	cmp	r2, r3
   2bb18:	bge	2bb54 <ftello64@plt+0x1a4ec>
   2bb1c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bb20:	lsl	r3, r3, #3
   2bb24:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2bb28:	add	r3, r2, r3
   2bb2c:	ldr	r3, [r3]
   2bb30:	cmn	r3, #1
   2bb34:	beq	2bb54 <ftello64@plt+0x1a4ec>
   2bb38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bb3c:	lsl	r3, r3, #3
   2bb40:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2bb44:	add	r3, r2, r3
   2bb48:	ldr	r3, [r3, #4]
   2bb4c:	cmn	r3, #1
   2bb50:	bne	2bb5c <ftello64@plt+0x1a4f4>
   2bb54:	mvn	r3, #0
   2bb58:	b	2bdc0 <ftello64@plt+0x1a758>
   2bb5c:	ldr	r3, [fp, #-16]
   2bb60:	cmp	r3, #0
   2bb64:	beq	2bbe8 <ftello64@plt+0x1a580>
   2bb68:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2bb6c:	ldr	r3, [r3, #4]
   2bb70:	str	r3, [fp, #-48]	; 0xffffffd0
   2bb74:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2bb78:	ldr	r2, [r3, #28]
   2bb7c:	ldr	r3, [fp, #4]
   2bb80:	ldr	r3, [r3]
   2bb84:	sub	r3, r2, r3
   2bb88:	ldr	r2, [fp, #-16]
   2bb8c:	cmp	r2, r3
   2bb90:	bgt	2bbe0 <ftello64@plt+0x1a578>
   2bb94:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bb98:	lsl	r3, r3, #3
   2bb9c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2bba0:	add	r3, r2, r3
   2bba4:	ldr	r3, [r3]
   2bba8:	mov	r2, r3
   2bbac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2bbb0:	add	r0, r3, r2
   2bbb4:	ldr	r3, [fp, #4]
   2bbb8:	ldr	r3, [r3]
   2bbbc:	mov	r2, r3
   2bbc0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2bbc4:	add	r3, r3, r2
   2bbc8:	ldr	r2, [fp, #-16]
   2bbcc:	mov	r1, r3
   2bbd0:	bl	11380 <memcmp@plt>
   2bbd4:	mov	r3, r0
   2bbd8:	cmp	r3, #0
   2bbdc:	beq	2bbe8 <ftello64@plt+0x1a580>
   2bbe0:	mvn	r3, #0
   2bbe4:	b	2bdc0 <ftello64@plt+0x1a758>
   2bbe8:	ldr	r3, [fp, #-16]
   2bbec:	cmp	r3, #0
   2bbf0:	bne	2bc90 <ftello64@plt+0x1a628>
   2bbf4:	ldr	r1, [fp, #8]
   2bbf8:	ldr	r0, [fp, #12]
   2bbfc:	bl	1e7a8 <ftello64@plt+0xd140>
   2bc00:	mov	r3, r0
   2bc04:	strb	r3, [fp, #-49]	; 0xffffffcf
   2bc08:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   2bc0c:	eor	r3, r3, #1
   2bc10:	uxtb	r3, r3
   2bc14:	cmp	r3, #0
   2bc18:	beq	2bc24 <ftello64@plt+0x1a5bc>
   2bc1c:	mvn	r3, #1
   2bc20:	b	2bdc0 <ftello64@plt+0x1a758>
   2bc24:	ldr	r3, [fp, #-20]	; 0xffffffec
   2bc28:	ldr	r1, [r3, #20]
   2bc2c:	ldr	r2, [fp, #8]
   2bc30:	mov	r3, r2
   2bc34:	lsl	r3, r3, #1
   2bc38:	add	r3, r3, r2
   2bc3c:	lsl	r3, r3, #2
   2bc40:	add	r3, r1, r3
   2bc44:	ldr	r3, [r3, #8]
   2bc48:	ldr	r3, [r3]
   2bc4c:	str	r3, [fp, #-56]	; 0xffffffc8
   2bc50:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2bc54:	ldr	r2, [r3, #100]	; 0x64
   2bc58:	ldr	r3, [fp, #4]
   2bc5c:	ldr	r3, [r3]
   2bc60:	lsl	r3, r3, #2
   2bc64:	add	r3, r2, r3
   2bc68:	ldr	r3, [r3]
   2bc6c:	add	r3, r3, #4
   2bc70:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2bc74:	mov	r0, r3
   2bc78:	bl	1ebd0 <ftello64@plt+0xd568>
   2bc7c:	mov	r3, r0
   2bc80:	cmp	r3, #0
   2bc84:	beq	2bc90 <ftello64@plt+0x1a628>
   2bc88:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2bc8c:	b	2bdc0 <ftello64@plt+0x1a758>
   2bc90:	ldr	r3, [fp, #-16]
   2bc94:	cmp	r3, #0
   2bc98:	bne	2bcd0 <ftello64@plt+0x1a668>
   2bc9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2bca0:	ldr	r2, [r3]
   2bca4:	ldr	r3, [fp, #8]
   2bca8:	lsl	r3, r3, #3
   2bcac:	add	r1, r2, r3
   2bcb0:	ldr	r3, [fp, #4]
   2bcb4:	ldr	r3, [r3]
   2bcb8:	mov	r2, r3
   2bcbc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2bcc0:	bl	33134 <ftello64@plt+0x21acc>
   2bcc4:	mov	r3, r0
   2bcc8:	cmp	r3, #0
   2bccc:	beq	2bdbc <ftello64@plt+0x1a754>
   2bcd0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2bcd4:	ldr	r2, [r3, #12]
   2bcd8:	ldr	r3, [fp, #8]
   2bcdc:	lsl	r3, r3, #2
   2bce0:	add	r3, r2, r3
   2bce4:	ldr	r3, [r3]
   2bce8:	str	r3, [fp, #-60]	; 0xffffffc4
   2bcec:	ldr	r3, [fp, #-16]
   2bcf0:	cmp	r3, #0
   2bcf4:	bne	2bd08 <ftello64@plt+0x1a6a0>
   2bcf8:	ldr	r3, [fp, #4]
   2bcfc:	ldr	r3, [r3]
   2bd00:	add	r3, r3, #1
   2bd04:	b	2bd18 <ftello64@plt+0x1a6b0>
   2bd08:	ldr	r3, [fp, #4]
   2bd0c:	ldr	r2, [r3]
   2bd10:	ldr	r3, [fp, #-16]
   2bd14:	add	r3, r2, r3
   2bd18:	ldr	r2, [fp, #4]
   2bd1c:	str	r3, [r2]
   2bd20:	ldr	r3, [fp, #16]
   2bd24:	cmp	r3, #0
   2bd28:	beq	2bda8 <ftello64@plt+0x1a740>
   2bd2c:	ldr	r3, [fp, #4]
   2bd30:	ldr	r2, [r3]
   2bd34:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2bd38:	ldr	r3, [r3, #92]	; 0x5c
   2bd3c:	cmp	r2, r3
   2bd40:	bgt	2bda0 <ftello64@plt+0x1a738>
   2bd44:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2bd48:	ldr	r2, [r3, #100]	; 0x64
   2bd4c:	ldr	r3, [fp, #4]
   2bd50:	ldr	r3, [r3]
   2bd54:	lsl	r3, r3, #2
   2bd58:	add	r3, r2, r3
   2bd5c:	ldr	r3, [r3]
   2bd60:	cmp	r3, #0
   2bd64:	beq	2bda0 <ftello64@plt+0x1a738>
   2bd68:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2bd6c:	ldr	r2, [r3, #100]	; 0x64
   2bd70:	ldr	r3, [fp, #4]
   2bd74:	ldr	r3, [r3]
   2bd78:	lsl	r3, r3, #2
   2bd7c:	add	r3, r2, r3
   2bd80:	ldr	r3, [r3]
   2bd84:	add	r3, r3, #4
   2bd88:	ldr	r1, [fp, #-60]	; 0xffffffc4
   2bd8c:	mov	r0, r3
   2bd90:	bl	1ebd0 <ftello64@plt+0xd568>
   2bd94:	mov	r3, r0
   2bd98:	cmp	r3, #0
   2bd9c:	bne	2bda8 <ftello64@plt+0x1a740>
   2bda0:	mvn	r3, #0
   2bda4:	b	2bdc0 <ftello64@plt+0x1a758>
   2bda8:	ldr	r3, [fp, #12]
   2bdac:	mov	r2, #0
   2bdb0:	str	r2, [r3, #4]
   2bdb4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2bdb8:	b	2bdc0 <ftello64@plt+0x1a758>
   2bdbc:	mvn	r3, #0
   2bdc0:	mov	r0, r3
   2bdc4:	sub	sp, fp, #4
   2bdc8:	ldr	fp, [sp]
   2bdcc:	add	sp, sp, #4
   2bdd0:	pop	{pc}		; (ldr pc, [sp], #4)
   2bdd4:	str	r4, [sp, #-12]!
   2bdd8:	str	fp, [sp, #4]
   2bddc:	str	lr, [sp, #8]
   2bde0:	add	fp, sp, #8
   2bde4:	sub	sp, sp, #36	; 0x24
   2bde8:	str	r0, [fp, #-32]	; 0xffffffe0
   2bdec:	str	r1, [fp, #-36]	; 0xffffffdc
   2bdf0:	str	r2, [fp, #-40]	; 0xffffffd8
   2bdf4:	str	r3, [fp, #-44]	; 0xffffffd4
   2bdf8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bdfc:	ldr	r3, [r3]
   2be00:	add	r1, r3, #1
   2be04:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2be08:	str	r1, [r2]
   2be0c:	str	r3, [fp, #-16]
   2be10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2be14:	ldr	r2, [r3]
   2be18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2be1c:	ldr	r3, [r3, #4]
   2be20:	cmp	r2, r3
   2be24:	bne	2be8c <ftello64@plt+0x1a824>
   2be28:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2be2c:	ldr	r0, [r3, #8]
   2be30:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2be34:	ldr	r3, [r3, #4]
   2be38:	mov	r2, r3
   2be3c:	mov	r3, r2
   2be40:	lsl	r3, r3, #1
   2be44:	add	r3, r3, r2
   2be48:	lsl	r3, r3, #4
   2be4c:	mov	r1, r3
   2be50:	bl	35ffc <ftello64@plt+0x24994>
   2be54:	str	r0, [fp, #-20]	; 0xffffffec
   2be58:	ldr	r3, [fp, #-20]	; 0xffffffec
   2be5c:	cmp	r3, #0
   2be60:	bne	2be6c <ftello64@plt+0x1a804>
   2be64:	mov	r3, #12
   2be68:	b	2bff8 <ftello64@plt+0x1a990>
   2be6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2be70:	ldr	r3, [r3, #4]
   2be74:	lsl	r2, r3, #1
   2be78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2be7c:	str	r2, [r3, #4]
   2be80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2be84:	ldr	r2, [fp, #-20]	; 0xffffffec
   2be88:	str	r2, [r3, #8]
   2be8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2be90:	ldr	r1, [r3, #8]
   2be94:	ldr	r2, [fp, #-16]
   2be98:	mov	r3, r2
   2be9c:	lsl	r3, r3, #1
   2bea0:	add	r3, r3, r2
   2bea4:	lsl	r3, r3, #3
   2bea8:	add	r3, r1, r3
   2beac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2beb0:	str	r2, [r3]
   2beb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2beb8:	ldr	r1, [r3, #8]
   2bebc:	ldr	r2, [fp, #-16]
   2bec0:	mov	r3, r2
   2bec4:	lsl	r3, r3, #1
   2bec8:	add	r3, r3, r2
   2becc:	lsl	r3, r3, #3
   2bed0:	add	r3, r1, r3
   2bed4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2bed8:	str	r2, [r3, #4]
   2bedc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bee0:	lsl	r0, r3, #4
   2bee4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bee8:	ldr	r1, [r3, #8]
   2beec:	ldr	r2, [fp, #-16]
   2bef0:	mov	r3, r2
   2bef4:	lsl	r3, r3, #1
   2bef8:	add	r3, r3, r2
   2befc:	lsl	r3, r3, #3
   2bf00:	add	r4, r1, r3
   2bf04:	bl	35f6c <ftello64@plt+0x24904>
   2bf08:	mov	r3, r0
   2bf0c:	str	r3, [r4, #8]
   2bf10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bf14:	ldr	r1, [r3, #8]
   2bf18:	ldr	r2, [fp, #-16]
   2bf1c:	mov	r3, r2
   2bf20:	lsl	r3, r3, #1
   2bf24:	add	r3, r3, r2
   2bf28:	lsl	r3, r3, #3
   2bf2c:	add	r3, r1, r3
   2bf30:	ldr	r3, [r3, #8]
   2bf34:	cmp	r3, #0
   2bf38:	bne	2bf44 <ftello64@plt+0x1a8dc>
   2bf3c:	mov	r3, #12
   2bf40:	b	2bff8 <ftello64@plt+0x1a990>
   2bf44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bf48:	ldr	r1, [r3, #8]
   2bf4c:	ldr	r2, [fp, #-16]
   2bf50:	mov	r3, r2
   2bf54:	lsl	r3, r3, #1
   2bf58:	add	r3, r3, r2
   2bf5c:	lsl	r3, r3, #3
   2bf60:	add	r3, r1, r3
   2bf64:	ldr	r0, [r3, #8]
   2bf68:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bf6c:	lsl	r3, r3, #3
   2bf70:	mov	r2, r3
   2bf74:	ldr	r1, [fp, #4]
   2bf78:	bl	11338 <memcpy@plt>
   2bf7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bf80:	ldr	r1, [r3, #8]
   2bf84:	ldr	r2, [fp, #-16]
   2bf88:	mov	r3, r2
   2bf8c:	lsl	r3, r3, #1
   2bf90:	add	r3, r3, r2
   2bf94:	lsl	r3, r3, #3
   2bf98:	add	r3, r1, r3
   2bf9c:	ldr	r2, [r3, #8]
   2bfa0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bfa4:	lsl	r3, r3, #3
   2bfa8:	add	r0, r2, r3
   2bfac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2bfb0:	lsl	r3, r3, #3
   2bfb4:	mov	r2, r3
   2bfb8:	ldr	r1, [fp, #8]
   2bfbc:	bl	11338 <memcpy@plt>
   2bfc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bfc4:	ldr	r1, [r3, #8]
   2bfc8:	ldr	r2, [fp, #-16]
   2bfcc:	mov	r3, r2
   2bfd0:	lsl	r3, r3, #1
   2bfd4:	add	r3, r3, r2
   2bfd8:	lsl	r3, r3, #3
   2bfdc:	add	r3, r1, r3
   2bfe0:	add	r3, r3, #12
   2bfe4:	ldr	r1, [fp, #12]
   2bfe8:	mov	r0, r3
   2bfec:	bl	1da1c <ftello64@plt+0xc3b4>
   2bff0:	str	r0, [fp, #-24]	; 0xffffffe8
   2bff4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2bff8:	mov	r0, r3
   2bffc:	sub	sp, fp, #8
   2c000:	ldr	r4, [sp]
   2c004:	ldr	fp, [sp, #4]
   2c008:	add	sp, sp, #8
   2c00c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c010:	str	fp, [sp, #-8]!
   2c014:	str	lr, [sp, #4]
   2c018:	add	fp, sp, #4
   2c01c:	sub	sp, sp, #24
   2c020:	str	r0, [fp, #-16]
   2c024:	str	r1, [fp, #-20]	; 0xffffffec
   2c028:	str	r2, [fp, #-24]	; 0xffffffe8
   2c02c:	str	r3, [fp, #-28]	; 0xffffffe4
   2c030:	ldr	r3, [fp, #-16]
   2c034:	cmp	r3, #0
   2c038:	beq	2c04c <ftello64@plt+0x1a9e4>
   2c03c:	ldr	r3, [fp, #-16]
   2c040:	ldr	r3, [r3]
   2c044:	cmp	r3, #0
   2c048:	bne	2c054 <ftello64@plt+0x1a9ec>
   2c04c:	mvn	r3, #0
   2c050:	b	2c1e0 <ftello64@plt+0x1ab78>
   2c054:	ldr	r3, [fp, #-16]
   2c058:	ldr	r3, [r3]
   2c05c:	sub	r2, r3, #1
   2c060:	ldr	r3, [fp, #-16]
   2c064:	str	r2, [r3]
   2c068:	ldr	r3, [fp, #-16]
   2c06c:	ldr	r3, [r3]
   2c070:	str	r3, [fp, #-8]
   2c074:	ldr	r3, [fp, #-16]
   2c078:	ldr	r1, [r3, #8]
   2c07c:	ldr	r2, [fp, #-8]
   2c080:	mov	r3, r2
   2c084:	lsl	r3, r3, #1
   2c088:	add	r3, r3, r2
   2c08c:	lsl	r3, r3, #3
   2c090:	add	r3, r1, r3
   2c094:	ldr	r2, [r3]
   2c098:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c09c:	str	r2, [r3]
   2c0a0:	ldr	r3, [fp, #-16]
   2c0a4:	ldr	r1, [r3, #8]
   2c0a8:	ldr	r2, [fp, #-8]
   2c0ac:	mov	r3, r2
   2c0b0:	lsl	r3, r3, #1
   2c0b4:	add	r3, r3, r2
   2c0b8:	lsl	r3, r3, #3
   2c0bc:	add	r3, r1, r3
   2c0c0:	ldr	r1, [r3, #8]
   2c0c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c0c8:	lsl	r3, r3, #3
   2c0cc:	mov	r2, r3
   2c0d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2c0d4:	bl	11338 <memcpy@plt>
   2c0d8:	ldr	r3, [fp, #-16]
   2c0dc:	ldr	r1, [r3, #8]
   2c0e0:	ldr	r2, [fp, #-8]
   2c0e4:	mov	r3, r2
   2c0e8:	lsl	r3, r3, #1
   2c0ec:	add	r3, r3, r2
   2c0f0:	lsl	r3, r3, #3
   2c0f4:	add	r3, r1, r3
   2c0f8:	ldr	r2, [r3, #8]
   2c0fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c100:	lsl	r3, r3, #3
   2c104:	add	r1, r2, r3
   2c108:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c10c:	lsl	r3, r3, #3
   2c110:	mov	r2, r3
   2c114:	ldr	r0, [fp, #4]
   2c118:	bl	11338 <memcpy@plt>
   2c11c:	ldr	r3, [fp, #8]
   2c120:	ldr	r3, [r3, #8]
   2c124:	mov	r0, r3
   2c128:	bl	16d88 <ftello64@plt+0x5720>
   2c12c:	ldr	r3, [fp, #-16]
   2c130:	ldr	r1, [r3, #8]
   2c134:	ldr	r2, [fp, #-8]
   2c138:	mov	r3, r2
   2c13c:	lsl	r3, r3, #1
   2c140:	add	r3, r3, r2
   2c144:	lsl	r3, r3, #3
   2c148:	add	r3, r1, r3
   2c14c:	ldr	r3, [r3, #8]
   2c150:	mov	r0, r3
   2c154:	bl	16d88 <ftello64@plt+0x5720>
   2c158:	ldr	r3, [fp, #-16]
   2c15c:	ldr	r1, [r3, #8]
   2c160:	ldr	r2, [fp, #-8]
   2c164:	mov	r3, r2
   2c168:	lsl	r3, r3, #1
   2c16c:	add	r3, r3, r2
   2c170:	lsl	r3, r3, #3
   2c174:	add	r3, r1, r3
   2c178:	ldr	r2, [fp, #8]
   2c17c:	mov	r0, r2
   2c180:	add	r1, r3, #12
   2c184:	ldrd	r2, [r1]
   2c188:	strd	r2, [r0]
   2c18c:	ldr	r3, [r1, #8]
   2c190:	str	r3, [r0, #8]
   2c194:	ldr	r3, [fp, #-16]
   2c198:	ldr	r1, [r3, #8]
   2c19c:	ldr	r2, [fp, #-8]
   2c1a0:	mov	r3, r2
   2c1a4:	lsl	r3, r3, #1
   2c1a8:	add	r3, r3, r2
   2c1ac:	lsl	r3, r3, #3
   2c1b0:	add	r3, r1, r3
   2c1b4:	ldr	r3, [r3, #4]
   2c1b8:	cmp	r3, #0
   2c1bc:	ldr	r3, [fp, #-16]
   2c1c0:	ldr	r1, [r3, #8]
   2c1c4:	ldr	r2, [fp, #-8]
   2c1c8:	mov	r3, r2
   2c1cc:	lsl	r3, r3, #1
   2c1d0:	add	r3, r3, r2
   2c1d4:	lsl	r3, r3, #3
   2c1d8:	add	r3, r1, r3
   2c1dc:	ldr	r3, [r3, #4]
   2c1e0:	mov	r0, r3
   2c1e4:	sub	sp, fp, #4
   2c1e8:	ldr	fp, [sp]
   2c1ec:	add	sp, sp, #4
   2c1f0:	pop	{pc}		; (ldr pc, [sp], #4)
   2c1f4:	push	{fp}		; (str fp, [sp, #-4]!)
   2c1f8:	add	fp, sp, #0
   2c1fc:	sub	sp, sp, #12
   2c200:	str	r0, [fp, #-8]
   2c204:	str	r1, [fp, #-12]
   2c208:	nop	{0}
   2c20c:	add	sp, fp, #0
   2c210:	pop	{fp}		; (ldr fp, [sp], #4)
   2c214:	bx	lr
   2c218:	str	fp, [sp, #-8]!
   2c21c:	str	lr, [sp, #4]
   2c220:	add	fp, sp, #4
   2c224:	sub	sp, sp, #8
   2c228:	str	r0, [fp, #-8]
   2c22c:	ldr	r3, [fp, #-8]
   2c230:	ldr	r2, [r3, #8]
   2c234:	ldr	r3, [fp, #-8]
   2c238:	add	r3, r3, #12
   2c23c:	cmp	r2, r3
   2c240:	beq	2c254 <ftello64@plt+0x1abec>
   2c244:	ldr	r3, [fp, #-8]
   2c248:	ldr	r3, [r3, #8]
   2c24c:	mov	r0, r3
   2c250:	bl	16d88 <ftello64@plt+0x5720>
   2c254:	nop	{0}
   2c258:	sub	sp, fp, #4
   2c25c:	ldr	fp, [sp]
   2c260:	add	sp, sp, #4
   2c264:	pop	{pc}		; (ldr pc, [sp], #4)
   2c268:	push	{fp}		; (str fp, [sp, #-4]!)
   2c26c:	add	fp, sp, #0
   2c270:	sub	sp, sp, #12
   2c274:	str	r0, [fp, #-8]
   2c278:	ldr	r3, [fp, #-8]
   2c27c:	mov	r2, #0
   2c280:	str	r2, [r3]
   2c284:	ldr	r3, [fp, #-8]
   2c288:	mov	r2, #16
   2c28c:	str	r2, [r3, #4]
   2c290:	ldr	r3, [fp, #-8]
   2c294:	add	r2, r3, #12
   2c298:	ldr	r3, [fp, #-8]
   2c29c:	str	r2, [r3, #8]
   2c2a0:	nop	{0}
   2c2a4:	add	sp, fp, #0
   2c2a8:	pop	{fp}		; (ldr fp, [sp], #4)
   2c2ac:	bx	lr
   2c2b0:	str	fp, [sp, #-8]!
   2c2b4:	str	lr, [sp, #4]
   2c2b8:	add	fp, sp, #4
   2c2bc:	sub	sp, sp, #8
   2c2c0:	str	r0, [fp, #-8]
   2c2c4:	ldr	r3, [fp, #-8]
   2c2c8:	ldr	r2, [r3, #8]
   2c2cc:	ldr	r3, [fp, #-8]
   2c2d0:	ldr	r3, [r3]
   2c2d4:	mov	r1, r3
   2c2d8:	mov	r0, r2
   2c2dc:	bl	2c1f4 <ftello64@plt+0x1ab8c>
   2c2e0:	ldr	r0, [fp, #-8]
   2c2e4:	bl	2c218 <ftello64@plt+0x1abb0>
   2c2e8:	ldr	r0, [fp, #-8]
   2c2ec:	bl	2c268 <ftello64@plt+0x1ac00>
   2c2f0:	nop	{0}
   2c2f4:	sub	sp, fp, #4
   2c2f8:	ldr	fp, [sp]
   2c2fc:	add	sp, sp, #4
   2c300:	pop	{pc}		; (ldr pc, [sp], #4)
   2c304:	str	fp, [sp, #-8]!
   2c308:	str	lr, [sp, #4]
   2c30c:	add	fp, sp, #4
   2c310:	sub	sp, sp, #8
   2c314:	str	r0, [fp, #-8]
   2c318:	ldr	r3, [fp, #-8]
   2c31c:	ldr	r2, [r3, #8]
   2c320:	ldr	r3, [fp, #-8]
   2c324:	ldr	r3, [r3]
   2c328:	mov	r1, r3
   2c32c:	mov	r0, r2
   2c330:	bl	2c1f4 <ftello64@plt+0x1ab8c>
   2c334:	ldr	r0, [fp, #-8]
   2c338:	bl	2c218 <ftello64@plt+0x1abb0>
   2c33c:	ldr	r3, [fp, #-8]
   2c340:	add	r2, r3, #12
   2c344:	ldr	r3, [fp, #-8]
   2c348:	str	r2, [r3, #8]
   2c34c:	ldr	r3, [fp, #-8]
   2c350:	mov	r2, #0
   2c354:	str	r2, [r3]
   2c358:	bl	1a7f0 <ftello64@plt+0x9188>
   2c35c:	mov	r2, r0
   2c360:	ldr	r3, [fp, #-8]
   2c364:	str	r2, [r3, #4]
   2c368:	nop	{0}
   2c36c:	sub	sp, fp, #4
   2c370:	ldr	fp, [sp]
   2c374:	add	sp, sp, #4
   2c378:	pop	{pc}		; (ldr pc, [sp], #4)
   2c37c:	push	{fp}		; (str fp, [sp, #-4]!)
   2c380:	add	fp, sp, #0
   2c384:	sub	sp, sp, #12
   2c388:	str	r0, [fp, #-8]
   2c38c:	ldr	r3, [fp, #-8]
   2c390:	ldr	r3, [r3, #8]
   2c394:	mov	r0, r3
   2c398:	add	sp, fp, #0
   2c39c:	pop	{fp}		; (ldr fp, [sp], #4)
   2c3a0:	bx	lr
   2c3a4:	str	fp, [sp, #-8]!
   2c3a8:	str	lr, [sp, #4]
   2c3ac:	add	fp, sp, #4
   2c3b0:	sub	sp, sp, #16
   2c3b4:	str	r0, [fp, #-8]
   2c3b8:	sub	r3, fp, #16
   2c3bc:	stm	r3, {r1, r2}
   2c3c0:	ldr	r0, [fp, #-8]
   2c3c4:	ldr	r3, [fp, #-8]
   2c3c8:	add	r3, r3, #12
   2c3cc:	mov	r2, #8
   2c3d0:	mov	r1, r3
   2c3d4:	bl	36244 <ftello64@plt+0x24bdc>
   2c3d8:	mov	r3, r0
   2c3dc:	eor	r3, r3, #1
   2c3e0:	uxtb	r3, r3
   2c3e4:	cmp	r3, #0
   2c3e8:	beq	2c3f8 <ftello64@plt+0x1ad90>
   2c3ec:	ldr	r0, [fp, #-8]
   2c3f0:	bl	2c304 <ftello64@plt+0x1ac9c>
   2c3f4:	b	2c42c <ftello64@plt+0x1adc4>
   2c3f8:	ldr	r3, [fp, #-8]
   2c3fc:	ldr	r2, [r3, #8]
   2c400:	ldr	r3, [fp, #-8]
   2c404:	ldr	r3, [r3]
   2c408:	add	r0, r3, #1
   2c40c:	ldr	r1, [fp, #-8]
   2c410:	str	r0, [r1]
   2c414:	lsl	r3, r3, #3
   2c418:	add	r3, r2, r3
   2c41c:	mov	r1, r3
   2c420:	sub	r3, fp, #16
   2c424:	ldrd	r2, [r3]
   2c428:	strd	r2, [r1]
   2c42c:	sub	sp, fp, #4
   2c430:	ldr	fp, [sp]
   2c434:	add	sp, sp, #4
   2c438:	pop	{pc}		; (ldr pc, [sp], #4)
   2c43c:	push	{fp}		; (str fp, [sp, #-4]!)
   2c440:	add	fp, sp, #0
   2c444:	sub	sp, sp, #20
   2c448:	str	r0, [fp, #-16]
   2c44c:	ldr	r3, [fp, #-16]
   2c450:	ldr	r2, [r3, #8]
   2c454:	ldr	r3, [fp, #-16]
   2c458:	ldr	r3, [r3]
   2c45c:	lsl	r3, r3, #3
   2c460:	add	r3, r2, r3
   2c464:	str	r3, [fp, #-8]
   2c468:	ldr	r3, [fp, #-16]
   2c46c:	ldr	r3, [r3]
   2c470:	add	r2, r3, #1
   2c474:	ldr	r3, [fp, #-16]
   2c478:	str	r2, [r3]
   2c47c:	ldr	r3, [fp, #-8]
   2c480:	mov	r0, r3
   2c484:	add	sp, fp, #0
   2c488:	pop	{fp}		; (ldr fp, [sp], #4)
   2c48c:	bx	lr
   2c490:	str	fp, [sp, #-8]!
   2c494:	str	lr, [sp, #4]
   2c498:	add	fp, sp, #4
   2c49c:	sub	sp, sp, #8
   2c4a0:	str	r0, [fp, #-8]
   2c4a4:	ldr	r0, [fp, #-8]
   2c4a8:	ldr	r3, [fp, #-8]
   2c4ac:	add	r3, r3, #12
   2c4b0:	mov	r2, #8
   2c4b4:	mov	r1, r3
   2c4b8:	bl	36244 <ftello64@plt+0x24bdc>
   2c4bc:	mov	r3, r0
   2c4c0:	eor	r3, r3, #1
   2c4c4:	uxtb	r3, r3
   2c4c8:	cmp	r3, #0
   2c4cc:	beq	2c4e0 <ftello64@plt+0x1ae78>
   2c4d0:	ldr	r0, [fp, #-8]
   2c4d4:	bl	2c304 <ftello64@plt+0x1ac9c>
   2c4d8:	mov	r3, #0
   2c4dc:	b	2c4ec <ftello64@plt+0x1ae84>
   2c4e0:	ldr	r0, [fp, #-8]
   2c4e4:	bl	2c43c <ftello64@plt+0x1add4>
   2c4e8:	mov	r3, r0
   2c4ec:	mov	r0, r3
   2c4f0:	sub	sp, fp, #4
   2c4f4:	ldr	fp, [sp]
   2c4f8:	add	sp, sp, #4
   2c4fc:	pop	{pc}		; (ldr pc, [sp], #4)
   2c500:	str	fp, [sp, #-8]!
   2c504:	str	lr, [sp, #4]
   2c508:	add	fp, sp, #4
   2c50c:	sub	sp, sp, #16
   2c510:	str	r0, [fp, #-16]
   2c514:	str	r1, [fp, #-20]	; 0xffffffec
   2c518:	ldr	r3, [fp, #-16]
   2c51c:	ldr	r3, [r3]
   2c520:	ldr	r2, [fp, #-20]	; 0xffffffec
   2c524:	cmp	r2, r3
   2c528:	bls	2c570 <ftello64@plt+0x1af08>
   2c52c:	ldr	r0, [fp, #-16]
   2c530:	ldr	r3, [fp, #-16]
   2c534:	add	r2, r3, #12
   2c538:	mov	r3, #8
   2c53c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c540:	bl	365c8 <ftello64@plt+0x24f60>
   2c544:	mov	r3, r0
   2c548:	strb	r3, [fp, #-5]
   2c54c:	ldrb	r3, [fp, #-5]
   2c550:	eor	r3, r3, #1
   2c554:	uxtb	r3, r3
   2c558:	cmp	r3, #0
   2c55c:	beq	2c568 <ftello64@plt+0x1af00>
   2c560:	ldr	r0, [fp, #-16]
   2c564:	bl	2c304 <ftello64@plt+0x1ac9c>
   2c568:	ldrb	r3, [fp, #-5]
   2c56c:	b	2c5ac <ftello64@plt+0x1af44>
   2c570:	ldr	r3, [fp, #-16]
   2c574:	ldr	r2, [r3, #8]
   2c578:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c57c:	lsl	r3, r3, #3
   2c580:	add	r0, r2, r3
   2c584:	ldr	r3, [fp, #-16]
   2c588:	ldr	r2, [r3]
   2c58c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c590:	sub	r3, r2, r3
   2c594:	mov	r1, r3
   2c598:	bl	2c1f4 <ftello64@plt+0x1ab8c>
   2c59c:	ldr	r3, [fp, #-16]
   2c5a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   2c5a4:	str	r2, [r3]
   2c5a8:	mov	r3, #1
   2c5ac:	mov	r0, r3
   2c5b0:	sub	sp, fp, #4
   2c5b4:	ldr	fp, [sp]
   2c5b8:	add	sp, sp, #4
   2c5bc:	pop	{pc}		; (ldr pc, [sp], #4)
   2c5c0:	push	{fp}		; (str fp, [sp, #-4]!)
   2c5c4:	add	fp, sp, #0
   2c5c8:	sub	sp, sp, #20
   2c5cc:	str	r0, [fp, #-16]
   2c5d0:	ldr	r3, [fp, #-16]
   2c5d4:	ldr	r3, [r3]
   2c5d8:	cmp	r3, #0
   2c5dc:	beq	2c5fc <ftello64@plt+0x1af94>
   2c5e0:	ldr	r3, [fp, #-16]
   2c5e4:	ldr	r3, [r3]
   2c5e8:	sub	r3, r3, #1
   2c5ec:	str	r3, [fp, #-8]
   2c5f0:	ldr	r3, [fp, #-16]
   2c5f4:	ldr	r2, [fp, #-8]
   2c5f8:	str	r2, [r3]
   2c5fc:	nop	{0}
   2c600:	add	sp, fp, #0
   2c604:	pop	{fp}		; (ldr fp, [sp], #4)
   2c608:	bx	lr
   2c60c:	str	fp, [sp, #-8]!
   2c610:	str	lr, [sp, #4]
   2c614:	add	fp, sp, #4
   2c618:	sub	sp, sp, #8
   2c61c:	str	r0, [fp, #-8]
   2c620:	ldr	r3, [fp, #-8]
   2c624:	ldr	r2, [r3, #8]
   2c628:	ldr	r3, [fp, #-8]
   2c62c:	ldr	r3, [r3]
   2c630:	mov	r1, r3
   2c634:	mov	r0, r2
   2c638:	bl	2c1f4 <ftello64@plt+0x1ab8c>
   2c63c:	ldr	r3, [fp, #-8]
   2c640:	mov	r2, #0
   2c644:	str	r2, [r3]
   2c648:	nop	{0}
   2c64c:	sub	sp, fp, #4
   2c650:	ldr	fp, [sp]
   2c654:	add	sp, sp, #4
   2c658:	pop	{pc}		; (ldr pc, [sp], #4)
   2c65c:	str	fp, [sp, #-8]!
   2c660:	str	lr, [sp, #4]
   2c664:	add	fp, sp, #4
   2c668:	sub	sp, sp, #16
   2c66c:	str	r0, [fp, #-16]
   2c670:	str	r1, [fp, #-20]	; 0xffffffec
   2c674:	ldr	r0, [fp, #-16]
   2c678:	ldr	r3, [fp, #-16]
   2c67c:	add	r1, r3, #12
   2c680:	sub	r3, fp, #12
   2c684:	mov	r2, #8
   2c688:	bl	36480 <ftello64@plt+0x24e18>
   2c68c:	mov	r3, r0
   2c690:	cmp	r3, #0
   2c694:	beq	2c6c0 <ftello64@plt+0x1b058>
   2c698:	ldr	r0, [fp, #-16]
   2c69c:	bl	2c268 <ftello64@plt+0x1ac00>
   2c6a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c6a4:	cmp	r3, #0
   2c6a8:	beq	2c6b8 <ftello64@plt+0x1b050>
   2c6ac:	ldr	r2, [fp, #-8]
   2c6b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c6b4:	str	r2, [r3]
   2c6b8:	ldr	r3, [fp, #-12]
   2c6bc:	b	2c6dc <ftello64@plt+0x1b074>
   2c6c0:	ldr	r0, [fp, #-16]
   2c6c4:	bl	2c2b0 <ftello64@plt+0x1ac48>
   2c6c8:	bl	1150c <__errno_location@plt>
   2c6cc:	mov	r2, r0
   2c6d0:	mov	r3, #12
   2c6d4:	str	r3, [r2]
   2c6d8:	mov	r3, #0
   2c6dc:	mov	r0, r3
   2c6e0:	sub	sp, fp, #4
   2c6e4:	ldr	fp, [sp]
   2c6e8:	add	sp, sp, #4
   2c6ec:	pop	{pc}		; (ldr pc, [sp], #4)
   2c6f0:	str	fp, [sp, #-8]!
   2c6f4:	str	lr, [sp, #4]
   2c6f8:	add	fp, sp, #4
   2c6fc:	sub	sp, sp, #224	; 0xe0
   2c700:	str	r0, [fp, #-200]	; 0xffffff38
   2c704:	str	r1, [fp, #-204]	; 0xffffff34
   2c708:	str	r2, [fp, #-208]	; 0xffffff30
   2c70c:	str	r3, [fp, #-212]	; 0xffffff2c
   2c710:	ldr	r3, [fp, #-200]	; 0xffffff38
   2c714:	ldr	r3, [r3]
   2c718:	str	r3, [fp, #-20]	; 0xffffffec
   2c71c:	mov	r3, #0
   2c720:	str	r3, [fp, #-52]	; 0xffffffcc
   2c724:	mov	r3, #2
   2c728:	str	r3, [fp, #-48]	; 0xffffffd0
   2c72c:	mov	r3, #0
   2c730:	str	r3, [fp, #-44]	; 0xffffffd4
   2c734:	sub	r3, fp, #192	; 0xc0
   2c738:	mov	r0, r3
   2c73c:	bl	2c268 <ftello64@plt+0x1ac00>
   2c740:	ldr	r3, [fp, #-208]	; 0xffffff30
   2c744:	cmp	r3, #1
   2c748:	ldr	r3, [fp, #-204]	; 0xffffff34
   2c74c:	ldr	r3, [r3, #100]	; 0x64
   2c750:	cmp	r3, #0
   2c754:	ldrb	r3, [fp, #4]
   2c758:	cmp	r3, #0
   2c75c:	beq	2c7b4 <ftello64@plt+0x1b14c>
   2c760:	sub	r3, fp, #52	; 0x34
   2c764:	str	r3, [fp, #-12]
   2c768:	ldr	r3, [fp, #-12]
   2c76c:	ldr	r3, [r3, #4]
   2c770:	mov	r2, r3
   2c774:	mov	r3, r2
   2c778:	lsl	r3, r3, #1
   2c77c:	add	r3, r3, r2
   2c780:	lsl	r3, r3, #3
   2c784:	mov	r0, r3
   2c788:	bl	35f6c <ftello64@plt+0x24904>
   2c78c:	mov	r3, r0
   2c790:	mov	r2, r3
   2c794:	ldr	r3, [fp, #-12]
   2c798:	str	r2, [r3, #8]
   2c79c:	ldr	r3, [fp, #-12]
   2c7a0:	ldr	r3, [r3, #8]
   2c7a4:	cmp	r3, #0
   2c7a8:	bne	2c7bc <ftello64@plt+0x1b154>
   2c7ac:	mov	r3, #12
   2c7b0:	b	2cac0 <ftello64@plt+0x1b458>
   2c7b4:	mov	r3, #0
   2c7b8:	str	r3, [fp, #-12]
   2c7bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c7c0:	ldr	r3, [r3, #72]	; 0x48
   2c7c4:	str	r3, [fp, #-8]
   2c7c8:	sub	r3, fp, #40	; 0x28
   2c7cc:	mov	r2, #12
   2c7d0:	mov	r1, #0
   2c7d4:	mov	r0, r3
   2c7d8:	bl	1153c <memset@plt>
   2c7dc:	sub	r3, fp, #192	; 0xc0
   2c7e0:	ldr	r1, [fp, #-208]	; 0xffffff30
   2c7e4:	mov	r0, r3
   2c7e8:	bl	2c500 <ftello64@plt+0x1ae98>
   2c7ec:	mov	r3, r0
   2c7f0:	eor	r3, r3, #1
   2c7f4:	uxtb	r3, r3
   2c7f8:	cmp	r3, #0
   2c7fc:	beq	2c81c <ftello64@plt+0x1b1b4>
   2c800:	sub	r3, fp, #192	; 0xc0
   2c804:	mov	r0, r3
   2c808:	bl	2c2b0 <ftello64@plt+0x1ac48>
   2c80c:	ldr	r0, [fp, #-12]
   2c810:	bl	2cad4 <ftello64@plt+0x1b46c>
   2c814:	mov	r3, #12
   2c818:	b	2cac0 <ftello64@plt+0x1b458>
   2c81c:	sub	r3, fp, #192	; 0xc0
   2c820:	mov	r0, r3
   2c824:	bl	2c37c <ftello64@plt+0x1ad14>
   2c828:	str	r0, [fp, #-24]	; 0xffffffe8
   2c82c:	ldr	r3, [fp, #-208]	; 0xffffff30
   2c830:	lsl	r3, r3, #3
   2c834:	mov	r2, r3
   2c838:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2c83c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2c840:	bl	11338 <memcpy@plt>
   2c844:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2c848:	ldr	r3, [r3]
   2c84c:	str	r3, [fp, #-28]	; 0xffffffe4
   2c850:	b	2ca88 <ftello64@plt+0x1b420>
   2c854:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2c858:	ldr	r2, [fp, #-208]	; 0xffffff30
   2c85c:	str	r2, [sp, #4]
   2c860:	str	r3, [sp]
   2c864:	ldr	r3, [fp, #-8]
   2c868:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2c86c:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2c870:	ldr	r0, [fp, #-20]	; 0xffffffec
   2c874:	bl	2cba0 <ftello64@plt+0x1b538>
   2c878:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2c87c:	ldr	r2, [r3, #4]
   2c880:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2c884:	cmp	r2, r3
   2c888:	bne	2c8a0 <ftello64@plt+0x1b238>
   2c88c:	ldr	r3, [fp, #-204]	; 0xffffff34
   2c890:	ldr	r3, [r3, #96]	; 0x60
   2c894:	ldr	r2, [fp, #-8]
   2c898:	cmp	r2, r3
   2c89c:	beq	2c8c8 <ftello64@plt+0x1b260>
   2c8a0:	ldr	r3, [fp, #-12]
   2c8a4:	cmp	r3, #0
   2c8a8:	beq	2c99c <ftello64@plt+0x1b334>
   2c8ac:	sub	r3, fp, #40	; 0x28
   2c8b0:	ldr	r1, [fp, #-8]
   2c8b4:	mov	r0, r3
   2c8b8:	bl	1ebd0 <ftello64@plt+0xd568>
   2c8bc:	mov	r3, r0
   2c8c0:	cmp	r3, #0
   2c8c4:	beq	2c99c <ftello64@plt+0x1b334>
   2c8c8:	mvn	r3, #0
   2c8cc:	str	r3, [fp, #-8]
   2c8d0:	ldr	r3, [fp, #-12]
   2c8d4:	cmp	r3, #0
   2c8d8:	beq	2c968 <ftello64@plt+0x1b300>
   2c8dc:	mov	r3, #0
   2c8e0:	str	r3, [fp, #-16]
   2c8e4:	b	2c958 <ftello64@plt+0x1b2f0>
   2c8e8:	ldr	r3, [fp, #-16]
   2c8ec:	lsl	r3, r3, #3
   2c8f0:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2c8f4:	add	r3, r2, r3
   2c8f8:	ldr	r3, [r3]
   2c8fc:	cmp	r3, #0
   2c900:	blt	2c94c <ftello64@plt+0x1b2e4>
   2c904:	ldr	r3, [fp, #-16]
   2c908:	lsl	r3, r3, #3
   2c90c:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2c910:	add	r3, r2, r3
   2c914:	ldr	r3, [r3, #4]
   2c918:	cmn	r3, #1
   2c91c:	bne	2c94c <ftello64@plt+0x1b2e4>
   2c920:	ldr	r2, [fp, #-208]	; 0xffffff30
   2c924:	sub	r1, fp, #28
   2c928:	sub	r3, fp, #40	; 0x28
   2c92c:	str	r3, [sp, #4]
   2c930:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c934:	str	r3, [sp]
   2c938:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2c93c:	ldr	r0, [fp, #-12]
   2c940:	bl	2c010 <ftello64@plt+0x1a9a8>
   2c944:	str	r0, [fp, #-8]
   2c948:	b	2c968 <ftello64@plt+0x1b300>
   2c94c:	ldr	r3, [fp, #-16]
   2c950:	add	r3, r3, #1
   2c954:	str	r3, [fp, #-16]
   2c958:	ldr	r3, [fp, #-16]
   2c95c:	ldr	r2, [fp, #-208]	; 0xffffff30
   2c960:	cmp	r2, r3
   2c964:	bhi	2c8e8 <ftello64@plt+0x1b280>
   2c968:	ldr	r3, [fp, #-8]
   2c96c:	cmp	r3, #0
   2c970:	bge	2c99c <ftello64@plt+0x1b334>
   2c974:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c978:	mov	r0, r3
   2c97c:	bl	16d88 <ftello64@plt+0x5720>
   2c980:	sub	r3, fp, #192	; 0xc0
   2c984:	mov	r0, r3
   2c988:	bl	2c2b0 <ftello64@plt+0x1ac48>
   2c98c:	ldr	r0, [fp, #-12]
   2c990:	bl	2cad4 <ftello64@plt+0x1b46c>
   2c994:	mov	r3, r0
   2c998:	b	2cac0 <ftello64@plt+0x1b458>
   2c99c:	ldr	r1, [fp, #-208]	; 0xffffff30
   2c9a0:	ldr	r3, [fp, #-12]
   2c9a4:	str	r3, [sp, #12]
   2c9a8:	sub	r3, fp, #40	; 0x28
   2c9ac:	str	r3, [sp, #8]
   2c9b0:	ldr	r3, [fp, #-8]
   2c9b4:	str	r3, [sp, #4]
   2c9b8:	sub	r3, fp, #28
   2c9bc:	str	r3, [sp]
   2c9c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c9c4:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2c9c8:	ldr	r0, [fp, #-204]	; 0xffffff34
   2c9cc:	bl	2b844 <ftello64@plt+0x1a1dc>
   2c9d0:	str	r0, [fp, #-8]
   2c9d4:	ldr	r3, [fp, #-8]
   2c9d8:	lsr	r3, r3, #31
   2c9dc:	uxtb	r3, r3
   2c9e0:	cmp	r3, #0
   2c9e4:	beq	2ca88 <ftello64@plt+0x1b420>
   2c9e8:	ldr	r3, [fp, #-8]
   2c9ec:	cmn	r3, #2
   2c9f0:	moveq	r3, #1
   2c9f4:	movne	r3, #0
   2c9f8:	uxtb	r3, r3
   2c9fc:	cmp	r3, #0
   2ca00:	beq	2ca2c <ftello64@plt+0x1b3c4>
   2ca04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ca08:	mov	r0, r3
   2ca0c:	bl	16d88 <ftello64@plt+0x5720>
   2ca10:	sub	r3, fp, #192	; 0xc0
   2ca14:	mov	r0, r3
   2ca18:	bl	2c2b0 <ftello64@plt+0x1ac48>
   2ca1c:	ldr	r0, [fp, #-12]
   2ca20:	bl	2cad4 <ftello64@plt+0x1b46c>
   2ca24:	mov	r3, #12
   2ca28:	b	2cac0 <ftello64@plt+0x1b458>
   2ca2c:	ldr	r2, [fp, #-208]	; 0xffffff30
   2ca30:	sub	r1, fp, #28
   2ca34:	sub	r3, fp, #40	; 0x28
   2ca38:	str	r3, [sp, #4]
   2ca3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ca40:	str	r3, [sp]
   2ca44:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2ca48:	ldr	r0, [fp, #-12]
   2ca4c:	bl	2c010 <ftello64@plt+0x1a9a8>
   2ca50:	str	r0, [fp, #-8]
   2ca54:	ldr	r3, [fp, #-8]
   2ca58:	cmp	r3, #0
   2ca5c:	bge	2ca88 <ftello64@plt+0x1b420>
   2ca60:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ca64:	mov	r0, r3
   2ca68:	bl	16d88 <ftello64@plt+0x5720>
   2ca6c:	sub	r3, fp, #192	; 0xc0
   2ca70:	mov	r0, r3
   2ca74:	bl	2c2b0 <ftello64@plt+0x1ac48>
   2ca78:	ldr	r0, [fp, #-12]
   2ca7c:	bl	2cad4 <ftello64@plt+0x1b46c>
   2ca80:	mov	r3, #1
   2ca84:	b	2cac0 <ftello64@plt+0x1b458>
   2ca88:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2ca8c:	ldr	r2, [r3, #4]
   2ca90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ca94:	cmp	r2, r3
   2ca98:	bge	2c854 <ftello64@plt+0x1b1ec>
   2ca9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2caa0:	mov	r0, r3
   2caa4:	bl	16d88 <ftello64@plt+0x5720>
   2caa8:	sub	r3, fp, #192	; 0xc0
   2caac:	mov	r0, r3
   2cab0:	bl	2c2b0 <ftello64@plt+0x1ac48>
   2cab4:	ldr	r0, [fp, #-12]
   2cab8:	bl	2cad4 <ftello64@plt+0x1b46c>
   2cabc:	mov	r3, r0
   2cac0:	mov	r0, r3
   2cac4:	sub	sp, fp, #4
   2cac8:	ldr	fp, [sp]
   2cacc:	add	sp, sp, #4
   2cad0:	pop	{pc}		; (ldr pc, [sp], #4)
   2cad4:	str	fp, [sp, #-8]!
   2cad8:	str	lr, [sp, #4]
   2cadc:	add	fp, sp, #4
   2cae0:	sub	sp, sp, #16
   2cae4:	str	r0, [fp, #-16]
   2cae8:	ldr	r3, [fp, #-16]
   2caec:	cmp	r3, #0
   2caf0:	beq	2cb88 <ftello64@plt+0x1b520>
   2caf4:	mov	r3, #0
   2caf8:	str	r3, [fp, #-8]
   2cafc:	b	2cb64 <ftello64@plt+0x1b4fc>
   2cb00:	ldr	r3, [fp, #-16]
   2cb04:	ldr	r1, [r3, #8]
   2cb08:	ldr	r2, [fp, #-8]
   2cb0c:	mov	r3, r2
   2cb10:	lsl	r3, r3, #1
   2cb14:	add	r3, r3, r2
   2cb18:	lsl	r3, r3, #3
   2cb1c:	add	r3, r1, r3
   2cb20:	ldr	r3, [r3, #20]
   2cb24:	mov	r0, r3
   2cb28:	bl	16d88 <ftello64@plt+0x5720>
   2cb2c:	ldr	r3, [fp, #-16]
   2cb30:	ldr	r1, [r3, #8]
   2cb34:	ldr	r2, [fp, #-8]
   2cb38:	mov	r3, r2
   2cb3c:	lsl	r3, r3, #1
   2cb40:	add	r3, r3, r2
   2cb44:	lsl	r3, r3, #3
   2cb48:	add	r3, r1, r3
   2cb4c:	ldr	r3, [r3, #8]
   2cb50:	mov	r0, r3
   2cb54:	bl	16d88 <ftello64@plt+0x5720>
   2cb58:	ldr	r3, [fp, #-8]
   2cb5c:	add	r3, r3, #1
   2cb60:	str	r3, [fp, #-8]
   2cb64:	ldr	r3, [fp, #-16]
   2cb68:	ldr	r3, [r3]
   2cb6c:	ldr	r2, [fp, #-8]
   2cb70:	cmp	r2, r3
   2cb74:	blt	2cb00 <ftello64@plt+0x1b498>
   2cb78:	ldr	r3, [fp, #-16]
   2cb7c:	ldr	r3, [r3, #8]
   2cb80:	mov	r0, r3
   2cb84:	bl	16d88 <ftello64@plt+0x5720>
   2cb88:	mov	r3, #0
   2cb8c:	mov	r0, r3
   2cb90:	sub	sp, fp, #4
   2cb94:	ldr	fp, [sp]
   2cb98:	add	sp, sp, #4
   2cb9c:	pop	{pc}		; (ldr pc, [sp], #4)
   2cba0:	str	fp, [sp, #-8]!
   2cba4:	str	lr, [sp, #4]
   2cba8:	add	fp, sp, #4
   2cbac:	sub	sp, sp, #32
   2cbb0:	str	r0, [fp, #-24]	; 0xffffffe8
   2cbb4:	str	r1, [fp, #-28]	; 0xffffffe4
   2cbb8:	str	r2, [fp, #-32]	; 0xffffffe0
   2cbbc:	str	r3, [fp, #-36]	; 0xffffffdc
   2cbc0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2cbc4:	ldr	r2, [r3]
   2cbc8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2cbcc:	lsl	r3, r3, #3
   2cbd0:	add	r3, r2, r3
   2cbd4:	ldrb	r3, [r3, #4]
   2cbd8:	str	r3, [fp, #-8]
   2cbdc:	ldr	r3, [fp, #-8]
   2cbe0:	cmp	r3, #8
   2cbe4:	bne	2cc4c <ftello64@plt+0x1b5e4>
   2cbe8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2cbec:	ldr	r2, [r3]
   2cbf0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2cbf4:	lsl	r3, r3, #3
   2cbf8:	add	r3, r2, r3
   2cbfc:	ldr	r3, [r3]
   2cc00:	add	r3, r3, #1
   2cc04:	str	r3, [fp, #-12]
   2cc08:	ldr	r2, [fp, #-12]
   2cc0c:	ldr	r3, [fp, #8]
   2cc10:	cmp	r2, r3
   2cc14:	bge	2cd54 <ftello64@plt+0x1b6ec>
   2cc18:	ldr	r3, [fp, #-12]
   2cc1c:	lsl	r3, r3, #3
   2cc20:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2cc24:	add	r3, r2, r3
   2cc28:	ldr	r2, [fp, #4]
   2cc2c:	str	r2, [r3]
   2cc30:	ldr	r3, [fp, #-12]
   2cc34:	lsl	r3, r3, #3
   2cc38:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2cc3c:	add	r3, r2, r3
   2cc40:	mvn	r2, #0
   2cc44:	str	r2, [r3, #4]
   2cc48:	b	2cd54 <ftello64@plt+0x1b6ec>
   2cc4c:	ldr	r3, [fp, #-8]
   2cc50:	cmp	r3, #9
   2cc54:	bne	2cd54 <ftello64@plt+0x1b6ec>
   2cc58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2cc5c:	ldr	r2, [r3]
   2cc60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2cc64:	lsl	r3, r3, #3
   2cc68:	add	r3, r2, r3
   2cc6c:	ldr	r3, [r3]
   2cc70:	add	r3, r3, #1
   2cc74:	str	r3, [fp, #-16]
   2cc78:	ldr	r2, [fp, #-16]
   2cc7c:	ldr	r3, [fp, #8]
   2cc80:	cmp	r2, r3
   2cc84:	bge	2cd54 <ftello64@plt+0x1b6ec>
   2cc88:	ldr	r3, [fp, #-16]
   2cc8c:	lsl	r3, r3, #3
   2cc90:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2cc94:	add	r3, r2, r3
   2cc98:	ldr	r3, [r3]
   2cc9c:	ldr	r2, [fp, #4]
   2cca0:	cmp	r2, r3
   2cca4:	ble	2ccdc <ftello64@plt+0x1b674>
   2cca8:	ldr	r3, [fp, #-16]
   2ccac:	lsl	r3, r3, #3
   2ccb0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ccb4:	add	r3, r2, r3
   2ccb8:	ldr	r2, [fp, #4]
   2ccbc:	str	r2, [r3, #4]
   2ccc0:	ldr	r3, [fp, #8]
   2ccc4:	lsl	r3, r3, #3
   2ccc8:	mov	r2, r3
   2cccc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ccd0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ccd4:	bl	11338 <memcpy@plt>
   2ccd8:	b	2cd54 <ftello64@plt+0x1b6ec>
   2ccdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2cce0:	ldr	r2, [r3]
   2cce4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2cce8:	lsl	r3, r3, #3
   2ccec:	add	r3, r2, r3
   2ccf0:	ldrb	r3, [r3, #6]
   2ccf4:	and	r3, r3, #8
   2ccf8:	uxtb	r3, r3
   2ccfc:	cmp	r3, #0
   2cd00:	beq	2cd3c <ftello64@plt+0x1b6d4>
   2cd04:	ldr	r3, [fp, #-16]
   2cd08:	lsl	r3, r3, #3
   2cd0c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2cd10:	add	r3, r2, r3
   2cd14:	ldr	r3, [r3]
   2cd18:	cmn	r3, #1
   2cd1c:	beq	2cd3c <ftello64@plt+0x1b6d4>
   2cd20:	ldr	r3, [fp, #8]
   2cd24:	lsl	r3, r3, #3
   2cd28:	mov	r2, r3
   2cd2c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2cd30:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2cd34:	bl	11338 <memcpy@plt>
   2cd38:	b	2cd54 <ftello64@plt+0x1b6ec>
   2cd3c:	ldr	r3, [fp, #-16]
   2cd40:	lsl	r3, r3, #3
   2cd44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2cd48:	add	r3, r2, r3
   2cd4c:	ldr	r2, [fp, #4]
   2cd50:	str	r2, [r3, #4]
   2cd54:	nop	{0}
   2cd58:	sub	sp, fp, #4
   2cd5c:	ldr	fp, [sp]
   2cd60:	add	sp, sp, #4
   2cd64:	pop	{pc}		; (ldr pc, [sp], #4)
   2cd68:	str	fp, [sp, #-8]!
   2cd6c:	str	lr, [sp, #4]
   2cd70:	add	fp, sp, #4
   2cd74:	sub	sp, sp, #32
   2cd78:	str	r0, [fp, #-32]	; 0xffffffe0
   2cd7c:	str	r1, [fp, #-36]	; 0xffffffdc
   2cd80:	mov	r3, #0
   2cd84:	str	r3, [fp, #-12]
   2cd88:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2cd8c:	ldr	r3, [r3, #12]
   2cd90:	str	r3, [fp, #-16]
   2cd94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2cd98:	ldr	r3, [r3, #100]	; 0x64
   2cd9c:	cmp	r3, #0
   2cda0:	beq	2cdc4 <ftello64@plt+0x1b75c>
   2cda4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2cda8:	ldr	r2, [r3, #100]	; 0x64
   2cdac:	ldr	r3, [fp, #-16]
   2cdb0:	lsl	r3, r3, #2
   2cdb4:	add	r3, r2, r3
   2cdb8:	ldr	r3, [r3]
   2cdbc:	cmp	r3, #0
   2cdc0:	bne	2cdc4 <ftello64@plt+0x1b75c>
   2cdc4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2cdc8:	ldr	r2, [r3, #8]
   2cdcc:	sub	r3, fp, #28
   2cdd0:	mov	r1, r2
   2cdd4:	mov	r0, r3
   2cdd8:	bl	1d850 <ftello64@plt+0xc1e8>
   2cddc:	str	r0, [fp, #-8]
   2cde0:	ldr	r3, [fp, #-8]
   2cde4:	cmp	r3, #0
   2cde8:	movne	r3, #1
   2cdec:	moveq	r3, #0
   2cdf0:	uxtb	r3, r3
   2cdf4:	cmp	r3, #0
   2cdf8:	beq	2ce04 <ftello64@plt+0x1b79c>
   2cdfc:	ldr	r3, [fp, #-8]
   2ce00:	b	2cf8c <ftello64@plt+0x1b924>
   2ce04:	sub	r3, fp, #28
   2ce08:	ldr	r2, [fp, #-16]
   2ce0c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2ce10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2ce14:	bl	2d4e0 <ftello64@plt+0x1be78>
   2ce18:	str	r0, [fp, #-8]
   2ce1c:	ldr	r3, [fp, #-8]
   2ce20:	cmp	r3, #0
   2ce24:	movne	r3, #1
   2ce28:	moveq	r3, #0
   2ce2c:	uxtb	r3, r3
   2ce30:	cmp	r3, #0
   2ce34:	bne	2cf68 <ftello64@plt+0x1b900>
   2ce38:	b	2cf50 <ftello64@plt+0x1b8e8>
   2ce3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2ce40:	ldr	r2, [r3]
   2ce44:	ldr	r3, [fp, #-16]
   2ce48:	lsl	r3, r3, #2
   2ce4c:	add	r3, r2, r3
   2ce50:	ldr	r3, [r3]
   2ce54:	cmp	r3, #0
   2ce58:	bne	2ce68 <ftello64@plt+0x1b800>
   2ce5c:	ldr	r3, [fp, #-12]
   2ce60:	add	r3, r3, #1
   2ce64:	b	2ce6c <ftello64@plt+0x1b804>
   2ce68:	mov	r3, #0
   2ce6c:	str	r3, [fp, #-12]
   2ce70:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ce74:	ldr	r3, [r3, #120]	; 0x78
   2ce78:	ldr	r2, [fp, #-12]
   2ce7c:	cmp	r2, r3
   2ce80:	ble	2ceb4 <ftello64@plt+0x1b84c>
   2ce84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2ce88:	ldr	r0, [r3]
   2ce8c:	ldr	r3, [fp, #-16]
   2ce90:	lsl	r3, r3, #2
   2ce94:	mov	r2, r3
   2ce98:	mov	r1, #0
   2ce9c:	bl	1153c <memset@plt>
   2cea0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2cea4:	mov	r0, r3
   2cea8:	bl	16d88 <ftello64@plt+0x5720>
   2ceac:	mov	r3, #0
   2ceb0:	b	2cf8c <ftello64@plt+0x1b924>
   2ceb4:	mov	r3, #0
   2ceb8:	str	r3, [fp, #-24]	; 0xffffffe8
   2cebc:	ldr	r3, [fp, #-16]
   2cec0:	sub	r3, r3, #1
   2cec4:	str	r3, [fp, #-16]
   2cec8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2cecc:	ldr	r2, [r3, #100]	; 0x64
   2ced0:	ldr	r3, [fp, #-16]
   2ced4:	lsl	r3, r3, #2
   2ced8:	add	r3, r2, r3
   2cedc:	ldr	r3, [r3]
   2cee0:	cmp	r3, #0
   2cee4:	beq	2cf1c <ftello64@plt+0x1b8b4>
   2cee8:	sub	r3, fp, #28
   2ceec:	ldr	r2, [fp, #-16]
   2cef0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2cef4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2cef8:	bl	2cfa0 <ftello64@plt+0x1b938>
   2cefc:	str	r0, [fp, #-8]
   2cf00:	ldr	r3, [fp, #-8]
   2cf04:	cmp	r3, #0
   2cf08:	movne	r3, #1
   2cf0c:	moveq	r3, #0
   2cf10:	uxtb	r3, r3
   2cf14:	cmp	r3, #0
   2cf18:	bne	2cf70 <ftello64@plt+0x1b908>
   2cf1c:	sub	r3, fp, #28
   2cf20:	ldr	r2, [fp, #-16]
   2cf24:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2cf28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2cf2c:	bl	2d4e0 <ftello64@plt+0x1be78>
   2cf30:	str	r0, [fp, #-8]
   2cf34:	ldr	r3, [fp, #-8]
   2cf38:	cmp	r3, #0
   2cf3c:	movne	r3, #1
   2cf40:	moveq	r3, #0
   2cf44:	uxtb	r3, r3
   2cf48:	cmp	r3, #0
   2cf4c:	bne	2cf78 <ftello64@plt+0x1b910>
   2cf50:	ldr	r3, [fp, #-16]
   2cf54:	cmp	r3, #0
   2cf58:	bgt	2ce3c <ftello64@plt+0x1b7d4>
   2cf5c:	mov	r3, #0
   2cf60:	str	r3, [fp, #-8]
   2cf64:	b	2cf7c <ftello64@plt+0x1b914>
   2cf68:	nop	{0}
   2cf6c:	b	2cf7c <ftello64@plt+0x1b914>
   2cf70:	nop	{0}
   2cf74:	b	2cf7c <ftello64@plt+0x1b914>
   2cf78:	nop	{0}
   2cf7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2cf80:	mov	r0, r3
   2cf84:	bl	16d88 <ftello64@plt+0x5720>
   2cf88:	ldr	r3, [fp, #-8]
   2cf8c:	mov	r0, r3
   2cf90:	sub	sp, fp, #4
   2cf94:	ldr	fp, [sp]
   2cf98:	add	sp, sp, #4
   2cf9c:	pop	{pc}		; (ldr pc, [sp], #4)
   2cfa0:	str	fp, [sp, #-8]!
   2cfa4:	str	lr, [sp, #4]
   2cfa8:	add	fp, sp, #4
   2cfac:	sub	sp, sp, #56	; 0x38
   2cfb0:	str	r0, [fp, #-40]	; 0xffffffd8
   2cfb4:	str	r1, [fp, #-44]	; 0xffffffd4
   2cfb8:	str	r2, [fp, #-48]	; 0xffffffd0
   2cfbc:	str	r3, [fp, #-52]	; 0xffffffcc
   2cfc0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2cfc4:	ldr	r3, [r3, #84]	; 0x54
   2cfc8:	str	r3, [fp, #-16]
   2cfcc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2cfd0:	ldr	r2, [r3, #100]	; 0x64
   2cfd4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2cfd8:	lsl	r3, r3, #2
   2cfdc:	add	r3, r2, r3
   2cfe0:	ldr	r3, [r3]
   2cfe4:	add	r3, r3, #16
   2cfe8:	str	r3, [fp, #-20]	; 0xffffffec
   2cfec:	mov	r3, #0
   2cff0:	str	r3, [fp, #-8]
   2cff4:	b	2d1f8 <ftello64@plt+0x1bb90>
   2cff8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2cffc:	ldr	r2, [r3, #8]
   2d000:	ldr	r3, [fp, #-8]
   2d004:	lsl	r3, r3, #2
   2d008:	add	r3, r2, r3
   2d00c:	ldr	r3, [r3]
   2d010:	str	r3, [fp, #-24]	; 0xffffffe8
   2d014:	mov	r3, #0
   2d018:	str	r3, [fp, #-12]
   2d01c:	ldr	r3, [fp, #-16]
   2d020:	ldr	r2, [r3]
   2d024:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d028:	lsl	r3, r3, #3
   2d02c:	add	r3, r2, r3
   2d030:	ldrb	r3, [r3, #4]
   2d034:	and	r3, r3, #8
   2d038:	cmp	r3, #0
   2d03c:	ldr	r3, [fp, #-16]
   2d040:	ldr	r2, [r3]
   2d044:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d048:	lsl	r3, r3, #3
   2d04c:	add	r3, r2, r3
   2d050:	ldrb	r3, [r3, #6]
   2d054:	and	r3, r3, #16
   2d058:	uxtb	r3, r3
   2d05c:	cmp	r3, #0
   2d060:	beq	2d088 <ftello64@plt+0x1ba20>
   2d064:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d068:	ldr	r3, [r3, #12]
   2d06c:	str	r3, [sp]
   2d070:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d074:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2d078:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d07c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d080:	bl	2e9fc <ftello64@plt+0x1d394>
   2d084:	str	r0, [fp, #-12]
   2d088:	ldr	r3, [fp, #-12]
   2d08c:	cmp	r3, #0
   2d090:	bne	2d13c <ftello64@plt+0x1bad4>
   2d094:	ldr	r3, [fp, #-16]
   2d098:	ldr	r2, [r3]
   2d09c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d0a0:	lsl	r3, r3, #3
   2d0a4:	add	r3, r2, r3
   2d0a8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2d0ac:	mov	r1, r3
   2d0b0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d0b4:	bl	33134 <ftello64@plt+0x21acc>
   2d0b8:	mov	r3, r0
   2d0bc:	cmp	r3, #0
   2d0c0:	beq	2d13c <ftello64@plt+0x1bad4>
   2d0c4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d0c8:	ldr	r2, [r3]
   2d0cc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d0d0:	add	r3, r3, #1
   2d0d4:	lsl	r3, r3, #2
   2d0d8:	add	r3, r2, r3
   2d0dc:	ldr	r3, [r3]
   2d0e0:	cmp	r3, #0
   2d0e4:	beq	2d13c <ftello64@plt+0x1bad4>
   2d0e8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d0ec:	ldr	r2, [r3]
   2d0f0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d0f4:	add	r3, r3, #1
   2d0f8:	lsl	r3, r3, #2
   2d0fc:	add	r3, r2, r3
   2d100:	ldr	r3, [r3]
   2d104:	add	r0, r3, #4
   2d108:	ldr	r3, [fp, #-16]
   2d10c:	ldr	r2, [r3, #12]
   2d110:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d114:	lsl	r3, r3, #2
   2d118:	add	r3, r2, r3
   2d11c:	ldr	r3, [r3]
   2d120:	mov	r1, r3
   2d124:	bl	1ebd0 <ftello64@plt+0xd568>
   2d128:	mov	r3, r0
   2d12c:	cmp	r3, #0
   2d130:	beq	2d13c <ftello64@plt+0x1bad4>
   2d134:	mov	r3, #1
   2d138:	str	r3, [fp, #-12]
   2d13c:	ldr	r3, [fp, #-12]
   2d140:	cmp	r3, #0
   2d144:	beq	2d1e0 <ftello64@plt+0x1bb78>
   2d148:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d14c:	ldr	r3, [r3, #20]
   2d150:	cmp	r3, #0
   2d154:	beq	2d1b0 <ftello64@plt+0x1bb48>
   2d158:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2d15c:	ldr	r3, [fp, #-12]
   2d160:	add	r3, r2, r3
   2d164:	str	r3, [fp, #-28]	; 0xffffffe4
   2d168:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d16c:	add	r1, r3, #16
   2d170:	ldr	r3, [fp, #-16]
   2d174:	ldr	r2, [r3, #12]
   2d178:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d17c:	lsl	r3, r3, #2
   2d180:	add	r3, r2, r3
   2d184:	ldr	r2, [r3]
   2d188:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d18c:	str	r3, [sp, #4]
   2d190:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d194:	str	r3, [sp]
   2d198:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d19c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d1a0:	bl	2db98 <ftello64@plt+0x1c530>
   2d1a4:	mov	r3, r0
   2d1a8:	cmp	r3, #0
   2d1ac:	bne	2d1e8 <ftello64@plt+0x1bb80>
   2d1b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d1b4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2d1b8:	bl	1e7a8 <ftello64@plt+0xd140>
   2d1bc:	mov	r3, r0
   2d1c0:	strb	r3, [fp, #-29]	; 0xffffffe3
   2d1c4:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   2d1c8:	eor	r3, r3, #1
   2d1cc:	uxtb	r3, r3
   2d1d0:	cmp	r3, #0
   2d1d4:	beq	2d1ec <ftello64@plt+0x1bb84>
   2d1d8:	mov	r3, #12
   2d1dc:	b	2d210 <ftello64@plt+0x1bba8>
   2d1e0:	nop	{0}
   2d1e4:	b	2d1ec <ftello64@plt+0x1bb84>
   2d1e8:	nop	{0}
   2d1ec:	ldr	r3, [fp, #-8]
   2d1f0:	add	r3, r3, #1
   2d1f4:	str	r3, [fp, #-8]
   2d1f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d1fc:	ldr	r3, [r3, #4]
   2d200:	ldr	r2, [fp, #-8]
   2d204:	cmp	r2, r3
   2d208:	blt	2cff8 <ftello64@plt+0x1b990>
   2d20c:	mov	r3, #0
   2d210:	mov	r0, r3
   2d214:	sub	sp, fp, #4
   2d218:	ldr	fp, [sp]
   2d21c:	add	sp, sp, #4
   2d220:	pop	{pc}		; (ldr pc, [sp], #4)
   2d224:	str	fp, [sp, #-8]!
   2d228:	str	lr, [sp, #4]
   2d22c:	add	fp, sp, #4
   2d230:	sub	sp, sp, #16
   2d234:	str	r0, [fp, #-16]
   2d238:	str	r1, [fp, #-20]	; 0xffffffec
   2d23c:	ldr	r3, [fp, #-16]
   2d240:	ldr	r3, [r3, #104]	; 0x68
   2d244:	str	r3, [fp, #-8]
   2d248:	ldr	r3, [fp, #-16]
   2d24c:	ldr	r3, [r3, #36]	; 0x24
   2d250:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d254:	cmp	r2, r3
   2d258:	blt	2d274 <ftello64@plt+0x1bc0c>
   2d25c:	ldr	r3, [fp, #-16]
   2d260:	ldr	r2, [r3, #36]	; 0x24
   2d264:	ldr	r3, [fp, #-16]
   2d268:	ldr	r3, [r3, #48]	; 0x30
   2d26c:	cmp	r2, r3
   2d270:	blt	2d2a0 <ftello64@plt+0x1bc38>
   2d274:	ldr	r3, [fp, #-16]
   2d278:	ldr	r3, [r3, #28]
   2d27c:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d280:	cmp	r2, r3
   2d284:	blt	2d2dc <ftello64@plt+0x1bc74>
   2d288:	ldr	r3, [fp, #-16]
   2d28c:	ldr	r2, [r3, #28]
   2d290:	ldr	r3, [fp, #-16]
   2d294:	ldr	r3, [r3, #48]	; 0x30
   2d298:	cmp	r2, r3
   2d29c:	bge	2d2dc <ftello64@plt+0x1bc74>
   2d2a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d2a4:	add	r3, r3, #1
   2d2a8:	mov	r1, r3
   2d2ac:	ldr	r0, [fp, #-16]
   2d2b0:	bl	33374 <ftello64@plt+0x21d0c>
   2d2b4:	str	r0, [fp, #-12]
   2d2b8:	ldr	r3, [fp, #-12]
   2d2bc:	cmp	r3, #0
   2d2c0:	movne	r3, #1
   2d2c4:	moveq	r3, #0
   2d2c8:	uxtb	r3, r3
   2d2cc:	cmp	r3, #0
   2d2d0:	beq	2d2dc <ftello64@plt+0x1bc74>
   2d2d4:	ldr	r3, [fp, #-12]
   2d2d8:	b	2d33c <ftello64@plt+0x1bcd4>
   2d2dc:	ldr	r2, [fp, #-8]
   2d2e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d2e4:	cmp	r2, r3
   2d2e8:	bge	2d338 <ftello64@plt+0x1bcd0>
   2d2ec:	ldr	r3, [fp, #-16]
   2d2f0:	ldr	r3, [r3, #100]	; 0x64
   2d2f4:	cmp	r3, #0
   2d2f8:	ldr	r3, [fp, #-16]
   2d2fc:	ldr	r2, [r3, #100]	; 0x64
   2d300:	ldr	r3, [fp, #-8]
   2d304:	add	r3, r3, #1
   2d308:	lsl	r3, r3, #2
   2d30c:	add	r0, r2, r3
   2d310:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d314:	ldr	r3, [fp, #-8]
   2d318:	sub	r3, r2, r3
   2d31c:	lsl	r3, r3, #2
   2d320:	mov	r2, r3
   2d324:	mov	r1, #0
   2d328:	bl	1153c <memset@plt>
   2d32c:	ldr	r3, [fp, #-16]
   2d330:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d334:	str	r2, [r3, #104]	; 0x68
   2d338:	mov	r3, #0
   2d33c:	mov	r0, r3
   2d340:	sub	sp, fp, #4
   2d344:	ldr	fp, [sp]
   2d348:	add	sp, sp, #4
   2d34c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d350:	str	r4, [sp, #-12]!
   2d354:	str	fp, [sp, #4]
   2d358:	str	lr, [sp, #8]
   2d35c:	add	fp, sp, #8
   2d360:	sub	sp, sp, #44	; 0x2c
   2d364:	str	r0, [fp, #-40]	; 0xffffffd8
   2d368:	str	r1, [fp, #-44]	; 0xffffffd4
   2d36c:	str	r2, [fp, #-48]	; 0xffffffd0
   2d370:	str	r3, [fp, #-52]	; 0xffffffcc
   2d374:	mov	r3, #0
   2d378:	str	r3, [fp, #-16]
   2d37c:	b	2d4b4 <ftello64@plt+0x1be4c>
   2d380:	ldr	r3, [fp, #-16]
   2d384:	lsl	r3, r3, #2
   2d388:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2d38c:	add	r3, r2, r3
   2d390:	ldr	r3, [r3]
   2d394:	cmp	r3, #0
   2d398:	bne	2d3c8 <ftello64@plt+0x1bd60>
   2d39c:	ldr	r3, [fp, #-16]
   2d3a0:	lsl	r3, r3, #2
   2d3a4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2d3a8:	add	r2, r2, r3
   2d3ac:	ldr	r3, [fp, #-16]
   2d3b0:	lsl	r3, r3, #2
   2d3b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d3b8:	add	r3, r1, r3
   2d3bc:	ldr	r2, [r2]
   2d3c0:	str	r2, [r3]
   2d3c4:	b	2d4a8 <ftello64@plt+0x1be40>
   2d3c8:	ldr	r3, [fp, #-16]
   2d3cc:	lsl	r3, r3, #2
   2d3d0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2d3d4:	add	r3, r2, r3
   2d3d8:	ldr	r3, [r3]
   2d3dc:	cmp	r3, #0
   2d3e0:	beq	2d4a8 <ftello64@plt+0x1be40>
   2d3e4:	ldr	r3, [fp, #-16]
   2d3e8:	lsl	r3, r3, #2
   2d3ec:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2d3f0:	add	r3, r2, r3
   2d3f4:	ldr	r3, [r3]
   2d3f8:	add	r1, r3, #4
   2d3fc:	ldr	r3, [fp, #-16]
   2d400:	lsl	r3, r3, #2
   2d404:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2d408:	add	r3, r2, r3
   2d40c:	ldr	r3, [r3]
   2d410:	add	r2, r3, #4
   2d414:	sub	r3, fp, #32
   2d418:	mov	r0, r3
   2d41c:	bl	1dfc0 <ftello64@plt+0xc958>
   2d420:	mov	r3, r0
   2d424:	str	r3, [fp, #-20]	; 0xffffffec
   2d428:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d42c:	cmp	r3, #0
   2d430:	movne	r3, #1
   2d434:	moveq	r3, #0
   2d438:	uxtb	r3, r3
   2d43c:	cmp	r3, #0
   2d440:	beq	2d44c <ftello64@plt+0x1bde4>
   2d444:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d448:	b	2d4c8 <ftello64@plt+0x1be60>
   2d44c:	ldr	r3, [fp, #-16]
   2d450:	lsl	r3, r3, #2
   2d454:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2d458:	add	r4, r2, r3
   2d45c:	sub	r2, fp, #32
   2d460:	sub	r3, fp, #20
   2d464:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2d468:	mov	r0, r3
   2d46c:	bl	1f1e8 <ftello64@plt+0xdb80>
   2d470:	mov	r3, r0
   2d474:	str	r3, [r4]
   2d478:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d47c:	mov	r0, r3
   2d480:	bl	16d88 <ftello64@plt+0x5720>
   2d484:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d488:	cmp	r3, #0
   2d48c:	movne	r3, #1
   2d490:	moveq	r3, #0
   2d494:	uxtb	r3, r3
   2d498:	cmp	r3, #0
   2d49c:	beq	2d4a8 <ftello64@plt+0x1be40>
   2d4a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d4a4:	b	2d4c8 <ftello64@plt+0x1be60>
   2d4a8:	ldr	r3, [fp, #-16]
   2d4ac:	add	r3, r3, #1
   2d4b0:	str	r3, [fp, #-16]
   2d4b4:	ldr	r2, [fp, #-16]
   2d4b8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2d4bc:	cmp	r2, r3
   2d4c0:	blt	2d380 <ftello64@plt+0x1bd18>
   2d4c4:	mov	r3, #0
   2d4c8:	mov	r0, r3
   2d4cc:	sub	sp, fp, #8
   2d4d0:	ldr	r4, [sp]
   2d4d4:	ldr	fp, [sp, #4]
   2d4d8:	add	sp, sp, #8
   2d4dc:	pop	{pc}		; (ldr pc, [sp], #4)
   2d4e0:	str	r4, [sp, #-12]!
   2d4e4:	str	fp, [sp, #4]
   2d4e8:	str	lr, [sp, #8]
   2d4ec:	add	fp, sp, #8
   2d4f0:	sub	sp, sp, #44	; 0x2c
   2d4f4:	str	r0, [fp, #-32]	; 0xffffffe0
   2d4f8:	str	r1, [fp, #-36]	; 0xffffffdc
   2d4fc:	str	r2, [fp, #-40]	; 0xffffffd8
   2d500:	str	r3, [fp, #-44]	; 0xffffffd4
   2d504:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d508:	ldr	r3, [r3, #84]	; 0x54
   2d50c:	str	r3, [fp, #-16]
   2d510:	mov	r3, #0
   2d514:	str	r3, [fp, #-24]	; 0xffffffe8
   2d518:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d51c:	ldr	r2, [r3, #100]	; 0x64
   2d520:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d524:	lsl	r3, r3, #2
   2d528:	add	r3, r2, r3
   2d52c:	ldr	r3, [r3]
   2d530:	cmp	r3, #0
   2d534:	beq	2d558 <ftello64@plt+0x1bef0>
   2d538:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d53c:	ldr	r2, [r3, #100]	; 0x64
   2d540:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d544:	lsl	r3, r3, #2
   2d548:	add	r3, r2, r3
   2d54c:	ldr	r3, [r3]
   2d550:	add	r3, r3, #4
   2d554:	b	2d55c <ftello64@plt+0x1bef4>
   2d558:	mov	r3, #0
   2d55c:	str	r3, [fp, #-20]	; 0xffffffec
   2d560:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d564:	ldr	r3, [r3, #4]
   2d568:	cmp	r3, #0
   2d56c:	bne	2d590 <ftello64@plt+0x1bf28>
   2d570:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2d574:	ldr	r2, [r3]
   2d578:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d57c:	lsl	r3, r3, #2
   2d580:	add	r3, r2, r3
   2d584:	mov	r2, #0
   2d588:	str	r2, [r3]
   2d58c:	b	2d698 <ftello64@plt+0x1c030>
   2d590:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d594:	cmp	r3, #0
   2d598:	beq	2d644 <ftello64@plt+0x1bfdc>
   2d59c:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d5a0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d5a4:	ldr	r0, [fp, #-16]
   2d5a8:	bl	2d72c <ftello64@plt+0x1c0c4>
   2d5ac:	mov	r3, r0
   2d5b0:	str	r3, [fp, #-24]	; 0xffffffe8
   2d5b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d5b8:	cmp	r3, #0
   2d5bc:	movne	r3, #1
   2d5c0:	moveq	r3, #0
   2d5c4:	uxtb	r3, r3
   2d5c8:	cmp	r3, #0
   2d5cc:	beq	2d5d8 <ftello64@plt+0x1bf70>
   2d5d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d5d4:	b	2d714 <ftello64@plt+0x1c0ac>
   2d5d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2d5dc:	ldr	r3, [r3, #20]
   2d5e0:	cmp	r3, #0
   2d5e4:	beq	2d644 <ftello64@plt+0x1bfdc>
   2d5e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2d5ec:	add	r1, r3, #16
   2d5f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d5f4:	ldr	r3, [r3, #116]	; 0x74
   2d5f8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2d5fc:	str	r2, [sp, #4]
   2d600:	str	r3, [sp]
   2d604:	mov	r3, r1
   2d608:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d60c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d610:	ldr	r0, [fp, #-16]
   2d614:	bl	2e120 <ftello64@plt+0x1cab8>
   2d618:	mov	r3, r0
   2d61c:	str	r3, [fp, #-24]	; 0xffffffe8
   2d620:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d624:	cmp	r3, #0
   2d628:	movne	r3, #1
   2d62c:	moveq	r3, #0
   2d630:	uxtb	r3, r3
   2d634:	cmp	r3, #0
   2d638:	beq	2d644 <ftello64@plt+0x1bfdc>
   2d63c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d640:	b	2d714 <ftello64@plt+0x1c0ac>
   2d644:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2d648:	ldr	r2, [r3]
   2d64c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d650:	lsl	r3, r3, #2
   2d654:	add	r4, r2, r3
   2d658:	sub	r3, fp, #24
   2d65c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2d660:	ldr	r1, [fp, #-16]
   2d664:	mov	r0, r3
   2d668:	bl	1f1e8 <ftello64@plt+0xdb80>
   2d66c:	mov	r3, r0
   2d670:	str	r3, [r4]
   2d674:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d678:	cmp	r3, #0
   2d67c:	movne	r3, #1
   2d680:	moveq	r3, #0
   2d684:	uxtb	r3, r3
   2d688:	cmp	r3, #0
   2d68c:	beq	2d698 <ftello64@plt+0x1c030>
   2d690:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d694:	b	2d714 <ftello64@plt+0x1c0ac>
   2d698:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d69c:	cmp	r3, #0
   2d6a0:	beq	2d710 <ftello64@plt+0x1c0a8>
   2d6a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d6a8:	ldr	r2, [r3, #100]	; 0x64
   2d6ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d6b0:	lsl	r3, r3, #2
   2d6b4:	add	r3, r2, r3
   2d6b8:	ldr	r3, [r3]
   2d6bc:	ldrb	r3, [r3, #52]	; 0x34
   2d6c0:	and	r3, r3, #64	; 0x40
   2d6c4:	uxtb	r3, r3
   2d6c8:	cmp	r3, #0
   2d6cc:	beq	2d710 <ftello64@plt+0x1c0a8>
   2d6d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d6d4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2d6d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d6dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2d6e0:	bl	2e544 <ftello64@plt+0x1cedc>
   2d6e4:	mov	r3, r0
   2d6e8:	str	r3, [fp, #-24]	; 0xffffffe8
   2d6ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d6f0:	cmp	r3, #0
   2d6f4:	movne	r3, #1
   2d6f8:	moveq	r3, #0
   2d6fc:	uxtb	r3, r3
   2d700:	cmp	r3, #0
   2d704:	beq	2d710 <ftello64@plt+0x1c0a8>
   2d708:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d70c:	b	2d714 <ftello64@plt+0x1c0ac>
   2d710:	mov	r3, #0
   2d714:	mov	r0, r3
   2d718:	sub	sp, fp, #8
   2d71c:	ldr	r4, [sp]
   2d720:	ldr	fp, [sp, #4]
   2d724:	add	sp, sp, #8
   2d728:	pop	{pc}		; (ldr pc, [sp], #4)
   2d72c:	str	fp, [sp, #-8]!
   2d730:	str	lr, [sp, #4]
   2d734:	add	fp, sp, #4
   2d738:	sub	sp, sp, #32
   2d73c:	str	r0, [fp, #-24]	; 0xffffffe8
   2d740:	str	r1, [fp, #-28]	; 0xffffffe4
   2d744:	str	r2, [fp, #-32]	; 0xffffffe0
   2d748:	mov	r3, #0
   2d74c:	str	r3, [fp, #-16]
   2d750:	sub	r3, fp, #16
   2d754:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2d758:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2d75c:	mov	r0, r3
   2d760:	bl	1f1e8 <ftello64@plt+0xdb80>
   2d764:	str	r0, [fp, #-12]
   2d768:	ldr	r3, [fp, #-16]
   2d76c:	cmp	r3, #0
   2d770:	movne	r3, #1
   2d774:	moveq	r3, #0
   2d778:	uxtb	r3, r3
   2d77c:	cmp	r3, #0
   2d780:	beq	2d78c <ftello64@plt+0x1c124>
   2d784:	ldr	r3, [fp, #-16]
   2d788:	b	2d8a0 <ftello64@plt+0x1c238>
   2d78c:	ldr	r3, [fp, #-12]
   2d790:	ldr	r3, [r3, #28]
   2d794:	cmp	r3, #0
   2d798:	bne	2d884 <ftello64@plt+0x1c21c>
   2d79c:	ldr	r3, [fp, #-12]
   2d7a0:	add	r2, r3, #28
   2d7a4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d7a8:	ldr	r3, [r3, #4]
   2d7ac:	mov	r1, r3
   2d7b0:	mov	r0, r2
   2d7b4:	bl	1d7c0 <ftello64@plt+0xc158>
   2d7b8:	mov	r3, r0
   2d7bc:	str	r3, [fp, #-16]
   2d7c0:	ldr	r3, [fp, #-16]
   2d7c4:	cmp	r3, #0
   2d7c8:	movne	r3, #1
   2d7cc:	moveq	r3, #0
   2d7d0:	uxtb	r3, r3
   2d7d4:	cmp	r3, #0
   2d7d8:	beq	2d7e4 <ftello64@plt+0x1c17c>
   2d7dc:	mov	r3, #12
   2d7e0:	b	2d8a0 <ftello64@plt+0x1c238>
   2d7e4:	mov	r3, #0
   2d7e8:	str	r3, [fp, #-8]
   2d7ec:	b	2d870 <ftello64@plt+0x1c208>
   2d7f0:	ldr	r3, [fp, #-12]
   2d7f4:	add	r0, r3, #28
   2d7f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d7fc:	ldr	r2, [r3, #28]
   2d800:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d804:	ldr	r1, [r3, #8]
   2d808:	ldr	r3, [fp, #-8]
   2d80c:	lsl	r3, r3, #2
   2d810:	add	r3, r1, r3
   2d814:	ldr	r3, [r3]
   2d818:	mov	r1, r3
   2d81c:	mov	r3, r1
   2d820:	lsl	r3, r3, #1
   2d824:	add	r3, r3, r1
   2d828:	lsl	r3, r3, #2
   2d82c:	add	r3, r2, r3
   2d830:	mov	r1, r3
   2d834:	bl	1e348 <ftello64@plt+0xcce0>
   2d838:	mov	r3, r0
   2d83c:	str	r3, [fp, #-16]
   2d840:	ldr	r3, [fp, #-16]
   2d844:	cmp	r3, #0
   2d848:	movne	r3, #1
   2d84c:	moveq	r3, #0
   2d850:	uxtb	r3, r3
   2d854:	cmp	r3, #0
   2d858:	beq	2d864 <ftello64@plt+0x1c1fc>
   2d85c:	mov	r3, #12
   2d860:	b	2d8a0 <ftello64@plt+0x1c238>
   2d864:	ldr	r3, [fp, #-8]
   2d868:	add	r3, r3, #1
   2d86c:	str	r3, [fp, #-8]
   2d870:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d874:	ldr	r3, [r3, #4]
   2d878:	ldr	r2, [fp, #-8]
   2d87c:	cmp	r2, r3
   2d880:	blt	2d7f0 <ftello64@plt+0x1c188>
   2d884:	ldr	r3, [fp, #-12]
   2d888:	add	r3, r3, #28
   2d88c:	mov	r2, r3
   2d890:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2d894:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d898:	bl	1db1c <ftello64@plt+0xc4b4>
   2d89c:	mov	r3, r0
   2d8a0:	mov	r0, r3
   2d8a4:	sub	sp, fp, #4
   2d8a8:	ldr	fp, [sp]
   2d8ac:	add	sp, sp, #4
   2d8b0:	pop	{pc}		; (ldr pc, [sp], #4)
   2d8b4:	str	fp, [sp, #-8]!
   2d8b8:	str	lr, [sp, #4]
   2d8bc:	add	fp, sp, #4
   2d8c0:	sub	sp, sp, #64	; 0x40
   2d8c4:	str	r0, [fp, #-56]	; 0xffffffc8
   2d8c8:	str	r1, [fp, #-60]	; 0xffffffc4
   2d8cc:	str	r2, [fp, #-64]	; 0xffffffc0
   2d8d0:	str	r3, [fp, #-68]	; 0xffffffbc
   2d8d4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d8d8:	ldr	r1, [r3, #28]
   2d8dc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2d8e0:	mov	r3, r2
   2d8e4:	lsl	r3, r3, #1
   2d8e8:	add	r3, r3, r2
   2d8ec:	lsl	r3, r3, #2
   2d8f0:	add	r3, r1, r3
   2d8f4:	str	r3, [fp, #-12]
   2d8f8:	sub	r3, fp, #48	; 0x30
   2d8fc:	mov	r2, #12
   2d900:	mov	r1, #0
   2d904:	mov	r0, r3
   2d908:	bl	1153c <memset@plt>
   2d90c:	mov	r3, #0
   2d910:	str	r3, [fp, #-8]
   2d914:	b	2dad8 <ftello64@plt+0x1c470>
   2d918:	ldr	r3, [fp, #-12]
   2d91c:	ldr	r2, [r3, #8]
   2d920:	ldr	r3, [fp, #-8]
   2d924:	lsl	r3, r3, #2
   2d928:	add	r3, r2, r3
   2d92c:	ldr	r3, [r3]
   2d930:	str	r3, [fp, #-16]
   2d934:	ldr	r2, [fp, #-16]
   2d938:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2d93c:	cmp	r2, r3
   2d940:	beq	2dac8 <ftello64@plt+0x1c460>
   2d944:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d948:	ldr	r2, [r3]
   2d94c:	ldr	r3, [fp, #-16]
   2d950:	lsl	r3, r3, #3
   2d954:	add	r3, r2, r3
   2d958:	ldrb	r3, [r3, #4]
   2d95c:	and	r3, r3, #8
   2d960:	cmp	r3, #0
   2d964:	beq	2dacc <ftello64@plt+0x1c464>
   2d968:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d96c:	ldr	r1, [r3, #20]
   2d970:	ldr	r2, [fp, #-16]
   2d974:	mov	r3, r2
   2d978:	lsl	r3, r3, #1
   2d97c:	add	r3, r3, r2
   2d980:	lsl	r3, r3, #2
   2d984:	add	r3, r1, r3
   2d988:	ldr	r3, [r3, #8]
   2d98c:	ldr	r3, [r3]
   2d990:	str	r3, [fp, #-20]	; 0xffffffec
   2d994:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d998:	ldr	r1, [r3, #20]
   2d99c:	ldr	r2, [fp, #-16]
   2d9a0:	mov	r3, r2
   2d9a4:	lsl	r3, r3, #1
   2d9a8:	add	r3, r3, r2
   2d9ac:	lsl	r3, r3, #2
   2d9b0:	add	r3, r1, r3
   2d9b4:	ldr	r3, [r3, #4]
   2d9b8:	cmp	r3, #1
   2d9bc:	ble	2d9f0 <ftello64@plt+0x1c388>
   2d9c0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d9c4:	ldr	r1, [r3, #20]
   2d9c8:	ldr	r2, [fp, #-16]
   2d9cc:	mov	r3, r2
   2d9d0:	lsl	r3, r3, #1
   2d9d4:	add	r3, r3, r2
   2d9d8:	lsl	r3, r3, #2
   2d9dc:	add	r3, r1, r3
   2d9e0:	ldr	r3, [r3, #8]
   2d9e4:	add	r3, r3, #4
   2d9e8:	ldr	r3, [r3]
   2d9ec:	b	2d9f4 <ftello64@plt+0x1c38c>
   2d9f0:	mvn	r3, #0
   2d9f4:	str	r3, [fp, #-24]	; 0xffffffe8
   2d9f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   2d9fc:	ldr	r0, [fp, #-12]
   2da00:	bl	1ebd0 <ftello64@plt+0xd568>
   2da04:	mov	r3, r0
   2da08:	cmp	r3, #0
   2da0c:	bne	2da28 <ftello64@plt+0x1c3c0>
   2da10:	ldr	r1, [fp, #-20]	; 0xffffffec
   2da14:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2da18:	bl	1ebd0 <ftello64@plt+0xd568>
   2da1c:	mov	r3, r0
   2da20:	cmp	r3, #0
   2da24:	bne	2da64 <ftello64@plt+0x1c3fc>
   2da28:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2da2c:	cmp	r3, #0
   2da30:	ble	2dacc <ftello64@plt+0x1c464>
   2da34:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2da38:	ldr	r0, [fp, #-12]
   2da3c:	bl	1ebd0 <ftello64@plt+0xd568>
   2da40:	mov	r3, r0
   2da44:	cmp	r3, #0
   2da48:	bne	2dacc <ftello64@plt+0x1c464>
   2da4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2da50:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2da54:	bl	1ebd0 <ftello64@plt+0xd568>
   2da58:	mov	r3, r0
   2da5c:	cmp	r3, #0
   2da60:	beq	2dacc <ftello64@plt+0x1c464>
   2da64:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2da68:	ldr	r1, [r3, #28]
   2da6c:	ldr	r2, [fp, #-16]
   2da70:	mov	r3, r2
   2da74:	lsl	r3, r3, #1
   2da78:	add	r3, r3, r2
   2da7c:	lsl	r3, r3, #2
   2da80:	add	r2, r1, r3
   2da84:	sub	r3, fp, #48	; 0x30
   2da88:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2da8c:	mov	r0, r3
   2da90:	bl	1db1c <ftello64@plt+0xc4b4>
   2da94:	str	r0, [fp, #-28]	; 0xffffffe4
   2da98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2da9c:	cmp	r3, #0
   2daa0:	movne	r3, #1
   2daa4:	moveq	r3, #0
   2daa8:	uxtb	r3, r3
   2daac:	cmp	r3, #0
   2dab0:	beq	2dacc <ftello64@plt+0x1c464>
   2dab4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2dab8:	mov	r0, r3
   2dabc:	bl	16d88 <ftello64@plt+0x5720>
   2dac0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2dac4:	b	2db84 <ftello64@plt+0x1c51c>
   2dac8:	nop	{0}
   2dacc:	ldr	r3, [fp, #-8]
   2dad0:	add	r3, r3, #1
   2dad4:	str	r3, [fp, #-8]
   2dad8:	ldr	r3, [fp, #-12]
   2dadc:	ldr	r3, [r3, #4]
   2dae0:	ldr	r2, [fp, #-8]
   2dae4:	cmp	r2, r3
   2dae8:	blt	2d918 <ftello64@plt+0x1c2b0>
   2daec:	mov	r3, #0
   2daf0:	str	r3, [fp, #-8]
   2daf4:	b	2db60 <ftello64@plt+0x1c4f8>
   2daf8:	ldr	r3, [fp, #-12]
   2dafc:	ldr	r2, [r3, #8]
   2db00:	ldr	r3, [fp, #-8]
   2db04:	lsl	r3, r3, #2
   2db08:	add	r3, r2, r3
   2db0c:	ldr	r3, [r3]
   2db10:	str	r3, [fp, #-32]	; 0xffffffe0
   2db14:	sub	r3, fp, #48	; 0x30
   2db18:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2db1c:	mov	r0, r3
   2db20:	bl	1ebd0 <ftello64@plt+0xd568>
   2db24:	mov	r3, r0
   2db28:	cmp	r3, #0
   2db2c:	bne	2db54 <ftello64@plt+0x1c4ec>
   2db30:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2db34:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2db38:	bl	1ebd0 <ftello64@plt+0xd568>
   2db3c:	mov	r3, r0
   2db40:	sub	r3, r3, #1
   2db44:	str	r3, [fp, #-36]	; 0xffffffdc
   2db48:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2db4c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2db50:	bl	1ecbc <ftello64@plt+0xd654>
   2db54:	ldr	r3, [fp, #-8]
   2db58:	add	r3, r3, #1
   2db5c:	str	r3, [fp, #-8]
   2db60:	ldr	r3, [fp, #-12]
   2db64:	ldr	r3, [r3, #4]
   2db68:	ldr	r2, [fp, #-8]
   2db6c:	cmp	r2, r3
   2db70:	blt	2daf8 <ftello64@plt+0x1c490>
   2db74:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2db78:	mov	r0, r3
   2db7c:	bl	16d88 <ftello64@plt+0x5720>
   2db80:	mov	r3, #0
   2db84:	mov	r0, r3
   2db88:	sub	sp, fp, #4
   2db8c:	ldr	fp, [sp]
   2db90:	add	sp, sp, #4
   2db94:	pop	{pc}		; (ldr pc, [sp], #4)
   2db98:	str	fp, [sp, #-8]!
   2db9c:	str	lr, [sp, #4]
   2dba0:	add	fp, sp, #4
   2dba4:	sub	sp, sp, #56	; 0x38
   2dba8:	str	r0, [fp, #-40]	; 0xffffffd8
   2dbac:	str	r1, [fp, #-44]	; 0xffffffd4
   2dbb0:	str	r2, [fp, #-48]	; 0xffffffd0
   2dbb4:	str	r3, [fp, #-52]	; 0xffffffcc
   2dbb8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2dbbc:	ldr	r3, [r3, #84]	; 0x54
   2dbc0:	str	r3, [fp, #-12]
   2dbc4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2dbc8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2dbcc:	bl	33b30 <ftello64@plt+0x224c8>
   2dbd0:	str	r0, [fp, #-16]
   2dbd4:	ldr	r1, [fp, #8]
   2dbd8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2dbdc:	bl	33b30 <ftello64@plt+0x224c8>
   2dbe0:	str	r0, [fp, #-20]	; 0xffffffec
   2dbe4:	mov	r3, #0
   2dbe8:	str	r3, [fp, #-8]
   2dbec:	b	2dcec <ftello64@plt+0x1c684>
   2dbf0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2dbf4:	ldr	r2, [r3, #116]	; 0x74
   2dbf8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2dbfc:	ldr	r1, [r3, #8]
   2dc00:	ldr	r3, [fp, #-8]
   2dc04:	lsl	r3, r3, #2
   2dc08:	add	r3, r1, r3
   2dc0c:	ldr	r3, [r3]
   2dc10:	mov	r1, r3
   2dc14:	mov	r3, r1
   2dc18:	lsl	r3, r3, #1
   2dc1c:	add	r3, r3, r1
   2dc20:	lsl	r3, r3, #3
   2dc24:	add	r3, r2, r3
   2dc28:	str	r3, [fp, #-24]	; 0xffffffe8
   2dc2c:	ldr	r3, [fp, #-12]
   2dc30:	ldr	r2, [r3]
   2dc34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2dc38:	ldr	r3, [r3]
   2dc3c:	lsl	r3, r3, #3
   2dc40:	add	r3, r2, r3
   2dc44:	ldr	r3, [r3]
   2dc48:	str	r3, [fp, #-28]	; 0xffffffe4
   2dc4c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2dc50:	ldr	r2, [r3, #8]
   2dc54:	ldr	r3, [fp, #-8]
   2dc58:	lsl	r3, r3, #2
   2dc5c:	add	r3, r2, r3
   2dc60:	ldr	r1, [r3]
   2dc64:	ldr	r3, [fp, #-16]
   2dc68:	str	r3, [sp, #4]
   2dc6c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2dc70:	str	r3, [sp]
   2dc74:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2dc78:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2dc7c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2dc80:	bl	2e010 <ftello64@plt+0x1c9a8>
   2dc84:	str	r0, [fp, #-32]	; 0xffffffe0
   2dc88:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2dc8c:	ldr	r2, [r3, #8]
   2dc90:	ldr	r3, [fp, #-8]
   2dc94:	lsl	r3, r3, #2
   2dc98:	add	r3, r2, r3
   2dc9c:	ldr	r1, [r3]
   2dca0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2dca4:	str	r3, [sp, #4]
   2dca8:	ldr	r3, [fp, #8]
   2dcac:	str	r3, [sp]
   2dcb0:	ldr	r3, [fp, #4]
   2dcb4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2dcb8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2dcbc:	bl	2e010 <ftello64@plt+0x1c9a8>
   2dcc0:	str	r0, [fp, #-36]	; 0xffffffdc
   2dcc4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2dcc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2dccc:	cmp	r2, r3
   2dcd0:	bne	2dce4 <ftello64@plt+0x1c67c>
   2dcd4:	ldr	r3, [fp, #-8]
   2dcd8:	add	r3, r3, #1
   2dcdc:	str	r3, [fp, #-8]
   2dce0:	b	2dcec <ftello64@plt+0x1c684>
   2dce4:	mov	r3, #1
   2dce8:	b	2dd04 <ftello64@plt+0x1c69c>
   2dcec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2dcf0:	ldr	r3, [r3, #4]
   2dcf4:	ldr	r2, [fp, #-8]
   2dcf8:	cmp	r2, r3
   2dcfc:	blt	2dbf0 <ftello64@plt+0x1c588>
   2dd00:	mov	r3, #0
   2dd04:	mov	r0, r3
   2dd08:	sub	sp, fp, #4
   2dd0c:	ldr	fp, [sp]
   2dd10:	add	sp, sp, #4
   2dd14:	pop	{pc}		; (ldr pc, [sp], #4)
   2dd18:	str	fp, [sp, #-8]!
   2dd1c:	str	lr, [sp, #4]
   2dd20:	add	fp, sp, #4
   2dd24:	sub	sp, sp, #56	; 0x38
   2dd28:	str	r0, [fp, #-40]	; 0xffffffd8
   2dd2c:	str	r1, [fp, #-44]	; 0xffffffd4
   2dd30:	str	r2, [fp, #-48]	; 0xffffffd0
   2dd34:	str	r3, [fp, #-52]	; 0xffffffcc
   2dd38:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2dd3c:	ldr	r3, [r3, #84]	; 0x54
   2dd40:	str	r3, [fp, #-16]
   2dd44:	ldr	r3, [fp, #-16]
   2dd48:	ldr	r1, [r3, #24]
   2dd4c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2dd50:	mov	r3, r2
   2dd54:	lsl	r3, r3, #1
   2dd58:	add	r3, r3, r2
   2dd5c:	lsl	r3, r3, #2
   2dd60:	add	r3, r1, r3
   2dd64:	str	r3, [fp, #-20]	; 0xffffffec
   2dd68:	mov	r3, #0
   2dd6c:	str	r3, [fp, #-8]
   2dd70:	b	2dfdc <ftello64@plt+0x1c974>
   2dd74:	ldr	r3, [fp, #-20]	; 0xffffffec
   2dd78:	ldr	r2, [r3, #8]
   2dd7c:	ldr	r3, [fp, #-8]
   2dd80:	lsl	r3, r3, #2
   2dd84:	add	r3, r2, r3
   2dd88:	ldr	r3, [r3]
   2dd8c:	str	r3, [fp, #-24]	; 0xffffffe8
   2dd90:	ldr	r3, [fp, #-16]
   2dd94:	ldr	r2, [r3]
   2dd98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2dd9c:	lsl	r3, r3, #3
   2dda0:	add	r3, r2, r3
   2dda4:	ldrb	r3, [r3, #4]
   2dda8:	cmp	r3, #8
   2ddac:	beq	2df3c <ftello64@plt+0x1c8d4>
   2ddb0:	cmp	r3, #9
   2ddb4:	beq	2df78 <ftello64@plt+0x1c910>
   2ddb8:	cmp	r3, #4
   2ddbc:	bne	2dfb4 <ftello64@plt+0x1c94c>
   2ddc0:	ldr	r3, [fp, #4]
   2ddc4:	cmn	r3, #1
   2ddc8:	beq	2dfbc <ftello64@plt+0x1c954>
   2ddcc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ddd0:	ldr	r1, [r3, #116]	; 0x74
   2ddd4:	ldr	r2, [fp, #4]
   2ddd8:	mov	r3, r2
   2dddc:	lsl	r3, r3, #1
   2dde0:	add	r3, r3, r2
   2dde4:	lsl	r3, r3, #3
   2dde8:	add	r3, r1, r3
   2ddec:	str	r3, [fp, #-12]
   2ddf0:	ldr	r3, [fp, #-12]
   2ddf4:	ldr	r3, [r3]
   2ddf8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2ddfc:	cmp	r2, r3
   2de00:	bne	2df14 <ftello64@plt+0x1c8ac>
   2de04:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2de08:	cmp	r3, #31
   2de0c:	bgt	2de2c <ftello64@plt+0x1c7c4>
   2de10:	ldr	r3, [fp, #-12]
   2de14:	ldr	r2, [r3, #16]
   2de18:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2de1c:	lsr	r3, r2, r3
   2de20:	and	r3, r3, #1
   2de24:	cmp	r3, #0
   2de28:	beq	2df1c <ftello64@plt+0x1c8b4>
   2de2c:	ldr	r3, [fp, #-16]
   2de30:	ldr	r1, [r3, #20]
   2de34:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2de38:	mov	r3, r2
   2de3c:	lsl	r3, r3, #1
   2de40:	add	r3, r3, r2
   2de44:	lsl	r3, r3, #2
   2de48:	add	r3, r1, r3
   2de4c:	ldr	r3, [r3, #8]
   2de50:	ldr	r3, [r3]
   2de54:	str	r3, [fp, #-28]	; 0xffffffe4
   2de58:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2de5c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2de60:	cmp	r2, r3
   2de64:	bne	2de88 <ftello64@plt+0x1c820>
   2de68:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2de6c:	and	r3, r3, #1
   2de70:	cmp	r3, #0
   2de74:	beq	2de80 <ftello64@plt+0x1c818>
   2de78:	mvn	r3, #0
   2de7c:	b	2dffc <ftello64@plt+0x1c994>
   2de80:	mov	r3, #0
   2de84:	b	2dffc <ftello64@plt+0x1c994>
   2de88:	ldr	r3, [fp, #4]
   2de8c:	str	r3, [sp]
   2de90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2de94:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2de98:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2de9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2dea0:	bl	2dd18 <ftello64@plt+0x1c6b0>
   2dea4:	str	r0, [fp, #-32]	; 0xffffffe0
   2dea8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2deac:	cmn	r3, #1
   2deb0:	bne	2debc <ftello64@plt+0x1c854>
   2deb4:	mvn	r3, #0
   2deb8:	b	2dffc <ftello64@plt+0x1c994>
   2debc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2dec0:	cmp	r3, #0
   2dec4:	bne	2dee0 <ftello64@plt+0x1c878>
   2dec8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2decc:	and	r3, r3, #2
   2ded0:	cmp	r3, #0
   2ded4:	beq	2dee0 <ftello64@plt+0x1c878>
   2ded8:	mov	r3, #0
   2dedc:	b	2dffc <ftello64@plt+0x1c994>
   2dee0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2dee4:	cmp	r3, #31
   2dee8:	bgt	2df20 <ftello64@plt+0x1c8b8>
   2deec:	ldr	r3, [fp, #-12]
   2def0:	ldr	r2, [r3, #16]
   2def4:	mov	r1, #1
   2def8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2defc:	lsl	r3, r1, r3
   2df00:	mvn	r3, r3
   2df04:	and	r2, r2, r3
   2df08:	ldr	r3, [fp, #-12]
   2df0c:	str	r2, [r3, #16]
   2df10:	b	2df20 <ftello64@plt+0x1c8b8>
   2df14:	nop	{0}
   2df18:	b	2df20 <ftello64@plt+0x1c8b8>
   2df1c:	nop	{0}
   2df20:	ldr	r3, [fp, #-12]
   2df24:	add	r2, r3, #24
   2df28:	str	r2, [fp, #-12]
   2df2c:	ldrb	r3, [r3, #20]
   2df30:	cmp	r3, #0
   2df34:	bne	2ddf0 <ftello64@plt+0x1c788>
   2df38:	b	2dfbc <ftello64@plt+0x1c954>
   2df3c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2df40:	and	r3, r3, #1
   2df44:	cmp	r3, #0
   2df48:	beq	2dfc4 <ftello64@plt+0x1c95c>
   2df4c:	ldr	r3, [fp, #-16]
   2df50:	ldr	r2, [r3]
   2df54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2df58:	lsl	r3, r3, #3
   2df5c:	add	r3, r2, r3
   2df60:	ldr	r3, [r3]
   2df64:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2df68:	cmp	r2, r3
   2df6c:	bne	2dfc4 <ftello64@plt+0x1c95c>
   2df70:	mvn	r3, #0
   2df74:	b	2dffc <ftello64@plt+0x1c994>
   2df78:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2df7c:	and	r3, r3, #2
   2df80:	cmp	r3, #0
   2df84:	beq	2dfcc <ftello64@plt+0x1c964>
   2df88:	ldr	r3, [fp, #-16]
   2df8c:	ldr	r2, [r3]
   2df90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2df94:	lsl	r3, r3, #3
   2df98:	add	r3, r2, r3
   2df9c:	ldr	r3, [r3]
   2dfa0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2dfa4:	cmp	r2, r3
   2dfa8:	bne	2dfcc <ftello64@plt+0x1c964>
   2dfac:	mov	r3, #0
   2dfb0:	b	2dffc <ftello64@plt+0x1c994>
   2dfb4:	nop	{0}
   2dfb8:	b	2dfd0 <ftello64@plt+0x1c968>
   2dfbc:	nop	{0}
   2dfc0:	b	2dfd0 <ftello64@plt+0x1c968>
   2dfc4:	nop	{0}
   2dfc8:	b	2dfd0 <ftello64@plt+0x1c968>
   2dfcc:	nop	{0}
   2dfd0:	ldr	r3, [fp, #-8]
   2dfd4:	add	r3, r3, #1
   2dfd8:	str	r3, [fp, #-8]
   2dfdc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2dfe0:	ldr	r3, [r3, #4]
   2dfe4:	ldr	r2, [fp, #-8]
   2dfe8:	cmp	r2, r3
   2dfec:	blt	2dd74 <ftello64@plt+0x1c70c>
   2dff0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2dff4:	asr	r3, r3, #1
   2dff8:	and	r3, r3, #1
   2dffc:	mov	r0, r3
   2e000:	sub	sp, fp, #4
   2e004:	ldr	fp, [sp]
   2e008:	add	sp, sp, #4
   2e00c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e010:	str	fp, [sp, #-8]!
   2e014:	str	lr, [sp, #4]
   2e018:	add	fp, sp, #4
   2e01c:	sub	sp, sp, #32
   2e020:	str	r0, [fp, #-16]
   2e024:	str	r1, [fp, #-20]	; 0xffffffec
   2e028:	str	r2, [fp, #-24]	; 0xffffffe8
   2e02c:	str	r3, [fp, #-28]	; 0xffffffe4
   2e030:	ldr	r3, [fp, #-16]
   2e034:	ldr	r1, [r3, #116]	; 0x74
   2e038:	ldr	r2, [fp, #-20]	; 0xffffffec
   2e03c:	mov	r3, r2
   2e040:	lsl	r3, r3, #1
   2e044:	add	r3, r3, r2
   2e048:	lsl	r3, r3, #3
   2e04c:	add	r3, r1, r3
   2e050:	str	r3, [fp, #-8]
   2e054:	ldr	r3, [fp, #-8]
   2e058:	ldr	r3, [r3, #8]
   2e05c:	ldr	r2, [fp, #4]
   2e060:	cmp	r2, r3
   2e064:	bge	2e070 <ftello64@plt+0x1ca08>
   2e068:	mvn	r3, #0
   2e06c:	b	2e10c <ftello64@plt+0x1caa4>
   2e070:	ldr	r3, [fp, #-8]
   2e074:	ldr	r3, [r3, #12]
   2e078:	ldr	r2, [fp, #4]
   2e07c:	cmp	r2, r3
   2e080:	ble	2e08c <ftello64@plt+0x1ca24>
   2e084:	mov	r3, #1
   2e088:	b	2e10c <ftello64@plt+0x1caa4>
   2e08c:	ldr	r3, [fp, #-8]
   2e090:	ldr	r3, [r3, #8]
   2e094:	ldr	r2, [fp, #4]
   2e098:	cmp	r2, r3
   2e09c:	moveq	r3, #1
   2e0a0:	movne	r3, #0
   2e0a4:	uxtb	r3, r3
   2e0a8:	str	r3, [fp, #-12]
   2e0ac:	ldr	r3, [fp, #-8]
   2e0b0:	ldr	r3, [r3, #12]
   2e0b4:	ldr	r2, [fp, #4]
   2e0b8:	cmp	r2, r3
   2e0bc:	bne	2e0c8 <ftello64@plt+0x1ca60>
   2e0c0:	mov	r3, #2
   2e0c4:	b	2e0cc <ftello64@plt+0x1ca64>
   2e0c8:	mov	r3, #0
   2e0cc:	ldr	r2, [fp, #-12]
   2e0d0:	orr	r3, r2, r3
   2e0d4:	str	r3, [fp, #-12]
   2e0d8:	ldr	r3, [fp, #-12]
   2e0dc:	cmp	r3, #0
   2e0e0:	bne	2e0ec <ftello64@plt+0x1ca84>
   2e0e4:	mov	r3, #0
   2e0e8:	b	2e10c <ftello64@plt+0x1caa4>
   2e0ec:	ldr	r3, [fp, #8]
   2e0f0:	str	r3, [sp]
   2e0f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e0f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2e0fc:	ldr	r1, [fp, #-12]
   2e100:	ldr	r0, [fp, #-16]
   2e104:	bl	2dd18 <ftello64@plt+0x1c6b0>
   2e108:	mov	r3, r0
   2e10c:	mov	r0, r3
   2e110:	sub	sp, fp, #4
   2e114:	ldr	fp, [sp]
   2e118:	add	sp, sp, #4
   2e11c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e120:	str	fp, [sp, #-8]!
   2e124:	str	lr, [sp, #4]
   2e128:	add	fp, sp, #4
   2e12c:	sub	sp, sp, #64	; 0x40
   2e130:	str	r0, [fp, #-56]	; 0xffffffc8
   2e134:	str	r1, [fp, #-60]	; 0xffffffc4
   2e138:	str	r2, [fp, #-64]	; 0xffffffc0
   2e13c:	str	r3, [fp, #-68]	; 0xffffffbc
   2e140:	mov	r3, #0
   2e144:	str	r3, [fp, #-12]
   2e148:	b	2e518 <ftello64@plt+0x1ceb0>
   2e14c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2e150:	ldr	r2, [r3, #8]
   2e154:	ldr	r3, [fp, #-12]
   2e158:	lsl	r3, r3, #2
   2e15c:	add	r3, r2, r3
   2e160:	ldr	r3, [r3]
   2e164:	mov	r2, r3
   2e168:	mov	r3, r2
   2e16c:	lsl	r3, r3, #1
   2e170:	add	r3, r3, r2
   2e174:	lsl	r3, r3, #3
   2e178:	mov	r2, r3
   2e17c:	ldr	r3, [fp, #4]
   2e180:	add	r3, r3, r2
   2e184:	str	r3, [fp, #-24]	; 0xffffffe8
   2e188:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e18c:	ldr	r3, [r3, #8]
   2e190:	ldr	r2, [fp, #8]
   2e194:	cmp	r2, r3
   2e198:	ble	2e508 <ftello64@plt+0x1cea0>
   2e19c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e1a0:	ldr	r3, [r3, #4]
   2e1a4:	ldr	r2, [fp, #8]
   2e1a8:	cmp	r2, r3
   2e1ac:	bgt	2e508 <ftello64@plt+0x1cea0>
   2e1b0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e1b4:	ldr	r2, [r3]
   2e1b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e1bc:	ldr	r3, [r3]
   2e1c0:	lsl	r3, r3, #3
   2e1c4:	add	r3, r2, r3
   2e1c8:	ldr	r3, [r3]
   2e1cc:	str	r3, [fp, #-28]	; 0xffffffe4
   2e1d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e1d4:	ldr	r3, [r3, #12]
   2e1d8:	ldr	r2, [fp, #8]
   2e1dc:	cmp	r2, r3
   2e1e0:	bne	2e424 <ftello64@plt+0x1cdbc>
   2e1e4:	mvn	r3, #0
   2e1e8:	str	r3, [fp, #-16]
   2e1ec:	mvn	r3, #0
   2e1f0:	str	r3, [fp, #-20]	; 0xffffffec
   2e1f4:	mov	r3, #0
   2e1f8:	str	r3, [fp, #-8]
   2e1fc:	b	2e2b8 <ftello64@plt+0x1cc50>
   2e200:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e204:	ldr	r2, [r3, #8]
   2e208:	ldr	r3, [fp, #-8]
   2e20c:	lsl	r3, r3, #2
   2e210:	add	r3, r2, r3
   2e214:	ldr	r3, [r3]
   2e218:	str	r3, [fp, #-32]	; 0xffffffe0
   2e21c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e220:	ldr	r2, [r3]
   2e224:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e228:	lsl	r3, r3, #3
   2e22c:	add	r3, r2, r3
   2e230:	ldrb	r3, [r3, #4]
   2e234:	str	r3, [fp, #-36]	; 0xffffffdc
   2e238:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e23c:	cmp	r3, #8
   2e240:	bne	2e274 <ftello64@plt+0x1cc0c>
   2e244:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e248:	ldr	r2, [r3]
   2e24c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e250:	lsl	r3, r3, #3
   2e254:	add	r3, r2, r3
   2e258:	ldr	r3, [r3]
   2e25c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2e260:	cmp	r2, r3
   2e264:	bne	2e274 <ftello64@plt+0x1cc0c>
   2e268:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e26c:	str	r3, [fp, #-16]
   2e270:	b	2e2ac <ftello64@plt+0x1cc44>
   2e274:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e278:	cmp	r3, #9
   2e27c:	bne	2e2ac <ftello64@plt+0x1cc44>
   2e280:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e284:	ldr	r2, [r3]
   2e288:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e28c:	lsl	r3, r3, #3
   2e290:	add	r3, r2, r3
   2e294:	ldr	r3, [r3]
   2e298:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2e29c:	cmp	r2, r3
   2e2a0:	bne	2e2ac <ftello64@plt+0x1cc44>
   2e2a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e2a8:	str	r3, [fp, #-20]	; 0xffffffec
   2e2ac:	ldr	r3, [fp, #-8]
   2e2b0:	add	r3, r3, #1
   2e2b4:	str	r3, [fp, #-8]
   2e2b8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e2bc:	ldr	r3, [r3, #4]
   2e2c0:	ldr	r2, [fp, #-8]
   2e2c4:	cmp	r2, r3
   2e2c8:	blt	2e200 <ftello64@plt+0x1cb98>
   2e2cc:	ldr	r3, [fp, #-16]
   2e2d0:	cmp	r3, #0
   2e2d4:	blt	2e314 <ftello64@plt+0x1ccac>
   2e2d8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e2dc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2e2e0:	ldr	r1, [fp, #-16]
   2e2e4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2e2e8:	bl	2d8b4 <ftello64@plt+0x1c24c>
   2e2ec:	str	r0, [fp, #-40]	; 0xffffffd8
   2e2f0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e2f4:	cmp	r3, #0
   2e2f8:	movne	r3, #1
   2e2fc:	moveq	r3, #0
   2e300:	uxtb	r3, r3
   2e304:	cmp	r3, #0
   2e308:	beq	2e314 <ftello64@plt+0x1ccac>
   2e30c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e310:	b	2e530 <ftello64@plt+0x1cec8>
   2e314:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e318:	cmp	r3, #0
   2e31c:	blt	2e50c <ftello64@plt+0x1cea4>
   2e320:	mov	r3, #0
   2e324:	str	r3, [fp, #-8]
   2e328:	b	2e40c <ftello64@plt+0x1cda4>
   2e32c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e330:	ldr	r2, [r3, #8]
   2e334:	ldr	r3, [fp, #-8]
   2e338:	lsl	r3, r3, #2
   2e33c:	add	r3, r2, r3
   2e340:	ldr	r3, [r3]
   2e344:	str	r3, [fp, #-44]	; 0xffffffd4
   2e348:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e34c:	ldr	r1, [r3, #28]
   2e350:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2e354:	mov	r3, r2
   2e358:	lsl	r3, r3, #1
   2e35c:	add	r3, r3, r2
   2e360:	lsl	r3, r3, #2
   2e364:	add	r3, r1, r3
   2e368:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e36c:	mov	r0, r3
   2e370:	bl	1ebd0 <ftello64@plt+0xd568>
   2e374:	mov	r3, r0
   2e378:	cmp	r3, #0
   2e37c:	bne	2e400 <ftello64@plt+0x1cd98>
   2e380:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e384:	ldr	r1, [r3, #24]
   2e388:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2e38c:	mov	r3, r2
   2e390:	lsl	r3, r3, #1
   2e394:	add	r3, r3, r2
   2e398:	lsl	r3, r3, #2
   2e39c:	add	r3, r1, r3
   2e3a0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e3a4:	mov	r0, r3
   2e3a8:	bl	1ebd0 <ftello64@plt+0xd568>
   2e3ac:	mov	r3, r0
   2e3b0:	cmp	r3, #0
   2e3b4:	bne	2e400 <ftello64@plt+0x1cd98>
   2e3b8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e3bc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2e3c0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2e3c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2e3c8:	bl	2d8b4 <ftello64@plt+0x1c24c>
   2e3cc:	str	r0, [fp, #-40]	; 0xffffffd8
   2e3d0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e3d4:	cmp	r3, #0
   2e3d8:	movne	r3, #1
   2e3dc:	moveq	r3, #0
   2e3e0:	uxtb	r3, r3
   2e3e4:	cmp	r3, #0
   2e3e8:	beq	2e3f4 <ftello64@plt+0x1cd8c>
   2e3ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e3f0:	b	2e530 <ftello64@plt+0x1cec8>
   2e3f4:	ldr	r3, [fp, #-8]
   2e3f8:	sub	r3, r3, #1
   2e3fc:	str	r3, [fp, #-8]
   2e400:	ldr	r3, [fp, #-8]
   2e404:	add	r3, r3, #1
   2e408:	str	r3, [fp, #-8]
   2e40c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e410:	ldr	r3, [r3, #4]
   2e414:	ldr	r2, [fp, #-8]
   2e418:	cmp	r2, r3
   2e41c:	blt	2e32c <ftello64@plt+0x1ccc4>
   2e420:	b	2e50c <ftello64@plt+0x1cea4>
   2e424:	mov	r3, #0
   2e428:	str	r3, [fp, #-8]
   2e42c:	b	2e4f0 <ftello64@plt+0x1ce88>
   2e430:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e434:	ldr	r2, [r3, #8]
   2e438:	ldr	r3, [fp, #-8]
   2e43c:	lsl	r3, r3, #2
   2e440:	add	r3, r2, r3
   2e444:	ldr	r3, [r3]
   2e448:	str	r3, [fp, #-48]	; 0xffffffd0
   2e44c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e450:	ldr	r2, [r3]
   2e454:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e458:	lsl	r3, r3, #3
   2e45c:	add	r3, r2, r3
   2e460:	ldrb	r3, [r3, #4]
   2e464:	str	r3, [fp, #-52]	; 0xffffffcc
   2e468:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2e46c:	cmp	r3, #9
   2e470:	beq	2e480 <ftello64@plt+0x1ce18>
   2e474:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2e478:	cmp	r3, #8
   2e47c:	bne	2e4e4 <ftello64@plt+0x1ce7c>
   2e480:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e484:	ldr	r2, [r3]
   2e488:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e48c:	lsl	r3, r3, #3
   2e490:	add	r3, r2, r3
   2e494:	ldr	r3, [r3]
   2e498:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2e49c:	cmp	r2, r3
   2e4a0:	bne	2e4e0 <ftello64@plt+0x1ce78>
   2e4a4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e4a8:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2e4ac:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2e4b0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2e4b4:	bl	2d8b4 <ftello64@plt+0x1c24c>
   2e4b8:	str	r0, [fp, #-40]	; 0xffffffd8
   2e4bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e4c0:	cmp	r3, #0
   2e4c4:	movne	r3, #1
   2e4c8:	moveq	r3, #0
   2e4cc:	uxtb	r3, r3
   2e4d0:	cmp	r3, #0
   2e4d4:	beq	2e4e4 <ftello64@plt+0x1ce7c>
   2e4d8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e4dc:	b	2e530 <ftello64@plt+0x1cec8>
   2e4e0:	nop	{0}
   2e4e4:	ldr	r3, [fp, #-8]
   2e4e8:	add	r3, r3, #1
   2e4ec:	str	r3, [fp, #-8]
   2e4f0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e4f4:	ldr	r3, [r3, #4]
   2e4f8:	ldr	r2, [fp, #-8]
   2e4fc:	cmp	r2, r3
   2e500:	blt	2e430 <ftello64@plt+0x1cdc8>
   2e504:	b	2e50c <ftello64@plt+0x1cea4>
   2e508:	nop	{0}
   2e50c:	ldr	r3, [fp, #-12]
   2e510:	add	r3, r3, #1
   2e514:	str	r3, [fp, #-12]
   2e518:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2e51c:	ldr	r3, [r3, #4]
   2e520:	ldr	r2, [fp, #-12]
   2e524:	cmp	r2, r3
   2e528:	blt	2e14c <ftello64@plt+0x1cae4>
   2e52c:	mov	r3, #0
   2e530:	mov	r0, r3
   2e534:	sub	sp, fp, #4
   2e538:	ldr	fp, [sp]
   2e53c:	add	sp, sp, #4
   2e540:	pop	{pc}		; (ldr pc, [sp], #4)
   2e544:	str	fp, [sp, #-8]!
   2e548:	str	lr, [sp, #4]
   2e54c:	add	fp, sp, #4
   2e550:	sub	sp, sp, #104	; 0x68
   2e554:	str	r0, [fp, #-88]	; 0xffffffa8
   2e558:	str	r1, [fp, #-92]	; 0xffffffa4
   2e55c:	str	r2, [fp, #-96]	; 0xffffffa0
   2e560:	str	r3, [fp, #-100]	; 0xffffff9c
   2e564:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2e568:	ldr	r3, [r3, #84]	; 0x54
   2e56c:	str	r3, [fp, #-24]	; 0xffffffe8
   2e570:	ldr	r1, [fp, #-96]	; 0xffffffa0
   2e574:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2e578:	bl	33b30 <ftello64@plt+0x224c8>
   2e57c:	str	r0, [fp, #-28]	; 0xffffffe4
   2e580:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e584:	cmn	r3, #1
   2e588:	bne	2e594 <ftello64@plt+0x1cf2c>
   2e58c:	mov	r3, #0
   2e590:	b	2e9e8 <ftello64@plt+0x1d380>
   2e594:	mov	r3, #0
   2e598:	str	r3, [fp, #-84]	; 0xffffffac
   2e59c:	mov	r3, #0
   2e5a0:	str	r3, [fp, #-12]
   2e5a4:	b	2e998 <ftello64@plt+0x1d330>
   2e5a8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   2e5ac:	ldr	r2, [r3, #8]
   2e5b0:	ldr	r3, [fp, #-12]
   2e5b4:	lsl	r3, r3, #2
   2e5b8:	add	r3, r2, r3
   2e5bc:	ldr	r3, [r3]
   2e5c0:	str	r3, [fp, #-32]	; 0xffffffe0
   2e5c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e5c8:	ldr	r2, [r3]
   2e5cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e5d0:	lsl	r3, r3, #3
   2e5d4:	add	r3, r2, r3
   2e5d8:	ldrb	r3, [r3, #4]
   2e5dc:	str	r3, [fp, #-36]	; 0xffffffdc
   2e5e0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e5e4:	ldr	r3, [r3, #8]
   2e5e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2e5ec:	cmp	r2, r3
   2e5f0:	bne	2e608 <ftello64@plt+0x1cfa0>
   2e5f4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e5f8:	ldr	r3, [r3, #12]
   2e5fc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   2e600:	cmp	r2, r3
   2e604:	beq	2e980 <ftello64@plt+0x1d318>
   2e608:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e60c:	cmp	r3, #4
   2e610:	bne	2e988 <ftello64@plt+0x1d320>
   2e614:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2e618:	ldr	r1, [r3, #116]	; 0x74
   2e61c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2e620:	mov	r3, r2
   2e624:	lsl	r3, r3, #1
   2e628:	add	r3, r3, r2
   2e62c:	lsl	r3, r3, #3
   2e630:	add	r3, r1, r3
   2e634:	str	r3, [fp, #-20]	; 0xffffffec
   2e638:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e63c:	str	r3, [fp, #-16]
   2e640:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e644:	ldr	r3, [r3]
   2e648:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2e64c:	cmp	r2, r3
   2e650:	bne	2e94c <ftello64@plt+0x1d2e4>
   2e654:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e658:	ldr	r2, [r3, #12]
   2e65c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e660:	ldr	r3, [r3, #8]
   2e664:	sub	r3, r2, r3
   2e668:	str	r3, [fp, #-40]	; 0xffffffd8
   2e66c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   2e670:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e674:	add	r3, r2, r3
   2e678:	str	r3, [fp, #-44]	; 0xffffffd4
   2e67c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e680:	cmp	r3, #0
   2e684:	beq	2e6a4 <ftello64@plt+0x1d03c>
   2e688:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e68c:	ldr	r2, [r3, #12]
   2e690:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e694:	lsl	r3, r3, #2
   2e698:	add	r3, r2, r3
   2e69c:	ldr	r3, [r3]
   2e6a0:	b	2e6cc <ftello64@plt+0x1d064>
   2e6a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e6a8:	ldr	r1, [r3, #20]
   2e6ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2e6b0:	mov	r3, r2
   2e6b4:	lsl	r3, r3, #1
   2e6b8:	add	r3, r3, r2
   2e6bc:	lsl	r3, r3, #2
   2e6c0:	add	r3, r1, r3
   2e6c4:	ldr	r3, [r3, #8]
   2e6c8:	ldr	r3, [r3]
   2e6cc:	str	r3, [fp, #-48]	; 0xffffffd0
   2e6d0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e6d4:	ldr	r3, [r3, #12]
   2e6d8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2e6dc:	cmp	r2, r3
   2e6e0:	bgt	2e954 <ftello64@plt+0x1d2ec>
   2e6e4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e6e8:	ldr	r2, [r3]
   2e6ec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e6f0:	lsl	r3, r3, #2
   2e6f4:	add	r3, r2, r3
   2e6f8:	ldr	r3, [r3]
   2e6fc:	cmp	r3, #0
   2e700:	beq	2e954 <ftello64@plt+0x1d2ec>
   2e704:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e708:	ldr	r2, [r3]
   2e70c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e710:	lsl	r3, r3, #2
   2e714:	add	r3, r2, r3
   2e718:	ldr	r3, [r3]
   2e71c:	cmp	r3, #0
   2e720:	beq	2e954 <ftello64@plt+0x1d2ec>
   2e724:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e728:	ldr	r2, [r3]
   2e72c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e730:	lsl	r3, r3, #2
   2e734:	add	r3, r2, r3
   2e738:	ldr	r3, [r3]
   2e73c:	add	r3, r3, #4
   2e740:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2e744:	mov	r0, r3
   2e748:	bl	1ebd0 <ftello64@plt+0xd568>
   2e74c:	mov	r3, r0
   2e750:	cmp	r3, #0
   2e754:	beq	2e954 <ftello64@plt+0x1d2ec>
   2e758:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e75c:	add	r1, r3, #16
   2e760:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e764:	str	r3, [sp, #4]
   2e768:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e76c:	str	r3, [sp]
   2e770:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2e774:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2e778:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2e77c:	bl	2db98 <ftello64@plt+0x1c530>
   2e780:	mov	r3, r0
   2e784:	cmp	r3, #0
   2e788:	bne	2e954 <ftello64@plt+0x1d2ec>
   2e78c:	ldr	r3, [fp, #-84]	; 0xffffffac
   2e790:	cmp	r3, #0
   2e794:	bne	2e7fc <ftello64@plt+0x1d194>
   2e798:	ldr	r2, [fp, #-92]	; 0xffffffa4
   2e79c:	sub	r3, fp, #84	; 0x54
   2e7a0:	ldrd	r0, [r2]
   2e7a4:	strd	r0, [r3]
   2e7a8:	ldrd	r0, [r2, #8]
   2e7ac:	strd	r0, [r3, #8]
   2e7b0:	ldrd	r0, [r2, #16]
   2e7b4:	strd	r0, [r3, #16]
   2e7b8:	ldr	r2, [r2, #24]
   2e7bc:	str	r2, [r3, #24]
   2e7c0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e7c4:	add	r2, r3, #16
   2e7c8:	sub	r3, fp, #84	; 0x54
   2e7cc:	add	r3, r3, #16
   2e7d0:	mov	r1, r2
   2e7d4:	mov	r0, r3
   2e7d8:	bl	1da1c <ftello64@plt+0xc3b4>
   2e7dc:	str	r0, [fp, #-8]
   2e7e0:	ldr	r3, [fp, #-8]
   2e7e4:	cmp	r3, #0
   2e7e8:	movne	r3, #1
   2e7ec:	moveq	r3, #0
   2e7f0:	uxtb	r3, r3
   2e7f4:	cmp	r3, #0
   2e7f8:	bne	2e9b8 <ftello64@plt+0x1d350>
   2e7fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e800:	str	r3, [fp, #-76]	; 0xffffffb4
   2e804:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2e808:	str	r3, [fp, #-72]	; 0xffffffb8
   2e80c:	sub	r3, fp, #84	; 0x54
   2e810:	add	r3, r3, #16
   2e814:	ldr	r1, [fp, #-16]
   2e818:	mov	r0, r3
   2e81c:	bl	1e7a8 <ftello64@plt+0xd140>
   2e820:	mov	r3, r0
   2e824:	strb	r3, [fp, #-49]	; 0xffffffcf
   2e828:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   2e82c:	eor	r3, r3, #1
   2e830:	uxtb	r3, r3
   2e834:	cmp	r3, #0
   2e838:	beq	2e848 <ftello64@plt+0x1d1e0>
   2e83c:	mov	r3, #12
   2e840:	str	r3, [fp, #-8]
   2e844:	b	2e9cc <ftello64@plt+0x1d364>
   2e848:	ldr	r2, [fp, #-84]	; 0xffffffac
   2e84c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2e850:	lsl	r3, r3, #2
   2e854:	add	r3, r2, r3
   2e858:	ldr	r3, [r3]
   2e85c:	str	r3, [fp, #-56]	; 0xffffffc8
   2e860:	sub	r3, fp, #84	; 0x54
   2e864:	mov	r1, r3
   2e868:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2e86c:	bl	2cd68 <ftello64@plt+0x1b700>
   2e870:	str	r0, [fp, #-8]
   2e874:	ldr	r3, [fp, #-8]
   2e878:	cmp	r3, #0
   2e87c:	movne	r3, #1
   2e880:	moveq	r3, #0
   2e884:	uxtb	r3, r3
   2e888:	cmp	r3, #0
   2e88c:	bne	2e9c0 <ftello64@plt+0x1d358>
   2e890:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e894:	ldr	r3, [r3, #4]
   2e898:	cmp	r3, #0
   2e89c:	beq	2e8dc <ftello64@plt+0x1d274>
   2e8a0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e8a4:	ldr	r1, [r3, #4]
   2e8a8:	ldr	r2, [fp, #-84]	; 0xffffffac
   2e8ac:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2e8b0:	add	r3, r3, #1
   2e8b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e8b8:	bl	2d350 <ftello64@plt+0x1bce8>
   2e8bc:	str	r0, [fp, #-8]
   2e8c0:	ldr	r3, [fp, #-8]
   2e8c4:	cmp	r3, #0
   2e8c8:	movne	r3, #1
   2e8cc:	moveq	r3, #0
   2e8d0:	uxtb	r3, r3
   2e8d4:	cmp	r3, #0
   2e8d8:	bne	2e9c8 <ftello64@plt+0x1d360>
   2e8dc:	ldr	r2, [fp, #-84]	; 0xffffffac
   2e8e0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2e8e4:	lsl	r3, r3, #2
   2e8e8:	add	r3, r2, r3
   2e8ec:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2e8f0:	str	r2, [r3]
   2e8f4:	sub	r3, fp, #84	; 0x54
   2e8f8:	add	r3, r3, #16
   2e8fc:	ldr	r1, [fp, #-16]
   2e900:	mov	r0, r3
   2e904:	bl	1ebd0 <ftello64@plt+0xd568>
   2e908:	mov	r3, r0
   2e90c:	sub	r2, r3, #1
   2e910:	sub	r3, fp, #84	; 0x54
   2e914:	add	r3, r3, #16
   2e918:	mov	r1, r2
   2e91c:	mov	r0, r3
   2e920:	bl	1ecbc <ftello64@plt+0xd654>
   2e924:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2e928:	ldr	r1, [r3, #116]	; 0x74
   2e92c:	ldr	r2, [fp, #-16]
   2e930:	mov	r3, r2
   2e934:	lsl	r3, r3, #1
   2e938:	add	r3, r3, r2
   2e93c:	lsl	r3, r3, #3
   2e940:	add	r3, r1, r3
   2e944:	str	r3, [fp, #-20]	; 0xffffffec
   2e948:	b	2e958 <ftello64@plt+0x1d2f0>
   2e94c:	nop	{0}
   2e950:	b	2e958 <ftello64@plt+0x1d2f0>
   2e954:	nop	{0}
   2e958:	ldr	r3, [fp, #-16]
   2e95c:	add	r3, r3, #1
   2e960:	str	r3, [fp, #-16]
   2e964:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e968:	add	r2, r3, #24
   2e96c:	str	r2, [fp, #-20]	; 0xffffffec
   2e970:	ldrb	r3, [r3, #20]
   2e974:	cmp	r3, #0
   2e978:	bne	2e640 <ftello64@plt+0x1cfd8>
   2e97c:	b	2e98c <ftello64@plt+0x1d324>
   2e980:	nop	{0}
   2e984:	b	2e98c <ftello64@plt+0x1d324>
   2e988:	nop	{0}
   2e98c:	ldr	r3, [fp, #-12]
   2e990:	add	r3, r3, #1
   2e994:	str	r3, [fp, #-12]
   2e998:	ldr	r3, [fp, #-100]	; 0xffffff9c
   2e99c:	ldr	r3, [r3, #4]
   2e9a0:	ldr	r2, [fp, #-12]
   2e9a4:	cmp	r2, r3
   2e9a8:	blt	2e5a8 <ftello64@plt+0x1cf40>
   2e9ac:	mov	r3, #0
   2e9b0:	str	r3, [fp, #-8]
   2e9b4:	b	2e9cc <ftello64@plt+0x1d364>
   2e9b8:	nop	{0}
   2e9bc:	b	2e9cc <ftello64@plt+0x1d364>
   2e9c0:	nop	{0}
   2e9c4:	b	2e9cc <ftello64@plt+0x1d364>
   2e9c8:	nop	{0}
   2e9cc:	ldr	r3, [fp, #-84]	; 0xffffffac
   2e9d0:	cmp	r3, #0
   2e9d4:	beq	2e9e4 <ftello64@plt+0x1d37c>
   2e9d8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e9dc:	mov	r0, r3
   2e9e0:	bl	16d88 <ftello64@plt+0x5720>
   2e9e4:	ldr	r3, [fp, #-8]
   2e9e8:	mov	r0, r3
   2e9ec:	sub	sp, fp, #4
   2e9f0:	ldr	fp, [sp]
   2e9f4:	add	sp, sp, #4
   2e9f8:	pop	{pc}		; (ldr pc, [sp], #4)
   2e9fc:	str	fp, [sp, #-8]!
   2ea00:	str	lr, [sp, #4]
   2ea04:	add	fp, sp, #4
   2ea08:	sub	sp, sp, #24
   2ea0c:	str	r0, [fp, #-16]
   2ea10:	str	r1, [fp, #-20]	; 0xffffffec
   2ea14:	str	r2, [fp, #-24]	; 0xffffffe8
   2ea18:	str	r3, [fp, #-28]	; 0xffffffe4
   2ea1c:	ldr	r3, [fp, #-16]
   2ea20:	ldr	r3, [r3, #84]	; 0x54
   2ea24:	str	r3, [fp, #-12]
   2ea28:	ldr	r2, [fp, #-16]
   2ea2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ea30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2ea34:	ldr	r0, [fp, #-12]
   2ea38:	bl	32bc4 <ftello64@plt+0x2155c>
   2ea3c:	str	r0, [fp, #-8]
   2ea40:	ldr	r3, [fp, #-8]
   2ea44:	cmp	r3, #0
   2ea48:	ble	2eae4 <ftello64@plt+0x1d47c>
   2ea4c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ea50:	ldr	r3, [fp, #-8]
   2ea54:	add	r3, r2, r3
   2ea58:	ldr	r2, [fp, #4]
   2ea5c:	cmp	r2, r3
   2ea60:	blt	2eae4 <ftello64@plt+0x1d47c>
   2ea64:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ea68:	ldr	r2, [r3]
   2ea6c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ea70:	ldr	r3, [fp, #-8]
   2ea74:	add	r3, r1, r3
   2ea78:	lsl	r3, r3, #2
   2ea7c:	add	r3, r2, r3
   2ea80:	ldr	r3, [r3]
   2ea84:	cmp	r3, #0
   2ea88:	beq	2eadc <ftello64@plt+0x1d474>
   2ea8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ea90:	ldr	r2, [r3]
   2ea94:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ea98:	ldr	r3, [fp, #-8]
   2ea9c:	add	r3, r1, r3
   2eaa0:	lsl	r3, r3, #2
   2eaa4:	add	r3, r2, r3
   2eaa8:	ldr	r3, [r3]
   2eaac:	add	r0, r3, #4
   2eab0:	ldr	r3, [fp, #-12]
   2eab4:	ldr	r2, [r3, #12]
   2eab8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2eabc:	lsl	r3, r3, #2
   2eac0:	add	r3, r2, r3
   2eac4:	ldr	r3, [r3]
   2eac8:	mov	r1, r3
   2eacc:	bl	1ebd0 <ftello64@plt+0xd568>
   2ead0:	mov	r3, r0
   2ead4:	cmp	r3, #0
   2ead8:	bne	2eae4 <ftello64@plt+0x1d47c>
   2eadc:	mov	r3, #0
   2eae0:	str	r3, [fp, #-8]
   2eae4:	ldr	r3, [fp, #-8]
   2eae8:	mov	r0, r3
   2eaec:	sub	sp, fp, #4
   2eaf0:	ldr	fp, [sp]
   2eaf4:	add	sp, sp, #4
   2eaf8:	pop	{pc}		; (ldr pc, [sp], #4)
   2eafc:	str	fp, [sp, #-8]!
   2eb00:	str	lr, [sp, #4]
   2eb04:	add	fp, sp, #4
   2eb08:	sub	sp, sp, #32
   2eb0c:	str	r0, [fp, #-24]	; 0xffffffe8
   2eb10:	str	r1, [fp, #-28]	; 0xffffffe4
   2eb14:	str	r2, [fp, #-32]	; 0xffffffe0
   2eb18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2eb1c:	ldrb	r3, [r3, #52]	; 0x34
   2eb20:	ubfx	r3, r3, #5, #1
   2eb24:	uxtb	r3, r3
   2eb28:	cmp	r3, #0
   2eb2c:	beq	2eb70 <ftello64@plt+0x1d508>
   2eb30:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2eb34:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2eb38:	bl	2f18c <ftello64@plt+0x1db24>
   2eb3c:	mov	r2, r0
   2eb40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2eb44:	str	r2, [r3]
   2eb48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2eb4c:	ldr	r3, [r3]
   2eb50:	cmp	r3, #0
   2eb54:	movne	r3, #1
   2eb58:	moveq	r3, #0
   2eb5c:	uxtb	r3, r3
   2eb60:	cmp	r3, #0
   2eb64:	beq	2eb70 <ftello64@plt+0x1d508>
   2eb68:	mov	r3, #0
   2eb6c:	b	2eca0 <ftello64@plt+0x1d638>
   2eb70:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2eb74:	ldr	r2, [r3, #4]
   2eb78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2eb7c:	ldr	r3, [r3, #40]	; 0x28
   2eb80:	add	r0, r3, #1
   2eb84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2eb88:	str	r0, [r1, #40]	; 0x28
   2eb8c:	add	r3, r2, r3
   2eb90:	ldrb	r3, [r3]
   2eb94:	strb	r3, [fp, #-5]
   2eb98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2eb9c:	ldr	r3, [r3, #44]	; 0x2c
   2eba0:	str	r3, [fp, #-12]
   2eba4:	ldr	r3, [fp, #-12]
   2eba8:	cmp	r3, #0
   2ebac:	movne	r3, #1
   2ebb0:	moveq	r3, #0
   2ebb4:	uxtb	r3, r3
   2ebb8:	cmp	r3, #0
   2ebbc:	beq	2ebd8 <ftello64@plt+0x1d570>
   2ebc0:	ldrb	r3, [fp, #-5]
   2ebc4:	lsl	r3, r3, #2
   2ebc8:	ldr	r2, [fp, #-12]
   2ebcc:	add	r3, r2, r3
   2ebd0:	ldr	r3, [r3]
   2ebd4:	b	2eca0 <ftello64@plt+0x1d638>
   2ebd8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ebdc:	ldr	r3, [r3, #48]	; 0x30
   2ebe0:	str	r3, [fp, #-12]
   2ebe4:	ldr	r3, [fp, #-12]
   2ebe8:	cmp	r3, #0
   2ebec:	movne	r3, #1
   2ebf0:	moveq	r3, #0
   2ebf4:	uxtb	r3, r3
   2ebf8:	cmp	r3, #0
   2ebfc:	beq	2ec68 <ftello64@plt+0x1d600>
   2ec00:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ec04:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ec08:	ldr	r3, [r3, #40]	; 0x28
   2ec0c:	sub	r1, r3, #1
   2ec10:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ec14:	ldr	r3, [r3, #88]	; 0x58
   2ec18:	mov	r2, r3
   2ec1c:	bl	1d5cc <ftello64@plt+0xbf64>
   2ec20:	str	r0, [fp, #-16]
   2ec24:	ldr	r3, [fp, #-16]
   2ec28:	and	r3, r3, #1
   2ec2c:	cmp	r3, #0
   2ec30:	beq	2ec50 <ftello64@plt+0x1d5e8>
   2ec34:	ldrb	r3, [fp, #-5]
   2ec38:	add	r3, r3, #256	; 0x100
   2ec3c:	lsl	r3, r3, #2
   2ec40:	ldr	r2, [fp, #-12]
   2ec44:	add	r3, r2, r3
   2ec48:	ldr	r3, [r3]
   2ec4c:	b	2eca0 <ftello64@plt+0x1d638>
   2ec50:	ldrb	r3, [fp, #-5]
   2ec54:	lsl	r3, r3, #2
   2ec58:	ldr	r2, [fp, #-12]
   2ec5c:	add	r3, r2, r3
   2ec60:	ldr	r3, [r3]
   2ec64:	b	2eca0 <ftello64@plt+0x1d638>
   2ec68:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ec6c:	ldr	r3, [r3, #84]	; 0x54
   2ec70:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2ec74:	mov	r0, r3
   2ec78:	bl	316d8 <ftello64@plt+0x20070>
   2ec7c:	mov	r3, r0
   2ec80:	eor	r3, r3, #1
   2ec84:	uxtb	r3, r3
   2ec88:	cmp	r3, #0
   2ec8c:	beq	2eb98 <ftello64@plt+0x1d530>
   2ec90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ec94:	mov	r2, #12
   2ec98:	str	r2, [r3]
   2ec9c:	mov	r3, #0
   2eca0:	mov	r0, r3
   2eca4:	sub	sp, fp, #4
   2eca8:	ldr	fp, [sp]
   2ecac:	add	sp, sp, #4
   2ecb0:	pop	{pc}		; (ldr pc, [sp], #4)
   2ecb4:	str	r4, [sp, #-12]!
   2ecb8:	str	fp, [sp, #4]
   2ecbc:	str	lr, [sp, #8]
   2ecc0:	add	fp, sp, #8
   2ecc4:	sub	sp, sp, #60	; 0x3c
   2ecc8:	str	r0, [fp, #-56]	; 0xffffffc8
   2eccc:	str	r1, [fp, #-60]	; 0xffffffc4
   2ecd0:	str	r2, [fp, #-64]	; 0xffffffc0
   2ecd4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ecd8:	ldr	r3, [r3, #84]	; 0x54
   2ecdc:	str	r3, [fp, #-20]	; 0xffffffec
   2ece0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ece4:	ldr	r3, [r3, #40]	; 0x28
   2ece8:	str	r3, [fp, #-24]	; 0xffffffe8
   2ecec:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ecf0:	ldr	r3, [r3, #104]	; 0x68
   2ecf4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2ecf8:	cmp	r2, r3
   2ecfc:	ble	2ed2c <ftello64@plt+0x1d6c4>
   2ed00:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ed04:	ldr	r2, [r3, #100]	; 0x64
   2ed08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ed0c:	lsl	r3, r3, #2
   2ed10:	add	r3, r2, r3
   2ed14:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2ed18:	str	r2, [r3]
   2ed1c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ed20:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2ed24:	str	r2, [r3, #104]	; 0x68
   2ed28:	b	2ee8c <ftello64@plt+0x1d824>
   2ed2c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ed30:	ldr	r2, [r3, #100]	; 0x64
   2ed34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ed38:	lsl	r3, r3, #2
   2ed3c:	add	r3, r2, r3
   2ed40:	ldr	r3, [r3]
   2ed44:	cmp	r3, #0
   2ed48:	bne	2ed6c <ftello64@plt+0x1d704>
   2ed4c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ed50:	ldr	r2, [r3, #100]	; 0x64
   2ed54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ed58:	lsl	r3, r3, #2
   2ed5c:	add	r3, r2, r3
   2ed60:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2ed64:	str	r2, [r3]
   2ed68:	b	2ee8c <ftello64@plt+0x1d824>
   2ed6c:	mov	r3, #0
   2ed70:	str	r3, [fp, #-16]
   2ed74:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ed78:	ldr	r2, [r3, #100]	; 0x64
   2ed7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ed80:	lsl	r3, r3, #2
   2ed84:	add	r3, r2, r3
   2ed88:	ldr	r3, [r3]
   2ed8c:	str	r3, [fp, #-28]	; 0xffffffe4
   2ed90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ed94:	ldr	r3, [r3, #40]	; 0x28
   2ed98:	str	r3, [fp, #-32]	; 0xffffffe0
   2ed9c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2eda0:	cmp	r3, #0
   2eda4:	beq	2edfc <ftello64@plt+0x1d794>
   2eda8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2edac:	ldr	r3, [r3, #40]	; 0x28
   2edb0:	str	r3, [fp, #-16]
   2edb4:	sub	r3, fp, #48	; 0x30
   2edb8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2edbc:	ldr	r1, [fp, #-16]
   2edc0:	mov	r0, r3
   2edc4:	bl	1dfc0 <ftello64@plt+0xc958>
   2edc8:	mov	r2, r0
   2edcc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2edd0:	str	r2, [r3]
   2edd4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2edd8:	ldr	r3, [r3]
   2eddc:	cmp	r3, #0
   2ede0:	movne	r3, #1
   2ede4:	moveq	r3, #0
   2ede8:	uxtb	r3, r3
   2edec:	cmp	r3, #0
   2edf0:	beq	2ee18 <ftello64@plt+0x1d7b0>
   2edf4:	mov	r3, #0
   2edf8:	b	2ef74 <ftello64@plt+0x1d90c>
   2edfc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ee00:	sub	r1, fp, #48	; 0x30
   2ee04:	mov	r0, r3
   2ee08:	ldrd	r2, [r0]
   2ee0c:	strd	r2, [r1]
   2ee10:	ldr	r3, [r0, #8]
   2ee14:	str	r3, [r1, #8]
   2ee18:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2ee1c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ee20:	ldr	r3, [r3, #40]	; 0x28
   2ee24:	sub	r1, r3, #1
   2ee28:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ee2c:	ldr	r3, [r3, #88]	; 0x58
   2ee30:	mov	r2, r3
   2ee34:	bl	1d5cc <ftello64@plt+0xbf64>
   2ee38:	str	r0, [fp, #-36]	; 0xffffffdc
   2ee3c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ee40:	ldr	r2, [r3, #100]	; 0x64
   2ee44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ee48:	lsl	r3, r3, #2
   2ee4c:	add	r4, r2, r3
   2ee50:	sub	r2, fp, #48	; 0x30
   2ee54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2ee58:	ldr	r1, [fp, #-20]	; 0xffffffec
   2ee5c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2ee60:	bl	1f360 <ftello64@plt+0xdcf8>
   2ee64:	mov	r3, r0
   2ee68:	str	r3, [r4]
   2ee6c:	ldr	r3, [r4]
   2ee70:	str	r3, [fp, #-64]	; 0xffffffc0
   2ee74:	ldr	r3, [fp, #-16]
   2ee78:	cmp	r3, #0
   2ee7c:	beq	2ee8c <ftello64@plt+0x1d824>
   2ee80:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ee84:	mov	r0, r3
   2ee88:	bl	16d88 <ftello64@plt+0x5720>
   2ee8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ee90:	ldr	r3, [r3, #76]	; 0x4c
   2ee94:	cmp	r3, #0
   2ee98:	beq	2ef70 <ftello64@plt+0x1d908>
   2ee9c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2eea0:	cmp	r3, #0
   2eea4:	beq	2ef70 <ftello64@plt+0x1d908>
   2eea8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2eeac:	add	r3, r3, #4
   2eeb0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2eeb4:	mov	r1, r3
   2eeb8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2eebc:	bl	2f05c <ftello64@plt+0x1d9f4>
   2eec0:	mov	r2, r0
   2eec4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2eec8:	str	r2, [r3]
   2eecc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2eed0:	ldr	r3, [r3]
   2eed4:	cmp	r3, #0
   2eed8:	movne	r3, #1
   2eedc:	moveq	r3, #0
   2eee0:	uxtb	r3, r3
   2eee4:	cmp	r3, #0
   2eee8:	beq	2eef4 <ftello64@plt+0x1d88c>
   2eeec:	mov	r3, #0
   2eef0:	b	2ef74 <ftello64@plt+0x1d90c>
   2eef4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2eef8:	ldrb	r3, [r3, #52]	; 0x34
   2eefc:	and	r3, r3, #64	; 0x40
   2ef00:	uxtb	r3, r3
   2ef04:	cmp	r3, #0
   2ef08:	beq	2ef70 <ftello64@plt+0x1d908>
   2ef0c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2ef10:	add	r3, r3, #4
   2ef14:	mov	r1, r3
   2ef18:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2ef1c:	bl	2f5c4 <ftello64@plt+0x1df5c>
   2ef20:	mov	r2, r0
   2ef24:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2ef28:	str	r2, [r3]
   2ef2c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2ef30:	ldr	r3, [r3]
   2ef34:	cmp	r3, #0
   2ef38:	movne	r3, #1
   2ef3c:	moveq	r3, #0
   2ef40:	uxtb	r3, r3
   2ef44:	cmp	r3, #0
   2ef48:	beq	2ef54 <ftello64@plt+0x1d8ec>
   2ef4c:	mov	r3, #0
   2ef50:	b	2ef74 <ftello64@plt+0x1d90c>
   2ef54:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ef58:	ldr	r2, [r3, #100]	; 0x64
   2ef5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ef60:	lsl	r3, r3, #2
   2ef64:	add	r3, r2, r3
   2ef68:	ldr	r3, [r3]
   2ef6c:	str	r3, [fp, #-64]	; 0xffffffc0
   2ef70:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2ef74:	mov	r0, r3
   2ef78:	sub	sp, fp, #8
   2ef7c:	ldr	r4, [sp]
   2ef80:	ldr	fp, [sp, #4]
   2ef84:	add	sp, sp, #8
   2ef88:	pop	{pc}		; (ldr pc, [sp], #4)
   2ef8c:	str	fp, [sp, #-8]!
   2ef90:	str	lr, [sp, #4]
   2ef94:	add	fp, sp, #4
   2ef98:	sub	sp, sp, #24
   2ef9c:	str	r0, [fp, #-24]	; 0xffffffe8
   2efa0:	str	r1, [fp, #-28]	; 0xffffffe4
   2efa4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2efa8:	ldr	r3, [r3, #104]	; 0x68
   2efac:	str	r3, [fp, #-12]
   2efb0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2efb4:	ldr	r3, [r3, #40]	; 0x28
   2efb8:	str	r3, [fp, #-8]
   2efbc:	ldr	r3, [fp, #-8]
   2efc0:	add	r3, r3, #1
   2efc4:	str	r3, [fp, #-8]
   2efc8:	ldr	r2, [fp, #-8]
   2efcc:	ldr	r3, [fp, #-12]
   2efd0:	cmp	r2, r3
   2efd4:	ble	2efe0 <ftello64@plt+0x1d978>
   2efd8:	mov	r3, #0
   2efdc:	b	2f048 <ftello64@plt+0x1d9e0>
   2efe0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2efe4:	ldr	r3, [r3, #40]	; 0x28
   2efe8:	add	r2, r3, #1
   2efec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2eff0:	str	r2, [r3, #40]	; 0x28
   2eff4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2eff8:	ldr	r2, [r3, #100]	; 0x64
   2effc:	ldr	r3, [fp, #-8]
   2f000:	lsl	r3, r3, #2
   2f004:	add	r3, r2, r3
   2f008:	ldr	r3, [r3]
   2f00c:	cmp	r3, #0
   2f010:	beq	2efbc <ftello64@plt+0x1d954>
   2f014:	mov	r2, #0
   2f018:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2f01c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2f020:	bl	2ecb4 <ftello64@plt+0x1d64c>
   2f024:	str	r0, [fp, #-16]
   2f028:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f02c:	ldr	r3, [r3]
   2f030:	cmp	r3, #0
   2f034:	bne	2f044 <ftello64@plt+0x1d9dc>
   2f038:	ldr	r3, [fp, #-16]
   2f03c:	cmp	r3, #0
   2f040:	beq	2efa4 <ftello64@plt+0x1d93c>
   2f044:	ldr	r3, [fp, #-16]
   2f048:	mov	r0, r3
   2f04c:	sub	sp, fp, #4
   2f050:	ldr	fp, [sp]
   2f054:	add	sp, sp, #4
   2f058:	pop	{pc}		; (ldr pc, [sp], #4)
   2f05c:	str	fp, [sp, #-8]!
   2f060:	str	lr, [sp, #4]
   2f064:	add	fp, sp, #4
   2f068:	sub	sp, sp, #32
   2f06c:	str	r0, [fp, #-24]	; 0xffffffe8
   2f070:	str	r1, [fp, #-28]	; 0xffffffe4
   2f074:	str	r2, [fp, #-32]	; 0xffffffe0
   2f078:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f07c:	ldr	r3, [r3, #84]	; 0x54
   2f080:	str	r3, [fp, #-12]
   2f084:	mov	r3, #0
   2f088:	str	r3, [fp, #-8]
   2f08c:	b	2f160 <ftello64@plt+0x1daf8>
   2f090:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f094:	ldr	r2, [r3, #8]
   2f098:	ldr	r3, [fp, #-8]
   2f09c:	lsl	r3, r3, #2
   2f0a0:	add	r3, r2, r3
   2f0a4:	ldr	r3, [r3]
   2f0a8:	str	r3, [fp, #-16]
   2f0ac:	ldr	r3, [fp, #-12]
   2f0b0:	ldr	r2, [r3]
   2f0b4:	ldr	r3, [fp, #-16]
   2f0b8:	lsl	r3, r3, #3
   2f0bc:	add	r3, r2, r3
   2f0c0:	ldrb	r3, [r3, #4]
   2f0c4:	cmp	r3, #8
   2f0c8:	bne	2f154 <ftello64@plt+0x1daec>
   2f0cc:	ldr	r3, [fp, #-12]
   2f0d0:	ldr	r2, [r3]
   2f0d4:	ldr	r3, [fp, #-16]
   2f0d8:	lsl	r3, r3, #3
   2f0dc:	add	r3, r2, r3
   2f0e0:	ldr	r3, [r3]
   2f0e4:	cmp	r3, #31
   2f0e8:	bgt	2f154 <ftello64@plt+0x1daec>
   2f0ec:	ldr	r3, [fp, #-12]
   2f0f0:	ldr	r2, [r3, #80]	; 0x50
   2f0f4:	ldr	r3, [fp, #-12]
   2f0f8:	ldr	r1, [r3]
   2f0fc:	ldr	r3, [fp, #-16]
   2f100:	lsl	r3, r3, #3
   2f104:	add	r3, r1, r3
   2f108:	ldr	r3, [r3]
   2f10c:	lsr	r3, r2, r3
   2f110:	and	r3, r3, #1
   2f114:	cmp	r3, #0
   2f118:	beq	2f154 <ftello64@plt+0x1daec>
   2f11c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f120:	ldr	r1, [fp, #-16]
   2f124:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2f128:	bl	33c34 <ftello64@plt+0x225cc>
   2f12c:	str	r0, [fp, #-20]	; 0xffffffec
   2f130:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f134:	cmp	r3, #0
   2f138:	movne	r3, #1
   2f13c:	moveq	r3, #0
   2f140:	uxtb	r3, r3
   2f144:	cmp	r3, #0
   2f148:	beq	2f154 <ftello64@plt+0x1daec>
   2f14c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f150:	b	2f178 <ftello64@plt+0x1db10>
   2f154:	ldr	r3, [fp, #-8]
   2f158:	add	r3, r3, #1
   2f15c:	str	r3, [fp, #-8]
   2f160:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f164:	ldr	r3, [r3, #4]
   2f168:	ldr	r2, [fp, #-8]
   2f16c:	cmp	r2, r3
   2f170:	blt	2f090 <ftello64@plt+0x1da28>
   2f174:	mov	r3, #0
   2f178:	mov	r0, r3
   2f17c:	sub	sp, fp, #4
   2f180:	ldr	fp, [sp]
   2f184:	add	sp, sp, #4
   2f188:	pop	{pc}		; (ldr pc, [sp], #4)
   2f18c:	str	r4, [sp, #-12]!
   2f190:	str	fp, [sp, #4]
   2f194:	str	lr, [sp, #8]
   2f198:	add	fp, sp, #8
   2f19c:	sub	sp, sp, #60	; 0x3c
   2f1a0:	str	r0, [fp, #-64]	; 0xffffffc0
   2f1a4:	str	r1, [fp, #-68]	; 0xffffffbc
   2f1a8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f1ac:	ldr	r3, [r3, #84]	; 0x54
   2f1b0:	str	r3, [fp, #-20]	; 0xffffffec
   2f1b4:	mov	r3, #0
   2f1b8:	str	r3, [fp, #-16]
   2f1bc:	b	2f594 <ftello64@plt+0x1df2c>
   2f1c0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2f1c4:	ldr	r2, [r3, #12]
   2f1c8:	ldr	r3, [fp, #-16]
   2f1cc:	lsl	r3, r3, #2
   2f1d0:	add	r3, r2, r3
   2f1d4:	ldr	r3, [r3]
   2f1d8:	str	r3, [fp, #-24]	; 0xffffffe8
   2f1dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f1e0:	ldr	r2, [r3]
   2f1e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f1e8:	lsl	r3, r3, #3
   2f1ec:	add	r3, r2, r3
   2f1f0:	ldrb	r3, [r3, #6]
   2f1f4:	and	r3, r3, #16
   2f1f8:	uxtb	r3, r3
   2f1fc:	cmp	r3, #0
   2f200:	beq	2f574 <ftello64@plt+0x1df0c>
   2f204:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f208:	ldr	r2, [r3]
   2f20c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f210:	lsl	r3, r3, #3
   2f214:	add	r3, r2, r3
   2f218:	ldr	r2, [r3, #4]
   2f21c:	mov	r3, #65280	; 0xff00
   2f220:	movt	r3, #3
   2f224:	and	r3, r3, r2
   2f228:	cmp	r3, #0
   2f22c:	beq	2f340 <ftello64@plt+0x1dcd8>
   2f230:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f234:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f238:	ldr	r1, [r3, #40]	; 0x28
   2f23c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f240:	ldr	r3, [r3, #88]	; 0x58
   2f244:	mov	r2, r3
   2f248:	bl	1d5cc <ftello64@plt+0xbf64>
   2f24c:	str	r0, [fp, #-28]	; 0xffffffe4
   2f250:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f254:	ldr	r2, [r3]
   2f258:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f25c:	lsl	r3, r3, #3
   2f260:	add	r3, r2, r3
   2f264:	ldr	r3, [r3, #4]
   2f268:	ubfx	r3, r3, #8, #10
   2f26c:	uxth	r3, r3
   2f270:	and	r3, r3, #4
   2f274:	cmp	r3, #0
   2f278:	beq	2f28c <ftello64@plt+0x1dc24>
   2f27c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f280:	and	r3, r3, #1
   2f284:	cmp	r3, #0
   2f288:	beq	2f57c <ftello64@plt+0x1df14>
   2f28c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f290:	ldr	r2, [r3]
   2f294:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f298:	lsl	r3, r3, #3
   2f29c:	add	r3, r2, r3
   2f2a0:	ldr	r3, [r3, #4]
   2f2a4:	ubfx	r3, r3, #8, #10
   2f2a8:	uxth	r3, r3
   2f2ac:	and	r3, r3, #8
   2f2b0:	cmp	r3, #0
   2f2b4:	beq	2f2c8 <ftello64@plt+0x1dc60>
   2f2b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f2bc:	and	r3, r3, #1
   2f2c0:	cmp	r3, #0
   2f2c4:	bne	2f57c <ftello64@plt+0x1df14>
   2f2c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f2cc:	ldr	r2, [r3]
   2f2d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f2d4:	lsl	r3, r3, #3
   2f2d8:	add	r3, r2, r3
   2f2dc:	ldr	r3, [r3, #4]
   2f2e0:	ubfx	r3, r3, #8, #10
   2f2e4:	uxth	r3, r3
   2f2e8:	and	r3, r3, #32
   2f2ec:	cmp	r3, #0
   2f2f0:	beq	2f304 <ftello64@plt+0x1dc9c>
   2f2f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f2f8:	and	r3, r3, #2
   2f2fc:	cmp	r3, #0
   2f300:	beq	2f57c <ftello64@plt+0x1df14>
   2f304:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f308:	ldr	r2, [r3]
   2f30c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f310:	lsl	r3, r3, #3
   2f314:	add	r3, r2, r3
   2f318:	ldr	r3, [r3, #4]
   2f31c:	ubfx	r3, r3, #8, #10
   2f320:	uxth	r3, r3
   2f324:	and	r3, r3, #128	; 0x80
   2f328:	cmp	r3, #0
   2f32c:	beq	2f340 <ftello64@plt+0x1dcd8>
   2f330:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f334:	and	r3, r3, #8
   2f338:	cmp	r3, #0
   2f33c:	beq	2f57c <ftello64@plt+0x1df14>
   2f340:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2f344:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f348:	ldr	r3, [r3, #40]	; 0x28
   2f34c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2f350:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f354:	bl	32bc4 <ftello64@plt+0x2155c>
   2f358:	str	r0, [fp, #-32]	; 0xffffffe0
   2f35c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2f360:	cmp	r3, #0
   2f364:	beq	2f584 <ftello64@plt+0x1df1c>
   2f368:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f36c:	ldr	r3, [r3, #40]	; 0x28
   2f370:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f374:	add	r3, r2, r3
   2f378:	str	r3, [fp, #-36]	; 0xffffffdc
   2f37c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f380:	ldr	r2, [r3, #120]	; 0x78
   2f384:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2f388:	cmp	r2, r3
   2f38c:	movge	r2, r2
   2f390:	movlt	r2, r3
   2f394:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f398:	str	r2, [r3, #120]	; 0x78
   2f39c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2f3a0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f3a4:	bl	2d224 <ftello64@plt+0x1bbbc>
   2f3a8:	mov	r3, r0
   2f3ac:	str	r3, [fp, #-48]	; 0xffffffd0
   2f3b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2f3b4:	cmp	r3, #0
   2f3b8:	movne	r3, #1
   2f3bc:	moveq	r3, #0
   2f3c0:	uxtb	r3, r3
   2f3c4:	cmp	r3, #0
   2f3c8:	beq	2f3d4 <ftello64@plt+0x1dd6c>
   2f3cc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2f3d0:	b	2f5ac <ftello64@plt+0x1df44>
   2f3d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f3d8:	ldr	r2, [r3, #12]
   2f3dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f3e0:	lsl	r3, r3, #2
   2f3e4:	add	r3, r2, r3
   2f3e8:	ldr	r3, [r3]
   2f3ec:	cmn	r3, #1
   2f3f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f3f4:	ldr	r2, [r3, #24]
   2f3f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f3fc:	ldr	r1, [r3, #12]
   2f400:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f404:	lsl	r3, r3, #2
   2f408:	add	r3, r1, r3
   2f40c:	ldr	r3, [r3]
   2f410:	mov	r1, r3
   2f414:	mov	r3, r1
   2f418:	lsl	r3, r3, #1
   2f41c:	add	r3, r3, r1
   2f420:	lsl	r3, r3, #2
   2f424:	add	r3, r2, r3
   2f428:	str	r3, [fp, #-40]	; 0xffffffd8
   2f42c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f430:	ldr	r2, [r3, #100]	; 0x64
   2f434:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f438:	lsl	r3, r3, #2
   2f43c:	add	r3, r2, r3
   2f440:	ldr	r3, [r3]
   2f444:	str	r3, [fp, #-44]	; 0xffffffd4
   2f448:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f44c:	cmp	r3, #0
   2f450:	bne	2f474 <ftello64@plt+0x1de0c>
   2f454:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2f458:	sub	r1, fp, #60	; 0x3c
   2f45c:	mov	r0, r3
   2f460:	ldrd	r2, [r0]
   2f464:	strd	r2, [r1]
   2f468:	ldr	r3, [r0, #8]
   2f46c:	str	r3, [r1, #8]
   2f470:	b	2f4b8 <ftello64@plt+0x1de50>
   2f474:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f478:	ldr	r1, [r3, #40]	; 0x28
   2f47c:	sub	r3, fp, #60	; 0x3c
   2f480:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2f484:	mov	r0, r3
   2f488:	bl	1dfc0 <ftello64@plt+0xc958>
   2f48c:	mov	r3, r0
   2f490:	str	r3, [fp, #-48]	; 0xffffffd0
   2f494:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2f498:	cmp	r3, #0
   2f49c:	movne	r3, #1
   2f4a0:	moveq	r3, #0
   2f4a4:	uxtb	r3, r3
   2f4a8:	cmp	r3, #0
   2f4ac:	beq	2f4b8 <ftello64@plt+0x1de50>
   2f4b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2f4b4:	b	2f5ac <ftello64@plt+0x1df44>
   2f4b8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f4bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f4c0:	sub	r1, r3, #1
   2f4c4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f4c8:	ldr	r3, [r3, #88]	; 0x58
   2f4cc:	mov	r2, r3
   2f4d0:	bl	1d5cc <ftello64@plt+0xbf64>
   2f4d4:	str	r0, [fp, #-28]	; 0xffffffe4
   2f4d8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f4dc:	ldr	r2, [r3, #100]	; 0x64
   2f4e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f4e4:	lsl	r3, r3, #2
   2f4e8:	add	r4, r2, r3
   2f4ec:	sub	r2, fp, #60	; 0x3c
   2f4f0:	sub	r0, fp, #48	; 0x30
   2f4f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f4f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   2f4fc:	bl	1f360 <ftello64@plt+0xdcf8>
   2f500:	mov	r3, r0
   2f504:	str	r3, [r4]
   2f508:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f50c:	cmp	r3, #0
   2f510:	beq	2f520 <ftello64@plt+0x1deb8>
   2f514:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2f518:	mov	r0, r3
   2f51c:	bl	16d88 <ftello64@plt+0x5720>
   2f520:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f524:	ldr	r2, [r3, #100]	; 0x64
   2f528:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f52c:	lsl	r3, r3, #2
   2f530:	add	r3, r2, r3
   2f534:	ldr	r3, [r3]
   2f538:	cmp	r3, #0
   2f53c:	moveq	r3, #1
   2f540:	movne	r3, #0
   2f544:	uxtb	r3, r3
   2f548:	cmp	r3, #0
   2f54c:	beq	2f588 <ftello64@plt+0x1df20>
   2f550:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2f554:	cmp	r3, #0
   2f558:	movne	r3, #1
   2f55c:	moveq	r3, #0
   2f560:	uxtb	r3, r3
   2f564:	cmp	r3, #0
   2f568:	beq	2f588 <ftello64@plt+0x1df20>
   2f56c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2f570:	b	2f5ac <ftello64@plt+0x1df44>
   2f574:	nop	{0}
   2f578:	b	2f588 <ftello64@plt+0x1df20>
   2f57c:	nop	{0}
   2f580:	b	2f588 <ftello64@plt+0x1df20>
   2f584:	nop	{0}
   2f588:	ldr	r3, [fp, #-16]
   2f58c:	add	r3, r3, #1
   2f590:	str	r3, [fp, #-16]
   2f594:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2f598:	ldr	r3, [r3, #8]
   2f59c:	ldr	r2, [fp, #-16]
   2f5a0:	cmp	r2, r3
   2f5a4:	blt	2f1c0 <ftello64@plt+0x1db58>
   2f5a8:	mov	r3, #0
   2f5ac:	mov	r0, r3
   2f5b0:	sub	sp, fp, #8
   2f5b4:	ldr	r4, [sp]
   2f5b8:	ldr	fp, [sp, #4]
   2f5bc:	add	sp, sp, #8
   2f5c0:	pop	{pc}		; (ldr pc, [sp], #4)
   2f5c4:	str	r4, [sp, #-12]!
   2f5c8:	str	fp, [sp, #4]
   2f5cc:	str	lr, [sp, #8]
   2f5d0:	add	fp, sp, #8
   2f5d4:	sub	sp, sp, #84	; 0x54
   2f5d8:	str	r0, [fp, #-88]	; 0xffffffa8
   2f5dc:	str	r1, [fp, #-92]	; 0xffffffa4
   2f5e0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f5e4:	ldr	r3, [r3, #84]	; 0x54
   2f5e8:	str	r3, [fp, #-24]	; 0xffffffe8
   2f5ec:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f5f0:	ldr	r3, [r3, #40]	; 0x28
   2f5f4:	str	r3, [fp, #-28]	; 0xffffffe4
   2f5f8:	mov	r3, #0
   2f5fc:	str	r3, [fp, #-16]
   2f600:	b	2fb70 <ftello64@plt+0x1e508>
   2f604:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2f608:	ldr	r2, [r3, #8]
   2f60c:	ldr	r3, [fp, #-16]
   2f610:	lsl	r3, r3, #2
   2f614:	add	r3, r2, r3
   2f618:	ldr	r3, [r3]
   2f61c:	str	r3, [fp, #-32]	; 0xffffffe0
   2f620:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f624:	ldr	r2, [r3]
   2f628:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2f62c:	lsl	r3, r3, #3
   2f630:	add	r3, r2, r3
   2f634:	str	r3, [fp, #-36]	; 0xffffffdc
   2f638:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f63c:	ldrb	r3, [r3, #4]
   2f640:	cmp	r3, #4
   2f644:	bne	2fb58 <ftello64@plt+0x1e4f0>
   2f648:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f64c:	ldr	r2, [r3, #4]
   2f650:	mov	r3, #65280	; 0xff00
   2f654:	movt	r3, #3
   2f658:	and	r3, r3, r2
   2f65c:	cmp	r3, #0
   2f660:	beq	2f730 <ftello64@plt+0x1e0c8>
   2f664:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f668:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f66c:	ldr	r3, [r3, #88]	; 0x58
   2f670:	mov	r2, r3
   2f674:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2f678:	bl	1d5cc <ftello64@plt+0xbf64>
   2f67c:	str	r0, [fp, #-40]	; 0xffffffd8
   2f680:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f684:	ldr	r3, [r3, #4]
   2f688:	ubfx	r3, r3, #8, #10
   2f68c:	uxth	r3, r3
   2f690:	and	r3, r3, #4
   2f694:	cmp	r3, #0
   2f698:	beq	2f6ac <ftello64@plt+0x1e044>
   2f69c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2f6a0:	and	r3, r3, #1
   2f6a4:	cmp	r3, #0
   2f6a8:	beq	2fb60 <ftello64@plt+0x1e4f8>
   2f6ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f6b0:	ldr	r3, [r3, #4]
   2f6b4:	ubfx	r3, r3, #8, #10
   2f6b8:	uxth	r3, r3
   2f6bc:	and	r3, r3, #8
   2f6c0:	cmp	r3, #0
   2f6c4:	beq	2f6d8 <ftello64@plt+0x1e070>
   2f6c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2f6cc:	and	r3, r3, #1
   2f6d0:	cmp	r3, #0
   2f6d4:	bne	2fb60 <ftello64@plt+0x1e4f8>
   2f6d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f6dc:	ldr	r3, [r3, #4]
   2f6e0:	ubfx	r3, r3, #8, #10
   2f6e4:	uxth	r3, r3
   2f6e8:	and	r3, r3, #32
   2f6ec:	cmp	r3, #0
   2f6f0:	beq	2f704 <ftello64@plt+0x1e09c>
   2f6f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2f6f8:	and	r3, r3, #2
   2f6fc:	cmp	r3, #0
   2f700:	beq	2fb60 <ftello64@plt+0x1e4f8>
   2f704:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f708:	ldr	r3, [r3, #4]
   2f70c:	ubfx	r3, r3, #8, #10
   2f710:	uxth	r3, r3
   2f714:	and	r3, r3, #128	; 0x80
   2f718:	cmp	r3, #0
   2f71c:	beq	2f730 <ftello64@plt+0x1e0c8>
   2f720:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2f724:	and	r3, r3, #8
   2f728:	cmp	r3, #0
   2f72c:	beq	2fb60 <ftello64@plt+0x1e4f8>
   2f730:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f734:	ldr	r3, [r3, #108]	; 0x6c
   2f738:	str	r3, [fp, #-20]	; 0xffffffec
   2f73c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2f740:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2f744:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f748:	bl	2fbc0 <ftello64@plt+0x1e558>
   2f74c:	mov	r3, r0
   2f750:	str	r3, [fp, #-68]	; 0xffffffbc
   2f754:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2f758:	cmp	r3, #0
   2f75c:	movne	r3, #1
   2f760:	moveq	r3, #0
   2f764:	uxtb	r3, r3
   2f768:	cmp	r3, #0
   2f76c:	bne	2fb90 <ftello64@plt+0x1e528>
   2f770:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f774:	ldr	r2, [r3, #12]
   2f778:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2f77c:	lsl	r3, r3, #2
   2f780:	add	r3, r2, r3
   2f784:	ldr	r3, [r3]
   2f788:	cmn	r3, #1
   2f78c:	b	2fb40 <ftello64@plt+0x1e4d8>
   2f790:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f794:	ldr	r1, [r3, #116]	; 0x74
   2f798:	ldr	r2, [fp, #-20]	; 0xffffffec
   2f79c:	mov	r3, r2
   2f7a0:	lsl	r3, r3, #1
   2f7a4:	add	r3, r3, r2
   2f7a8:	lsl	r3, r3, #3
   2f7ac:	add	r3, r1, r3
   2f7b0:	str	r3, [fp, #-44]	; 0xffffffd4
   2f7b4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f7b8:	ldr	r3, [r3]
   2f7bc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f7c0:	cmp	r2, r3
   2f7c4:	bne	2fb30 <ftello64@plt+0x1e4c8>
   2f7c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f7cc:	ldr	r3, [r3, #4]
   2f7d0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2f7d4:	cmp	r2, r3
   2f7d8:	bne	2fb30 <ftello64@plt+0x1e4c8>
   2f7dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f7e0:	ldr	r2, [r3, #12]
   2f7e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f7e8:	ldr	r3, [r3, #8]
   2f7ec:	sub	r3, r2, r3
   2f7f0:	str	r3, [fp, #-48]	; 0xffffffd0
   2f7f4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2f7f8:	cmp	r3, #0
   2f7fc:	bne	2f84c <ftello64@plt+0x1e1e4>
   2f800:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f804:	ldr	r1, [r3, #24]
   2f808:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f80c:	ldr	r0, [r3, #20]
   2f810:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f814:	mov	r3, r2
   2f818:	lsl	r3, r3, #1
   2f81c:	add	r3, r3, r2
   2f820:	lsl	r3, r3, #2
   2f824:	add	r3, r0, r3
   2f828:	ldr	r3, [r3, #8]
   2f82c:	ldr	r3, [r3]
   2f830:	mov	r2, r3
   2f834:	mov	r3, r2
   2f838:	lsl	r3, r3, #1
   2f83c:	add	r3, r3, r2
   2f840:	lsl	r3, r3, #2
   2f844:	add	r3, r1, r3
   2f848:	b	2f884 <ftello64@plt+0x1e21c>
   2f84c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f850:	ldr	r2, [r3, #24]
   2f854:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f858:	ldr	r1, [r3, #12]
   2f85c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2f860:	lsl	r3, r3, #2
   2f864:	add	r3, r1, r3
   2f868:	ldr	r3, [r3]
   2f86c:	mov	r1, r3
   2f870:	mov	r3, r1
   2f874:	lsl	r3, r3, #1
   2f878:	add	r3, r3, r1
   2f87c:	lsl	r3, r3, #2
   2f880:	add	r3, r2, r3
   2f884:	str	r3, [fp, #-52]	; 0xffffffcc
   2f888:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f88c:	ldr	r2, [r3, #12]
   2f890:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f894:	add	r2, r2, r3
   2f898:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f89c:	ldr	r3, [r3, #8]
   2f8a0:	sub	r3, r2, r3
   2f8a4:	str	r3, [fp, #-56]	; 0xffffffc8
   2f8a8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2f8ac:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2f8b0:	sub	r1, r3, #1
   2f8b4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f8b8:	ldr	r3, [r3, #88]	; 0x58
   2f8bc:	mov	r2, r3
   2f8c0:	bl	1d5cc <ftello64@plt+0xbf64>
   2f8c4:	str	r0, [fp, #-40]	; 0xffffffd8
   2f8c8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f8cc:	ldr	r2, [r3, #100]	; 0x64
   2f8d0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2f8d4:	lsl	r3, r3, #2
   2f8d8:	add	r3, r2, r3
   2f8dc:	ldr	r3, [r3]
   2f8e0:	str	r3, [fp, #-60]	; 0xffffffc4
   2f8e4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f8e8:	ldr	r2, [r3, #100]	; 0x64
   2f8ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f8f0:	lsl	r3, r3, #2
   2f8f4:	add	r3, r2, r3
   2f8f8:	ldr	r3, [r3]
   2f8fc:	cmp	r3, #0
   2f900:	beq	2f924 <ftello64@plt+0x1e2bc>
   2f904:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f908:	ldr	r2, [r3, #100]	; 0x64
   2f90c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f910:	lsl	r3, r3, #2
   2f914:	add	r3, r2, r3
   2f918:	ldr	r3, [r3]
   2f91c:	ldr	r3, [r3, #8]
   2f920:	b	2f928 <ftello64@plt+0x1e2c0>
   2f924:	mov	r3, #0
   2f928:	str	r3, [fp, #-64]	; 0xffffffc0
   2f92c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f930:	cmp	r3, #0
   2f934:	bne	2f9b8 <ftello64@plt+0x1e350>
   2f938:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f93c:	ldr	r2, [r3, #100]	; 0x64
   2f940:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2f944:	lsl	r3, r3, #2
   2f948:	add	r4, r2, r3
   2f94c:	sub	r0, fp, #68	; 0x44
   2f950:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2f954:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2f958:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2f95c:	bl	1f360 <ftello64@plt+0xdcf8>
   2f960:	mov	r3, r0
   2f964:	str	r3, [r4]
   2f968:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f96c:	ldr	r2, [r3, #100]	; 0x64
   2f970:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2f974:	lsl	r3, r3, #2
   2f978:	add	r3, r2, r3
   2f97c:	ldr	r3, [r3]
   2f980:	cmp	r3, #0
   2f984:	moveq	r3, #1
   2f988:	movne	r3, #0
   2f98c:	uxtb	r3, r3
   2f990:	cmp	r3, #0
   2f994:	beq	2fa94 <ftello64@plt+0x1e42c>
   2f998:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2f99c:	cmp	r3, #0
   2f9a0:	movne	r3, #1
   2f9a4:	moveq	r3, #0
   2f9a8:	uxtb	r3, r3
   2f9ac:	cmp	r3, #0
   2f9b0:	beq	2fa94 <ftello64@plt+0x1e42c>
   2f9b4:	b	2fba4 <ftello64@plt+0x1e53c>
   2f9b8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f9bc:	ldr	r1, [r3, #40]	; 0x28
   2f9c0:	sub	r3, fp, #80	; 0x50
   2f9c4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2f9c8:	mov	r0, r3
   2f9cc:	bl	1dfc0 <ftello64@plt+0xc958>
   2f9d0:	mov	r3, r0
   2f9d4:	str	r3, [fp, #-68]	; 0xffffffbc
   2f9d8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2f9dc:	cmp	r3, #0
   2f9e0:	movne	r3, #1
   2f9e4:	moveq	r3, #0
   2f9e8:	uxtb	r3, r3
   2f9ec:	cmp	r3, #0
   2f9f0:	beq	2fa04 <ftello64@plt+0x1e39c>
   2f9f4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f9f8:	mov	r0, r3
   2f9fc:	bl	16d88 <ftello64@plt+0x5720>
   2fa00:	b	2fba4 <ftello64@plt+0x1e53c>
   2fa04:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2fa08:	ldr	r2, [r3, #100]	; 0x64
   2fa0c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2fa10:	lsl	r3, r3, #2
   2fa14:	add	r4, r2, r3
   2fa18:	sub	r2, fp, #80	; 0x50
   2fa1c:	sub	r0, fp, #68	; 0x44
   2fa20:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2fa24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2fa28:	bl	1f360 <ftello64@plt+0xdcf8>
   2fa2c:	mov	r3, r0
   2fa30:	str	r3, [r4]
   2fa34:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fa38:	mov	r0, r3
   2fa3c:	bl	16d88 <ftello64@plt+0x5720>
   2fa40:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2fa44:	ldr	r2, [r3, #100]	; 0x64
   2fa48:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2fa4c:	lsl	r3, r3, #2
   2fa50:	add	r3, r2, r3
   2fa54:	ldr	r3, [r3]
   2fa58:	cmp	r3, #0
   2fa5c:	moveq	r3, #1
   2fa60:	movne	r3, #0
   2fa64:	uxtb	r3, r3
   2fa68:	cmp	r3, #0
   2fa6c:	beq	2fa94 <ftello64@plt+0x1e42c>
   2fa70:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2fa74:	cmp	r3, #0
   2fa78:	movne	r3, #1
   2fa7c:	moveq	r3, #0
   2fa80:	uxtb	r3, r3
   2fa84:	cmp	r3, #0
   2fa88:	beq	2fa94 <ftello64@plt+0x1e42c>
   2fa8c:	nop	{0}
   2fa90:	b	2fba4 <ftello64@plt+0x1e53c>
   2fa94:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2fa98:	cmp	r3, #0
   2fa9c:	bne	2fb34 <ftello64@plt+0x1e4cc>
   2faa0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2faa4:	ldr	r2, [r3, #100]	; 0x64
   2faa8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2faac:	lsl	r3, r3, #2
   2fab0:	add	r3, r2, r3
   2fab4:	ldr	r3, [r3]
   2fab8:	ldr	r3, [r3, #8]
   2fabc:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2fac0:	cmp	r2, r3
   2fac4:	bge	2fb34 <ftello64@plt+0x1e4cc>
   2fac8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2facc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2fad0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2fad4:	bl	2f05c <ftello64@plt+0x1d9f4>
   2fad8:	mov	r3, r0
   2fadc:	str	r3, [fp, #-68]	; 0xffffffbc
   2fae0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2fae4:	cmp	r3, #0
   2fae8:	movne	r3, #1
   2faec:	moveq	r3, #0
   2faf0:	uxtb	r3, r3
   2faf4:	cmp	r3, #0
   2faf8:	bne	2fb98 <ftello64@plt+0x1e530>
   2fafc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2fb00:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2fb04:	bl	2f5c4 <ftello64@plt+0x1df5c>
   2fb08:	mov	r3, r0
   2fb0c:	str	r3, [fp, #-68]	; 0xffffffbc
   2fb10:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2fb14:	cmp	r3, #0
   2fb18:	movne	r3, #1
   2fb1c:	moveq	r3, #0
   2fb20:	uxtb	r3, r3
   2fb24:	cmp	r3, #0
   2fb28:	bne	2fba0 <ftello64@plt+0x1e538>
   2fb2c:	b	2fb34 <ftello64@plt+0x1e4cc>
   2fb30:	nop	{0}
   2fb34:	ldr	r3, [fp, #-20]	; 0xffffffec
   2fb38:	add	r3, r3, #1
   2fb3c:	str	r3, [fp, #-20]	; 0xffffffec
   2fb40:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2fb44:	ldr	r3, [r3, #108]	; 0x6c
   2fb48:	ldr	r2, [fp, #-20]	; 0xffffffec
   2fb4c:	cmp	r2, r3
   2fb50:	blt	2f790 <ftello64@plt+0x1e128>
   2fb54:	b	2fb64 <ftello64@plt+0x1e4fc>
   2fb58:	nop	{0}
   2fb5c:	b	2fb64 <ftello64@plt+0x1e4fc>
   2fb60:	nop	{0}
   2fb64:	ldr	r3, [fp, #-16]
   2fb68:	add	r3, r3, #1
   2fb6c:	str	r3, [fp, #-16]
   2fb70:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2fb74:	ldr	r3, [r3, #4]
   2fb78:	ldr	r2, [fp, #-16]
   2fb7c:	cmp	r2, r3
   2fb80:	blt	2f604 <ftello64@plt+0x1df9c>
   2fb84:	mov	r3, #0
   2fb88:	str	r3, [fp, #-68]	; 0xffffffbc
   2fb8c:	b	2fba4 <ftello64@plt+0x1e53c>
   2fb90:	nop	{0}
   2fb94:	b	2fba4 <ftello64@plt+0x1e53c>
   2fb98:	nop	{0}
   2fb9c:	b	2fba4 <ftello64@plt+0x1e53c>
   2fba0:	nop	{0}
   2fba4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2fba8:	mov	r0, r3
   2fbac:	sub	sp, fp, #8
   2fbb0:	ldr	r4, [sp]
   2fbb4:	ldr	fp, [sp, #4]
   2fbb8:	add	sp, sp, #8
   2fbbc:	pop	{pc}		; (ldr pc, [sp], #4)
   2fbc0:	str	fp, [sp, #-8]!
   2fbc4:	str	lr, [sp, #4]
   2fbc8:	add	fp, sp, #4
   2fbcc:	sub	sp, sp, #96	; 0x60
   2fbd0:	str	r0, [fp, #-72]	; 0xffffffb8
   2fbd4:	str	r1, [fp, #-76]	; 0xffffffb4
   2fbd8:	str	r2, [fp, #-80]	; 0xffffffb0
   2fbdc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fbe0:	ldr	r3, [r3, #84]	; 0x54
   2fbe4:	str	r3, [fp, #-32]	; 0xffffffe0
   2fbe8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fbec:	ldr	r3, [r3, #4]
   2fbf0:	str	r3, [fp, #-12]
   2fbf4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2fbf8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2fbfc:	bl	33b30 <ftello64@plt+0x224c8>
   2fc00:	str	r0, [fp, #-36]	; 0xffffffdc
   2fc04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2fc08:	cmn	r3, #1
   2fc0c:	beq	2fc68 <ftello64@plt+0x1e600>
   2fc10:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fc14:	ldr	r1, [r3, #116]	; 0x74
   2fc18:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2fc1c:	mov	r3, r2
   2fc20:	lsl	r3, r3, #1
   2fc24:	add	r3, r3, r2
   2fc28:	lsl	r3, r3, #3
   2fc2c:	add	r3, r1, r3
   2fc30:	str	r3, [fp, #-16]
   2fc34:	ldr	r3, [fp, #-16]
   2fc38:	ldr	r3, [r3]
   2fc3c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   2fc40:	cmp	r2, r3
   2fc44:	bne	2fc50 <ftello64@plt+0x1e5e8>
   2fc48:	mov	r3, #0
   2fc4c:	b	301e8 <ftello64@plt+0x1eb80>
   2fc50:	ldr	r3, [fp, #-16]
   2fc54:	add	r2, r3, #24
   2fc58:	str	r2, [fp, #-16]
   2fc5c:	ldrb	r3, [r3, #20]
   2fc60:	cmp	r3, #0
   2fc64:	bne	2fc34 <ftello64@plt+0x1e5cc>
   2fc68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2fc6c:	ldr	r2, [r3]
   2fc70:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2fc74:	lsl	r3, r3, #3
   2fc78:	add	r3, r2, r3
   2fc7c:	ldr	r3, [r3]
   2fc80:	str	r3, [fp, #-40]	; 0xffffffd8
   2fc84:	mov	r3, #0
   2fc88:	str	r3, [fp, #-8]
   2fc8c:	b	301d0 <ftello64@plt+0x1eb68>
   2fc90:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fc94:	ldr	r2, [r3, #132]	; 0x84
   2fc98:	ldr	r3, [fp, #-8]
   2fc9c:	lsl	r3, r3, #2
   2fca0:	add	r3, r2, r3
   2fca4:	ldr	r3, [r3]
   2fca8:	str	r3, [fp, #-44]	; 0xffffffd4
   2fcac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2fcb0:	ldr	r2, [r3]
   2fcb4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2fcb8:	ldr	r3, [r3, #4]
   2fcbc:	lsl	r3, r3, #3
   2fcc0:	add	r3, r2, r3
   2fcc4:	ldr	r3, [r3]
   2fcc8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2fccc:	cmp	r2, r3
   2fcd0:	bne	301a8 <ftello64@plt+0x1eb40>
   2fcd4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2fcd8:	ldr	r3, [r3]
   2fcdc:	str	r3, [fp, #-24]	; 0xffffffe8
   2fce0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fce4:	str	r3, [fp, #-28]	; 0xffffffe4
   2fce8:	mov	r3, #0
   2fcec:	str	r3, [fp, #-20]	; 0xffffffec
   2fcf0:	b	2fe80 <ftello64@plt+0x1e818>
   2fcf4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2fcf8:	ldr	r2, [r3, #20]
   2fcfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2fd00:	lsl	r3, r3, #2
   2fd04:	add	r3, r2, r3
   2fd08:	ldr	r3, [r3]
   2fd0c:	str	r3, [fp, #-48]	; 0xffffffd0
   2fd10:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2fd14:	ldr	r2, [r3, #4]
   2fd18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2fd1c:	sub	r3, r2, r3
   2fd20:	str	r3, [fp, #-52]	; 0xffffffcc
   2fd24:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2fd28:	cmp	r3, #0
   2fd2c:	ble	2fdf4 <ftello64@plt+0x1e78c>
   2fd30:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2fd34:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2fd38:	add	r2, r2, r3
   2fd3c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fd40:	ldr	r3, [r3, #28]
   2fd44:	cmp	r2, r3
   2fd48:	movgt	r3, #1
   2fd4c:	movle	r3, #0
   2fd50:	uxtb	r3, r3
   2fd54:	cmp	r3, #0
   2fd58:	beq	2fdc4 <ftello64@plt+0x1e75c>
   2fd5c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2fd60:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2fd64:	add	r2, r2, r3
   2fd68:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fd6c:	ldr	r3, [r3, #48]	; 0x30
   2fd70:	cmp	r2, r3
   2fd74:	bgt	2fe98 <ftello64@plt+0x1e830>
   2fd78:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2fd7c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2fd80:	add	r3, r2, r3
   2fd84:	mov	r1, r3
   2fd88:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2fd8c:	bl	2d224 <ftello64@plt+0x1bbbc>
   2fd90:	str	r0, [fp, #-56]	; 0xffffffc8
   2fd94:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2fd98:	cmp	r3, #0
   2fd9c:	movne	r3, #1
   2fda0:	moveq	r3, #0
   2fda4:	uxtb	r3, r3
   2fda8:	cmp	r3, #0
   2fdac:	beq	2fdb8 <ftello64@plt+0x1e750>
   2fdb0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2fdb4:	b	301e8 <ftello64@plt+0x1eb80>
   2fdb8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fdbc:	ldr	r3, [r3, #4]
   2fdc0:	str	r3, [fp, #-12]
   2fdc4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2fdc8:	ldr	r2, [fp, #-12]
   2fdcc:	add	r0, r2, r3
   2fdd0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2fdd4:	ldr	r2, [fp, #-12]
   2fdd8:	add	r3, r2, r3
   2fddc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2fde0:	mov	r1, r3
   2fde4:	bl	11380 <memcmp@plt>
   2fde8:	mov	r3, r0
   2fdec:	cmp	r3, #0
   2fdf0:	bne	2fea0 <ftello64@plt+0x1e838>
   2fdf4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2fdf8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2fdfc:	add	r3, r2, r3
   2fe00:	str	r3, [fp, #-28]	; 0xffffffe4
   2fe04:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2fe08:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2fe0c:	add	r3, r2, r3
   2fe10:	str	r3, [fp, #-24]	; 0xffffffe8
   2fe14:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fe18:	str	r3, [sp]
   2fe1c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2fe20:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2fe24:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2fe28:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2fe2c:	bl	301fc <ftello64@plt+0x1eb94>
   2fe30:	str	r0, [fp, #-56]	; 0xffffffc8
   2fe34:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fe38:	ldr	r3, [r3, #4]
   2fe3c:	str	r3, [fp, #-12]
   2fe40:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2fe44:	cmp	r3, #1
   2fe48:	beq	2fe70 <ftello64@plt+0x1e808>
   2fe4c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2fe50:	cmp	r3, #0
   2fe54:	movne	r3, #1
   2fe58:	moveq	r3, #0
   2fe5c:	uxtb	r3, r3
   2fe60:	cmp	r3, #0
   2fe64:	beq	2fe74 <ftello64@plt+0x1e80c>
   2fe68:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2fe6c:	b	301e8 <ftello64@plt+0x1eb80>
   2fe70:	nop	{0}
   2fe74:	ldr	r3, [fp, #-20]	; 0xffffffec
   2fe78:	add	r3, r3, #1
   2fe7c:	str	r3, [fp, #-20]	; 0xffffffec
   2fe80:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2fe84:	ldr	r3, [r3, #16]
   2fe88:	ldr	r2, [fp, #-20]	; 0xffffffec
   2fe8c:	cmp	r2, r3
   2fe90:	blt	2fcf4 <ftello64@plt+0x1e68c>
   2fe94:	b	2fea4 <ftello64@plt+0x1e83c>
   2fe98:	nop	{0}
   2fe9c:	b	2fea4 <ftello64@plt+0x1e83c>
   2fea0:	nop	{0}
   2fea4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2fea8:	ldr	r3, [r3, #16]
   2feac:	ldr	r2, [fp, #-20]	; 0xffffffec
   2feb0:	cmp	r2, r3
   2feb4:	blt	301b0 <ftello64@plt+0x1eb48>
   2feb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2febc:	cmp	r3, #0
   2fec0:	ble	30194 <ftello64@plt+0x1eb2c>
   2fec4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2fec8:	add	r3, r3, #1
   2fecc:	str	r3, [fp, #-24]	; 0xffffffe8
   2fed0:	b	30194 <ftello64@plt+0x1eb2c>
   2fed4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2fed8:	ldr	r3, [r3]
   2fedc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2fee0:	sub	r3, r2, r3
   2fee4:	str	r3, [fp, #-60]	; 0xffffffc4
   2fee8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2feec:	cmp	r3, #0
   2fef0:	ble	2ffac <ftello64@plt+0x1e944>
   2fef4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fef8:	ldr	r3, [r3, #28]
   2fefc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ff00:	cmp	r2, r3
   2ff04:	movge	r3, #1
   2ff08:	movlt	r3, #0
   2ff0c:	uxtb	r3, r3
   2ff10:	cmp	r3, #0
   2ff14:	beq	2ff74 <ftello64@plt+0x1e90c>
   2ff18:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ff1c:	ldr	r3, [r3, #48]	; 0x30
   2ff20:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ff24:	cmp	r2, r3
   2ff28:	bge	301b8 <ftello64@plt+0x1eb50>
   2ff2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ff30:	add	r3, r3, #1
   2ff34:	mov	r1, r3
   2ff38:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2ff3c:	bl	33374 <ftello64@plt+0x21d0c>
   2ff40:	str	r0, [fp, #-56]	; 0xffffffc8
   2ff44:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2ff48:	cmp	r3, #0
   2ff4c:	movne	r3, #1
   2ff50:	moveq	r3, #0
   2ff54:	uxtb	r3, r3
   2ff58:	cmp	r3, #0
   2ff5c:	beq	2ff68 <ftello64@plt+0x1e900>
   2ff60:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2ff64:	b	301e8 <ftello64@plt+0x1eb80>
   2ff68:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ff6c:	ldr	r3, [r3, #4]
   2ff70:	str	r3, [fp, #-12]
   2ff74:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ff78:	add	r2, r3, #1
   2ff7c:	str	r2, [fp, #-28]	; 0xffffffe4
   2ff80:	mov	r2, r3
   2ff84:	ldr	r3, [fp, #-12]
   2ff88:	add	r3, r3, r2
   2ff8c:	ldrb	r2, [r3]
   2ff90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ff94:	sub	r3, r3, #1
   2ff98:	ldr	r1, [fp, #-12]
   2ff9c:	add	r3, r1, r3
   2ffa0:	ldrb	r3, [r3]
   2ffa4:	cmp	r2, r3
   2ffa8:	bne	301c0 <ftello64@plt+0x1eb58>
   2ffac:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ffb0:	ldr	r2, [r3, #100]	; 0x64
   2ffb4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ffb8:	lsl	r3, r3, #2
   2ffbc:	add	r3, r2, r3
   2ffc0:	ldr	r3, [r3]
   2ffc4:	cmp	r3, #0
   2ffc8:	beq	3016c <ftello64@plt+0x1eb04>
   2ffcc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ffd0:	ldr	r2, [r3, #100]	; 0x64
   2ffd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ffd8:	lsl	r3, r3, #2
   2ffdc:	add	r3, r2, r3
   2ffe0:	ldr	r3, [r3]
   2ffe4:	add	r3, r3, #4
   2ffe8:	str	r3, [fp, #-64]	; 0xffffffc0
   2ffec:	mov	r3, #9
   2fff0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2fff4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2fff8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2fffc:	bl	30304 <ftello64@plt+0x1ec9c>
   30000:	str	r0, [fp, #-68]	; 0xffffffbc
   30004:	ldr	r3, [fp, #-68]	; 0xffffffbc
   30008:	cmn	r3, #1
   3000c:	beq	30174 <ftello64@plt+0x1eb0c>
   30010:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30014:	ldr	r3, [r3, #8]
   30018:	cmp	r3, #0
   3001c:	bne	30068 <ftello64@plt+0x1ea00>
   30020:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30024:	ldr	r3, [r3]
   30028:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3002c:	sub	r3, r2, r3
   30030:	add	r3, r3, #1
   30034:	mov	r1, r3
   30038:	mov	r0, #12
   3003c:	bl	35e9c <ftello64@plt+0x24834>
   30040:	mov	r3, r0
   30044:	mov	r2, r3
   30048:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3004c:	str	r2, [r3, #8]
   30050:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30054:	ldr	r3, [r3, #8]
   30058:	cmp	r3, #0
   3005c:	bne	30068 <ftello64@plt+0x1ea00>
   30060:	mov	r3, #12
   30064:	b	301e8 <ftello64@plt+0x1eb80>
   30068:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3006c:	ldr	r1, [r3, #8]
   30070:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30074:	ldr	r2, [r3, #4]
   30078:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3007c:	ldr	r0, [r3]
   30080:	mov	r3, #9
   30084:	str	r3, [sp, #8]
   30088:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3008c:	str	r3, [sp, #4]
   30090:	ldr	r3, [fp, #-68]	; 0xffffffbc
   30094:	str	r3, [sp]
   30098:	mov	r3, r0
   3009c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   300a0:	bl	303c8 <ftello64@plt+0x1ed60>
   300a4:	str	r0, [fp, #-56]	; 0xffffffc8
   300a8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   300ac:	cmp	r3, #1
   300b0:	beq	3017c <ftello64@plt+0x1eb14>
   300b4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   300b8:	cmp	r3, #0
   300bc:	movne	r3, #1
   300c0:	moveq	r3, #0
   300c4:	uxtb	r3, r3
   300c8:	cmp	r3, #0
   300cc:	beq	300d8 <ftello64@plt+0x1ea70>
   300d0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   300d4:	b	301e8 <ftello64@plt+0x1eb80>
   300d8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   300dc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   300e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   300e4:	bl	33dd8 <ftello64@plt+0x22770>
   300e8:	str	r0, [fp, #-48]	; 0xffffffd0
   300ec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   300f0:	cmp	r3, #0
   300f4:	moveq	r3, #1
   300f8:	movne	r3, #0
   300fc:	uxtb	r3, r3
   30100:	cmp	r3, #0
   30104:	beq	30110 <ftello64@plt+0x1eaa8>
   30108:	mov	r3, #12
   3010c:	b	301e8 <ftello64@plt+0x1eb80>
   30110:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30114:	str	r3, [sp]
   30118:	ldr	r3, [fp, #-76]	; 0xffffffb4
   3011c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   30120:	ldr	r1, [fp, #-44]	; 0xffffffd4
   30124:	ldr	r0, [fp, #-72]	; 0xffffffb8
   30128:	bl	301fc <ftello64@plt+0x1eb94>
   3012c:	str	r0, [fp, #-56]	; 0xffffffc8
   30130:	ldr	r3, [fp, #-72]	; 0xffffffb8
   30134:	ldr	r3, [r3, #4]
   30138:	str	r3, [fp, #-12]
   3013c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   30140:	cmp	r3, #1
   30144:	beq	30184 <ftello64@plt+0x1eb1c>
   30148:	ldr	r3, [fp, #-56]	; 0xffffffc8
   3014c:	cmp	r3, #0
   30150:	movne	r3, #1
   30154:	moveq	r3, #0
   30158:	uxtb	r3, r3
   3015c:	cmp	r3, #0
   30160:	beq	30188 <ftello64@plt+0x1eb20>
   30164:	ldr	r3, [fp, #-56]	; 0xffffffc8
   30168:	b	301e8 <ftello64@plt+0x1eb80>
   3016c:	nop	{0}
   30170:	b	30188 <ftello64@plt+0x1eb20>
   30174:	nop	{0}
   30178:	b	30188 <ftello64@plt+0x1eb20>
   3017c:	nop	{0}
   30180:	b	30188 <ftello64@plt+0x1eb20>
   30184:	nop	{0}
   30188:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3018c:	add	r3, r3, #1
   30190:	str	r3, [fp, #-24]	; 0xffffffe8
   30194:	ldr	r2, [fp, #-24]	; 0xffffffe8
   30198:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3019c:	cmp	r2, r3
   301a0:	ble	2fed4 <ftello64@plt+0x1e86c>
   301a4:	b	301c4 <ftello64@plt+0x1eb5c>
   301a8:	nop	{0}
   301ac:	b	301c4 <ftello64@plt+0x1eb5c>
   301b0:	nop	{0}
   301b4:	b	301c4 <ftello64@plt+0x1eb5c>
   301b8:	nop	{0}
   301bc:	b	301c4 <ftello64@plt+0x1eb5c>
   301c0:	nop	{0}
   301c4:	ldr	r3, [fp, #-8]
   301c8:	add	r3, r3, #1
   301cc:	str	r3, [fp, #-8]
   301d0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   301d4:	ldr	r3, [r3, #124]	; 0x7c
   301d8:	ldr	r2, [fp, #-8]
   301dc:	cmp	r2, r3
   301e0:	blt	2fc90 <ftello64@plt+0x1e628>
   301e4:	mov	r3, #0
   301e8:	mov	r0, r3
   301ec:	sub	sp, fp, #4
   301f0:	ldr	fp, [sp]
   301f4:	add	sp, sp, #4
   301f8:	pop	{pc}		; (ldr pc, [sp], #4)
   301fc:	str	fp, [sp, #-8]!
   30200:	str	lr, [sp, #4]
   30204:	add	fp, sp, #4
   30208:	sub	sp, sp, #40	; 0x28
   3020c:	str	r0, [fp, #-16]
   30210:	str	r1, [fp, #-20]	; 0xffffffec
   30214:	str	r2, [fp, #-24]	; 0xffffffe8
   30218:	str	r3, [fp, #-28]	; 0xffffffe4
   3021c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30220:	add	r1, r3, #8
   30224:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30228:	ldr	r2, [r3]
   3022c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30230:	ldr	r0, [r3, #4]
   30234:	mov	r3, #8
   30238:	str	r3, [sp, #8]
   3023c:	ldr	r3, [fp, #4]
   30240:	str	r3, [sp, #4]
   30244:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30248:	str	r3, [sp]
   3024c:	mov	r3, r0
   30250:	ldr	r0, [fp, #-16]
   30254:	bl	303c8 <ftello64@plt+0x1ed60>
   30258:	str	r0, [fp, #-8]
   3025c:	ldr	r3, [fp, #-8]
   30260:	cmp	r3, #0
   30264:	beq	30270 <ftello64@plt+0x1ec08>
   30268:	ldr	r3, [fp, #-8]
   3026c:	b	302f0 <ftello64@plt+0x1ec88>
   30270:	ldr	r3, [fp, #-20]	; 0xffffffec
   30274:	ldr	r2, [r3]
   30278:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3027c:	ldr	r3, [r3, #4]
   30280:	str	r3, [sp]
   30284:	mov	r3, r2
   30288:	ldr	r2, [fp, #4]
   3028c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   30290:	ldr	r0, [fp, #-16]
   30294:	bl	33818 <ftello64@plt+0x221b0>
   30298:	str	r0, [fp, #-8]
   3029c:	ldr	r3, [fp, #-8]
   302a0:	cmp	r3, #0
   302a4:	movne	r3, #1
   302a8:	moveq	r3, #0
   302ac:	uxtb	r3, r3
   302b0:	cmp	r3, #0
   302b4:	beq	302c0 <ftello64@plt+0x1ec58>
   302b8:	ldr	r3, [fp, #-8]
   302bc:	b	302f0 <ftello64@plt+0x1ec88>
   302c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   302c4:	ldr	r2, [r3, #4]
   302c8:	ldr	r3, [fp, #4]
   302cc:	add	r2, r2, r3
   302d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   302d4:	ldr	r3, [r3]
   302d8:	sub	r3, r2, r3
   302dc:	str	r3, [fp, #-12]
   302e0:	ldr	r1, [fp, #-12]
   302e4:	ldr	r0, [fp, #-16]
   302e8:	bl	2d224 <ftello64@plt+0x1bbbc>
   302ec:	mov	r3, r0
   302f0:	mov	r0, r3
   302f4:	sub	sp, fp, #4
   302f8:	ldr	fp, [sp]
   302fc:	add	sp, sp, #4
   30300:	pop	{pc}		; (ldr pc, [sp], #4)
   30304:	push	{fp}		; (str fp, [sp, #-4]!)
   30308:	add	fp, sp, #0
   3030c:	sub	sp, sp, #36	; 0x24
   30310:	str	r0, [fp, #-24]	; 0xffffffe8
   30314:	str	r1, [fp, #-28]	; 0xffffffe4
   30318:	str	r2, [fp, #-32]	; 0xffffffe0
   3031c:	str	r3, [fp, #-36]	; 0xffffffdc
   30320:	mov	r3, #0
   30324:	str	r3, [fp, #-8]
   30328:	b	303a0 <ftello64@plt+0x1ed38>
   3032c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30330:	ldr	r2, [r3, #8]
   30334:	ldr	r3, [fp, #-8]
   30338:	lsl	r3, r3, #2
   3033c:	add	r3, r2, r3
   30340:	ldr	r3, [r3]
   30344:	str	r3, [fp, #-12]
   30348:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3034c:	ldr	r2, [r3]
   30350:	ldr	r3, [fp, #-12]
   30354:	lsl	r3, r3, #3
   30358:	add	r3, r2, r3
   3035c:	str	r3, [fp, #-16]
   30360:	ldr	r3, [fp, #-16]
   30364:	ldrb	r3, [r3, #4]
   30368:	mov	r2, r3
   3036c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   30370:	cmp	r3, r2
   30374:	bne	30394 <ftello64@plt+0x1ed2c>
   30378:	ldr	r3, [fp, #-16]
   3037c:	ldr	r3, [r3]
   30380:	ldr	r2, [fp, #-32]	; 0xffffffe0
   30384:	cmp	r2, r3
   30388:	bne	30394 <ftello64@plt+0x1ed2c>
   3038c:	ldr	r3, [fp, #-12]
   30390:	b	303b8 <ftello64@plt+0x1ed50>
   30394:	ldr	r3, [fp, #-8]
   30398:	add	r3, r3, #1
   3039c:	str	r3, [fp, #-8]
   303a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   303a4:	ldr	r3, [r3, #4]
   303a8:	ldr	r2, [fp, #-8]
   303ac:	cmp	r2, r3
   303b0:	blt	3032c <ftello64@plt+0x1ecc4>
   303b4:	mvn	r3, #0
   303b8:	mov	r0, r3
   303bc:	add	sp, fp, #0
   303c0:	pop	{fp}		; (ldr fp, [sp], #4)
   303c4:	bx	lr
   303c8:	str	fp, [sp, #-8]!
   303cc:	str	lr, [sp, #4]
   303d0:	add	fp, sp, #4
   303d4:	sub	sp, sp, #96	; 0x60
   303d8:	str	r0, [fp, #-80]	; 0xffffffb0
   303dc:	str	r1, [fp, #-84]	; 0xffffffac
   303e0:	str	r2, [fp, #-88]	; 0xffffffa8
   303e4:	str	r3, [fp, #-92]	; 0xffffffa4
   303e8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   303ec:	ldr	r3, [r3, #84]	; 0x54
   303f0:	str	r3, [fp, #-20]	; 0xffffffec
   303f4:	mov	r3, #0
   303f8:	str	r3, [fp, #-60]	; 0xffffffc4
   303fc:	mov	r3, #0
   30400:	str	r3, [fp, #-16]
   30404:	ldr	r3, [fp, #-20]	; 0xffffffec
   30408:	ldr	r2, [r3]
   3040c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   30410:	lsl	r3, r3, #3
   30414:	add	r3, r2, r3
   30418:	ldr	r3, [r3]
   3041c:	str	r3, [fp, #-24]	; 0xffffffe8
   30420:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30424:	ldr	r2, [r3, #120]	; 0x78
   30428:	ldr	r3, [fp, #8]
   3042c:	add	r2, r2, r3
   30430:	ldr	r3, [fp, #-84]	; 0xffffffac
   30434:	ldr	r3, [r3, #4]
   30438:	cmp	r2, r3
   3043c:	movge	r3, #1
   30440:	movlt	r3, #0
   30444:	uxtb	r3, r3
   30448:	cmp	r3, #0
   3044c:	beq	30568 <ftello64@plt+0x1ef00>
   30450:	ldr	r3, [fp, #-84]	; 0xffffffac
   30454:	ldr	r3, [r3, #4]
   30458:	str	r3, [fp, #-28]	; 0xffffffe4
   3045c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30460:	ldr	r2, [r3, #120]	; 0x78
   30464:	ldr	r3, [fp, #8]
   30468:	add	r3, r2, r3
   3046c:	add	r3, r3, #1
   30470:	str	r3, [fp, #-32]	; 0xffffffe0
   30474:	ldr	r2, [fp, #-28]	; 0xffffffe4
   30478:	movw	r3, #65535	; 0xffff
   3047c:	movt	r3, #32767	; 0x7fff
   30480:	sub	r3, r3, r2
   30484:	ldr	r2, [fp, #-32]	; 0xffffffe0
   30488:	cmp	r2, r3
   3048c:	movgt	r3, #1
   30490:	movle	r3, #0
   30494:	uxtb	r3, r3
   30498:	cmp	r3, #0
   3049c:	beq	304a8 <ftello64@plt+0x1ee40>
   304a0:	mov	r3, #12
   304a4:	b	30b64 <ftello64@plt+0x1f4fc>
   304a8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   304ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   304b0:	add	r3, r2, r3
   304b4:	str	r3, [fp, #-36]	; 0xffffffdc
   304b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   304bc:	cmn	r3, #-1073741823	; 0xc0000001
   304c0:	movhi	r3, #1
   304c4:	movls	r3, #0
   304c8:	uxtb	r3, r3
   304cc:	cmp	r3, #0
   304d0:	beq	304dc <ftello64@plt+0x1ee74>
   304d4:	mov	r3, #12
   304d8:	b	30b64 <ftello64@plt+0x1f4fc>
   304dc:	ldr	r3, [fp, #-84]	; 0xffffffac
   304e0:	ldr	r2, [r3, #8]
   304e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   304e8:	lsl	r3, r3, #2
   304ec:	mov	r1, r3
   304f0:	mov	r0, r2
   304f4:	bl	35ffc <ftello64@plt+0x24994>
   304f8:	str	r0, [fp, #-40]	; 0xffffffd8
   304fc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   30500:	cmp	r3, #0
   30504:	moveq	r3, #1
   30508:	movne	r3, #0
   3050c:	uxtb	r3, r3
   30510:	cmp	r3, #0
   30514:	beq	30520 <ftello64@plt+0x1eeb8>
   30518:	mov	r3, #12
   3051c:	b	30b64 <ftello64@plt+0x1f4fc>
   30520:	ldr	r3, [fp, #-84]	; 0xffffffac
   30524:	ldr	r2, [fp, #-40]	; 0xffffffd8
   30528:	str	r2, [r3, #8]
   3052c:	ldr	r3, [fp, #-84]	; 0xffffffac
   30530:	ldr	r2, [fp, #-36]	; 0xffffffdc
   30534:	str	r2, [r3, #4]
   30538:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3053c:	lsl	r3, r3, #2
   30540:	ldr	r2, [fp, #-40]	; 0xffffffd8
   30544:	add	r0, r2, r3
   30548:	ldr	r3, [fp, #-84]	; 0xffffffac
   3054c:	ldr	r2, [r3, #4]
   30550:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30554:	sub	r3, r2, r3
   30558:	lsl	r3, r3, #2
   3055c:	mov	r2, r3
   30560:	mov	r1, #0
   30564:	bl	1153c <memset@plt>
   30568:	ldr	r3, [fp, #-84]	; 0xffffffac
   3056c:	ldr	r3, [r3]
   30570:	cmp	r3, #0
   30574:	beq	30584 <ftello64@plt+0x1ef1c>
   30578:	ldr	r3, [fp, #-84]	; 0xffffffac
   3057c:	ldr	r3, [r3]
   30580:	b	30588 <ftello64@plt+0x1ef20>
   30584:	ldr	r3, [fp, #-92]	; 0xffffffa4
   30588:	str	r3, [fp, #-8]
   3058c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30590:	ldr	r3, [r3, #100]	; 0x64
   30594:	str	r3, [fp, #-44]	; 0xffffffd4
   30598:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3059c:	ldr	r3, [r3, #40]	; 0x28
   305a0:	str	r3, [fp, #-48]	; 0xffffffd0
   305a4:	ldr	r3, [fp, #-84]	; 0xffffffac
   305a8:	ldr	r2, [r3, #8]
   305ac:	ldr	r3, [fp, #-80]	; 0xffffffb0
   305b0:	str	r2, [r3, #100]	; 0x64
   305b4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   305b8:	ldr	r2, [fp, #-8]
   305bc:	str	r2, [r3, #40]	; 0x28
   305c0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   305c4:	ldr	r3, [fp, #-8]
   305c8:	sub	r1, r3, #1
   305cc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   305d0:	ldr	r3, [r3, #88]	; 0x58
   305d4:	mov	r2, r3
   305d8:	bl	1d5cc <ftello64@plt+0xbf64>
   305dc:	str	r0, [fp, #-52]	; 0xffffffcc
   305e0:	ldr	r2, [fp, #-8]
   305e4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   305e8:	cmp	r2, r3
   305ec:	bne	30678 <ftello64@plt+0x1f010>
   305f0:	sub	r3, fp, #72	; 0x48
   305f4:	ldr	r1, [fp, #-88]	; 0xffffffa8
   305f8:	mov	r0, r3
   305fc:	bl	1d850 <ftello64@plt+0xc1e8>
   30600:	mov	r3, r0
   30604:	str	r3, [fp, #-60]	; 0xffffffc4
   30608:	ldr	r3, [fp, #-60]	; 0xffffffc4
   3060c:	cmp	r3, #0
   30610:	movne	r3, #1
   30614:	moveq	r3, #0
   30618:	uxtb	r3, r3
   3061c:	cmp	r3, #0
   30620:	beq	3062c <ftello64@plt+0x1efc4>
   30624:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30628:	b	30b64 <ftello64@plt+0x1f4fc>
   3062c:	sub	r1, fp, #72	; 0x48
   30630:	ldr	r3, [fp, #12]
   30634:	ldr	r2, [fp, #-24]	; 0xffffffe8
   30638:	ldr	r0, [fp, #-20]	; 0xffffffec
   3063c:	bl	30eb4 <ftello64@plt+0x1f84c>
   30640:	mov	r3, r0
   30644:	str	r3, [fp, #-60]	; 0xffffffc4
   30648:	ldr	r3, [fp, #-60]	; 0xffffffc4
   3064c:	cmp	r3, #0
   30650:	movne	r3, #1
   30654:	moveq	r3, #0
   30658:	uxtb	r3, r3
   3065c:	cmp	r3, #0
   30660:	beq	30710 <ftello64@plt+0x1f0a8>
   30664:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30668:	mov	r0, r3
   3066c:	bl	16d88 <ftello64@plt+0x5720>
   30670:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30674:	b	30b64 <ftello64@plt+0x1f4fc>
   30678:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3067c:	ldr	r2, [r3, #100]	; 0x64
   30680:	ldr	r3, [fp, #-8]
   30684:	lsl	r3, r3, #2
   30688:	add	r3, r2, r3
   3068c:	ldr	r3, [r3]
   30690:	str	r3, [fp, #-16]
   30694:	ldr	r3, [fp, #-16]
   30698:	cmp	r3, #0
   3069c:	beq	306fc <ftello64@plt+0x1f094>
   306a0:	ldr	r3, [fp, #-16]
   306a4:	ldrb	r3, [r3, #52]	; 0x34
   306a8:	and	r3, r3, #64	; 0x40
   306ac:	uxtb	r3, r3
   306b0:	cmp	r3, #0
   306b4:	beq	306fc <ftello64@plt+0x1f094>
   306b8:	ldr	r3, [fp, #-16]
   306bc:	add	r2, r3, #4
   306c0:	sub	r3, fp, #72	; 0x48
   306c4:	mov	r1, r2
   306c8:	mov	r0, r3
   306cc:	bl	1da1c <ftello64@plt+0xc3b4>
   306d0:	mov	r3, r0
   306d4:	str	r3, [fp, #-60]	; 0xffffffc4
   306d8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   306dc:	cmp	r3, #0
   306e0:	movne	r3, #1
   306e4:	moveq	r3, #0
   306e8:	uxtb	r3, r3
   306ec:	cmp	r3, #0
   306f0:	beq	30710 <ftello64@plt+0x1f0a8>
   306f4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   306f8:	b	30b64 <ftello64@plt+0x1f4fc>
   306fc:	sub	r3, fp, #72	; 0x48
   30700:	mov	r2, #12
   30704:	mov	r1, #0
   30708:	mov	r0, r3
   3070c:	bl	1153c <memset@plt>
   30710:	ldr	r2, [fp, #-8]
   30714:	ldr	r3, [fp, #-92]	; 0xffffffa4
   30718:	cmp	r2, r3
   3071c:	beq	30744 <ftello64@plt+0x1f0dc>
   30720:	ldr	r3, [fp, #-16]
   30724:	cmp	r3, #0
   30728:	beq	30824 <ftello64@plt+0x1f1bc>
   3072c:	ldr	r3, [fp, #-16]
   30730:	ldrb	r3, [r3, #52]	; 0x34
   30734:	and	r3, r3, #64	; 0x40
   30738:	uxtb	r3, r3
   3073c:	cmp	r3, #0
   30740:	beq	30824 <ftello64@plt+0x1f1bc>
   30744:	ldr	r3, [fp, #-68]	; 0xffffffbc
   30748:	cmp	r3, #0
   3074c:	beq	307a4 <ftello64@plt+0x1f13c>
   30750:	sub	r1, fp, #72	; 0x48
   30754:	ldr	r3, [fp, #12]
   30758:	str	r3, [sp]
   3075c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30760:	ldr	r2, [fp, #-8]
   30764:	ldr	r0, [fp, #-80]	; 0xffffffb0
   30768:	bl	3129c <ftello64@plt+0x1fc34>
   3076c:	mov	r3, r0
   30770:	str	r3, [fp, #-60]	; 0xffffffc4
   30774:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30778:	cmp	r3, #0
   3077c:	movne	r3, #1
   30780:	moveq	r3, #0
   30784:	uxtb	r3, r3
   30788:	cmp	r3, #0
   3078c:	beq	307a4 <ftello64@plt+0x1f13c>
   30790:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30794:	mov	r0, r3
   30798:	bl	16d88 <ftello64@plt+0x5720>
   3079c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   307a0:	b	30b64 <ftello64@plt+0x1f4fc>
   307a4:	sub	r2, fp, #72	; 0x48
   307a8:	sub	r0, fp, #60	; 0x3c
   307ac:	ldr	r3, [fp, #-52]	; 0xffffffcc
   307b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   307b4:	bl	1f360 <ftello64@plt+0xdcf8>
   307b8:	str	r0, [fp, #-16]
   307bc:	ldr	r3, [fp, #-16]
   307c0:	cmp	r3, #0
   307c4:	moveq	r3, #1
   307c8:	movne	r3, #0
   307cc:	uxtb	r3, r3
   307d0:	cmp	r3, #0
   307d4:	beq	30808 <ftello64@plt+0x1f1a0>
   307d8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   307dc:	cmp	r3, #0
   307e0:	movne	r3, #1
   307e4:	moveq	r3, #0
   307e8:	uxtb	r3, r3
   307ec:	cmp	r3, #0
   307f0:	beq	30808 <ftello64@plt+0x1f1a0>
   307f4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   307f8:	mov	r0, r3
   307fc:	bl	16d88 <ftello64@plt+0x5720>
   30800:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30804:	b	30b64 <ftello64@plt+0x1f4fc>
   30808:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3080c:	ldr	r2, [r3, #100]	; 0x64
   30810:	ldr	r3, [fp, #-8]
   30814:	lsl	r3, r3, #2
   30818:	add	r3, r2, r3
   3081c:	ldr	r2, [fp, #-16]
   30820:	str	r2, [r3]
   30824:	mov	r3, #0
   30828:	str	r3, [fp, #-12]
   3082c:	b	30a98 <ftello64@plt+0x1f430>
   30830:	mov	r3, #0
   30834:	str	r3, [fp, #-68]	; 0xffffffbc
   30838:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3083c:	ldr	r2, [r3, #100]	; 0x64
   30840:	ldr	r3, [fp, #-8]
   30844:	add	r3, r3, #1
   30848:	lsl	r3, r3, #2
   3084c:	add	r3, r2, r3
   30850:	ldr	r3, [r3]
   30854:	cmp	r3, #0
   30858:	beq	308c4 <ftello64@plt+0x1f25c>
   3085c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30860:	ldr	r2, [r3, #100]	; 0x64
   30864:	ldr	r3, [fp, #-8]
   30868:	add	r3, r3, #1
   3086c:	lsl	r3, r3, #2
   30870:	add	r3, r2, r3
   30874:	ldr	r3, [r3]
   30878:	add	r2, r3, #4
   3087c:	sub	r3, fp, #72	; 0x48
   30880:	mov	r1, r2
   30884:	mov	r0, r3
   30888:	bl	1e348 <ftello64@plt+0xcce0>
   3088c:	mov	r3, r0
   30890:	str	r3, [fp, #-60]	; 0xffffffc4
   30894:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30898:	cmp	r3, #0
   3089c:	movne	r3, #1
   308a0:	moveq	r3, #0
   308a4:	uxtb	r3, r3
   308a8:	cmp	r3, #0
   308ac:	beq	308c4 <ftello64@plt+0x1f25c>
   308b0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   308b4:	mov	r0, r3
   308b8:	bl	16d88 <ftello64@plt+0x5720>
   308bc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   308c0:	b	30b64 <ftello64@plt+0x1f4fc>
   308c4:	ldr	r3, [fp, #-16]
   308c8:	cmp	r3, #0
   308cc:	beq	30920 <ftello64@plt+0x1f2b8>
   308d0:	ldr	r3, [fp, #-16]
   308d4:	add	r2, r3, #16
   308d8:	sub	r3, fp, #72	; 0x48
   308dc:	ldr	r1, [fp, #-8]
   308e0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   308e4:	bl	30b78 <ftello64@plt+0x1f510>
   308e8:	mov	r3, r0
   308ec:	str	r3, [fp, #-60]	; 0xffffffc4
   308f0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   308f4:	cmp	r3, #0
   308f8:	movne	r3, #1
   308fc:	moveq	r3, #0
   30900:	uxtb	r3, r3
   30904:	cmp	r3, #0
   30908:	beq	30920 <ftello64@plt+0x1f2b8>
   3090c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30910:	mov	r0, r3
   30914:	bl	16d88 <ftello64@plt+0x5720>
   30918:	ldr	r3, [fp, #-60]	; 0xffffffc4
   3091c:	b	30b64 <ftello64@plt+0x1f4fc>
   30920:	ldr	r3, [fp, #-8]
   30924:	add	r3, r3, #1
   30928:	str	r3, [fp, #-8]
   3092c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   30930:	cmp	r3, #0
   30934:	beq	309d8 <ftello64@plt+0x1f370>
   30938:	sub	r1, fp, #72	; 0x48
   3093c:	ldr	r3, [fp, #12]
   30940:	ldr	r2, [fp, #-24]	; 0xffffffe8
   30944:	ldr	r0, [fp, #-20]	; 0xffffffec
   30948:	bl	30eb4 <ftello64@plt+0x1f84c>
   3094c:	mov	r3, r0
   30950:	str	r3, [fp, #-60]	; 0xffffffc4
   30954:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30958:	cmp	r3, #0
   3095c:	movne	r3, #1
   30960:	moveq	r3, #0
   30964:	uxtb	r3, r3
   30968:	cmp	r3, #0
   3096c:	beq	30984 <ftello64@plt+0x1f31c>
   30970:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30974:	mov	r0, r3
   30978:	bl	16d88 <ftello64@plt+0x5720>
   3097c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30980:	b	30b64 <ftello64@plt+0x1f4fc>
   30984:	sub	r1, fp, #72	; 0x48
   30988:	ldr	r3, [fp, #12]
   3098c:	str	r3, [sp]
   30990:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30994:	ldr	r2, [fp, #-8]
   30998:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3099c:	bl	3129c <ftello64@plt+0x1fc34>
   309a0:	mov	r3, r0
   309a4:	str	r3, [fp, #-60]	; 0xffffffc4
   309a8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   309ac:	cmp	r3, #0
   309b0:	movne	r3, #1
   309b4:	moveq	r3, #0
   309b8:	uxtb	r3, r3
   309bc:	cmp	r3, #0
   309c0:	beq	309d8 <ftello64@plt+0x1f370>
   309c4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   309c8:	mov	r0, r3
   309cc:	bl	16d88 <ftello64@plt+0x5720>
   309d0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   309d4:	b	30b64 <ftello64@plt+0x1f4fc>
   309d8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   309dc:	ldr	r3, [fp, #-8]
   309e0:	sub	r1, r3, #1
   309e4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   309e8:	ldr	r3, [r3, #88]	; 0x58
   309ec:	mov	r2, r3
   309f0:	bl	1d5cc <ftello64@plt+0xbf64>
   309f4:	str	r0, [fp, #-52]	; 0xffffffcc
   309f8:	sub	r2, fp, #72	; 0x48
   309fc:	sub	r0, fp, #60	; 0x3c
   30a00:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30a04:	ldr	r1, [fp, #-20]	; 0xffffffec
   30a08:	bl	1f360 <ftello64@plt+0xdcf8>
   30a0c:	str	r0, [fp, #-16]
   30a10:	ldr	r3, [fp, #-16]
   30a14:	cmp	r3, #0
   30a18:	moveq	r3, #1
   30a1c:	movne	r3, #0
   30a20:	uxtb	r3, r3
   30a24:	cmp	r3, #0
   30a28:	beq	30a5c <ftello64@plt+0x1f3f4>
   30a2c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30a30:	cmp	r3, #0
   30a34:	movne	r3, #1
   30a38:	moveq	r3, #0
   30a3c:	uxtb	r3, r3
   30a40:	cmp	r3, #0
   30a44:	beq	30a5c <ftello64@plt+0x1f3f4>
   30a48:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30a4c:	mov	r0, r3
   30a50:	bl	16d88 <ftello64@plt+0x5720>
   30a54:	ldr	r3, [fp, #-60]	; 0xffffffc4
   30a58:	b	30b64 <ftello64@plt+0x1f4fc>
   30a5c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30a60:	ldr	r2, [r3, #100]	; 0x64
   30a64:	ldr	r3, [fp, #-8]
   30a68:	lsl	r3, r3, #2
   30a6c:	add	r3, r2, r3
   30a70:	ldr	r2, [fp, #-16]
   30a74:	str	r2, [r3]
   30a78:	ldr	r3, [fp, #-16]
   30a7c:	cmp	r3, #0
   30a80:	bne	30a90 <ftello64@plt+0x1f428>
   30a84:	ldr	r3, [fp, #-12]
   30a88:	add	r3, r3, #1
   30a8c:	b	30a94 <ftello64@plt+0x1f42c>
   30a90:	mov	r3, #0
   30a94:	str	r3, [fp, #-12]
   30a98:	ldr	r2, [fp, #-8]
   30a9c:	ldr	r3, [fp, #8]
   30aa0:	cmp	r2, r3
   30aa4:	bge	30abc <ftello64@plt+0x1f454>
   30aa8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30aac:	ldr	r3, [r3, #120]	; 0x78
   30ab0:	ldr	r2, [fp, #-12]
   30ab4:	cmp	r2, r3
   30ab8:	ble	30830 <ftello64@plt+0x1f1c8>
   30abc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30ac0:	mov	r0, r3
   30ac4:	bl	16d88 <ftello64@plt+0x5720>
   30ac8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30acc:	ldr	r2, [r3, #100]	; 0x64
   30ad0:	ldr	r3, [fp, #8]
   30ad4:	lsl	r3, r3, #2
   30ad8:	add	r3, r2, r3
   30adc:	ldr	r3, [r3]
   30ae0:	cmp	r3, #0
   30ae4:	beq	30b08 <ftello64@plt+0x1f4a0>
   30ae8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30aec:	ldr	r2, [r3, #100]	; 0x64
   30af0:	ldr	r3, [fp, #8]
   30af4:	lsl	r3, r3, #2
   30af8:	add	r3, r2, r3
   30afc:	ldr	r3, [r3]
   30b00:	add	r3, r3, #4
   30b04:	b	30b0c <ftello64@plt+0x1f4a4>
   30b08:	mov	r3, #0
   30b0c:	str	r3, [fp, #-56]	; 0xffffffc8
   30b10:	ldr	r3, [fp, #-84]	; 0xffffffac
   30b14:	ldr	r2, [fp, #-8]
   30b18:	str	r2, [r3]
   30b1c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30b20:	ldr	r2, [fp, #-44]	; 0xffffffd4
   30b24:	str	r2, [r3, #100]	; 0x64
   30b28:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30b2c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   30b30:	str	r2, [r3, #40]	; 0x28
   30b34:	ldr	r3, [fp, #-56]	; 0xffffffc8
   30b38:	cmp	r3, #0
   30b3c:	beq	30b60 <ftello64@plt+0x1f4f8>
   30b40:	ldr	r1, [fp, #4]
   30b44:	ldr	r0, [fp, #-56]	; 0xffffffc8
   30b48:	bl	1ebd0 <ftello64@plt+0xd568>
   30b4c:	mov	r3, r0
   30b50:	cmp	r3, #0
   30b54:	beq	30b60 <ftello64@plt+0x1f4f8>
   30b58:	mov	r3, #0
   30b5c:	b	30b64 <ftello64@plt+0x1f4fc>
   30b60:	mov	r3, #1
   30b64:	mov	r0, r3
   30b68:	sub	sp, fp, #4
   30b6c:	ldr	fp, [sp]
   30b70:	add	sp, sp, #4
   30b74:	pop	{pc}		; (ldr pc, [sp], #4)
   30b78:	str	r4, [sp, #-12]!
   30b7c:	str	fp, [sp, #4]
   30b80:	str	lr, [sp, #8]
   30b84:	add	fp, sp, #8
   30b88:	sub	sp, sp, #68	; 0x44
   30b8c:	str	r0, [fp, #-64]	; 0xffffffc0
   30b90:	str	r1, [fp, #-68]	; 0xffffffbc
   30b94:	str	r2, [fp, #-72]	; 0xffffffb8
   30b98:	str	r3, [fp, #-76]	; 0xffffffb4
   30b9c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30ba0:	ldr	r3, [r3, #84]	; 0x54
   30ba4:	str	r3, [fp, #-24]	; 0xffffffe8
   30ba8:	mov	r3, #0
   30bac:	str	r3, [fp, #-48]	; 0xffffffd0
   30bb0:	sub	r3, fp, #60	; 0x3c
   30bb4:	mov	r2, #12
   30bb8:	mov	r1, #0
   30bbc:	mov	r0, r3
   30bc0:	bl	1153c <memset@plt>
   30bc4:	mov	r3, #0
   30bc8:	str	r3, [fp, #-16]
   30bcc:	b	30e78 <ftello64@plt+0x1f810>
   30bd0:	mov	r3, #0
   30bd4:	str	r3, [fp, #-20]	; 0xffffffec
   30bd8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   30bdc:	ldr	r2, [r3, #8]
   30be0:	ldr	r3, [fp, #-16]
   30be4:	lsl	r3, r3, #2
   30be8:	add	r3, r2, r3
   30bec:	ldr	r3, [r3]
   30bf0:	str	r3, [fp, #-28]	; 0xffffffe4
   30bf4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30bf8:	ldr	r2, [r3]
   30bfc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30c00:	lsl	r3, r3, #3
   30c04:	add	r3, r2, r3
   30c08:	ldrb	r3, [r3, #4]
   30c0c:	and	r3, r3, #8
   30c10:	cmp	r3, #0
   30c14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30c18:	ldr	r2, [r3]
   30c1c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30c20:	lsl	r3, r3, #3
   30c24:	add	r3, r2, r3
   30c28:	ldrb	r3, [r3, #6]
   30c2c:	and	r3, r3, #16
   30c30:	uxtb	r3, r3
   30c34:	cmp	r3, #0
   30c38:	beq	30ddc <ftello64@plt+0x1f774>
   30c3c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   30c40:	ldr	r3, [fp, #-68]	; 0xffffffbc
   30c44:	ldr	r1, [fp, #-28]	; 0xffffffe4
   30c48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   30c4c:	bl	32bc4 <ftello64@plt+0x2155c>
   30c50:	str	r0, [fp, #-20]	; 0xffffffec
   30c54:	ldr	r3, [fp, #-20]	; 0xffffffec
   30c58:	cmp	r3, #1
   30c5c:	ble	30ddc <ftello64@plt+0x1f774>
   30c60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30c64:	ldr	r2, [r3, #12]
   30c68:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30c6c:	lsl	r3, r3, #2
   30c70:	add	r3, r2, r3
   30c74:	ldr	r3, [r3]
   30c78:	str	r3, [fp, #-32]	; 0xffffffe0
   30c7c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   30c80:	ldr	r3, [fp, #-20]	; 0xffffffec
   30c84:	add	r3, r2, r3
   30c88:	str	r3, [fp, #-36]	; 0xffffffdc
   30c8c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30c90:	ldr	r2, [r3, #100]	; 0x64
   30c94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   30c98:	lsl	r3, r3, #2
   30c9c:	add	r3, r2, r3
   30ca0:	ldr	r3, [r3]
   30ca4:	str	r3, [fp, #-40]	; 0xffffffd8
   30ca8:	mov	r3, #0
   30cac:	str	r3, [fp, #-56]	; 0xffffffc8
   30cb0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   30cb4:	cmp	r3, #0
   30cb8:	beq	30d0c <ftello64@plt+0x1f6a4>
   30cbc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   30cc0:	add	r2, r3, #4
   30cc4:	sub	r3, fp, #60	; 0x3c
   30cc8:	mov	r1, r2
   30ccc:	mov	r0, r3
   30cd0:	bl	1e348 <ftello64@plt+0xcce0>
   30cd4:	mov	r3, r0
   30cd8:	str	r3, [fp, #-48]	; 0xffffffd0
   30cdc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30ce0:	cmp	r3, #0
   30ce4:	movne	r3, #1
   30ce8:	moveq	r3, #0
   30cec:	uxtb	r3, r3
   30cf0:	cmp	r3, #0
   30cf4:	beq	30d0c <ftello64@plt+0x1f6a4>
   30cf8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30cfc:	mov	r0, r3
   30d00:	bl	16d88 <ftello64@plt+0x5720>
   30d04:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30d08:	b	30e9c <ftello64@plt+0x1f834>
   30d0c:	sub	r3, fp, #60	; 0x3c
   30d10:	ldr	r1, [fp, #-32]	; 0xffffffe0
   30d14:	mov	r0, r3
   30d18:	bl	1e7a8 <ftello64@plt+0xd140>
   30d1c:	mov	r3, r0
   30d20:	strb	r3, [fp, #-41]	; 0xffffffd7
   30d24:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   30d28:	eor	r3, r3, #1
   30d2c:	uxtb	r3, r3
   30d30:	cmp	r3, #0
   30d34:	beq	30d4c <ftello64@plt+0x1f6e4>
   30d38:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30d3c:	mov	r0, r3
   30d40:	bl	16d88 <ftello64@plt+0x5720>
   30d44:	mov	r3, #12
   30d48:	b	30e9c <ftello64@plt+0x1f834>
   30d4c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30d50:	ldr	r2, [r3, #100]	; 0x64
   30d54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   30d58:	lsl	r3, r3, #2
   30d5c:	add	r4, r2, r3
   30d60:	sub	r2, fp, #60	; 0x3c
   30d64:	sub	r3, fp, #48	; 0x30
   30d68:	ldr	r1, [fp, #-24]	; 0xffffffe8
   30d6c:	mov	r0, r3
   30d70:	bl	1f1e8 <ftello64@plt+0xdb80>
   30d74:	mov	r3, r0
   30d78:	str	r3, [r4]
   30d7c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30d80:	ldr	r2, [r3, #100]	; 0x64
   30d84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   30d88:	lsl	r3, r3, #2
   30d8c:	add	r3, r2, r3
   30d90:	ldr	r3, [r3]
   30d94:	cmp	r3, #0
   30d98:	moveq	r3, #1
   30d9c:	movne	r3, #0
   30da0:	uxtb	r3, r3
   30da4:	cmp	r3, #0
   30da8:	beq	30ddc <ftello64@plt+0x1f774>
   30dac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30db0:	cmp	r3, #0
   30db4:	movne	r3, #1
   30db8:	moveq	r3, #0
   30dbc:	uxtb	r3, r3
   30dc0:	cmp	r3, #0
   30dc4:	beq	30ddc <ftello64@plt+0x1f774>
   30dc8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30dcc:	mov	r0, r3
   30dd0:	bl	16d88 <ftello64@plt+0x5720>
   30dd4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30dd8:	b	30e9c <ftello64@plt+0x1f834>
   30ddc:	ldr	r3, [fp, #-20]	; 0xffffffec
   30de0:	cmp	r3, #0
   30de4:	bne	30e18 <ftello64@plt+0x1f7b0>
   30de8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30dec:	ldr	r2, [r3]
   30df0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30df4:	lsl	r3, r3, #3
   30df8:	add	r3, r2, r3
   30dfc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   30e00:	mov	r1, r3
   30e04:	ldr	r0, [fp, #-64]	; 0xffffffc0
   30e08:	bl	33134 <ftello64@plt+0x21acc>
   30e0c:	mov	r3, r0
   30e10:	cmp	r3, #0
   30e14:	beq	30e6c <ftello64@plt+0x1f804>
   30e18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30e1c:	ldr	r2, [r3, #12]
   30e20:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30e24:	lsl	r3, r3, #2
   30e28:	add	r3, r2, r3
   30e2c:	ldr	r3, [r3]
   30e30:	mov	r1, r3
   30e34:	ldr	r0, [fp, #-76]	; 0xffffffb4
   30e38:	bl	1e7a8 <ftello64@plt+0xd140>
   30e3c:	mov	r3, r0
   30e40:	strb	r3, [fp, #-41]	; 0xffffffd7
   30e44:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   30e48:	eor	r3, r3, #1
   30e4c:	uxtb	r3, r3
   30e50:	cmp	r3, #0
   30e54:	beq	30e6c <ftello64@plt+0x1f804>
   30e58:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30e5c:	mov	r0, r3
   30e60:	bl	16d88 <ftello64@plt+0x5720>
   30e64:	mov	r3, #12
   30e68:	b	30e9c <ftello64@plt+0x1f834>
   30e6c:	ldr	r3, [fp, #-16]
   30e70:	add	r3, r3, #1
   30e74:	str	r3, [fp, #-16]
   30e78:	ldr	r3, [fp, #-72]	; 0xffffffb8
   30e7c:	ldr	r3, [r3, #4]
   30e80:	ldr	r2, [fp, #-16]
   30e84:	cmp	r2, r3
   30e88:	blt	30bd0 <ftello64@plt+0x1f568>
   30e8c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30e90:	mov	r0, r3
   30e94:	bl	16d88 <ftello64@plt+0x5720>
   30e98:	mov	r3, #0
   30e9c:	mov	r0, r3
   30ea0:	sub	sp, fp, #8
   30ea4:	ldr	r4, [sp]
   30ea8:	ldr	fp, [sp, #4]
   30eac:	add	sp, sp, #8
   30eb0:	pop	{pc}		; (ldr pc, [sp], #4)
   30eb4:	str	fp, [sp, #-8]!
   30eb8:	str	lr, [sp, #4]
   30ebc:	add	fp, sp, #4
   30ec0:	sub	sp, sp, #56	; 0x38
   30ec4:	str	r0, [fp, #-40]	; 0xffffffd8
   30ec8:	str	r1, [fp, #-44]	; 0xffffffd4
   30ecc:	str	r2, [fp, #-48]	; 0xffffffd0
   30ed0:	str	r3, [fp, #-52]	; 0xffffffcc
   30ed4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30ed8:	ldr	r3, [r3, #4]
   30edc:	cmp	r3, #0
   30ee0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30ee4:	ldr	r2, [r3, #4]
   30ee8:	sub	r3, fp, #36	; 0x24
   30eec:	mov	r1, r2
   30ef0:	mov	r0, r3
   30ef4:	bl	1d7c0 <ftello64@plt+0xc158>
   30ef8:	str	r0, [fp, #-12]
   30efc:	ldr	r3, [fp, #-12]
   30f00:	cmp	r3, #0
   30f04:	movne	r3, #1
   30f08:	moveq	r3, #0
   30f0c:	uxtb	r3, r3
   30f10:	cmp	r3, #0
   30f14:	beq	30f20 <ftello64@plt+0x1f8b8>
   30f18:	ldr	r3, [fp, #-12]
   30f1c:	b	31074 <ftello64@plt+0x1fa0c>
   30f20:	mov	r3, #0
   30f24:	str	r3, [fp, #-8]
   30f28:	b	31030 <ftello64@plt+0x1f9c8>
   30f2c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30f30:	ldr	r2, [r3, #8]
   30f34:	ldr	r3, [fp, #-8]
   30f38:	lsl	r3, r3, #2
   30f3c:	add	r3, r2, r3
   30f40:	ldr	r3, [r3]
   30f44:	str	r3, [fp, #-16]
   30f48:	ldr	r3, [fp, #-40]	; 0xffffffd8
   30f4c:	ldr	r1, [r3, #24]
   30f50:	ldr	r2, [fp, #-16]
   30f54:	mov	r3, r2
   30f58:	lsl	r3, r3, #1
   30f5c:	add	r3, r3, r2
   30f60:	lsl	r3, r3, #2
   30f64:	add	r3, r1, r3
   30f68:	str	r3, [fp, #-20]	; 0xffffffec
   30f6c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30f70:	ldr	r2, [fp, #-48]	; 0xffffffd0
   30f74:	ldr	r1, [fp, #-20]	; 0xffffffec
   30f78:	ldr	r0, [fp, #-40]	; 0xffffffd8
   30f7c:	bl	30304 <ftello64@plt+0x1ec9c>
   30f80:	str	r0, [fp, #-24]	; 0xffffffe8
   30f84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30f88:	cmn	r3, #1
   30f8c:	bne	30fd4 <ftello64@plt+0x1f96c>
   30f90:	sub	r3, fp, #36	; 0x24
   30f94:	ldr	r1, [fp, #-20]	; 0xffffffec
   30f98:	mov	r0, r3
   30f9c:	bl	1e348 <ftello64@plt+0xcce0>
   30fa0:	str	r0, [fp, #-12]
   30fa4:	ldr	r3, [fp, #-12]
   30fa8:	cmp	r3, #0
   30fac:	movne	r3, #1
   30fb0:	moveq	r3, #0
   30fb4:	uxtb	r3, r3
   30fb8:	cmp	r3, #0
   30fbc:	beq	31024 <ftello64@plt+0x1f9bc>
   30fc0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30fc4:	mov	r0, r3
   30fc8:	bl	16d88 <ftello64@plt+0x5720>
   30fcc:	ldr	r3, [fp, #-12]
   30fd0:	b	31074 <ftello64@plt+0x1fa0c>
   30fd4:	sub	r1, fp, #36	; 0x24
   30fd8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30fdc:	str	r3, [sp]
   30fe0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30fe4:	ldr	r2, [fp, #-16]
   30fe8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   30fec:	bl	31088 <ftello64@plt+0x1fa20>
   30ff0:	str	r0, [fp, #-12]
   30ff4:	ldr	r3, [fp, #-12]
   30ff8:	cmp	r3, #0
   30ffc:	movne	r3, #1
   31000:	moveq	r3, #0
   31004:	uxtb	r3, r3
   31008:	cmp	r3, #0
   3100c:	beq	31024 <ftello64@plt+0x1f9bc>
   31010:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31014:	mov	r0, r3
   31018:	bl	16d88 <ftello64@plt+0x5720>
   3101c:	ldr	r3, [fp, #-12]
   31020:	b	31074 <ftello64@plt+0x1fa0c>
   31024:	ldr	r3, [fp, #-8]
   31028:	add	r3, r3, #1
   3102c:	str	r3, [fp, #-8]
   31030:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31034:	ldr	r3, [r3, #4]
   31038:	ldr	r2, [fp, #-8]
   3103c:	cmp	r2, r3
   31040:	blt	30f2c <ftello64@plt+0x1f8c4>
   31044:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31048:	ldr	r3, [r3, #8]
   3104c:	mov	r0, r3
   31050:	bl	16d88 <ftello64@plt+0x5720>
   31054:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31058:	mov	r0, r3
   3105c:	sub	r1, fp, #36	; 0x24
   31060:	ldrd	r2, [r1]
   31064:	strd	r2, [r0]
   31068:	ldr	r3, [r1, #8]
   3106c:	str	r3, [r0, #8]
   31070:	mov	r3, #0
   31074:	mov	r0, r3
   31078:	sub	sp, fp, #4
   3107c:	ldr	fp, [sp]
   31080:	add	sp, sp, #4
   31084:	pop	{pc}		; (ldr pc, [sp], #4)
   31088:	str	fp, [sp, #-8]!
   3108c:	str	lr, [sp, #4]
   31090:	add	fp, sp, #4
   31094:	sub	sp, sp, #40	; 0x28
   31098:	str	r0, [fp, #-24]	; 0xffffffe8
   3109c:	str	r1, [fp, #-28]	; 0xffffffe4
   310a0:	str	r2, [fp, #-32]	; 0xffffffe0
   310a4:	str	r3, [fp, #-36]	; 0xffffffdc
   310a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   310ac:	str	r3, [fp, #-8]
   310b0:	b	3125c <ftello64@plt+0x1fbf4>
   310b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   310b8:	ldr	r2, [r3]
   310bc:	ldr	r3, [fp, #-8]
   310c0:	lsl	r3, r3, #3
   310c4:	add	r3, r2, r3
   310c8:	ldrb	r3, [r3, #4]
   310cc:	mov	r2, r3
   310d0:	ldr	r3, [fp, #4]
   310d4:	cmp	r3, r2
   310d8:	bne	3113c <ftello64@plt+0x1fad4>
   310dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   310e0:	ldr	r2, [r3]
   310e4:	ldr	r3, [fp, #-8]
   310e8:	lsl	r3, r3, #3
   310ec:	add	r3, r2, r3
   310f0:	ldr	r3, [r3]
   310f4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   310f8:	cmp	r2, r3
   310fc:	bne	3113c <ftello64@plt+0x1fad4>
   31100:	ldr	r3, [fp, #4]
   31104:	cmp	r3, #9
   31108:	bne	31278 <ftello64@plt+0x1fc10>
   3110c:	ldr	r1, [fp, #-8]
   31110:	ldr	r0, [fp, #-28]	; 0xffffffe4
   31114:	bl	1e7a8 <ftello64@plt+0xd140>
   31118:	mov	r3, r0
   3111c:	strb	r3, [fp, #-9]
   31120:	ldrb	r3, [fp, #-9]
   31124:	eor	r3, r3, #1
   31128:	uxtb	r3, r3
   3112c:	cmp	r3, #0
   31130:	beq	31278 <ftello64@plt+0x1fc10>
   31134:	mov	r3, #12
   31138:	b	31288 <ftello64@plt+0x1fc20>
   3113c:	ldr	r1, [fp, #-8]
   31140:	ldr	r0, [fp, #-28]	; 0xffffffe4
   31144:	bl	1e7a8 <ftello64@plt+0xd140>
   31148:	mov	r3, r0
   3114c:	strb	r3, [fp, #-9]
   31150:	ldrb	r3, [fp, #-9]
   31154:	eor	r3, r3, #1
   31158:	uxtb	r3, r3
   3115c:	cmp	r3, #0
   31160:	beq	3116c <ftello64@plt+0x1fb04>
   31164:	mov	r3, #12
   31168:	b	31288 <ftello64@plt+0x1fc20>
   3116c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31170:	ldr	r1, [r3, #20]
   31174:	ldr	r2, [fp, #-8]
   31178:	mov	r3, r2
   3117c:	lsl	r3, r3, #1
   31180:	add	r3, r3, r2
   31184:	lsl	r3, r3, #2
   31188:	add	r3, r1, r3
   3118c:	ldr	r3, [r3, #4]
   31190:	cmp	r3, #0
   31194:	beq	31280 <ftello64@plt+0x1fc18>
   31198:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3119c:	ldr	r1, [r3, #20]
   311a0:	ldr	r2, [fp, #-8]
   311a4:	mov	r3, r2
   311a8:	lsl	r3, r3, #1
   311ac:	add	r3, r3, r2
   311b0:	lsl	r3, r3, #2
   311b4:	add	r3, r1, r3
   311b8:	ldr	r3, [r3, #4]
   311bc:	cmp	r3, #2
   311c0:	bne	31230 <ftello64@plt+0x1fbc8>
   311c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   311c8:	ldr	r1, [r3, #20]
   311cc:	ldr	r2, [fp, #-8]
   311d0:	mov	r3, r2
   311d4:	lsl	r3, r3, #1
   311d8:	add	r3, r3, r2
   311dc:	lsl	r3, r3, #2
   311e0:	add	r3, r1, r3
   311e4:	ldr	r3, [r3, #8]
   311e8:	add	r3, r3, #4
   311ec:	ldr	r2, [r3]
   311f0:	ldr	r3, [fp, #4]
   311f4:	str	r3, [sp]
   311f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   311fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   31200:	ldr	r0, [fp, #-24]	; 0xffffffe8
   31204:	bl	31088 <ftello64@plt+0x1fa20>
   31208:	str	r0, [fp, #-16]
   3120c:	ldr	r3, [fp, #-16]
   31210:	cmp	r3, #0
   31214:	movne	r3, #1
   31218:	moveq	r3, #0
   3121c:	uxtb	r3, r3
   31220:	cmp	r3, #0
   31224:	beq	31230 <ftello64@plt+0x1fbc8>
   31228:	ldr	r3, [fp, #-16]
   3122c:	b	31288 <ftello64@plt+0x1fc20>
   31230:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31234:	ldr	r1, [r3, #20]
   31238:	ldr	r2, [fp, #-8]
   3123c:	mov	r3, r2
   31240:	lsl	r3, r3, #1
   31244:	add	r3, r3, r2
   31248:	lsl	r3, r3, #2
   3124c:	add	r3, r1, r3
   31250:	ldr	r3, [r3, #8]
   31254:	ldr	r3, [r3]
   31258:	str	r3, [fp, #-8]
   3125c:	ldr	r1, [fp, #-8]
   31260:	ldr	r0, [fp, #-28]	; 0xffffffe4
   31264:	bl	1ebd0 <ftello64@plt+0xd568>
   31268:	mov	r3, r0
   3126c:	cmp	r3, #0
   31270:	beq	310b4 <ftello64@plt+0x1fa4c>
   31274:	b	31284 <ftello64@plt+0x1fc1c>
   31278:	nop	{0}
   3127c:	b	31284 <ftello64@plt+0x1fc1c>
   31280:	nop	{0}
   31284:	mov	r3, #0
   31288:	mov	r0, r3
   3128c:	sub	sp, fp, #4
   31290:	ldr	fp, [sp]
   31294:	add	sp, sp, #4
   31298:	pop	{pc}		; (ldr pc, [sp], #4)
   3129c:	str	r4, [sp, #-12]!
   312a0:	str	fp, [sp, #4]
   312a4:	str	lr, [sp, #8]
   312a8:	add	fp, sp, #8
   312ac:	sub	sp, sp, #84	; 0x54
   312b0:	str	r0, [fp, #-80]	; 0xffffffb0
   312b4:	str	r1, [fp, #-84]	; 0xffffffac
   312b8:	str	r2, [fp, #-88]	; 0xffffffa8
   312bc:	str	r3, [fp, #-92]	; 0xffffffa4
   312c0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   312c4:	ldr	r3, [r3, #84]	; 0x54
   312c8:	str	r3, [fp, #-20]	; 0xffffffec
   312cc:	ldr	r1, [fp, #-88]	; 0xffffffa8
   312d0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   312d4:	bl	33b30 <ftello64@plt+0x224c8>
   312d8:	str	r0, [fp, #-24]	; 0xffffffe8
   312dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   312e0:	cmn	r3, #1
   312e4:	bne	312f0 <ftello64@plt+0x1fc88>
   312e8:	mov	r3, #0
   312ec:	b	316c0 <ftello64@plt+0x20058>
   312f0:	nop	{0}
   312f4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   312f8:	ldr	r1, [r3, #116]	; 0x74
   312fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   31300:	mov	r3, r2
   31304:	lsl	r3, r3, #1
   31308:	add	r3, r3, r2
   3130c:	lsl	r3, r3, #3
   31310:	add	r3, r1, r3
   31314:	str	r3, [fp, #-16]
   31318:	ldr	r3, [fp, #-16]
   3131c:	ldr	r3, [r3]
   31320:	mov	r1, r3
   31324:	ldr	r0, [fp, #-84]	; 0xffffffac
   31328:	bl	1ebd0 <ftello64@plt+0xd568>
   3132c:	mov	r3, r0
   31330:	cmp	r3, #0
   31334:	beq	31690 <ftello64@plt+0x20028>
   31338:	ldr	r3, [fp, #-16]
   3133c:	ldr	r2, [r3, #12]
   31340:	ldr	r3, [fp, #-88]	; 0xffffffa8
   31344:	add	r2, r2, r3
   31348:	ldr	r3, [fp, #-16]
   3134c:	ldr	r3, [r3, #8]
   31350:	sub	r3, r2, r3
   31354:	str	r3, [fp, #-28]	; 0xffffffe4
   31358:	ldr	r2, [fp, #-28]	; 0xffffffe4
   3135c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   31360:	cmp	r2, r3
   31364:	bne	314a4 <ftello64@plt+0x1fe3c>
   31368:	ldr	r3, [fp, #-20]	; 0xffffffec
   3136c:	ldr	r2, [r3, #20]
   31370:	ldr	r3, [fp, #-16]
   31374:	ldr	r3, [r3]
   31378:	mov	r1, r3
   3137c:	mov	r3, r1
   31380:	lsl	r3, r3, #1
   31384:	add	r3, r3, r1
   31388:	lsl	r3, r3, #2
   3138c:	add	r3, r2, r3
   31390:	ldr	r3, [r3, #8]
   31394:	ldr	r3, [r3]
   31398:	str	r3, [fp, #-32]	; 0xffffffe0
   3139c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   313a0:	ldr	r0, [fp, #-84]	; 0xffffffac
   313a4:	bl	1ebd0 <ftello64@plt+0xd568>
   313a8:	mov	r3, r0
   313ac:	cmp	r3, #0
   313b0:	bne	31698 <ftello64@plt+0x20030>
   313b4:	sub	r3, fp, #60	; 0x3c
   313b8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   313bc:	mov	r0, r3
   313c0:	bl	1d850 <ftello64@plt+0xc1e8>
   313c4:	mov	r3, r0
   313c8:	str	r3, [fp, #-48]	; 0xffffffd0
   313cc:	sub	r1, fp, #60	; 0x3c
   313d0:	ldr	r3, [fp, #4]
   313d4:	ldr	r2, [fp, #-92]	; 0xffffffa4
   313d8:	ldr	r0, [fp, #-20]	; 0xffffffec
   313dc:	bl	30eb4 <ftello64@plt+0x1f84c>
   313e0:	str	r0, [fp, #-36]	; 0xffffffdc
   313e4:	sub	r3, fp, #60	; 0x3c
   313e8:	mov	r1, r3
   313ec:	ldr	r0, [fp, #-84]	; 0xffffffac
   313f0:	bl	1e348 <ftello64@plt+0xcce0>
   313f4:	str	r0, [fp, #-40]	; 0xffffffd8
   313f8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   313fc:	mov	r0, r3
   31400:	bl	16d88 <ftello64@plt+0x5720>
   31404:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31408:	cmp	r3, #0
   3140c:	movne	r3, #1
   31410:	moveq	r3, #0
   31414:	uxtb	r3, r3
   31418:	cmp	r3, #0
   3141c:	bne	3143c <ftello64@plt+0x1fdd4>
   31420:	ldr	r3, [fp, #-36]	; 0xffffffdc
   31424:	cmp	r3, #0
   31428:	movne	r3, #1
   3142c:	moveq	r3, #0
   31430:	uxtb	r3, r3
   31434:	cmp	r3, #0
   31438:	beq	31444 <ftello64@plt+0x1fddc>
   3143c:	mov	r3, #1
   31440:	b	31448 <ftello64@plt+0x1fde0>
   31444:	mov	r3, #0
   31448:	cmp	r3, #0
   3144c:	bne	3146c <ftello64@plt+0x1fe04>
   31450:	ldr	r3, [fp, #-40]	; 0xffffffd8
   31454:	cmp	r3, #0
   31458:	movne	r3, #1
   3145c:	moveq	r3, #0
   31460:	uxtb	r3, r3
   31464:	cmp	r3, #0
   31468:	beq	312f4 <ftello64@plt+0x1fc8c>
   3146c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31470:	cmp	r3, #0
   31474:	bne	31494 <ftello64@plt+0x1fe2c>
   31478:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3147c:	cmp	r3, #0
   31480:	beq	3148c <ftello64@plt+0x1fe24>
   31484:	ldr	r3, [fp, #-36]	; 0xffffffdc
   31488:	b	31498 <ftello64@plt+0x1fe30>
   3148c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   31490:	b	31498 <ftello64@plt+0x1fe30>
   31494:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31498:	str	r3, [fp, #-48]	; 0xffffffd0
   3149c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   314a0:	b	316c0 <ftello64@plt+0x20058>
   314a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   314a8:	ldr	r2, [r3, #12]
   314ac:	ldr	r3, [fp, #-16]
   314b0:	ldr	r3, [r3]
   314b4:	lsl	r3, r3, #2
   314b8:	add	r3, r2, r3
   314bc:	ldr	r3, [r3]
   314c0:	str	r3, [fp, #-32]	; 0xffffffe0
   314c4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   314c8:	ldr	r2, [r3, #100]	; 0x64
   314cc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   314d0:	lsl	r3, r3, #2
   314d4:	add	r3, r2, r3
   314d8:	ldr	r3, [r3]
   314dc:	cmp	r3, #0
   314e0:	beq	315c4 <ftello64@plt+0x1ff5c>
   314e4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   314e8:	ldr	r2, [r3, #100]	; 0x64
   314ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   314f0:	lsl	r3, r3, #2
   314f4:	add	r3, r2, r3
   314f8:	ldr	r3, [r3]
   314fc:	add	r3, r3, #4
   31500:	ldr	r1, [fp, #-32]	; 0xffffffe0
   31504:	mov	r0, r3
   31508:	bl	1ebd0 <ftello64@plt+0xd568>
   3150c:	mov	r3, r0
   31510:	cmp	r3, #0
   31514:	bne	316a0 <ftello64@plt+0x20038>
   31518:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3151c:	ldr	r2, [r3, #100]	; 0x64
   31520:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31524:	lsl	r3, r3, #2
   31528:	add	r3, r2, r3
   3152c:	ldr	r3, [r3]
   31530:	add	r2, r3, #4
   31534:	sub	r3, fp, #72	; 0x48
   31538:	mov	r1, r2
   3153c:	mov	r0, r3
   31540:	bl	1da1c <ftello64@plt+0xc3b4>
   31544:	mov	r3, r0
   31548:	str	r3, [fp, #-48]	; 0xffffffd0
   3154c:	sub	r3, fp, #72	; 0x48
   31550:	ldr	r1, [fp, #-32]	; 0xffffffe0
   31554:	mov	r0, r3
   31558:	bl	1e7a8 <ftello64@plt+0xd140>
   3155c:	mov	r3, r0
   31560:	strb	r3, [fp, #-41]	; 0xffffffd7
   31564:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31568:	cmp	r3, #0
   3156c:	movne	r3, #1
   31570:	moveq	r3, #0
   31574:	uxtb	r3, r3
   31578:	cmp	r3, #0
   3157c:	bne	31594 <ftello64@plt+0x1ff2c>
   31580:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   31584:	eor	r3, r3, #1
   31588:	uxtb	r3, r3
   3158c:	cmp	r3, #0
   31590:	beq	31600 <ftello64@plt+0x1ff98>
   31594:	ldr	r3, [fp, #-64]	; 0xffffffc0
   31598:	mov	r0, r3
   3159c:	bl	16d88 <ftello64@plt+0x5720>
   315a0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   315a4:	cmp	r3, #0
   315a8:	beq	315b4 <ftello64@plt+0x1ff4c>
   315ac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   315b0:	b	315b8 <ftello64@plt+0x1ff50>
   315b4:	mov	r3, #12
   315b8:	str	r3, [fp, #-48]	; 0xffffffd0
   315bc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   315c0:	b	316c0 <ftello64@plt+0x20058>
   315c4:	sub	r3, fp, #72	; 0x48
   315c8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   315cc:	mov	r0, r3
   315d0:	bl	1d850 <ftello64@plt+0xc1e8>
   315d4:	mov	r3, r0
   315d8:	str	r3, [fp, #-48]	; 0xffffffd0
   315dc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   315e0:	cmp	r3, #0
   315e4:	movne	r3, #1
   315e8:	moveq	r3, #0
   315ec:	uxtb	r3, r3
   315f0:	cmp	r3, #0
   315f4:	beq	31600 <ftello64@plt+0x1ff98>
   315f8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   315fc:	b	316c0 <ftello64@plt+0x20058>
   31600:	ldr	r3, [fp, #-80]	; 0xffffffb0
   31604:	ldr	r2, [r3, #100]	; 0x64
   31608:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3160c:	lsl	r3, r3, #2
   31610:	add	r4, r2, r3
   31614:	sub	r2, fp, #72	; 0x48
   31618:	sub	r3, fp, #48	; 0x30
   3161c:	ldr	r1, [fp, #-20]	; 0xffffffec
   31620:	mov	r0, r3
   31624:	bl	1f1e8 <ftello64@plt+0xdb80>
   31628:	mov	r3, r0
   3162c:	str	r3, [r4]
   31630:	ldr	r3, [fp, #-64]	; 0xffffffc0
   31634:	mov	r0, r3
   31638:	bl	16d88 <ftello64@plt+0x5720>
   3163c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   31640:	ldr	r2, [r3, #100]	; 0x64
   31644:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31648:	lsl	r3, r3, #2
   3164c:	add	r3, r2, r3
   31650:	ldr	r3, [r3]
   31654:	cmp	r3, #0
   31658:	moveq	r3, #1
   3165c:	movne	r3, #0
   31660:	uxtb	r3, r3
   31664:	cmp	r3, #0
   31668:	beq	316a4 <ftello64@plt+0x2003c>
   3166c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31670:	cmp	r3, #0
   31674:	movne	r3, #1
   31678:	moveq	r3, #0
   3167c:	uxtb	r3, r3
   31680:	cmp	r3, #0
   31684:	beq	316a4 <ftello64@plt+0x2003c>
   31688:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3168c:	b	316c0 <ftello64@plt+0x20058>
   31690:	nop	{0}
   31694:	b	316a4 <ftello64@plt+0x2003c>
   31698:	nop	{0}
   3169c:	b	316a4 <ftello64@plt+0x2003c>
   316a0:	nop	{0}
   316a4:	ldr	r3, [fp, #-16]
   316a8:	add	r2, r3, #24
   316ac:	str	r2, [fp, #-16]
   316b0:	ldrb	r3, [r3, #20]
   316b4:	cmp	r3, #0
   316b8:	bne	31318 <ftello64@plt+0x1fcb0>
   316bc:	mov	r3, #0
   316c0:	mov	r0, r3
   316c4:	sub	sp, fp, #8
   316c8:	ldr	r4, [sp]
   316cc:	ldr	fp, [sp, #4]
   316d0:	add	sp, sp, #8
   316d4:	pop	{pc}		; (ldr pc, [sp], #4)
   316d8:	str	fp, [sp, #-8]!
   316dc:	str	lr, [sp, #4]
   316e0:	add	fp, sp, #4
   316e4:	sub	sp, sp, #14400	; 0x3840
   316e8:	sub	sp, sp, #32
   316ec:	sub	r3, fp, #12288	; 0x3000
   316f0:	sub	r3, r3, #4
   316f4:	str	r0, [r3, #-2140]	; 0xfffff7a4
   316f8:	sub	r3, fp, #12288	; 0x3000
   316fc:	sub	r3, r3, #4
   31700:	str	r1, [r3, #-2144]	; 0xfffff7a0
   31704:	mov	r3, #0
   31708:	strb	r3, [fp, #-17]	; 0xffffffef
   3170c:	sub	r3, fp, #12288	; 0x3000
   31710:	sub	r3, r3, #4
   31714:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   31718:	mov	r2, #0
   3171c:	str	r2, [r3, #44]	; 0x2c
   31720:	sub	r3, fp, #12288	; 0x3000
   31724:	sub	r3, r3, #4
   31728:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   3172c:	ldr	r2, [r3, #44]	; 0x2c
   31730:	sub	r3, fp, #12288	; 0x3000
   31734:	sub	r3, r3, #4
   31738:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   3173c:	str	r2, [r3, #48]	; 0x30
   31740:	sub	r3, fp, #14400	; 0x3840
   31744:	sub	r3, r3, #4
   31748:	sub	r3, r3, #20
   3174c:	sub	r2, fp, #6208	; 0x1840
   31750:	sub	r2, r2, #4
   31754:	sub	r2, r2, #20
   31758:	sub	r1, fp, #12288	; 0x3000
   3175c:	sub	r1, r1, #4
   31760:	sub	r0, fp, #12288	; 0x3000
   31764:	sub	r0, r0, #4
   31768:	ldr	r1, [r1, #-2144]	; 0xfffff7a0
   3176c:	ldr	r0, [r0, #-2140]	; 0xfffff7a4
   31770:	bl	32184 <ftello64@plt+0x20b1c>
   31774:	str	r0, [fp, #-36]	; 0xffffffdc
   31778:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3177c:	cmp	r3, #0
   31780:	movle	r3, #1
   31784:	movgt	r3, #0
   31788:	uxtb	r3, r3
   3178c:	cmp	r3, #0
   31790:	beq	31804 <ftello64@plt+0x2019c>
   31794:	ldr	r3, [fp, #-36]	; 0xffffffdc
   31798:	cmp	r3, #0
   3179c:	bne	317fc <ftello64@plt+0x20194>
   317a0:	mov	r1, #256	; 0x100
   317a4:	mov	r0, #4
   317a8:	bl	35e9c <ftello64@plt+0x24834>
   317ac:	mov	r3, r0
   317b0:	mov	r2, r3
   317b4:	sub	r3, fp, #12288	; 0x3000
   317b8:	sub	r3, r3, #4
   317bc:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   317c0:	str	r2, [r3, #44]	; 0x2c
   317c4:	sub	r3, fp, #12288	; 0x3000
   317c8:	sub	r3, r3, #4
   317cc:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   317d0:	ldr	r3, [r3, #44]	; 0x2c
   317d4:	cmp	r3, #0
   317d8:	moveq	r3, #1
   317dc:	movne	r3, #0
   317e0:	uxtb	r3, r3
   317e4:	cmp	r3, #0
   317e8:	beq	317f4 <ftello64@plt+0x2018c>
   317ec:	mov	r3, #0
   317f0:	b	32170 <ftello64@plt+0x20b08>
   317f4:	mov	r3, #1
   317f8:	b	32170 <ftello64@plt+0x20b08>
   317fc:	mov	r3, #0
   31800:	b	32170 <ftello64@plt+0x20b08>
   31804:	ldr	r3, [fp, #-36]	; 0xffffffdc
   31808:	add	r2, r3, #1
   3180c:	sub	r3, fp, #3120	; 0xc30
   31810:	sub	r3, r3, #4
   31814:	sub	r3, r3, #4
   31818:	mov	r1, r2
   3181c:	mov	r0, r3
   31820:	bl	1d7c0 <ftello64@plt+0xc158>
   31824:	mov	r3, r0
   31828:	str	r3, [fp, #-44]	; 0xffffffd4
   3182c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31830:	cmp	r3, #0
   31834:	movne	r3, #1
   31838:	moveq	r3, #0
   3183c:	uxtb	r3, r3
   31840:	cmp	r3, #0
   31844:	beq	318e4 <ftello64@plt+0x2027c>
   31848:	nop	{0}
   3184c:	b	31874 <ftello64@plt+0x2020c>
   31850:	nop	{0}
   31854:	b	31874 <ftello64@plt+0x2020c>
   31858:	nop	{0}
   3185c:	b	31874 <ftello64@plt+0x2020c>
   31860:	nop	{0}
   31864:	b	31874 <ftello64@plt+0x2020c>
   31868:	nop	{0}
   3186c:	b	31874 <ftello64@plt+0x2020c>
   31870:	nop	{0}
   31874:	ldr	r3, [fp, #-3120]	; 0xfffff3d0
   31878:	mov	r0, r3
   3187c:	bl	16d88 <ftello64@plt+0x5720>
   31880:	mov	r3, #0
   31884:	str	r3, [fp, #-8]
   31888:	b	318cc <ftello64@plt+0x20264>
   3188c:	ldr	r2, [fp, #-8]
   31890:	mov	r3, r2
   31894:	lsl	r3, r3, #1
   31898:	add	r3, r3, r2
   3189c:	lsl	r3, r3, #2
   318a0:	mov	r2, r3
   318a4:	sub	r3, fp, #6208	; 0x1840
   318a8:	sub	r3, r3, #4
   318ac:	sub	r3, r3, #20
   318b0:	add	r3, r3, r2
   318b4:	ldr	r3, [r3, #8]
   318b8:	mov	r0, r3
   318bc:	bl	16d88 <ftello64@plt+0x5720>
   318c0:	ldr	r3, [fp, #-8]
   318c4:	add	r3, r3, #1
   318c8:	str	r3, [fp, #-8]
   318cc:	ldr	r2, [fp, #-8]
   318d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   318d4:	cmp	r2, r3
   318d8:	blt	3188c <ftello64@plt+0x20224>
   318dc:	mov	r3, #0
   318e0:	b	32170 <ftello64@plt+0x20b08>
   318e4:	sub	r3, fp, #3152	; 0xc50
   318e8:	sub	r3, r3, #4
   318ec:	sub	r3, r3, #4
   318f0:	mov	r0, r3
   318f4:	bl	1a998 <ftello64@plt+0x9330>
   318f8:	mov	r3, #0
   318fc:	str	r3, [fp, #-8]
   31900:	b	31ccc <ftello64@plt+0x20664>
   31904:	mov	r3, #0
   31908:	str	r3, [fp, #-3124]	; 0xfffff3cc
   3190c:	mov	r3, #0
   31910:	str	r3, [fp, #-12]
   31914:	b	319f4 <ftello64@plt+0x2038c>
   31918:	sub	r3, fp, #12288	; 0x3000
   3191c:	sub	r3, r3, #4
   31920:	ldr	r3, [r3, #-2140]	; 0xfffff7a4
   31924:	ldr	r1, [r3, #12]
   31928:	sub	r3, fp, #4096	; 0x1000
   3192c:	sub	r3, r3, #4
   31930:	mov	r0, r3
   31934:	ldr	r2, [fp, #-8]
   31938:	mov	r3, r2
   3193c:	lsl	r3, r3, #1
   31940:	add	r3, r3, r2
   31944:	lsl	r3, r3, #2
   31948:	add	r3, r0, r3
   3194c:	sub	r3, r3, #2112	; 0x840
   31950:	sub	r3, r3, #12
   31954:	ldr	r2, [r3]
   31958:	ldr	r3, [fp, #-12]
   3195c:	lsl	r3, r3, #2
   31960:	add	r3, r2, r3
   31964:	ldr	r3, [r3]
   31968:	lsl	r3, r3, #2
   3196c:	add	r3, r1, r3
   31970:	ldr	r3, [r3]
   31974:	str	r3, [fp, #-40]	; 0xffffffd8
   31978:	ldr	r3, [fp, #-40]	; 0xffffffd8
   3197c:	cmn	r3, #1
   31980:	beq	319e8 <ftello64@plt+0x20380>
   31984:	sub	r3, fp, #12288	; 0x3000
   31988:	sub	r3, r3, #4
   3198c:	ldr	r3, [r3, #-2140]	; 0xfffff7a4
   31990:	ldr	r1, [r3, #24]
   31994:	ldr	r2, [fp, #-40]	; 0xffffffd8
   31998:	mov	r3, r2
   3199c:	lsl	r3, r3, #1
   319a0:	add	r3, r3, r2
   319a4:	lsl	r3, r3, #2
   319a8:	add	r2, r1, r3
   319ac:	sub	r3, fp, #3120	; 0xc30
   319b0:	sub	r3, r3, #4
   319b4:	sub	r3, r3, #4
   319b8:	mov	r1, r2
   319bc:	mov	r0, r3
   319c0:	bl	1e348 <ftello64@plt+0xcce0>
   319c4:	mov	r3, r0
   319c8:	str	r3, [fp, #-44]	; 0xffffffd4
   319cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   319d0:	cmp	r3, #0
   319d4:	movne	r3, #1
   319d8:	moveq	r3, #0
   319dc:	uxtb	r3, r3
   319e0:	cmp	r3, #0
   319e4:	bne	31850 <ftello64@plt+0x201e8>
   319e8:	ldr	r3, [fp, #-12]
   319ec:	add	r3, r3, #1
   319f0:	str	r3, [fp, #-12]
   319f4:	sub	r3, fp, #4096	; 0x1000
   319f8:	sub	r3, r3, #4
   319fc:	mov	r1, r3
   31a00:	ldr	r2, [fp, #-8]
   31a04:	mov	r3, r2
   31a08:	lsl	r3, r3, #1
   31a0c:	add	r3, r3, r2
   31a10:	lsl	r3, r3, #2
   31a14:	add	r3, r1, r3
   31a18:	sub	r3, r3, #2128	; 0x850
   31a1c:	ldr	r3, [r3]
   31a20:	ldr	r2, [fp, #-12]
   31a24:	cmp	r2, r3
   31a28:	blt	31918 <ftello64@plt+0x202b0>
   31a2c:	sub	r2, fp, #3120	; 0xc30
   31a30:	sub	r2, r2, #4
   31a34:	sub	r2, r2, #4
   31a38:	sub	r3, fp, #12288	; 0x3000
   31a3c:	sub	r3, r3, #4
   31a40:	mov	r1, r3
   31a44:	sub	r0, fp, #44	; 0x2c
   31a48:	mov	r3, #0
   31a4c:	ldr	r1, [r1, #-2140]	; 0xfffff7a4
   31a50:	bl	1f360 <ftello64@plt+0xdcf8>
   31a54:	mov	r2, r0
   31a58:	ldr	r3, [fp, #-8]
   31a5c:	lsl	r3, r3, #2
   31a60:	sub	r1, fp, #4
   31a64:	add	r3, r1, r3
   31a68:	str	r2, [r3, #-1064]	; 0xfffffbd8
   31a6c:	ldr	r3, [fp, #-8]
   31a70:	lsl	r3, r3, #2
   31a74:	sub	r2, fp, #4
   31a78:	add	r3, r2, r3
   31a7c:	ldr	r3, [r3, #-1064]	; 0xfffffbd8
   31a80:	cmp	r3, #0
   31a84:	moveq	r3, #1
   31a88:	movne	r3, #0
   31a8c:	uxtb	r3, r3
   31a90:	cmp	r3, #0
   31a94:	beq	31ab4 <ftello64@plt+0x2044c>
   31a98:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31a9c:	cmp	r3, #0
   31aa0:	movne	r3, #1
   31aa4:	moveq	r3, #0
   31aa8:	uxtb	r3, r3
   31aac:	cmp	r3, #0
   31ab0:	bne	31858 <ftello64@plt+0x201f0>
   31ab4:	ldr	r3, [fp, #-8]
   31ab8:	lsl	r3, r3, #2
   31abc:	sub	r2, fp, #4
   31ac0:	add	r3, r2, r3
   31ac4:	ldr	r3, [r3, #-1064]	; 0xfffffbd8
   31ac8:	ldrb	r3, [r3, #52]	; 0x34
   31acc:	bic	r3, r3, #127	; 0x7f
   31ad0:	uxtb	r3, r3
   31ad4:	cmp	r3, #0
   31ad8:	beq	31c40 <ftello64@plt+0x205d8>
   31adc:	sub	r2, fp, #3120	; 0xc30
   31ae0:	sub	r2, r2, #4
   31ae4:	sub	r2, r2, #4
   31ae8:	sub	r3, fp, #12288	; 0x3000
   31aec:	sub	r3, r3, #4
   31af0:	mov	r1, r3
   31af4:	sub	r0, fp, #44	; 0x2c
   31af8:	mov	r3, #1
   31afc:	ldr	r1, [r1, #-2140]	; 0xfffff7a4
   31b00:	bl	1f360 <ftello64@plt+0xdcf8>
   31b04:	mov	r2, r0
   31b08:	ldr	r3, [fp, #-8]
   31b0c:	lsl	r3, r3, #2
   31b10:	sub	r1, fp, #4
   31b14:	add	r3, r1, r3
   31b18:	str	r2, [r3, #-2088]	; 0xfffff7d8
   31b1c:	ldr	r3, [fp, #-8]
   31b20:	lsl	r3, r3, #2
   31b24:	sub	r2, fp, #4
   31b28:	add	r3, r2, r3
   31b2c:	ldr	r3, [r3, #-2088]	; 0xfffff7d8
   31b30:	cmp	r3, #0
   31b34:	moveq	r3, #1
   31b38:	movne	r3, #0
   31b3c:	uxtb	r3, r3
   31b40:	cmp	r3, #0
   31b44:	beq	31b64 <ftello64@plt+0x204fc>
   31b48:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31b4c:	cmp	r3, #0
   31b50:	movne	r3, #1
   31b54:	moveq	r3, #0
   31b58:	uxtb	r3, r3
   31b5c:	cmp	r3, #0
   31b60:	bne	31860 <ftello64@plt+0x201f8>
   31b64:	ldr	r3, [fp, #-8]
   31b68:	lsl	r3, r3, #2
   31b6c:	sub	r2, fp, #4
   31b70:	add	r3, r2, r3
   31b74:	ldr	r2, [r3, #-1064]	; 0xfffffbd8
   31b78:	ldr	r3, [fp, #-8]
   31b7c:	lsl	r3, r3, #2
   31b80:	sub	r1, fp, #4
   31b84:	add	r3, r1, r3
   31b88:	ldr	r3, [r3, #-2088]	; 0xfffff7d8
   31b8c:	cmp	r2, r3
   31b90:	beq	31bb4 <ftello64@plt+0x2054c>
   31b94:	sub	r3, fp, #12288	; 0x3000
   31b98:	sub	r3, r3, #4
   31b9c:	ldr	r3, [r3, #-2140]	; 0xfffff7a4
   31ba0:	ldr	r3, [r3, #92]	; 0x5c
   31ba4:	cmp	r3, #1
   31ba8:	ble	31bb4 <ftello64@plt+0x2054c>
   31bac:	mov	r3, #1
   31bb0:	strb	r3, [fp, #-17]	; 0xffffffef
   31bb4:	sub	r2, fp, #3120	; 0xc30
   31bb8:	sub	r2, r2, #4
   31bbc:	sub	r2, r2, #4
   31bc0:	sub	r3, fp, #12288	; 0x3000
   31bc4:	sub	r3, r3, #4
   31bc8:	mov	r1, r3
   31bcc:	sub	r0, fp, #44	; 0x2c
   31bd0:	mov	r3, #2
   31bd4:	ldr	r1, [r1, #-2140]	; 0xfffff7a4
   31bd8:	bl	1f360 <ftello64@plt+0xdcf8>
   31bdc:	mov	r2, r0
   31be0:	ldr	r3, [fp, #-8]
   31be4:	lsl	r3, r3, #2
   31be8:	sub	r1, fp, #4
   31bec:	add	r3, r1, r3
   31bf0:	str	r2, [r3, #-3112]	; 0xfffff3d8
   31bf4:	ldr	r3, [fp, #-8]
   31bf8:	lsl	r3, r3, #2
   31bfc:	sub	r2, fp, #4
   31c00:	add	r3, r2, r3
   31c04:	ldr	r3, [r3, #-3112]	; 0xfffff3d8
   31c08:	cmp	r3, #0
   31c0c:	moveq	r3, #1
   31c10:	movne	r3, #0
   31c14:	uxtb	r3, r3
   31c18:	cmp	r3, #0
   31c1c:	beq	31c90 <ftello64@plt+0x20628>
   31c20:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31c24:	cmp	r3, #0
   31c28:	movne	r3, #1
   31c2c:	moveq	r3, #0
   31c30:	uxtb	r3, r3
   31c34:	cmp	r3, #0
   31c38:	beq	31c90 <ftello64@plt+0x20628>
   31c3c:	b	31874 <ftello64@plt+0x2020c>
   31c40:	ldr	r3, [fp, #-8]
   31c44:	lsl	r3, r3, #2
   31c48:	sub	r2, fp, #4
   31c4c:	add	r3, r2, r3
   31c50:	ldr	r2, [r3, #-1064]	; 0xfffffbd8
   31c54:	ldr	r3, [fp, #-8]
   31c58:	lsl	r3, r3, #2
   31c5c:	sub	r1, fp, #4
   31c60:	add	r3, r1, r3
   31c64:	str	r2, [r3, #-2088]	; 0xfffff7d8
   31c68:	ldr	r3, [fp, #-8]
   31c6c:	lsl	r3, r3, #2
   31c70:	sub	r2, fp, #4
   31c74:	add	r3, r2, r3
   31c78:	ldr	r2, [r3, #-1064]	; 0xfffffbd8
   31c7c:	ldr	r3, [fp, #-8]
   31c80:	lsl	r3, r3, #2
   31c84:	sub	r1, fp, #4
   31c88:	add	r3, r1, r3
   31c8c:	str	r2, [r3, #-3112]	; 0xfffff3d8
   31c90:	sub	r3, fp, #14400	; 0x3840
   31c94:	sub	r3, r3, #4
   31c98:	sub	r3, r3, #20
   31c9c:	ldr	r2, [fp, #-8]
   31ca0:	lsl	r2, r2, #5
   31ca4:	add	r2, r3, r2
   31ca8:	sub	r3, fp, #3152	; 0xc50
   31cac:	sub	r3, r3, #4
   31cb0:	sub	r3, r3, #4
   31cb4:	mov	r1, r2
   31cb8:	mov	r0, r3
   31cbc:	bl	1aab4 <ftello64@plt+0x944c>
   31cc0:	ldr	r3, [fp, #-8]
   31cc4:	add	r3, r3, #1
   31cc8:	str	r3, [fp, #-8]
   31ccc:	ldr	r2, [fp, #-8]
   31cd0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   31cd4:	cmp	r2, r3
   31cd8:	blt	31904 <ftello64@plt+0x2029c>
   31cdc:	ldrb	r3, [fp, #-17]	; 0xffffffef
   31ce0:	cmp	r3, #0
   31ce4:	bne	31ea0 <ftello64@plt+0x20838>
   31ce8:	mov	r1, #256	; 0x100
   31cec:	mov	r0, #4
   31cf0:	bl	35e9c <ftello64@plt+0x24834>
   31cf4:	mov	r3, r0
   31cf8:	mov	r2, r3
   31cfc:	sub	r3, fp, #12288	; 0x3000
   31d00:	sub	r3, r3, #4
   31d04:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   31d08:	str	r2, [r3, #44]	; 0x2c
   31d0c:	sub	r3, fp, #12288	; 0x3000
   31d10:	sub	r3, r3, #4
   31d14:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   31d18:	ldr	r3, [r3, #44]	; 0x2c
   31d1c:	str	r3, [fp, #-32]	; 0xffffffe0
   31d20:	ldr	r3, [fp, #-32]	; 0xffffffe0
   31d24:	cmp	r3, #0
   31d28:	moveq	r3, #1
   31d2c:	movne	r3, #0
   31d30:	uxtb	r3, r3
   31d34:	cmp	r3, #0
   31d38:	bne	31868 <ftello64@plt+0x20200>
   31d3c:	mov	r3, #0
   31d40:	str	r3, [fp, #-8]
   31d44:	b	31e90 <ftello64@plt+0x20828>
   31d48:	ldr	r3, [fp, #-8]
   31d4c:	lsl	r3, r3, #5
   31d50:	str	r3, [fp, #-16]
   31d54:	ldr	r3, [fp, #-8]
   31d58:	lsl	r3, r3, #2
   31d5c:	sub	r2, fp, #4
   31d60:	add	r3, r2, r3
   31d64:	ldr	r3, [r3, #-3156]	; 0xfffff3ac
   31d68:	str	r3, [fp, #-24]	; 0xffffffe8
   31d6c:	mov	r3, #1
   31d70:	str	r3, [fp, #-28]	; 0xffffffe4
   31d74:	b	31e78 <ftello64@plt+0x20810>
   31d78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31d7c:	and	r3, r3, #1
   31d80:	cmp	r3, #0
   31d84:	beq	31e54 <ftello64@plt+0x207ec>
   31d88:	mov	r3, #0
   31d8c:	str	r3, [fp, #-12]
   31d90:	b	31da0 <ftello64@plt+0x20738>
   31d94:	ldr	r3, [fp, #-12]
   31d98:	add	r3, r3, #1
   31d9c:	str	r3, [fp, #-12]
   31da0:	sub	r3, fp, #12288	; 0x3000
   31da4:	sub	r3, r3, #4
   31da8:	mov	r1, r3
   31dac:	ldr	r3, [fp, #-12]
   31db0:	lsl	r2, r3, #3
   31db4:	ldr	r3, [fp, #-8]
   31db8:	add	r3, r2, r3
   31dbc:	lsl	r3, r3, #2
   31dc0:	add	r3, r1, r3
   31dc4:	ldr	r2, [r3, #-2132]	; 0xfffff7ac
   31dc8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31dcc:	and	r3, r3, r2
   31dd0:	cmp	r3, #0
   31dd4:	beq	31d94 <ftello64@plt+0x2072c>
   31dd8:	sub	r3, fp, #12288	; 0x3000
   31ddc:	sub	r3, r3, #4
   31de0:	ldr	r3, [r3, #-2140]	; 0xfffff7a4
   31de4:	ldr	r2, [fp, #-8]
   31de8:	add	r2, r2, #24
   31dec:	ldr	r2, [r3, r2, lsl #2]
   31df0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31df4:	and	r3, r3, r2
   31df8:	cmp	r3, #0
   31dfc:	beq	31e2c <ftello64@plt+0x207c4>
   31e00:	ldr	r3, [fp, #-16]
   31e04:	lsl	r3, r3, #2
   31e08:	ldr	r2, [fp, #-32]	; 0xffffffe0
   31e0c:	add	r2, r2, r3
   31e10:	ldr	r3, [fp, #-12]
   31e14:	lsl	r3, r3, #2
   31e18:	sub	r1, fp, #4
   31e1c:	add	r3, r1, r3
   31e20:	ldr	r3, [r3, #-2088]	; 0xfffff7d8
   31e24:	str	r3, [r2]
   31e28:	b	31e54 <ftello64@plt+0x207ec>
   31e2c:	ldr	r3, [fp, #-16]
   31e30:	lsl	r3, r3, #2
   31e34:	ldr	r2, [fp, #-32]	; 0xffffffe0
   31e38:	add	r2, r2, r3
   31e3c:	ldr	r3, [fp, #-12]
   31e40:	lsl	r3, r3, #2
   31e44:	sub	r1, fp, #4
   31e48:	add	r3, r1, r3
   31e4c:	ldr	r3, [r3, #-1064]	; 0xfffffbd8
   31e50:	str	r3, [r2]
   31e54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31e58:	lsl	r3, r3, #1
   31e5c:	str	r3, [fp, #-28]	; 0xffffffe4
   31e60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31e64:	lsr	r3, r3, #1
   31e68:	str	r3, [fp, #-24]	; 0xffffffe8
   31e6c:	ldr	r3, [fp, #-16]
   31e70:	add	r3, r3, #1
   31e74:	str	r3, [fp, #-16]
   31e78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31e7c:	cmp	r3, #0
   31e80:	bne	31d78 <ftello64@plt+0x20710>
   31e84:	ldr	r3, [fp, #-8]
   31e88:	add	r3, r3, #1
   31e8c:	str	r3, [fp, #-8]
   31e90:	ldr	r3, [fp, #-8]
   31e94:	cmp	r3, #7
   31e98:	ble	31d48 <ftello64@plt+0x206e0>
   31e9c:	b	3202c <ftello64@plt+0x209c4>
   31ea0:	mov	r1, #512	; 0x200
   31ea4:	mov	r0, #4
   31ea8:	bl	35e9c <ftello64@plt+0x24834>
   31eac:	mov	r3, r0
   31eb0:	mov	r2, r3
   31eb4:	sub	r3, fp, #12288	; 0x3000
   31eb8:	sub	r3, r3, #4
   31ebc:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   31ec0:	str	r2, [r3, #48]	; 0x30
   31ec4:	sub	r3, fp, #12288	; 0x3000
   31ec8:	sub	r3, r3, #4
   31ecc:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   31ed0:	ldr	r3, [r3, #48]	; 0x30
   31ed4:	str	r3, [fp, #-32]	; 0xffffffe0
   31ed8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   31edc:	cmp	r3, #0
   31ee0:	moveq	r3, #1
   31ee4:	movne	r3, #0
   31ee8:	uxtb	r3, r3
   31eec:	cmp	r3, #0
   31ef0:	bne	31870 <ftello64@plt+0x20208>
   31ef4:	mov	r3, #0
   31ef8:	str	r3, [fp, #-8]
   31efc:	b	32020 <ftello64@plt+0x209b8>
   31f00:	ldr	r3, [fp, #-8]
   31f04:	lsl	r3, r3, #5
   31f08:	str	r3, [fp, #-16]
   31f0c:	ldr	r3, [fp, #-8]
   31f10:	lsl	r3, r3, #2
   31f14:	sub	r2, fp, #4
   31f18:	add	r3, r2, r3
   31f1c:	ldr	r3, [r3, #-3156]	; 0xfffff3ac
   31f20:	str	r3, [fp, #-24]	; 0xffffffe8
   31f24:	mov	r3, #1
   31f28:	str	r3, [fp, #-28]	; 0xffffffe4
   31f2c:	b	32008 <ftello64@plt+0x209a0>
   31f30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31f34:	and	r3, r3, #1
   31f38:	cmp	r3, #0
   31f3c:	beq	31fe4 <ftello64@plt+0x2097c>
   31f40:	mov	r3, #0
   31f44:	str	r3, [fp, #-12]
   31f48:	b	31f58 <ftello64@plt+0x208f0>
   31f4c:	ldr	r3, [fp, #-12]
   31f50:	add	r3, r3, #1
   31f54:	str	r3, [fp, #-12]
   31f58:	sub	r3, fp, #12288	; 0x3000
   31f5c:	sub	r3, r3, #4
   31f60:	mov	r1, r3
   31f64:	ldr	r3, [fp, #-12]
   31f68:	lsl	r2, r3, #3
   31f6c:	ldr	r3, [fp, #-8]
   31f70:	add	r3, r2, r3
   31f74:	lsl	r3, r3, #2
   31f78:	add	r3, r1, r3
   31f7c:	ldr	r2, [r3, #-2132]	; 0xfffff7ac
   31f80:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31f84:	and	r3, r3, r2
   31f88:	cmp	r3, #0
   31f8c:	beq	31f4c <ftello64@plt+0x208e4>
   31f90:	ldr	r3, [fp, #-16]
   31f94:	lsl	r3, r3, #2
   31f98:	ldr	r2, [fp, #-32]	; 0xffffffe0
   31f9c:	add	r2, r2, r3
   31fa0:	ldr	r3, [fp, #-12]
   31fa4:	lsl	r3, r3, #2
   31fa8:	sub	r1, fp, #4
   31fac:	add	r3, r1, r3
   31fb0:	ldr	r3, [r3, #-1064]	; 0xfffffbd8
   31fb4:	str	r3, [r2]
   31fb8:	ldr	r3, [fp, #-16]
   31fbc:	add	r3, r3, #256	; 0x100
   31fc0:	lsl	r3, r3, #2
   31fc4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   31fc8:	add	r2, r2, r3
   31fcc:	ldr	r3, [fp, #-12]
   31fd0:	lsl	r3, r3, #2
   31fd4:	sub	r1, fp, #4
   31fd8:	add	r3, r1, r3
   31fdc:	ldr	r3, [r3, #-2088]	; 0xfffff7d8
   31fe0:	str	r3, [r2]
   31fe4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31fe8:	lsl	r3, r3, #1
   31fec:	str	r3, [fp, #-28]	; 0xffffffe4
   31ff0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31ff4:	lsr	r3, r3, #1
   31ff8:	str	r3, [fp, #-24]	; 0xffffffe8
   31ffc:	ldr	r3, [fp, #-16]
   32000:	add	r3, r3, #1
   32004:	str	r3, [fp, #-16]
   32008:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3200c:	cmp	r3, #0
   32010:	bne	31f30 <ftello64@plt+0x208c8>
   32014:	ldr	r3, [fp, #-8]
   32018:	add	r3, r3, #1
   3201c:	str	r3, [fp, #-8]
   32020:	ldr	r3, [fp, #-8]
   32024:	cmp	r3, #7
   32028:	ble	31f00 <ftello64@plt+0x20898>
   3202c:	sub	r3, fp, #3152	; 0xc50
   32030:	sub	r3, r3, #4
   32034:	sub	r3, r3, #4
   32038:	mov	r1, #10
   3203c:	mov	r0, r3
   32040:	bl	1a920 <ftello64@plt+0x92b8>
   32044:	mov	r3, r0
   32048:	cmp	r3, #0
   3204c:	beq	32104 <ftello64@plt+0x20a9c>
   32050:	mov	r3, #0
   32054:	str	r3, [fp, #-12]
   32058:	b	320ec <ftello64@plt+0x20a84>
   3205c:	sub	r3, fp, #14400	; 0x3840
   32060:	sub	r3, r3, #4
   32064:	sub	r3, r3, #20
   32068:	ldr	r2, [fp, #-12]
   3206c:	lsl	r2, r2, #5
   32070:	add	r3, r3, r2
   32074:	mov	r1, #10
   32078:	mov	r0, r3
   3207c:	bl	1a920 <ftello64@plt+0x92b8>
   32080:	mov	r3, r0
   32084:	cmp	r3, #0
   32088:	beq	320e0 <ftello64@plt+0x20a78>
   3208c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   32090:	add	r2, r3, #40	; 0x28
   32094:	ldr	r3, [fp, #-12]
   32098:	lsl	r3, r3, #2
   3209c:	sub	r1, fp, #4
   320a0:	add	r3, r1, r3
   320a4:	ldr	r3, [r3, #-3112]	; 0xfffff3d8
   320a8:	str	r3, [r2]
   320ac:	ldrb	r3, [fp, #-17]	; 0xffffffef
   320b0:	cmp	r3, #0
   320b4:	beq	32100 <ftello64@plt+0x20a98>
   320b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   320bc:	add	r3, r3, #1056	; 0x420
   320c0:	add	r3, r3, #8
   320c4:	ldr	r2, [fp, #-12]
   320c8:	lsl	r2, r2, #2
   320cc:	sub	r1, fp, #4
   320d0:	add	r2, r1, r2
   320d4:	ldr	r2, [r2, #-3112]	; 0xfffff3d8
   320d8:	str	r2, [r3]
   320dc:	b	32100 <ftello64@plt+0x20a98>
   320e0:	ldr	r3, [fp, #-12]
   320e4:	add	r3, r3, #1
   320e8:	str	r3, [fp, #-12]
   320ec:	ldr	r2, [fp, #-12]
   320f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   320f4:	cmp	r2, r3
   320f8:	blt	3205c <ftello64@plt+0x209f4>
   320fc:	b	32104 <ftello64@plt+0x20a9c>
   32100:	nop	{0}
   32104:	ldr	r3, [fp, #-3120]	; 0xfffff3d0
   32108:	mov	r0, r3
   3210c:	bl	16d88 <ftello64@plt+0x5720>
   32110:	mov	r3, #0
   32114:	str	r3, [fp, #-8]
   32118:	b	3215c <ftello64@plt+0x20af4>
   3211c:	ldr	r2, [fp, #-8]
   32120:	mov	r3, r2
   32124:	lsl	r3, r3, #1
   32128:	add	r3, r3, r2
   3212c:	lsl	r3, r3, #2
   32130:	mov	r2, r3
   32134:	sub	r3, fp, #6208	; 0x1840
   32138:	sub	r3, r3, #4
   3213c:	sub	r3, r3, #20
   32140:	add	r3, r3, r2
   32144:	ldr	r3, [r3, #8]
   32148:	mov	r0, r3
   3214c:	bl	16d88 <ftello64@plt+0x5720>
   32150:	ldr	r3, [fp, #-8]
   32154:	add	r3, r3, #1
   32158:	str	r3, [fp, #-8]
   3215c:	ldr	r2, [fp, #-8]
   32160:	ldr	r3, [fp, #-36]	; 0xffffffdc
   32164:	cmp	r2, r3
   32168:	blt	3211c <ftello64@plt+0x20ab4>
   3216c:	mov	r3, #1
   32170:	mov	r0, r3
   32174:	sub	sp, fp, #4
   32178:	ldr	fp, [sp]
   3217c:	add	sp, sp, #4
   32180:	pop	{pc}		; (ldr pc, [sp], #4)
   32184:	str	fp, [sp, #-8]!
   32188:	str	lr, [sp, #4]
   3218c:	add	fp, sp, #4
   32190:	sub	sp, sp, #176	; 0xb0
   32194:	str	r0, [fp, #-168]	; 0xffffff58
   32198:	str	r1, [fp, #-172]	; 0xffffff54
   3219c:	str	r2, [fp, #-176]	; 0xffffff50
   321a0:	str	r3, [fp, #-180]	; 0xffffff4c
   321a4:	ldr	r3, [fp, #-172]	; 0xffffff54
   321a8:	add	r3, r3, #4
   321ac:	str	r3, [fp, #-44]	; 0xffffffd4
   321b0:	sub	r3, fp, #100	; 0x64
   321b4:	mov	r0, r3
   321b8:	bl	1a998 <ftello64@plt+0x9330>
   321bc:	mov	r3, #0
   321c0:	str	r3, [fp, #-20]	; 0xffffffec
   321c4:	mov	r3, #0
   321c8:	str	r3, [fp, #-8]
   321cc:	b	32b20 <ftello64@plt+0x214b8>
   321d0:	ldr	r3, [fp, #-168]	; 0xffffff58
   321d4:	ldr	r2, [r3]
   321d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   321dc:	ldr	r1, [r3, #8]
   321e0:	ldr	r3, [fp, #-8]
   321e4:	lsl	r3, r3, #2
   321e8:	add	r3, r1, r3
   321ec:	ldr	r3, [r3]
   321f0:	lsl	r3, r3, #3
   321f4:	add	r3, r2, r3
   321f8:	str	r3, [fp, #-48]	; 0xffffffd0
   321fc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   32200:	ldrb	r3, [r3, #4]
   32204:	str	r3, [fp, #-52]	; 0xffffffcc
   32208:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3220c:	ldr	r3, [r3, #4]
   32210:	ubfx	r3, r3, #8, #10
   32214:	uxth	r3, r3
   32218:	str	r3, [fp, #-56]	; 0xffffffc8
   3221c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   32220:	cmp	r3, #1
   32224:	bne	32248 <ftello64@plt+0x20be0>
   32228:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3222c:	ldrb	r3, [r3]
   32230:	mov	r2, r3
   32234:	sub	r3, fp, #100	; 0x64
   32238:	mov	r1, r2
   3223c:	mov	r0, r3
   32240:	bl	1a80c <ftello64@plt+0x91a4>
   32244:	b	32368 <ftello64@plt+0x20d00>
   32248:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3224c:	cmp	r3, #3
   32250:	bne	32270 <ftello64@plt+0x20c08>
   32254:	ldr	r3, [fp, #-48]	; 0xffffffd0
   32258:	ldr	r2, [r3]
   3225c:	sub	r3, fp, #100	; 0x64
   32260:	mov	r1, r2
   32264:	mov	r0, r3
   32268:	bl	1aab4 <ftello64@plt+0x944c>
   3226c:	b	32368 <ftello64@plt+0x20d00>
   32270:	ldr	r3, [fp, #-52]	; 0xffffffcc
   32274:	cmp	r3, #5
   32278:	bne	32300 <ftello64@plt+0x20c98>
   3227c:	ldr	r3, [fp, #-168]	; 0xffffff58
   32280:	ldr	r3, [r3, #92]	; 0x5c
   32284:	cmp	r3, #1
   32288:	ble	322a8 <ftello64@plt+0x20c40>
   3228c:	ldr	r3, [fp, #-168]	; 0xffffff58
   32290:	ldr	r2, [r3, #60]	; 0x3c
   32294:	sub	r3, fp, #100	; 0x64
   32298:	mov	r1, r2
   3229c:	mov	r0, r3
   322a0:	bl	1aab4 <ftello64@plt+0x944c>
   322a4:	b	322b4 <ftello64@plt+0x20c4c>
   322a8:	sub	r3, fp, #100	; 0x64
   322ac:	mov	r0, r3
   322b0:	bl	1a9d0 <ftello64@plt+0x9368>
   322b4:	ldr	r3, [fp, #-168]	; 0xffffff58
   322b8:	ldr	r3, [r3, #128]	; 0x80
   322bc:	and	r3, r3, #64	; 0x40
   322c0:	cmp	r3, #0
   322c4:	bne	322d8 <ftello64@plt+0x20c70>
   322c8:	sub	r3, fp, #100	; 0x64
   322cc:	mov	r1, #10
   322d0:	mov	r0, r3
   322d4:	bl	1a894 <ftello64@plt+0x922c>
   322d8:	ldr	r3, [fp, #-168]	; 0xffffff58
   322dc:	ldr	r3, [r3, #128]	; 0x80
   322e0:	and	r3, r3, #128	; 0x80
   322e4:	cmp	r3, #0
   322e8:	beq	32368 <ftello64@plt+0x20d00>
   322ec:	sub	r3, fp, #100	; 0x64
   322f0:	mov	r1, #0
   322f4:	mov	r0, r3
   322f8:	bl	1a894 <ftello64@plt+0x922c>
   322fc:	b	32368 <ftello64@plt+0x20d00>
   32300:	ldr	r3, [fp, #-52]	; 0xffffffcc
   32304:	cmp	r3, #7
   32308:	bne	32af8 <ftello64@plt+0x21490>
   3230c:	sub	r3, fp, #100	; 0x64
   32310:	mov	r2, #16
   32314:	mvn	r1, #0
   32318:	mov	r0, r3
   3231c:	bl	1153c <memset@plt>
   32320:	ldr	r3, [fp, #-168]	; 0xffffff58
   32324:	ldr	r3, [r3, #128]	; 0x80
   32328:	and	r3, r3, #64	; 0x40
   3232c:	cmp	r3, #0
   32330:	bne	32344 <ftello64@plt+0x20cdc>
   32334:	sub	r3, fp, #100	; 0x64
   32338:	mov	r1, #10
   3233c:	mov	r0, r3
   32340:	bl	1a894 <ftello64@plt+0x922c>
   32344:	ldr	r3, [fp, #-168]	; 0xffffff58
   32348:	ldr	r3, [r3, #128]	; 0x80
   3234c:	and	r3, r3, #128	; 0x80
   32350:	cmp	r3, #0
   32354:	beq	32368 <ftello64@plt+0x20d00>
   32358:	sub	r3, fp, #100	; 0x64
   3235c:	mov	r1, #0
   32360:	mov	r0, r3
   32364:	bl	1a894 <ftello64@plt+0x922c>
   32368:	ldr	r3, [fp, #-56]	; 0xffffffc8
   3236c:	cmp	r3, #0
   32370:	beq	32700 <ftello64@plt+0x21098>
   32374:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32378:	and	r3, r3, #32
   3237c:	cmp	r3, #0
   32380:	beq	323c4 <ftello64@plt+0x20d5c>
   32384:	sub	r3, fp, #100	; 0x64
   32388:	mov	r1, #10
   3238c:	mov	r0, r3
   32390:	bl	1a920 <ftello64@plt+0x92b8>
   32394:	mov	r3, r0
   32398:	strb	r3, [fp, #-57]	; 0xffffffc7
   3239c:	sub	r3, fp, #100	; 0x64
   323a0:	mov	r0, r3
   323a4:	bl	1a998 <ftello64@plt+0x9330>
   323a8:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   323ac:	cmp	r3, #0
   323b0:	beq	32b00 <ftello64@plt+0x21498>
   323b4:	sub	r3, fp, #100	; 0x64
   323b8:	mov	r1, #10
   323bc:	mov	r0, r3
   323c0:	bl	1a80c <ftello64@plt+0x91a4>
   323c4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   323c8:	and	r3, r3, #128	; 0x80
   323cc:	cmp	r3, #0
   323d0:	beq	323e4 <ftello64@plt+0x20d7c>
   323d4:	sub	r3, fp, #100	; 0x64
   323d8:	mov	r0, r3
   323dc:	bl	1a998 <ftello64@plt+0x9330>
   323e0:	b	32b14 <ftello64@plt+0x214ac>
   323e4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   323e8:	and	r3, r3, #4
   323ec:	cmp	r3, #0
   323f0:	beq	32570 <ftello64@plt+0x20f08>
   323f4:	mov	r3, #0
   323f8:	str	r3, [fp, #-24]	; 0xffffffe8
   323fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   32400:	cmp	r3, #1
   32404:	bne	32430 <ftello64@plt+0x20dc8>
   32408:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3240c:	ldrb	r3, [r3, #6]
   32410:	and	r3, r3, #64	; 0x40
   32414:	uxtb	r3, r3
   32418:	cmp	r3, #0
   3241c:	bne	32430 <ftello64@plt+0x20dc8>
   32420:	sub	r3, fp, #100	; 0x64
   32424:	mov	r0, r3
   32428:	bl	1a998 <ftello64@plt+0x9330>
   3242c:	b	32b14 <ftello64@plt+0x214ac>
   32430:	ldr	r3, [fp, #-168]	; 0xffffff58
   32434:	ldr	r3, [r3, #92]	; 0x5c
   32438:	cmp	r3, #1
   3243c:	ble	324e4 <ftello64@plt+0x20e7c>
   32440:	mov	r3, #0
   32444:	str	r3, [fp, #-12]
   32448:	b	324d4 <ftello64@plt+0x20e6c>
   3244c:	ldr	r3, [fp, #-12]
   32450:	lsl	r3, r3, #2
   32454:	sub	r2, fp, #4
   32458:	add	r3, r2, r3
   3245c:	ldr	r2, [r3, #-96]	; 0xffffffa0
   32460:	ldr	r3, [fp, #-168]	; 0xffffff58
   32464:	ldr	r1, [fp, #-12]
   32468:	add	r1, r1, #24
   3246c:	ldr	r1, [r3, r1, lsl #2]
   32470:	ldr	r3, [fp, #-168]	; 0xffffff58
   32474:	ldr	r0, [r3, #60]	; 0x3c
   32478:	ldr	r3, [fp, #-12]
   3247c:	lsl	r3, r3, #2
   32480:	add	r3, r0, r3
   32484:	ldr	r3, [r3]
   32488:	mvn	r3, r3
   3248c:	orr	r3, r1, r3
   32490:	and	r2, r2, r3
   32494:	ldr	r3, [fp, #-12]
   32498:	lsl	r3, r3, #2
   3249c:	sub	r1, fp, #4
   324a0:	add	r3, r1, r3
   324a4:	str	r2, [r3, #-96]	; 0xffffffa0
   324a8:	ldr	r3, [fp, #-12]
   324ac:	lsl	r3, r3, #2
   324b0:	sub	r2, fp, #4
   324b4:	add	r3, r2, r3
   324b8:	ldr	r3, [r3, #-96]	; 0xffffffa0
   324bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   324c0:	orr	r3, r2, r3
   324c4:	str	r3, [fp, #-24]	; 0xffffffe8
   324c8:	ldr	r3, [fp, #-12]
   324cc:	add	r3, r3, #1
   324d0:	str	r3, [fp, #-12]
   324d4:	ldr	r3, [fp, #-12]
   324d8:	cmp	r3, #7
   324dc:	ble	3244c <ftello64@plt+0x20de4>
   324e0:	b	32564 <ftello64@plt+0x20efc>
   324e4:	mov	r3, #0
   324e8:	str	r3, [fp, #-12]
   324ec:	b	32558 <ftello64@plt+0x20ef0>
   324f0:	ldr	r3, [fp, #-12]
   324f4:	lsl	r3, r3, #2
   324f8:	sub	r2, fp, #4
   324fc:	add	r3, r2, r3
   32500:	ldr	r2, [r3, #-96]	; 0xffffffa0
   32504:	ldr	r3, [fp, #-168]	; 0xffffff58
   32508:	ldr	r1, [fp, #-12]
   3250c:	add	r1, r1, #24
   32510:	ldr	r3, [r3, r1, lsl #2]
   32514:	and	r2, r2, r3
   32518:	ldr	r3, [fp, #-12]
   3251c:	lsl	r3, r3, #2
   32520:	sub	r1, fp, #4
   32524:	add	r3, r1, r3
   32528:	str	r2, [r3, #-96]	; 0xffffffa0
   3252c:	ldr	r3, [fp, #-12]
   32530:	lsl	r3, r3, #2
   32534:	sub	r2, fp, #4
   32538:	add	r3, r2, r3
   3253c:	ldr	r3, [r3, #-96]	; 0xffffffa0
   32540:	ldr	r2, [fp, #-24]	; 0xffffffe8
   32544:	orr	r3, r2, r3
   32548:	str	r3, [fp, #-24]	; 0xffffffe8
   3254c:	ldr	r3, [fp, #-12]
   32550:	add	r3, r3, #1
   32554:	str	r3, [fp, #-12]
   32558:	ldr	r3, [fp, #-12]
   3255c:	cmp	r3, #7
   32560:	ble	324f0 <ftello64@plt+0x20e88>
   32564:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32568:	cmp	r3, #0
   3256c:	beq	32b08 <ftello64@plt+0x214a0>
   32570:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32574:	and	r3, r3, #8
   32578:	cmp	r3, #0
   3257c:	beq	32700 <ftello64@plt+0x21098>
   32580:	mov	r3, #0
   32584:	str	r3, [fp, #-28]	; 0xffffffe4
   32588:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3258c:	cmp	r3, #1
   32590:	bne	325bc <ftello64@plt+0x20f54>
   32594:	ldr	r3, [fp, #-48]	; 0xffffffd0
   32598:	ldrb	r3, [r3, #6]
   3259c:	and	r3, r3, #64	; 0x40
   325a0:	uxtb	r3, r3
   325a4:	cmp	r3, #0
   325a8:	beq	325bc <ftello64@plt+0x20f54>
   325ac:	sub	r3, fp, #100	; 0x64
   325b0:	mov	r0, r3
   325b4:	bl	1a998 <ftello64@plt+0x9330>
   325b8:	b	32b14 <ftello64@plt+0x214ac>
   325bc:	ldr	r3, [fp, #-168]	; 0xffffff58
   325c0:	ldr	r3, [r3, #92]	; 0x5c
   325c4:	cmp	r3, #1
   325c8:	ble	32670 <ftello64@plt+0x21008>
   325cc:	mov	r3, #0
   325d0:	str	r3, [fp, #-12]
   325d4:	b	32660 <ftello64@plt+0x20ff8>
   325d8:	ldr	r3, [fp, #-12]
   325dc:	lsl	r3, r3, #2
   325e0:	sub	r2, fp, #4
   325e4:	add	r3, r2, r3
   325e8:	ldr	r2, [r3, #-96]	; 0xffffffa0
   325ec:	ldr	r3, [fp, #-168]	; 0xffffff58
   325f0:	ldr	r1, [fp, #-12]
   325f4:	add	r1, r1, #24
   325f8:	ldr	r1, [r3, r1, lsl #2]
   325fc:	ldr	r3, [fp, #-168]	; 0xffffff58
   32600:	ldr	r0, [r3, #60]	; 0x3c
   32604:	ldr	r3, [fp, #-12]
   32608:	lsl	r3, r3, #2
   3260c:	add	r3, r0, r3
   32610:	ldr	r3, [r3]
   32614:	and	r3, r3, r1
   32618:	mvn	r3, r3
   3261c:	and	r2, r2, r3
   32620:	ldr	r3, [fp, #-12]
   32624:	lsl	r3, r3, #2
   32628:	sub	r1, fp, #4
   3262c:	add	r3, r1, r3
   32630:	str	r2, [r3, #-96]	; 0xffffffa0
   32634:	ldr	r3, [fp, #-12]
   32638:	lsl	r3, r3, #2
   3263c:	sub	r2, fp, #4
   32640:	add	r3, r2, r3
   32644:	ldr	r3, [r3, #-96]	; 0xffffffa0
   32648:	ldr	r2, [fp, #-28]	; 0xffffffe4
   3264c:	orr	r3, r2, r3
   32650:	str	r3, [fp, #-28]	; 0xffffffe4
   32654:	ldr	r3, [fp, #-12]
   32658:	add	r3, r3, #1
   3265c:	str	r3, [fp, #-12]
   32660:	ldr	r3, [fp, #-12]
   32664:	cmp	r3, #7
   32668:	ble	325d8 <ftello64@plt+0x20f70>
   3266c:	b	326f4 <ftello64@plt+0x2108c>
   32670:	mov	r3, #0
   32674:	str	r3, [fp, #-12]
   32678:	b	326e8 <ftello64@plt+0x21080>
   3267c:	ldr	r3, [fp, #-12]
   32680:	lsl	r3, r3, #2
   32684:	sub	r2, fp, #4
   32688:	add	r3, r2, r3
   3268c:	ldr	r2, [r3, #-96]	; 0xffffffa0
   32690:	ldr	r3, [fp, #-168]	; 0xffffff58
   32694:	ldr	r1, [fp, #-12]
   32698:	add	r1, r1, #24
   3269c:	ldr	r3, [r3, r1, lsl #2]
   326a0:	mvn	r3, r3
   326a4:	and	r2, r2, r3
   326a8:	ldr	r3, [fp, #-12]
   326ac:	lsl	r3, r3, #2
   326b0:	sub	r1, fp, #4
   326b4:	add	r3, r1, r3
   326b8:	str	r2, [r3, #-96]	; 0xffffffa0
   326bc:	ldr	r3, [fp, #-12]
   326c0:	lsl	r3, r3, #2
   326c4:	sub	r2, fp, #4
   326c8:	add	r3, r2, r3
   326cc:	ldr	r3, [r3, #-96]	; 0xffffffa0
   326d0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   326d4:	orr	r3, r2, r3
   326d8:	str	r3, [fp, #-28]	; 0xffffffe4
   326dc:	ldr	r3, [fp, #-12]
   326e0:	add	r3, r3, #1
   326e4:	str	r3, [fp, #-12]
   326e8:	ldr	r3, [fp, #-12]
   326ec:	cmp	r3, #7
   326f0:	ble	3267c <ftello64@plt+0x21014>
   326f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   326f8:	cmp	r3, #0
   326fc:	beq	32b10 <ftello64@plt+0x214a8>
   32700:	mov	r3, #0
   32704:	str	r3, [fp, #-12]
   32708:	b	32a34 <ftello64@plt+0x213cc>
   3270c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   32710:	cmp	r3, #1
   32714:	bne	32750 <ftello64@plt+0x210e8>
   32718:	ldr	r3, [fp, #-12]
   3271c:	lsl	r3, r3, #5
   32720:	ldr	r2, [fp, #-180]	; 0xffffff4c
   32724:	add	r2, r2, r3
   32728:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3272c:	ldrb	r3, [r3]
   32730:	mov	r1, r3
   32734:	mov	r0, r2
   32738:	bl	1a920 <ftello64@plt+0x92b8>
   3273c:	mov	r3, r0
   32740:	eor	r3, r3, #1
   32744:	uxtb	r3, r3
   32748:	cmp	r3, #0
   3274c:	bne	32a1c <ftello64@plt+0x213b4>
   32750:	mov	r3, #0
   32754:	str	r3, [fp, #-32]	; 0xffffffe0
   32758:	mov	r3, #0
   3275c:	str	r3, [fp, #-16]
   32760:	b	327d4 <ftello64@plt+0x2116c>
   32764:	ldr	r3, [fp, #-16]
   32768:	lsl	r3, r3, #2
   3276c:	sub	r2, fp, #4
   32770:	add	r3, r2, r3
   32774:	ldr	r2, [r3, #-96]	; 0xffffffa0
   32778:	ldr	r3, [fp, #-12]
   3277c:	lsl	r3, r3, #5
   32780:	ldr	r1, [fp, #-180]	; 0xffffff4c
   32784:	add	r3, r1, r3
   32788:	ldr	r1, [fp, #-16]
   3278c:	ldr	r3, [r3, r1, lsl #2]
   32790:	and	r2, r2, r3
   32794:	ldr	r3, [fp, #-16]
   32798:	lsl	r3, r3, #2
   3279c:	sub	r1, fp, #4
   327a0:	add	r3, r1, r3
   327a4:	str	r2, [r3, #-160]	; 0xffffff60
   327a8:	ldr	r3, [fp, #-16]
   327ac:	lsl	r3, r3, #2
   327b0:	sub	r2, fp, #4
   327b4:	add	r3, r2, r3
   327b8:	ldr	r3, [r3, #-160]	; 0xffffff60
   327bc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   327c0:	orr	r3, r2, r3
   327c4:	str	r3, [fp, #-32]	; 0xffffffe0
   327c8:	ldr	r3, [fp, #-16]
   327cc:	add	r3, r3, #1
   327d0:	str	r3, [fp, #-16]
   327d4:	ldr	r3, [fp, #-16]
   327d8:	cmp	r3, #7
   327dc:	ble	32764 <ftello64@plt+0x210fc>
   327e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   327e4:	cmp	r3, #0
   327e8:	beq	32a24 <ftello64@plt+0x213bc>
   327ec:	mov	r3, #0
   327f0:	str	r3, [fp, #-40]	; 0xffffffd8
   327f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   327f8:	str	r3, [fp, #-36]	; 0xffffffdc
   327fc:	mov	r3, #0
   32800:	str	r3, [fp, #-16]
   32804:	b	328e4 <ftello64@plt+0x2127c>
   32808:	ldr	r3, [fp, #-16]
   3280c:	lsl	r3, r3, #2
   32810:	sub	r2, fp, #4
   32814:	add	r3, r2, r3
   32818:	ldr	r3, [r3, #-96]	; 0xffffffa0
   3281c:	mvn	r2, r3
   32820:	ldr	r3, [fp, #-12]
   32824:	lsl	r3, r3, #5
   32828:	ldr	r1, [fp, #-180]	; 0xffffff4c
   3282c:	add	r3, r1, r3
   32830:	ldr	r1, [fp, #-16]
   32834:	ldr	r3, [r3, r1, lsl #2]
   32838:	and	r2, r2, r3
   3283c:	ldr	r3, [fp, #-16]
   32840:	lsl	r3, r3, #2
   32844:	sub	r1, fp, #4
   32848:	add	r3, r1, r3
   3284c:	str	r2, [r3, #-128]	; 0xffffff80
   32850:	ldr	r3, [fp, #-16]
   32854:	lsl	r3, r3, #2
   32858:	sub	r2, fp, #4
   3285c:	add	r3, r2, r3
   32860:	ldr	r3, [r3, #-128]	; 0xffffff80
   32864:	ldr	r2, [fp, #-36]	; 0xffffffdc
   32868:	orr	r3, r2, r3
   3286c:	str	r3, [fp, #-36]	; 0xffffffdc
   32870:	ldr	r3, [fp, #-16]
   32874:	lsl	r3, r3, #2
   32878:	sub	r2, fp, #4
   3287c:	add	r3, r2, r3
   32880:	ldr	r2, [r3, #-96]	; 0xffffffa0
   32884:	ldr	r3, [fp, #-12]
   32888:	lsl	r3, r3, #5
   3288c:	ldr	r1, [fp, #-180]	; 0xffffff4c
   32890:	add	r3, r1, r3
   32894:	ldr	r1, [fp, #-16]
   32898:	ldr	r3, [r3, r1, lsl #2]
   3289c:	mvn	r3, r3
   328a0:	and	r2, r2, r3
   328a4:	ldr	r3, [fp, #-16]
   328a8:	lsl	r3, r3, #2
   328ac:	sub	r1, fp, #4
   328b0:	add	r3, r1, r3
   328b4:	str	r2, [r3, #-96]	; 0xffffffa0
   328b8:	ldr	r3, [fp, #-16]
   328bc:	lsl	r3, r3, #2
   328c0:	sub	r2, fp, #4
   328c4:	add	r3, r2, r3
   328c8:	ldr	r3, [r3, #-96]	; 0xffffffa0
   328cc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   328d0:	orr	r3, r2, r3
   328d4:	str	r3, [fp, #-40]	; 0xffffffd8
   328d8:	ldr	r3, [fp, #-16]
   328dc:	add	r3, r3, #1
   328e0:	str	r3, [fp, #-16]
   328e4:	ldr	r3, [fp, #-16]
   328e8:	cmp	r3, #7
   328ec:	ble	32808 <ftello64@plt+0x211a0>
   328f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   328f4:	cmp	r3, #0
   328f8:	beq	329b0 <ftello64@plt+0x21348>
   328fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   32900:	lsl	r3, r3, #5
   32904:	ldr	r2, [fp, #-180]	; 0xffffff4c
   32908:	add	r3, r2, r3
   3290c:	sub	r2, fp, #132	; 0x84
   32910:	mov	r1, r2
   32914:	mov	r0, r3
   32918:	bl	1aa08 <ftello64@plt+0x93a0>
   3291c:	ldr	r3, [fp, #-12]
   32920:	lsl	r3, r3, #5
   32924:	ldr	r2, [fp, #-180]	; 0xffffff4c
   32928:	add	r3, r2, r3
   3292c:	sub	r2, fp, #164	; 0xa4
   32930:	mov	r1, r2
   32934:	mov	r0, r3
   32938:	bl	1aa08 <ftello64@plt+0x93a0>
   3293c:	ldr	r2, [fp, #-20]	; 0xffffffec
   32940:	mov	r3, r2
   32944:	lsl	r3, r3, #1
   32948:	add	r3, r3, r2
   3294c:	lsl	r3, r3, #2
   32950:	mov	r2, r3
   32954:	ldr	r3, [fp, #-176]	; 0xffffff50
   32958:	add	r0, r3, r2
   3295c:	ldr	r2, [fp, #-12]
   32960:	mov	r3, r2
   32964:	lsl	r3, r3, #1
   32968:	add	r3, r3, r2
   3296c:	lsl	r3, r3, #2
   32970:	mov	r2, r3
   32974:	ldr	r3, [fp, #-176]	; 0xffffff50
   32978:	add	r3, r3, r2
   3297c:	mov	r1, r3
   32980:	bl	1da1c <ftello64@plt+0xc3b4>
   32984:	str	r0, [fp, #-64]	; 0xffffffc0
   32988:	ldr	r3, [fp, #-64]	; 0xffffffc0
   3298c:	cmp	r3, #0
   32990:	movne	r3, #1
   32994:	moveq	r3, #0
   32998:	uxtb	r3, r3
   3299c:	cmp	r3, #0
   329a0:	bne	32b44 <ftello64@plt+0x214dc>
   329a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   329a8:	add	r3, r3, #1
   329ac:	str	r3, [fp, #-20]	; 0xffffffec
   329b0:	ldr	r2, [fp, #-12]
   329b4:	mov	r3, r2
   329b8:	lsl	r3, r3, #1
   329bc:	add	r3, r3, r2
   329c0:	lsl	r3, r3, #2
   329c4:	mov	r2, r3
   329c8:	ldr	r3, [fp, #-176]	; 0xffffff50
   329cc:	add	r0, r3, r2
   329d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   329d4:	ldr	r2, [r3, #8]
   329d8:	ldr	r3, [fp, #-8]
   329dc:	lsl	r3, r3, #2
   329e0:	add	r3, r2, r3
   329e4:	ldr	r3, [r3]
   329e8:	mov	r1, r3
   329ec:	bl	1e7a8 <ftello64@plt+0xd140>
   329f0:	mov	r3, r0
   329f4:	strb	r3, [fp, #-65]	; 0xffffffbf
   329f8:	ldrb	r3, [fp, #-65]	; 0xffffffbf
   329fc:	eor	r3, r3, #1
   32a00:	uxtb	r3, r3
   32a04:	cmp	r3, #0
   32a08:	bne	32b4c <ftello64@plt+0x214e4>
   32a0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   32a10:	cmp	r3, #0
   32a14:	beq	32a48 <ftello64@plt+0x213e0>
   32a18:	b	32a28 <ftello64@plt+0x213c0>
   32a1c:	nop	{0}
   32a20:	b	32a28 <ftello64@plt+0x213c0>
   32a24:	nop	{0}
   32a28:	ldr	r3, [fp, #-12]
   32a2c:	add	r3, r3, #1
   32a30:	str	r3, [fp, #-12]
   32a34:	ldr	r2, [fp, #-12]
   32a38:	ldr	r3, [fp, #-20]	; 0xffffffec
   32a3c:	cmp	r2, r3
   32a40:	blt	3270c <ftello64@plt+0x210a4>
   32a44:	b	32a4c <ftello64@plt+0x213e4>
   32a48:	nop	{0}
   32a4c:	ldr	r2, [fp, #-12]
   32a50:	ldr	r3, [fp, #-20]	; 0xffffffec
   32a54:	cmp	r2, r3
   32a58:	bne	32b14 <ftello64@plt+0x214ac>
   32a5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   32a60:	lsl	r3, r3, #5
   32a64:	ldr	r2, [fp, #-180]	; 0xffffff4c
   32a68:	add	r3, r2, r3
   32a6c:	sub	r2, fp, #100	; 0x64
   32a70:	mov	r1, r2
   32a74:	mov	r0, r3
   32a78:	bl	1aa08 <ftello64@plt+0x93a0>
   32a7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   32a80:	mov	r3, r2
   32a84:	lsl	r3, r3, #1
   32a88:	add	r3, r3, r2
   32a8c:	lsl	r3, r3, #2
   32a90:	mov	r2, r3
   32a94:	ldr	r3, [fp, #-176]	; 0xffffff50
   32a98:	add	r0, r3, r2
   32a9c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   32aa0:	ldr	r2, [r3, #8]
   32aa4:	ldr	r3, [fp, #-8]
   32aa8:	lsl	r3, r3, #2
   32aac:	add	r3, r2, r3
   32ab0:	ldr	r3, [r3]
   32ab4:	mov	r1, r3
   32ab8:	bl	1d850 <ftello64@plt+0xc1e8>
   32abc:	str	r0, [fp, #-64]	; 0xffffffc0
   32ac0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   32ac4:	cmp	r3, #0
   32ac8:	movne	r3, #1
   32acc:	moveq	r3, #0
   32ad0:	uxtb	r3, r3
   32ad4:	cmp	r3, #0
   32ad8:	bne	32b54 <ftello64@plt+0x214ec>
   32adc:	ldr	r3, [fp, #-20]	; 0xffffffec
   32ae0:	add	r3, r3, #1
   32ae4:	str	r3, [fp, #-20]	; 0xffffffec
   32ae8:	sub	r3, fp, #100	; 0x64
   32aec:	mov	r0, r3
   32af0:	bl	1a998 <ftello64@plt+0x9330>
   32af4:	b	32b14 <ftello64@plt+0x214ac>
   32af8:	nop	{0}
   32afc:	b	32b14 <ftello64@plt+0x214ac>
   32b00:	nop	{0}
   32b04:	b	32b14 <ftello64@plt+0x214ac>
   32b08:	nop	{0}
   32b0c:	b	32b14 <ftello64@plt+0x214ac>
   32b10:	nop	{0}
   32b14:	ldr	r3, [fp, #-8]
   32b18:	add	r3, r3, #1
   32b1c:	str	r3, [fp, #-8]
   32b20:	ldr	r3, [fp, #-44]	; 0xffffffd4
   32b24:	ldr	r3, [r3, #4]
   32b28:	ldr	r2, [fp, #-8]
   32b2c:	cmp	r2, r3
   32b30:	blt	321d0 <ftello64@plt+0x20b68>
   32b34:	ldr	r3, [fp, #-20]	; 0xffffffec
   32b38:	cmp	r3, #256	; 0x100
   32b3c:	ldr	r3, [fp, #-20]	; 0xffffffec
   32b40:	b	32bb0 <ftello64@plt+0x21548>
   32b44:	nop	{0}
   32b48:	b	32b58 <ftello64@plt+0x214f0>
   32b4c:	nop	{0}
   32b50:	b	32b58 <ftello64@plt+0x214f0>
   32b54:	nop	{0}
   32b58:	mov	r3, #0
   32b5c:	str	r3, [fp, #-12]
   32b60:	b	32b9c <ftello64@plt+0x21534>
   32b64:	ldr	r2, [fp, #-12]
   32b68:	mov	r3, r2
   32b6c:	lsl	r3, r3, #1
   32b70:	add	r3, r3, r2
   32b74:	lsl	r3, r3, #2
   32b78:	mov	r2, r3
   32b7c:	ldr	r3, [fp, #-176]	; 0xffffff50
   32b80:	add	r3, r3, r2
   32b84:	ldr	r3, [r3, #8]
   32b88:	mov	r0, r3
   32b8c:	bl	16d88 <ftello64@plt+0x5720>
   32b90:	ldr	r3, [fp, #-12]
   32b94:	add	r3, r3, #1
   32b98:	str	r3, [fp, #-12]
   32b9c:	ldr	r2, [fp, #-12]
   32ba0:	ldr	r3, [fp, #-20]	; 0xffffffec
   32ba4:	cmp	r2, r3
   32ba8:	blt	32b64 <ftello64@plt+0x214fc>
   32bac:	mvn	r3, #0
   32bb0:	mov	r0, r3
   32bb4:	sub	sp, fp, #4
   32bb8:	ldr	fp, [sp]
   32bbc:	add	sp, sp, #4
   32bc0:	pop	{pc}		; (ldr pc, [sp], #4)
   32bc4:	str	fp, [sp, #-8]!
   32bc8:	str	lr, [sp, #4]
   32bcc:	add	fp, sp, #4
   32bd0:	sub	sp, sp, #56	; 0x38
   32bd4:	str	r0, [fp, #-48]	; 0xffffffd0
   32bd8:	str	r1, [fp, #-52]	; 0xffffffcc
   32bdc:	str	r2, [fp, #-56]	; 0xffffffc8
   32be0:	str	r3, [fp, #-60]	; 0xffffffc4
   32be4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   32be8:	ldr	r2, [r3]
   32bec:	ldr	r3, [fp, #-52]	; 0xffffffcc
   32bf0:	lsl	r3, r3, #3
   32bf4:	add	r3, r2, r3
   32bf8:	str	r3, [fp, #-20]	; 0xffffffec
   32bfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   32c00:	ldrb	r3, [r3, #4]
   32c04:	cmp	r3, #7
   32c08:	moveq	r3, #1
   32c0c:	movne	r3, #0
   32c10:	uxtb	r3, r3
   32c14:	cmp	r3, #0
   32c18:	beq	32e34 <ftello64@plt+0x217cc>
   32c1c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32c20:	ldr	r2, [r3, #4]
   32c24:	ldr	r3, [fp, #-60]	; 0xffffffc4
   32c28:	add	r3, r2, r3
   32c2c:	ldrb	r3, [r3]
   32c30:	strb	r3, [fp, #-21]	; 0xffffffeb
   32c34:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32c38:	cmp	r3, #193	; 0xc1
   32c3c:	movls	r3, #1
   32c40:	movhi	r3, #0
   32c44:	uxtb	r3, r3
   32c48:	cmp	r3, #0
   32c4c:	beq	32c58 <ftello64@plt+0x215f0>
   32c50:	mov	r3, #0
   32c54:	b	33120 <ftello64@plt+0x21ab8>
   32c58:	ldr	r3, [fp, #-60]	; 0xffffffc4
   32c5c:	add	r2, r3, #1
   32c60:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32c64:	ldr	r3, [r3, #48]	; 0x30
   32c68:	cmp	r2, r3
   32c6c:	blt	32c78 <ftello64@plt+0x21610>
   32c70:	mov	r3, #0
   32c74:	b	33120 <ftello64@plt+0x21ab8>
   32c78:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32c7c:	ldr	r2, [r3, #4]
   32c80:	ldr	r3, [fp, #-60]	; 0xffffffc4
   32c84:	add	r3, r3, #1
   32c88:	add	r3, r2, r3
   32c8c:	ldrb	r3, [r3]
   32c90:	strb	r3, [fp, #-22]	; 0xffffffea
   32c94:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32c98:	cmp	r3, #223	; 0xdf
   32c9c:	bhi	32cc8 <ftello64@plt+0x21660>
   32ca0:	ldrsb	r3, [fp, #-22]	; 0xffffffea
   32ca4:	cmp	r3, #0
   32ca8:	bge	32cb8 <ftello64@plt+0x21650>
   32cac:	ldrb	r3, [fp, #-22]	; 0xffffffea
   32cb0:	cmp	r3, #191	; 0xbf
   32cb4:	bls	32cc0 <ftello64@plt+0x21658>
   32cb8:	mov	r3, #0
   32cbc:	b	33120 <ftello64@plt+0x21ab8>
   32cc0:	mov	r3, #2
   32cc4:	b	33120 <ftello64@plt+0x21ab8>
   32cc8:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32ccc:	cmp	r3, #239	; 0xef
   32cd0:	bhi	32cfc <ftello64@plt+0x21694>
   32cd4:	mov	r3, #3
   32cd8:	str	r3, [fp, #-8]
   32cdc:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32ce0:	cmp	r3, #224	; 0xe0
   32ce4:	bne	32da0 <ftello64@plt+0x21738>
   32ce8:	ldrb	r3, [fp, #-22]	; 0xffffffea
   32cec:	cmp	r3, #159	; 0x9f
   32cf0:	bhi	32da0 <ftello64@plt+0x21738>
   32cf4:	mov	r3, #0
   32cf8:	b	33120 <ftello64@plt+0x21ab8>
   32cfc:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32d00:	cmp	r3, #247	; 0xf7
   32d04:	bhi	32d30 <ftello64@plt+0x216c8>
   32d08:	mov	r3, #4
   32d0c:	str	r3, [fp, #-8]
   32d10:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32d14:	cmp	r3, #240	; 0xf0
   32d18:	bne	32da0 <ftello64@plt+0x21738>
   32d1c:	ldrb	r3, [fp, #-22]	; 0xffffffea
   32d20:	cmp	r3, #143	; 0x8f
   32d24:	bhi	32da0 <ftello64@plt+0x21738>
   32d28:	mov	r3, #0
   32d2c:	b	33120 <ftello64@plt+0x21ab8>
   32d30:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32d34:	cmp	r3, #251	; 0xfb
   32d38:	bhi	32d64 <ftello64@plt+0x216fc>
   32d3c:	mov	r3, #5
   32d40:	str	r3, [fp, #-8]
   32d44:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32d48:	cmp	r3, #248	; 0xf8
   32d4c:	bne	32da0 <ftello64@plt+0x21738>
   32d50:	ldrb	r3, [fp, #-22]	; 0xffffffea
   32d54:	cmp	r3, #135	; 0x87
   32d58:	bhi	32da0 <ftello64@plt+0x21738>
   32d5c:	mov	r3, #0
   32d60:	b	33120 <ftello64@plt+0x21ab8>
   32d64:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32d68:	cmp	r3, #253	; 0xfd
   32d6c:	bhi	32d98 <ftello64@plt+0x21730>
   32d70:	mov	r3, #6
   32d74:	str	r3, [fp, #-8]
   32d78:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   32d7c:	cmp	r3, #252	; 0xfc
   32d80:	bne	32da0 <ftello64@plt+0x21738>
   32d84:	ldrb	r3, [fp, #-22]	; 0xffffffea
   32d88:	cmp	r3, #131	; 0x83
   32d8c:	bhi	32da0 <ftello64@plt+0x21738>
   32d90:	mov	r3, #0
   32d94:	b	33120 <ftello64@plt+0x21ab8>
   32d98:	mov	r3, #0
   32d9c:	b	33120 <ftello64@plt+0x21ab8>
   32da0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   32da4:	ldr	r3, [fp, #-8]
   32da8:	add	r2, r2, r3
   32dac:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32db0:	ldr	r3, [r3, #48]	; 0x30
   32db4:	cmp	r2, r3
   32db8:	ble	32dc4 <ftello64@plt+0x2175c>
   32dbc:	mov	r3, #0
   32dc0:	b	33120 <ftello64@plt+0x21ab8>
   32dc4:	mov	r3, #1
   32dc8:	str	r3, [fp, #-12]
   32dcc:	b	32e1c <ftello64@plt+0x217b4>
   32dd0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32dd4:	ldr	r3, [r3, #4]
   32dd8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   32ddc:	ldr	r2, [fp, #-12]
   32de0:	add	r2, r1, r2
   32de4:	add	r3, r3, r2
   32de8:	ldrb	r3, [r3]
   32dec:	strb	r3, [fp, #-22]	; 0xffffffea
   32df0:	ldrsb	r3, [fp, #-22]	; 0xffffffea
   32df4:	cmp	r3, #0
   32df8:	bge	32e08 <ftello64@plt+0x217a0>
   32dfc:	ldrb	r3, [fp, #-22]	; 0xffffffea
   32e00:	cmp	r3, #191	; 0xbf
   32e04:	bls	32e10 <ftello64@plt+0x217a8>
   32e08:	mov	r3, #0
   32e0c:	b	33120 <ftello64@plt+0x21ab8>
   32e10:	ldr	r3, [fp, #-12]
   32e14:	add	r3, r3, #1
   32e18:	str	r3, [fp, #-12]
   32e1c:	ldr	r2, [fp, #-12]
   32e20:	ldr	r3, [fp, #-8]
   32e24:	cmp	r2, r3
   32e28:	blt	32dd0 <ftello64@plt+0x21768>
   32e2c:	ldr	r3, [fp, #-8]
   32e30:	b	33120 <ftello64@plt+0x21ab8>
   32e34:	ldr	r1, [fp, #-60]	; 0xffffffc4
   32e38:	ldr	r0, [fp, #-56]	; 0xffffffc8
   32e3c:	bl	1abc4 <ftello64@plt+0x955c>
   32e40:	str	r0, [fp, #-8]
   32e44:	ldr	r3, [fp, #-20]	; 0xffffffec
   32e48:	ldrb	r3, [r3, #4]
   32e4c:	cmp	r3, #5
   32e50:	bne	32ed8 <ftello64@plt+0x21870>
   32e54:	ldr	r3, [fp, #-8]
   32e58:	cmp	r3, #1
   32e5c:	bgt	32e68 <ftello64@plt+0x21800>
   32e60:	mov	r3, #0
   32e64:	b	33120 <ftello64@plt+0x21ab8>
   32e68:	ldr	r3, [fp, #-48]	; 0xffffffd0
   32e6c:	ldr	r3, [r3, #128]	; 0x80
   32e70:	and	r3, r3, #64	; 0x40
   32e74:	cmp	r3, #0
   32e78:	bne	32e98 <ftello64@plt+0x21830>
   32e7c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32e80:	ldr	r2, [r3, #4]
   32e84:	ldr	r3, [fp, #-60]	; 0xffffffc4
   32e88:	add	r3, r2, r3
   32e8c:	ldrb	r3, [r3]
   32e90:	cmp	r3, #10
   32e94:	beq	32ec8 <ftello64@plt+0x21860>
   32e98:	ldr	r3, [fp, #-48]	; 0xffffffd0
   32e9c:	ldr	r3, [r3, #128]	; 0x80
   32ea0:	and	r3, r3, #128	; 0x80
   32ea4:	cmp	r3, #0
   32ea8:	beq	32ed0 <ftello64@plt+0x21868>
   32eac:	ldr	r3, [fp, #-56]	; 0xffffffc8
   32eb0:	ldr	r2, [r3, #4]
   32eb4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   32eb8:	add	r3, r2, r3
   32ebc:	ldrb	r3, [r3]
   32ec0:	cmp	r3, #0
   32ec4:	bne	32ed0 <ftello64@plt+0x21868>
   32ec8:	mov	r3, #0
   32ecc:	b	33120 <ftello64@plt+0x21ab8>
   32ed0:	ldr	r3, [fp, #-8]
   32ed4:	b	33120 <ftello64@plt+0x21ab8>
   32ed8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   32edc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   32ee0:	bl	1accc <ftello64@plt+0x9664>
   32ee4:	str	r0, [fp, #-28]	; 0xffffffe4
   32ee8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   32eec:	cmp	r3, #1
   32ef0:	bgt	32f00 <ftello64@plt+0x21898>
   32ef4:	ldr	r3, [fp, #-8]
   32ef8:	cmp	r3, #1
   32efc:	ble	32f0c <ftello64@plt+0x218a4>
   32f00:	ldr	r3, [fp, #-8]
   32f04:	cmp	r3, #0
   32f08:	bne	32f14 <ftello64@plt+0x218ac>
   32f0c:	mov	r3, #0
   32f10:	b	33120 <ftello64@plt+0x21ab8>
   32f14:	ldr	r3, [fp, #-20]	; 0xffffffec
   32f18:	ldrb	r3, [r3, #4]
   32f1c:	cmp	r3, #6
   32f20:	bne	3311c <ftello64@plt+0x21ab4>
   32f24:	ldr	r3, [fp, #-20]	; 0xffffffec
   32f28:	ldr	r3, [r3]
   32f2c:	str	r3, [fp, #-32]	; 0xffffffe0
   32f30:	mov	r3, #0
   32f34:	str	r3, [fp, #-16]
   32f38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   32f3c:	ldr	r3, [r3, #32]
   32f40:	cmp	r3, #0
   32f44:	bne	32f68 <ftello64@plt+0x21900>
   32f48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   32f4c:	ldr	r3, [r3, #36]	; 0x24
   32f50:	cmp	r3, #0
   32f54:	bne	32f68 <ftello64@plt+0x21900>
   32f58:	ldr	r3, [fp, #-32]	; 0xffffffe0
   32f5c:	ldr	r3, [r3, #20]
   32f60:	cmp	r3, #0
   32f64:	beq	32f7c <ftello64@plt+0x21914>
   32f68:	ldr	r1, [fp, #-60]	; 0xffffffc4
   32f6c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   32f70:	bl	1ac68 <ftello64@plt+0x9600>
   32f74:	mov	r3, r0
   32f78:	b	32f80 <ftello64@plt+0x21918>
   32f7c:	mov	r3, #0
   32f80:	str	r3, [fp, #-36]	; 0xffffffdc
   32f84:	mov	r3, #0
   32f88:	str	r3, [fp, #-12]
   32f8c:	b	32fcc <ftello64@plt+0x21964>
   32f90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   32f94:	ldr	r2, [r3]
   32f98:	ldr	r3, [fp, #-12]
   32f9c:	lsl	r3, r3, #2
   32fa0:	add	r3, r2, r3
   32fa4:	ldr	r3, [r3]
   32fa8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   32fac:	cmp	r2, r3
   32fb0:	bne	32fc0 <ftello64@plt+0x21958>
   32fb4:	ldr	r3, [fp, #-8]
   32fb8:	str	r3, [fp, #-16]
   32fbc:	b	330d0 <ftello64@plt+0x21a68>
   32fc0:	ldr	r3, [fp, #-12]
   32fc4:	add	r3, r3, #1
   32fc8:	str	r3, [fp, #-12]
   32fcc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   32fd0:	ldr	r3, [r3, #20]
   32fd4:	ldr	r2, [fp, #-12]
   32fd8:	cmp	r2, r3
   32fdc:	blt	32f90 <ftello64@plt+0x21928>
   32fe0:	mov	r3, #0
   32fe4:	str	r3, [fp, #-12]
   32fe8:	b	33038 <ftello64@plt+0x219d0>
   32fec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   32ff0:	ldr	r2, [r3, #12]
   32ff4:	ldr	r3, [fp, #-12]
   32ff8:	lsl	r3, r3, #2
   32ffc:	add	r3, r2, r3
   33000:	ldr	r3, [r3]
   33004:	str	r3, [fp, #-40]	; 0xffffffd8
   33008:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3300c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   33010:	bl	112a8 <iswctype@plt>
   33014:	mov	r3, r0
   33018:	cmp	r3, #0
   3301c:	beq	3302c <ftello64@plt+0x219c4>
   33020:	ldr	r3, [fp, #-8]
   33024:	str	r3, [fp, #-16]
   33028:	b	330d0 <ftello64@plt+0x21a68>
   3302c:	ldr	r3, [fp, #-12]
   33030:	add	r3, r3, #1
   33034:	str	r3, [fp, #-12]
   33038:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3303c:	ldr	r3, [r3, #36]	; 0x24
   33040:	ldr	r2, [fp, #-12]
   33044:	cmp	r2, r3
   33048:	blt	32fec <ftello64@plt+0x21984>
   3304c:	mov	r3, #0
   33050:	str	r3, [fp, #-12]
   33054:	b	330b8 <ftello64@plt+0x21a50>
   33058:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3305c:	ldr	r2, [r3, #4]
   33060:	ldr	r3, [fp, #-12]
   33064:	lsl	r3, r3, #2
   33068:	add	r3, r2, r3
   3306c:	ldr	r3, [r3]
   33070:	ldr	r2, [fp, #-36]	; 0xffffffdc
   33074:	cmp	r2, r3
   33078:	bcc	330ac <ftello64@plt+0x21a44>
   3307c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   33080:	ldr	r2, [r3, #8]
   33084:	ldr	r3, [fp, #-12]
   33088:	lsl	r3, r3, #2
   3308c:	add	r3, r2, r3
   33090:	ldr	r3, [r3]
   33094:	ldr	r2, [fp, #-36]	; 0xffffffdc
   33098:	cmp	r2, r3
   3309c:	bhi	330ac <ftello64@plt+0x21a44>
   330a0:	ldr	r3, [fp, #-8]
   330a4:	str	r3, [fp, #-16]
   330a8:	b	330d0 <ftello64@plt+0x21a68>
   330ac:	ldr	r3, [fp, #-12]
   330b0:	add	r3, r3, #1
   330b4:	str	r3, [fp, #-12]
   330b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   330bc:	ldr	r3, [r3, #32]
   330c0:	ldr	r2, [fp, #-12]
   330c4:	cmp	r2, r3
   330c8:	blt	33058 <ftello64@plt+0x219f0>
   330cc:	nop	{0}
   330d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   330d4:	ldrb	r3, [r3, #16]
   330d8:	and	r3, r3, #1
   330dc:	uxtb	r3, r3
   330e0:	cmp	r3, #0
   330e4:	bne	330f0 <ftello64@plt+0x21a88>
   330e8:	ldr	r3, [fp, #-16]
   330ec:	b	33120 <ftello64@plt+0x21ab8>
   330f0:	ldr	r3, [fp, #-16]
   330f4:	cmp	r3, #0
   330f8:	ble	33104 <ftello64@plt+0x21a9c>
   330fc:	mov	r3, #0
   33100:	b	33120 <ftello64@plt+0x21ab8>
   33104:	ldr	r2, [fp, #-8]
   33108:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3310c:	cmp	r2, r3
   33110:	movge	r3, r2
   33114:	movlt	r3, r3
   33118:	b	33120 <ftello64@plt+0x21ab8>
   3311c:	mov	r3, #0
   33120:	mov	r0, r3
   33124:	sub	sp, fp, #4
   33128:	ldr	fp, [sp]
   3312c:	add	sp, sp, #4
   33130:	pop	{pc}		; (ldr pc, [sp], #4)
   33134:	str	fp, [sp, #-8]!
   33138:	str	lr, [sp, #4]
   3313c:	add	fp, sp, #4
   33140:	sub	sp, sp, #24
   33144:	str	r0, [fp, #-16]
   33148:	str	r1, [fp, #-20]	; 0xffffffec
   3314c:	str	r2, [fp, #-24]	; 0xffffffe8
   33150:	ldr	r3, [fp, #-16]
   33154:	ldr	r2, [r3, #4]
   33158:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3315c:	add	r3, r2, r3
   33160:	ldrb	r3, [r3]
   33164:	strb	r3, [fp, #-5]
   33168:	ldr	r3, [fp, #-20]	; 0xffffffec
   3316c:	ldrb	r3, [r3, #4]
   33170:	sub	r3, r3, #1
   33174:	cmp	r3, #6
   33178:	ldrls	pc, [pc, r3, lsl #2]
   3317c:	b	33250 <ftello64@plt+0x21be8>
   33180:	muleq	r3, ip, r1
   33184:	andeq	r3, r3, r0, asr r2
   33188:			; <UNDEFINED> instruction: 0x000331b8
   3318c:	andeq	r3, r3, r0, asr r2
   33190:	andeq	r3, r3, r0, lsl #4
   33194:	andeq	r3, r3, r0, asr r2
   33198:	andeq	r3, r3, ip, ror #3
   3319c:	ldr	r3, [fp, #-20]	; 0xffffffec
   331a0:	ldrb	r3, [r3]
   331a4:	ldrb	r2, [fp, #-5]
   331a8:	cmp	r2, r3
   331ac:	beq	33258 <ftello64@plt+0x21bf0>
   331b0:	mov	r3, #0
   331b4:	b	33360 <ftello64@plt+0x21cf8>
   331b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   331bc:	ldr	r3, [r3]
   331c0:	ldrb	r2, [fp, #-5]
   331c4:	mov	r1, r2
   331c8:	mov	r0, r3
   331cc:	bl	1a920 <ftello64@plt+0x92b8>
   331d0:	mov	r3, r0
   331d4:	eor	r3, r3, #1
   331d8:	uxtb	r3, r3
   331dc:	cmp	r3, #0
   331e0:	beq	33260 <ftello64@plt+0x21bf8>
   331e4:	mov	r3, #0
   331e8:	b	33360 <ftello64@plt+0x21cf8>
   331ec:	ldrsb	r3, [fp, #-5]
   331f0:	cmp	r3, #0
   331f4:	bge	33200 <ftello64@plt+0x21b98>
   331f8:	mov	r3, #0
   331fc:	b	33360 <ftello64@plt+0x21cf8>
   33200:	ldrb	r3, [fp, #-5]
   33204:	cmp	r3, #10
   33208:	bne	33224 <ftello64@plt+0x21bbc>
   3320c:	ldr	r3, [fp, #-16]
   33210:	ldr	r3, [r3, #84]	; 0x54
   33214:	ldr	r3, [r3, #128]	; 0x80
   33218:	and	r3, r3, #64	; 0x40
   3321c:	cmp	r3, #0
   33220:	beq	33248 <ftello64@plt+0x21be0>
   33224:	ldrb	r3, [fp, #-5]
   33228:	cmp	r3, #0
   3322c:	bne	33268 <ftello64@plt+0x21c00>
   33230:	ldr	r3, [fp, #-16]
   33234:	ldr	r3, [r3, #84]	; 0x54
   33238:	ldr	r3, [r3, #128]	; 0x80
   3323c:	and	r3, r3, #128	; 0x80
   33240:	cmp	r3, #0
   33244:	beq	33268 <ftello64@plt+0x21c00>
   33248:	mov	r3, #0
   3324c:	b	33360 <ftello64@plt+0x21cf8>
   33250:	mov	r3, #0
   33254:	b	33360 <ftello64@plt+0x21cf8>
   33258:	nop	{0}
   3325c:	b	3326c <ftello64@plt+0x21c04>
   33260:	nop	{0}
   33264:	b	3326c <ftello64@plt+0x21c04>
   33268:	nop	{0}
   3326c:	ldr	r3, [fp, #-20]	; 0xffffffec
   33270:	ldr	r2, [r3, #4]
   33274:	mov	r3, #65280	; 0xff00
   33278:	movt	r3, #3
   3327c:	and	r3, r3, r2
   33280:	cmp	r3, #0
   33284:	beq	3335c <ftello64@plt+0x21cf4>
   33288:	ldr	r0, [fp, #-16]
   3328c:	ldr	r3, [fp, #-16]
   33290:	ldr	r3, [r3, #88]	; 0x58
   33294:	mov	r2, r3
   33298:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3329c:	bl	1d5cc <ftello64@plt+0xbf64>
   332a0:	str	r0, [fp, #-12]
   332a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   332a8:	ldr	r3, [r3, #4]
   332ac:	ubfx	r3, r3, #8, #10
   332b0:	uxth	r3, r3
   332b4:	and	r3, r3, #4
   332b8:	cmp	r3, #0
   332bc:	beq	332d0 <ftello64@plt+0x21c68>
   332c0:	ldr	r3, [fp, #-12]
   332c4:	and	r3, r3, #1
   332c8:	cmp	r3, #0
   332cc:	beq	33354 <ftello64@plt+0x21cec>
   332d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   332d4:	ldr	r3, [r3, #4]
   332d8:	ubfx	r3, r3, #8, #10
   332dc:	uxth	r3, r3
   332e0:	and	r3, r3, #8
   332e4:	cmp	r3, #0
   332e8:	beq	332fc <ftello64@plt+0x21c94>
   332ec:	ldr	r3, [fp, #-12]
   332f0:	and	r3, r3, #1
   332f4:	cmp	r3, #0
   332f8:	bne	33354 <ftello64@plt+0x21cec>
   332fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   33300:	ldr	r3, [r3, #4]
   33304:	ubfx	r3, r3, #8, #10
   33308:	uxth	r3, r3
   3330c:	and	r3, r3, #32
   33310:	cmp	r3, #0
   33314:	beq	33328 <ftello64@plt+0x21cc0>
   33318:	ldr	r3, [fp, #-12]
   3331c:	and	r3, r3, #2
   33320:	cmp	r3, #0
   33324:	beq	33354 <ftello64@plt+0x21cec>
   33328:	ldr	r3, [fp, #-20]	; 0xffffffec
   3332c:	ldr	r3, [r3, #4]
   33330:	ubfx	r3, r3, #8, #10
   33334:	uxth	r3, r3
   33338:	and	r3, r3, #128	; 0x80
   3333c:	cmp	r3, #0
   33340:	beq	3335c <ftello64@plt+0x21cf4>
   33344:	ldr	r3, [fp, #-12]
   33348:	and	r3, r3, #8
   3334c:	cmp	r3, #0
   33350:	bne	3335c <ftello64@plt+0x21cf4>
   33354:	mov	r3, #0
   33358:	b	33360 <ftello64@plt+0x21cf8>
   3335c:	mov	r3, #1
   33360:	mov	r0, r3
   33364:	sub	sp, fp, #4
   33368:	ldr	fp, [sp]
   3336c:	add	sp, sp, #4
   33370:	pop	{pc}		; (ldr pc, [sp], #4)
   33374:	str	fp, [sp, #-8]!
   33378:	str	lr, [sp, #4]
   3337c:	add	fp, sp, #4
   33380:	sub	sp, sp, #24
   33384:	str	r0, [fp, #-24]	; 0xffffffe8
   33388:	str	r1, [fp, #-28]	; 0xffffffe4
   3338c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33390:	str	r3, [fp, #-8]
   33394:	ldr	r3, [fp, #-8]
   33398:	ldr	r3, [r3, #36]	; 0x24
   3339c:	cmn	r3, #-536870910	; 0xe0000002
   333a0:	movhi	r3, #1
   333a4:	movls	r3, #0
   333a8:	uxtb	r3, r3
   333ac:	cmp	r3, #0
   333b0:	beq	333bc <ftello64@plt+0x21d54>
   333b4:	mov	r3, #12
   333b8:	b	3351c <ftello64@plt+0x21eb4>
   333bc:	ldr	r3, [fp, #-8]
   333c0:	ldr	r3, [r3, #36]	; 0x24
   333c4:	lsl	r2, r3, #1
   333c8:	ldr	r3, [fp, #-8]
   333cc:	ldr	r3, [r3, #48]	; 0x30
   333d0:	cmp	r2, r3
   333d4:	movlt	r2, r2
   333d8:	movge	r2, r3
   333dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   333e0:	cmp	r2, r3
   333e4:	movge	r3, r2
   333e8:	movlt	r3, r3
   333ec:	mov	r1, r3
   333f0:	ldr	r0, [fp, #-8]
   333f4:	bl	1b068 <ftello64@plt+0x9a00>
   333f8:	str	r0, [fp, #-12]
   333fc:	ldr	r3, [fp, #-12]
   33400:	cmp	r3, #0
   33404:	movne	r3, #1
   33408:	moveq	r3, #0
   3340c:	uxtb	r3, r3
   33410:	cmp	r3, #0
   33414:	beq	33420 <ftello64@plt+0x21db8>
   33418:	ldr	r3, [fp, #-12]
   3341c:	b	3351c <ftello64@plt+0x21eb4>
   33420:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33424:	ldr	r3, [r3, #100]	; 0x64
   33428:	cmp	r3, #0
   3342c:	beq	33488 <ftello64@plt+0x21e20>
   33430:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33434:	ldr	r2, [r3, #100]	; 0x64
   33438:	ldr	r3, [fp, #-8]
   3343c:	ldr	r3, [r3, #36]	; 0x24
   33440:	add	r3, r3, #1
   33444:	lsl	r3, r3, #2
   33448:	mov	r1, r3
   3344c:	mov	r0, r2
   33450:	bl	35ffc <ftello64@plt+0x24994>
   33454:	str	r0, [fp, #-16]
   33458:	ldr	r3, [fp, #-16]
   3345c:	cmp	r3, #0
   33460:	moveq	r3, #1
   33464:	movne	r3, #0
   33468:	uxtb	r3, r3
   3346c:	cmp	r3, #0
   33470:	beq	3347c <ftello64@plt+0x21e14>
   33474:	mov	r3, #12
   33478:	b	3351c <ftello64@plt+0x21eb4>
   3347c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33480:	ldr	r2, [fp, #-16]
   33484:	str	r2, [r3, #100]	; 0x64
   33488:	ldr	r3, [fp, #-8]
   3348c:	ldrb	r3, [r3, #72]	; 0x48
   33490:	cmp	r3, #0
   33494:	beq	334e4 <ftello64@plt+0x21e7c>
   33498:	ldr	r3, [fp, #-8]
   3349c:	ldr	r3, [r3, #80]	; 0x50
   334a0:	cmp	r3, #1
   334a4:	ble	334d8 <ftello64@plt+0x21e70>
   334a8:	ldr	r0, [fp, #-8]
   334ac:	bl	1b698 <ftello64@plt+0xa030>
   334b0:	str	r0, [fp, #-12]
   334b4:	ldr	r3, [fp, #-12]
   334b8:	cmp	r3, #0
   334bc:	movne	r3, #1
   334c0:	moveq	r3, #0
   334c4:	uxtb	r3, r3
   334c8:	cmp	r3, #0
   334cc:	beq	33518 <ftello64@plt+0x21eb0>
   334d0:	ldr	r3, [fp, #-12]
   334d4:	b	3351c <ftello64@plt+0x21eb4>
   334d8:	ldr	r0, [fp, #-8]
   334dc:	bl	1c384 <ftello64@plt+0xad1c>
   334e0:	b	33518 <ftello64@plt+0x21eb0>
   334e4:	ldr	r3, [fp, #-8]
   334e8:	ldr	r3, [r3, #80]	; 0x50
   334ec:	cmp	r3, #1
   334f0:	ble	33500 <ftello64@plt+0x21e98>
   334f4:	ldr	r0, [fp, #-8]
   334f8:	bl	1b314 <ftello64@plt+0x9cac>
   334fc:	b	33518 <ftello64@plt+0x21eb0>
   33500:	ldr	r3, [fp, #-8]
   33504:	ldr	r3, [r3, #64]	; 0x40
   33508:	cmp	r3, #0
   3350c:	beq	33518 <ftello64@plt+0x21eb0>
   33510:	ldr	r0, [fp, #-8]
   33514:	bl	1c490 <ftello64@plt+0xae28>
   33518:	mov	r3, #0
   3351c:	mov	r0, r3
   33520:	sub	sp, fp, #4
   33524:	ldr	fp, [sp]
   33528:	add	sp, sp, #4
   3352c:	pop	{pc}		; (ldr pc, [sp], #4)
   33530:	str	fp, [sp, #-8]!
   33534:	str	lr, [sp, #4]
   33538:	add	fp, sp, #4
   3353c:	sub	sp, sp, #24
   33540:	str	r0, [fp, #-16]
   33544:	str	r1, [fp, #-20]	; 0xffffffec
   33548:	str	r2, [fp, #-24]	; 0xffffffe8
   3354c:	ldr	r3, [fp, #-16]
   33550:	ldr	r2, [fp, #-20]	; 0xffffffec
   33554:	str	r2, [r3, #88]	; 0x58
   33558:	ldr	r3, [fp, #-16]
   3355c:	mvn	r2, #0
   33560:	str	r2, [r3, #92]	; 0x5c
   33564:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33568:	cmp	r3, #0
   3356c:	ble	33658 <ftello64@plt+0x21ff0>
   33570:	mov	r3, #24
   33574:	str	r3, [fp, #-8]
   33578:	mvn	r2, #0
   3357c:	ldr	r3, [fp, #-8]
   33580:	udiv	r3, r2, r3
   33584:	cmp	r3, #0
   33588:	blt	3359c <ftello64@plt+0x21f34>
   3358c:	mvn	r2, #0
   33590:	ldr	r3, [fp, #-8]
   33594:	udiv	r3, r2, r3
   33598:	b	335a0 <ftello64@plt+0x21f38>
   3359c:	mvn	r3, #-2147483648	; 0x80000000
   335a0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   335a4:	cmp	r3, r2
   335a8:	movcc	r3, #1
   335ac:	movcs	r3, #0
   335b0:	uxtb	r3, r3
   335b4:	cmp	r3, #0
   335b8:	beq	335c4 <ftello64@plt+0x21f5c>
   335bc:	mov	r3, #12
   335c0:	b	33680 <ftello64@plt+0x22018>
   335c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   335c8:	mov	r3, r2
   335cc:	lsl	r3, r3, #1
   335d0:	add	r3, r3, r2
   335d4:	lsl	r3, r3, #3
   335d8:	mov	r0, r3
   335dc:	bl	35f6c <ftello64@plt+0x24904>
   335e0:	mov	r3, r0
   335e4:	mov	r2, r3
   335e8:	ldr	r3, [fp, #-16]
   335ec:	str	r2, [r3, #116]	; 0x74
   335f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   335f4:	lsl	r3, r3, #2
   335f8:	mov	r0, r3
   335fc:	bl	35f6c <ftello64@plt+0x24904>
   33600:	mov	r3, r0
   33604:	mov	r2, r3
   33608:	ldr	r3, [fp, #-16]
   3360c:	str	r2, [r3, #132]	; 0x84
   33610:	ldr	r3, [fp, #-16]
   33614:	ldr	r3, [r3, #116]	; 0x74
   33618:	cmp	r3, #0
   3361c:	moveq	r3, #1
   33620:	movne	r3, #0
   33624:	uxtb	r3, r3
   33628:	cmp	r3, #0
   3362c:	bne	33650 <ftello64@plt+0x21fe8>
   33630:	ldr	r3, [fp, #-16]
   33634:	ldr	r3, [r3, #132]	; 0x84
   33638:	cmp	r3, #0
   3363c:	moveq	r3, #1
   33640:	movne	r3, #0
   33644:	uxtb	r3, r3
   33648:	cmp	r3, #0
   3364c:	beq	33658 <ftello64@plt+0x21ff0>
   33650:	mov	r3, #12
   33654:	b	33680 <ftello64@plt+0x22018>
   33658:	ldr	r3, [fp, #-16]
   3365c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   33660:	str	r2, [r3, #112]	; 0x70
   33664:	ldr	r3, [fp, #-16]
   33668:	mov	r2, #1
   3366c:	str	r2, [r3, #120]	; 0x78
   33670:	ldr	r3, [fp, #-16]
   33674:	ldr	r2, [fp, #-24]	; 0xffffffe8
   33678:	str	r2, [r3, #128]	; 0x80
   3367c:	mov	r3, #0
   33680:	mov	r0, r3
   33684:	sub	sp, fp, #4
   33688:	ldr	fp, [sp]
   3368c:	add	sp, sp, #4
   33690:	pop	{pc}		; (ldr pc, [sp], #4)
   33694:	str	fp, [sp, #-8]!
   33698:	str	lr, [sp, #4]
   3369c:	add	fp, sp, #4
   336a0:	sub	sp, sp, #24
   336a4:	str	r0, [fp, #-24]	; 0xffffffe8
   336a8:	mov	r3, #0
   336ac:	str	r3, [fp, #-8]
   336b0:	b	33788 <ftello64@plt+0x22120>
   336b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   336b8:	ldr	r2, [r3, #132]	; 0x84
   336bc:	ldr	r3, [fp, #-8]
   336c0:	lsl	r3, r3, #2
   336c4:	add	r3, r2, r3
   336c8:	ldr	r3, [r3]
   336cc:	str	r3, [fp, #-16]
   336d0:	mov	r3, #0
   336d4:	str	r3, [fp, #-12]
   336d8:	b	3371c <ftello64@plt+0x220b4>
   336dc:	ldr	r3, [fp, #-16]
   336e0:	ldr	r2, [r3, #20]
   336e4:	ldr	r3, [fp, #-12]
   336e8:	lsl	r3, r3, #2
   336ec:	add	r3, r2, r3
   336f0:	ldr	r3, [r3]
   336f4:	str	r3, [fp, #-20]	; 0xffffffec
   336f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   336fc:	ldr	r3, [r3, #16]
   33700:	mov	r0, r3
   33704:	bl	16d88 <ftello64@plt+0x5720>
   33708:	ldr	r0, [fp, #-20]	; 0xffffffec
   3370c:	bl	16d88 <ftello64@plt+0x5720>
   33710:	ldr	r3, [fp, #-12]
   33714:	add	r3, r3, #1
   33718:	str	r3, [fp, #-12]
   3371c:	ldr	r3, [fp, #-16]
   33720:	ldr	r3, [r3, #16]
   33724:	ldr	r2, [fp, #-12]
   33728:	cmp	r2, r3
   3372c:	blt	336dc <ftello64@plt+0x22074>
   33730:	ldr	r3, [fp, #-16]
   33734:	ldr	r3, [r3, #20]
   33738:	mov	r0, r3
   3373c:	bl	16d88 <ftello64@plt+0x5720>
   33740:	ldr	r3, [fp, #-16]
   33744:	ldr	r3, [r3, #8]
   33748:	cmp	r3, #0
   3374c:	beq	33774 <ftello64@plt+0x2210c>
   33750:	ldr	r3, [fp, #-16]
   33754:	ldr	r3, [r3, #8]
   33758:	ldr	r3, [r3, #8]
   3375c:	mov	r0, r3
   33760:	bl	16d88 <ftello64@plt+0x5720>
   33764:	ldr	r3, [fp, #-16]
   33768:	ldr	r3, [r3, #8]
   3376c:	mov	r0, r3
   33770:	bl	16d88 <ftello64@plt+0x5720>
   33774:	ldr	r0, [fp, #-16]
   33778:	bl	16d88 <ftello64@plt+0x5720>
   3377c:	ldr	r3, [fp, #-8]
   33780:	add	r3, r3, #1
   33784:	str	r3, [fp, #-8]
   33788:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3378c:	ldr	r3, [r3, #124]	; 0x7c
   33790:	ldr	r2, [fp, #-8]
   33794:	cmp	r2, r3
   33798:	blt	336b4 <ftello64@plt+0x2204c>
   3379c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   337a0:	mov	r2, #0
   337a4:	str	r2, [r3, #124]	; 0x7c
   337a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   337ac:	mov	r2, #0
   337b0:	str	r2, [r3, #108]	; 0x6c
   337b4:	nop	{0}
   337b8:	sub	sp, fp, #4
   337bc:	ldr	fp, [sp]
   337c0:	add	sp, sp, #4
   337c4:	pop	{pc}		; (ldr pc, [sp], #4)
   337c8:	str	fp, [sp, #-8]!
   337cc:	str	lr, [sp, #4]
   337d0:	add	fp, sp, #4
   337d4:	sub	sp, sp, #8
   337d8:	str	r0, [fp, #-8]
   337dc:	ldr	r0, [fp, #-8]
   337e0:	bl	33694 <ftello64@plt+0x2202c>
   337e4:	ldr	r3, [fp, #-8]
   337e8:	ldr	r3, [r3, #132]	; 0x84
   337ec:	mov	r0, r3
   337f0:	bl	16d88 <ftello64@plt+0x5720>
   337f4:	ldr	r3, [fp, #-8]
   337f8:	ldr	r3, [r3, #116]	; 0x74
   337fc:	mov	r0, r3
   33800:	bl	16d88 <ftello64@plt+0x5720>
   33804:	nop	{0}
   33808:	sub	sp, fp, #4
   3380c:	ldr	fp, [sp]
   33810:	add	sp, sp, #4
   33814:	pop	{pc}		; (ldr pc, [sp], #4)
   33818:	str	fp, [sp, #-8]!
   3381c:	str	lr, [sp, #4]
   33820:	add	fp, sp, #4
   33824:	sub	sp, sp, #24
   33828:	str	r0, [fp, #-16]
   3382c:	str	r1, [fp, #-20]	; 0xffffffec
   33830:	str	r2, [fp, #-24]	; 0xffffffe8
   33834:	str	r3, [fp, #-28]	; 0xffffffe4
   33838:	ldr	r3, [fp, #-16]
   3383c:	ldr	r2, [r3, #108]	; 0x6c
   33840:	ldr	r3, [fp, #-16]
   33844:	ldr	r3, [r3, #112]	; 0x70
   33848:	cmp	r2, r3
   3384c:	blt	33924 <ftello64@plt+0x222bc>
   33850:	ldr	r3, [fp, #-16]
   33854:	ldr	r0, [r3, #116]	; 0x74
   33858:	ldr	r3, [fp, #-16]
   3385c:	ldr	r3, [r3, #112]	; 0x70
   33860:	mov	r2, r3
   33864:	mov	r3, r2
   33868:	lsl	r3, r3, #1
   3386c:	add	r3, r3, r2
   33870:	lsl	r3, r3, #4
   33874:	mov	r1, r3
   33878:	bl	35ffc <ftello64@plt+0x24994>
   3387c:	str	r0, [fp, #-8]
   33880:	ldr	r3, [fp, #-8]
   33884:	cmp	r3, #0
   33888:	moveq	r3, #1
   3388c:	movne	r3, #0
   33890:	uxtb	r3, r3
   33894:	cmp	r3, #0
   33898:	beq	338b4 <ftello64@plt+0x2224c>
   3389c:	ldr	r3, [fp, #-16]
   338a0:	ldr	r3, [r3, #116]	; 0x74
   338a4:	mov	r0, r3
   338a8:	bl	16d88 <ftello64@plt+0x5720>
   338ac:	mov	r3, #12
   338b0:	b	33b1c <ftello64@plt+0x224b4>
   338b4:	ldr	r3, [fp, #-16]
   338b8:	ldr	r2, [fp, #-8]
   338bc:	str	r2, [r3, #116]	; 0x74
   338c0:	ldr	r3, [fp, #-16]
   338c4:	ldr	r2, [r3, #116]	; 0x74
   338c8:	ldr	r3, [fp, #-16]
   338cc:	ldr	r3, [r3, #108]	; 0x6c
   338d0:	mov	r1, r3
   338d4:	mov	r3, r1
   338d8:	lsl	r3, r3, #1
   338dc:	add	r3, r3, r1
   338e0:	lsl	r3, r3, #3
   338e4:	add	r0, r2, r3
   338e8:	ldr	r3, [fp, #-16]
   338ec:	ldr	r3, [r3, #112]	; 0x70
   338f0:	mov	r2, r3
   338f4:	mov	r3, r2
   338f8:	lsl	r3, r3, #1
   338fc:	add	r3, r3, r2
   33900:	lsl	r3, r3, #3
   33904:	mov	r2, r3
   33908:	mov	r1, #0
   3390c:	bl	1153c <memset@plt>
   33910:	ldr	r3, [fp, #-16]
   33914:	ldr	r3, [r3, #112]	; 0x70
   33918:	lsl	r2, r3, #1
   3391c:	ldr	r3, [fp, #-16]
   33920:	str	r2, [r3, #112]	; 0x70
   33924:	ldr	r3, [fp, #-16]
   33928:	ldr	r3, [r3, #108]	; 0x6c
   3392c:	cmp	r3, #0
   33930:	ble	339a4 <ftello64@plt+0x2233c>
   33934:	ldr	r3, [fp, #-16]
   33938:	ldr	r2, [r3, #116]	; 0x74
   3393c:	ldr	r3, [fp, #-16]
   33940:	ldr	r3, [r3, #108]	; 0x6c
   33944:	mov	r1, r3
   33948:	mov	r3, r1
   3394c:	lsl	r3, r3, #1
   33950:	add	r3, r3, r1
   33954:	lsl	r3, r3, #3
   33958:	sub	r3, r3, #24
   3395c:	add	r3, r2, r3
   33960:	ldr	r3, [r3, #4]
   33964:	ldr	r2, [fp, #-24]	; 0xffffffe8
   33968:	cmp	r2, r3
   3396c:	bne	339a4 <ftello64@plt+0x2233c>
   33970:	ldr	r3, [fp, #-16]
   33974:	ldr	r2, [r3, #116]	; 0x74
   33978:	ldr	r3, [fp, #-16]
   3397c:	ldr	r3, [r3, #108]	; 0x6c
   33980:	mov	r1, r3
   33984:	mov	r3, r1
   33988:	lsl	r3, r3, #1
   3398c:	add	r3, r3, r1
   33990:	lsl	r3, r3, #3
   33994:	sub	r3, r3, #24
   33998:	add	r3, r2, r3
   3399c:	mov	r2, #1
   339a0:	strb	r2, [r3, #20]
   339a4:	ldr	r3, [fp, #-16]
   339a8:	ldr	r2, [r3, #116]	; 0x74
   339ac:	ldr	r3, [fp, #-16]
   339b0:	ldr	r3, [r3, #108]	; 0x6c
   339b4:	mov	r1, r3
   339b8:	mov	r3, r1
   339bc:	lsl	r3, r3, #1
   339c0:	add	r3, r3, r1
   339c4:	lsl	r3, r3, #3
   339c8:	add	r3, r2, r3
   339cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   339d0:	str	r2, [r3]
   339d4:	ldr	r3, [fp, #-16]
   339d8:	ldr	r2, [r3, #116]	; 0x74
   339dc:	ldr	r3, [fp, #-16]
   339e0:	ldr	r3, [r3, #108]	; 0x6c
   339e4:	mov	r1, r3
   339e8:	mov	r3, r1
   339ec:	lsl	r3, r3, #1
   339f0:	add	r3, r3, r1
   339f4:	lsl	r3, r3, #3
   339f8:	add	r3, r2, r3
   339fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   33a00:	str	r2, [r3, #4]
   33a04:	ldr	r3, [fp, #-16]
   33a08:	ldr	r2, [r3, #116]	; 0x74
   33a0c:	ldr	r3, [fp, #-16]
   33a10:	ldr	r3, [r3, #108]	; 0x6c
   33a14:	mov	r1, r3
   33a18:	mov	r3, r1
   33a1c:	lsl	r3, r3, #1
   33a20:	add	r3, r3, r1
   33a24:	lsl	r3, r3, #3
   33a28:	add	r3, r2, r3
   33a2c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   33a30:	str	r2, [r3, #8]
   33a34:	ldr	r3, [fp, #-16]
   33a38:	ldr	r2, [r3, #116]	; 0x74
   33a3c:	ldr	r3, [fp, #-16]
   33a40:	ldr	r3, [r3, #108]	; 0x6c
   33a44:	mov	r1, r3
   33a48:	mov	r3, r1
   33a4c:	lsl	r3, r3, #1
   33a50:	add	r3, r3, r1
   33a54:	lsl	r3, r3, #3
   33a58:	add	r3, r2, r3
   33a5c:	ldr	r2, [fp, #4]
   33a60:	str	r2, [r3, #12]
   33a64:	ldr	r2, [fp, #-28]	; 0xffffffe4
   33a68:	ldr	r3, [fp, #4]
   33a6c:	cmp	r2, r3
   33a70:	bne	33a7c <ftello64@plt+0x22414>
   33a74:	mvn	r2, #0
   33a78:	b	33a80 <ftello64@plt+0x22418>
   33a7c:	mov	r2, #0
   33a80:	ldr	r3, [fp, #-16]
   33a84:	ldr	r1, [r3, #116]	; 0x74
   33a88:	ldr	r3, [fp, #-16]
   33a8c:	ldr	r3, [r3, #108]	; 0x6c
   33a90:	mov	r0, r3
   33a94:	mov	r3, r0
   33a98:	lsl	r3, r3, #1
   33a9c:	add	r3, r3, r0
   33aa0:	lsl	r3, r3, #3
   33aa4:	add	r3, r1, r3
   33aa8:	str	r2, [r3, #16]
   33aac:	ldr	r3, [fp, #-16]
   33ab0:	ldr	r2, [r3, #116]	; 0x74
   33ab4:	ldr	r3, [fp, #-16]
   33ab8:	ldr	r3, [r3, #108]	; 0x6c
   33abc:	add	r0, r3, #1
   33ac0:	ldr	r1, [fp, #-16]
   33ac4:	str	r0, [r1, #108]	; 0x6c
   33ac8:	mov	r1, r3
   33acc:	mov	r3, r1
   33ad0:	lsl	r3, r3, #1
   33ad4:	add	r3, r3, r1
   33ad8:	lsl	r3, r3, #3
   33adc:	add	r3, r2, r3
   33ae0:	mov	r2, #0
   33ae4:	strb	r2, [r3, #20]
   33ae8:	ldr	r3, [fp, #-16]
   33aec:	ldr	r2, [r3, #120]	; 0x78
   33af0:	ldr	r1, [fp, #4]
   33af4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   33af8:	sub	r3, r1, r3
   33afc:	cmp	r2, r3
   33b00:	bge	33b18 <ftello64@plt+0x224b0>
   33b04:	ldr	r2, [fp, #4]
   33b08:	ldr	r3, [fp, #-28]	; 0xffffffe4
   33b0c:	sub	r2, r2, r3
   33b10:	ldr	r3, [fp, #-16]
   33b14:	str	r2, [r3, #120]	; 0x78
   33b18:	mov	r3, #0
   33b1c:	mov	r0, r3
   33b20:	sub	sp, fp, #4
   33b24:	ldr	fp, [sp]
   33b28:	add	sp, sp, #4
   33b2c:	pop	{pc}		; (ldr pc, [sp], #4)
   33b30:	push	{fp}		; (str fp, [sp, #-4]!)
   33b34:	add	fp, sp, #0
   33b38:	sub	sp, sp, #28
   33b3c:	str	r0, [fp, #-24]	; 0xffffffe8
   33b40:	str	r1, [fp, #-28]	; 0xffffffe4
   33b44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33b48:	ldr	r3, [r3, #108]	; 0x6c
   33b4c:	str	r3, [fp, #-12]
   33b50:	ldr	r3, [fp, #-12]
   33b54:	str	r3, [fp, #-16]
   33b58:	mov	r3, #0
   33b5c:	str	r3, [fp, #-8]
   33b60:	b	33bc8 <ftello64@plt+0x22560>
   33b64:	ldr	r2, [fp, #-8]
   33b68:	ldr	r3, [fp, #-12]
   33b6c:	add	r3, r2, r3
   33b70:	lsr	r2, r3, #31
   33b74:	add	r3, r2, r3
   33b78:	asr	r3, r3, #1
   33b7c:	str	r3, [fp, #-20]	; 0xffffffec
   33b80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33b84:	ldr	r1, [r3, #116]	; 0x74
   33b88:	ldr	r2, [fp, #-20]	; 0xffffffec
   33b8c:	mov	r3, r2
   33b90:	lsl	r3, r3, #1
   33b94:	add	r3, r3, r2
   33b98:	lsl	r3, r3, #3
   33b9c:	add	r3, r1, r3
   33ba0:	ldr	r3, [r3, #4]
   33ba4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   33ba8:	cmp	r2, r3
   33bac:	ble	33bc0 <ftello64@plt+0x22558>
   33bb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   33bb4:	add	r3, r3, #1
   33bb8:	str	r3, [fp, #-8]
   33bbc:	b	33bc8 <ftello64@plt+0x22560>
   33bc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   33bc4:	str	r3, [fp, #-12]
   33bc8:	ldr	r2, [fp, #-8]
   33bcc:	ldr	r3, [fp, #-12]
   33bd0:	cmp	r2, r3
   33bd4:	blt	33b64 <ftello64@plt+0x224fc>
   33bd8:	ldr	r2, [fp, #-8]
   33bdc:	ldr	r3, [fp, #-16]
   33be0:	cmp	r2, r3
   33be4:	bge	33c20 <ftello64@plt+0x225b8>
   33be8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33bec:	ldr	r1, [r3, #116]	; 0x74
   33bf0:	ldr	r2, [fp, #-8]
   33bf4:	mov	r3, r2
   33bf8:	lsl	r3, r3, #1
   33bfc:	add	r3, r3, r2
   33c00:	lsl	r3, r3, #3
   33c04:	add	r3, r1, r3
   33c08:	ldr	r3, [r3, #4]
   33c0c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   33c10:	cmp	r2, r3
   33c14:	bne	33c20 <ftello64@plt+0x225b8>
   33c18:	ldr	r3, [fp, #-8]
   33c1c:	b	33c24 <ftello64@plt+0x225bc>
   33c20:	mvn	r3, #0
   33c24:	mov	r0, r3
   33c28:	add	sp, fp, #0
   33c2c:	pop	{fp}		; (ldr fp, [sp], #4)
   33c30:	bx	lr
   33c34:	str	r4, [sp, #-12]!
   33c38:	str	fp, [sp, #4]
   33c3c:	str	lr, [sp, #8]
   33c40:	add	fp, sp, #8
   33c44:	sub	sp, sp, #28
   33c48:	str	r0, [fp, #-24]	; 0xffffffe8
   33c4c:	str	r1, [fp, #-28]	; 0xffffffe4
   33c50:	str	r2, [fp, #-32]	; 0xffffffe0
   33c54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33c58:	ldr	r3, [r3, #132]	; 0x84
   33c5c:	cmp	r3, #0
   33c60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33c64:	ldr	r3, [r3, #128]	; 0x80
   33c68:	cmp	r3, #0
   33c6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33c70:	ldr	r2, [r3, #124]	; 0x7c
   33c74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33c78:	ldr	r3, [r3, #128]	; 0x80
   33c7c:	cmp	r2, r3
   33c80:	moveq	r3, #1
   33c84:	movne	r3, #0
   33c88:	uxtb	r3, r3
   33c8c:	cmp	r3, #0
   33c90:	beq	33d00 <ftello64@plt+0x22698>
   33c94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33c98:	ldr	r3, [r3, #128]	; 0x80
   33c9c:	lsl	r3, r3, #1
   33ca0:	str	r3, [fp, #-16]
   33ca4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33ca8:	ldr	r2, [r3, #132]	; 0x84
   33cac:	ldr	r3, [fp, #-16]
   33cb0:	lsl	r3, r3, #2
   33cb4:	mov	r1, r3
   33cb8:	mov	r0, r2
   33cbc:	bl	35ffc <ftello64@plt+0x24994>
   33cc0:	str	r0, [fp, #-20]	; 0xffffffec
   33cc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   33cc8:	cmp	r3, #0
   33ccc:	moveq	r3, #1
   33cd0:	movne	r3, #0
   33cd4:	uxtb	r3, r3
   33cd8:	cmp	r3, #0
   33cdc:	beq	33ce8 <ftello64@plt+0x22680>
   33ce0:	mov	r3, #12
   33ce4:	b	33dc0 <ftello64@plt+0x22758>
   33ce8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33cec:	ldr	r2, [fp, #-20]	; 0xffffffec
   33cf0:	str	r2, [r3, #132]	; 0x84
   33cf4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33cf8:	ldr	r2, [fp, #-16]
   33cfc:	str	r2, [r3, #128]	; 0x80
   33d00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33d04:	ldr	r2, [r3, #132]	; 0x84
   33d08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33d0c:	ldr	r3, [r3, #124]	; 0x7c
   33d10:	lsl	r3, r3, #2
   33d14:	add	r4, r2, r3
   33d18:	mov	r1, #24
   33d1c:	mov	r0, #1
   33d20:	bl	35e9c <ftello64@plt+0x24834>
   33d24:	mov	r3, r0
   33d28:	str	r3, [r4]
   33d2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33d30:	ldr	r2, [r3, #132]	; 0x84
   33d34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33d38:	ldr	r3, [r3, #124]	; 0x7c
   33d3c:	lsl	r3, r3, #2
   33d40:	add	r3, r2, r3
   33d44:	ldr	r3, [r3]
   33d48:	cmp	r3, #0
   33d4c:	moveq	r3, #1
   33d50:	movne	r3, #0
   33d54:	uxtb	r3, r3
   33d58:	cmp	r3, #0
   33d5c:	beq	33d68 <ftello64@plt+0x22700>
   33d60:	mov	r3, #12
   33d64:	b	33dc0 <ftello64@plt+0x22758>
   33d68:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33d6c:	ldr	r2, [r3, #132]	; 0x84
   33d70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33d74:	ldr	r3, [r3, #124]	; 0x7c
   33d78:	lsl	r3, r3, #2
   33d7c:	add	r3, r2, r3
   33d80:	ldr	r3, [r3]
   33d84:	ldr	r2, [fp, #-28]	; 0xffffffe4
   33d88:	str	r2, [r3, #4]
   33d8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33d90:	ldr	r2, [r3, #132]	; 0x84
   33d94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33d98:	ldr	r3, [r3, #124]	; 0x7c
   33d9c:	add	r0, r3, #1
   33da0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33da4:	str	r0, [r1, #124]	; 0x7c
   33da8:	lsl	r3, r3, #2
   33dac:	add	r3, r2, r3
   33db0:	ldr	r3, [r3]
   33db4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   33db8:	str	r2, [r3]
   33dbc:	mov	r3, #0
   33dc0:	mov	r0, r3
   33dc4:	sub	sp, fp, #8
   33dc8:	ldr	r4, [sp]
   33dcc:	ldr	fp, [sp, #4]
   33dd0:	add	sp, sp, #8
   33dd4:	pop	{pc}		; (ldr pc, [sp], #4)
   33dd8:	str	fp, [sp, #-8]!
   33ddc:	str	lr, [sp, #4]
   33de0:	add	fp, sp, #4
   33de4:	sub	sp, sp, #32
   33de8:	str	r0, [fp, #-24]	; 0xffffffe8
   33dec:	str	r1, [fp, #-28]	; 0xffffffe4
   33df0:	str	r2, [fp, #-32]	; 0xffffffe0
   33df4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33df8:	ldr	r2, [r3, #16]
   33dfc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33e00:	ldr	r3, [r3, #12]
   33e04:	cmp	r2, r3
   33e08:	moveq	r3, #1
   33e0c:	movne	r3, #0
   33e10:	uxtb	r3, r3
   33e14:	cmp	r3, #0
   33e18:	beq	33e8c <ftello64@plt+0x22824>
   33e1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33e20:	ldr	r3, [r3, #12]
   33e24:	lsl	r3, r3, #1
   33e28:	add	r3, r3, #1
   33e2c:	str	r3, [fp, #-8]
   33e30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33e34:	ldr	r2, [r3, #20]
   33e38:	ldr	r3, [fp, #-8]
   33e3c:	lsl	r3, r3, #2
   33e40:	mov	r1, r3
   33e44:	mov	r0, r2
   33e48:	bl	35ffc <ftello64@plt+0x24994>
   33e4c:	str	r0, [fp, #-12]
   33e50:	ldr	r3, [fp, #-12]
   33e54:	cmp	r3, #0
   33e58:	moveq	r3, #1
   33e5c:	movne	r3, #0
   33e60:	uxtb	r3, r3
   33e64:	cmp	r3, #0
   33e68:	beq	33e74 <ftello64@plt+0x2280c>
   33e6c:	mov	r3, #0
   33e70:	b	33f0c <ftello64@plt+0x228a4>
   33e74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33e78:	ldr	r2, [fp, #-12]
   33e7c:	str	r2, [r3, #20]
   33e80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33e84:	ldr	r2, [fp, #-8]
   33e88:	str	r2, [r3, #12]
   33e8c:	mov	r1, #20
   33e90:	mov	r0, #1
   33e94:	bl	35e9c <ftello64@plt+0x24834>
   33e98:	mov	r3, r0
   33e9c:	str	r3, [fp, #-16]
   33ea0:	ldr	r3, [fp, #-16]
   33ea4:	cmp	r3, #0
   33ea8:	movne	r3, #1
   33eac:	moveq	r3, #0
   33eb0:	uxtb	r3, r3
   33eb4:	cmp	r3, #0
   33eb8:	beq	33f08 <ftello64@plt+0x228a0>
   33ebc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33ec0:	ldr	r2, [r3, #20]
   33ec4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33ec8:	ldr	r3, [r3, #16]
   33ecc:	lsl	r3, r3, #2
   33ed0:	add	r3, r2, r3
   33ed4:	ldr	r2, [fp, #-16]
   33ed8:	str	r2, [r3]
   33edc:	ldr	r3, [fp, #-16]
   33ee0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   33ee4:	str	r2, [r3]
   33ee8:	ldr	r3, [fp, #-16]
   33eec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   33ef0:	str	r2, [r3, #4]
   33ef4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33ef8:	ldr	r3, [r3, #16]
   33efc:	add	r2, r3, #1
   33f00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33f04:	str	r2, [r3, #16]
   33f08:	ldr	r3, [fp, #-16]
   33f0c:	mov	r0, r3
   33f10:	sub	sp, fp, #4
   33f14:	ldr	fp, [sp]
   33f18:	add	sp, sp, #4
   33f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   33f20:	str	fp, [sp, #-8]!
   33f24:	str	lr, [sp, #4]
   33f28:	add	fp, sp, #4
   33f2c:	sub	sp, sp, #16
   33f30:	str	r0, [fp, #-8]
   33f34:	str	r1, [fp, #-12]
   33f38:	str	r2, [fp, #-16]
   33f3c:	str	r3, [fp, #-20]	; 0xffffffec
   33f40:	ldr	r3, [fp, #-8]
   33f44:	ldr	r2, [fp, #-12]
   33f48:	str	r2, [r3]
   33f4c:	ldr	r3, [fp, #-8]
   33f50:	ldr	r2, [fp, #-16]
   33f54:	str	r2, [r3, #4]
   33f58:	ldr	r3, [fp, #-8]
   33f5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   33f60:	str	r2, [r3, #8]
   33f64:	ldr	r3, [fp, #-8]
   33f68:	ldr	r2, [fp, #4]
   33f6c:	str	r2, [r3, #12]
   33f70:	ldr	r3, [fp, #-8]
   33f74:	add	r3, r3, #16
   33f78:	mov	r2, #12
   33f7c:	mov	r1, #0
   33f80:	mov	r0, r3
   33f84:	bl	1153c <memset@plt>
   33f88:	nop	{0}
   33f8c:	sub	sp, fp, #4
   33f90:	ldr	fp, [sp]
   33f94:	add	sp, sp, #4
   33f98:	pop	{pc}		; (ldr pc, [sp], #4)
   33f9c:	str	r4, [sp, #-12]!
   33fa0:	str	fp, [sp, #4]
   33fa4:	str	lr, [sp, #8]
   33fa8:	add	fp, sp, #8
   33fac:	sub	sp, sp, #92	; 0x5c
   33fb0:	str	r0, [fp, #-96]	; 0xffffffa0
   33fb4:	str	r1, [fp, #-100]	; 0xffffff9c
   33fb8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   33fbc:	bl	113a4 <strdup@plt>
   33fc0:	mov	r3, r0
   33fc4:	str	r3, [fp, #-28]	; 0xffffffe4
   33fc8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   33fcc:	cmp	r3, #0
   33fd0:	bne	33fd8 <ftello64@plt+0x22970>
   33fd4:	bl	35494 <ftello64@plt+0x23e2c>
   33fd8:	bl	11410 <__ctype_get_mb_cur_max@plt>
   33fdc:	mov	r3, r0
   33fe0:	cmp	r3, #1
   33fe4:	bls	342b4 <ftello64@plt+0x22c4c>
   33fe8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   33fec:	cmp	r3, #0
   33ff0:	beq	340c0 <ftello64@plt+0x22a58>
   33ff4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   33ff8:	str	r3, [fp, #-68]	; 0xffffffbc
   33ffc:	ldr	r4, [fp, #-68]	; 0xffffffbc
   34000:	ldr	r0, [fp, #-28]	; 0xffffffe4
   34004:	bl	114e8 <strlen@plt>
   34008:	mov	r3, r0
   3400c:	add	r3, r4, r3
   34010:	str	r3, [fp, #-88]	; 0xffffffa8
   34014:	mov	r3, #0
   34018:	strb	r3, [fp, #-84]	; 0xffffffac
   3401c:	sub	r3, fp, #88	; 0x58
   34020:	add	r3, r3, #8
   34024:	mov	r2, #8
   34028:	mov	r1, #0
   3402c:	mov	r0, r3
   34030:	bl	1153c <memset@plt>
   34034:	mov	r3, #0
   34038:	strb	r3, [fp, #-72]	; 0xffffffb8
   3403c:	b	34058 <ftello64@plt+0x229f0>
   34040:	ldr	r2, [fp, #-68]	; 0xffffffbc
   34044:	ldr	r3, [fp, #-64]	; 0xffffffc0
   34048:	add	r3, r2, r3
   3404c:	str	r3, [fp, #-68]	; 0xffffffbc
   34050:	mov	r3, #0
   34054:	strb	r3, [fp, #-72]	; 0xffffffb8
   34058:	ldr	r2, [fp, #-68]	; 0xffffffbc
   3405c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   34060:	cmp	r2, r3
   34064:	bcs	34098 <ftello64@plt+0x22a30>
   34068:	sub	r3, fp, #88	; 0x58
   3406c:	mov	r0, r3
   34070:	bl	36be0 <ftello64@plt+0x25578>
   34074:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   34078:	cmp	r3, #0
   3407c:	beq	34098 <ftello64@plt+0x22a30>
   34080:	ldr	r3, [fp, #-56]	; 0xffffffc8
   34084:	mov	r0, r3
   34088:	bl	114d0 <iswspace@plt>
   3408c:	mov	r3, r0
   34090:	cmp	r3, #0
   34094:	bne	34040 <ftello64@plt+0x229d8>
   34098:	ldr	r4, [fp, #-68]	; 0xffffffbc
   3409c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   340a0:	mov	r0, r3
   340a4:	bl	114e8 <strlen@plt>
   340a8:	mov	r3, r0
   340ac:	add	r3, r3, #1
   340b0:	mov	r2, r3
   340b4:	mov	r1, r4
   340b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   340bc:	bl	112fc <memmove@plt>
   340c0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   340c4:	cmp	r3, #1
   340c8:	beq	343b4 <ftello64@plt+0x22d4c>
   340cc:	mov	r3, #0
   340d0:	str	r3, [fp, #-16]
   340d4:	mov	r3, #0
   340d8:	str	r3, [fp, #-20]	; 0xffffffec
   340dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   340e0:	str	r3, [fp, #-68]	; 0xffffffbc
   340e4:	ldr	r4, [fp, #-68]	; 0xffffffbc
   340e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   340ec:	bl	114e8 <strlen@plt>
   340f0:	mov	r3, r0
   340f4:	add	r3, r4, r3
   340f8:	str	r3, [fp, #-88]	; 0xffffffa8
   340fc:	mov	r3, #0
   34100:	strb	r3, [fp, #-84]	; 0xffffffac
   34104:	sub	r3, fp, #88	; 0x58
   34108:	add	r3, r3, #8
   3410c:	mov	r2, #8
   34110:	mov	r1, #0
   34114:	mov	r0, r3
   34118:	bl	1153c <memset@plt>
   3411c:	mov	r3, #0
   34120:	strb	r3, [fp, #-72]	; 0xffffffb8
   34124:	b	3426c <ftello64@plt+0x22c04>
   34128:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   3412c:	cmp	r3, #0
   34130:	beq	3414c <ftello64@plt+0x22ae4>
   34134:	ldr	r3, [fp, #-56]	; 0xffffffc8
   34138:	mov	r0, r3
   3413c:	bl	114d0 <iswspace@plt>
   34140:	mov	r3, r0
   34144:	cmp	r3, #0
   34148:	bne	34248 <ftello64@plt+0x22be0>
   3414c:	ldr	r3, [fp, #-16]
   34150:	cmp	r3, #0
   34154:	bne	34190 <ftello64@plt+0x22b28>
   34158:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   3415c:	eor	r3, r3, #1
   34160:	uxtb	r3, r3
   34164:	cmp	r3, #0
   34168:	bne	34184 <ftello64@plt+0x22b1c>
   3416c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   34170:	mov	r0, r3
   34174:	bl	114d0 <iswspace@plt>
   34178:	mov	r3, r0
   3417c:	cmp	r3, #0
   34180:	bne	34190 <ftello64@plt+0x22b28>
   34184:	mov	r3, #1
   34188:	str	r3, [fp, #-16]
   3418c:	b	34254 <ftello64@plt+0x22bec>
   34190:	ldr	r3, [fp, #-16]
   34194:	cmp	r3, #1
   34198:	bne	341c8 <ftello64@plt+0x22b60>
   3419c:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   341a0:	eor	r3, r3, #1
   341a4:	uxtb	r3, r3
   341a8:	cmp	r3, #0
   341ac:	bne	34250 <ftello64@plt+0x22be8>
   341b0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   341b4:	mov	r0, r3
   341b8:	bl	114d0 <iswspace@plt>
   341bc:	mov	r3, r0
   341c0:	cmp	r3, #0
   341c4:	beq	34250 <ftello64@plt+0x22be8>
   341c8:	ldr	r3, [fp, #-16]
   341cc:	cmp	r3, #1
   341d0:	bne	3420c <ftello64@plt+0x22ba4>
   341d4:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   341d8:	cmp	r3, #0
   341dc:	beq	3420c <ftello64@plt+0x22ba4>
   341e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   341e4:	mov	r0, r3
   341e8:	bl	114d0 <iswspace@plt>
   341ec:	mov	r3, r0
   341f0:	cmp	r3, #0
   341f4:	beq	3420c <ftello64@plt+0x22ba4>
   341f8:	mov	r3, #2
   341fc:	str	r3, [fp, #-16]
   34200:	ldr	r3, [fp, #-68]	; 0xffffffbc
   34204:	str	r3, [fp, #-20]	; 0xffffffec
   34208:	b	34254 <ftello64@plt+0x22bec>
   3420c:	ldr	r3, [fp, #-16]
   34210:	cmp	r3, #2
   34214:	bne	3423c <ftello64@plt+0x22bd4>
   34218:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   3421c:	cmp	r3, #0
   34220:	beq	3423c <ftello64@plt+0x22bd4>
   34224:	ldr	r3, [fp, #-56]	; 0xffffffc8
   34228:	mov	r0, r3
   3422c:	bl	114d0 <iswspace@plt>
   34230:	mov	r3, r0
   34234:	cmp	r3, #0
   34238:	bne	34254 <ftello64@plt+0x22bec>
   3423c:	mov	r3, #1
   34240:	str	r3, [fp, #-16]
   34244:	b	34254 <ftello64@plt+0x22bec>
   34248:	nop	{0}
   3424c:	b	34254 <ftello64@plt+0x22bec>
   34250:	nop	{0}
   34254:	ldr	r2, [fp, #-68]	; 0xffffffbc
   34258:	ldr	r3, [fp, #-64]	; 0xffffffc0
   3425c:	add	r3, r2, r3
   34260:	str	r3, [fp, #-68]	; 0xffffffbc
   34264:	mov	r3, #0
   34268:	strb	r3, [fp, #-72]	; 0xffffffb8
   3426c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   34270:	ldr	r3, [fp, #-88]	; 0xffffffa8
   34274:	cmp	r2, r3
   34278:	bcs	34298 <ftello64@plt+0x22c30>
   3427c:	sub	r3, fp, #88	; 0x58
   34280:	mov	r0, r3
   34284:	bl	36be0 <ftello64@plt+0x25578>
   34288:	ldr	r3, [fp, #-16]
   3428c:	cmp	r3, #0
   34290:	bne	3414c <ftello64@plt+0x22ae4>
   34294:	b	34128 <ftello64@plt+0x22ac0>
   34298:	ldr	r3, [fp, #-16]
   3429c:	cmp	r3, #2
   342a0:	bne	343b4 <ftello64@plt+0x22d4c>
   342a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   342a8:	mov	r2, #0
   342ac:	strb	r2, [r3]
   342b0:	b	343b4 <ftello64@plt+0x22d4c>
   342b4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   342b8:	cmp	r3, #0
   342bc:	beq	34334 <ftello64@plt+0x22ccc>
   342c0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   342c4:	str	r3, [fp, #-24]	; 0xffffffe8
   342c8:	b	342d8 <ftello64@plt+0x22c70>
   342cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   342d0:	add	r3, r3, #1
   342d4:	str	r3, [fp, #-24]	; 0xffffffe8
   342d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   342dc:	ldrb	r3, [r3]
   342e0:	cmp	r3, #0
   342e4:	beq	34314 <ftello64@plt+0x22cac>
   342e8:	bl	114b8 <__ctype_b_loc@plt>
   342ec:	mov	r3, r0
   342f0:	ldr	r2, [r3]
   342f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   342f8:	ldrb	r3, [r3]
   342fc:	lsl	r3, r3, #1
   34300:	add	r3, r2, r3
   34304:	ldrh	r3, [r3]
   34308:	and	r3, r3, #8192	; 0x2000
   3430c:	cmp	r3, #0
   34310:	bne	342cc <ftello64@plt+0x22c64>
   34314:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34318:	bl	114e8 <strlen@plt>
   3431c:	mov	r3, r0
   34320:	add	r3, r3, #1
   34324:	mov	r2, r3
   34328:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3432c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   34330:	bl	112fc <memmove@plt>
   34334:	ldr	r3, [fp, #-100]	; 0xffffff9c
   34338:	cmp	r3, #1
   3433c:	beq	343b4 <ftello64@plt+0x22d4c>
   34340:	ldr	r0, [fp, #-28]	; 0xffffffe4
   34344:	bl	114e8 <strlen@plt>
   34348:	mov	r3, r0
   3434c:	sub	r3, r3, #1
   34350:	ldr	r2, [fp, #-28]	; 0xffffffe4
   34354:	add	r3, r2, r3
   34358:	str	r3, [fp, #-24]	; 0xffffffe8
   3435c:	b	34378 <ftello64@plt+0x22d10>
   34360:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34364:	mov	r2, #0
   34368:	strb	r2, [r3]
   3436c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34370:	sub	r3, r3, #1
   34374:	str	r3, [fp, #-24]	; 0xffffffe8
   34378:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3437c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34380:	cmp	r2, r3
   34384:	bcc	343b4 <ftello64@plt+0x22d4c>
   34388:	bl	114b8 <__ctype_b_loc@plt>
   3438c:	mov	r3, r0
   34390:	ldr	r2, [r3]
   34394:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34398:	ldrb	r3, [r3]
   3439c:	lsl	r3, r3, #1
   343a0:	add	r3, r2, r3
   343a4:	ldrh	r3, [r3]
   343a8:	and	r3, r3, #8192	; 0x2000
   343ac:	cmp	r3, #0
   343b0:	bne	34360 <ftello64@plt+0x22cf8>
   343b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   343b8:	mov	r0, r3
   343bc:	sub	sp, fp, #8
   343c0:	ldr	r4, [sp]
   343c4:	ldr	fp, [sp, #4]
   343c8:	add	sp, sp, #8
   343cc:	pop	{pc}		; (ldr pc, [sp], #4)
   343d0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   343d4:	strd	r6, [sp, #8]
   343d8:	str	fp, [sp, #16]
   343dc:	str	lr, [sp, #20]
   343e0:	add	fp, sp, #20
   343e4:	sub	sp, sp, #48	; 0x30
   343e8:	str	r0, [fp, #-24]	; 0xffffffe8
   343ec:	str	r1, [fp, #-28]	; 0xffffffe4
   343f0:	str	r2, [fp, #-32]	; 0xffffffe0
   343f4:	str	r3, [fp, #-36]	; 0xffffffdc
   343f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   343fc:	cmp	r3, #0
   34400:	beq	34428 <ftello64@plt+0x22dc0>
   34404:	ldr	r3, [fp, #-36]	; 0xffffffdc
   34408:	str	r3, [sp]
   3440c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   34410:	ldr	r2, [fp, #-28]	; 0xffffffe4
   34414:	movw	r1, #43848	; 0xab48
   34418:	movt	r1, #3
   3441c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34420:	bl	11500 <fprintf@plt>
   34424:	b	34440 <ftello64@plt+0x22dd8>
   34428:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3442c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   34430:	movw	r1, #43860	; 0xab54
   34434:	movt	r1, #3
   34438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3443c:	bl	11500 <fprintf@plt>
   34440:	movw	r0, #43868	; 0xab5c
   34444:	movt	r0, #3
   34448:	bl	114dc <gettext@plt>
   3444c:	mov	r2, r0
   34450:	movw	r3, #2022	; 0x7e6
   34454:	movw	r1, #44652	; 0xae6c
   34458:	movt	r1, #3
   3445c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34460:	bl	11500 <fprintf@plt>
   34464:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34468:	mov	r0, #10
   3446c:	bl	11398 <fputc_unlocked@plt>
   34470:	movw	r0, #43872	; 0xab60
   34474:	movt	r0, #3
   34478:	bl	114dc <gettext@plt>
   3447c:	mov	r3, r0
   34480:	movw	r2, #44044	; 0xac0c
   34484:	movt	r2, #3
   34488:	mov	r1, r3
   3448c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34490:	bl	11500 <fprintf@plt>
   34494:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34498:	mov	r0, #10
   3449c:	bl	11398 <fputc_unlocked@plt>
   344a0:	ldr	r3, [fp, #8]
   344a4:	cmp	r3, #9
   344a8:	ldrls	pc, [pc, r3, lsl #2]
   344ac:	b	3488c <ftello64@plt+0x23224>
   344b0:	andeq	r4, r3, r8, lsr r9
   344b4:	ldrdeq	r4, [r3], -r8
   344b8:	andeq	r4, r3, r0, lsl #10
   344bc:	andeq	r4, r3, r0, lsr r5
   344c0:	andeq	r4, r3, r4, ror r5
   344c4:	ldrdeq	r4, [r3], -r0
   344c8:	andeq	r4, r3, ip, lsr r6
   344cc:			; <UNDEFINED> instruction: 0x000346b8
   344d0:	andeq	r4, r3, r4, asr #14
   344d4:	andeq	r4, r3, r0, ror #15
   344d8:	movw	r0, #44080	; 0xac30
   344dc:	movt	r0, #3
   344e0:	bl	114dc <gettext@plt>
   344e4:	mov	r1, r0
   344e8:	ldr	r3, [fp, #4]
   344ec:	ldr	r3, [r3]
   344f0:	mov	r2, r3
   344f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   344f8:	bl	11500 <fprintf@plt>
   344fc:	b	3493c <ftello64@plt+0x232d4>
   34500:	movw	r0, #44096	; 0xac40
   34504:	movt	r0, #3
   34508:	bl	114dc <gettext@plt>
   3450c:	mov	r1, r0
   34510:	ldr	r3, [fp, #4]
   34514:	ldr	r2, [r3]
   34518:	ldr	r3, [fp, #4]
   3451c:	add	r3, r3, #4
   34520:	ldr	r3, [r3]
   34524:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34528:	bl	11500 <fprintf@plt>
   3452c:	b	3493c <ftello64@plt+0x232d4>
   34530:	movw	r0, #44120	; 0xac58
   34534:	movt	r0, #3
   34538:	bl	114dc <gettext@plt>
   3453c:	ldr	r3, [fp, #4]
   34540:	ldr	r2, [r3]
   34544:	ldr	r3, [fp, #4]
   34548:	add	r3, r3, #4
   3454c:	ldr	r1, [r3]
   34550:	ldr	r3, [fp, #4]
   34554:	add	r3, r3, #8
   34558:	ldr	r3, [r3]
   3455c:	str	r3, [sp]
   34560:	mov	r3, r1
   34564:	mov	r1, r0
   34568:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3456c:	bl	11500 <fprintf@plt>
   34570:	b	3493c <ftello64@plt+0x232d4>
   34574:	movw	r0, #44148	; 0xac74
   34578:	movt	r0, #3
   3457c:	bl	114dc <gettext@plt>
   34580:	mov	ip, r0
   34584:	ldr	r3, [fp, #4]
   34588:	ldr	r1, [r3]
   3458c:	ldr	r3, [fp, #4]
   34590:	add	r3, r3, #4
   34594:	ldr	r0, [r3]
   34598:	ldr	r3, [fp, #4]
   3459c:	add	r3, r3, #8
   345a0:	ldr	r3, [r3]
   345a4:	ldr	r2, [fp, #4]
   345a8:	add	r2, r2, #12
   345ac:	ldr	r2, [r2]
   345b0:	str	r2, [sp, #4]
   345b4:	str	r3, [sp]
   345b8:	mov	r3, r0
   345bc:	mov	r2, r1
   345c0:	mov	r1, ip
   345c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   345c8:	bl	11500 <fprintf@plt>
   345cc:	b	3493c <ftello64@plt+0x232d4>
   345d0:	movw	r0, #44180	; 0xac94
   345d4:	movt	r0, #3
   345d8:	bl	114dc <gettext@plt>
   345dc:	mov	lr, r0
   345e0:	ldr	r3, [fp, #4]
   345e4:	ldr	r0, [r3]
   345e8:	ldr	r3, [fp, #4]
   345ec:	add	r3, r3, #4
   345f0:	ldr	ip, [r3]
   345f4:	ldr	r3, [fp, #4]
   345f8:	add	r3, r3, #8
   345fc:	ldr	r3, [r3]
   34600:	ldr	r2, [fp, #4]
   34604:	add	r2, r2, #12
   34608:	ldr	r2, [r2]
   3460c:	ldr	r1, [fp, #4]
   34610:	add	r1, r1, #16
   34614:	ldr	r1, [r1]
   34618:	str	r1, [sp, #8]
   3461c:	str	r2, [sp, #4]
   34620:	str	r3, [sp]
   34624:	mov	r3, ip
   34628:	mov	r2, r0
   3462c:	mov	r1, lr
   34630:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34634:	bl	11500 <fprintf@plt>
   34638:	b	3493c <ftello64@plt+0x232d4>
   3463c:	movw	r0, #44216	; 0xacb8
   34640:	movt	r0, #3
   34644:	bl	114dc <gettext@plt>
   34648:	mov	r4, r0
   3464c:	ldr	r3, [fp, #4]
   34650:	ldr	ip, [r3]
   34654:	ldr	r3, [fp, #4]
   34658:	add	r3, r3, #4
   3465c:	ldr	lr, [r3]
   34660:	ldr	r3, [fp, #4]
   34664:	add	r3, r3, #8
   34668:	ldr	r3, [r3]
   3466c:	ldr	r2, [fp, #4]
   34670:	add	r2, r2, #12
   34674:	ldr	r2, [r2]
   34678:	ldr	r1, [fp, #4]
   3467c:	add	r1, r1, #16
   34680:	ldr	r1, [r1]
   34684:	ldr	r0, [fp, #4]
   34688:	add	r0, r0, #20
   3468c:	ldr	r0, [r0]
   34690:	str	r0, [sp, #12]
   34694:	str	r1, [sp, #8]
   34698:	str	r2, [sp, #4]
   3469c:	str	r3, [sp]
   346a0:	mov	r3, lr
   346a4:	mov	r2, ip
   346a8:	mov	r1, r4
   346ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   346b0:	bl	11500 <fprintf@plt>
   346b4:	b	3493c <ftello64@plt+0x232d4>
   346b8:	movw	r0, #44256	; 0xace0
   346bc:	movt	r0, #3
   346c0:	bl	114dc <gettext@plt>
   346c4:	mov	r5, r0
   346c8:	ldr	r3, [fp, #4]
   346cc:	ldr	lr, [r3]
   346d0:	ldr	r3, [fp, #4]
   346d4:	add	r3, r3, #4
   346d8:	ldr	r4, [r3]
   346dc:	ldr	r3, [fp, #4]
   346e0:	add	r3, r3, #8
   346e4:	ldr	r3, [r3]
   346e8:	ldr	r2, [fp, #4]
   346ec:	add	r2, r2, #12
   346f0:	ldr	r2, [r2]
   346f4:	ldr	r1, [fp, #4]
   346f8:	add	r1, r1, #16
   346fc:	ldr	r1, [r1]
   34700:	ldr	r0, [fp, #4]
   34704:	add	r0, r0, #20
   34708:	ldr	r0, [r0]
   3470c:	ldr	ip, [fp, #4]
   34710:	add	ip, ip, #24
   34714:	ldr	ip, [ip]
   34718:	str	ip, [sp, #16]
   3471c:	str	r0, [sp, #12]
   34720:	str	r1, [sp, #8]
   34724:	str	r2, [sp, #4]
   34728:	str	r3, [sp]
   3472c:	mov	r3, r4
   34730:	mov	r2, lr
   34734:	mov	r1, r5
   34738:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3473c:	bl	11500 <fprintf@plt>
   34740:	b	3493c <ftello64@plt+0x232d4>
   34744:	movw	r0, #44300	; 0xad0c
   34748:	movt	r0, #3
   3474c:	bl	114dc <gettext@plt>
   34750:	mov	r6, r0
   34754:	ldr	r3, [fp, #4]
   34758:	ldr	r4, [r3]
   3475c:	ldr	r3, [fp, #4]
   34760:	add	r3, r3, #4
   34764:	ldr	r5, [r3]
   34768:	ldr	r3, [fp, #4]
   3476c:	add	r3, r3, #8
   34770:	ldr	r3, [r3]
   34774:	ldr	r2, [fp, #4]
   34778:	add	r2, r2, #12
   3477c:	ldr	r2, [r2]
   34780:	ldr	r1, [fp, #4]
   34784:	add	r1, r1, #16
   34788:	ldr	r1, [r1]
   3478c:	ldr	r0, [fp, #4]
   34790:	add	r0, r0, #20
   34794:	ldr	r0, [r0]
   34798:	ldr	ip, [fp, #4]
   3479c:	add	ip, ip, #24
   347a0:	ldr	ip, [ip]
   347a4:	ldr	lr, [fp, #4]
   347a8:	add	lr, lr, #28
   347ac:	ldr	lr, [lr]
   347b0:	str	lr, [sp, #20]
   347b4:	str	ip, [sp, #16]
   347b8:	str	r0, [sp, #12]
   347bc:	str	r1, [sp, #8]
   347c0:	str	r2, [sp, #4]
   347c4:	str	r3, [sp]
   347c8:	mov	r3, r5
   347cc:	mov	r2, r4
   347d0:	mov	r1, r6
   347d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   347d8:	bl	11500 <fprintf@plt>
   347dc:	b	3493c <ftello64@plt+0x232d4>
   347e0:	movw	r0, #44348	; 0xad3c
   347e4:	movt	r0, #3
   347e8:	bl	114dc <gettext@plt>
   347ec:	mov	r7, r0
   347f0:	ldr	r3, [fp, #4]
   347f4:	ldr	r5, [r3]
   347f8:	ldr	r3, [fp, #4]
   347fc:	add	r3, r3, #4
   34800:	ldr	r6, [r3]
   34804:	ldr	r3, [fp, #4]
   34808:	add	r3, r3, #8
   3480c:	ldr	r3, [r3]
   34810:	ldr	r2, [fp, #4]
   34814:	add	r2, r2, #12
   34818:	ldr	r2, [r2]
   3481c:	ldr	r1, [fp, #4]
   34820:	add	r1, r1, #16
   34824:	ldr	r1, [r1]
   34828:	ldr	r0, [fp, #4]
   3482c:	add	r0, r0, #20
   34830:	ldr	r0, [r0]
   34834:	ldr	ip, [fp, #4]
   34838:	add	ip, ip, #24
   3483c:	ldr	ip, [ip]
   34840:	ldr	lr, [fp, #4]
   34844:	add	lr, lr, #28
   34848:	ldr	lr, [lr]
   3484c:	ldr	r4, [fp, #4]
   34850:	add	r4, r4, #32
   34854:	ldr	r4, [r4]
   34858:	str	r4, [sp, #24]
   3485c:	str	lr, [sp, #20]
   34860:	str	ip, [sp, #16]
   34864:	str	r0, [sp, #12]
   34868:	str	r1, [sp, #8]
   3486c:	str	r2, [sp, #4]
   34870:	str	r3, [sp]
   34874:	mov	r3, r6
   34878:	mov	r2, r5
   3487c:	mov	r1, r7
   34880:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34884:	bl	11500 <fprintf@plt>
   34888:	b	3493c <ftello64@plt+0x232d4>
   3488c:	movw	r0, #44400	; 0xad70
   34890:	movt	r0, #3
   34894:	bl	114dc <gettext@plt>
   34898:	mov	r7, r0
   3489c:	ldr	r3, [fp, #4]
   348a0:	ldr	r5, [r3]
   348a4:	ldr	r3, [fp, #4]
   348a8:	add	r3, r3, #4
   348ac:	ldr	r6, [r3]
   348b0:	ldr	r3, [fp, #4]
   348b4:	add	r3, r3, #8
   348b8:	ldr	r3, [r3]
   348bc:	ldr	r2, [fp, #4]
   348c0:	add	r2, r2, #12
   348c4:	ldr	r2, [r2]
   348c8:	ldr	r1, [fp, #4]
   348cc:	add	r1, r1, #16
   348d0:	ldr	r1, [r1]
   348d4:	ldr	r0, [fp, #4]
   348d8:	add	r0, r0, #20
   348dc:	ldr	r0, [r0]
   348e0:	ldr	ip, [fp, #4]
   348e4:	add	ip, ip, #24
   348e8:	ldr	ip, [ip]
   348ec:	ldr	lr, [fp, #4]
   348f0:	add	lr, lr, #28
   348f4:	ldr	lr, [lr]
   348f8:	ldr	r4, [fp, #4]
   348fc:	add	r4, r4, #32
   34900:	ldr	r4, [r4]
   34904:	str	r4, [sp, #24]
   34908:	str	lr, [sp, #20]
   3490c:	str	ip, [sp, #16]
   34910:	str	r0, [sp, #12]
   34914:	str	r1, [sp, #8]
   34918:	str	r2, [sp, #4]
   3491c:	str	r3, [sp]
   34920:	mov	r3, r6
   34924:	mov	r2, r5
   34928:	mov	r1, r7
   3492c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34930:	bl	11500 <fprintf@plt>
   34934:	b	3493c <ftello64@plt+0x232d4>
   34938:	nop	{0}
   3493c:	nop	{0}
   34940:	sub	sp, fp, #20
   34944:	ldrd	r4, [sp]
   34948:	ldrd	r6, [sp, #8]
   3494c:	ldr	fp, [sp, #16]
   34950:	add	sp, sp, #20
   34954:	pop	{pc}		; (ldr pc, [sp], #4)
   34958:	str	fp, [sp, #-8]!
   3495c:	str	lr, [sp, #4]
   34960:	add	fp, sp, #4
   34964:	sub	sp, sp, #32
   34968:	str	r0, [fp, #-16]
   3496c:	str	r1, [fp, #-20]	; 0xffffffec
   34970:	str	r2, [fp, #-24]	; 0xffffffe8
   34974:	str	r3, [fp, #-28]	; 0xffffffe4
   34978:	mov	r3, #0
   3497c:	str	r3, [fp, #-8]
   34980:	b	34990 <ftello64@plt+0x23328>
   34984:	ldr	r3, [fp, #-8]
   34988:	add	r3, r3, #1
   3498c:	str	r3, [fp, #-8]
   34990:	ldr	r3, [fp, #-8]
   34994:	lsl	r3, r3, #2
   34998:	ldr	r2, [fp, #4]
   3499c:	add	r3, r2, r3
   349a0:	ldr	r3, [r3]
   349a4:	cmp	r3, #0
   349a8:	bne	34984 <ftello64@plt+0x2331c>
   349ac:	ldr	r3, [fp, #-8]
   349b0:	str	r3, [sp, #4]
   349b4:	ldr	r3, [fp, #4]
   349b8:	str	r3, [sp]
   349bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   349c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   349c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   349c8:	ldr	r0, [fp, #-16]
   349cc:	bl	343d0 <ftello64@plt+0x22d68>
   349d0:	nop	{0}
   349d4:	sub	sp, fp, #4
   349d8:	ldr	fp, [sp]
   349dc:	add	sp, sp, #4
   349e0:	pop	{pc}		; (ldr pc, [sp], #4)
   349e4:	str	fp, [sp, #-8]!
   349e8:	str	lr, [sp, #4]
   349ec:	add	fp, sp, #4
   349f0:	sub	sp, sp, #72	; 0x48
   349f4:	str	r0, [fp, #-56]	; 0xffffffc8
   349f8:	str	r1, [fp, #-60]	; 0xffffffc4
   349fc:	str	r2, [fp, #-64]	; 0xffffffc0
   34a00:	str	r3, [fp, #-68]	; 0xffffffbc
   34a04:	mov	r3, #0
   34a08:	str	r3, [fp, #-8]
   34a0c:	b	34a1c <ftello64@plt+0x233b4>
   34a10:	ldr	r3, [fp, #-8]
   34a14:	add	r3, r3, #1
   34a18:	str	r3, [fp, #-8]
   34a1c:	ldr	r3, [fp, #-8]
   34a20:	cmp	r3, #9
   34a24:	bhi	34a68 <ftello64@plt+0x23400>
   34a28:	ldr	r3, [fp, #4]
   34a2c:	add	r2, r3, #4
   34a30:	str	r2, [fp, #4]
   34a34:	ldr	r2, [r3]
   34a38:	ldr	r3, [fp, #-8]
   34a3c:	lsl	r3, r3, #2
   34a40:	sub	r1, fp, #4
   34a44:	add	r3, r1, r3
   34a48:	str	r2, [r3, #-44]	; 0xffffffd4
   34a4c:	ldr	r3, [fp, #-8]
   34a50:	lsl	r3, r3, #2
   34a54:	sub	r2, fp, #4
   34a58:	add	r3, r2, r3
   34a5c:	ldr	r3, [r3, #-44]	; 0xffffffd4
   34a60:	cmp	r3, #0
   34a64:	bne	34a10 <ftello64@plt+0x233a8>
   34a68:	ldr	r3, [fp, #-8]
   34a6c:	str	r3, [sp, #4]
   34a70:	sub	r3, fp, #48	; 0x30
   34a74:	str	r3, [sp]
   34a78:	ldr	r3, [fp, #-68]	; 0xffffffbc
   34a7c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   34a80:	ldr	r1, [fp, #-60]	; 0xffffffc4
   34a84:	ldr	r0, [fp, #-56]	; 0xffffffc8
   34a88:	bl	343d0 <ftello64@plt+0x22d68>
   34a8c:	nop	{0}
   34a90:	sub	sp, fp, #4
   34a94:	ldr	fp, [sp]
   34a98:	add	sp, sp, #4
   34a9c:	pop	{pc}		; (ldr pc, [sp], #4)
   34aa0:	push	{r3}		; (str r3, [sp, #-4]!)
   34aa4:	str	fp, [sp, #-8]!
   34aa8:	str	lr, [sp, #4]
   34aac:	add	fp, sp, #4
   34ab0:	sub	sp, sp, #36	; 0x24
   34ab4:	str	r0, [fp, #-20]	; 0xffffffec
   34ab8:	str	r1, [fp, #-24]	; 0xffffffe8
   34abc:	str	r2, [fp, #-28]	; 0xffffffe4
   34ac0:	add	r3, fp, #8
   34ac4:	str	r3, [fp, #-12]
   34ac8:	ldr	r3, [fp, #-12]
   34acc:	str	r3, [sp]
   34ad0:	ldr	r3, [fp, #4]
   34ad4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   34ad8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34adc:	ldr	r0, [fp, #-20]	; 0xffffffec
   34ae0:	bl	349e4 <ftello64@plt+0x2337c>
   34ae4:	nop	{0}
   34ae8:	sub	sp, fp, #4
   34aec:	ldr	fp, [sp]
   34af0:	ldr	lr, [sp, #4]
   34af4:	add	sp, sp, #8
   34af8:	add	sp, sp, #4
   34afc:	bx	lr
   34b00:	str	fp, [sp, #-8]!
   34b04:	str	lr, [sp, #4]
   34b08:	add	fp, sp, #4
   34b0c:	movw	r3, #49652	; 0xc1f4
   34b10:	movt	r3, #4
   34b14:	ldr	r3, [r3]
   34b18:	mov	r1, r3
   34b1c:	mov	r0, #10
   34b20:	bl	11398 <fputc_unlocked@plt>
   34b24:	movw	r0, #44460	; 0xadac
   34b28:	movt	r0, #3
   34b2c:	bl	114dc <gettext@plt>
   34b30:	mov	r3, r0
   34b34:	movw	r1, #44480	; 0xadc0
   34b38:	movt	r1, #3
   34b3c:	mov	r0, r3
   34b40:	bl	112cc <printf@plt>
   34b44:	movw	r0, #44504	; 0xadd8
   34b48:	movt	r0, #3
   34b4c:	bl	114dc <gettext@plt>
   34b50:	mov	r3, r0
   34b54:	movw	r2, #44524	; 0xadec
   34b58:	movt	r2, #3
   34b5c:	movw	r1, #44564	; 0xae14
   34b60:	movt	r1, #3
   34b64:	mov	r0, r3
   34b68:	bl	112cc <printf@plt>
   34b6c:	movw	r0, #44580	; 0xae24
   34b70:	movt	r0, #3
   34b74:	bl	114dc <gettext@plt>
   34b78:	mov	r3, r0
   34b7c:	movw	r1, #44620	; 0xae4c
   34b80:	movt	r1, #3
   34b84:	mov	r0, r3
   34b88:	bl	112cc <printf@plt>
   34b8c:	nop	{0}
   34b90:	sub	sp, fp, #4
   34b94:	ldr	fp, [sp]
   34b98:	add	sp, sp, #4
   34b9c:	pop	{pc}		; (ldr pc, [sp], #4)
   34ba0:	str	fp, [sp, #-8]!
   34ba4:	str	lr, [sp, #4]
   34ba8:	add	fp, sp, #4
   34bac:	sub	sp, sp, #16
   34bb0:	str	r0, [fp, #-8]
   34bb4:	str	r1, [fp, #-12]
   34bb8:	str	r2, [fp, #-16]
   34bbc:	ldr	r2, [fp, #-16]
   34bc0:	ldr	r1, [fp, #-12]
   34bc4:	ldr	r0, [fp, #-8]
   34bc8:	bl	34d84 <ftello64@plt+0x2371c>
   34bcc:	mov	r3, r0
   34bd0:	mov	r0, r3
   34bd4:	sub	sp, fp, #4
   34bd8:	ldr	fp, [sp]
   34bdc:	add	sp, sp, #4
   34be0:	pop	{pc}		; (ldr pc, [sp], #4)
   34be4:	str	fp, [sp, #-8]!
   34be8:	str	lr, [sp, #4]
   34bec:	add	fp, sp, #4
   34bf0:	sub	sp, sp, #8
   34bf4:	str	r0, [fp, #-8]
   34bf8:	ldr	r3, [fp, #-8]
   34bfc:	cmp	r3, #0
   34c00:	bne	34c08 <ftello64@plt+0x235a0>
   34c04:	bl	35494 <ftello64@plt+0x23e2c>
   34c08:	ldr	r3, [fp, #-8]
   34c0c:	mov	r0, r3
   34c10:	sub	sp, fp, #4
   34c14:	ldr	fp, [sp]
   34c18:	add	sp, sp, #4
   34c1c:	pop	{pc}		; (ldr pc, [sp], #4)
   34c20:	str	fp, [sp, #-8]!
   34c24:	str	lr, [sp, #4]
   34c28:	add	fp, sp, #4
   34c2c:	sub	sp, sp, #8
   34c30:	str	r0, [fp, #-8]
   34c34:	ldr	r0, [fp, #-8]
   34c38:	bl	35f6c <ftello64@plt+0x24904>
   34c3c:	mov	r3, r0
   34c40:	mov	r0, r3
   34c44:	bl	34be4 <ftello64@plt+0x2357c>
   34c48:	mov	r3, r0
   34c4c:	mov	r0, r3
   34c50:	sub	sp, fp, #4
   34c54:	ldr	fp, [sp]
   34c58:	add	sp, sp, #4
   34c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   34c60:	str	fp, [sp, #-8]!
   34c64:	str	lr, [sp, #4]
   34c68:	add	fp, sp, #4
   34c6c:	sub	sp, sp, #8
   34c70:	str	r0, [fp, #-8]
   34c74:	ldr	r0, [fp, #-8]
   34c78:	bl	36a30 <ftello64@plt+0x253c8>
   34c7c:	mov	r3, r0
   34c80:	mov	r0, r3
   34c84:	bl	34be4 <ftello64@plt+0x2357c>
   34c88:	mov	r3, r0
   34c8c:	mov	r0, r3
   34c90:	sub	sp, fp, #4
   34c94:	ldr	fp, [sp]
   34c98:	add	sp, sp, #4
   34c9c:	pop	{pc}		; (ldr pc, [sp], #4)
   34ca0:	str	fp, [sp, #-8]!
   34ca4:	str	lr, [sp, #4]
   34ca8:	add	fp, sp, #4
   34cac:	sub	sp, sp, #8
   34cb0:	str	r0, [fp, #-8]
   34cb4:	ldr	r0, [fp, #-8]
   34cb8:	bl	34c20 <ftello64@plt+0x235b8>
   34cbc:	mov	r3, r0
   34cc0:	mov	r0, r3
   34cc4:	sub	sp, fp, #4
   34cc8:	ldr	fp, [sp]
   34ccc:	add	sp, sp, #4
   34cd0:	pop	{pc}		; (ldr pc, [sp], #4)
   34cd4:	str	fp, [sp, #-8]!
   34cd8:	str	lr, [sp, #4]
   34cdc:	add	fp, sp, #4
   34ce0:	sub	sp, sp, #16
   34ce4:	str	r0, [fp, #-16]
   34ce8:	str	r1, [fp, #-20]	; 0xffffffec
   34cec:	ldr	r1, [fp, #-20]	; 0xffffffec
   34cf0:	ldr	r0, [fp, #-16]
   34cf4:	bl	35ffc <ftello64@plt+0x24994>
   34cf8:	str	r0, [fp, #-8]
   34cfc:	ldr	r3, [fp, #-8]
   34d00:	cmp	r3, #0
   34d04:	bne	34d24 <ftello64@plt+0x236bc>
   34d08:	ldr	r3, [fp, #-16]
   34d0c:	cmp	r3, #0
   34d10:	beq	34d20 <ftello64@plt+0x236b8>
   34d14:	ldr	r3, [fp, #-20]	; 0xffffffec
   34d18:	cmp	r3, #0
   34d1c:	beq	34d24 <ftello64@plt+0x236bc>
   34d20:	bl	35494 <ftello64@plt+0x23e2c>
   34d24:	ldr	r3, [fp, #-8]
   34d28:	mov	r0, r3
   34d2c:	sub	sp, fp, #4
   34d30:	ldr	fp, [sp]
   34d34:	add	sp, sp, #4
   34d38:	pop	{pc}		; (ldr pc, [sp], #4)
   34d3c:	str	fp, [sp, #-8]!
   34d40:	str	lr, [sp, #4]
   34d44:	add	fp, sp, #4
   34d48:	sub	sp, sp, #8
   34d4c:	str	r0, [fp, #-8]
   34d50:	str	r1, [fp, #-12]
   34d54:	ldr	r1, [fp, #-12]
   34d58:	ldr	r0, [fp, #-8]
   34d5c:	bl	36a68 <ftello64@plt+0x25400>
   34d60:	mov	r3, r0
   34d64:	mov	r0, r3
   34d68:	bl	34be4 <ftello64@plt+0x2357c>
   34d6c:	mov	r3, r0
   34d70:	mov	r0, r3
   34d74:	sub	sp, fp, #4
   34d78:	ldr	fp, [sp]
   34d7c:	add	sp, sp, #4
   34d80:	pop	{pc}		; (ldr pc, [sp], #4)
   34d84:	str	fp, [sp, #-8]!
   34d88:	str	lr, [sp, #4]
   34d8c:	add	fp, sp, #4
   34d90:	sub	sp, sp, #24
   34d94:	str	r0, [fp, #-16]
   34d98:	str	r1, [fp, #-20]	; 0xffffffec
   34d9c:	str	r2, [fp, #-24]	; 0xffffffe8
   34da0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34da4:	ldr	r1, [fp, #-20]	; 0xffffffec
   34da8:	ldr	r0, [fp, #-16]
   34dac:	bl	38570 <ftello64@plt+0x26f08>
   34db0:	str	r0, [fp, #-8]
   34db4:	ldr	r3, [fp, #-8]
   34db8:	cmp	r3, #0
   34dbc:	bne	34de8 <ftello64@plt+0x23780>
   34dc0:	ldr	r3, [fp, #-16]
   34dc4:	cmp	r3, #0
   34dc8:	beq	34de4 <ftello64@plt+0x2377c>
   34dcc:	ldr	r3, [fp, #-20]	; 0xffffffec
   34dd0:	cmp	r3, #0
   34dd4:	beq	34de8 <ftello64@plt+0x23780>
   34dd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34ddc:	cmp	r3, #0
   34de0:	beq	34de8 <ftello64@plt+0x23780>
   34de4:	bl	35494 <ftello64@plt+0x23e2c>
   34de8:	ldr	r3, [fp, #-8]
   34dec:	mov	r0, r3
   34df0:	sub	sp, fp, #4
   34df4:	ldr	fp, [sp]
   34df8:	add	sp, sp, #4
   34dfc:	pop	{pc}		; (ldr pc, [sp], #4)
   34e00:	str	fp, [sp, #-8]!
   34e04:	str	lr, [sp, #4]
   34e08:	add	fp, sp, #4
   34e0c:	sub	sp, sp, #16
   34e10:	str	r0, [fp, #-8]
   34e14:	str	r1, [fp, #-12]
   34e18:	str	r2, [fp, #-16]
   34e1c:	ldr	r2, [fp, #-16]
   34e20:	ldr	r1, [fp, #-12]
   34e24:	ldr	r0, [fp, #-8]
   34e28:	bl	36b08 <ftello64@plt+0x254a0>
   34e2c:	mov	r3, r0
   34e30:	mov	r0, r3
   34e34:	bl	34be4 <ftello64@plt+0x2357c>
   34e38:	mov	r3, r0
   34e3c:	mov	r0, r3
   34e40:	sub	sp, fp, #4
   34e44:	ldr	fp, [sp]
   34e48:	add	sp, sp, #4
   34e4c:	pop	{pc}		; (ldr pc, [sp], #4)
   34e50:	str	fp, [sp, #-8]!
   34e54:	str	lr, [sp, #4]
   34e58:	add	fp, sp, #4
   34e5c:	sub	sp, sp, #8
   34e60:	str	r0, [fp, #-8]
   34e64:	str	r1, [fp, #-12]
   34e68:	ldr	r2, [fp, #-12]
   34e6c:	ldr	r1, [fp, #-8]
   34e70:	mov	r0, #0
   34e74:	bl	34d84 <ftello64@plt+0x2371c>
   34e78:	mov	r3, r0
   34e7c:	mov	r0, r3
   34e80:	sub	sp, fp, #4
   34e84:	ldr	fp, [sp]
   34e88:	add	sp, sp, #4
   34e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   34e90:	str	fp, [sp, #-8]!
   34e94:	str	lr, [sp, #4]
   34e98:	add	fp, sp, #4
   34e9c:	sub	sp, sp, #8
   34ea0:	str	r0, [fp, #-8]
   34ea4:	str	r1, [fp, #-12]
   34ea8:	ldr	r2, [fp, #-12]
   34eac:	ldr	r1, [fp, #-8]
   34eb0:	mov	r0, #0
   34eb4:	bl	34e00 <ftello64@plt+0x23798>
   34eb8:	mov	r3, r0
   34ebc:	mov	r0, r3
   34ec0:	sub	sp, fp, #4
   34ec4:	ldr	fp, [sp]
   34ec8:	add	sp, sp, #4
   34ecc:	pop	{pc}		; (ldr pc, [sp], #4)
   34ed0:	str	fp, [sp, #-8]!
   34ed4:	str	lr, [sp, #4]
   34ed8:	add	fp, sp, #4
   34edc:	sub	sp, sp, #8
   34ee0:	str	r0, [fp, #-8]
   34ee4:	str	r1, [fp, #-12]
   34ee8:	mov	r2, #1
   34eec:	ldr	r1, [fp, #-12]
   34ef0:	ldr	r0, [fp, #-8]
   34ef4:	bl	34f10 <ftello64@plt+0x238a8>
   34ef8:	mov	r3, r0
   34efc:	mov	r0, r3
   34f00:	sub	sp, fp, #4
   34f04:	ldr	fp, [sp]
   34f08:	add	sp, sp, #4
   34f0c:	pop	{pc}		; (ldr pc, [sp], #4)
   34f10:	str	fp, [sp, #-8]!
   34f14:	str	lr, [sp, #4]
   34f18:	add	fp, sp, #4
   34f1c:	sub	sp, sp, #24
   34f20:	str	r0, [fp, #-16]
   34f24:	str	r1, [fp, #-20]	; 0xffffffec
   34f28:	str	r2, [fp, #-24]	; 0xffffffe8
   34f2c:	ldr	r3, [fp, #-20]	; 0xffffffec
   34f30:	ldr	r3, [r3]
   34f34:	str	r3, [fp, #-8]
   34f38:	ldr	r3, [fp, #-16]
   34f3c:	cmp	r3, #0
   34f40:	bne	34f88 <ftello64@plt+0x23920>
   34f44:	ldr	r3, [fp, #-8]
   34f48:	cmp	r3, #0
   34f4c:	bne	34fc4 <ftello64@plt+0x2395c>
   34f50:	mov	r2, #64	; 0x40
   34f54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34f58:	udiv	r3, r2, r3
   34f5c:	str	r3, [fp, #-8]
   34f60:	ldr	r3, [fp, #-8]
   34f64:	cmp	r3, #0
   34f68:	moveq	r3, #1
   34f6c:	movne	r3, #0
   34f70:	uxtb	r3, r3
   34f74:	mov	r2, r3
   34f78:	ldr	r3, [fp, #-8]
   34f7c:	add	r3, r2, r3
   34f80:	str	r3, [fp, #-8]
   34f84:	b	34fc4 <ftello64@plt+0x2395c>
   34f88:	ldr	r2, [fp, #-8]
   34f8c:	ldr	r3, [fp, #-8]
   34f90:	lsr	r3, r3, #1
   34f94:	add	r3, r3, #1
   34f98:	mov	r1, #0
   34f9c:	adds	r3, r2, r3
   34fa0:	bcc	34fa8 <ftello64@plt+0x23940>
   34fa4:	mov	r1, #1
   34fa8:	str	r3, [fp, #-8]
   34fac:	mov	r3, r1
   34fb0:	and	r3, r3, #1
   34fb4:	uxtb	r3, r3
   34fb8:	cmp	r3, #0
   34fbc:	beq	34fc4 <ftello64@plt+0x2395c>
   34fc0:	bl	35494 <ftello64@plt+0x23e2c>
   34fc4:	ldr	r3, [fp, #-8]
   34fc8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   34fcc:	mov	r1, r3
   34fd0:	ldr	r0, [fp, #-16]
   34fd4:	bl	34d84 <ftello64@plt+0x2371c>
   34fd8:	str	r0, [fp, #-16]
   34fdc:	ldr	r2, [fp, #-8]
   34fe0:	ldr	r3, [fp, #-20]	; 0xffffffec
   34fe4:	str	r2, [r3]
   34fe8:	ldr	r3, [fp, #-16]
   34fec:	mov	r0, r3
   34ff0:	sub	sp, fp, #4
   34ff4:	ldr	fp, [sp]
   34ff8:	add	sp, sp, #4
   34ffc:	pop	{pc}		; (ldr pc, [sp], #4)
   35000:	str	fp, [sp, #-8]!
   35004:	str	lr, [sp, #4]
   35008:	add	fp, sp, #4
   3500c:	sub	sp, sp, #32
   35010:	str	r0, [fp, #-24]	; 0xffffffe8
   35014:	str	r1, [fp, #-28]	; 0xffffffe4
   35018:	str	r2, [fp, #-32]	; 0xffffffe0
   3501c:	str	r3, [fp, #-36]	; 0xffffffdc
   35020:	ldr	r3, [fp, #-28]	; 0xffffffe4
   35024:	ldr	r3, [r3]
   35028:	str	r3, [fp, #-8]
   3502c:	ldr	r3, [fp, #-8]
   35030:	asr	r3, r3, #1
   35034:	mov	r1, #0
   35038:	ldr	r2, [fp, #-8]
   3503c:	adds	r3, r2, r3
   35040:	bvc	35048 <ftello64@plt+0x239e0>
   35044:	mov	r1, #1
   35048:	str	r3, [fp, #-16]
   3504c:	mov	r3, r1
   35050:	and	r3, r3, #1
   35054:	uxtb	r3, r3
   35058:	cmp	r3, #0
   3505c:	beq	35068 <ftello64@plt+0x23a00>
   35060:	mvn	r3, #-2147483648	; 0x80000000
   35064:	str	r3, [fp, #-16]
   35068:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3506c:	cmp	r3, #0
   35070:	blt	3508c <ftello64@plt+0x23a24>
   35074:	ldr	r3, [fp, #-16]
   35078:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3507c:	cmp	r2, r3
   35080:	bge	3508c <ftello64@plt+0x23a24>
   35084:	ldr	r3, [fp, #-36]	; 0xffffffdc
   35088:	str	r3, [fp, #-16]
   3508c:	ldr	r2, [fp, #-16]
   35090:	mov	lr, #0
   35094:	ldr	r3, [fp, #4]
   35098:	smull	r2, r3, r2, r3
   3509c:	mov	r0, #0
   350a0:	mov	r1, #0
   350a4:	mov	r0, r3
   350a8:	asr	r1, r3, #31
   350ac:	asr	ip, r2, #31
   350b0:	cmp	ip, r0
   350b4:	beq	350bc <ftello64@plt+0x23a54>
   350b8:	mov	lr, #1
   350bc:	mov	r3, r2
   350c0:	str	r3, [fp, #-20]	; 0xffffffec
   350c4:	mov	r3, lr
   350c8:	and	r3, r3, #1
   350cc:	uxtb	r3, r3
   350d0:	cmp	r3, #0
   350d4:	beq	350e0 <ftello64@plt+0x23a78>
   350d8:	mvn	r3, #-2147483648	; 0x80000000
   350dc:	b	350f8 <ftello64@plt+0x23a90>
   350e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   350e4:	cmp	r3, #63	; 0x3f
   350e8:	bgt	350f4 <ftello64@plt+0x23a8c>
   350ec:	mov	r3, #64	; 0x40
   350f0:	b	350f8 <ftello64@plt+0x23a90>
   350f4:	mov	r3, #0
   350f8:	str	r3, [fp, #-12]
   350fc:	ldr	r3, [fp, #-12]
   35100:	cmp	r3, #0
   35104:	beq	3513c <ftello64@plt+0x23ad4>
   35108:	ldr	r2, [fp, #-12]
   3510c:	ldr	r3, [fp, #4]
   35110:	sdiv	r3, r2, r3
   35114:	str	r3, [fp, #-16]
   35118:	ldr	r3, [fp, #-12]
   3511c:	ldr	r2, [fp, #4]
   35120:	sdiv	r2, r3, r2
   35124:	ldr	r1, [fp, #4]
   35128:	mul	r2, r1, r2
   3512c:	sub	r3, r3, r2
   35130:	ldr	r2, [fp, #-12]
   35134:	sub	r3, r2, r3
   35138:	str	r3, [fp, #-20]	; 0xffffffec
   3513c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35140:	cmp	r3, #0
   35144:	bne	35154 <ftello64@plt+0x23aec>
   35148:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3514c:	mov	r2, #0
   35150:	str	r2, [r3]
   35154:	ldr	r2, [fp, #-16]
   35158:	ldr	r3, [fp, #-8]
   3515c:	sub	r3, r2, r3
   35160:	ldr	r2, [fp, #-32]	; 0xffffffe0
   35164:	cmp	r2, r3
   35168:	ble	35208 <ftello64@plt+0x23ba0>
   3516c:	mov	r1, #0
   35170:	ldr	r2, [fp, #-8]
   35174:	ldr	r3, [fp, #-32]	; 0xffffffe0
   35178:	adds	r3, r2, r3
   3517c:	bvc	35184 <ftello64@plt+0x23b1c>
   35180:	mov	r1, #1
   35184:	str	r3, [fp, #-16]
   35188:	mov	r3, r1
   3518c:	and	r3, r3, #1
   35190:	uxtb	r3, r3
   35194:	cmp	r3, #0
   35198:	bne	35204 <ftello64@plt+0x23b9c>
   3519c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   351a0:	cmp	r3, #0
   351a4:	blt	351b8 <ftello64@plt+0x23b50>
   351a8:	ldr	r3, [fp, #-16]
   351ac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   351b0:	cmp	r2, r3
   351b4:	blt	35204 <ftello64@plt+0x23b9c>
   351b8:	ldr	r2, [fp, #-16]
   351bc:	mov	lr, #0
   351c0:	ldr	r3, [fp, #4]
   351c4:	smull	r2, r3, r2, r3
   351c8:	mov	r0, #0
   351cc:	mov	r1, #0
   351d0:	mov	r0, r3
   351d4:	asr	r1, r3, #31
   351d8:	asr	ip, r2, #31
   351dc:	cmp	ip, r0
   351e0:	beq	351e8 <ftello64@plt+0x23b80>
   351e4:	mov	lr, #1
   351e8:	mov	r3, r2
   351ec:	str	r3, [fp, #-20]	; 0xffffffec
   351f0:	mov	r3, lr
   351f4:	and	r3, r3, #1
   351f8:	uxtb	r3, r3
   351fc:	cmp	r3, #0
   35200:	beq	35208 <ftello64@plt+0x23ba0>
   35204:	bl	35494 <ftello64@plt+0x23e2c>
   35208:	ldr	r3, [fp, #-20]	; 0xffffffec
   3520c:	mov	r1, r3
   35210:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35214:	bl	34cd4 <ftello64@plt+0x2366c>
   35218:	str	r0, [fp, #-24]	; 0xffffffe8
   3521c:	ldr	r2, [fp, #-16]
   35220:	ldr	r3, [fp, #-28]	; 0xffffffe4
   35224:	str	r2, [r3]
   35228:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3522c:	mov	r0, r3
   35230:	sub	sp, fp, #4
   35234:	ldr	fp, [sp]
   35238:	add	sp, sp, #4
   3523c:	pop	{pc}		; (ldr pc, [sp], #4)
   35240:	str	fp, [sp, #-8]!
   35244:	str	lr, [sp, #4]
   35248:	add	fp, sp, #4
   3524c:	sub	sp, sp, #8
   35250:	str	r0, [fp, #-8]
   35254:	mov	r1, #1
   35258:	ldr	r0, [fp, #-8]
   3525c:	bl	352b0 <ftello64@plt+0x23c48>
   35260:	mov	r3, r0
   35264:	mov	r0, r3
   35268:	sub	sp, fp, #4
   3526c:	ldr	fp, [sp]
   35270:	add	sp, sp, #4
   35274:	pop	{pc}		; (ldr pc, [sp], #4)
   35278:	str	fp, [sp, #-8]!
   3527c:	str	lr, [sp, #4]
   35280:	add	fp, sp, #4
   35284:	sub	sp, sp, #8
   35288:	str	r0, [fp, #-8]
   3528c:	mov	r1, #1
   35290:	ldr	r0, [fp, #-8]
   35294:	bl	352f8 <ftello64@plt+0x23c90>
   35298:	mov	r3, r0
   3529c:	mov	r0, r3
   352a0:	sub	sp, fp, #4
   352a4:	ldr	fp, [sp]
   352a8:	add	sp, sp, #4
   352ac:	pop	{pc}		; (ldr pc, [sp], #4)
   352b0:	str	fp, [sp, #-8]!
   352b4:	str	lr, [sp, #4]
   352b8:	add	fp, sp, #4
   352bc:	sub	sp, sp, #8
   352c0:	str	r0, [fp, #-8]
   352c4:	str	r1, [fp, #-12]
   352c8:	ldr	r1, [fp, #-12]
   352cc:	ldr	r0, [fp, #-8]
   352d0:	bl	35e9c <ftello64@plt+0x24834>
   352d4:	mov	r3, r0
   352d8:	mov	r0, r3
   352dc:	bl	34be4 <ftello64@plt+0x2357c>
   352e0:	mov	r3, r0
   352e4:	mov	r0, r3
   352e8:	sub	sp, fp, #4
   352ec:	ldr	fp, [sp]
   352f0:	add	sp, sp, #4
   352f4:	pop	{pc}		; (ldr pc, [sp], #4)
   352f8:	str	fp, [sp, #-8]!
   352fc:	str	lr, [sp, #4]
   35300:	add	fp, sp, #4
   35304:	sub	sp, sp, #8
   35308:	str	r0, [fp, #-8]
   3530c:	str	r1, [fp, #-12]
   35310:	ldr	r1, [fp, #-12]
   35314:	ldr	r0, [fp, #-8]
   35318:	bl	36ac4 <ftello64@plt+0x2545c>
   3531c:	mov	r3, r0
   35320:	mov	r0, r3
   35324:	bl	34be4 <ftello64@plt+0x2357c>
   35328:	mov	r3, r0
   3532c:	mov	r0, r3
   35330:	sub	sp, fp, #4
   35334:	ldr	fp, [sp]
   35338:	add	sp, sp, #4
   3533c:	pop	{pc}		; (ldr pc, [sp], #4)
   35340:	str	fp, [sp, #-8]!
   35344:	str	lr, [sp, #4]
   35348:	add	fp, sp, #4
   3534c:	sub	sp, sp, #8
   35350:	str	r0, [fp, #-8]
   35354:	str	r1, [fp, #-12]
   35358:	ldr	r0, [fp, #-12]
   3535c:	bl	34c20 <ftello64@plt+0x235b8>
   35360:	mov	r3, r0
   35364:	ldr	r2, [fp, #-12]
   35368:	ldr	r1, [fp, #-8]
   3536c:	mov	r0, r3
   35370:	bl	11338 <memcpy@plt>
   35374:	mov	r3, r0
   35378:	mov	r0, r3
   3537c:	sub	sp, fp, #4
   35380:	ldr	fp, [sp]
   35384:	add	sp, sp, #4
   35388:	pop	{pc}		; (ldr pc, [sp], #4)
   3538c:	str	fp, [sp, #-8]!
   35390:	str	lr, [sp, #4]
   35394:	add	fp, sp, #4
   35398:	sub	sp, sp, #8
   3539c:	str	r0, [fp, #-8]
   353a0:	str	r1, [fp, #-12]
   353a4:	ldr	r0, [fp, #-12]
   353a8:	bl	34c60 <ftello64@plt+0x235f8>
   353ac:	mov	r3, r0
   353b0:	mov	r0, r3
   353b4:	ldr	r3, [fp, #-12]
   353b8:	mov	r2, r3
   353bc:	ldr	r1, [fp, #-8]
   353c0:	bl	11338 <memcpy@plt>
   353c4:	mov	r3, r0
   353c8:	mov	r0, r3
   353cc:	sub	sp, fp, #4
   353d0:	ldr	fp, [sp]
   353d4:	add	sp, sp, #4
   353d8:	pop	{pc}		; (ldr pc, [sp], #4)
   353dc:	str	fp, [sp, #-8]!
   353e0:	str	lr, [sp, #4]
   353e4:	add	fp, sp, #4
   353e8:	sub	sp, sp, #16
   353ec:	str	r0, [fp, #-16]
   353f0:	str	r1, [fp, #-20]	; 0xffffffec
   353f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   353f8:	add	r3, r3, #1
   353fc:	mov	r0, r3
   35400:	bl	34c60 <ftello64@plt+0x235f8>
   35404:	mov	r3, r0
   35408:	str	r3, [fp, #-8]
   3540c:	ldr	r3, [fp, #-20]	; 0xffffffec
   35410:	ldr	r2, [fp, #-8]
   35414:	add	r3, r2, r3
   35418:	mov	r2, #0
   3541c:	strb	r2, [r3]
   35420:	ldr	r3, [fp, #-20]	; 0xffffffec
   35424:	mov	r2, r3
   35428:	ldr	r1, [fp, #-16]
   3542c:	ldr	r0, [fp, #-8]
   35430:	bl	11338 <memcpy@plt>
   35434:	mov	r3, r0
   35438:	mov	r0, r3
   3543c:	sub	sp, fp, #4
   35440:	ldr	fp, [sp]
   35444:	add	sp, sp, #4
   35448:	pop	{pc}		; (ldr pc, [sp], #4)
   3544c:	str	fp, [sp, #-8]!
   35450:	str	lr, [sp, #4]
   35454:	add	fp, sp, #4
   35458:	sub	sp, sp, #8
   3545c:	str	r0, [fp, #-8]
   35460:	ldr	r0, [fp, #-8]
   35464:	bl	114e8 <strlen@plt>
   35468:	mov	r3, r0
   3546c:	add	r3, r3, #1
   35470:	mov	r1, r3
   35474:	ldr	r0, [fp, #-8]
   35478:	bl	35340 <ftello64@plt+0x23cd8>
   3547c:	mov	r3, r0
   35480:	mov	r0, r3
   35484:	sub	sp, fp, #4
   35488:	ldr	fp, [sp]
   3548c:	add	sp, sp, #4
   35490:	pop	{pc}		; (ldr pc, [sp], #4)
   35494:	strd	r4, [sp, #-16]!
   35498:	str	fp, [sp, #8]
   3549c:	str	lr, [sp, #12]
   354a0:	add	fp, sp, #12
   354a4:	movw	r3, #49552	; 0xc190
   354a8:	movt	r3, #4
   354ac:	ldr	r4, [r3]
   354b0:	movw	r0, #44700	; 0xae9c
   354b4:	movt	r0, #3
   354b8:	bl	114dc <gettext@plt>
   354bc:	mov	r3, r0
   354c0:	movw	r2, #44720	; 0xaeb0
   354c4:	movt	r2, #3
   354c8:	mov	r1, #0
   354cc:	mov	r0, r4
   354d0:	bl	1144c <error@plt>
   354d4:	bl	1162c <abort@plt>
   354d8:	str	fp, [sp, #-8]!
   354dc:	str	lr, [sp, #4]
   354e0:	add	fp, sp, #4
   354e4:	sub	sp, sp, #32
   354e8:	str	r0, [fp, #-16]
   354ec:	str	r1, [fp, #-20]	; 0xffffffec
   354f0:	str	r2, [fp, #-24]	; 0xffffffe8
   354f4:	str	r3, [fp, #-28]	; 0xffffffe4
   354f8:	ldr	r3, [fp, #4]
   354fc:	str	r3, [sp]
   35500:	ldr	r3, [fp, #-28]	; 0xffffffe4
   35504:	ldr	r2, [fp, #-24]	; 0xffffffe8
   35508:	ldr	r1, [fp, #-20]	; 0xffffffec
   3550c:	ldr	r0, [fp, #-16]
   35510:	bl	38614 <ftello64@plt+0x26fac>
   35514:	str	r0, [fp, #-8]
   35518:	ldr	r3, [fp, #-8]
   3551c:	cmp	r3, #0
   35520:	bge	3553c <ftello64@plt+0x23ed4>
   35524:	bl	1150c <__errno_location@plt>
   35528:	mov	r3, r0
   3552c:	ldr	r3, [r3]
   35530:	cmp	r3, #12
   35534:	bne	3553c <ftello64@plt+0x23ed4>
   35538:	bl	35494 <ftello64@plt+0x23e2c>
   3553c:	ldr	r3, [fp, #-8]
   35540:	mov	r0, r3
   35544:	sub	sp, fp, #4
   35548:	ldr	fp, [sp]
   3554c:	add	sp, sp, #4
   35550:	pop	{pc}		; (ldr pc, [sp], #4)
   35554:	str	fp, [sp, #-8]!
   35558:	str	lr, [sp, #4]
   3555c:	add	fp, sp, #4
   35560:	sub	sp, sp, #16
   35564:	str	r0, [fp, #-16]
   35568:	str	r1, [fp, #-20]	; 0xffffffec
   3556c:	ldr	r1, [fp, #-20]	; 0xffffffec
   35570:	ldr	r0, [fp, #-16]
   35574:	bl	38a00 <ftello64@plt+0x27398>
   35578:	mov	r3, r0
   3557c:	str	r3, [fp, #-8]
   35580:	ldr	r3, [fp, #-8]
   35584:	cmp	r3, #0
   35588:	bne	355a4 <ftello64@plt+0x23f3c>
   3558c:	bl	1150c <__errno_location@plt>
   35590:	mov	r3, r0
   35594:	ldr	r3, [r3]
   35598:	cmp	r3, #12
   3559c:	bne	355a4 <ftello64@plt+0x23f3c>
   355a0:	bl	35494 <ftello64@plt+0x23e2c>
   355a4:	ldr	r3, [fp, #-8]
   355a8:	mov	r0, r3
   355ac:	sub	sp, fp, #4
   355b0:	ldr	fp, [sp]
   355b4:	add	sp, sp, #4
   355b8:	pop	{pc}		; (ldr pc, [sp], #4)
   355bc:	str	fp, [sp, #-8]!
   355c0:	str	lr, [sp, #4]
   355c4:	add	fp, sp, #4
   355c8:	sub	sp, sp, #24
   355cc:	str	r0, [fp, #-16]
   355d0:	str	r1, [fp, #-20]	; 0xffffffec
   355d4:	str	r2, [fp, #-24]	; 0xffffffe8
   355d8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   355dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   355e0:	ldr	r0, [fp, #-16]
   355e4:	bl	38d5c <ftello64@plt+0x276f4>
   355e8:	mov	r3, r0
   355ec:	str	r3, [fp, #-8]
   355f0:	ldr	r3, [fp, #-8]
   355f4:	cmp	r3, #0
   355f8:	bne	35614 <ftello64@plt+0x23fac>
   355fc:	bl	1150c <__errno_location@plt>
   35600:	mov	r3, r0
   35604:	ldr	r3, [r3]
   35608:	cmp	r3, #12
   3560c:	bne	35614 <ftello64@plt+0x23fac>
   35610:	bl	35494 <ftello64@plt+0x23e2c>
   35614:	ldr	r3, [fp, #-8]
   35618:	mov	r0, r3
   3561c:	sub	sp, fp, #4
   35620:	ldr	fp, [sp]
   35624:	add	sp, sp, #4
   35628:	pop	{pc}		; (ldr pc, [sp], #4)
   3562c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   35630:	strd	r6, [sp, #8]
   35634:	strd	r8, [sp, #16]
   35638:	str	fp, [sp, #24]
   3563c:	str	lr, [sp, #28]
   35640:	add	fp, sp, #28
   35644:	sub	sp, sp, #72	; 0x48
   35648:	str	r0, [fp, #-40]	; 0xffffffd8
   3564c:	str	r1, [fp, #-44]	; 0xffffffd4
   35650:	ldr	r3, [fp, #-40]	; 0xffffffd8
   35654:	ldrd	r6, [r3]
   35658:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3565c:	mov	r8, r3
   35660:	asr	r9, r8, #31
   35664:	mov	r2, #0
   35668:	mov	r3, #0
   3566c:	strd	r2, [fp, #-60]	; 0xffffffc4
   35670:	mov	r0, #0
   35674:	mov	r1, #0
   35678:	mov	r0, r7
   3567c:	asr	r1, r7, #31
   35680:	asr	ip, r6, #31
   35684:	mov	r2, #0
   35688:	mov	r3, #0
   3568c:	mov	r2, r9
   35690:	asr	r3, r9, #31
   35694:	cmp	ip, r0
   35698:	bne	356a8 <ftello64@plt+0x24040>
   3569c:	smull	r2, r3, r6, r8
   356a0:	strd	r2, [fp, #-52]	; 0xffffffcc
   356a4:	b	357bc <ftello64@plt+0x24154>
   356a8:	strd	r6, [fp, #-92]	; 0xffffffa4
   356ac:	mov	ip, r0
   356b0:	mov	lr, r8
   356b4:	umull	r2, r3, r6, r8
   356b8:	strd	r2, [fp, #-100]	; 0xffffff9c
   356bc:	umull	r2, r3, lr, ip
   356c0:	mov	r0, r2
   356c4:	mov	r1, r3
   356c8:	cmp	ip, #0
   356cc:	bge	356fc <ftello64@plt+0x24094>
   356d0:	mov	r2, lr
   356d4:	mov	r3, #0
   356d8:	mov	r4, #0
   356dc:	mov	r5, #0
   356e0:	mov	r5, r2
   356e4:	mov	r4, #0
   356e8:	subs	r3, r0, r4
   356ec:	str	r3, [fp, #-68]	; 0xffffffbc
   356f0:	sbc	r3, r1, r5
   356f4:	str	r3, [fp, #-64]	; 0xffffffc0
   356f8:	ldrd	r0, [fp, #-68]	; 0xffffffbc
   356fc:	cmp	lr, #0
   35700:	bge	35720 <ftello64@plt+0x240b8>
   35704:	ldrd	r2, [fp, #-92]	; 0xffffffa4
   35708:	mov	ip, r2
   3570c:	subs	ip, r0, ip
   35710:	str	ip, [fp, #-76]	; 0xffffffb4
   35714:	sbc	r3, r1, r3
   35718:	str	r3, [fp, #-72]	; 0xffffffb8
   3571c:	ldrd	r0, [fp, #-76]	; 0xffffffb4
   35720:	mov	r2, #0
   35724:	mov	r3, #0
   35728:	ldrd	r4, [fp, #-100]	; 0xffffff9c
   3572c:	mov	ip, r5
   35730:	mov	r2, ip
   35734:	mov	r3, #0
   35738:	adds	ip, r0, r2
   3573c:	str	ip, [fp, #-84]	; 0xffffffac
   35740:	adc	r3, r1, r3
   35744:	str	r3, [fp, #-80]	; 0xffffffb0
   35748:	ldrd	r0, [fp, #-84]	; 0xffffffac
   3574c:	mov	r2, #0
   35750:	mov	r3, #0
   35754:	mov	r2, r1
   35758:	asr	r3, r1, #31
   3575c:	asr	ip, r0, #31
   35760:	cmp	ip, r2
   35764:	bne	35794 <ftello64@plt+0x2412c>
   35768:	mov	r2, #0
   3576c:	mov	r3, #0
   35770:	mov	r3, r0
   35774:	mov	r2, #0
   35778:	mov	r0, r4
   3577c:	mov	r1, #0
   35780:	orr	ip, r2, r0
   35784:	str	ip, [fp, #-52]	; 0xffffffcc
   35788:	orr	r3, r3, r1
   3578c:	str	r3, [fp, #-48]	; 0xffffffd0
   35790:	b	357bc <ftello64@plt+0x24154>
   35794:	mul	r2, r8, r7
   35798:	mul	r3, r6, r9
   3579c:	add	r1, r2, r3
   357a0:	umull	r2, r3, r6, r8
   357a4:	add	r1, r1, r3
   357a8:	mov	r3, r1
   357ac:	strd	r2, [fp, #-52]	; 0xffffffcc
   357b0:	mov	r2, #1
   357b4:	mov	r3, #0
   357b8:	strd	r2, [fp, #-60]	; 0xffffffc4
   357bc:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   357c0:	strd	r2, [fp, #-36]	; 0xffffffdc
   357c4:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   357c8:	mov	r3, r2
   357cc:	and	r3, r3, #1
   357d0:	uxtb	r3, r3
   357d4:	cmp	r3, #0
   357d8:	beq	35814 <ftello64@plt+0x241ac>
   357dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   357e0:	ldrd	r2, [r3]
   357e4:	cmp	r2, #0
   357e8:	sbcs	r3, r3, #0
   357ec:	bge	357fc <ftello64@plt+0x24194>
   357f0:	mov	r2, #0
   357f4:	mov	r3, #-2147483648	; 0x80000000
   357f8:	b	35804 <ftello64@plt+0x2419c>
   357fc:	mvn	r2, #0
   35800:	mvn	r3, #-2147483648	; 0x80000000
   35804:	ldr	r1, [fp, #-40]	; 0xffffffd8
   35808:	strd	r2, [r1]
   3580c:	mov	r3, #1
   35810:	b	35824 <ftello64@plt+0x241bc>
   35814:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   35818:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3581c:	strd	r2, [r1]
   35820:	mov	r3, #0
   35824:	mov	r0, r3
   35828:	sub	sp, fp, #28
   3582c:	ldrd	r4, [sp]
   35830:	ldrd	r6, [sp, #8]
   35834:	ldrd	r8, [sp, #16]
   35838:	ldr	fp, [sp, #24]
   3583c:	add	sp, sp, #28
   35840:	pop	{pc}		; (ldr pc, [sp], #4)
   35844:	str	fp, [sp, #-8]!
   35848:	str	lr, [sp, #4]
   3584c:	add	fp, sp, #4
   35850:	sub	sp, sp, #24
   35854:	str	r0, [fp, #-16]
   35858:	str	r1, [fp, #-20]	; 0xffffffec
   3585c:	str	r2, [fp, #-24]	; 0xffffffe8
   35860:	mov	r3, #0
   35864:	str	r3, [fp, #-8]
   35868:	b	35888 <ftello64@plt+0x24220>
   3586c:	ldr	r1, [fp, #-20]	; 0xffffffec
   35870:	ldr	r0, [fp, #-16]
   35874:	bl	3562c <ftello64@plt+0x23fc4>
   35878:	mov	r2, r0
   3587c:	ldr	r3, [fp, #-8]
   35880:	orr	r3, r3, r2
   35884:	str	r3, [fp, #-8]
   35888:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3588c:	sub	r2, r3, #1
   35890:	str	r2, [fp, #-24]	; 0xffffffe8
   35894:	cmp	r3, #0
   35898:	bne	3586c <ftello64@plt+0x24204>
   3589c:	ldr	r3, [fp, #-8]
   358a0:	mov	r0, r3
   358a4:	sub	sp, fp, #4
   358a8:	ldr	fp, [sp]
   358ac:	add	sp, sp, #4
   358b0:	pop	{pc}		; (ldr pc, [sp], #4)
   358b4:	str	fp, [sp, #-8]!
   358b8:	str	lr, [sp, #4]
   358bc:	add	fp, sp, #4
   358c0:	sub	sp, sp, #48	; 0x30
   358c4:	str	r0, [fp, #-40]	; 0xffffffd8
   358c8:	str	r1, [fp, #-44]	; 0xffffffd4
   358cc:	str	r2, [fp, #-48]	; 0xffffffd0
   358d0:	str	r3, [fp, #-52]	; 0xffffffcc
   358d4:	mov	r3, #0
   358d8:	str	r3, [fp, #-8]
   358dc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   358e0:	cmp	r3, #0
   358e4:	blt	358f4 <ftello64@plt+0x2428c>
   358e8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   358ec:	cmp	r3, #36	; 0x24
   358f0:	ble	35914 <ftello64@plt+0x242ac>
   358f4:	movw	r3, #44780	; 0xaeec
   358f8:	movt	r3, #3
   358fc:	mov	r2, #85	; 0x55
   35900:	movw	r1, #44724	; 0xaeb4
   35904:	movt	r1, #3
   35908:	movw	r0, #44740	; 0xaec4
   3590c:	movt	r0, #3
   35910:	bl	11650 <__assert_fail@plt>
   35914:	ldr	r3, [fp, #-44]	; 0xffffffd4
   35918:	cmp	r3, #0
   3591c:	bne	35928 <ftello64@plt+0x242c0>
   35920:	sub	r3, fp, #28
   35924:	b	3592c <ftello64@plt+0x242c4>
   35928:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3592c:	str	r3, [fp, #-24]	; 0xffffffe8
   35930:	bl	1150c <__errno_location@plt>
   35934:	mov	r2, r0
   35938:	mov	r3, #0
   3593c:	str	r3, [r2]
   35940:	ldr	r2, [fp, #-48]	; 0xffffffd0
   35944:	ldr	r1, [fp, #-24]	; 0xffffffe8
   35948:	ldr	r0, [fp, #-40]	; 0xffffffd8
   3594c:	bl	1156c <strtoimax@plt>
   35950:	mov	r2, r0
   35954:	mov	r3, r1
   35958:	strd	r2, [fp, #-36]	; 0xffffffdc
   3595c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35960:	ldr	r3, [r3]
   35964:	ldr	r2, [fp, #-40]	; 0xffffffd8
   35968:	cmp	r2, r3
   3596c:	bne	359cc <ftello64@plt+0x24364>
   35970:	ldr	r3, [fp, #4]
   35974:	cmp	r3, #0
   35978:	beq	359c4 <ftello64@plt+0x2435c>
   3597c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35980:	ldr	r3, [r3]
   35984:	ldrb	r3, [r3]
   35988:	cmp	r3, #0
   3598c:	beq	359c4 <ftello64@plt+0x2435c>
   35990:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35994:	ldr	r3, [r3]
   35998:	ldrb	r3, [r3]
   3599c:	mov	r1, r3
   359a0:	ldr	r0, [fp, #4]
   359a4:	bl	114f4 <strchr@plt>
   359a8:	mov	r3, r0
   359ac:	cmp	r3, #0
   359b0:	beq	359c4 <ftello64@plt+0x2435c>
   359b4:	mov	r2, #1
   359b8:	mov	r3, #0
   359bc:	strd	r2, [fp, #-36]	; 0xffffffdc
   359c0:	b	35a04 <ftello64@plt+0x2439c>
   359c4:	mov	r3, #4
   359c8:	b	35e88 <ftello64@plt+0x24820>
   359cc:	bl	1150c <__errno_location@plt>
   359d0:	mov	r3, r0
   359d4:	ldr	r3, [r3]
   359d8:	cmp	r3, #0
   359dc:	beq	35a04 <ftello64@plt+0x2439c>
   359e0:	bl	1150c <__errno_location@plt>
   359e4:	mov	r3, r0
   359e8:	ldr	r3, [r3]
   359ec:	cmp	r3, #34	; 0x22
   359f0:	beq	359fc <ftello64@plt+0x24394>
   359f4:	mov	r3, #4
   359f8:	b	35e88 <ftello64@plt+0x24820>
   359fc:	mov	r3, #1
   35a00:	str	r3, [fp, #-8]
   35a04:	ldr	r3, [fp, #4]
   35a08:	cmp	r3, #0
   35a0c:	bne	35a24 <ftello64@plt+0x243bc>
   35a10:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   35a14:	ldr	r1, [fp, #-52]	; 0xffffffcc
   35a18:	strd	r2, [r1]
   35a1c:	ldr	r3, [fp, #-8]
   35a20:	b	35e88 <ftello64@plt+0x24820>
   35a24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35a28:	ldr	r3, [r3]
   35a2c:	ldrb	r3, [r3]
   35a30:	cmp	r3, #0
   35a34:	beq	35e78 <ftello64@plt+0x24810>
   35a38:	mov	r3, #1024	; 0x400
   35a3c:	str	r3, [fp, #-12]
   35a40:	mov	r3, #1
   35a44:	str	r3, [fp, #-16]
   35a48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35a4c:	ldr	r3, [r3]
   35a50:	ldrb	r3, [r3]
   35a54:	mov	r1, r3
   35a58:	ldr	r0, [fp, #4]
   35a5c:	bl	114f4 <strchr@plt>
   35a60:	mov	r3, r0
   35a64:	cmp	r3, #0
   35a68:	bne	35a84 <ftello64@plt+0x2441c>
   35a6c:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   35a70:	ldr	r1, [fp, #-52]	; 0xffffffcc
   35a74:	strd	r2, [r1]
   35a78:	ldr	r3, [fp, #-8]
   35a7c:	orr	r3, r3, #2
   35a80:	b	35e88 <ftello64@plt+0x24820>
   35a84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35a88:	ldr	r3, [r3]
   35a8c:	ldrb	r3, [r3]
   35a90:	sub	r3, r3, #69	; 0x45
   35a94:	cmp	r3, #47	; 0x2f
   35a98:	ldrls	pc, [pc, r3, lsl #2]
   35a9c:	b	35bf0 <ftello64@plt+0x24588>
   35aa0:	andeq	r5, r3, r0, ror #22
   35aa4:	strdeq	r5, [r3], -r0
   35aa8:	andeq	r5, r3, r0, ror #22
   35aac:	strdeq	r5, [r3], -r0
   35ab0:	strdeq	r5, [r3], -r0
   35ab4:	strdeq	r5, [r3], -r0
   35ab8:	andeq	r5, r3, r0, ror #22
   35abc:	strdeq	r5, [r3], -r0
   35ac0:	andeq	r5, r3, r0, ror #22
   35ac4:	strdeq	r5, [r3], -r0
   35ac8:	strdeq	r5, [r3], -r0
   35acc:	andeq	r5, r3, r0, ror #22
   35ad0:	strdeq	r5, [r3], -r0
   35ad4:	strdeq	r5, [r3], -r0
   35ad8:	strdeq	r5, [r3], -r0
   35adc:	andeq	r5, r3, r0, ror #22
   35ae0:	strdeq	r5, [r3], -r0
   35ae4:	strdeq	r5, [r3], -r0
   35ae8:	strdeq	r5, [r3], -r0
   35aec:	strdeq	r5, [r3], -r0
   35af0:	andeq	r5, r3, r0, ror #22
   35af4:	andeq	r5, r3, r0, ror #22
   35af8:	strdeq	r5, [r3], -r0
   35afc:	strdeq	r5, [r3], -r0
   35b00:	strdeq	r5, [r3], -r0
   35b04:	strdeq	r5, [r3], -r0
   35b08:	strdeq	r5, [r3], -r0
   35b0c:	strdeq	r5, [r3], -r0
   35b10:	strdeq	r5, [r3], -r0
   35b14:	strdeq	r5, [r3], -r0
   35b18:	strdeq	r5, [r3], -r0
   35b1c:	strdeq	r5, [r3], -r0
   35b20:	strdeq	r5, [r3], -r0
   35b24:	strdeq	r5, [r3], -r0
   35b28:	andeq	r5, r3, r0, ror #22
   35b2c:	strdeq	r5, [r3], -r0
   35b30:	strdeq	r5, [r3], -r0
   35b34:	strdeq	r5, [r3], -r0
   35b38:	andeq	r5, r3, r0, ror #22
   35b3c:	strdeq	r5, [r3], -r0
   35b40:	andeq	r5, r3, r0, ror #22
   35b44:	strdeq	r5, [r3], -r0
   35b48:	strdeq	r5, [r3], -r0
   35b4c:	strdeq	r5, [r3], -r0
   35b50:	strdeq	r5, [r3], -r0
   35b54:	strdeq	r5, [r3], -r0
   35b58:	strdeq	r5, [r3], -r0
   35b5c:	andeq	r5, r3, r0, ror #22
   35b60:	mov	r1, #48	; 0x30
   35b64:	ldr	r0, [fp, #4]
   35b68:	bl	114f4 <strchr@plt>
   35b6c:	mov	r3, r0
   35b70:	cmp	r3, #0
   35b74:	beq	35be4 <ftello64@plt+0x2457c>
   35b78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35b7c:	ldr	r3, [r3]
   35b80:	add	r3, r3, #1
   35b84:	ldrb	r3, [r3]
   35b88:	cmp	r3, #68	; 0x44
   35b8c:	beq	35bcc <ftello64@plt+0x24564>
   35b90:	cmp	r3, #105	; 0x69
   35b94:	beq	35ba4 <ftello64@plt+0x2453c>
   35b98:	cmp	r3, #66	; 0x42
   35b9c:	beq	35bcc <ftello64@plt+0x24564>
   35ba0:	b	35bf0 <ftello64@plt+0x24588>
   35ba4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35ba8:	ldr	r3, [r3]
   35bac:	add	r3, r3, #2
   35bb0:	ldrb	r3, [r3]
   35bb4:	cmp	r3, #66	; 0x42
   35bb8:	bne	35bec <ftello64@plt+0x24584>
   35bbc:	ldr	r3, [fp, #-16]
   35bc0:	add	r3, r3, #2
   35bc4:	str	r3, [fp, #-16]
   35bc8:	b	35bec <ftello64@plt+0x24584>
   35bcc:	mov	r3, #1000	; 0x3e8
   35bd0:	str	r3, [fp, #-12]
   35bd4:	ldr	r3, [fp, #-16]
   35bd8:	add	r3, r3, #1
   35bdc:	str	r3, [fp, #-16]
   35be0:	b	35bf0 <ftello64@plt+0x24588>
   35be4:	nop	{0}
   35be8:	b	35bf0 <ftello64@plt+0x24588>
   35bec:	nop	{0}
   35bf0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35bf4:	ldr	r3, [r3]
   35bf8:	ldrb	r3, [r3]
   35bfc:	sub	r3, r3, #66	; 0x42
   35c00:	cmp	r3, #53	; 0x35
   35c04:	ldrls	pc, [pc, r3, lsl #2]
   35c08:	b	35e18 <ftello64@plt+0x247b0>
   35c0c:	strdeq	r5, [r3], -ip
   35c10:	andeq	r5, r3, r8, lsl lr
   35c14:	andeq	r5, r3, r8, lsl lr
   35c18:	andeq	r5, r3, r0, lsr #26
   35c1c:	andeq	r5, r3, r8, lsl lr
   35c20:	andeq	r5, r3, ip, lsr sp
   35c24:	andeq	r5, r3, r8, lsl lr
   35c28:	andeq	r5, r3, r8, lsl lr
   35c2c:	andeq	r5, r3, r8, lsl lr
   35c30:	andeq	r5, r3, r8, asr sp
   35c34:	andeq	r5, r3, r8, lsl lr
   35c38:	andeq	r5, r3, r4, ror sp
   35c3c:	andeq	r5, r3, r8, lsl lr
   35c40:	andeq	r5, r3, r8, lsl lr
   35c44:	muleq	r3, r0, sp
   35c48:	andeq	r5, r3, r8, lsl lr
   35c4c:	andeq	r5, r3, r8, lsl lr
   35c50:	andeq	r5, r3, r8, lsl lr
   35c54:	andeq	r5, r3, ip, lsr #27
   35c58:	andeq	r5, r3, r8, lsl lr
   35c5c:	andeq	r5, r3, r8, lsl lr
   35c60:	andeq	r5, r3, r8, lsl lr
   35c64:	andeq	r5, r3, r8, lsl lr
   35c68:	andeq	r5, r3, r0, ror #27
   35c6c:	strdeq	r5, [r3], -ip
   35c70:	andeq	r5, r3, r8, lsl lr
   35c74:	andeq	r5, r3, r8, lsl lr
   35c78:	andeq	r5, r3, r8, lsl lr
   35c7c:	andeq	r5, r3, r8, lsl lr
   35c80:	andeq	r5, r3, r8, lsl lr
   35c84:	andeq	r5, r3, r8, lsl lr
   35c88:	andeq	r5, r3, r8, lsl lr
   35c8c:	andeq	r5, r3, r4, ror #25
   35c90:	andeq	r5, r3, r4, lsl sp
   35c94:	andeq	r5, r3, r8, lsl lr
   35c98:	andeq	r5, r3, r8, lsl lr
   35c9c:	andeq	r5, r3, r8, lsl lr
   35ca0:	andeq	r5, r3, ip, lsr sp
   35ca4:	andeq	r5, r3, r8, lsl lr
   35ca8:	andeq	r5, r3, r8, lsl lr
   35cac:	andeq	r5, r3, r8, lsl lr
   35cb0:	andeq	r5, r3, r8, asr sp
   35cb4:	andeq	r5, r3, r8, lsl lr
   35cb8:	andeq	r5, r3, r4, ror sp
   35cbc:	andeq	r5, r3, r8, lsl lr
   35cc0:	andeq	r5, r3, r8, lsl lr
   35cc4:	andeq	r5, r3, r8, lsl lr
   35cc8:	andeq	r5, r3, r8, lsl lr
   35ccc:	andeq	r5, r3, r8, lsl lr
   35cd0:	andeq	r5, r3, r8, lsl lr
   35cd4:	andeq	r5, r3, ip, lsr #27
   35cd8:	andeq	r5, r3, r8, lsl lr
   35cdc:	andeq	r5, r3, r8, lsl lr
   35ce0:	andeq	r5, r3, r8, asr #27
   35ce4:	sub	r3, fp, #36	; 0x24
   35ce8:	mov	r1, #512	; 0x200
   35cec:	mov	r0, r3
   35cf0:	bl	3562c <ftello64@plt+0x23fc4>
   35cf4:	str	r0, [fp, #-20]	; 0xffffffec
   35cf8:	b	35e30 <ftello64@plt+0x247c8>
   35cfc:	sub	r3, fp, #36	; 0x24
   35d00:	mov	r1, #1024	; 0x400
   35d04:	mov	r0, r3
   35d08:	bl	3562c <ftello64@plt+0x23fc4>
   35d0c:	str	r0, [fp, #-20]	; 0xffffffec
   35d10:	b	35e30 <ftello64@plt+0x247c8>
   35d14:	mov	r3, #0
   35d18:	str	r3, [fp, #-20]	; 0xffffffec
   35d1c:	b	35e30 <ftello64@plt+0x247c8>
   35d20:	sub	r3, fp, #36	; 0x24
   35d24:	mov	r2, #6
   35d28:	ldr	r1, [fp, #-12]
   35d2c:	mov	r0, r3
   35d30:	bl	35844 <ftello64@plt+0x241dc>
   35d34:	str	r0, [fp, #-20]	; 0xffffffec
   35d38:	b	35e30 <ftello64@plt+0x247c8>
   35d3c:	sub	r3, fp, #36	; 0x24
   35d40:	mov	r2, #3
   35d44:	ldr	r1, [fp, #-12]
   35d48:	mov	r0, r3
   35d4c:	bl	35844 <ftello64@plt+0x241dc>
   35d50:	str	r0, [fp, #-20]	; 0xffffffec
   35d54:	b	35e30 <ftello64@plt+0x247c8>
   35d58:	sub	r3, fp, #36	; 0x24
   35d5c:	mov	r2, #1
   35d60:	ldr	r1, [fp, #-12]
   35d64:	mov	r0, r3
   35d68:	bl	35844 <ftello64@plt+0x241dc>
   35d6c:	str	r0, [fp, #-20]	; 0xffffffec
   35d70:	b	35e30 <ftello64@plt+0x247c8>
   35d74:	sub	r3, fp, #36	; 0x24
   35d78:	mov	r2, #2
   35d7c:	ldr	r1, [fp, #-12]
   35d80:	mov	r0, r3
   35d84:	bl	35844 <ftello64@plt+0x241dc>
   35d88:	str	r0, [fp, #-20]	; 0xffffffec
   35d8c:	b	35e30 <ftello64@plt+0x247c8>
   35d90:	sub	r3, fp, #36	; 0x24
   35d94:	mov	r2, #5
   35d98:	ldr	r1, [fp, #-12]
   35d9c:	mov	r0, r3
   35da0:	bl	35844 <ftello64@plt+0x241dc>
   35da4:	str	r0, [fp, #-20]	; 0xffffffec
   35da8:	b	35e30 <ftello64@plt+0x247c8>
   35dac:	sub	r3, fp, #36	; 0x24
   35db0:	mov	r2, #4
   35db4:	ldr	r1, [fp, #-12]
   35db8:	mov	r0, r3
   35dbc:	bl	35844 <ftello64@plt+0x241dc>
   35dc0:	str	r0, [fp, #-20]	; 0xffffffec
   35dc4:	b	35e30 <ftello64@plt+0x247c8>
   35dc8:	sub	r3, fp, #36	; 0x24
   35dcc:	mov	r1, #2
   35dd0:	mov	r0, r3
   35dd4:	bl	3562c <ftello64@plt+0x23fc4>
   35dd8:	str	r0, [fp, #-20]	; 0xffffffec
   35ddc:	b	35e30 <ftello64@plt+0x247c8>
   35de0:	sub	r3, fp, #36	; 0x24
   35de4:	mov	r2, #8
   35de8:	ldr	r1, [fp, #-12]
   35dec:	mov	r0, r3
   35df0:	bl	35844 <ftello64@plt+0x241dc>
   35df4:	str	r0, [fp, #-20]	; 0xffffffec
   35df8:	b	35e30 <ftello64@plt+0x247c8>
   35dfc:	sub	r3, fp, #36	; 0x24
   35e00:	mov	r2, #7
   35e04:	ldr	r1, [fp, #-12]
   35e08:	mov	r0, r3
   35e0c:	bl	35844 <ftello64@plt+0x241dc>
   35e10:	str	r0, [fp, #-20]	; 0xffffffec
   35e14:	b	35e30 <ftello64@plt+0x247c8>
   35e18:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   35e1c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   35e20:	strd	r2, [r1]
   35e24:	ldr	r3, [fp, #-8]
   35e28:	orr	r3, r3, #2
   35e2c:	b	35e88 <ftello64@plt+0x24820>
   35e30:	ldr	r2, [fp, #-8]
   35e34:	ldr	r3, [fp, #-20]	; 0xffffffec
   35e38:	orr	r3, r2, r3
   35e3c:	str	r3, [fp, #-8]
   35e40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35e44:	ldr	r2, [r3]
   35e48:	ldr	r3, [fp, #-16]
   35e4c:	add	r2, r2, r3
   35e50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35e54:	str	r2, [r3]
   35e58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35e5c:	ldr	r3, [r3]
   35e60:	ldrb	r3, [r3]
   35e64:	cmp	r3, #0
   35e68:	beq	35e78 <ftello64@plt+0x24810>
   35e6c:	ldr	r3, [fp, #-8]
   35e70:	orr	r3, r3, #2
   35e74:	str	r3, [fp, #-8]
   35e78:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   35e7c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   35e80:	strd	r2, [r1]
   35e84:	ldr	r3, [fp, #-8]
   35e88:	mov	r0, r3
   35e8c:	sub	sp, fp, #4
   35e90:	ldr	fp, [sp]
   35e94:	add	sp, sp, #4
   35e98:	pop	{pc}		; (ldr pc, [sp], #4)
   35e9c:	str	fp, [sp, #-8]!
   35ea0:	str	lr, [sp, #4]
   35ea4:	add	fp, sp, #4
   35ea8:	sub	sp, sp, #16
   35eac:	str	r0, [fp, #-16]
   35eb0:	str	r1, [fp, #-20]	; 0xffffffec
   35eb4:	ldr	r3, [fp, #-16]
   35eb8:	cmp	r3, #0
   35ebc:	beq	35ecc <ftello64@plt+0x24864>
   35ec0:	ldr	r3, [fp, #-20]	; 0xffffffec
   35ec4:	cmp	r3, #0
   35ec8:	bne	35edc <ftello64@plt+0x24874>
   35ecc:	mov	r3, #1
   35ed0:	str	r3, [fp, #-20]	; 0xffffffec
   35ed4:	ldr	r3, [fp, #-20]	; 0xffffffec
   35ed8:	str	r3, [fp, #-16]
   35edc:	mov	ip, #0
   35ee0:	ldr	r2, [fp, #-16]
   35ee4:	ldr	r3, [fp, #-20]	; 0xffffffec
   35ee8:	umull	r0, r1, r2, r3
   35eec:	mov	r2, #0
   35ef0:	mov	r3, #0
   35ef4:	mov	r2, r1
   35ef8:	mov	r3, #0
   35efc:	cmp	r2, #0
   35f00:	beq	35f08 <ftello64@plt+0x248a0>
   35f04:	mov	ip, #1
   35f08:	cmp	r0, #0
   35f0c:	bge	35f14 <ftello64@plt+0x248ac>
   35f10:	mov	ip, #1
   35f14:	mov	r3, ip
   35f18:	and	r3, r3, #1
   35f1c:	uxtb	r3, r3
   35f20:	cmp	r3, #0
   35f24:	beq	35f40 <ftello64@plt+0x248d8>
   35f28:	bl	1150c <__errno_location@plt>
   35f2c:	mov	r2, r0
   35f30:	mov	r3, #12
   35f34:	str	r3, [r2]
   35f38:	mov	r3, #0
   35f3c:	b	35f58 <ftello64@plt+0x248f0>
   35f40:	ldr	r1, [fp, #-20]	; 0xffffffec
   35f44:	ldr	r0, [fp, #-16]
   35f48:	bl	1126c <calloc@plt>
   35f4c:	mov	r3, r0
   35f50:	str	r3, [fp, #-8]
   35f54:	ldr	r3, [fp, #-8]
   35f58:	mov	r0, r3
   35f5c:	sub	sp, fp, #4
   35f60:	ldr	fp, [sp]
   35f64:	add	sp, sp, #4
   35f68:	pop	{pc}		; (ldr pc, [sp], #4)
   35f6c:	str	fp, [sp, #-8]!
   35f70:	str	lr, [sp, #4]
   35f74:	add	fp, sp, #4
   35f78:	sub	sp, sp, #16
   35f7c:	str	r0, [fp, #-16]
   35f80:	ldr	r3, [fp, #-16]
   35f84:	cmp	r3, #0
   35f88:	bne	35f94 <ftello64@plt+0x2492c>
   35f8c:	mov	r3, #1
   35f90:	str	r3, [fp, #-16]
   35f94:	mov	r2, #0
   35f98:	ldr	r3, [fp, #-16]
   35f9c:	cmp	r3, #0
   35fa0:	bge	35fa8 <ftello64@plt+0x24940>
   35fa4:	mov	r2, #1
   35fa8:	mov	r3, r2
   35fac:	and	r3, r3, #1
   35fb0:	uxtb	r3, r3
   35fb4:	cmp	r3, #0
   35fb8:	beq	35fd4 <ftello64@plt+0x2496c>
   35fbc:	bl	1150c <__errno_location@plt>
   35fc0:	mov	r2, r0
   35fc4:	mov	r3, #12
   35fc8:	str	r3, [r2]
   35fcc:	mov	r3, #0
   35fd0:	b	35fe8 <ftello64@plt+0x24980>
   35fd4:	ldr	r0, [fp, #-16]
   35fd8:	bl	11464 <malloc@plt>
   35fdc:	mov	r3, r0
   35fe0:	str	r3, [fp, #-8]
   35fe4:	ldr	r3, [fp, #-8]
   35fe8:	mov	r0, r3
   35fec:	sub	sp, fp, #4
   35ff0:	ldr	fp, [sp]
   35ff4:	add	sp, sp, #4
   35ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   35ffc:	str	fp, [sp, #-8]!
   36000:	str	lr, [sp, #4]
   36004:	add	fp, sp, #4
   36008:	sub	sp, sp, #16
   3600c:	str	r0, [fp, #-16]
   36010:	str	r1, [fp, #-20]	; 0xffffffec
   36014:	ldr	r3, [fp, #-16]
   36018:	cmp	r3, #0
   3601c:	bne	36030 <ftello64@plt+0x249c8>
   36020:	ldr	r0, [fp, #-20]	; 0xffffffec
   36024:	bl	35f6c <ftello64@plt+0x24904>
   36028:	mov	r3, r0
   3602c:	b	360a0 <ftello64@plt+0x24a38>
   36030:	ldr	r3, [fp, #-20]	; 0xffffffec
   36034:	cmp	r3, #0
   36038:	bne	3604c <ftello64@plt+0x249e4>
   3603c:	ldr	r0, [fp, #-16]
   36040:	bl	16d88 <ftello64@plt+0x5720>
   36044:	mov	r3, #0
   36048:	b	360a0 <ftello64@plt+0x24a38>
   3604c:	mov	r2, #0
   36050:	ldr	r3, [fp, #-20]	; 0xffffffec
   36054:	cmp	r3, #0
   36058:	bge	36060 <ftello64@plt+0x249f8>
   3605c:	mov	r2, #1
   36060:	mov	r3, r2
   36064:	and	r3, r3, #1
   36068:	uxtb	r3, r3
   3606c:	cmp	r3, #0
   36070:	beq	3608c <ftello64@plt+0x24a24>
   36074:	bl	1150c <__errno_location@plt>
   36078:	mov	r2, r0
   3607c:	mov	r3, #12
   36080:	str	r3, [r2]
   36084:	mov	r3, #0
   36088:	b	360a0 <ftello64@plt+0x24a38>
   3608c:	ldr	r1, [fp, #-20]	; 0xffffffec
   36090:	ldr	r0, [fp, #-16]
   36094:	bl	113bc <realloc@plt>
   36098:	str	r0, [fp, #-8]
   3609c:	ldr	r3, [fp, #-8]
   360a0:	mov	r0, r3
   360a4:	sub	sp, fp, #4
   360a8:	ldr	fp, [sp]
   360ac:	add	sp, sp, #4
   360b0:	pop	{pc}		; (ldr pc, [sp], #4)
   360b4:	strd	r4, [sp, #-16]!
   360b8:	str	fp, [sp, #8]
   360bc:	str	lr, [sp, #12]
   360c0:	add	fp, sp, #12
   360c4:	sub	sp, sp, #16
   360c8:	str	r0, [fp, #-24]	; 0xffffffe8
   360cc:	str	r1, [fp, #-28]	; 0xffffffe4
   360d0:	ldr	r5, [fp, #-24]	; 0xffffffe8
   360d4:	ldr	r4, [fp, #-28]	; 0xffffffe4
   360d8:	cmp	r5, r4
   360dc:	bne	360e8 <ftello64@plt+0x24a80>
   360e0:	mov	r3, #0
   360e4:	b	36148 <ftello64@plt+0x24ae0>
   360e8:	ldrb	r3, [r5]
   360ec:	mov	r0, r3
   360f0:	bl	3938c <ftello64@plt+0x27d24>
   360f4:	mov	r3, r0
   360f8:	strb	r3, [fp, #-13]
   360fc:	ldrb	r3, [r4]
   36100:	mov	r0, r3
   36104:	bl	3938c <ftello64@plt+0x27d24>
   36108:	mov	r3, r0
   3610c:	strb	r3, [fp, #-14]
   36110:	ldrb	r3, [fp, #-13]
   36114:	cmp	r3, #0
   36118:	beq	36138 <ftello64@plt+0x24ad0>
   3611c:	add	r5, r5, #1
   36120:	add	r4, r4, #1
   36124:	ldrb	r2, [fp, #-13]
   36128:	ldrb	r3, [fp, #-14]
   3612c:	cmp	r2, r3
   36130:	beq	360e8 <ftello64@plt+0x24a80>
   36134:	b	3613c <ftello64@plt+0x24ad4>
   36138:	nop	{0}
   3613c:	ldrb	r2, [fp, #-13]
   36140:	ldrb	r3, [fp, #-14]
   36144:	sub	r3, r2, r3
   36148:	mov	r0, r3
   3614c:	sub	sp, fp, #12
   36150:	ldrd	r4, [sp]
   36154:	ldr	fp, [sp, #8]
   36158:	add	sp, sp, #12
   3615c:	pop	{pc}		; (ldr pc, [sp], #4)
   36160:	str	fp, [sp, #-8]!
   36164:	str	lr, [sp, #4]
   36168:	add	fp, sp, #4
   3616c:	sub	sp, sp, #16
   36170:	str	r0, [fp, #-16]
   36174:	ldr	r0, [fp, #-16]
   36178:	bl	11428 <__fpending@plt>
   3617c:	mov	r3, r0
   36180:	cmp	r3, #0
   36184:	movne	r3, #1
   36188:	moveq	r3, #0
   3618c:	strb	r3, [fp, #-5]
   36190:	ldr	r0, [fp, #-16]
   36194:	bl	11434 <ferror_unlocked@plt>
   36198:	mov	r3, r0
   3619c:	cmp	r3, #0
   361a0:	movne	r3, #1
   361a4:	moveq	r3, #0
   361a8:	strb	r3, [fp, #-6]
   361ac:	ldr	r0, [fp, #-16]
   361b0:	bl	36748 <ftello64@plt+0x250e0>
   361b4:	mov	r3, r0
   361b8:	cmp	r3, #0
   361bc:	movne	r3, #1
   361c0:	moveq	r3, #0
   361c4:	strb	r3, [fp, #-7]
   361c8:	ldrb	r3, [fp, #-6]
   361cc:	cmp	r3, #0
   361d0:	bne	36200 <ftello64@plt+0x24b98>
   361d4:	ldrb	r3, [fp, #-7]
   361d8:	cmp	r3, #0
   361dc:	beq	3622c <ftello64@plt+0x24bc4>
   361e0:	ldrb	r3, [fp, #-5]
   361e4:	cmp	r3, #0
   361e8:	bne	36200 <ftello64@plt+0x24b98>
   361ec:	bl	1150c <__errno_location@plt>
   361f0:	mov	r3, r0
   361f4:	ldr	r3, [r3]
   361f8:	cmp	r3, #9
   361fc:	beq	3622c <ftello64@plt+0x24bc4>
   36200:	ldrb	r3, [fp, #-7]
   36204:	eor	r3, r3, #1
   36208:	uxtb	r3, r3
   3620c:	cmp	r3, #0
   36210:	beq	36224 <ftello64@plt+0x24bbc>
   36214:	bl	1150c <__errno_location@plt>
   36218:	mov	r2, r0
   3621c:	mov	r3, #0
   36220:	str	r3, [r2]
   36224:	mvn	r3, #0
   36228:	b	36230 <ftello64@plt+0x24bc8>
   3622c:	mov	r3, #0
   36230:	mov	r0, r3
   36234:	sub	sp, fp, #4
   36238:	ldr	fp, [sp]
   3623c:	add	sp, sp, #4
   36240:	pop	{pc}		; (ldr pc, [sp], #4)
   36244:	str	fp, [sp, #-8]!
   36248:	str	lr, [sp, #4]
   3624c:	add	fp, sp, #4
   36250:	sub	sp, sp, #32
   36254:	str	r0, [fp, #-24]	; 0xffffffe8
   36258:	str	r1, [fp, #-28]	; 0xffffffe4
   3625c:	str	r2, [fp, #-32]	; 0xffffffe0
   36260:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36264:	ldr	r3, [r3, #4]
   36268:	cmp	r3, #0
   3626c:	bne	362ac <ftello64@plt+0x24c44>
   36270:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36274:	cmp	r3, #3
   36278:	bhi	36288 <ftello64@plt+0x24c20>
   3627c:	mov	r3, #16
   36280:	str	r3, [fp, #-8]
   36284:	b	362f8 <ftello64@plt+0x24c90>
   36288:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3628c:	cmp	r3, #7
   36290:	bhi	362a0 <ftello64@plt+0x24c38>
   36294:	mov	r3, #8
   36298:	str	r3, [fp, #-8]
   3629c:	b	362f8 <ftello64@plt+0x24c90>
   362a0:	mov	r3, #4
   362a4:	str	r3, [fp, #-8]
   362a8:	b	362f8 <ftello64@plt+0x24c90>
   362ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   362b0:	ldr	r2, [r3, #4]
   362b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   362b8:	ldr	r3, [r3, #4]
   362bc:	lsr	r3, r3, #1
   362c0:	add	r3, r2, r3
   362c4:	add	r3, r3, #1
   362c8:	str	r3, [fp, #-8]
   362cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   362d0:	ldr	r3, [r3, #4]
   362d4:	ldr	r2, [fp, #-8]
   362d8:	cmp	r2, r3
   362dc:	bhi	362f8 <ftello64@plt+0x24c90>
   362e0:	bl	1150c <__errno_location@plt>
   362e4:	mov	r2, r0
   362e8:	mov	r3, #12
   362ec:	str	r3, [r2]
   362f0:	mov	r3, #0
   362f4:	b	36400 <ftello64@plt+0x24d98>
   362f8:	mov	ip, #0
   362fc:	ldr	r2, [fp, #-8]
   36300:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36304:	umull	r0, r1, r2, r3
   36308:	mov	r2, #0
   3630c:	mov	r3, #0
   36310:	mov	r2, r1
   36314:	mov	r3, #0
   36318:	cmp	r2, #0
   3631c:	beq	36324 <ftello64@plt+0x24cbc>
   36320:	mov	ip, #1
   36324:	mov	r3, r0
   36328:	str	r3, [fp, #-16]
   3632c:	mov	r3, ip
   36330:	and	r3, r3, #1
   36334:	uxtb	r3, r3
   36338:	cmp	r3, #0
   3633c:	beq	36348 <ftello64@plt+0x24ce0>
   36340:	mov	r3, #0
   36344:	b	36400 <ftello64@plt+0x24d98>
   36348:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3634c:	ldr	r3, [r3, #8]
   36350:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36354:	cmp	r2, r3
   36358:	bne	363b4 <ftello64@plt+0x24d4c>
   3635c:	ldr	r3, [fp, #-16]
   36360:	mov	r0, r3
   36364:	bl	35f6c <ftello64@plt+0x24904>
   36368:	mov	r3, r0
   3636c:	str	r3, [fp, #-12]
   36370:	ldr	r3, [fp, #-12]
   36374:	cmp	r3, #0
   36378:	beq	363d0 <ftello64@plt+0x24d68>
   3637c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36380:	ldr	r3, [r3, #8]
   36384:	cmp	r3, #0
   36388:	beq	363d0 <ftello64@plt+0x24d68>
   3638c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36390:	ldr	r1, [r3, #8]
   36394:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36398:	ldr	r3, [r3]
   3639c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   363a0:	mul	r3, r2, r3
   363a4:	mov	r2, r3
   363a8:	ldr	r0, [fp, #-12]
   363ac:	bl	11338 <memcpy@plt>
   363b0:	b	363d0 <ftello64@plt+0x24d68>
   363b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   363b8:	ldr	r3, [r3, #8]
   363bc:	ldr	r2, [fp, #-16]
   363c0:	mov	r1, r2
   363c4:	mov	r0, r3
   363c8:	bl	35ffc <ftello64@plt+0x24994>
   363cc:	str	r0, [fp, #-12]
   363d0:	ldr	r3, [fp, #-12]
   363d4:	cmp	r3, #0
   363d8:	bne	363e4 <ftello64@plt+0x24d7c>
   363dc:	mov	r3, #0
   363e0:	b	36400 <ftello64@plt+0x24d98>
   363e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   363e8:	ldr	r2, [fp, #-12]
   363ec:	str	r2, [r3, #8]
   363f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   363f4:	ldr	r2, [fp, #-8]
   363f8:	str	r2, [r3, #4]
   363fc:	mov	r3, #1
   36400:	mov	r0, r3
   36404:	sub	sp, fp, #4
   36408:	ldr	fp, [sp]
   3640c:	add	sp, sp, #4
   36410:	pop	{pc}		; (ldr pc, [sp], #4)
   36414:	push	{fp}		; (str fp, [sp, #-4]!)
   36418:	add	fp, sp, #0
   3641c:	mvn	r3, #0
   36420:	mov	r0, r3
   36424:	add	sp, fp, #0
   36428:	pop	{fp}		; (ldr fp, [sp], #4)
   3642c:	bx	lr
   36430:	str	r4, [sp, #-12]!
   36434:	str	fp, [sp, #4]
   36438:	str	lr, [sp, #8]
   3643c:	add	fp, sp, #8
   36440:	sub	sp, sp, #12
   36444:	str	r0, [fp, #-16]
   36448:	ldr	r3, [fp, #-16]
   3644c:	ldr	r4, [r3, #4]
   36450:	bl	36414 <ftello64@plt+0x24dac>
   36454:	mov	r3, r0
   36458:	cmp	r4, r3
   3645c:	moveq	r3, #1
   36460:	movne	r3, #0
   36464:	uxtb	r3, r3
   36468:	mov	r0, r3
   3646c:	sub	sp, fp, #8
   36470:	ldr	r4, [sp]
   36474:	ldr	fp, [sp, #4]
   36478:	add	sp, sp, #8
   3647c:	pop	{pc}		; (ldr pc, [sp], #4)
   36480:	str	fp, [sp, #-8]!
   36484:	str	lr, [sp, #4]
   36488:	add	fp, sp, #4
   3648c:	sub	sp, sp, #32
   36490:	str	r0, [fp, #-24]	; 0xffffffe8
   36494:	str	r1, [fp, #-28]	; 0xffffffe4
   36498:	str	r2, [fp, #-32]	; 0xffffffe0
   3649c:	str	r3, [fp, #-36]	; 0xffffffdc
   364a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   364a4:	bl	36430 <ftello64@plt+0x24dc8>
   364a8:	mov	r3, r0
   364ac:	cmp	r3, #0
   364b0:	beq	364bc <ftello64@plt+0x24e54>
   364b4:	mov	r3, #0
   364b8:	b	365b4 <ftello64@plt+0x24f4c>
   364bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   364c0:	ldr	r3, [r3]
   364c4:	str	r3, [fp, #-8]
   364c8:	ldr	r3, [fp, #-8]
   364cc:	cmp	r3, #0
   364d0:	bne	36518 <ftello64@plt+0x24eb0>
   364d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   364d8:	ldr	r3, [r3, #8]
   364dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   364e0:	cmp	r2, r3
   364e4:	beq	364f8 <ftello64@plt+0x24e90>
   364e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   364ec:	ldr	r3, [r3, #8]
   364f0:	mov	r0, r3
   364f4:	bl	16d88 <ftello64@plt+0x5720>
   364f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   364fc:	mov	r2, #0
   36500:	str	r2, [r3]
   36504:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36508:	mov	r2, #0
   3650c:	str	r2, [r3, #4]
   36510:	mov	r3, #1
   36514:	b	365b4 <ftello64@plt+0x24f4c>
   36518:	ldr	r3, [fp, #-8]
   3651c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   36520:	mul	r3, r2, r3
   36524:	str	r3, [fp, #-12]
   36528:	ldr	r0, [fp, #-12]
   3652c:	bl	35f6c <ftello64@plt+0x24904>
   36530:	mov	r3, r0
   36534:	str	r3, [fp, #-16]
   36538:	ldr	r3, [fp, #-16]
   3653c:	cmp	r3, #0
   36540:	beq	365b0 <ftello64@plt+0x24f48>
   36544:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36548:	ldr	r3, [r3, #8]
   3654c:	cmp	r3, #0
   36550:	beq	3656c <ftello64@plt+0x24f04>
   36554:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36558:	ldr	r3, [r3, #8]
   3655c:	ldr	r2, [fp, #-12]
   36560:	mov	r1, r3
   36564:	ldr	r0, [fp, #-16]
   36568:	bl	11338 <memcpy@plt>
   3656c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36570:	ldr	r3, [r3, #8]
   36574:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36578:	cmp	r2, r3
   3657c:	beq	36590 <ftello64@plt+0x24f28>
   36580:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36584:	ldr	r3, [r3, #8]
   36588:	mov	r0, r3
   3658c:	bl	16d88 <ftello64@plt+0x5720>
   36590:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36594:	ldr	r2, [fp, #-16]
   36598:	str	r2, [r3]
   3659c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   365a0:	ldr	r2, [fp, #-8]
   365a4:	str	r2, [r3, #4]
   365a8:	mov	r3, #1
   365ac:	b	365b4 <ftello64@plt+0x24f4c>
   365b0:	mov	r3, #0
   365b4:	mov	r0, r3
   365b8:	sub	sp, fp, #4
   365bc:	ldr	fp, [sp]
   365c0:	add	sp, sp, #4
   365c4:	pop	{pc}		; (ldr pc, [sp], #4)
   365c8:	str	fp, [sp, #-8]!
   365cc:	str	lr, [sp, #4]
   365d0:	add	fp, sp, #4
   365d4:	sub	sp, sp, #24
   365d8:	str	r0, [fp, #-16]
   365dc:	str	r1, [fp, #-20]	; 0xffffffec
   365e0:	str	r2, [fp, #-24]	; 0xffffffe8
   365e4:	str	r3, [fp, #-28]	; 0xffffffe4
   365e8:	ldr	r3, [fp, #-16]
   365ec:	ldr	r3, [r3, #4]
   365f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   365f4:	cmp	r2, r3
   365f8:	bhi	36610 <ftello64@plt+0x24fa8>
   365fc:	ldr	r3, [fp, #-16]
   36600:	ldr	r2, [fp, #-20]	; 0xffffffec
   36604:	str	r2, [r3]
   36608:	mov	r3, #1
   3660c:	b	36734 <ftello64@plt+0x250cc>
   36610:	mov	ip, #0
   36614:	ldr	r2, [fp, #-20]	; 0xffffffec
   36618:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3661c:	umull	r0, r1, r2, r3
   36620:	mov	r2, #0
   36624:	mov	r3, #0
   36628:	mov	r2, r1
   3662c:	mov	r3, #0
   36630:	cmp	r2, #0
   36634:	beq	3663c <ftello64@plt+0x24fd4>
   36638:	mov	ip, #1
   3663c:	mov	r3, r0
   36640:	str	r3, [fp, #-12]
   36644:	mov	r3, ip
   36648:	and	r3, r3, #1
   3664c:	uxtb	r3, r3
   36650:	cmp	r3, #0
   36654:	beq	36670 <ftello64@plt+0x25008>
   36658:	bl	1150c <__errno_location@plt>
   3665c:	mov	r2, r0
   36660:	mov	r3, #12
   36664:	str	r3, [r2]
   36668:	mov	r3, #0
   3666c:	b	36734 <ftello64@plt+0x250cc>
   36670:	ldr	r3, [fp, #-16]
   36674:	ldr	r3, [r3, #8]
   36678:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3667c:	cmp	r2, r3
   36680:	bne	366dc <ftello64@plt+0x25074>
   36684:	ldr	r3, [fp, #-12]
   36688:	mov	r0, r3
   3668c:	bl	35f6c <ftello64@plt+0x24904>
   36690:	mov	r3, r0
   36694:	str	r3, [fp, #-8]
   36698:	ldr	r3, [fp, #-8]
   3669c:	cmp	r3, #0
   366a0:	beq	366f8 <ftello64@plt+0x25090>
   366a4:	ldr	r3, [fp, #-16]
   366a8:	ldr	r3, [r3, #8]
   366ac:	cmp	r3, #0
   366b0:	beq	366f8 <ftello64@plt+0x25090>
   366b4:	ldr	r3, [fp, #-16]
   366b8:	ldr	r1, [r3, #8]
   366bc:	ldr	r3, [fp, #-16]
   366c0:	ldr	r3, [r3]
   366c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   366c8:	mul	r3, r2, r3
   366cc:	mov	r2, r3
   366d0:	ldr	r0, [fp, #-8]
   366d4:	bl	11338 <memcpy@plt>
   366d8:	b	366f8 <ftello64@plt+0x25090>
   366dc:	ldr	r3, [fp, #-16]
   366e0:	ldr	r3, [r3, #8]
   366e4:	ldr	r2, [fp, #-12]
   366e8:	mov	r1, r2
   366ec:	mov	r0, r3
   366f0:	bl	35ffc <ftello64@plt+0x24994>
   366f4:	str	r0, [fp, #-8]
   366f8:	ldr	r3, [fp, #-8]
   366fc:	cmp	r3, #0
   36700:	bne	3670c <ftello64@plt+0x250a4>
   36704:	mov	r3, #0
   36708:	b	36734 <ftello64@plt+0x250cc>
   3670c:	ldr	r3, [fp, #-16]
   36710:	ldr	r2, [fp, #-8]
   36714:	str	r2, [r3, #8]
   36718:	ldr	r3, [fp, #-16]
   3671c:	ldr	r2, [fp, #-20]	; 0xffffffec
   36720:	str	r2, [r3, #4]
   36724:	ldr	r3, [fp, #-16]
   36728:	ldr	r2, [fp, #-20]	; 0xffffffec
   3672c:	str	r2, [r3]
   36730:	mov	r3, #1
   36734:	mov	r0, r3
   36738:	sub	sp, fp, #4
   3673c:	ldr	fp, [sp]
   36740:	add	sp, sp, #4
   36744:	pop	{pc}		; (ldr pc, [sp], #4)
   36748:	str	fp, [sp, #-8]!
   3674c:	str	lr, [sp, #4]
   36750:	add	fp, sp, #4
   36754:	sub	sp, sp, #32
   36758:	str	r0, [fp, #-24]	; 0xffffffe8
   3675c:	mov	r3, #0
   36760:	str	r3, [fp, #-8]
   36764:	mov	r3, #0
   36768:	str	r3, [fp, #-12]
   3676c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36770:	bl	11554 <fileno@plt>
   36774:	str	r0, [fp, #-16]
   36778:	ldr	r3, [fp, #-16]
   3677c:	cmp	r3, #0
   36780:	bge	36794 <ftello64@plt+0x2512c>
   36784:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36788:	bl	11578 <fclose@plt>
   3678c:	mov	r3, r0
   36790:	b	36838 <ftello64@plt+0x251d0>
   36794:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36798:	bl	11488 <__freading@plt>
   3679c:	mov	r3, r0
   367a0:	cmp	r3, #0
   367a4:	beq	367e0 <ftello64@plt+0x25178>
   367a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   367ac:	bl	11554 <fileno@plt>
   367b0:	mov	r1, r0
   367b4:	mov	r3, #1
   367b8:	str	r3, [sp]
   367bc:	mov	r2, #0
   367c0:	mov	r3, #0
   367c4:	mov	r0, r1
   367c8:	bl	11404 <lseek64@plt>
   367cc:	mvn	r2, #0
   367d0:	mvn	r3, #0
   367d4:	cmp	r1, r3
   367d8:	cmpeq	r0, r2
   367dc:	beq	36804 <ftello64@plt+0x2519c>
   367e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   367e4:	bl	368a0 <ftello64@plt+0x25238>
   367e8:	mov	r3, r0
   367ec:	cmp	r3, #0
   367f0:	beq	36804 <ftello64@plt+0x2519c>
   367f4:	bl	1150c <__errno_location@plt>
   367f8:	mov	r3, r0
   367fc:	ldr	r3, [r3]
   36800:	str	r3, [fp, #-8]
   36804:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36808:	bl	11578 <fclose@plt>
   3680c:	str	r0, [fp, #-12]
   36810:	ldr	r3, [fp, #-8]
   36814:	cmp	r3, #0
   36818:	beq	36834 <ftello64@plt+0x251cc>
   3681c:	bl	1150c <__errno_location@plt>
   36820:	mov	r2, r0
   36824:	ldr	r3, [fp, #-8]
   36828:	str	r3, [r2]
   3682c:	mvn	r3, #0
   36830:	str	r3, [fp, #-12]
   36834:	ldr	r3, [fp, #-12]
   36838:	mov	r0, r3
   3683c:	sub	sp, fp, #4
   36840:	ldr	fp, [sp]
   36844:	add	sp, sp, #4
   36848:	pop	{pc}		; (ldr pc, [sp], #4)
   3684c:	str	fp, [sp, #-8]!
   36850:	str	lr, [sp, #4]
   36854:	add	fp, sp, #4
   36858:	sub	sp, sp, #16
   3685c:	str	r0, [fp, #-8]
   36860:	ldr	r3, [fp, #-8]
   36864:	ldr	r3, [r3]
   36868:	and	r3, r3, #256	; 0x100
   3686c:	cmp	r3, #0
   36870:	beq	3688c <ftello64@plt+0x25224>
   36874:	mov	r3, #1
   36878:	str	r3, [sp]
   3687c:	mov	r2, #0
   36880:	mov	r3, #0
   36884:	ldr	r0, [fp, #-8]
   36888:	bl	3690c <ftello64@plt+0x252a4>
   3688c:	nop	{0}
   36890:	sub	sp, fp, #4
   36894:	ldr	fp, [sp]
   36898:	add	sp, sp, #4
   3689c:	pop	{pc}		; (ldr pc, [sp], #4)
   368a0:	str	fp, [sp, #-8]!
   368a4:	str	lr, [sp, #4]
   368a8:	add	fp, sp, #4
   368ac:	sub	sp, sp, #8
   368b0:	str	r0, [fp, #-8]
   368b4:	ldr	r3, [fp, #-8]
   368b8:	cmp	r3, #0
   368bc:	beq	368d4 <ftello64@plt+0x2526c>
   368c0:	ldr	r0, [fp, #-8]
   368c4:	bl	11488 <__freading@plt>
   368c8:	mov	r3, r0
   368cc:	cmp	r3, #0
   368d0:	bne	368e4 <ftello64@plt+0x2527c>
   368d4:	ldr	r0, [fp, #-8]
   368d8:	bl	112e4 <fflush@plt>
   368dc:	mov	r3, r0
   368e0:	b	368f8 <ftello64@plt+0x25290>
   368e4:	ldr	r0, [fp, #-8]
   368e8:	bl	3684c <ftello64@plt+0x251e4>
   368ec:	ldr	r0, [fp, #-8]
   368f0:	bl	112e4 <fflush@plt>
   368f4:	mov	r3, r0
   368f8:	mov	r0, r3
   368fc:	sub	sp, fp, #4
   36900:	ldr	fp, [sp]
   36904:	add	sp, sp, #4
   36908:	pop	{pc}		; (ldr pc, [sp], #4)
   3690c:	str	fp, [sp, #-8]!
   36910:	str	lr, [sp, #4]
   36914:	add	fp, sp, #4
   36918:	sub	sp, sp, #32
   3691c:	str	r0, [fp, #-16]
   36920:	strd	r2, [fp, #-28]	; 0xffffffe4
   36924:	ldr	r3, [fp, #-16]
   36928:	ldr	r2, [r3, #8]
   3692c:	ldr	r3, [fp, #-16]
   36930:	ldr	r3, [r3, #4]
   36934:	cmp	r2, r3
   36938:	bne	369d0 <ftello64@plt+0x25368>
   3693c:	ldr	r3, [fp, #-16]
   36940:	ldr	r2, [r3, #20]
   36944:	ldr	r3, [fp, #-16]
   36948:	ldr	r3, [r3, #16]
   3694c:	cmp	r2, r3
   36950:	bne	369d0 <ftello64@plt+0x25368>
   36954:	ldr	r3, [fp, #-16]
   36958:	ldr	r3, [r3, #36]	; 0x24
   3695c:	cmp	r3, #0
   36960:	bne	369d0 <ftello64@plt+0x25368>
   36964:	ldr	r0, [fp, #-16]
   36968:	bl	11554 <fileno@plt>
   3696c:	mov	r1, r0
   36970:	ldr	r3, [fp, #4]
   36974:	str	r3, [sp]
   36978:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   3697c:	mov	r0, r1
   36980:	bl	11404 <lseek64@plt>
   36984:	strd	r0, [fp, #-12]
   36988:	ldrd	r2, [fp, #-12]
   3698c:	mvn	r0, #0
   36990:	mvn	r1, #0
   36994:	cmp	r3, r1
   36998:	cmpeq	r2, r0
   3699c:	bne	369a8 <ftello64@plt+0x25340>
   369a0:	mvn	r3, #0
   369a4:	b	369e8 <ftello64@plt+0x25380>
   369a8:	ldr	r3, [fp, #-16]
   369ac:	ldr	r3, [r3]
   369b0:	bic	r2, r3, #16
   369b4:	ldr	r3, [fp, #-16]
   369b8:	str	r2, [r3]
   369bc:	ldr	r1, [fp, #-16]
   369c0:	ldrd	r2, [fp, #-12]
   369c4:	strd	r2, [r1, #80]	; 0x50
   369c8:	mov	r3, #0
   369cc:	b	369e8 <ftello64@plt+0x25380>
   369d0:	ldr	r3, [fp, #4]
   369d4:	str	r3, [sp]
   369d8:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   369dc:	ldr	r0, [fp, #-16]
   369e0:	bl	11590 <fseeko64@plt>
   369e4:	mov	r3, r0
   369e8:	mov	r0, r3
   369ec:	sub	sp, fp, #4
   369f0:	ldr	fp, [sp]
   369f4:	add	sp, sp, #4
   369f8:	pop	{pc}		; (ldr pc, [sp], #4)
   369fc:	str	fp, [sp, #-8]!
   36a00:	str	lr, [sp, #4]
   36a04:	add	fp, sp, #4
   36a08:	bl	1150c <__errno_location@plt>
   36a0c:	mov	r2, r0
   36a10:	mov	r3, #12
   36a14:	str	r3, [r2]
   36a18:	mov	r3, #0
   36a1c:	mov	r0, r3
   36a20:	sub	sp, fp, #4
   36a24:	ldr	fp, [sp]
   36a28:	add	sp, sp, #4
   36a2c:	pop	{pc}		; (ldr pc, [sp], #4)
   36a30:	str	fp, [sp, #-8]!
   36a34:	str	lr, [sp, #4]
   36a38:	add	fp, sp, #4
   36a3c:	sub	sp, sp, #8
   36a40:	str	r0, [fp, #-8]
   36a44:	ldr	r3, [fp, #-8]
   36a48:	mov	r0, r3
   36a4c:	bl	35f6c <ftello64@plt+0x24904>
   36a50:	mov	r3, r0
   36a54:	mov	r0, r3
   36a58:	sub	sp, fp, #4
   36a5c:	ldr	fp, [sp]
   36a60:	add	sp, sp, #4
   36a64:	pop	{pc}		; (ldr pc, [sp], #4)
   36a68:	str	fp, [sp, #-8]!
   36a6c:	str	lr, [sp, #4]
   36a70:	add	fp, sp, #4
   36a74:	sub	sp, sp, #8
   36a78:	str	r0, [fp, #-8]
   36a7c:	str	r1, [fp, #-12]
   36a80:	ldr	r3, [fp, #-12]
   36a84:	cmp	r3, #0
   36a88:	moveq	r3, #1
   36a8c:	movne	r3, #0
   36a90:	uxtb	r3, r3
   36a94:	mov	r2, r3
   36a98:	ldr	r3, [fp, #-12]
   36a9c:	orr	r3, r2, r3
   36aa0:	mov	r1, r3
   36aa4:	ldr	r0, [fp, #-8]
   36aa8:	bl	35ffc <ftello64@plt+0x24994>
   36aac:	mov	r3, r0
   36ab0:	mov	r0, r3
   36ab4:	sub	sp, fp, #4
   36ab8:	ldr	fp, [sp]
   36abc:	add	sp, sp, #4
   36ac0:	pop	{pc}		; (ldr pc, [sp], #4)
   36ac4:	str	fp, [sp, #-8]!
   36ac8:	str	lr, [sp, #4]
   36acc:	add	fp, sp, #4
   36ad0:	sub	sp, sp, #8
   36ad4:	str	r0, [fp, #-8]
   36ad8:	str	r1, [fp, #-12]
   36adc:	ldr	r3, [fp, #-8]
   36ae0:	ldr	r2, [fp, #-12]
   36ae4:	mov	r1, r2
   36ae8:	mov	r0, r3
   36aec:	bl	35e9c <ftello64@plt+0x24834>
   36af0:	mov	r3, r0
   36af4:	mov	r0, r3
   36af8:	sub	sp, fp, #4
   36afc:	ldr	fp, [sp]
   36b00:	add	sp, sp, #4
   36b04:	pop	{pc}		; (ldr pc, [sp], #4)
   36b08:	str	fp, [sp, #-8]!
   36b0c:	str	lr, [sp, #4]
   36b10:	add	fp, sp, #4
   36b14:	sub	sp, sp, #16
   36b18:	str	r0, [fp, #-8]
   36b1c:	str	r1, [fp, #-12]
   36b20:	str	r2, [fp, #-16]
   36b24:	ldr	r3, [fp, #-12]
   36b28:	cmp	r3, #0
   36b2c:	beq	36b3c <ftello64@plt+0x254d4>
   36b30:	ldr	r3, [fp, #-16]
   36b34:	cmp	r3, #0
   36b38:	bne	36b4c <ftello64@plt+0x254e4>
   36b3c:	mov	r3, #1
   36b40:	str	r3, [fp, #-16]
   36b44:	ldr	r3, [fp, #-16]
   36b48:	str	r3, [fp, #-12]
   36b4c:	ldr	r3, [fp, #-12]
   36b50:	ldr	r2, [fp, #-16]
   36b54:	mov	r1, r3
   36b58:	ldr	r0, [fp, #-8]
   36b5c:	bl	38570 <ftello64@plt+0x26f08>
   36b60:	mov	r3, r0
   36b64:	mov	r0, r3
   36b68:	sub	sp, fp, #4
   36b6c:	ldr	fp, [sp]
   36b70:	add	sp, sp, #4
   36b74:	pop	{pc}		; (ldr pc, [sp], #4)
   36b78:	str	fp, [sp, #-8]!
   36b7c:	str	lr, [sp, #4]
   36b80:	add	fp, sp, #4
   36b84:	sub	sp, sp, #8
   36b88:	mov	r0, #14
   36b8c:	bl	115c0 <nl_langinfo@plt>
   36b90:	str	r0, [fp, #-8]
   36b94:	ldr	r3, [fp, #-8]
   36b98:	cmp	r3, #0
   36b9c:	bne	36bac <ftello64@plt+0x25544>
   36ba0:	movw	r3, #44792	; 0xaef8
   36ba4:	movt	r3, #3
   36ba8:	str	r3, [fp, #-8]
   36bac:	ldr	r3, [fp, #-8]
   36bb0:	ldrb	r3, [r3]
   36bb4:	cmp	r3, #0
   36bb8:	bne	36bc8 <ftello64@plt+0x25560>
   36bbc:	movw	r3, #44796	; 0xaefc
   36bc0:	movt	r3, #3
   36bc4:	str	r3, [fp, #-8]
   36bc8:	ldr	r3, [fp, #-8]
   36bcc:	mov	r0, r3
   36bd0:	sub	sp, fp, #4
   36bd4:	ldr	fp, [sp]
   36bd8:	add	sp, sp, #4
   36bdc:	pop	{pc}		; (ldr pc, [sp], #4)
   36be0:	str	fp, [sp, #-8]!
   36be4:	str	lr, [sp, #4]
   36be8:	add	fp, sp, #4
   36bec:	sub	sp, sp, #8
   36bf0:	str	r0, [fp, #-8]
   36bf4:	ldr	r3, [fp, #-8]
   36bf8:	ldrb	r3, [r3, #16]
   36bfc:	cmp	r3, #0
   36c00:	bne	36e28 <ftello64@plt+0x257c0>
   36c04:	ldr	r3, [fp, #-8]
   36c08:	ldrb	r3, [r3, #4]
   36c0c:	cmp	r3, #0
   36c10:	bne	36cb4 <ftello64@plt+0x2564c>
   36c14:	ldr	r3, [fp, #-8]
   36c18:	ldr	r3, [r3, #20]
   36c1c:	ldrb	r3, [r3]
   36c20:	mov	r0, r3
   36c24:	bl	39778 <ftello64@plt+0x28110>
   36c28:	mov	r3, r0
   36c2c:	cmp	r3, #0
   36c30:	beq	36c68 <ftello64@plt+0x25600>
   36c34:	ldr	r3, [fp, #-8]
   36c38:	mov	r2, #1
   36c3c:	str	r2, [r3, #24]
   36c40:	ldr	r3, [fp, #-8]
   36c44:	ldr	r3, [r3, #20]
   36c48:	ldrb	r3, [r3]
   36c4c:	mov	r2, r3
   36c50:	ldr	r3, [fp, #-8]
   36c54:	str	r2, [r3, #32]
   36c58:	ldr	r3, [fp, #-8]
   36c5c:	mov	r2, #1
   36c60:	strb	r2, [r3, #28]
   36c64:	b	36e18 <ftello64@plt+0x257b0>
   36c68:	ldr	r3, [fp, #-8]
   36c6c:	add	r3, r3, #8
   36c70:	mov	r0, r3
   36c74:	bl	11368 <mbsinit@plt>
   36c78:	mov	r3, r0
   36c7c:	cmp	r3, #0
   36c80:	bne	36ca4 <ftello64@plt+0x2563c>
   36c84:	movw	r3, #44888	; 0xaf58
   36c88:	movt	r3, #3
   36c8c:	mov	r2, #135	; 0x87
   36c90:	movw	r1, #44804	; 0xaf04
   36c94:	movt	r1, #3
   36c98:	movw	r0, #44820	; 0xaf14
   36c9c:	movt	r0, #3
   36ca0:	bl	11650 <__assert_fail@plt>
   36ca4:	ldr	r3, [fp, #-8]
   36ca8:	mov	r2, #1
   36cac:	strb	r2, [r3, #4]
   36cb0:	b	36cb8 <ftello64@plt+0x25650>
   36cb4:	nop	{0}
   36cb8:	ldr	r3, [fp, #-8]
   36cbc:	add	r0, r3, #32
   36cc0:	ldr	r3, [fp, #-8]
   36cc4:	ldr	r1, [r3, #20]
   36cc8:	ldr	r3, [fp, #-8]
   36ccc:	ldr	r2, [r3]
   36cd0:	ldr	r3, [fp, #-8]
   36cd4:	ldr	r3, [r3, #20]
   36cd8:	sub	r3, r2, r3
   36cdc:	mov	r2, r3
   36ce0:	ldr	r3, [fp, #-8]
   36ce4:	add	r3, r3, #8
   36ce8:	bl	36f50 <ftello64@plt+0x258e8>
   36cec:	mov	r2, r0
   36cf0:	ldr	r3, [fp, #-8]
   36cf4:	str	r2, [r3, #24]
   36cf8:	ldr	r3, [fp, #-8]
   36cfc:	ldr	r3, [r3, #24]
   36d00:	cmn	r3, #1
   36d04:	bne	36d24 <ftello64@plt+0x256bc>
   36d08:	ldr	r3, [fp, #-8]
   36d0c:	mov	r2, #1
   36d10:	str	r2, [r3, #24]
   36d14:	ldr	r3, [fp, #-8]
   36d18:	mov	r2, #0
   36d1c:	strb	r2, [r3, #28]
   36d20:	b	36e18 <ftello64@plt+0x257b0>
   36d24:	ldr	r3, [fp, #-8]
   36d28:	ldr	r3, [r3, #24]
   36d2c:	cmn	r3, #2
   36d30:	bne	36d64 <ftello64@plt+0x256fc>
   36d34:	ldr	r3, [fp, #-8]
   36d38:	ldr	r2, [r3]
   36d3c:	ldr	r3, [fp, #-8]
   36d40:	ldr	r3, [r3, #20]
   36d44:	sub	r3, r2, r3
   36d48:	mov	r2, r3
   36d4c:	ldr	r3, [fp, #-8]
   36d50:	str	r2, [r3, #24]
   36d54:	ldr	r3, [fp, #-8]
   36d58:	mov	r2, #0
   36d5c:	strb	r2, [r3, #28]
   36d60:	b	36e18 <ftello64@plt+0x257b0>
   36d64:	ldr	r3, [fp, #-8]
   36d68:	ldr	r3, [r3, #24]
   36d6c:	cmp	r3, #0
   36d70:	bne	36de4 <ftello64@plt+0x2577c>
   36d74:	ldr	r3, [fp, #-8]
   36d78:	mov	r2, #1
   36d7c:	str	r2, [r3, #24]
   36d80:	ldr	r3, [fp, #-8]
   36d84:	ldr	r3, [r3, #20]
   36d88:	ldrb	r3, [r3]
   36d8c:	cmp	r3, #0
   36d90:	beq	36db4 <ftello64@plt+0x2574c>
   36d94:	movw	r3, #44888	; 0xaf58
   36d98:	movt	r3, #3
   36d9c:	mov	r2, #162	; 0xa2
   36da0:	movw	r1, #44804	; 0xaf04
   36da4:	movt	r1, #3
   36da8:	movw	r0, #44844	; 0xaf2c
   36dac:	movt	r0, #3
   36db0:	bl	11650 <__assert_fail@plt>
   36db4:	ldr	r3, [fp, #-8]
   36db8:	ldr	r3, [r3, #32]
   36dbc:	cmp	r3, #0
   36dc0:	beq	36de4 <ftello64@plt+0x2577c>
   36dc4:	movw	r3, #44888	; 0xaf58
   36dc8:	movt	r3, #3
   36dcc:	mov	r2, #163	; 0xa3
   36dd0:	movw	r1, #44804	; 0xaf04
   36dd4:	movt	r1, #3
   36dd8:	movw	r0, #44868	; 0xaf44
   36ddc:	movt	r0, #3
   36de0:	bl	11650 <__assert_fail@plt>
   36de4:	ldr	r3, [fp, #-8]
   36de8:	mov	r2, #1
   36dec:	strb	r2, [r3, #28]
   36df0:	ldr	r3, [fp, #-8]
   36df4:	add	r3, r3, #8
   36df8:	mov	r0, r3
   36dfc:	bl	11368 <mbsinit@plt>
   36e00:	mov	r3, r0
   36e04:	cmp	r3, #0
   36e08:	beq	36e18 <ftello64@plt+0x257b0>
   36e0c:	ldr	r3, [fp, #-8]
   36e10:	mov	r2, #0
   36e14:	strb	r2, [r3, #4]
   36e18:	ldr	r3, [fp, #-8]
   36e1c:	mov	r2, #1
   36e20:	strb	r2, [r3, #16]
   36e24:	b	36e2c <ftello64@plt+0x257c4>
   36e28:	nop	{0}
   36e2c:	sub	sp, fp, #4
   36e30:	ldr	fp, [sp]
   36e34:	add	sp, sp, #4
   36e38:	pop	{pc}		; (ldr pc, [sp], #4)
   36e3c:	push	{fp}		; (str fp, [sp, #-4]!)
   36e40:	add	fp, sp, #0
   36e44:	sub	sp, sp, #12
   36e48:	str	r0, [fp, #-8]
   36e4c:	str	r1, [fp, #-12]
   36e50:	ldr	r3, [fp, #-8]
   36e54:	ldr	r2, [r3, #20]
   36e58:	ldr	r3, [fp, #-12]
   36e5c:	add	r2, r2, r3
   36e60:	ldr	r3, [fp, #-8]
   36e64:	str	r2, [r3, #20]
   36e68:	ldr	r3, [fp, #-8]
   36e6c:	ldr	r2, [r3]
   36e70:	ldr	r3, [fp, #-12]
   36e74:	add	r2, r2, r3
   36e78:	ldr	r3, [fp, #-8]
   36e7c:	str	r2, [r3]
   36e80:	nop	{0}
   36e84:	add	sp, fp, #0
   36e88:	pop	{fp}		; (ldr fp, [sp], #4)
   36e8c:	bx	lr
   36e90:	str	fp, [sp, #-8]!
   36e94:	str	lr, [sp, #4]
   36e98:	add	fp, sp, #4
   36e9c:	sub	sp, sp, #8
   36ea0:	str	r0, [fp, #-8]
   36ea4:	str	r1, [fp, #-12]
   36ea8:	ldr	r3, [fp, #-12]
   36eac:	ldr	r2, [r3]
   36eb0:	ldr	r3, [fp, #-8]
   36eb4:	str	r2, [r3]
   36eb8:	ldr	r3, [fp, #-12]
   36ebc:	ldrb	r2, [r3, #4]
   36ec0:	ldr	r3, [fp, #-8]
   36ec4:	strb	r2, [r3, #4]
   36ec8:	ldr	r3, [fp, #-8]
   36ecc:	ldrb	r3, [r3, #4]
   36ed0:	cmp	r3, #0
   36ed4:	beq	36ef8 <ftello64@plt+0x25890>
   36ed8:	ldr	r3, [fp, #-8]
   36edc:	add	r0, r3, #8
   36ee0:	ldr	r3, [fp, #-12]
   36ee4:	add	r3, r3, #8
   36ee8:	mov	r2, #8
   36eec:	mov	r1, r3
   36ef0:	bl	11338 <memcpy@plt>
   36ef4:	b	36f10 <ftello64@plt+0x258a8>
   36ef8:	ldr	r3, [fp, #-8]
   36efc:	add	r3, r3, #8
   36f00:	mov	r2, #8
   36f04:	mov	r1, #0
   36f08:	mov	r0, r3
   36f0c:	bl	1153c <memset@plt>
   36f10:	ldr	r3, [fp, #-12]
   36f14:	ldrb	r2, [r3, #16]
   36f18:	ldr	r3, [fp, #-8]
   36f1c:	strb	r2, [r3, #16]
   36f20:	ldr	r3, [fp, #-8]
   36f24:	add	r2, r3, #20
   36f28:	ldr	r3, [fp, #-12]
   36f2c:	add	r3, r3, #20
   36f30:	mov	r1, r3
   36f34:	mov	r0, r2
   36f38:	bl	396b0 <ftello64@plt+0x28048>
   36f3c:	nop	{0}
   36f40:	sub	sp, fp, #4
   36f44:	ldr	fp, [sp]
   36f48:	add	sp, sp, #4
   36f4c:	pop	{pc}		; (ldr pc, [sp], #4)
   36f50:	str	fp, [sp, #-8]!
   36f54:	str	lr, [sp, #4]
   36f58:	add	fp, sp, #4
   36f5c:	sub	sp, sp, #32
   36f60:	str	r0, [fp, #-24]	; 0xffffffe8
   36f64:	str	r1, [fp, #-28]	; 0xffffffe4
   36f68:	str	r2, [fp, #-32]	; 0xffffffe0
   36f6c:	str	r3, [fp, #-36]	; 0xffffffdc
   36f70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36f74:	cmp	r3, #0
   36f78:	bne	36f84 <ftello64@plt+0x2591c>
   36f7c:	sub	r3, fp, #16
   36f80:	str	r3, [fp, #-24]	; 0xffffffe8
   36f84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36f88:	ldr	r2, [fp, #-32]	; 0xffffffe0
   36f8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   36f90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36f94:	bl	11440 <mbrtowc@plt>
   36f98:	str	r0, [fp, #-8]
   36f9c:	ldr	r3, [fp, #-8]
   36fa0:	cmn	r3, #3
   36fa4:	bls	36ff0 <ftello64@plt+0x25988>
   36fa8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36fac:	cmp	r3, #0
   36fb0:	beq	36ff0 <ftello64@plt+0x25988>
   36fb4:	mov	r0, #0
   36fb8:	bl	3940c <ftello64@plt+0x27da4>
   36fbc:	mov	r3, r0
   36fc0:	eor	r3, r3, #1
   36fc4:	uxtb	r3, r3
   36fc8:	cmp	r3, #0
   36fcc:	beq	36ff0 <ftello64@plt+0x25988>
   36fd0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36fd4:	ldrb	r3, [r3]
   36fd8:	strb	r3, [fp, #-9]
   36fdc:	ldrb	r2, [fp, #-9]
   36fe0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36fe4:	str	r2, [r3]
   36fe8:	mov	r3, #1
   36fec:	b	36ff4 <ftello64@plt+0x2598c>
   36ff0:	ldr	r3, [fp, #-8]
   36ff4:	mov	r0, r3
   36ff8:	sub	sp, fp, #4
   36ffc:	ldr	fp, [sp]
   37000:	add	sp, sp, #4
   37004:	pop	{pc}		; (ldr pc, [sp], #4)
   37008:	str	fp, [sp, #-8]!
   3700c:	str	lr, [sp, #4]
   37010:	add	fp, sp, #4
   37014:	sub	sp, sp, #48	; 0x30
   37018:	str	r0, [fp, #-40]	; 0xffffffd8
   3701c:	str	r1, [fp, #-44]	; 0xffffffd4
   37020:	str	r2, [fp, #-48]	; 0xffffffd0
   37024:	str	r3, [fp, #-52]	; 0xffffffcc
   37028:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3702c:	str	r3, [fp, #-28]	; 0xffffffe4
   37030:	mov	r3, #0
   37034:	ldr	r2, [fp, #-28]	; 0xffffffe4
   37038:	lsl	r2, r2, #2
   3703c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   37040:	lsr	r1, r1, #30
   37044:	cmp	r1, #0
   37048:	beq	37050 <ftello64@plt+0x259e8>
   3704c:	mov	r3, #1
   37050:	cmp	r2, #0
   37054:	bge	3705c <ftello64@plt+0x259f4>
   37058:	mov	r3, #1
   3705c:	and	r3, r3, #1
   37060:	uxtb	r3, r3
   37064:	eor	r3, r3, #1
   37068:	uxtb	r3, r3
   3706c:	cmp	r3, #0
   37070:	beq	370d8 <ftello64@plt+0x25a70>
   37074:	ldr	r3, [fp, #-28]	; 0xffffffe4
   37078:	lsl	r3, r3, #2
   3707c:	cmp	r3, #4016	; 0xfb0
   37080:	bhi	370c0 <ftello64@plt+0x25a58>
   37084:	ldr	r3, [fp, #-28]	; 0xffffffe4
   37088:	add	r3, r3, #4
   3708c:	lsl	r3, r3, #2
   37090:	sub	r3, r3, #1
   37094:	add	r3, r3, #7
   37098:	lsr	r3, r3, #3
   3709c:	lsl	r3, r3, #3
   370a0:	sub	sp, sp, r3
   370a4:	mov	r3, sp
   370a8:	add	r3, r3, #7
   370ac:	lsr	r3, r3, #3
   370b0:	lsl	r3, r3, #3
   370b4:	add	r3, r3, #15
   370b8:	bic	r3, r3, #15
   370bc:	b	370dc <ftello64@plt+0x25a74>
   370c0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   370c4:	lsl	r3, r3, #2
   370c8:	mov	r0, r3
   370cc:	bl	394b0 <ftello64@plt+0x27e48>
   370d0:	mov	r3, r0
   370d4:	b	370dc <ftello64@plt+0x25a74>
   370d8:	mov	r3, #0
   370dc:	str	r3, [fp, #-32]	; 0xffffffe0
   370e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   370e4:	cmp	r3, #0
   370e8:	bne	370f4 <ftello64@plt+0x25a8c>
   370ec:	mov	r3, #0
   370f0:	b	372e8 <ftello64@plt+0x25c80>
   370f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   370f8:	add	r3, r3, #4
   370fc:	mov	r2, #1
   37100:	str	r2, [r3]
   37104:	mov	r3, #0
   37108:	str	r3, [fp, #-12]
   3710c:	mov	r3, #2
   37110:	str	r3, [fp, #-8]
   37114:	b	371d4 <ftello64@plt+0x25b6c>
   37118:	ldr	r3, [fp, #-8]
   3711c:	sub	r3, r3, #1
   37120:	ldr	r2, [fp, #-44]	; 0xffffffd4
   37124:	add	r3, r2, r3
   37128:	ldrb	r3, [r3]
   3712c:	strb	r3, [fp, #-33]	; 0xffffffdf
   37130:	ldr	r2, [fp, #-44]	; 0xffffffd4
   37134:	ldr	r3, [fp, #-12]
   37138:	add	r3, r2, r3
   3713c:	ldrb	r3, [r3]
   37140:	ldrb	r2, [fp, #-33]	; 0xffffffdf
   37144:	cmp	r2, r3
   37148:	bne	3717c <ftello64@plt+0x25b14>
   3714c:	ldr	r3, [fp, #-12]
   37150:	add	r3, r3, #1
   37154:	str	r3, [fp, #-12]
   37158:	ldr	r3, [fp, #-8]
   3715c:	lsl	r3, r3, #2
   37160:	ldr	r2, [fp, #-32]	; 0xffffffe0
   37164:	add	r3, r2, r3
   37168:	ldr	r1, [fp, #-8]
   3716c:	ldr	r2, [fp, #-12]
   37170:	sub	r2, r1, r2
   37174:	str	r2, [r3]
   37178:	b	371c8 <ftello64@plt+0x25b60>
   3717c:	ldr	r3, [fp, #-12]
   37180:	cmp	r3, #0
   37184:	bne	371a4 <ftello64@plt+0x25b3c>
   37188:	ldr	r3, [fp, #-8]
   3718c:	lsl	r3, r3, #2
   37190:	ldr	r2, [fp, #-32]	; 0xffffffe0
   37194:	add	r3, r2, r3
   37198:	ldr	r2, [fp, #-8]
   3719c:	str	r2, [r3]
   371a0:	b	371c8 <ftello64@plt+0x25b60>
   371a4:	ldr	r3, [fp, #-12]
   371a8:	lsl	r3, r3, #2
   371ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   371b0:	add	r3, r2, r3
   371b4:	ldr	r3, [r3]
   371b8:	ldr	r2, [fp, #-12]
   371bc:	sub	r3, r2, r3
   371c0:	str	r3, [fp, #-12]
   371c4:	b	37130 <ftello64@plt+0x25ac8>
   371c8:	ldr	r3, [fp, #-8]
   371cc:	add	r3, r3, #1
   371d0:	str	r3, [fp, #-8]
   371d4:	ldr	r2, [fp, #-8]
   371d8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   371dc:	cmp	r2, r3
   371e0:	bcc	37118 <ftello64@plt+0x25ab0>
   371e4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   371e8:	mov	r2, #0
   371ec:	str	r2, [r3]
   371f0:	mov	r3, #0
   371f4:	str	r3, [fp, #-16]
   371f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   371fc:	str	r3, [fp, #-20]	; 0xffffffec
   37200:	ldr	r3, [fp, #-40]	; 0xffffffd8
   37204:	str	r3, [fp, #-24]	; 0xffffffe8
   37208:	b	372cc <ftello64@plt+0x25c64>
   3720c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   37210:	ldr	r3, [fp, #-16]
   37214:	add	r3, r2, r3
   37218:	ldrb	r2, [r3]
   3721c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37220:	ldrb	r3, [r3]
   37224:	cmp	r2, r3
   37228:	bne	37264 <ftello64@plt+0x25bfc>
   3722c:	ldr	r3, [fp, #-16]
   37230:	add	r3, r3, #1
   37234:	str	r3, [fp, #-16]
   37238:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3723c:	add	r3, r3, #1
   37240:	str	r3, [fp, #-24]	; 0xffffffe8
   37244:	ldr	r2, [fp, #-16]
   37248:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3724c:	cmp	r2, r3
   37250:	bne	372cc <ftello64@plt+0x25c64>
   37254:	ldr	r3, [fp, #-52]	; 0xffffffcc
   37258:	ldr	r2, [fp, #-20]	; 0xffffffec
   3725c:	str	r2, [r3]
   37260:	b	372dc <ftello64@plt+0x25c74>
   37264:	ldr	r3, [fp, #-16]
   37268:	cmp	r3, #0
   3726c:	beq	372b4 <ftello64@plt+0x25c4c>
   37270:	ldr	r3, [fp, #-16]
   37274:	lsl	r3, r3, #2
   37278:	ldr	r2, [fp, #-32]	; 0xffffffe0
   3727c:	add	r3, r2, r3
   37280:	ldr	r3, [r3]
   37284:	ldr	r2, [fp, #-20]	; 0xffffffec
   37288:	add	r3, r2, r3
   3728c:	str	r3, [fp, #-20]	; 0xffffffec
   37290:	ldr	r3, [fp, #-16]
   37294:	lsl	r3, r3, #2
   37298:	ldr	r2, [fp, #-32]	; 0xffffffe0
   3729c:	add	r3, r2, r3
   372a0:	ldr	r3, [r3]
   372a4:	ldr	r2, [fp, #-16]
   372a8:	sub	r3, r2, r3
   372ac:	str	r3, [fp, #-16]
   372b0:	b	372cc <ftello64@plt+0x25c64>
   372b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   372b8:	add	r3, r3, #1
   372bc:	str	r3, [fp, #-20]	; 0xffffffec
   372c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   372c4:	add	r3, r3, #1
   372c8:	str	r3, [fp, #-24]	; 0xffffffe8
   372cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   372d0:	ldrb	r3, [r3]
   372d4:	cmp	r3, #0
   372d8:	bne	3720c <ftello64@plt+0x25ba4>
   372dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   372e0:	bl	395dc <ftello64@plt+0x27f74>
   372e4:	mov	r3, #1
   372e8:	mov	r0, r3
   372ec:	sub	sp, fp, #4
   372f0:	ldr	fp, [sp]
   372f4:	add	sp, sp, #4
   372f8:	pop	{pc}		; (ldr pc, [sp], #4)
   372fc:	str	fp, [sp, #-8]!
   37300:	str	lr, [sp, #4]
   37304:	add	fp, sp, #4
   37308:	sub	sp, sp, #176	; 0xb0
   3730c:	str	r0, [fp, #-168]	; 0xffffff58
   37310:	str	r1, [fp, #-172]	; 0xffffff54
   37314:	str	r2, [fp, #-176]	; 0xffffff50
   37318:	ldr	r0, [fp, #-172]	; 0xffffff54
   3731c:	bl	397d8 <ftello64@plt+0x28170>
   37320:	str	r0, [fp, #-28]	; 0xffffffe4
   37324:	mov	ip, #0
   37328:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3732c:	mov	r2, #44	; 0x2c
   37330:	umull	r0, r1, r3, r2
   37334:	mov	r2, #0
   37338:	mov	r3, #0
   3733c:	mov	r2, r1
   37340:	mov	r3, #0
   37344:	cmp	r2, #0
   37348:	beq	37350 <ftello64@plt+0x25ce8>
   3734c:	mov	ip, #1
   37350:	cmp	r0, #0
   37354:	bge	3735c <ftello64@plt+0x25cf4>
   37358:	mov	ip, #1
   3735c:	mov	r3, ip
   37360:	and	r3, r3, #1
   37364:	uxtb	r3, r3
   37368:	cmp	r3, #0
   3736c:	bne	373dc <ftello64@plt+0x25d74>
   37370:	ldr	r3, [fp, #-28]	; 0xffffffe4
   37374:	mov	r2, #44	; 0x2c
   37378:	mul	r3, r2, r3
   3737c:	cmp	r3, #4016	; 0xfb0
   37380:	bhi	373c0 <ftello64@plt+0x25d58>
   37384:	ldr	r3, [fp, #-28]	; 0xffffffe4
   37388:	mov	r2, #44	; 0x2c
   3738c:	mul	r3, r2, r3
   37390:	add	r3, r3, #15
   37394:	add	r3, r3, #7
   37398:	lsr	r3, r3, #3
   3739c:	lsl	r3, r3, #3
   373a0:	sub	sp, sp, r3
   373a4:	mov	r3, sp
   373a8:	add	r3, r3, #7
   373ac:	lsr	r3, r3, #3
   373b0:	lsl	r3, r3, #3
   373b4:	add	r3, r3, #15
   373b8:	bic	r3, r3, #15
   373bc:	b	373e0 <ftello64@plt+0x25d78>
   373c0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   373c4:	mov	r2, #44	; 0x2c
   373c8:	mul	r3, r2, r3
   373cc:	mov	r0, r3
   373d0:	bl	394b0 <ftello64@plt+0x27e48>
   373d4:	mov	r3, r0
   373d8:	b	373e0 <ftello64@plt+0x25d78>
   373dc:	mov	r3, #0
   373e0:	str	r3, [fp, #-32]	; 0xffffffe0
   373e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   373e8:	cmp	r3, #0
   373ec:	bne	373f8 <ftello64@plt+0x25d90>
   373f0:	mov	r3, #0
   373f4:	b	37a40 <ftello64@plt+0x263d8>
   373f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   373fc:	str	r3, [fp, #-36]	; 0xffffffdc
   37400:	ldr	r2, [fp, #-28]	; 0xffffffe4
   37404:	mov	r3, r2
   37408:	lsl	r3, r3, #2
   3740c:	add	r3, r3, r2
   37410:	lsl	r3, r3, #3
   37414:	mov	r2, r3
   37418:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3741c:	add	r3, r3, r2
   37420:	str	r3, [fp, #-40]	; 0xffffffd8
   37424:	ldr	r3, [fp, #-40]	; 0xffffffd8
   37428:	str	r3, [fp, #-44]	; 0xffffffd4
   3742c:	mov	r3, #0
   37430:	str	r3, [fp, #-8]
   37434:	ldr	r3, [fp, #-172]	; 0xffffff54
   37438:	str	r3, [fp, #-88]	; 0xffffffa8
   3743c:	mov	r3, #0
   37440:	strb	r3, [fp, #-104]	; 0xffffff98
   37444:	sub	r3, fp, #104	; 0x68
   37448:	add	r3, r3, #4
   3744c:	mov	r2, #8
   37450:	mov	r1, #0
   37454:	mov	r0, r3
   37458:	bl	1153c <memset@plt>
   3745c:	mov	r3, #0
   37460:	strb	r3, [fp, #-92]	; 0xffffffa4
   37464:	b	374c0 <ftello64@plt+0x25e58>
   37468:	ldr	r2, [fp, #-8]
   3746c:	mov	r3, r2
   37470:	lsl	r3, r3, #2
   37474:	add	r3, r3, r2
   37478:	lsl	r3, r3, #3
   3747c:	mov	r2, r3
   37480:	ldr	r3, [fp, #-36]	; 0xffffffdc
   37484:	add	r2, r3, r2
   37488:	sub	r3, fp, #104	; 0x68
   3748c:	add	r3, r3, #16
   37490:	mov	r1, r3
   37494:	mov	r0, r2
   37498:	bl	396b0 <ftello64@plt+0x28048>
   3749c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   374a0:	ldr	r3, [fp, #-84]	; 0xffffffac
   374a4:	add	r3, r2, r3
   374a8:	str	r3, [fp, #-88]	; 0xffffffa8
   374ac:	mov	r3, #0
   374b0:	strb	r3, [fp, #-92]	; 0xffffffa4
   374b4:	ldr	r3, [fp, #-8]
   374b8:	add	r3, r3, #1
   374bc:	str	r3, [fp, #-8]
   374c0:	sub	r3, fp, #104	; 0x68
   374c4:	mov	r0, r3
   374c8:	bl	3820c <ftello64@plt+0x26ba4>
   374cc:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   374d0:	eor	r3, r3, #1
   374d4:	uxtb	r3, r3
   374d8:	cmp	r3, #0
   374dc:	bne	374ec <ftello64@plt+0x25e84>
   374e0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   374e4:	cmp	r3, #0
   374e8:	beq	374f4 <ftello64@plt+0x25e8c>
   374ec:	mov	r3, #1
   374f0:	b	374f8 <ftello64@plt+0x25e90>
   374f4:	mov	r3, #0
   374f8:	cmp	r3, #0
   374fc:	bne	37468 <ftello64@plt+0x25e00>
   37500:	ldr	r3, [fp, #-44]	; 0xffffffd4
   37504:	add	r3, r3, #4
   37508:	mov	r2, #1
   3750c:	str	r2, [r3]
   37510:	mov	r3, #0
   37514:	str	r3, [fp, #-16]
   37518:	mov	r3, #2
   3751c:	str	r3, [fp, #-12]
   37520:	b	376e4 <ftello64@plt+0x2607c>
   37524:	ldr	r2, [fp, #-12]
   37528:	mov	r3, r2
   3752c:	lsl	r3, r3, #2
   37530:	add	r3, r3, r2
   37534:	lsl	r3, r3, #3
   37538:	sub	r3, r3, #40	; 0x28
   3753c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   37540:	add	r3, r2, r3
   37544:	str	r3, [fp, #-48]	; 0xffffffd0
   37548:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3754c:	ldrb	r3, [r3, #8]
   37550:	cmp	r3, #0
   37554:	beq	375c4 <ftello64@plt+0x25f5c>
   37558:	ldr	r2, [fp, #-16]
   3755c:	mov	r3, r2
   37560:	lsl	r3, r3, #2
   37564:	add	r3, r3, r2
   37568:	lsl	r3, r3, #3
   3756c:	mov	r2, r3
   37570:	ldr	r3, [fp, #-36]	; 0xffffffdc
   37574:	add	r3, r3, r2
   37578:	ldrb	r3, [r3, #8]
   3757c:	cmp	r3, #0
   37580:	beq	375c4 <ftello64@plt+0x25f5c>
   37584:	ldr	r3, [fp, #-48]	; 0xffffffd0
   37588:	ldr	r1, [r3, #12]
   3758c:	ldr	r2, [fp, #-16]
   37590:	mov	r3, r2
   37594:	lsl	r3, r3, #2
   37598:	add	r3, r3, r2
   3759c:	lsl	r3, r3, #3
   375a0:	mov	r2, r3
   375a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   375a8:	add	r3, r3, r2
   375ac:	ldr	r3, [r3, #12]
   375b0:	cmp	r1, r3
   375b4:	moveq	r3, #1
   375b8:	movne	r3, #0
   375bc:	uxtb	r3, r3
   375c0:	b	37654 <ftello64@plt+0x25fec>
   375c4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   375c8:	ldr	r1, [r3, #4]
   375cc:	ldr	r2, [fp, #-16]
   375d0:	mov	r3, r2
   375d4:	lsl	r3, r3, #2
   375d8:	add	r3, r3, r2
   375dc:	lsl	r3, r3, #3
   375e0:	mov	r2, r3
   375e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   375e8:	add	r3, r3, r2
   375ec:	ldr	r3, [r3, #4]
   375f0:	cmp	r1, r3
   375f4:	bne	37648 <ftello64@plt+0x25fe0>
   375f8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   375fc:	ldr	r0, [r3]
   37600:	ldr	r2, [fp, #-16]
   37604:	mov	r3, r2
   37608:	lsl	r3, r3, #2
   3760c:	add	r3, r3, r2
   37610:	lsl	r3, r3, #3
   37614:	mov	r2, r3
   37618:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3761c:	add	r3, r3, r2
   37620:	ldr	r1, [r3]
   37624:	ldr	r3, [fp, #-48]	; 0xffffffd0
   37628:	ldr	r3, [r3, #4]
   3762c:	mov	r2, r3
   37630:	bl	11380 <memcmp@plt>
   37634:	mov	r3, r0
   37638:	cmp	r3, #0
   3763c:	bne	37648 <ftello64@plt+0x25fe0>
   37640:	mov	r3, #1
   37644:	b	3764c <ftello64@plt+0x25fe4>
   37648:	mov	r3, #0
   3764c:	and	r3, r3, #1
   37650:	uxtb	r3, r3
   37654:	cmp	r3, #0
   37658:	beq	3768c <ftello64@plt+0x26024>
   3765c:	ldr	r3, [fp, #-16]
   37660:	add	r3, r3, #1
   37664:	str	r3, [fp, #-16]
   37668:	ldr	r3, [fp, #-12]
   3766c:	lsl	r3, r3, #2
   37670:	ldr	r2, [fp, #-44]	; 0xffffffd4
   37674:	add	r3, r2, r3
   37678:	ldr	r1, [fp, #-12]
   3767c:	ldr	r2, [fp, #-16]
   37680:	sub	r2, r1, r2
   37684:	str	r2, [r3]
   37688:	b	376d8 <ftello64@plt+0x26070>
   3768c:	ldr	r3, [fp, #-16]
   37690:	cmp	r3, #0
   37694:	bne	376b4 <ftello64@plt+0x2604c>
   37698:	ldr	r3, [fp, #-12]
   3769c:	lsl	r3, r3, #2
   376a0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   376a4:	add	r3, r2, r3
   376a8:	ldr	r2, [fp, #-12]
   376ac:	str	r2, [r3]
   376b0:	b	376d8 <ftello64@plt+0x26070>
   376b4:	ldr	r3, [fp, #-16]
   376b8:	lsl	r3, r3, #2
   376bc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   376c0:	add	r3, r2, r3
   376c4:	ldr	r3, [r3]
   376c8:	ldr	r2, [fp, #-16]
   376cc:	sub	r3, r2, r3
   376d0:	str	r3, [fp, #-16]
   376d4:	b	37548 <ftello64@plt+0x25ee0>
   376d8:	ldr	r3, [fp, #-12]
   376dc:	add	r3, r3, #1
   376e0:	str	r3, [fp, #-12]
   376e4:	ldr	r2, [fp, #-12]
   376e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   376ec:	cmp	r2, r3
   376f0:	bcc	37524 <ftello64@plt+0x25ebc>
   376f4:	ldr	r3, [fp, #-176]	; 0xffffff50
   376f8:	mov	r2, #0
   376fc:	str	r2, [r3]
   37700:	mov	r3, #0
   37704:	str	r3, [fp, #-20]	; 0xffffffec
   37708:	ldr	r3, [fp, #-168]	; 0xffffff58
   3770c:	str	r3, [fp, #-144]	; 0xffffff70
   37710:	mov	r3, #0
   37714:	strb	r3, [fp, #-160]	; 0xffffff60
   37718:	sub	r3, fp, #160	; 0xa0
   3771c:	add	r3, r3, #4
   37720:	mov	r2, #8
   37724:	mov	r1, #0
   37728:	mov	r0, r3
   3772c:	bl	1153c <memset@plt>
   37730:	mov	r3, #0
   37734:	strb	r3, [fp, #-148]	; 0xffffff6c
   37738:	ldr	r3, [fp, #-168]	; 0xffffff58
   3773c:	str	r3, [fp, #-88]	; 0xffffffa8
   37740:	mov	r3, #0
   37744:	strb	r3, [fp, #-104]	; 0xffffff98
   37748:	sub	r3, fp, #104	; 0x68
   3774c:	add	r3, r3, #4
   37750:	mov	r2, #8
   37754:	mov	r1, #0
   37758:	mov	r0, r3
   3775c:	bl	1153c <memset@plt>
   37760:	mov	r3, #0
   37764:	strb	r3, [fp, #-92]	; 0xffffffa4
   37768:	b	379f4 <ftello64@plt+0x2638c>
   3776c:	ldr	r2, [fp, #-20]	; 0xffffffec
   37770:	mov	r3, r2
   37774:	lsl	r3, r3, #2
   37778:	add	r3, r3, r2
   3777c:	lsl	r3, r3, #3
   37780:	mov	r2, r3
   37784:	ldr	r3, [fp, #-36]	; 0xffffffdc
   37788:	add	r3, r3, r2
   3778c:	ldrb	r3, [r3, #8]
   37790:	cmp	r3, #0
   37794:	beq	377e0 <ftello64@plt+0x26178>
   37798:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   3779c:	cmp	r3, #0
   377a0:	beq	377e0 <ftello64@plt+0x26178>
   377a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   377a8:	mov	r3, r2
   377ac:	lsl	r3, r3, #2
   377b0:	add	r3, r3, r2
   377b4:	lsl	r3, r3, #3
   377b8:	mov	r2, r3
   377bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   377c0:	add	r3, r3, r2
   377c4:	ldr	r2, [r3, #12]
   377c8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   377cc:	cmp	r2, r3
   377d0:	moveq	r3, #1
   377d4:	movne	r3, #0
   377d8:	uxtb	r3, r3
   377dc:	b	37884 <ftello64@plt+0x2621c>
   377e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   377e4:	mov	r3, r2
   377e8:	lsl	r3, r3, #2
   377ec:	add	r3, r3, r2
   377f0:	lsl	r3, r3, #3
   377f4:	mov	r2, r3
   377f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   377fc:	add	r3, r3, r2
   37800:	ldr	r2, [r3, #4]
   37804:	ldr	r3, [fp, #-84]	; 0xffffffac
   37808:	cmp	r2, r3
   3780c:	bne	37878 <ftello64@plt+0x26210>
   37810:	ldr	r2, [fp, #-20]	; 0xffffffec
   37814:	mov	r3, r2
   37818:	lsl	r3, r3, #2
   3781c:	add	r3, r3, r2
   37820:	lsl	r3, r3, #3
   37824:	mov	r2, r3
   37828:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3782c:	add	r3, r3, r2
   37830:	ldr	r0, [r3]
   37834:	ldr	r1, [fp, #-88]	; 0xffffffa8
   37838:	ldr	r2, [fp, #-20]	; 0xffffffec
   3783c:	mov	r3, r2
   37840:	lsl	r3, r3, #2
   37844:	add	r3, r3, r2
   37848:	lsl	r3, r3, #3
   3784c:	mov	r2, r3
   37850:	ldr	r3, [fp, #-36]	; 0xffffffdc
   37854:	add	r3, r3, r2
   37858:	ldr	r3, [r3, #4]
   3785c:	mov	r2, r3
   37860:	bl	11380 <memcmp@plt>
   37864:	mov	r3, r0
   37868:	cmp	r3, #0
   3786c:	bne	37878 <ftello64@plt+0x26210>
   37870:	mov	r3, #1
   37874:	b	3787c <ftello64@plt+0x26214>
   37878:	mov	r3, #0
   3787c:	and	r3, r3, #1
   37880:	uxtb	r3, r3
   37884:	cmp	r3, #0
   37888:	beq	378d0 <ftello64@plt+0x26268>
   3788c:	ldr	r3, [fp, #-20]	; 0xffffffec
   37890:	add	r3, r3, #1
   37894:	str	r3, [fp, #-20]	; 0xffffffec
   37898:	ldr	r2, [fp, #-88]	; 0xffffffa8
   3789c:	ldr	r3, [fp, #-84]	; 0xffffffac
   378a0:	add	r3, r2, r3
   378a4:	str	r3, [fp, #-88]	; 0xffffffa8
   378a8:	mov	r3, #0
   378ac:	strb	r3, [fp, #-92]	; 0xffffffa4
   378b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   378b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   378b8:	cmp	r2, r3
   378bc:	bne	379f4 <ftello64@plt+0x2638c>
   378c0:	ldr	r2, [fp, #-144]	; 0xffffff70
   378c4:	ldr	r3, [fp, #-176]	; 0xffffff50
   378c8:	str	r2, [r3]
   378cc:	b	37a34 <ftello64@plt+0x263cc>
   378d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   378d4:	cmp	r3, #0
   378d8:	beq	37980 <ftello64@plt+0x26318>
   378dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   378e0:	lsl	r3, r3, #2
   378e4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   378e8:	add	r3, r2, r3
   378ec:	ldr	r3, [r3]
   378f0:	str	r3, [fp, #-24]	; 0xffffffe8
   378f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   378f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   378fc:	sub	r3, r2, r3
   37900:	str	r3, [fp, #-20]	; 0xffffffec
   37904:	b	37970 <ftello64@plt+0x26308>
   37908:	sub	r3, fp, #160	; 0xa0
   3790c:	mov	r0, r3
   37910:	bl	3820c <ftello64@plt+0x26ba4>
   37914:	ldrb	r3, [fp, #-136]	; 0xffffff78
   37918:	eor	r3, r3, #1
   3791c:	uxtb	r3, r3
   37920:	cmp	r3, #0
   37924:	bne	37934 <ftello64@plt+0x262cc>
   37928:	ldr	r3, [fp, #-132]	; 0xffffff7c
   3792c:	cmp	r3, #0
   37930:	beq	3793c <ftello64@plt+0x262d4>
   37934:	mov	r3, #1
   37938:	b	37940 <ftello64@plt+0x262d8>
   3793c:	mov	r3, #0
   37940:	cmp	r3, #0
   37944:	bne	3794c <ftello64@plt+0x262e4>
   37948:	bl	1162c <abort@plt>
   3794c:	ldr	r2, [fp, #-144]	; 0xffffff70
   37950:	ldr	r3, [fp, #-140]	; 0xffffff74
   37954:	add	r3, r2, r3
   37958:	str	r3, [fp, #-144]	; 0xffffff70
   3795c:	mov	r3, #0
   37960:	strb	r3, [fp, #-148]	; 0xffffff6c
   37964:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37968:	sub	r3, r3, #1
   3796c:	str	r3, [fp, #-24]	; 0xffffffe8
   37970:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37974:	cmp	r3, #0
   37978:	bne	37908 <ftello64@plt+0x262a0>
   3797c:	b	379f4 <ftello64@plt+0x2638c>
   37980:	sub	r3, fp, #160	; 0xa0
   37984:	mov	r0, r3
   37988:	bl	3820c <ftello64@plt+0x26ba4>
   3798c:	ldrb	r3, [fp, #-136]	; 0xffffff78
   37990:	eor	r3, r3, #1
   37994:	uxtb	r3, r3
   37998:	cmp	r3, #0
   3799c:	bne	379ac <ftello64@plt+0x26344>
   379a0:	ldr	r3, [fp, #-132]	; 0xffffff7c
   379a4:	cmp	r3, #0
   379a8:	beq	379b4 <ftello64@plt+0x2634c>
   379ac:	mov	r3, #1
   379b0:	b	379b8 <ftello64@plt+0x26350>
   379b4:	mov	r3, #0
   379b8:	cmp	r3, #0
   379bc:	bne	379c4 <ftello64@plt+0x2635c>
   379c0:	bl	1162c <abort@plt>
   379c4:	ldr	r2, [fp, #-144]	; 0xffffff70
   379c8:	ldr	r3, [fp, #-140]	; 0xffffff74
   379cc:	add	r3, r2, r3
   379d0:	str	r3, [fp, #-144]	; 0xffffff70
   379d4:	mov	r3, #0
   379d8:	strb	r3, [fp, #-148]	; 0xffffff6c
   379dc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   379e0:	ldr	r3, [fp, #-84]	; 0xffffffac
   379e4:	add	r3, r2, r3
   379e8:	str	r3, [fp, #-88]	; 0xffffffa8
   379ec:	mov	r3, #0
   379f0:	strb	r3, [fp, #-92]	; 0xffffffa4
   379f4:	sub	r3, fp, #104	; 0x68
   379f8:	mov	r0, r3
   379fc:	bl	3820c <ftello64@plt+0x26ba4>
   37a00:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   37a04:	eor	r3, r3, #1
   37a08:	uxtb	r3, r3
   37a0c:	cmp	r3, #0
   37a10:	bne	37a20 <ftello64@plt+0x263b8>
   37a14:	ldr	r3, [fp, #-76]	; 0xffffffb4
   37a18:	cmp	r3, #0
   37a1c:	beq	37a28 <ftello64@plt+0x263c0>
   37a20:	mov	r3, #1
   37a24:	b	37a2c <ftello64@plt+0x263c4>
   37a28:	mov	r3, #0
   37a2c:	cmp	r3, #0
   37a30:	bne	3776c <ftello64@plt+0x26104>
   37a34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   37a38:	bl	395dc <ftello64@plt+0x27f74>
   37a3c:	mov	r3, #1
   37a40:	mov	r0, r3
   37a44:	sub	sp, fp, #4
   37a48:	ldr	fp, [sp]
   37a4c:	add	sp, sp, #4
   37a50:	pop	{pc}		; (ldr pc, [sp], #4)
   37a54:	str	r4, [sp, #-12]!
   37a58:	str	fp, [sp, #4]
   37a5c:	str	lr, [sp, #8]
   37a60:	add	fp, sp, #8
   37a64:	sub	sp, sp, #356	; 0x164
   37a68:	str	r0, [fp, #-360]	; 0xfffffe98
   37a6c:	str	r1, [fp, #-364]	; 0xfffffe94
   37a70:	bl	11410 <__ctype_get_mb_cur_max@plt>
   37a74:	mov	r3, r0
   37a78:	cmp	r3, #1
   37a7c:	bls	37fe4 <ftello64@plt+0x2697c>
   37a80:	ldr	r3, [fp, #-364]	; 0xfffffe94
   37a84:	str	r3, [fp, #-336]	; 0xfffffeb0
   37a88:	mov	r3, #0
   37a8c:	strb	r3, [fp, #-352]	; 0xfffffea0
   37a90:	sub	r3, fp, #352	; 0x160
   37a94:	add	r3, r3, #4
   37a98:	mov	r2, #8
   37a9c:	mov	r1, #0
   37aa0:	mov	r0, r3
   37aa4:	bl	1153c <memset@plt>
   37aa8:	mov	r3, #0
   37aac:	strb	r3, [fp, #-340]	; 0xfffffeac
   37ab0:	sub	r3, fp, #352	; 0x160
   37ab4:	mov	r0, r3
   37ab8:	bl	3820c <ftello64@plt+0x26ba4>
   37abc:	ldrb	r3, [fp, #-328]	; 0xfffffeb8
   37ac0:	eor	r3, r3, #1
   37ac4:	uxtb	r3, r3
   37ac8:	cmp	r3, #0
   37acc:	bne	37adc <ftello64@plt+0x26474>
   37ad0:	ldr	r3, [fp, #-324]	; 0xfffffebc
   37ad4:	cmp	r3, #0
   37ad8:	beq	37ae4 <ftello64@plt+0x2647c>
   37adc:	mov	r3, #1
   37ae0:	b	37ae8 <ftello64@plt+0x26480>
   37ae4:	mov	r3, #0
   37ae8:	cmp	r3, #0
   37aec:	beq	37fdc <ftello64@plt+0x26974>
   37af0:	mov	r3, #1
   37af4:	strb	r3, [fp, #-13]
   37af8:	mov	r3, #0
   37afc:	str	r3, [fp, #-20]	; 0xffffffec
   37b00:	mov	r3, #0
   37b04:	str	r3, [fp, #-24]	; 0xffffffe8
   37b08:	mov	r3, #0
   37b0c:	str	r3, [fp, #-28]	; 0xffffffe4
   37b10:	ldr	r3, [fp, #-364]	; 0xfffffe94
   37b14:	str	r3, [fp, #-280]	; 0xfffffee8
   37b18:	mov	r3, #0
   37b1c:	strb	r3, [fp, #-296]	; 0xfffffed8
   37b20:	sub	r3, fp, #296	; 0x128
   37b24:	add	r3, r3, #4
   37b28:	mov	r2, #8
   37b2c:	mov	r1, #0
   37b30:	mov	r0, r3
   37b34:	bl	1153c <memset@plt>
   37b38:	mov	r3, #0
   37b3c:	strb	r3, [fp, #-284]	; 0xfffffee4
   37b40:	ldr	r3, [fp, #-360]	; 0xfffffe98
   37b44:	str	r3, [fp, #-224]	; 0xffffff20
   37b48:	mov	r3, #0
   37b4c:	strb	r3, [fp, #-240]	; 0xffffff10
   37b50:	sub	r3, fp, #240	; 0xf0
   37b54:	add	r3, r3, #4
   37b58:	mov	r2, #8
   37b5c:	mov	r1, #0
   37b60:	mov	r0, r3
   37b64:	bl	1153c <memset@plt>
   37b68:	mov	r3, #0
   37b6c:	strb	r3, [fp, #-228]	; 0xffffff1c
   37b70:	sub	r3, fp, #240	; 0xf0
   37b74:	mov	r0, r3
   37b78:	bl	3820c <ftello64@plt+0x26ba4>
   37b7c:	ldrb	r3, [fp, #-216]	; 0xffffff28
   37b80:	eor	r3, r3, #1
   37b84:	uxtb	r3, r3
   37b88:	cmp	r3, #0
   37b8c:	bne	37b9c <ftello64@plt+0x26534>
   37b90:	ldr	r3, [fp, #-212]	; 0xffffff2c
   37b94:	cmp	r3, #0
   37b98:	beq	37ba4 <ftello64@plt+0x2653c>
   37b9c:	mov	r3, #1
   37ba0:	b	37ba8 <ftello64@plt+0x26540>
   37ba4:	mov	r3, #0
   37ba8:	cmp	r3, #0
   37bac:	bne	37bb8 <ftello64@plt+0x26550>
   37bb0:	mov	r3, #0
   37bb4:	b	381f4 <ftello64@plt+0x26b8c>
   37bb8:	ldrb	r3, [fp, #-13]
   37bbc:	cmp	r3, #0
   37bc0:	beq	37cf0 <ftello64@plt+0x26688>
   37bc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   37bc8:	cmp	r3, #9
   37bcc:	bls	37cf0 <ftello64@plt+0x26688>
   37bd0:	ldr	r2, [fp, #-20]	; 0xffffffec
   37bd4:	mov	r3, r2
   37bd8:	lsl	r3, r3, #2
   37bdc:	add	r3, r3, r2
   37be0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   37be4:	cmp	r2, r3
   37be8:	bcc	37cf0 <ftello64@plt+0x26688>
   37bec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   37bf0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   37bf4:	sub	r3, r2, r3
   37bf8:	str	r3, [fp, #-32]	; 0xffffffe0
   37bfc:	b	37c24 <ftello64@plt+0x265bc>
   37c00:	ldr	r2, [fp, #-280]	; 0xfffffee8
   37c04:	ldr	r3, [fp, #-276]	; 0xfffffeec
   37c08:	add	r3, r2, r3
   37c0c:	str	r3, [fp, #-280]	; 0xfffffee8
   37c10:	mov	r3, #0
   37c14:	strb	r3, [fp, #-284]	; 0xfffffee4
   37c18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   37c1c:	sub	r3, r3, #1
   37c20:	str	r3, [fp, #-32]	; 0xffffffe0
   37c24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   37c28:	cmp	r3, #0
   37c2c:	beq	37c70 <ftello64@plt+0x26608>
   37c30:	sub	r3, fp, #296	; 0x128
   37c34:	mov	r0, r3
   37c38:	bl	3820c <ftello64@plt+0x26ba4>
   37c3c:	ldrb	r3, [fp, #-272]	; 0xfffffef0
   37c40:	eor	r3, r3, #1
   37c44:	uxtb	r3, r3
   37c48:	cmp	r3, #0
   37c4c:	bne	37c5c <ftello64@plt+0x265f4>
   37c50:	ldr	r3, [fp, #-268]	; 0xfffffef4
   37c54:	cmp	r3, #0
   37c58:	beq	37c64 <ftello64@plt+0x265fc>
   37c5c:	mov	r3, #1
   37c60:	b	37c68 <ftello64@plt+0x26600>
   37c64:	mov	r3, #0
   37c68:	cmp	r3, #0
   37c6c:	bne	37c00 <ftello64@plt+0x26598>
   37c70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37c74:	str	r3, [fp, #-28]	; 0xffffffe4
   37c78:	sub	r3, fp, #296	; 0x128
   37c7c:	mov	r0, r3
   37c80:	bl	3820c <ftello64@plt+0x26ba4>
   37c84:	ldrb	r3, [fp, #-272]	; 0xfffffef0
   37c88:	eor	r3, r3, #1
   37c8c:	uxtb	r3, r3
   37c90:	cmp	r3, #0
   37c94:	bne	37ca4 <ftello64@plt+0x2663c>
   37c98:	ldr	r3, [fp, #-268]	; 0xfffffef4
   37c9c:	cmp	r3, #0
   37ca0:	beq	37cac <ftello64@plt+0x26644>
   37ca4:	mov	r3, #1
   37ca8:	b	37cb0 <ftello64@plt+0x26648>
   37cac:	mov	r3, #0
   37cb0:	cmp	r3, #0
   37cb4:	bne	37cf0 <ftello64@plt+0x26688>
   37cb8:	sub	r3, fp, #68	; 0x44
   37cbc:	mov	r2, r3
   37cc0:	ldr	r1, [fp, #-364]	; 0xfffffe94
   37cc4:	ldr	r0, [fp, #-360]	; 0xfffffe98
   37cc8:	bl	372fc <ftello64@plt+0x25c94>
   37ccc:	mov	r3, r0
   37cd0:	strb	r3, [fp, #-61]	; 0xffffffc3
   37cd4:	ldrb	r3, [fp, #-61]	; 0xffffffc3
   37cd8:	cmp	r3, #0
   37cdc:	beq	37ce8 <ftello64@plt+0x26680>
   37ce0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   37ce4:	b	381f4 <ftello64@plt+0x26b8c>
   37ce8:	mov	r3, #0
   37cec:	strb	r3, [fp, #-13]
   37cf0:	ldr	r3, [fp, #-20]	; 0xffffffec
   37cf4:	add	r3, r3, #1
   37cf8:	str	r3, [fp, #-20]	; 0xffffffec
   37cfc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37d00:	add	r3, r3, #1
   37d04:	str	r3, [fp, #-24]	; 0xffffffe8
   37d08:	ldrb	r3, [fp, #-216]	; 0xffffff28
   37d0c:	cmp	r3, #0
   37d10:	beq	37d3c <ftello64@plt+0x266d4>
   37d14:	ldrb	r3, [fp, #-328]	; 0xfffffeb8
   37d18:	cmp	r3, #0
   37d1c:	beq	37d3c <ftello64@plt+0x266d4>
   37d20:	ldr	r2, [fp, #-212]	; 0xffffff2c
   37d24:	ldr	r3, [fp, #-324]	; 0xfffffebc
   37d28:	cmp	r2, r3
   37d2c:	moveq	r3, #1
   37d30:	movne	r3, #0
   37d34:	uxtb	r3, r3
   37d38:	b	37d80 <ftello64@plt+0x26718>
   37d3c:	ldr	r2, [fp, #-220]	; 0xffffff24
   37d40:	ldr	r3, [fp, #-332]	; 0xfffffeb4
   37d44:	cmp	r2, r3
   37d48:	bne	37d74 <ftello64@plt+0x2670c>
   37d4c:	ldr	r3, [fp, #-224]	; 0xffffff20
   37d50:	ldr	r1, [fp, #-336]	; 0xfffffeb0
   37d54:	ldr	r2, [fp, #-220]	; 0xffffff24
   37d58:	mov	r0, r3
   37d5c:	bl	11380 <memcmp@plt>
   37d60:	mov	r3, r0
   37d64:	cmp	r3, #0
   37d68:	bne	37d74 <ftello64@plt+0x2670c>
   37d6c:	mov	r3, #1
   37d70:	b	37d78 <ftello64@plt+0x26710>
   37d74:	mov	r3, #0
   37d78:	and	r3, r3, #1
   37d7c:	uxtb	r3, r3
   37d80:	cmp	r3, #0
   37d84:	beq	37fc0 <ftello64@plt+0x26958>
   37d88:	sub	r3, fp, #184	; 0xb8
   37d8c:	sub	r2, fp, #240	; 0xf0
   37d90:	ldrd	r0, [r2]
   37d94:	strd	r0, [r3]
   37d98:	ldrd	r0, [r2, #8]
   37d9c:	strd	r0, [r3, #8]
   37da0:	ldrd	r0, [r2, #16]
   37da4:	strd	r0, [r3, #16]
   37da8:	ldrd	r0, [r2, #24]
   37dac:	strd	r0, [r3, #24]
   37db0:	ldrd	r0, [r2, #32]
   37db4:	strd	r0, [r3, #32]
   37db8:	ldrd	r0, [r2, #40]	; 0x28
   37dbc:	strd	r0, [r3, #40]	; 0x28
   37dc0:	ldrd	r0, [r2, #48]	; 0x30
   37dc4:	strd	r0, [r3, #48]	; 0x30
   37dc8:	ldr	r2, [fp, #-168]	; 0xffffff58
   37dcc:	ldr	r3, [fp, #-164]	; 0xffffff5c
   37dd0:	add	r3, r2, r3
   37dd4:	str	r3, [fp, #-168]	; 0xffffff58
   37dd8:	mov	r3, #0
   37ddc:	strb	r3, [fp, #-172]	; 0xffffff54
   37de0:	ldr	r3, [fp, #-364]	; 0xfffffe94
   37de4:	str	r3, [fp, #-112]	; 0xffffff90
   37de8:	mov	r3, #0
   37dec:	strb	r3, [fp, #-128]	; 0xffffff80
   37df0:	sub	r3, fp, #128	; 0x80
   37df4:	add	r3, r3, #4
   37df8:	mov	r2, #8
   37dfc:	mov	r1, #0
   37e00:	mov	r0, r3
   37e04:	bl	1153c <memset@plt>
   37e08:	mov	r3, #0
   37e0c:	strb	r3, [fp, #-116]	; 0xffffff8c
   37e10:	sub	r3, fp, #128	; 0x80
   37e14:	mov	r0, r3
   37e18:	bl	3820c <ftello64@plt+0x26ba4>
   37e1c:	ldrb	r3, [fp, #-104]	; 0xffffff98
   37e20:	eor	r3, r3, #1
   37e24:	uxtb	r3, r3
   37e28:	cmp	r3, #0
   37e2c:	bne	37e3c <ftello64@plt+0x267d4>
   37e30:	ldr	r3, [fp, #-100]	; 0xffffff9c
   37e34:	cmp	r3, #0
   37e38:	beq	37e44 <ftello64@plt+0x267dc>
   37e3c:	mov	r3, #1
   37e40:	b	37e48 <ftello64@plt+0x267e0>
   37e44:	mov	r3, #0
   37e48:	cmp	r3, #0
   37e4c:	bne	37e54 <ftello64@plt+0x267ec>
   37e50:	bl	1162c <abort@plt>
   37e54:	ldr	r2, [fp, #-112]	; 0xffffff90
   37e58:	ldr	r3, [fp, #-108]	; 0xffffff94
   37e5c:	add	r3, r2, r3
   37e60:	str	r3, [fp, #-112]	; 0xffffff90
   37e64:	mov	r3, #0
   37e68:	strb	r3, [fp, #-116]	; 0xffffff8c
   37e6c:	sub	r3, fp, #128	; 0x80
   37e70:	mov	r0, r3
   37e74:	bl	3820c <ftello64@plt+0x26ba4>
   37e78:	ldrb	r3, [fp, #-104]	; 0xffffff98
   37e7c:	eor	r3, r3, #1
   37e80:	uxtb	r3, r3
   37e84:	cmp	r3, #0
   37e88:	bne	37e98 <ftello64@plt+0x26830>
   37e8c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   37e90:	cmp	r3, #0
   37e94:	beq	37ea0 <ftello64@plt+0x26838>
   37e98:	mov	r3, #1
   37e9c:	b	37ea4 <ftello64@plt+0x2683c>
   37ea0:	mov	r3, #0
   37ea4:	cmp	r3, #0
   37ea8:	bne	37eb4 <ftello64@plt+0x2684c>
   37eac:	ldr	r3, [fp, #-224]	; 0xffffff20
   37eb0:	b	381f4 <ftello64@plt+0x26b8c>
   37eb4:	sub	r3, fp, #184	; 0xb8
   37eb8:	mov	r0, r3
   37ebc:	bl	3820c <ftello64@plt+0x26ba4>
   37ec0:	ldrb	r3, [fp, #-160]	; 0xffffff60
   37ec4:	eor	r3, r3, #1
   37ec8:	uxtb	r3, r3
   37ecc:	cmp	r3, #0
   37ed0:	bne	37ee0 <ftello64@plt+0x26878>
   37ed4:	ldr	r3, [fp, #-156]	; 0xffffff64
   37ed8:	cmp	r3, #0
   37edc:	beq	37ee8 <ftello64@plt+0x26880>
   37ee0:	mov	r3, #1
   37ee4:	b	37eec <ftello64@plt+0x26884>
   37ee8:	mov	r3, #0
   37eec:	cmp	r3, #0
   37ef0:	bne	37efc <ftello64@plt+0x26894>
   37ef4:	mov	r3, #0
   37ef8:	b	381f4 <ftello64@plt+0x26b8c>
   37efc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37f00:	add	r3, r3, #1
   37f04:	str	r3, [fp, #-24]	; 0xffffffe8
   37f08:	ldrb	r3, [fp, #-160]	; 0xffffff60
   37f0c:	cmp	r3, #0
   37f10:	beq	37f3c <ftello64@plt+0x268d4>
   37f14:	ldrb	r3, [fp, #-104]	; 0xffffff98
   37f18:	cmp	r3, #0
   37f1c:	beq	37f3c <ftello64@plt+0x268d4>
   37f20:	ldr	r2, [fp, #-156]	; 0xffffff64
   37f24:	ldr	r3, [fp, #-100]	; 0xffffff9c
   37f28:	cmp	r2, r3
   37f2c:	movne	r3, #1
   37f30:	moveq	r3, #0
   37f34:	uxtb	r3, r3
   37f38:	b	37f80 <ftello64@plt+0x26918>
   37f3c:	ldr	r2, [fp, #-164]	; 0xffffff5c
   37f40:	ldr	r3, [fp, #-108]	; 0xffffff94
   37f44:	cmp	r2, r3
   37f48:	bne	37f6c <ftello64@plt+0x26904>
   37f4c:	ldr	r3, [fp, #-168]	; 0xffffff58
   37f50:	ldr	r1, [fp, #-112]	; 0xffffff90
   37f54:	ldr	r2, [fp, #-164]	; 0xffffff5c
   37f58:	mov	r0, r3
   37f5c:	bl	11380 <memcmp@plt>
   37f60:	mov	r3, r0
   37f64:	cmp	r3, #0
   37f68:	beq	37f74 <ftello64@plt+0x2690c>
   37f6c:	mov	r3, #1
   37f70:	b	37f78 <ftello64@plt+0x26910>
   37f74:	mov	r3, #0
   37f78:	and	r3, r3, #1
   37f7c:	uxtb	r3, r3
   37f80:	cmp	r3, #0
   37f84:	bne	37fbc <ftello64@plt+0x26954>
   37f88:	ldr	r2, [fp, #-168]	; 0xffffff58
   37f8c:	ldr	r3, [fp, #-164]	; 0xffffff5c
   37f90:	add	r3, r2, r3
   37f94:	str	r3, [fp, #-168]	; 0xffffff58
   37f98:	mov	r3, #0
   37f9c:	strb	r3, [fp, #-172]	; 0xffffff54
   37fa0:	ldr	r2, [fp, #-112]	; 0xffffff90
   37fa4:	ldr	r3, [fp, #-108]	; 0xffffff94
   37fa8:	add	r3, r2, r3
   37fac:	str	r3, [fp, #-112]	; 0xffffff90
   37fb0:	mov	r3, #0
   37fb4:	strb	r3, [fp, #-116]	; 0xffffff8c
   37fb8:	b	37e6c <ftello64@plt+0x26804>
   37fbc:	nop	{0}
   37fc0:	ldr	r2, [fp, #-224]	; 0xffffff20
   37fc4:	ldr	r3, [fp, #-220]	; 0xffffff24
   37fc8:	add	r3, r2, r3
   37fcc:	str	r3, [fp, #-224]	; 0xffffff20
   37fd0:	mov	r3, #0
   37fd4:	strb	r3, [fp, #-228]	; 0xffffff1c
   37fd8:	b	37b70 <ftello64@plt+0x26508>
   37fdc:	ldr	r3, [fp, #-360]	; 0xfffffe98
   37fe0:	b	381f4 <ftello64@plt+0x26b8c>
   37fe4:	ldr	r3, [fp, #-364]	; 0xfffffe94
   37fe8:	ldrb	r3, [r3]
   37fec:	cmp	r3, #0
   37ff0:	beq	381f0 <ftello64@plt+0x26b88>
   37ff4:	mov	r3, #1
   37ff8:	strb	r3, [fp, #-33]	; 0xffffffdf
   37ffc:	mov	r3, #0
   38000:	str	r3, [fp, #-40]	; 0xffffffd8
   38004:	mov	r3, #0
   38008:	str	r3, [fp, #-44]	; 0xffffffd4
   3800c:	mov	r3, #0
   38010:	str	r3, [fp, #-48]	; 0xffffffd0
   38014:	ldr	r3, [fp, #-364]	; 0xfffffe94
   38018:	str	r3, [fp, #-52]	; 0xffffffcc
   3801c:	ldr	r3, [fp, #-364]	; 0xfffffe94
   38020:	add	r2, r3, #1
   38024:	str	r2, [fp, #-364]	; 0xfffffe94
   38028:	ldrb	r3, [r3]
   3802c:	strb	r3, [fp, #-62]	; 0xffffffc2
   38030:	ldr	r3, [fp, #-360]	; 0xfffffe98
   38034:	ldrb	r3, [r3]
   38038:	cmp	r3, #0
   3803c:	bne	38048 <ftello64@plt+0x269e0>
   38040:	mov	r3, #0
   38044:	b	381f4 <ftello64@plt+0x26b8c>
   38048:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   3804c:	cmp	r3, #0
   38050:	beq	3812c <ftello64@plt+0x26ac4>
   38054:	ldr	r3, [fp, #-40]	; 0xffffffd8
   38058:	cmp	r3, #9
   3805c:	bls	3812c <ftello64@plt+0x26ac4>
   38060:	ldr	r2, [fp, #-40]	; 0xffffffd8
   38064:	mov	r3, r2
   38068:	lsl	r3, r3, #2
   3806c:	add	r3, r3, r2
   38070:	ldr	r2, [fp, #-44]	; 0xffffffd4
   38074:	cmp	r2, r3
   38078:	bcc	3812c <ftello64@plt+0x26ac4>
   3807c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   38080:	cmp	r3, #0
   38084:	beq	380d0 <ftello64@plt+0x26a68>
   38088:	ldr	r2, [fp, #-44]	; 0xffffffd4
   3808c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   38090:	sub	r3, r2, r3
   38094:	mov	r1, r3
   38098:	ldr	r0, [fp, #-52]	; 0xffffffcc
   3809c:	bl	11584 <strnlen@plt>
   380a0:	mov	r2, r0
   380a4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   380a8:	add	r3, r3, r2
   380ac:	str	r3, [fp, #-52]	; 0xffffffcc
   380b0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   380b4:	ldrb	r3, [r3]
   380b8:	cmp	r3, #0
   380bc:	bne	380c8 <ftello64@plt+0x26a60>
   380c0:	mov	r3, #0
   380c4:	str	r3, [fp, #-52]	; 0xffffffcc
   380c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   380cc:	str	r3, [fp, #-48]	; 0xffffffd0
   380d0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   380d4:	cmp	r3, #0
   380d8:	bne	3812c <ftello64@plt+0x26ac4>
   380dc:	ldr	r3, [fp, #-364]	; 0xfffffe94
   380e0:	sub	r4, r3, #1
   380e4:	ldr	r3, [fp, #-364]	; 0xfffffe94
   380e8:	sub	r3, r3, #1
   380ec:	mov	r0, r3
   380f0:	bl	114e8 <strlen@plt>
   380f4:	mov	r2, r0
   380f8:	sub	r3, fp, #72	; 0x48
   380fc:	mov	r1, r4
   38100:	ldr	r0, [fp, #-360]	; 0xfffffe98
   38104:	bl	37008 <ftello64@plt+0x259a0>
   38108:	mov	r3, r0
   3810c:	strb	r3, [fp, #-63]	; 0xffffffc1
   38110:	ldrb	r3, [fp, #-63]	; 0xffffffc1
   38114:	cmp	r3, #0
   38118:	beq	38124 <ftello64@plt+0x26abc>
   3811c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   38120:	b	381f4 <ftello64@plt+0x26b8c>
   38124:	mov	r3, #0
   38128:	strb	r3, [fp, #-33]	; 0xffffffdf
   3812c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   38130:	add	r3, r3, #1
   38134:	str	r3, [fp, #-40]	; 0xffffffd8
   38138:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3813c:	add	r3, r3, #1
   38140:	str	r3, [fp, #-44]	; 0xffffffd4
   38144:	ldr	r3, [fp, #-360]	; 0xfffffe98
   38148:	ldrb	r3, [r3]
   3814c:	ldrb	r2, [fp, #-62]	; 0xffffffc2
   38150:	cmp	r2, r3
   38154:	bne	381e0 <ftello64@plt+0x26b78>
   38158:	ldr	r3, [fp, #-360]	; 0xfffffe98
   3815c:	add	r3, r3, #1
   38160:	str	r3, [fp, #-56]	; 0xffffffc8
   38164:	ldr	r3, [fp, #-364]	; 0xfffffe94
   38168:	str	r3, [fp, #-60]	; 0xffffffc4
   3816c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   38170:	ldrb	r3, [r3]
   38174:	cmp	r3, #0
   38178:	bne	38184 <ftello64@plt+0x26b1c>
   3817c:	ldr	r3, [fp, #-360]	; 0xfffffe98
   38180:	b	381f4 <ftello64@plt+0x26b8c>
   38184:	ldr	r3, [fp, #-56]	; 0xffffffc8
   38188:	ldrb	r3, [r3]
   3818c:	cmp	r3, #0
   38190:	bne	3819c <ftello64@plt+0x26b34>
   38194:	mov	r3, #0
   38198:	b	381f4 <ftello64@plt+0x26b8c>
   3819c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   381a0:	add	r3, r3, #1
   381a4:	str	r3, [fp, #-44]	; 0xffffffd4
   381a8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   381ac:	ldrb	r2, [r3]
   381b0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   381b4:	ldrb	r3, [r3]
   381b8:	cmp	r2, r3
   381bc:	bne	381dc <ftello64@plt+0x26b74>
   381c0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   381c4:	add	r3, r3, #1
   381c8:	str	r3, [fp, #-56]	; 0xffffffc8
   381cc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   381d0:	add	r3, r3, #1
   381d4:	str	r3, [fp, #-60]	; 0xffffffc4
   381d8:	b	3816c <ftello64@plt+0x26b04>
   381dc:	nop	{0}
   381e0:	ldr	r3, [fp, #-360]	; 0xfffffe98
   381e4:	add	r3, r3, #1
   381e8:	str	r3, [fp, #-360]	; 0xfffffe98
   381ec:	b	38030 <ftello64@plt+0x269c8>
   381f0:	ldr	r3, [fp, #-360]	; 0xfffffe98
   381f4:	mov	r0, r3
   381f8:	sub	sp, fp, #8
   381fc:	ldr	r4, [sp]
   38200:	ldr	fp, [sp, #4]
   38204:	add	sp, sp, #8
   38208:	pop	{pc}		; (ldr pc, [sp], #4)
   3820c:	strd	r4, [sp, #-20]!	; 0xffffffec
   38210:	str	r6, [sp, #8]
   38214:	str	fp, [sp, #12]
   38218:	str	lr, [sp, #16]
   3821c:	add	fp, sp, #16
   38220:	sub	sp, sp, #12
   38224:	str	r0, [fp, #-24]	; 0xffffffe8
   38228:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3822c:	ldrb	r3, [r3, #12]
   38230:	cmp	r3, #0
   38234:	bne	38468 <ftello64@plt+0x26e00>
   38238:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3823c:	ldrb	r3, [r3]
   38240:	cmp	r3, #0
   38244:	bne	382e8 <ftello64@plt+0x26c80>
   38248:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3824c:	ldr	r3, [r3, #16]
   38250:	ldrb	r3, [r3]
   38254:	mov	r0, r3
   38258:	bl	39778 <ftello64@plt+0x28110>
   3825c:	mov	r3, r0
   38260:	cmp	r3, #0
   38264:	beq	3829c <ftello64@plt+0x26c34>
   38268:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3826c:	mov	r2, #1
   38270:	str	r2, [r3, #20]
   38274:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38278:	ldr	r3, [r3, #16]
   3827c:	ldrb	r3, [r3]
   38280:	mov	r2, r3
   38284:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38288:	str	r2, [r3, #28]
   3828c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38290:	mov	r2, #1
   38294:	strb	r2, [r3, #24]
   38298:	b	38458 <ftello64@plt+0x26df0>
   3829c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   382a0:	add	r3, r3, #4
   382a4:	mov	r0, r3
   382a8:	bl	11368 <mbsinit@plt>
   382ac:	mov	r3, r0
   382b0:	cmp	r3, #0
   382b4:	bne	382d8 <ftello64@plt+0x26c70>
   382b8:	movw	r3, #44992	; 0xafc0
   382bc:	movt	r3, #3
   382c0:	mov	r2, #143	; 0x8f
   382c4:	movw	r1, #44908	; 0xaf6c
   382c8:	movt	r1, #3
   382cc:	movw	r0, #44924	; 0xaf7c
   382d0:	movt	r0, #3
   382d4:	bl	11650 <__assert_fail@plt>
   382d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   382dc:	mov	r2, #1
   382e0:	strb	r2, [r3]
   382e4:	b	382ec <ftello64@plt+0x26c84>
   382e8:	nop	{0}
   382ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   382f0:	add	r4, r3, #28
   382f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   382f8:	ldr	r5, [r3, #16]
   382fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38300:	ldr	r6, [r3, #16]
   38304:	bl	11410 <__ctype_get_mb_cur_max@plt>
   38308:	mov	r3, r0
   3830c:	mov	r1, r3
   38310:	mov	r0, r6
   38314:	bl	38e80 <ftello64@plt+0x27818>
   38318:	mov	r2, r0
   3831c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38320:	add	r3, r3, #4
   38324:	mov	r1, r5
   38328:	mov	r0, r4
   3832c:	bl	36f50 <ftello64@plt+0x258e8>
   38330:	mov	r2, r0
   38334:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38338:	str	r2, [r3, #20]
   3833c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38340:	ldr	r3, [r3, #20]
   38344:	cmn	r3, #1
   38348:	bne	38368 <ftello64@plt+0x26d00>
   3834c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38350:	mov	r2, #1
   38354:	str	r2, [r3, #20]
   38358:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3835c:	mov	r2, #0
   38360:	strb	r2, [r3, #24]
   38364:	b	38458 <ftello64@plt+0x26df0>
   38368:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3836c:	ldr	r3, [r3, #20]
   38370:	cmn	r3, #2
   38374:	bne	383a4 <ftello64@plt+0x26d3c>
   38378:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3837c:	ldr	r3, [r3, #16]
   38380:	mov	r0, r3
   38384:	bl	114e8 <strlen@plt>
   38388:	mov	r2, r0
   3838c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38390:	str	r2, [r3, #20]
   38394:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38398:	mov	r2, #0
   3839c:	strb	r2, [r3, #24]
   383a0:	b	38458 <ftello64@plt+0x26df0>
   383a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   383a8:	ldr	r3, [r3, #20]
   383ac:	cmp	r3, #0
   383b0:	bne	38424 <ftello64@plt+0x26dbc>
   383b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   383b8:	mov	r2, #1
   383bc:	str	r2, [r3, #20]
   383c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   383c4:	ldr	r3, [r3, #16]
   383c8:	ldrb	r3, [r3]
   383cc:	cmp	r3, #0
   383d0:	beq	383f4 <ftello64@plt+0x26d8c>
   383d4:	movw	r3, #44992	; 0xafc0
   383d8:	movt	r3, #3
   383dc:	mov	r2, #171	; 0xab
   383e0:	movw	r1, #44908	; 0xaf6c
   383e4:	movt	r1, #3
   383e8:	movw	r0, #44948	; 0xaf94
   383ec:	movt	r0, #3
   383f0:	bl	11650 <__assert_fail@plt>
   383f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   383f8:	ldr	r3, [r3, #28]
   383fc:	cmp	r3, #0
   38400:	beq	38424 <ftello64@plt+0x26dbc>
   38404:	movw	r3, #44992	; 0xafc0
   38408:	movt	r3, #3
   3840c:	mov	r2, #172	; 0xac
   38410:	movw	r1, #44908	; 0xaf6c
   38414:	movt	r1, #3
   38418:	movw	r0, #44972	; 0xafac
   3841c:	movt	r0, #3
   38420:	bl	11650 <__assert_fail@plt>
   38424:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38428:	mov	r2, #1
   3842c:	strb	r2, [r3, #24]
   38430:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38434:	add	r3, r3, #4
   38438:	mov	r0, r3
   3843c:	bl	11368 <mbsinit@plt>
   38440:	mov	r3, r0
   38444:	cmp	r3, #0
   38448:	beq	38458 <ftello64@plt+0x26df0>
   3844c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38450:	mov	r2, #0
   38454:	strb	r2, [r3]
   38458:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3845c:	mov	r2, #1
   38460:	strb	r2, [r3, #12]
   38464:	b	3846c <ftello64@plt+0x26e04>
   38468:	nop	{0}
   3846c:	sub	sp, fp, #16
   38470:	ldrd	r4, [sp]
   38474:	ldr	r6, [sp, #8]
   38478:	ldr	fp, [sp, #12]
   3847c:	add	sp, sp, #16
   38480:	pop	{pc}		; (ldr pc, [sp], #4)
   38484:	push	{fp}		; (str fp, [sp, #-4]!)
   38488:	add	fp, sp, #0
   3848c:	sub	sp, sp, #12
   38490:	str	r0, [fp, #-8]
   38494:	str	r1, [fp, #-12]
   38498:	ldr	r3, [fp, #-8]
   3849c:	ldr	r2, [r3, #16]
   384a0:	ldr	r3, [fp, #-12]
   384a4:	add	r2, r2, r3
   384a8:	ldr	r3, [fp, #-8]
   384ac:	str	r2, [r3, #16]
   384b0:	nop	{0}
   384b4:	add	sp, fp, #0
   384b8:	pop	{fp}		; (ldr fp, [sp], #4)
   384bc:	bx	lr
   384c0:	str	fp, [sp, #-8]!
   384c4:	str	lr, [sp, #4]
   384c8:	add	fp, sp, #4
   384cc:	sub	sp, sp, #8
   384d0:	str	r0, [fp, #-8]
   384d4:	str	r1, [fp, #-12]
   384d8:	ldr	r3, [fp, #-12]
   384dc:	ldrb	r2, [r3]
   384e0:	ldr	r3, [fp, #-8]
   384e4:	strb	r2, [r3]
   384e8:	ldr	r3, [fp, #-8]
   384ec:	ldrb	r3, [r3]
   384f0:	cmp	r3, #0
   384f4:	beq	38518 <ftello64@plt+0x26eb0>
   384f8:	ldr	r3, [fp, #-8]
   384fc:	add	r0, r3, #4
   38500:	ldr	r3, [fp, #-12]
   38504:	add	r3, r3, #4
   38508:	mov	r2, #8
   3850c:	mov	r1, r3
   38510:	bl	11338 <memcpy@plt>
   38514:	b	38530 <ftello64@plt+0x26ec8>
   38518:	ldr	r3, [fp, #-8]
   3851c:	add	r3, r3, #4
   38520:	mov	r2, #8
   38524:	mov	r1, #0
   38528:	mov	r0, r3
   3852c:	bl	1153c <memset@plt>
   38530:	ldr	r3, [fp, #-12]
   38534:	ldrb	r2, [r3, #12]
   38538:	ldr	r3, [fp, #-8]
   3853c:	strb	r2, [r3, #12]
   38540:	ldr	r3, [fp, #-8]
   38544:	add	r2, r3, #16
   38548:	ldr	r3, [fp, #-12]
   3854c:	add	r3, r3, #16
   38550:	mov	r1, r3
   38554:	mov	r0, r2
   38558:	bl	396b0 <ftello64@plt+0x28048>
   3855c:	nop	{0}
   38560:	sub	sp, fp, #4
   38564:	ldr	fp, [sp]
   38568:	add	sp, sp, #4
   3856c:	pop	{pc}		; (ldr pc, [sp], #4)
   38570:	str	fp, [sp, #-8]!
   38574:	str	lr, [sp, #4]
   38578:	add	fp, sp, #4
   3857c:	sub	sp, sp, #24
   38580:	str	r0, [fp, #-16]
   38584:	str	r1, [fp, #-20]	; 0xffffffec
   38588:	str	r2, [fp, #-24]	; 0xffffffe8
   3858c:	mov	ip, #0
   38590:	ldr	r2, [fp, #-20]	; 0xffffffec
   38594:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38598:	umull	r0, r1, r2, r3
   3859c:	mov	r2, #0
   385a0:	mov	r3, #0
   385a4:	mov	r2, r1
   385a8:	mov	r3, #0
   385ac:	cmp	r2, #0
   385b0:	beq	385b8 <ftello64@plt+0x26f50>
   385b4:	mov	ip, #1
   385b8:	mov	r3, r0
   385bc:	str	r3, [fp, #-8]
   385c0:	mov	r3, ip
   385c4:	and	r3, r3, #1
   385c8:	uxtb	r3, r3
   385cc:	cmp	r3, #0
   385d0:	beq	385ec <ftello64@plt+0x26f84>
   385d4:	bl	1150c <__errno_location@plt>
   385d8:	mov	r2, r0
   385dc:	mov	r3, #12
   385e0:	str	r3, [r2]
   385e4:	mov	r3, #0
   385e8:	b	38600 <ftello64@plt+0x26f98>
   385ec:	ldr	r3, [fp, #-8]
   385f0:	mov	r1, r3
   385f4:	ldr	r0, [fp, #-16]
   385f8:	bl	35ffc <ftello64@plt+0x24994>
   385fc:	mov	r3, r0
   38600:	mov	r0, r3
   38604:	sub	sp, fp, #4
   38608:	ldr	fp, [sp]
   3860c:	add	sp, sp, #4
   38610:	pop	{pc}		; (ldr pc, [sp], #4)
   38614:	str	fp, [sp, #-8]!
   38618:	str	lr, [sp, #4]
   3861c:	add	fp, sp, #4
   38620:	sub	sp, sp, #4160	; 0x1040
   38624:	sub	sp, sp, #32
   38628:	sub	ip, fp, #4096	; 0x1000
   3862c:	sub	ip, ip, #4
   38630:	str	r0, [ip, #-76]	; 0xffffffb4
   38634:	sub	r0, fp, #4096	; 0x1000
   38638:	sub	r0, r0, #4
   3863c:	str	r1, [r0, #-80]	; 0xffffffb0
   38640:	sub	r1, fp, #4096	; 0x1000
   38644:	sub	r1, r1, #4
   38648:	str	r2, [r1, #-84]	; 0xffffffac
   3864c:	sub	r2, fp, #4096	; 0x1000
   38650:	sub	r2, r2, #4
   38654:	str	r3, [r2, #-88]	; 0xffffffa8
   38658:	sub	r3, fp, #4096	; 0x1000
   3865c:	sub	r3, r3, #4
   38660:	mov	r0, r3
   38664:	mov	r3, #0
   38668:	str	r3, [sp]
   3866c:	mov	r3, #0
   38670:	mov	r2, #0
   38674:	mov	r1, #0
   38678:	ldr	r0, [r0, #-84]	; 0xffffffac
   3867c:	bl	112b4 <iconv@plt>
   38680:	mov	r3, #0
   38684:	str	r3, [fp, #-12]
   38688:	sub	r3, fp, #4096	; 0x1000
   3868c:	sub	r3, r3, #4
   38690:	ldr	r3, [r3, #-76]	; 0xffffffb4
   38694:	str	r3, [fp, #-36]	; 0xffffffdc
   38698:	sub	r3, fp, #4096	; 0x1000
   3869c:	sub	r3, r3, #4
   386a0:	ldr	r3, [r3, #-80]	; 0xffffffb0
   386a4:	str	r3, [fp, #-40]	; 0xffffffd8
   386a8:	b	38754 <ftello64@plt+0x270ec>
   386ac:	sub	r3, fp, #4160	; 0x1040
   386b0:	sub	r3, r3, #4
   386b4:	sub	r3, r3, #4
   386b8:	str	r3, [fp, #-44]	; 0xffffffd4
   386bc:	mov	r3, #4096	; 0x1000
   386c0:	str	r3, [fp, #-48]	; 0xffffffd0
   386c4:	sub	ip, fp, #44	; 0x2c
   386c8:	sub	r2, fp, #40	; 0x28
   386cc:	sub	r1, fp, #36	; 0x24
   386d0:	sub	r3, fp, #4096	; 0x1000
   386d4:	sub	r3, r3, #4
   386d8:	mov	r0, r3
   386dc:	sub	r3, fp, #48	; 0x30
   386e0:	str	r3, [sp]
   386e4:	mov	r3, ip
   386e8:	ldr	r0, [r0, #-84]	; 0xffffffac
   386ec:	bl	112b4 <iconv@plt>
   386f0:	str	r0, [fp, #-16]
   386f4:	ldr	r3, [fp, #-16]
   386f8:	cmn	r3, #1
   386fc:	bne	38730 <ftello64@plt+0x270c8>
   38700:	bl	1150c <__errno_location@plt>
   38704:	mov	r3, r0
   38708:	ldr	r3, [r3]
   3870c:	cmp	r3, #7
   38710:	beq	38730 <ftello64@plt+0x270c8>
   38714:	bl	1150c <__errno_location@plt>
   38718:	mov	r3, r0
   3871c:	ldr	r3, [r3]
   38720:	cmp	r3, #22
   38724:	beq	38764 <ftello64@plt+0x270fc>
   38728:	mvn	r3, #0
   3872c:	b	389ec <ftello64@plt+0x27384>
   38730:	ldr	r2, [fp, #-44]	; 0xffffffd4
   38734:	sub	r3, fp, #4160	; 0x1040
   38738:	sub	r3, r3, #4
   3873c:	sub	r3, r3, #4
   38740:	sub	r3, r2, r3
   38744:	mov	r2, r3
   38748:	ldr	r3, [fp, #-12]
   3874c:	add	r3, r3, r2
   38750:	str	r3, [fp, #-12]
   38754:	ldr	r3, [fp, #-40]	; 0xffffffd8
   38758:	cmp	r3, #0
   3875c:	bne	386ac <ftello64@plt+0x27044>
   38760:	b	38768 <ftello64@plt+0x27100>
   38764:	nop	{0}
   38768:	sub	r3, fp, #4160	; 0x1040
   3876c:	sub	r3, r3, #4
   38770:	sub	r3, r3, #4
   38774:	str	r3, [fp, #-52]	; 0xffffffcc
   38778:	mov	r3, #4096	; 0x1000
   3877c:	str	r3, [fp, #-56]	; 0xffffffc8
   38780:	sub	r2, fp, #52	; 0x34
   38784:	sub	r3, fp, #4096	; 0x1000
   38788:	sub	r3, r3, #4
   3878c:	mov	r0, r3
   38790:	sub	r3, fp, #56	; 0x38
   38794:	str	r3, [sp]
   38798:	mov	r3, r2
   3879c:	mov	r2, #0
   387a0:	mov	r1, #0
   387a4:	ldr	r0, [r0, #-84]	; 0xffffffac
   387a8:	bl	112b4 <iconv@plt>
   387ac:	str	r0, [fp, #-20]	; 0xffffffec
   387b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   387b4:	cmn	r3, #1
   387b8:	bne	387c4 <ftello64@plt+0x2715c>
   387bc:	mvn	r3, #0
   387c0:	b	389ec <ftello64@plt+0x27384>
   387c4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   387c8:	sub	r3, fp, #4160	; 0x1040
   387cc:	sub	r3, r3, #4
   387d0:	sub	r3, r3, #4
   387d4:	sub	r3, r2, r3
   387d8:	mov	r2, r3
   387dc:	ldr	r3, [fp, #-12]
   387e0:	add	r3, r3, r2
   387e4:	str	r3, [fp, #-12]
   387e8:	ldr	r3, [fp, #-12]
   387ec:	str	r3, [fp, #-24]	; 0xffffffe8
   387f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   387f4:	cmp	r3, #0
   387f8:	bne	38810 <ftello64@plt+0x271a8>
   387fc:	ldr	r3, [fp, #4]
   38800:	mov	r2, #0
   38804:	str	r2, [r3]
   38808:	mov	r3, #0
   3880c:	b	389ec <ftello64@plt+0x27384>
   38810:	sub	r3, fp, #4096	; 0x1000
   38814:	sub	r3, r3, #4
   38818:	ldr	r3, [r3, #-88]	; 0xffffffa8
   3881c:	ldr	r3, [r3]
   38820:	cmp	r3, #0
   38824:	beq	38854 <ftello64@plt+0x271ec>
   38828:	ldr	r3, [fp, #4]
   3882c:	ldr	r3, [r3]
   38830:	ldr	r2, [fp, #-24]	; 0xffffffe8
   38834:	cmp	r2, r3
   38838:	bhi	38854 <ftello64@plt+0x271ec>
   3883c:	sub	r3, fp, #4096	; 0x1000
   38840:	sub	r3, r3, #4
   38844:	ldr	r3, [r3, #-88]	; 0xffffffa8
   38848:	ldr	r3, [r3]
   3884c:	str	r3, [fp, #-8]
   38850:	b	38888 <ftello64@plt+0x27220>
   38854:	ldr	r0, [fp, #-24]	; 0xffffffe8
   38858:	bl	35f6c <ftello64@plt+0x24904>
   3885c:	mov	r3, r0
   38860:	str	r3, [fp, #-8]
   38864:	ldr	r3, [fp, #-8]
   38868:	cmp	r3, #0
   3886c:	bne	38888 <ftello64@plt+0x27220>
   38870:	bl	1150c <__errno_location@plt>
   38874:	mov	r2, r0
   38878:	mov	r3, #12
   3887c:	str	r3, [r2]
   38880:	mvn	r3, #0
   38884:	b	389ec <ftello64@plt+0x27384>
   38888:	sub	r3, fp, #4096	; 0x1000
   3888c:	sub	r3, r3, #4
   38890:	mov	r0, r3
   38894:	mov	r3, #0
   38898:	str	r3, [sp]
   3889c:	mov	r3, #0
   388a0:	mov	r2, #0
   388a4:	mov	r1, #0
   388a8:	ldr	r0, [r0, #-84]	; 0xffffffac
   388ac:	bl	112b4 <iconv@plt>
   388b0:	sub	r3, fp, #4096	; 0x1000
   388b4:	sub	r3, r3, #4
   388b8:	ldr	r3, [r3, #-76]	; 0xffffffb4
   388bc:	str	r3, [fp, #-60]	; 0xffffffc4
   388c0:	sub	r3, fp, #4096	; 0x1000
   388c4:	sub	r3, r3, #4
   388c8:	ldr	r3, [r3, #-80]	; 0xffffffb0
   388cc:	str	r3, [fp, #-64]	; 0xffffffc0
   388d0:	ldr	r3, [fp, #-8]
   388d4:	str	r3, [fp, #-68]	; 0xffffffbc
   388d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   388dc:	str	r3, [fp, #-72]	; 0xffffffb8
   388e0:	b	38938 <ftello64@plt+0x272d0>
   388e4:	sub	ip, fp, #68	; 0x44
   388e8:	sub	r2, fp, #64	; 0x40
   388ec:	sub	r1, fp, #60	; 0x3c
   388f0:	sub	r3, fp, #4096	; 0x1000
   388f4:	sub	r3, r3, #4
   388f8:	mov	r0, r3
   388fc:	sub	r3, fp, #72	; 0x48
   38900:	str	r3, [sp]
   38904:	mov	r3, ip
   38908:	ldr	r0, [r0, #-84]	; 0xffffffac
   3890c:	bl	112b4 <iconv@plt>
   38910:	str	r0, [fp, #-28]	; 0xffffffe4
   38914:	ldr	r3, [fp, #-28]	; 0xffffffe4
   38918:	cmn	r3, #1
   3891c:	bne	38938 <ftello64@plt+0x272d0>
   38920:	bl	1150c <__errno_location@plt>
   38924:	mov	r3, r0
   38928:	ldr	r3, [r3]
   3892c:	cmp	r3, #22
   38930:	bne	389b8 <ftello64@plt+0x27350>
   38934:	b	38944 <ftello64@plt+0x272dc>
   38938:	ldr	r3, [fp, #-64]	; 0xffffffc0
   3893c:	cmp	r3, #0
   38940:	bne	388e4 <ftello64@plt+0x2727c>
   38944:	sub	r2, fp, #68	; 0x44
   38948:	sub	r3, fp, #4096	; 0x1000
   3894c:	sub	r3, r3, #4
   38950:	mov	r0, r3
   38954:	sub	r3, fp, #72	; 0x48
   38958:	str	r3, [sp]
   3895c:	mov	r3, r2
   38960:	mov	r2, #0
   38964:	mov	r1, #0
   38968:	ldr	r0, [r0, #-84]	; 0xffffffac
   3896c:	bl	112b4 <iconv@plt>
   38970:	str	r0, [fp, #-32]	; 0xffffffe0
   38974:	ldr	r3, [fp, #-32]	; 0xffffffe0
   38978:	cmn	r3, #1
   3897c:	beq	389c0 <ftello64@plt+0x27358>
   38980:	ldr	r3, [fp, #-72]	; 0xffffffb8
   38984:	cmp	r3, #0
   38988:	beq	38990 <ftello64@plt+0x27328>
   3898c:	bl	1162c <abort@plt>
   38990:	sub	r3, fp, #4096	; 0x1000
   38994:	sub	r3, r3, #4
   38998:	ldr	r3, [r3, #-88]	; 0xffffffa8
   3899c:	ldr	r2, [fp, #-8]
   389a0:	str	r2, [r3]
   389a4:	ldr	r3, [fp, #4]
   389a8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   389ac:	str	r2, [r3]
   389b0:	mov	r3, #0
   389b4:	b	389ec <ftello64@plt+0x27384>
   389b8:	nop	{0}
   389bc:	b	389c4 <ftello64@plt+0x2735c>
   389c0:	nop	{0}
   389c4:	sub	r3, fp, #4096	; 0x1000
   389c8:	sub	r3, r3, #4
   389cc:	ldr	r3, [r3, #-88]	; 0xffffffa8
   389d0:	ldr	r3, [r3]
   389d4:	ldr	r2, [fp, #-8]
   389d8:	cmp	r2, r3
   389dc:	beq	389e8 <ftello64@plt+0x27380>
   389e0:	ldr	r0, [fp, #-8]
   389e4:	bl	16d88 <ftello64@plt+0x5720>
   389e8:	mvn	r3, #0
   389ec:	mov	r0, r3
   389f0:	sub	sp, fp, #4
   389f4:	ldr	fp, [sp]
   389f8:	add	sp, sp, #4
   389fc:	pop	{pc}		; (ldr pc, [sp], #4)
   38a00:	str	fp, [sp, #-8]!
   38a04:	str	lr, [sp, #4]
   38a08:	add	fp, sp, #4
   38a0c:	sub	sp, sp, #88	; 0x58
   38a10:	str	r0, [fp, #-80]	; 0xffffffb0
   38a14:	str	r1, [fp, #-84]	; 0xffffffac
   38a18:	ldr	r3, [fp, #-80]	; 0xffffffb0
   38a1c:	str	r3, [fp, #-60]	; 0xffffffc4
   38a20:	ldr	r0, [fp, #-80]	; 0xffffffb0
   38a24:	bl	114e8 <strlen@plt>
   38a28:	mov	r3, r0
   38a2c:	str	r3, [fp, #-64]	; 0xffffffc0
   38a30:	ldr	r3, [fp, #-64]	; 0xffffffc0
   38a34:	str	r3, [fp, #-12]
   38a38:	movw	r3, #65535	; 0xffff
   38a3c:	str	r3, [fp, #-16]
   38a40:	ldr	r3, [fp, #-16]
   38a44:	lsr	r3, r3, #4
   38a48:	ldr	r2, [fp, #-12]
   38a4c:	cmp	r2, r3
   38a50:	bhi	38a60 <ftello64@plt+0x273f8>
   38a54:	ldr	r3, [fp, #-12]
   38a58:	lsl	r3, r3, #4
   38a5c:	str	r3, [fp, #-12]
   38a60:	ldr	r3, [fp, #-12]
   38a64:	add	r3, r3, #1
   38a68:	str	r3, [fp, #-12]
   38a6c:	ldr	r0, [fp, #-12]
   38a70:	bl	35f6c <ftello64@plt+0x24904>
   38a74:	mov	r3, r0
   38a78:	str	r3, [fp, #-8]
   38a7c:	ldr	r3, [fp, #-8]
   38a80:	cmp	r3, #0
   38a84:	bne	38aa0 <ftello64@plt+0x27438>
   38a88:	bl	1150c <__errno_location@plt>
   38a8c:	mov	r2, r0
   38a90:	mov	r3, #12
   38a94:	str	r3, [r2]
   38a98:	mov	r3, #0
   38a9c:	b	38d48 <ftello64@plt+0x276e0>
   38aa0:	mov	r3, #0
   38aa4:	str	r3, [sp]
   38aa8:	mov	r3, #0
   38aac:	mov	r2, #0
   38ab0:	mov	r1, #0
   38ab4:	ldr	r0, [fp, #-84]	; 0xffffffac
   38ab8:	bl	112b4 <iconv@plt>
   38abc:	ldr	r3, [fp, #-8]
   38ac0:	str	r3, [fp, #-68]	; 0xffffffbc
   38ac4:	ldr	r3, [fp, #-12]
   38ac8:	sub	r3, r3, #1
   38acc:	str	r3, [fp, #-72]	; 0xffffffb8
   38ad0:	sub	r0, fp, #68	; 0x44
   38ad4:	sub	r2, fp, #64	; 0x40
   38ad8:	sub	r1, fp, #60	; 0x3c
   38adc:	sub	r3, fp, #72	; 0x48
   38ae0:	str	r3, [sp]
   38ae4:	mov	r3, r0
   38ae8:	ldr	r0, [fp, #-84]	; 0xffffffac
   38aec:	bl	112b4 <iconv@plt>
   38af0:	str	r0, [fp, #-20]	; 0xffffffec
   38af4:	ldr	r3, [fp, #-20]	; 0xffffffec
   38af8:	cmn	r3, #1
   38afc:	bne	38bd0 <ftello64@plt+0x27568>
   38b00:	bl	1150c <__errno_location@plt>
   38b04:	mov	r3, r0
   38b08:	ldr	r3, [r3]
   38b0c:	cmp	r3, #22
   38b10:	beq	38bd8 <ftello64@plt+0x27570>
   38b14:	bl	1150c <__errno_location@plt>
   38b18:	mov	r3, r0
   38b1c:	ldr	r3, [r3]
   38b20:	cmp	r3, #7
   38b24:	bne	38d04 <ftello64@plt+0x2769c>
   38b28:	ldr	r2, [fp, #-68]	; 0xffffffbc
   38b2c:	ldr	r3, [fp, #-8]
   38b30:	sub	r3, r2, r3
   38b34:	str	r3, [fp, #-24]	; 0xffffffe8
   38b38:	ldr	r3, [fp, #-12]
   38b3c:	lsl	r3, r3, #1
   38b40:	str	r3, [fp, #-28]	; 0xffffffe4
   38b44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   38b48:	ldr	r3, [fp, #-12]
   38b4c:	cmp	r2, r3
   38b50:	bhi	38b68 <ftello64@plt+0x27500>
   38b54:	bl	1150c <__errno_location@plt>
   38b58:	mov	r2, r0
   38b5c:	mov	r3, #12
   38b60:	str	r3, [r2]
   38b64:	b	38d10 <ftello64@plt+0x276a8>
   38b68:	ldr	r1, [fp, #-28]	; 0xffffffe4
   38b6c:	ldr	r0, [fp, #-8]
   38b70:	bl	35ffc <ftello64@plt+0x24994>
   38b74:	str	r0, [fp, #-32]	; 0xffffffe0
   38b78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   38b7c:	cmp	r3, #0
   38b80:	bne	38b98 <ftello64@plt+0x27530>
   38b84:	bl	1150c <__errno_location@plt>
   38b88:	mov	r2, r0
   38b8c:	mov	r3, #12
   38b90:	str	r3, [r2]
   38b94:	b	38d10 <ftello64@plt+0x276a8>
   38b98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   38b9c:	str	r3, [fp, #-8]
   38ba0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   38ba4:	str	r3, [fp, #-12]
   38ba8:	ldr	r2, [fp, #-8]
   38bac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38bb0:	add	r3, r2, r3
   38bb4:	str	r3, [fp, #-68]	; 0xffffffbc
   38bb8:	ldr	r2, [fp, #-12]
   38bbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38bc0:	sub	r3, r2, r3
   38bc4:	sub	r3, r3, #1
   38bc8:	str	r3, [fp, #-72]	; 0xffffffb8
   38bcc:	b	38ad0 <ftello64@plt+0x27468>
   38bd0:	nop	{0}
   38bd4:	b	38bdc <ftello64@plt+0x27574>
   38bd8:	nop	{0}
   38bdc:	sub	r2, fp, #68	; 0x44
   38be0:	sub	r3, fp, #72	; 0x48
   38be4:	str	r3, [sp]
   38be8:	mov	r3, r2
   38bec:	mov	r2, #0
   38bf0:	mov	r1, #0
   38bf4:	ldr	r0, [fp, #-84]	; 0xffffffac
   38bf8:	bl	112b4 <iconv@plt>
   38bfc:	str	r0, [fp, #-36]	; 0xffffffdc
   38c00:	ldr	r3, [fp, #-36]	; 0xffffffdc
   38c04:	cmn	r3, #1
   38c08:	bne	38cc8 <ftello64@plt+0x27660>
   38c0c:	bl	1150c <__errno_location@plt>
   38c10:	mov	r3, r0
   38c14:	ldr	r3, [r3]
   38c18:	cmp	r3, #7
   38c1c:	bne	38d0c <ftello64@plt+0x276a4>
   38c20:	ldr	r2, [fp, #-68]	; 0xffffffbc
   38c24:	ldr	r3, [fp, #-8]
   38c28:	sub	r3, r2, r3
   38c2c:	str	r3, [fp, #-40]	; 0xffffffd8
   38c30:	ldr	r3, [fp, #-12]
   38c34:	lsl	r3, r3, #1
   38c38:	str	r3, [fp, #-44]	; 0xffffffd4
   38c3c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   38c40:	ldr	r3, [fp, #-12]
   38c44:	cmp	r2, r3
   38c48:	bhi	38c60 <ftello64@plt+0x275f8>
   38c4c:	bl	1150c <__errno_location@plt>
   38c50:	mov	r2, r0
   38c54:	mov	r3, #12
   38c58:	str	r3, [r2]
   38c5c:	b	38d10 <ftello64@plt+0x276a8>
   38c60:	ldr	r1, [fp, #-44]	; 0xffffffd4
   38c64:	ldr	r0, [fp, #-8]
   38c68:	bl	35ffc <ftello64@plt+0x24994>
   38c6c:	str	r0, [fp, #-48]	; 0xffffffd0
   38c70:	ldr	r3, [fp, #-48]	; 0xffffffd0
   38c74:	cmp	r3, #0
   38c78:	bne	38c90 <ftello64@plt+0x27628>
   38c7c:	bl	1150c <__errno_location@plt>
   38c80:	mov	r2, r0
   38c84:	mov	r3, #12
   38c88:	str	r3, [r2]
   38c8c:	b	38d10 <ftello64@plt+0x276a8>
   38c90:	ldr	r3, [fp, #-48]	; 0xffffffd0
   38c94:	str	r3, [fp, #-8]
   38c98:	ldr	r3, [fp, #-44]	; 0xffffffd4
   38c9c:	str	r3, [fp, #-12]
   38ca0:	ldr	r2, [fp, #-8]
   38ca4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   38ca8:	add	r3, r2, r3
   38cac:	str	r3, [fp, #-68]	; 0xffffffbc
   38cb0:	ldr	r2, [fp, #-12]
   38cb4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   38cb8:	sub	r3, r2, r3
   38cbc:	sub	r3, r3, #1
   38cc0:	str	r3, [fp, #-72]	; 0xffffffb8
   38cc4:	b	38bdc <ftello64@plt+0x27574>
   38cc8:	nop	{0}
   38ccc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   38cd0:	add	r2, r3, #1
   38cd4:	str	r2, [fp, #-68]	; 0xffffffbc
   38cd8:	mov	r2, #0
   38cdc:	strb	r2, [r3]
   38ce0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   38ce4:	ldr	r3, [fp, #-8]
   38ce8:	sub	r3, r2, r3
   38cec:	str	r3, [fp, #-52]	; 0xffffffcc
   38cf0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   38cf4:	ldr	r3, [fp, #-12]
   38cf8:	cmp	r2, r3
   38cfc:	bcc	38d20 <ftello64@plt+0x276b8>
   38d00:	b	38d44 <ftello64@plt+0x276dc>
   38d04:	nop	{0}
   38d08:	b	38d10 <ftello64@plt+0x276a8>
   38d0c:	nop	{0}
   38d10:	ldr	r0, [fp, #-8]
   38d14:	bl	16d88 <ftello64@plt+0x5720>
   38d18:	mov	r3, #0
   38d1c:	b	38d48 <ftello64@plt+0x276e0>
   38d20:	ldr	r1, [fp, #-52]	; 0xffffffcc
   38d24:	ldr	r0, [fp, #-8]
   38d28:	bl	35ffc <ftello64@plt+0x24994>
   38d2c:	str	r0, [fp, #-56]	; 0xffffffc8
   38d30:	ldr	r3, [fp, #-56]	; 0xffffffc8
   38d34:	cmp	r3, #0
   38d38:	beq	38d44 <ftello64@plt+0x276dc>
   38d3c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   38d40:	str	r3, [fp, #-8]
   38d44:	ldr	r3, [fp, #-8]
   38d48:	mov	r0, r3
   38d4c:	sub	sp, fp, #4
   38d50:	ldr	fp, [sp]
   38d54:	add	sp, sp, #4
   38d58:	pop	{pc}		; (ldr pc, [sp], #4)
   38d5c:	str	fp, [sp, #-8]!
   38d60:	str	lr, [sp, #4]
   38d64:	add	fp, sp, #4
   38d68:	sub	sp, sp, #32
   38d6c:	str	r0, [fp, #-24]	; 0xffffffe8
   38d70:	str	r1, [fp, #-28]	; 0xffffffe4
   38d74:	str	r2, [fp, #-32]	; 0xffffffe0
   38d78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38d7c:	ldrb	r3, [r3]
   38d80:	cmp	r3, #0
   38d84:	beq	38da0 <ftello64@plt+0x27738>
   38d88:	ldr	r1, [fp, #-32]	; 0xffffffe0
   38d8c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   38d90:	bl	360b4 <ftello64@plt+0x24a4c>
   38d94:	mov	r3, r0
   38d98:	cmp	r3, #0
   38d9c:	bne	38dd4 <ftello64@plt+0x2776c>
   38da0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   38da4:	bl	113a4 <strdup@plt>
   38da8:	mov	r3, r0
   38dac:	str	r3, [fp, #-20]	; 0xffffffec
   38db0:	ldr	r3, [fp, #-20]	; 0xffffffec
   38db4:	cmp	r3, #0
   38db8:	bne	38dcc <ftello64@plt+0x27764>
   38dbc:	bl	1150c <__errno_location@plt>
   38dc0:	mov	r2, r0
   38dc4:	mov	r3, #12
   38dc8:	str	r3, [r2]
   38dcc:	ldr	r3, [fp, #-20]	; 0xffffffec
   38dd0:	b	38e6c <ftello64@plt+0x27804>
   38dd4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   38dd8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   38ddc:	bl	11470 <iconv_open@plt>
   38de0:	str	r0, [fp, #-8]
   38de4:	ldr	r3, [fp, #-8]
   38de8:	cmn	r3, #1
   38dec:	bne	38df8 <ftello64@plt+0x27790>
   38df0:	mov	r3, #0
   38df4:	b	38e6c <ftello64@plt+0x27804>
   38df8:	ldr	r1, [fp, #-8]
   38dfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   38e00:	bl	38a00 <ftello64@plt+0x27398>
   38e04:	mov	r3, r0
   38e08:	str	r3, [fp, #-12]
   38e0c:	ldr	r3, [fp, #-12]
   38e10:	cmp	r3, #0
   38e14:	bne	38e44 <ftello64@plt+0x277dc>
   38e18:	bl	1150c <__errno_location@plt>
   38e1c:	mov	r3, r0
   38e20:	ldr	r3, [r3]
   38e24:	str	r3, [fp, #-16]
   38e28:	ldr	r0, [fp, #-8]
   38e2c:	bl	1129c <iconv_close@plt>
   38e30:	bl	1150c <__errno_location@plt>
   38e34:	mov	r2, r0
   38e38:	ldr	r3, [fp, #-16]
   38e3c:	str	r3, [r2]
   38e40:	b	38e68 <ftello64@plt+0x27800>
   38e44:	ldr	r0, [fp, #-8]
   38e48:	bl	1129c <iconv_close@plt>
   38e4c:	mov	r3, r0
   38e50:	cmp	r3, #0
   38e54:	bge	38e68 <ftello64@plt+0x27800>
   38e58:	ldr	r0, [fp, #-12]
   38e5c:	bl	16d88 <ftello64@plt+0x5720>
   38e60:	mov	r3, #0
   38e64:	b	38e6c <ftello64@plt+0x27804>
   38e68:	ldr	r3, [fp, #-12]
   38e6c:	mov	r0, r3
   38e70:	sub	sp, fp, #4
   38e74:	ldr	fp, [sp]
   38e78:	add	sp, sp, #4
   38e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   38e80:	str	fp, [sp, #-8]!
   38e84:	str	lr, [sp, #4]
   38e88:	add	fp, sp, #4
   38e8c:	sub	sp, sp, #16
   38e90:	str	r0, [fp, #-16]
   38e94:	str	r1, [fp, #-20]	; 0xffffffec
   38e98:	ldr	r2, [fp, #-20]	; 0xffffffec
   38e9c:	mov	r1, #0
   38ea0:	ldr	r0, [fp, #-16]
   38ea4:	bl	11560 <memchr@plt>
   38ea8:	str	r0, [fp, #-8]
   38eac:	ldr	r3, [fp, #-8]
   38eb0:	cmp	r3, #0
   38eb4:	beq	38ecc <ftello64@plt+0x27864>
   38eb8:	ldr	r2, [fp, #-8]
   38ebc:	ldr	r3, [fp, #-16]
   38ec0:	sub	r3, r2, r3
   38ec4:	add	r3, r3, #1
   38ec8:	b	38ed0 <ftello64@plt+0x27868>
   38ecc:	ldr	r3, [fp, #-20]	; 0xffffffec
   38ed0:	mov	r0, r3
   38ed4:	sub	sp, fp, #4
   38ed8:	ldr	fp, [sp]
   38edc:	add	sp, sp, #4
   38ee0:	pop	{pc}		; (ldr pc, [sp], #4)
   38ee4:	push	{fp}		; (str fp, [sp, #-4]!)
   38ee8:	add	fp, sp, #0
   38eec:	sub	sp, sp, #12
   38ef0:	str	r0, [fp, #-8]
   38ef4:	ldr	r3, [fp, #-8]
   38ef8:	cmp	r3, #90	; 0x5a
   38efc:	bgt	38f20 <ftello64@plt+0x278b8>
   38f00:	ldr	r3, [fp, #-8]
   38f04:	cmp	r3, #65	; 0x41
   38f08:	bge	38f30 <ftello64@plt+0x278c8>
   38f0c:	ldr	r3, [fp, #-8]
   38f10:	sub	r3, r3, #48	; 0x30
   38f14:	cmp	r3, #9
   38f18:	bhi	38f38 <ftello64@plt+0x278d0>
   38f1c:	b	38f30 <ftello64@plt+0x278c8>
   38f20:	ldr	r3, [fp, #-8]
   38f24:	sub	r3, r3, #97	; 0x61
   38f28:	cmp	r3, #25
   38f2c:	bhi	38f38 <ftello64@plt+0x278d0>
   38f30:	mov	r3, #1
   38f34:	b	38f3c <ftello64@plt+0x278d4>
   38f38:	mov	r3, #0
   38f3c:	mov	r0, r3
   38f40:	add	sp, fp, #0
   38f44:	pop	{fp}		; (ldr fp, [sp], #4)
   38f48:	bx	lr
   38f4c:	push	{fp}		; (str fp, [sp, #-4]!)
   38f50:	add	fp, sp, #0
   38f54:	sub	sp, sp, #12
   38f58:	str	r0, [fp, #-8]
   38f5c:	ldr	r3, [fp, #-8]
   38f60:	cmp	r3, #65	; 0x41
   38f64:	blt	38f8c <ftello64@plt+0x27924>
   38f68:	ldr	r3, [fp, #-8]
   38f6c:	cmp	r3, #90	; 0x5a
   38f70:	ble	38f84 <ftello64@plt+0x2791c>
   38f74:	ldr	r3, [fp, #-8]
   38f78:	sub	r3, r3, #97	; 0x61
   38f7c:	cmp	r3, #25
   38f80:	bhi	38f8c <ftello64@plt+0x27924>
   38f84:	mov	r3, #1
   38f88:	b	38f90 <ftello64@plt+0x27928>
   38f8c:	mov	r3, #0
   38f90:	mov	r0, r3
   38f94:	add	sp, fp, #0
   38f98:	pop	{fp}		; (ldr fp, [sp], #4)
   38f9c:	bx	lr
   38fa0:	push	{fp}		; (str fp, [sp, #-4]!)
   38fa4:	add	fp, sp, #0
   38fa8:	sub	sp, sp, #12
   38fac:	str	r0, [fp, #-8]
   38fb0:	ldr	r3, [fp, #-8]
   38fb4:	cmp	r3, #127	; 0x7f
   38fb8:	bhi	38fc4 <ftello64@plt+0x2795c>
   38fbc:	mov	r3, #1
   38fc0:	b	38fc8 <ftello64@plt+0x27960>
   38fc4:	mov	r3, #0
   38fc8:	mov	r0, r3
   38fcc:	add	sp, fp, #0
   38fd0:	pop	{fp}		; (ldr fp, [sp], #4)
   38fd4:	bx	lr
   38fd8:	push	{fp}		; (str fp, [sp, #-4]!)
   38fdc:	add	fp, sp, #0
   38fe0:	sub	sp, sp, #12
   38fe4:	str	r0, [fp, #-8]
   38fe8:	ldr	r3, [fp, #-8]
   38fec:	cmp	r3, #32
   38ff0:	beq	39000 <ftello64@plt+0x27998>
   38ff4:	ldr	r3, [fp, #-8]
   38ff8:	cmp	r3, #9
   38ffc:	bne	39008 <ftello64@plt+0x279a0>
   39000:	mov	r3, #1
   39004:	b	3900c <ftello64@plt+0x279a4>
   39008:	mov	r3, #0
   3900c:	and	r3, r3, #1
   39010:	uxtb	r3, r3
   39014:	mov	r0, r3
   39018:	add	sp, fp, #0
   3901c:	pop	{fp}		; (ldr fp, [sp], #4)
   39020:	bx	lr
   39024:	push	{fp}		; (str fp, [sp, #-4]!)
   39028:	add	fp, sp, #0
   3902c:	sub	sp, sp, #12
   39030:	str	r0, [fp, #-8]
   39034:	ldr	r3, [fp, #-8]
   39038:	cmp	r3, #0
   3903c:	blt	39060 <ftello64@plt+0x279f8>
   39040:	ldr	r3, [fp, #-8]
   39044:	cmp	r3, #31
   39048:	ble	39058 <ftello64@plt+0x279f0>
   3904c:	ldr	r3, [fp, #-8]
   39050:	cmp	r3, #127	; 0x7f
   39054:	bne	39060 <ftello64@plt+0x279f8>
   39058:	mov	r3, #1
   3905c:	b	39064 <ftello64@plt+0x279fc>
   39060:	mov	r3, #0
   39064:	mov	r0, r3
   39068:	add	sp, fp, #0
   3906c:	pop	{fp}		; (ldr fp, [sp], #4)
   39070:	bx	lr
   39074:	push	{fp}		; (str fp, [sp, #-4]!)
   39078:	add	fp, sp, #0
   3907c:	sub	sp, sp, #12
   39080:	str	r0, [fp, #-8]
   39084:	ldr	r3, [fp, #-8]
   39088:	sub	r3, r3, #48	; 0x30
   3908c:	cmp	r3, #9
   39090:	bhi	3909c <ftello64@plt+0x27a34>
   39094:	mov	r3, #1
   39098:	b	390a0 <ftello64@plt+0x27a38>
   3909c:	mov	r3, #0
   390a0:	mov	r0, r3
   390a4:	add	sp, fp, #0
   390a8:	pop	{fp}		; (ldr fp, [sp], #4)
   390ac:	bx	lr
   390b0:	push	{fp}		; (str fp, [sp, #-4]!)
   390b4:	add	fp, sp, #0
   390b8:	sub	sp, sp, #12
   390bc:	str	r0, [fp, #-8]
   390c0:	ldr	r3, [fp, #-8]
   390c4:	sub	r3, r3, #33	; 0x21
   390c8:	cmp	r3, #93	; 0x5d
   390cc:	bhi	390d8 <ftello64@plt+0x27a70>
   390d0:	mov	r3, #1
   390d4:	b	390dc <ftello64@plt+0x27a74>
   390d8:	mov	r3, #0
   390dc:	mov	r0, r3
   390e0:	add	sp, fp, #0
   390e4:	pop	{fp}		; (ldr fp, [sp], #4)
   390e8:	bx	lr
   390ec:	push	{fp}		; (str fp, [sp, #-4]!)
   390f0:	add	fp, sp, #0
   390f4:	sub	sp, sp, #12
   390f8:	str	r0, [fp, #-8]
   390fc:	ldr	r3, [fp, #-8]
   39100:	sub	r3, r3, #97	; 0x61
   39104:	cmp	r3, #25
   39108:	bhi	39114 <ftello64@plt+0x27aac>
   3910c:	mov	r3, #1
   39110:	b	39118 <ftello64@plt+0x27ab0>
   39114:	mov	r3, #0
   39118:	mov	r0, r3
   3911c:	add	sp, fp, #0
   39120:	pop	{fp}		; (ldr fp, [sp], #4)
   39124:	bx	lr
   39128:	push	{fp}		; (str fp, [sp, #-4]!)
   3912c:	add	fp, sp, #0
   39130:	sub	sp, sp, #12
   39134:	str	r0, [fp, #-8]
   39138:	ldr	r3, [fp, #-8]
   3913c:	sub	r3, r3, #32
   39140:	cmp	r3, #94	; 0x5e
   39144:	bhi	39150 <ftello64@plt+0x27ae8>
   39148:	mov	r3, #1
   3914c:	b	39154 <ftello64@plt+0x27aec>
   39150:	mov	r3, #0
   39154:	mov	r0, r3
   39158:	add	sp, fp, #0
   3915c:	pop	{fp}		; (ldr fp, [sp], #4)
   39160:	bx	lr
   39164:	push	{fp}		; (str fp, [sp, #-4]!)
   39168:	add	fp, sp, #0
   3916c:	sub	sp, sp, #12
   39170:	str	r0, [fp, #-8]
   39174:	ldr	r3, [fp, #-8]
   39178:	cmp	r3, #64	; 0x40
   3917c:	bgt	391a0 <ftello64@plt+0x27b38>
   39180:	ldr	r3, [fp, #-8]
   39184:	cmp	r3, #58	; 0x3a
   39188:	bge	391c8 <ftello64@plt+0x27b60>
   3918c:	ldr	r3, [fp, #-8]
   39190:	sub	r3, r3, #33	; 0x21
   39194:	cmp	r3, #14
   39198:	bhi	391d0 <ftello64@plt+0x27b68>
   3919c:	b	391c8 <ftello64@plt+0x27b60>
   391a0:	ldr	r3, [fp, #-8]
   391a4:	cmp	r3, #91	; 0x5b
   391a8:	blt	391d0 <ftello64@plt+0x27b68>
   391ac:	ldr	r3, [fp, #-8]
   391b0:	cmp	r3, #96	; 0x60
   391b4:	ble	391c8 <ftello64@plt+0x27b60>
   391b8:	ldr	r3, [fp, #-8]
   391bc:	sub	r3, r3, #123	; 0x7b
   391c0:	cmp	r3, #3
   391c4:	bhi	391d0 <ftello64@plt+0x27b68>
   391c8:	mov	r3, #1
   391cc:	b	391d4 <ftello64@plt+0x27b6c>
   391d0:	mov	r3, #0
   391d4:	mov	r0, r3
   391d8:	add	sp, fp, #0
   391dc:	pop	{fp}		; (ldr fp, [sp], #4)
   391e0:	bx	lr
   391e4:	push	{fp}		; (str fp, [sp, #-4]!)
   391e8:	add	fp, sp, #0
   391ec:	sub	sp, sp, #12
   391f0:	str	r0, [fp, #-8]
   391f4:	ldr	r3, [fp, #-8]
   391f8:	cmp	r3, #9
   391fc:	blt	39220 <ftello64@plt+0x27bb8>
   39200:	ldr	r3, [fp, #-8]
   39204:	cmp	r3, #13
   39208:	ble	39218 <ftello64@plt+0x27bb0>
   3920c:	ldr	r3, [fp, #-8]
   39210:	cmp	r3, #32
   39214:	bne	39220 <ftello64@plt+0x27bb8>
   39218:	mov	r3, #1
   3921c:	b	39224 <ftello64@plt+0x27bbc>
   39220:	mov	r3, #0
   39224:	mov	r0, r3
   39228:	add	sp, fp, #0
   3922c:	pop	{fp}		; (ldr fp, [sp], #4)
   39230:	bx	lr
   39234:	push	{fp}		; (str fp, [sp, #-4]!)
   39238:	add	fp, sp, #0
   3923c:	sub	sp, sp, #12
   39240:	str	r0, [fp, #-8]
   39244:	ldr	r3, [fp, #-8]
   39248:	sub	r3, r3, #65	; 0x41
   3924c:	cmp	r3, #25
   39250:	bhi	3925c <ftello64@plt+0x27bf4>
   39254:	mov	r3, #1
   39258:	b	39260 <ftello64@plt+0x27bf8>
   3925c:	mov	r3, #0
   39260:	mov	r0, r3
   39264:	add	sp, fp, #0
   39268:	pop	{fp}		; (ldr fp, [sp], #4)
   3926c:	bx	lr
   39270:	push	{fp}		; (str fp, [sp, #-4]!)
   39274:	add	fp, sp, #0
   39278:	sub	sp, sp, #12
   3927c:	str	r0, [fp, #-8]
   39280:	ldr	r3, [fp, #-8]
   39284:	sub	r3, r3, #48	; 0x30
   39288:	cmp	r3, #54	; 0x36
   3928c:	ldrls	pc, [pc, r3, lsl #2]
   39290:	b	39378 <ftello64@plt+0x27d10>
   39294:	andeq	r9, r3, r0, ror r3
   39298:	andeq	r9, r3, r0, ror r3
   3929c:	andeq	r9, r3, r0, ror r3
   392a0:	andeq	r9, r3, r0, ror r3
   392a4:	andeq	r9, r3, r0, ror r3
   392a8:	andeq	r9, r3, r0, ror r3
   392ac:	andeq	r9, r3, r0, ror r3
   392b0:	andeq	r9, r3, r0, ror r3
   392b4:	andeq	r9, r3, r0, ror r3
   392b8:	andeq	r9, r3, r0, ror r3
   392bc:	andeq	r9, r3, r8, ror r3
   392c0:	andeq	r9, r3, r8, ror r3
   392c4:	andeq	r9, r3, r8, ror r3
   392c8:	andeq	r9, r3, r8, ror r3
   392cc:	andeq	r9, r3, r8, ror r3
   392d0:	andeq	r9, r3, r8, ror r3
   392d4:	andeq	r9, r3, r8, ror r3
   392d8:	andeq	r9, r3, r0, ror r3
   392dc:	andeq	r9, r3, r0, ror r3
   392e0:	andeq	r9, r3, r0, ror r3
   392e4:	andeq	r9, r3, r0, ror r3
   392e8:	andeq	r9, r3, r0, ror r3
   392ec:	andeq	r9, r3, r0, ror r3
   392f0:	andeq	r9, r3, r8, ror r3
   392f4:	andeq	r9, r3, r8, ror r3
   392f8:	andeq	r9, r3, r8, ror r3
   392fc:	andeq	r9, r3, r8, ror r3
   39300:	andeq	r9, r3, r8, ror r3
   39304:	andeq	r9, r3, r8, ror r3
   39308:	andeq	r9, r3, r8, ror r3
   3930c:	andeq	r9, r3, r8, ror r3
   39310:	andeq	r9, r3, r8, ror r3
   39314:	andeq	r9, r3, r8, ror r3
   39318:	andeq	r9, r3, r8, ror r3
   3931c:	andeq	r9, r3, r8, ror r3
   39320:	andeq	r9, r3, r8, ror r3
   39324:	andeq	r9, r3, r8, ror r3
   39328:	andeq	r9, r3, r8, ror r3
   3932c:	andeq	r9, r3, r8, ror r3
   39330:	andeq	r9, r3, r8, ror r3
   39334:	andeq	r9, r3, r8, ror r3
   39338:	andeq	r9, r3, r8, ror r3
   3933c:	andeq	r9, r3, r8, ror r3
   39340:	andeq	r9, r3, r8, ror r3
   39344:	andeq	r9, r3, r8, ror r3
   39348:	andeq	r9, r3, r8, ror r3
   3934c:	andeq	r9, r3, r8, ror r3
   39350:	andeq	r9, r3, r8, ror r3
   39354:	andeq	r9, r3, r8, ror r3
   39358:	andeq	r9, r3, r0, ror r3
   3935c:	andeq	r9, r3, r0, ror r3
   39360:	andeq	r9, r3, r0, ror r3
   39364:	andeq	r9, r3, r0, ror r3
   39368:	andeq	r9, r3, r0, ror r3
   3936c:	andeq	r9, r3, r0, ror r3
   39370:	mov	r3, #1
   39374:	b	3937c <ftello64@plt+0x27d14>
   39378:	mov	r3, #0
   3937c:	mov	r0, r3
   39380:	add	sp, fp, #0
   39384:	pop	{fp}		; (ldr fp, [sp], #4)
   39388:	bx	lr
   3938c:	push	{fp}		; (str fp, [sp, #-4]!)
   39390:	add	fp, sp, #0
   39394:	sub	sp, sp, #12
   39398:	str	r0, [fp, #-8]
   3939c:	ldr	r3, [fp, #-8]
   393a0:	sub	r3, r3, #65	; 0x41
   393a4:	cmp	r3, #25
   393a8:	bhi	393b8 <ftello64@plt+0x27d50>
   393ac:	ldr	r3, [fp, #-8]
   393b0:	add	r3, r3, #32
   393b4:	b	393bc <ftello64@plt+0x27d54>
   393b8:	ldr	r3, [fp, #-8]
   393bc:	mov	r0, r3
   393c0:	add	sp, fp, #0
   393c4:	pop	{fp}		; (ldr fp, [sp], #4)
   393c8:	bx	lr
   393cc:	push	{fp}		; (str fp, [sp, #-4]!)
   393d0:	add	fp, sp, #0
   393d4:	sub	sp, sp, #12
   393d8:	str	r0, [fp, #-8]
   393dc:	ldr	r3, [fp, #-8]
   393e0:	sub	r3, r3, #97	; 0x61
   393e4:	cmp	r3, #25
   393e8:	bhi	393f8 <ftello64@plt+0x27d90>
   393ec:	ldr	r3, [fp, #-8]
   393f0:	sub	r3, r3, #32
   393f4:	b	393fc <ftello64@plt+0x27d94>
   393f8:	ldr	r3, [fp, #-8]
   393fc:	mov	r0, r3
   39400:	add	sp, fp, #0
   39404:	pop	{fp}		; (ldr fp, [sp], #4)
   39408:	bx	lr
   3940c:	str	fp, [sp, #-8]!
   39410:	str	lr, [sp, #4]
   39414:	add	fp, sp, #4
   39418:	sub	sp, sp, #272	; 0x110
   3941c:	str	r0, [fp, #-272]	; 0xfffffef0
   39420:	sub	r3, fp, #264	; 0x108
   39424:	movw	r2, #257	; 0x101
   39428:	mov	r1, r3
   3942c:	ldr	r0, [fp, #-272]	; 0xfffffef0
   39430:	bl	399e4 <ftello64@plt+0x2837c>
   39434:	mov	r3, r0
   39438:	cmp	r3, #0
   3943c:	beq	39448 <ftello64@plt+0x27de0>
   39440:	mov	r3, #0
   39444:	b	3949c <ftello64@plt+0x27e34>
   39448:	sub	r3, fp, #264	; 0x108
   3944c:	movw	r1, #45012	; 0xafd4
   39450:	movt	r1, #3
   39454:	mov	r0, r3
   39458:	bl	112c0 <strcmp@plt>
   3945c:	mov	r3, r0
   39460:	cmp	r3, #0
   39464:	beq	39490 <ftello64@plt+0x27e28>
   39468:	sub	r3, fp, #264	; 0x108
   3946c:	movw	r1, #45016	; 0xafd8
   39470:	movt	r1, #3
   39474:	mov	r0, r3
   39478:	bl	112c0 <strcmp@plt>
   3947c:	mov	r3, r0
   39480:	cmp	r3, #0
   39484:	beq	39490 <ftello64@plt+0x27e28>
   39488:	mov	r3, #1
   3948c:	b	39494 <ftello64@plt+0x27e2c>
   39490:	mov	r3, #0
   39494:	and	r3, r3, #1
   39498:	uxtb	r3, r3
   3949c:	mov	r0, r3
   394a0:	sub	sp, fp, #4
   394a4:	ldr	fp, [sp]
   394a8:	add	sp, sp, #4
   394ac:	pop	{pc}		; (ldr pc, [sp], #4)
   394b0:	str	fp, [sp, #-8]!
   394b4:	str	lr, [sp, #4]
   394b8:	add	fp, sp, #4
   394bc:	sub	sp, sp, #48	; 0x30
   394c0:	str	r0, [fp, #-48]	; 0xffffffd0
   394c4:	mov	r3, #15
   394c8:	str	r3, [fp, #-8]
   394cc:	ldr	r3, [fp, #-8]
   394d0:	add	r3, r3, #1
   394d4:	str	r3, [fp, #-12]
   394d8:	mov	r0, #0
   394dc:	ldr	r2, [fp, #-12]
   394e0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   394e4:	add	r3, r2, r3
   394e8:	add	r1, r3, #-2147483648	; 0x80000000
   394ec:	ldr	r2, [fp, #-48]	; 0xffffffd0
   394f0:	cmp	r1, r2
   394f4:	bcs	394fc <ftello64@plt+0x27e94>
   394f8:	mov	r0, #1
   394fc:	str	r3, [fp, #-36]	; 0xffffffdc
   39500:	mov	r3, r0
   39504:	and	r3, r3, #1
   39508:	uxtb	r3, r3
   3950c:	eor	r3, r3, #1
   39510:	uxtb	r3, r3
   39514:	cmp	r3, #0
   39518:	beq	395c4 <ftello64@plt+0x27f5c>
   3951c:	mov	r3, #0
   39520:	and	r3, r3, #1
   39524:	uxtb	r3, r3
   39528:	eor	r3, r3, #1
   3952c:	uxtb	r3, r3
   39530:	cmp	r3, #0
   39534:	beq	395c4 <ftello64@plt+0x27f5c>
   39538:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3953c:	mov	r0, r3
   39540:	bl	11464 <malloc@plt>
   39544:	mov	r3, r0
   39548:	str	r3, [fp, #-16]
   3954c:	ldr	r3, [fp, #-16]
   39550:	cmp	r3, #0
   39554:	beq	395c4 <ftello64@plt+0x27f5c>
   39558:	ldr	r3, [fp, #-16]
   3955c:	str	r3, [fp, #-20]	; 0xffffffec
   39560:	ldr	r3, [fp, #-20]	; 0xffffffec
   39564:	mov	r2, #8
   39568:	adds	r3, r3, r2
   3956c:	str	r3, [fp, #-40]	; 0xffffffd8
   39570:	ldr	r3, [fp, #-8]
   39574:	mvn	r2, r3
   39578:	ldr	r3, [fp, #-40]	; 0xffffffd8
   3957c:	and	r2, r2, r3
   39580:	ldr	r3, [fp, #-20]	; 0xffffffec
   39584:	sub	r3, r2, r3
   39588:	add	r3, r3, #8
   3958c:	str	r3, [fp, #-24]	; 0xffffffe8
   39590:	ldr	r3, [fp, #-24]	; 0xffffffe8
   39594:	ldr	r2, [fp, #-16]
   39598:	add	r3, r2, r3
   3959c:	str	r3, [fp, #-28]	; 0xffffffe4
   395a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   395a4:	str	r3, [fp, #-32]	; 0xffffffe0
   395a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   395ac:	sub	r3, r3, #1
   395b0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   395b4:	uxtb	r2, r2
   395b8:	strb	r2, [r3]
   395bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   395c0:	b	395c8 <ftello64@plt+0x27f60>
   395c4:	mov	r3, #0
   395c8:	mov	r0, r3
   395cc:	sub	sp, fp, #4
   395d0:	ldr	fp, [sp]
   395d4:	add	sp, sp, #4
   395d8:	pop	{pc}		; (ldr pc, [sp], #4)
   395dc:	str	fp, [sp, #-8]!
   395e0:	str	lr, [sp, #4]
   395e4:	add	fp, sp, #4
   395e8:	sub	sp, sp, #16
   395ec:	str	r0, [fp, #-16]
   395f0:	ldr	r3, [fp, #-16]
   395f4:	and	r3, r3, #7
   395f8:	cmp	r3, #0
   395fc:	beq	39604 <ftello64@plt+0x27f9c>
   39600:	bl	1162c <abort@plt>
   39604:	ldr	r3, [fp, #-16]
   39608:	and	r3, r3, #8
   3960c:	cmp	r3, #0
   39610:	beq	39638 <ftello64@plt+0x27fd0>
   39614:	ldr	r3, [fp, #-16]
   39618:	sub	r3, r3, #1
   3961c:	ldrb	r3, [r3]
   39620:	rsb	r3, r3, #0
   39624:	ldr	r2, [fp, #-16]
   39628:	add	r3, r2, r3
   3962c:	str	r3, [fp, #-8]
   39630:	ldr	r0, [fp, #-8]
   39634:	bl	16d88 <ftello64@plt+0x5720>
   39638:	nop	{0}
   3963c:	sub	sp, fp, #4
   39640:	ldr	fp, [sp]
   39644:	add	sp, sp, #4
   39648:	pop	{pc}		; (ldr pc, [sp], #4)
   3964c:	str	fp, [sp, #-8]!
   39650:	str	lr, [sp, #4]
   39654:	add	fp, sp, #4
   39658:	sub	sp, sp, #16
   3965c:	str	r0, [fp, #-16]
   39660:	ldr	r0, [fp, #-16]
   39664:	bl	112f0 <wcwidth@plt>
   39668:	str	r0, [fp, #-8]
   3966c:	ldr	r3, [fp, #-8]
   39670:	cmp	r3, #0
   39674:	bge	39698 <ftello64@plt+0x28030>
   39678:	ldr	r0, [fp, #-16]
   3967c:	bl	113d4 <iswcntrl@plt>
   39680:	mov	r3, r0
   39684:	cmp	r3, #0
   39688:	moveq	r3, #1
   3968c:	movne	r3, #0
   39690:	uxtb	r3, r3
   39694:	b	3969c <ftello64@plt+0x28034>
   39698:	ldr	r3, [fp, #-8]
   3969c:	mov	r0, r3
   396a0:	sub	sp, fp, #4
   396a4:	ldr	fp, [sp]
   396a8:	add	sp, sp, #4
   396ac:	pop	{pc}		; (ldr pc, [sp], #4)
   396b0:	str	fp, [sp, #-8]!
   396b4:	str	lr, [sp, #4]
   396b8:	add	fp, sp, #4
   396bc:	sub	sp, sp, #8
   396c0:	str	r0, [fp, #-8]
   396c4:	str	r1, [fp, #-12]
   396c8:	ldr	r3, [fp, #-12]
   396cc:	ldr	r2, [r3]
   396d0:	ldr	r3, [fp, #-12]
   396d4:	add	r3, r3, #16
   396d8:	cmp	r2, r3
   396dc:	bne	39714 <ftello64@plt+0x280ac>
   396e0:	ldr	r3, [fp, #-8]
   396e4:	add	r0, r3, #16
   396e8:	ldr	r3, [fp, #-12]
   396ec:	add	r1, r3, #16
   396f0:	ldr	r3, [fp, #-12]
   396f4:	ldr	r3, [r3, #4]
   396f8:	mov	r2, r3
   396fc:	bl	11338 <memcpy@plt>
   39700:	ldr	r3, [fp, #-8]
   39704:	add	r2, r3, #16
   39708:	ldr	r3, [fp, #-8]
   3970c:	str	r2, [r3]
   39710:	b	39724 <ftello64@plt+0x280bc>
   39714:	ldr	r3, [fp, #-12]
   39718:	ldr	r2, [r3]
   3971c:	ldr	r3, [fp, #-8]
   39720:	str	r2, [r3]
   39724:	ldr	r3, [fp, #-12]
   39728:	ldr	r2, [r3, #4]
   3972c:	ldr	r3, [fp, #-8]
   39730:	str	r2, [r3, #4]
   39734:	ldr	r3, [fp, #-12]
   39738:	ldrb	r2, [r3, #8]
   3973c:	ldr	r3, [fp, #-8]
   39740:	strb	r2, [r3, #8]
   39744:	ldr	r3, [fp, #-8]
   39748:	ldrb	r3, [r3, #8]
   3974c:	cmp	r3, #0
   39750:	beq	39764 <ftello64@plt+0x280fc>
   39754:	ldr	r3, [fp, #-12]
   39758:	ldr	r2, [r3, #12]
   3975c:	ldr	r3, [fp, #-8]
   39760:	str	r2, [r3, #12]
   39764:	nop	{0}
   39768:	sub	sp, fp, #4
   3976c:	ldr	fp, [sp]
   39770:	add	sp, sp, #4
   39774:	pop	{pc}		; (ldr pc, [sp], #4)
   39778:	push	{fp}		; (str fp, [sp, #-4]!)
   3977c:	add	fp, sp, #0
   39780:	sub	sp, sp, #12
   39784:	mov	r3, r0
   39788:	strb	r3, [fp, #-5]
   3978c:	ldrb	r3, [fp, #-5]
   39790:	lsr	r3, r3, #5
   39794:	uxtb	r3, r3
   39798:	mov	r2, r3
   3979c:	movw	r3, #45024	; 0xafe0
   397a0:	movt	r3, #3
   397a4:	ldr	r2, [r3, r2, lsl #2]
   397a8:	ldrb	r3, [fp, #-5]
   397ac:	and	r3, r3, #31
   397b0:	lsr	r3, r2, r3
   397b4:	and	r3, r3, #1
   397b8:	cmp	r3, #0
   397bc:	movne	r3, #1
   397c0:	moveq	r3, #0
   397c4:	uxtb	r3, r3
   397c8:	mov	r0, r3
   397cc:	add	sp, fp, #0
   397d0:	pop	{fp}		; (ldr fp, [sp], #4)
   397d4:	bx	lr
   397d8:	str	fp, [sp, #-8]!
   397dc:	str	lr, [sp, #4]
   397e0:	add	fp, sp, #4
   397e4:	sub	sp, sp, #72	; 0x48
   397e8:	str	r0, [fp, #-72]	; 0xffffffb8
   397ec:	bl	11410 <__ctype_get_mb_cur_max@plt>
   397f0:	mov	r3, r0
   397f4:	cmp	r3, #1
   397f8:	bls	398a4 <ftello64@plt+0x2823c>
   397fc:	mov	r3, #0
   39800:	str	r3, [fp, #-8]
   39804:	ldr	r3, [fp, #-72]	; 0xffffffb8
   39808:	str	r3, [fp, #-48]	; 0xffffffd0
   3980c:	mov	r3, #0
   39810:	strb	r3, [fp, #-64]	; 0xffffffc0
   39814:	sub	r3, fp, #64	; 0x40
   39818:	add	r3, r3, #4
   3981c:	mov	r2, #8
   39820:	mov	r1, #0
   39824:	mov	r0, r3
   39828:	bl	1153c <memset@plt>
   3982c:	mov	r3, #0
   39830:	strb	r3, [fp, #-52]	; 0xffffffcc
   39834:	b	3985c <ftello64@plt+0x281f4>
   39838:	ldr	r3, [fp, #-8]
   3983c:	add	r3, r3, #1
   39840:	str	r3, [fp, #-8]
   39844:	ldr	r2, [fp, #-48]	; 0xffffffd0
   39848:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3984c:	add	r3, r2, r3
   39850:	str	r3, [fp, #-48]	; 0xffffffd0
   39854:	mov	r3, #0
   39858:	strb	r3, [fp, #-52]	; 0xffffffcc
   3985c:	sub	r3, fp, #64	; 0x40
   39860:	mov	r0, r3
   39864:	bl	3820c <ftello64@plt+0x26ba4>
   39868:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   3986c:	eor	r3, r3, #1
   39870:	uxtb	r3, r3
   39874:	cmp	r3, #0
   39878:	bne	39888 <ftello64@plt+0x28220>
   3987c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   39880:	cmp	r3, #0
   39884:	beq	39890 <ftello64@plt+0x28228>
   39888:	mov	r3, #1
   3988c:	b	39894 <ftello64@plt+0x2822c>
   39890:	mov	r3, #0
   39894:	cmp	r3, #0
   39898:	bne	39838 <ftello64@plt+0x281d0>
   3989c:	ldr	r3, [fp, #-8]
   398a0:	b	398b0 <ftello64@plt+0x28248>
   398a4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   398a8:	bl	114e8 <strlen@plt>
   398ac:	mov	r3, r0
   398b0:	mov	r0, r3
   398b4:	sub	sp, fp, #4
   398b8:	ldr	fp, [sp]
   398bc:	add	sp, sp, #4
   398c0:	pop	{pc}		; (ldr pc, [sp], #4)
   398c4:	str	fp, [sp, #-8]!
   398c8:	str	lr, [sp, #4]
   398cc:	add	fp, sp, #4
   398d0:	sub	sp, sp, #16
   398d4:	str	r0, [fp, #-16]
   398d8:	mov	r1, #0
   398dc:	ldr	r0, [fp, #-16]
   398e0:	bl	1159c <setlocale@plt>
   398e4:	str	r0, [fp, #-8]
   398e8:	ldr	r3, [fp, #-8]
   398ec:	mov	r0, r3
   398f0:	sub	sp, fp, #4
   398f4:	ldr	fp, [sp]
   398f8:	add	sp, sp, #4
   398fc:	pop	{pc}		; (ldr pc, [sp], #4)
   39900:	str	fp, [sp, #-8]!
   39904:	str	lr, [sp, #4]
   39908:	add	fp, sp, #4
   3990c:	sub	sp, sp, #24
   39910:	str	r0, [fp, #-16]
   39914:	str	r1, [fp, #-20]	; 0xffffffec
   39918:	str	r2, [fp, #-24]	; 0xffffffe8
   3991c:	ldr	r0, [fp, #-16]
   39920:	bl	398c4 <ftello64@plt+0x2825c>
   39924:	str	r0, [fp, #-8]
   39928:	ldr	r3, [fp, #-8]
   3992c:	cmp	r3, #0
   39930:	bne	39954 <ftello64@plt+0x282ec>
   39934:	ldr	r3, [fp, #-24]	; 0xffffffe8
   39938:	cmp	r3, #0
   3993c:	beq	3994c <ftello64@plt+0x282e4>
   39940:	ldr	r3, [fp, #-20]	; 0xffffffec
   39944:	mov	r2, #0
   39948:	strb	r2, [r3]
   3994c:	mov	r3, #22
   39950:	b	399d0 <ftello64@plt+0x28368>
   39954:	ldr	r0, [fp, #-8]
   39958:	bl	114e8 <strlen@plt>
   3995c:	str	r0, [fp, #-12]
   39960:	ldr	r2, [fp, #-12]
   39964:	ldr	r3, [fp, #-24]	; 0xffffffe8
   39968:	cmp	r2, r3
   3996c:	bcs	39990 <ftello64@plt+0x28328>
   39970:	ldr	r3, [fp, #-12]
   39974:	add	r3, r3, #1
   39978:	mov	r2, r3
   3997c:	ldr	r1, [fp, #-8]
   39980:	ldr	r0, [fp, #-20]	; 0xffffffec
   39984:	bl	11338 <memcpy@plt>
   39988:	mov	r3, #0
   3998c:	b	399d0 <ftello64@plt+0x28368>
   39990:	ldr	r3, [fp, #-24]	; 0xffffffe8
   39994:	cmp	r3, #0
   39998:	beq	399cc <ftello64@plt+0x28364>
   3999c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   399a0:	sub	r3, r3, #1
   399a4:	mov	r2, r3
   399a8:	ldr	r1, [fp, #-8]
   399ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   399b0:	bl	11338 <memcpy@plt>
   399b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   399b8:	sub	r3, r3, #1
   399bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   399c0:	add	r3, r2, r3
   399c4:	mov	r2, #0
   399c8:	strb	r2, [r3]
   399cc:	mov	r3, #34	; 0x22
   399d0:	mov	r0, r3
   399d4:	sub	sp, fp, #4
   399d8:	ldr	fp, [sp]
   399dc:	add	sp, sp, #4
   399e0:	pop	{pc}		; (ldr pc, [sp], #4)
   399e4:	str	fp, [sp, #-8]!
   399e8:	str	lr, [sp, #4]
   399ec:	add	fp, sp, #4
   399f0:	sub	sp, sp, #16
   399f4:	str	r0, [fp, #-8]
   399f8:	str	r1, [fp, #-12]
   399fc:	str	r2, [fp, #-16]
   39a00:	ldr	r2, [fp, #-16]
   39a04:	ldr	r1, [fp, #-12]
   39a08:	ldr	r0, [fp, #-8]
   39a0c:	bl	39900 <ftello64@plt+0x28298>
   39a10:	mov	r3, r0
   39a14:	mov	r0, r3
   39a18:	sub	sp, fp, #4
   39a1c:	ldr	fp, [sp]
   39a20:	add	sp, sp, #4
   39a24:	pop	{pc}		; (ldr pc, [sp], #4)
   39a28:	str	fp, [sp, #-8]!
   39a2c:	str	lr, [sp, #4]
   39a30:	add	fp, sp, #4
   39a34:	sub	sp, sp, #8
   39a38:	str	r0, [fp, #-8]
   39a3c:	ldr	r0, [fp, #-8]
   39a40:	bl	398c4 <ftello64@plt+0x2825c>
   39a44:	mov	r3, r0
   39a48:	mov	r0, r3
   39a4c:	sub	sp, fp, #4
   39a50:	ldr	fp, [sp]
   39a54:	add	sp, sp, #4
   39a58:	pop	{pc}		; (ldr pc, [sp], #4)
   39a5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39a60:	mov	r7, r0
   39a64:	ldr	r6, [pc, #72]	; 39ab4 <ftello64@plt+0x2844c>
   39a68:	ldr	r5, [pc, #72]	; 39ab8 <ftello64@plt+0x28450>
   39a6c:	add	r6, pc, r6
   39a70:	add	r5, pc, r5
   39a74:	sub	r6, r6, r5
   39a78:	mov	r8, r1
   39a7c:	mov	r9, r2
   39a80:	bl	11240 <pthread_mutex_unlock@plt-0x20>
   39a84:	asrs	r6, r6, #2
   39a88:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   39a8c:	mov	r4, #0
   39a90:	add	r4, r4, #1
   39a94:	ldr	r3, [r5], #4
   39a98:	mov	r2, r9
   39a9c:	mov	r1, r8
   39aa0:	mov	r0, r7
   39aa4:	blx	r3
   39aa8:	cmp	r6, r4
   39aac:	bne	39a90 <ftello64@plt+0x28428>
   39ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39ab4:	andeq	r2, r1, r0, lsr #9
   39ab8:	muleq	r1, r8, r4
   39abc:	bx	lr
   39ac0:	ldr	r3, [pc, #12]	; 39ad4 <ftello64@plt+0x2846c>
   39ac4:	mov	r1, #0
   39ac8:	add	r3, pc, r3
   39acc:	ldr	r2, [r3]
   39ad0:	b	11524 <__cxa_atexit@plt>
   39ad4:	andeq	r2, r1, r0, lsr #13
   39ad8:	mov	r2, r1
   39adc:	mov	r1, r0
   39ae0:	mov	r0, #3
   39ae4:	b	113ec <__fxstat64@plt>

Disassembly of section .fini:

00039ae8 <.fini>:
   39ae8:	push	{r3, lr}
   39aec:	pop	{r3, pc}
