;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -207, @-120
	CMP #72, @-200
	MOV -7, <-20
	SUB @-127, 100
	MOV -7, <-20
	SUB #72, @200
	SUB @-127, 100
	SUB #72, @200
	SUB #72, @200
	JMZ 0, 21
	MOV @80, 34
	SLT 800, 340
	SUB @127, -100
	JMP @-0, 2
	JMZ 0, 21
	SUB @-127, 100
	ADD 3, 421
	SUB #72, @-200
	SLT 800, 340
	SUB @127, -100
	SUB -207, <-120
	SUB -207, <-120
	SLT 800, 340
	SUB @1, @-0
	SPL 0, <802
	MOV 11, @9
	SLT 800, 340
	SPL <127, 106
	SPL <127, 106
	ADD 270, 60
	MOV 11, @9
	SUB @-127, 100
	ADD 30, 9
	MOV -7, <-29
	SUB -207, <-120
	SUB #72, @200
	SPL 0, <842
	ADD 711, 60
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-20
	MOV -7, <-20
	SPL 0, <802
	SLT 30, 9
	SPL 0, <802
	DJN -1, @-20
	CMP #72, @-200
