// Seed: 1421333363
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output uwire id_2
);
  wire id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output wand id_7,
    inout supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output wand id_15,
    input wand id_16,
    output tri id_17
    , id_24,
    output wire id_18,
    output supply1 id_19,
    input tri0 id_20,
    input supply0 id_21,
    output tri id_22
);
  module_0 modCall_1 (
      id_14,
      id_12,
      id_2
  );
  always @(posedge "") id_24 <= id_16;
endmodule
