# caravel-soc
FullStack IC Designer Development will base on the Caravel SoC backbone. We target two ASIC tapeouts: Google Efabless SKY130 with open source EDA flow and TSMC 0.18um with commercial EDA flow. We also plan to develop a validation system for the chips that come back as verification.
