
<html><head><title>Features Enabled Using the -adv_ms Option</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864938" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Features Enabled Using the -adv_ms Option" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864938" />
<meta name="NextFile" content="Features_Enabled_Using_the_-sv_ms_Option.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="Using_Complex_Port_Definition_with_User_Defined_Nettype.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Features Enabled Using the -adv_ms Option" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="Using_Complex_Port_Definition_with_User_Defined_Nettype.html" title="Using_Complex_Port_Definition_with_User_Defined_Nettype">Using_Complex_Port_Definition_ ...</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Features_Enabled_Using_the_-sv_ms_Option.html" title="Features_Enabled_Using_the_-sv_ms_Option">Features_Enabled_Using_the_-sv ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Features Enabled Using the -adv_ms Option</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>You can enable the following functionalities using the&#160;<code>xrun</code>/<code>xmelab</code> command-line option,&#160;<code>-adv_ms</code>:</p>
<ul><li><a href="#FeaturesEnabledUsingthe-adv_msOption-1081331">Connecting SystemVerilog Logic Ports to Electrical Using Wire/Interconnects</a></li><li><a href="#FeaturesEnabledUsingthe-adv_msOption-sv_logic_var_spice_electrical">Connecting SystemVerilog Variable Logic to SPICE Electrical Output Bus</a><br /><br /></li></ul><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The <code>-adv_ms</code> option is a sub-set of the <span><code>-sv_ms</code> option; so, </span>all features documented in this section (under <code>-adv_ms</code>) can be enabled using the <code>-sv_ms</code> option, as well. See also, <a href="Features_Enabled_Using_the_-sv_ms_Option.html">Features Enabled Using the -sv_ms Option</a>.</p>
</div>
</div>
<h2 id="FeaturesEnabledUsingthe-adv_msOption-ConnectingSystemVerilogLogicPortstoElectricalUsingWire/Interconnectssvams_logic_wiresvams_logic_wire1081331">Connecting SystemVerilog Logic Ports to Electrical Using Wire/Interconnects<span class="confluence-anchor-link" id="FeaturesEnabledUsingthe-adv_msOption-svams_logic_wire"></span><span class="confluence-anchor-link" id="FeaturesEnabledUsingthe-adv_msOption-svams_logic_wire"></span><span class="confluence-anchor-link" id="FeaturesEnabledUsingthe-adv_msOption-1081331"></span></h2>

<p>You can connect a SystemVerilog (SV) logic port to an Electrical port through a wire or interconnect using the&#160;<code>-adv_ms</code>&#160;option.</p>

<p>The following types of SV logic port connections are supported:</p>
<ul><li>Full bus to VAMS electrical using wire</li></ul><ul><li>Partial bus/part-select/index part select to VAMS electrical using wire</li></ul><ul><li>Bit-select to VAMS electrical using wire</li></ul><ul><li>Concat to VAMS electrical using wire</li></ul>
<p>The wire port connection can be full, partial, bit-select, or concat.</p>

<p>The following example illustrates a SV logic vector connecting to an electrical port through wire:</p>

<p><code>//top.sv</code><br /><code>module top;</code><br /><code>&#160;logic [1:0] bus;</code><br /><code>&#160;foo f1 (bus);</code><br /><code>endmodule</code></p>

<p><code>// foo.vams</code><br /><code>module foo(e);</code><br /><code>output [1:0] e;</code><br /><code>&#160;child c0 (e[0]);</code><br /><code>&#160;child c1 (e[1]);</code><br /><code>endmodule</code></p>

<p><code>module child (p);</code><br /><code>&#160;output p;</code><br /><code>&#160;electrical p;</code><br /><code>&#160;real r;</code><br /><code>analog begin</code><br /><code>V(p) &lt;+ r;</code><br /><code>end</code></p>

<p><code>initial begin </code><br /><code>&#160; &#160;r = 0;</code><br /><code>&#160; &#160;# 10;</code><br /><code>&#160; &#160;r = 2.2;</code><br /><code>end</code><br /><code>endmodule</code></p>
<h2 id="FeaturesEnabledUsingthe-adv_msOption-ConnectingSystemVerilogVariableLogicVectortoSPICEBussv_logic_var_spice_electrical">Connecting SystemVerilog Variable Logic Vector to SPICE Bus<span class="confluence-anchor-link" id="FeaturesEnabledUsingthe-adv_msOption-sv_logic_var_spice_electrical"></span></h2>

<p>You can connect a SystemVerilog logic vector to a SPICE electrical bus by using the <code>-adv_ms</code>&#160;option. Then, the tool generates a wire bus port as wrapper and maps the wire bus to the electrical nodes.</p>

<p>The following is an example of an SV logic vector connecting to a SPICE electrical bus:</p>

<p><code>-------------top.sv-----------</code></p>

<p><code>`timescale 1ns/1ps</code></p>

<p><code>module top;</code><br /><code> &#160;&#160; real i[3:0];</code><br /><code> &#160;&#160; real o[3:0];</code><br /><code> &#160;&#160;&#160; spice_middle x0 ( i,o);</code><br /><code> &#160;&#160; //initial #3 $display(&quot;==== &quot;, i,,o);</code></p>

<p><code>Endmodule</code></p>

<p><code>------ spice.scs-----------</code></p>

<p><code>subckt spice_middle ( i_3&#160; i_2&#160; i_1&#160; i_0 out\&lt;3\&gt; out\&lt;2\&gt; out\&lt;1\&gt; out\&lt;0\&gt;) </code><br /><code> v7 ( i_3 0) vsource dc=5</code><br /><code> v6 ( i_2 0) vsource dc=5</code><br /><code> v5 ( i_1 0) vsource dc=5</code><br /><code> v4 ( i_0 0) vsource dc=5</code><br /><code> v3 (out\&lt;3\&gt; 0) vsource dc=5</code><br /><code> v2 (out\&lt;2\&gt; 0) vsource dc=5</code><br /><code> v1 (out\&lt;1\&gt; 0) vsource dc=5</code><br /><code> v0 (out\&lt;0\&gt; 0) vsource dc=5</code><br /><code> ends</code></p>

<p>For information about SystemVerilog logic bus to electrical connections, see <a href="#FeaturesEnabledUsingthe-adv_msOption-svams_logic_wire">Connecting SystemVerilog Logic Ports to Electrical Using Wire/Interconnects</a>.</p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Using_Complex_Port_Definition_with_User_Defined_Nettype.html" id="prev" title="Using_Complex_Port_Definition_with_User_Defined_Nettype">Using_Complex_Port_Definition_ ...</a></em></b><b><em><a href="Features_Enabled_Using_the_-sv_ms_Option.html" id="nex" title="Features_Enabled_Using_the_-sv_ms_Option">Features_Enabled_Using_the_-sv ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>