{
    "code": "```verilog\nmodule TopModule (\n    input logic a,\n    input logic b,\n    input logic c,\n    input logic d,\n    output logic out\n);\n\nassign out = (~a & ~b & c & ~d) | (~a & b & ~c & d) | (a & ~b & c & ~d) | (a & b & ~c & d);\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}