{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568180784492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568180784499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 00:46:24 2019 " "Processing started: Wed Sep 11 00:46:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568180784499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180784499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180784500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568180785524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568180785524 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "d8bit1 Part4.v(13) " "Verilog HDL Declaration error at Part4.v(13): identifier \"d8bit1\" is already declared in the present scope" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1568180797451 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Part4 Part4.v(1) " "Ignored design unit \"Part4\" at Part4.v(1) due to previous errors" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568180797452 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "reg8 Part4.v(23) " "Ignored design unit \"reg8\" at Part4.v(23) due to previous errors" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568180797452 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "reg1 Part4.v(36) " "Ignored design unit \"reg1\" at Part4.v(36) due to previous errors" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 36 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568180797452 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "d_latch Part4.v(48) " "Ignored design unit \"d_latch\" at Part4.v(48) due to previous errors" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568180797452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 0 0 " "Found 0 design units, including 0 entities, in source file part4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180797453 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568180797503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 11 00:46:37 2019 " "Processing ended: Wed Sep 11 00:46:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568180797503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568180797503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568180797503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180797503 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180798201 ""}
