// Seed: 3288247004
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_1 = {id_2} !== 'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_7 = 1;
  nand (id_4, id_8, id_9, id_3);
  initial id_4 <= 1;
  assign id_7 = 1'b0;
  logic [7:0][1] id_8 (id_1);
  wire id_9, id_10, id_11;
  module_0(
      id_9, id_7, id_10
  );
endmodule
