SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_sim_top_unmod.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_alu.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_ctrl.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_mul_div.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_regfile.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_core.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_hasti_bridge.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_PC_mux.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_src_a_mux.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_csr_file.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_imm_gen.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_pipeline.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_src_b_mux.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_arbiter.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_multicore_constants.vh' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_multicore_constants.vh'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_dp_hasti_sram.v' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_dp_hasti_sram.v'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl_constants.vh' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_ctrl_constants.vh'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/rv32_opcodes.vh' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/rv32_opcodes.vh'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu_ops.vh' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_alu_ops.vh'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_md_constants.vh' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_md_constants.vh'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_constants.vh' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_hasti_constants.vh'.
SBY 21:47:53 [test] Copy '/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_addr_map.vh' to '/home/felix/Documents/rtl2uspec/rtl2uspec/scripts/test/src/vscale_csr_addr_map.vh'.
SBY 21:47:53 [test] engine_0: smtbmc z3
SBY 21:47:53 [test] base: starting process "cd test/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 21:47:53 [test] base: ERROR: TCL interpreter returned an error: couldn't read file "test.tcl": no such file or directory
SBY 21:47:53 [test] base: finished (returncode=1)
SBY 21:47:53 [test] base: task failed. ERROR.
SBY 21:47:53 [test] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 21:47:53 [test] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 21:47:53 [test] summary: engine_0 (smtbmc z3) did not return a status
SBY 21:47:53 [test] summary: engine_0 did not produce any traces
SBY 21:47:53 [test] DONE (ERROR, rc=16)
