Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jul 12 15:44:36 2022
| Host         : localhost.localdomain running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_control_sets -verbose -file Head_control_sets_placed.rpt
| Design       : Head
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+
|                  Clock Signal                  | Enable Signal |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+
|  write_24b/counter/int_counter_reg[3]_1        |               | write_24b/colour_decoder/enable__0          |                1 |              1 |
|  write_24b/colour_decoder/counter/time_done__0 |               |                                             |                1 |              1 |
|  write_24b/colour_decoder/enable_reg           |               |                                             |                1 |              1 |
|  write_24b/colour_decoder/data_reg_i_2_n_1     |               |                                             |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG                           |               | write_24b/counter/int_counter[0]_i_1__0_n_1 |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                           |               | write_24b/colour_decoder/counter/clear      |                4 |             16 |
|  n_0_18_BUFG                                   |               |                                             |               13 |             32 |
|  packets_sent0                                 |               |                                             |               12 |             32 |
+------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+


