
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
Œ
+Loading parts and site information from %s
36*device2H
4/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
™
!Parsing RTL primitives file [%s]
14*netlist2^
J/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
¢
*Finished parsing RTL primitives file [%s]
11*netlist2^
J/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
›
Command: %s
53*	vivadotcl2s
_synth_design -top lloyds_kernel_top -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 768.609 ; gain = 148.391
2default:default
’
synthesizing module '%s'638*oasys2%
lloyds_kernel_top2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
472default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
£
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2´
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
772default:default20
data_points_buffer_0_value_U2default:default2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
4792default:default8@Z8-3491
Ø
synthesizing module '%s'638*oasys2P
<lloyds_kernel_top_data_points_buffer_0_value__parameterized02default:default2¶
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
922default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
Ü
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2D
0lloyds_kernel_top_data_points_buffer_0_value_ram2default:default2´
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
132default:default2F
2lloyds_kernel_top_data_points_buffer_0_value_ram_U2default:default2D
0lloyds_kernel_top_data_points_buffer_0_value_ram2default:default2¶
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
1072default:default8@Z8-3491
Ì
synthesizing module '%s'638*oasys2D
0lloyds_kernel_top_data_points_buffer_0_value_ram2default:default2¶
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
312default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 16 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2D
0lloyds_kernel_top_data_points_buffer_0_value_ram2default:default2
12default:default2
12default:default2¶
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
312default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2P
<lloyds_kernel_top_data_points_buffer_0_value__parameterized02default:default2
22default:default2
12default:default2¶
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
922default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
£
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2´
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
772default:default20
data_points_buffer_1_value_U2default:default2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
4932default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
£
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2´
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
772default:default20
data_points_buffer_2_value_U2default:default2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
5072default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(lloyds_kernel_top_centres_buffer_0_value2default:default2°
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
772default:default2,
centres_buffer_0_value_U2default:default2<
(lloyds_kernel_top_centres_buffer_0_value2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
5212default:default8@Z8-3491
Ð
synthesizing module '%s'638*oasys2L
8lloyds_kernel_top_centres_buffer_0_value__parameterized02default:default2²
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
922default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
È
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2@
,lloyds_kernel_top_centres_buffer_0_value_ram2default:default2°
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
132default:default2B
.lloyds_kernel_top_centres_buffer_0_value_ram_U2default:default2@
,lloyds_kernel_top_centres_buffer_0_value_ram2default:default2²
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
1072default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2@
,lloyds_kernel_top_centres_buffer_0_value_ram2default:default2²
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
312default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter mem_size bound to: 256 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2@
,lloyds_kernel_top_centres_buffer_0_value_ram2default:default2
32default:default2
12default:default2²
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
312default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2L
8lloyds_kernel_top_centres_buffer_0_value__parameterized02default:default2
42default:default2
12default:default2²
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
922default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(lloyds_kernel_top_centres_buffer_0_value2default:default2°
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
772default:default2,
centres_buffer_1_value_U2default:default2<
(lloyds_kernel_top_centres_buffer_0_value2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
5352default:default8@Z8-3491
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 256 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 8 - type: integer 
2default:default
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(lloyds_kernel_top_centres_buffer_0_value2default:default2°
›/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_centres_buffer_0_value.vhd2default:default2
772default:default2,
centres_buffer_2_value_U2default:default2<
(lloyds_kernel_top_centres_buffer_0_value2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
5492default:default8@Z8-3491
U
%s*synth2F
2	Parameter DataWidth bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2=
)lloyds_kernel_top_output_buffer_min_idx_V2default:default2±
œ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd2default:default2
772default:default2-
output_buffer_min_idx_V_U2default:default2=
)lloyds_kernel_top_output_buffer_min_idx_V2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
5632default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys2M
9lloyds_kernel_top_output_buffer_min_idx_V__parameterized02default:default2³
œ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd2default:default2
922default:default8@Z8-638
U
%s*synth2F
2	Parameter DataWidth bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default
Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2A
-lloyds_kernel_top_output_buffer_min_idx_V_ram2default:default2±
œ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd2default:default2
132default:default2C
/lloyds_kernel_top_output_buffer_min_idx_V_ram_U2default:default2A
-lloyds_kernel_top_output_buffer_min_idx_V_ram2default:default2³
œ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd2default:default2
1072default:default8@Z8-3491
Æ
synthesizing module '%s'638*oasys2A
-lloyds_kernel_top_output_buffer_min_idx_V_ram2default:default2³
œ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd2default:default2
312default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
R
%s*synth2C
/	Parameter dwidth bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 16 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2A
-lloyds_kernel_top_output_buffer_min_idx_V_ram2default:default2
52default:default2
12default:default2³
œ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd2default:default2
312default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2M
9lloyds_kernel_top_output_buffer_min_idx_V__parameterized02default:default2
62default:default2
12default:default2³
œ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_output_buffer_min_idx_V.vhd2default:default2
922default:default8@Z8-256
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 4 - type: integer 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2´
Ÿ/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_data_points_buffer_0_value.vhd2default:default2
772default:default2*
output_buffer_sum_sq_U2default:default2@
,lloyds_kernel_top_data_points_buffer_0_value2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
5772default:default8@Z8-3491
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
load_centres_buffer2default:default2›
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
122default:default22
grp_load_centres_buffer_fu_3372default:default2'
load_centres_buffer2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
5912default:default8@Z8-3491
–
synthesizing module '%s'638*oasys2'
load_centres_buffer2default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
462default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 768 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressWidth bound to: 10 - type: integer 
2default:default
ì
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys22
load_centres_buffer_int_buffer2default:default2¦
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd2default:default2
1022default:default2 
int_buffer_U2default:default22
load_centres_buffer_int_buffer2default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
1732default:default8@Z8-3491
½
synthesizing module '%s'638*oasys2B
.load_centres_buffer_int_buffer__parameterized02default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd2default:default2
1202default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter AddressRange bound to: 768 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressWidth bound to: 10 - type: integer 
2default:default
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys26
"load_centres_buffer_int_buffer_ram2default:default2¦
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd2default:default2
132default:default28
$load_centres_buffer_int_buffer_ram_U2default:default26
"load_centres_buffer_int_buffer_ram2default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd2default:default2
1382default:default8@Z8-3491
°
synthesizing module '%s'638*oasys26
"load_centres_buffer_int_buffer_ram2default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd2default:default2
342default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter awidth bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter mem_size bound to: 768 - type: integer 
2default:default
ë
%done synthesizing module '%s' (%s#%s)256*oasys26
"load_centres_buffer_int_buffer_ram2default:default2
72default:default2
12default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd2default:default2
342default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2B
.load_centres_buffer_int_buffer__parameterized02default:default2
82default:default2
12default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer_int_buffer.vhd2default:default2
1202default:default8@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2'
load_centres_buffer2default:default2
92default:default2
12default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
462default:default8@Z8-256
Ö
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
load_points_buffer2default:default2š
…/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
122default:default21
grp_load_points_buffer_fu_3492default:default2&
load_points_buffer2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
6232default:default8@Z8-3491
”
synthesizing module '%s'638*oasys2&
load_points_buffer2default:default2œ
…/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
462default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 48 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
è
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
load_points_buffer_int_buffer2default:default2¥
/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
1022default:default2 
int_buffer_U2default:default21
load_points_buffer_int_buffer2default:default2œ
…/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
1632default:default8@Z8-3491
»
synthesizing module '%s'638*oasys2A
-load_points_buffer_int_buffer__parameterized02default:default2§
/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
1202default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 48 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 6 - type: integer 
2default:default
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys25
!load_points_buffer_int_buffer_ram2default:default2¥
/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
132default:default27
#load_points_buffer_int_buffer_ram_U2default:default25
!load_points_buffer_int_buffer_ram2default:default2§
/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
1382default:default8@Z8-3491
®
synthesizing module '%s'638*oasys25
!load_points_buffer_int_buffer_ram2default:default2§
/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
342default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 48 - type: integer 
2default:default
ê
%done synthesizing module '%s' (%s#%s)256*oasys25
!load_points_buffer_int_buffer_ram2default:default2
102default:default2
12default:default2§
/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
342default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2A
-load_points_buffer_int_buffer__parameterized02default:default2
112default:default2
12default:default2§
/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer_int_buffer.vhd2default:default2
1202default:default8@Z8-256
Ð
%done synthesizing module '%s' (%s#%s)256*oasys2&
load_points_buffer2default:default2
122default:default2
12default:default2œ
…/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
462default:default8@Z8-256
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
store_output_buffer2default:default2›
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd2default:default2
122default:default22
grp_store_output_buffer_fu_3622default:default2'
store_output_buffer2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
6552default:default8@Z8-3491
–
synthesizing module '%s'638*oasys2'
store_output_buffer2default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd2default:default2
402default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 5 - type: integer 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys22
store_output_buffer_int_buffer2default:default2¦
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd2default:default2
932default:default2 
int_buffer_U2default:default22
store_output_buffer_int_buffer2default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd2default:default2
1262default:default8@Z8-3491
½
synthesizing module '%s'638*oasys2B
.store_output_buffer_int_buffer__parameterized02default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd2default:default2
1122default:default8@Z8-638
V
%s*synth2G
3	Parameter DataWidth bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter AddressRange bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AddressWidth bound to: 5 - type: integer 
2default:default
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys26
"store_output_buffer_int_buffer_ram2default:default2¦
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd2default:default2
132default:default28
$store_output_buffer_int_buffer_ram_U2default:default26
"store_output_buffer_int_buffer_ram2default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd2default:default2
1312default:default8@Z8-3491
°
synthesizing module '%s'638*oasys26
"store_output_buffer_int_buffer_ram2default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd2default:default2
352default:default8@Z8-638
W
%s*synth2H
4	Parameter mem_type bound to: block - type: string 
2default:default
S
%s*synth2D
0	Parameter dwidth bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter awidth bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter mem_size bound to: 32 - type: integer 
2default:default
ì
%done synthesizing module '%s' (%s#%s)256*oasys26
"store_output_buffer_int_buffer_ram2default:default2
132default:default2
12default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd2default:default2
352default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2B
.store_output_buffer_int_buffer__parameterized02default:default2
142default:default2
12default:default2¨
‘/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer_int_buffer.vhd2default:default2
1122default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2'
store_output_buffer2default:default2
152default:default2
12default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/store_output_buffer.vhd2default:default2
402default:default8@Z8-256
O
%s*synth2@
,	Parameter ID bound to: 21 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys26
"lloyds_kernel_top_mul_32s_32s_64_62default:default2ª
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
632default:default2:
&lloyds_kernel_top_mul_32s_32s_64_6_U212default:default26
"lloyds_kernel_top_mul_32s_32s_64_62default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
6812default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2F
2lloyds_kernel_top_mul_32s_32s_64_6__parameterized02default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
792default:default8@Z8-638
O
%s*synth2@
,	Parameter ID bound to: 21 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*lloyds_kernel_top_mul_32s_32s_64_6_MulnS_02default:default2ª
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
122default:default2@
,lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U2default:default2>
*lloyds_kernel_top_mul_32s_32s_64_6_MulnS_02default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
932default:default8@Z8-3491
¼
synthesizing module '%s'638*oasys2>
*lloyds_kernel_top_mul_32s_32s_64_6_MulnS_02default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
212default:default8@Z8-638
À
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
232default:default8@Z8-4472
À
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
242default:default8@Z8-4472
ø
%done synthesizing module '%s' (%s#%s)256*oasys2>
*lloyds_kernel_top_mul_32s_32s_64_6_MulnS_02default:default2
162default:default2
12default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
212default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2F
2lloyds_kernel_top_mul_32s_32s_64_6__parameterized02default:default2
172default:default2
12default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
792default:default8@Z8-256
O
%s*synth2@
,	Parameter ID bound to: 22 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys26
"lloyds_kernel_top_mul_32s_32s_64_62default:default2ª
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
632default:default2:
&lloyds_kernel_top_mul_32s_32s_64_6_U222default:default26
"lloyds_kernel_top_mul_32s_32s_64_62default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
6962default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2F
2lloyds_kernel_top_mul_32s_32s_64_6__parameterized22default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
792default:default8@Z8-638
O
%s*synth2@
,	Parameter ID bound to: 22 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*lloyds_kernel_top_mul_32s_32s_64_6_MulnS_02default:default2ª
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
122default:default2@
,lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U2default:default2>
*lloyds_kernel_top_mul_32s_32s_64_6_MulnS_02default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
932default:default8@Z8-3491
€
%done synthesizing module '%s' (%s#%s)256*oasys2F
2lloyds_kernel_top_mul_32s_32s_64_6__parameterized22default:default2
172default:default2
12default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
792default:default8@Z8-256
O
%s*synth2@
,	Parameter ID bound to: 23 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys26
"lloyds_kernel_top_mul_32s_32s_64_62default:default2ª
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
632default:default2:
&lloyds_kernel_top_mul_32s_32s_64_6_U232default:default26
"lloyds_kernel_top_mul_32s_32s_64_62default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
7112default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2F
2lloyds_kernel_top_mul_32s_32s_64_6__parameterized42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
792default:default8@Z8-638
O
%s*synth2@
,	Parameter ID bound to: 23 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*lloyds_kernel_top_mul_32s_32s_64_6_MulnS_02default:default2ª
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
122default:default2@
,lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U2default:default2>
*lloyds_kernel_top_mul_32s_32s_64_6_MulnS_02default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
932default:default8@Z8-3491
€
%done synthesizing module '%s' (%s#%s)256*oasys2F
2lloyds_kernel_top_mul_32s_32s_64_6__parameterized42default:default2
172default:default2
12default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
792default:default8@Z8-256
O
%s*synth2@
,	Parameter ID bound to: 24 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys28
$lloyds_kernel_top_add_32ns_32ns_32_12default:default2¬
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
332default:default2<
(lloyds_kernel_top_add_32ns_32ns_32_1_U242default:default28
$lloyds_kernel_top_add_32ns_32ns_32_12default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
7262default:default8@Z8-3491
È
synthesizing module '%s'638*oasys2H
4lloyds_kernel_top_add_32ns_32ns_32_1__parameterized02default:default2®
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
462default:default8@Z8-638
O
%s*synth2@
,	Parameter ID bound to: 24 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
È
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2C
/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_02default:default2¬
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
142default:default2E
1lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U2default:default2C
/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_02default:default2®
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
582default:default8@Z8-3491
Ã
synthesizing module '%s'638*oasys2C
/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_02default:default2®
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
212default:default8@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2C
/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_02default:default2
182default:default2
12default:default2®
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
212default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2H
4lloyds_kernel_top_add_32ns_32ns_32_1__parameterized02default:default2
192default:default2
12default:default2®
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
462default:default8@Z8-256
O
%s*synth2@
,	Parameter ID bound to: 25 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys28
$lloyds_kernel_top_add_32ns_32ns_32_12default:default2¬
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
332default:default2<
(lloyds_kernel_top_add_32ns_32ns_32_1_U252default:default28
$lloyds_kernel_top_add_32ns_32ns_32_12default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
7382default:default8@Z8-3491
È
synthesizing module '%s'638*oasys2H
4lloyds_kernel_top_add_32ns_32ns_32_1__parameterized22default:default2®
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
462default:default8@Z8-638
O
%s*synth2@
,	Parameter ID bound to: 25 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
È
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2C
/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_02default:default2¬
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
142default:default2E
1lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U2default:default2C
/lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_02default:default2®
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
582default:default8@Z8-3491
„
%done synthesizing module '%s' (%s#%s)256*oasys2H
4lloyds_kernel_top_add_32ns_32ns_32_1__parameterized22default:default2
192default:default2
12default:default2®
—/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_add_32ns_32ns_32_1.vhd2default:default2
462default:default8@Z8-256
ð
default block is never used226*oasys2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
13112default:default8@Z8-226
Î
%done synthesizing module '%s' (%s#%s)256*oasys2%
lloyds_kernel_top2default:default2
202default:default2
12default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.vhd2default:default2
472default:default8@Z8-256
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[31]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[30]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[29]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[28]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[27]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[26]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[25]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[24]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[23]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[22]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[21]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[20]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[19]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[18]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[17]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[16]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[15]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[14]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[13]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[12]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[11]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[10]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[9]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[8]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[7]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[6]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[5]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[4]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[3]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[2]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[1]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[0]2default:defaultZ8-3331
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 807.430 ; gain = 187.211
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
Ÿ
Loading clock regions from %s
13*device2h
T/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
 
Loading clock buffers from %s
11*device2i
U/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
 
&Loading clock placement rules from %s
318*place2`
L/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ž
)Loading package pin functions from %s...
17*device2\
H/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
œ
Loading package from %s
16*device2k
W/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
“
Loading io standards from %s
15*device2]
I/opt/Xilinx/2013.4/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
Ð
Parsing XDC File [%s]
179*designutils2™
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc2default:defaultZ20-179
Ó
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2›
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc2default:default2
12default:default8@Z12-2286
Ù
Finished Parsing XDC File [%s]
178*designutils2™
„/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1106.703 ; gain = 486.484
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1106.703 ; gain = 486.484
2default:default
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2;
'ap_reg_ppstg_indvar_reg_193_pp0_it6_reg2default:default2
302default:default2
102default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
4072default:default8@Z8-3936
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2;
'ap_reg_ppstg_indvar_reg_193_pp0_it5_reg2default:default2
302default:default2
102default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
4062default:default8@Z8-3936
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2;
'ap_reg_ppstg_indvar_reg_193_pp0_it4_reg2default:default2
302default:default2
102default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
4052default:default8@Z8-3936
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2;
'ap_reg_ppstg_indvar_reg_193_pp0_it3_reg2default:default2
302default:default2
102default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
4042default:default8@Z8-3936
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2;
'ap_reg_ppstg_indvar_reg_193_pp0_it2_reg2default:default2
302default:default2
102default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
4032default:default8@Z8-3936
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2;
'ap_reg_ppstg_indvar_reg_193_pp0_it1_reg2default:default2
302default:default2
102default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
4022default:default8@Z8-3936
–
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2'
load_centres_buffer2default:defaultZ8-802
•
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2&
load_points_buffer2default:defaultZ8-802
–
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2'
store_output_buffer2default:defaultZ8-802
”
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2%
lloyds_kernel_top2default:defaultZ8-802

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
42default:defaultZ8-3969

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
42default:defaultZ8-3969
É
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2'
load_centres_buffer2default:defaultZ8-3354

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
62default:defaultZ8-3969
È
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2&
load_points_buffer2default:defaultZ8-3354

¿The signal %s was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (%s address bits)* is shallow.
3471*oasys2
ram_reg2default:default2
52default:defaultZ8-3969
u
?The signal %s was recognized as a true dual port RAM template.
3473*oasys2
ram_reg2default:defaultZ8-3971
É
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2'
store_output_buffer2default:defaultZ8-3354
Ç
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2%
lloyds_kernel_top2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.035 ; gain = 524.816
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     11 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 41    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 77    
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              24K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	               8K Bit         RAMs := 3     
2default:default
Q
%s*synth2B
.	             1024 Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
Q
%s*synth2B
.	              512 Bit         RAMs := 4     
2default:default
Q
%s*synth2B
.	              128 Bit         RAMs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 67    
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 6     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
=
%s*synth2.
Module lloyds_kernel_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 28    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 34    
2default:default
\
%s*synth2M
9Module lloyds_kernel_top_data_points_buffer_0_value_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              512 Bit         RAMs := 1     
2default:default
h
%s*synth2Y
EModule lloyds_kernel_top_data_points_buffer_0_value__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
X
%s*synth2I
5Module lloyds_kernel_top_centres_buffer_0_value_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               8K Bit         RAMs := 1     
2default:default
d
%s*synth2U
AModule lloyds_kernel_top_centres_buffer_0_value__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module lloyds_kernel_top_output_buffer_min_idx_V_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              128 Bit         RAMs := 1     
2default:default
e
%s*synth2V
BModule lloyds_kernel_top_output_buffer_min_idx_V__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module load_centres_buffer_int_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	              24K Bit         RAMs := 1     
2default:default
Z
%s*synth2K
7Module load_centres_buffer_int_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module load_centres_buffer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     11 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
M
%s*synth2>
*Module load_points_buffer_int_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	               1K Bit         RAMs := 1     
2default:default
Y
%s*synth2J
6Module load_points_buffer_int_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module load_points_buffer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 11    
2default:default
N
%s*synth2?
+Module store_output_buffer_int_buffer_ram 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
/
%s*synth2 
+---RAMs : 
2default:default
Q
%s*synth2B
.	             1024 Bit         RAMs := 1     
2default:default
Z
%s*synth2K
7Module store_output_buffer_int_buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module store_output_buffer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
V
%s*synth2G
3Module lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 3     
2default:default
^
%s*synth2O
;Module lloyds_kernel_top_mul_32s_32s_64_6__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module lloyds_kernel_top_mul_32s_32s_64_6__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module lloyds_kernel_top_mul_32s_32s_64_6__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
`
%s*synth2Q
=Module lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
`
%s*synth2Q
=Module lloyds_kernel_top_add_32ns_32ns_32_1__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\tmp_9_reg_433_reg[10] 2default:default2'
load_centres_buffer2default:defaultZ8-3332

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
tmp_9_reg_433_reg2default:default2
112default:default2
102default:default2
†/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_centres_buffer.vhd2default:default2
5302default:default8@Z8-3936
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\tmp_5_reg_377_reg[6] 2default:default2&
load_points_buffer2default:defaultZ8-3332
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\tmp_6_reg_392_reg[4] 2default:default2&
load_points_buffer2default:defaultZ8-3332
þ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
tmp_5_reg_377_reg2default:default2
72default:default2
62default:default2œ
…/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/load_points_buffer.vhd2default:default2
4882default:default8@Z8-3936
²
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\tmp_6_reg_392_reg[4] 2default:default2&
load_points_buffer2default:defaultZ8-3332
µ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\isIter0_reg_334_reg[0] 2default:default2'
store_output_buffer2default:defaultZ8-3332
Ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2A
-\ap_reg_ppstg_isIter0_reg_334_pp1_it1_reg[0] 2default:default2'
store_output_buffer2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[47] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[46] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[45] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[44] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[43] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[42] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[41] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[40] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[39] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[38] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[37] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[36] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[35] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[34] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[33] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[32] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[31] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[30] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[29] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[28] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[27] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[26] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[25] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[24] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[23] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[22] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[21] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[20] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[19] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[18] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[17] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[47] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[46] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[45] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[44] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[43] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[42] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[41] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[40] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[39] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[38] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[37] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[36] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[35] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[34] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[33] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[32] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[31] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[30] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[29] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[28] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[27] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[26] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[25] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[24] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[23] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[22] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[21] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[20] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[19] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[18] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[17] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[5] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[4] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[3] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[2] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[1] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2v
b\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg[0] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[47] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[46] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[45] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[44] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[43] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[42] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[41] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[40] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[39] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[38] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[37] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[36] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[35] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[34] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[33] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[32] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[31] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[30] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[29] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2w
c\lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[28] 2default:default2%
lloyds_kernel_top2default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
532default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg2default:default2
482default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
532default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
512default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
512default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
532default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg2default:default2
482default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
532default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
512default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
512default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
422default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
532default:default8@Z8-3936
Û
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
482default:default2
172default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg2default:default2
482default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
532default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
512default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
522default:default8@Z8-3936
Ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2q
]lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg2default:default2
152default:default2
42default:default2¬
•/home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top_mul_32s_32s_64_6.vhd2default:default2
512default:default8@Z8-3936
¼
%s*synth2¬
—DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ê
%s*synth2º
¥DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Æ
%s*synth2¶
¡DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
¼
%s*synth2¬
—DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ê
%s*synth2º
¥DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Æ
%s*synth2¶
¡DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
¼
%s*synth2¬
—DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg.
2default:default
Ê
%s*synth2º
¥DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg.
2default:default
Æ
%s*synth2¶
¡DSP Report: Generating DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
2default:default
°
%s*synth2 
‹DSP Report: register B is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
°
%s*synth2 
‹DSP Report: register A is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Œ
%s*synth2ü
çDSP Report: register lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
Ž
%s*synth2þ
éDSP Report: operator lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/tmp_product is absorbed into DSP lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff2_reg.
2default:default
‰
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[1]2default:defaultZ8-3331
‰
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2&
centres_in_addr[0]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[31]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[30]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[29]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[28]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[27]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[26]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[25]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[24]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[23]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[22]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[21]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[20]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[19]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[18]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[17]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[16]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[15]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[14]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[13]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[12]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[11]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[10]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[9]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[8]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[7]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[6]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[5]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[4]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[3]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[2]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[1]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2%
lloyds_kernel_top2default:default2
n[0]2default:defaultZ8-3331
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1153.031 ; gain = 532.812
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
/
%s*synth2 

Block RAM:
2default:default
ƒ
%s*synth2ó
Þ+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------------------+
2default:default
„
%s*synth2ô
ß|Module Name                                      | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                       | 
2default:default
ƒ
%s*synth2ó
Þ+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------------------+
2default:default
„
%s*synth2ô
ß|lloyds_kernel_top_data_points_buffer_0_value_ram | ram_reg    | 16 X 32(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_data_points_buffer_0_value_ram/extram | 
2default:default
„
%s*synth2ô
ß|lloyds_kernel_top_centres_buffer_0_value_ram     | ram_reg    | 256 X 32(WRITE_FIRST)  | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_centres_buffer_0_value_ram/extram__1  | 
2default:default
„
%s*synth2ô
ß|lloyds_kernel_top_output_buffer_min_idx_V_ram    | ram_reg    | 16 X 8(WRITE_FIRST)    | W | R |                        |   |   | Port A       | 1      | 0      | lloyds_kernel_top_output_buffer_min_idx_V_ram/extram__2 | 
2default:default
„
%s*synth2ô
ß|load_centres_buffer_int_buffer_ram               | ram_reg    | 1 K X 32(WRITE_FIRST)  | W | R | 1 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | load_centres_buffer_int_buffer_ram/extram__3            | 
2default:default
„
%s*synth2ô
ß|load_points_buffer_int_buffer_ram                | ram_reg    | 64 X 32(WRITE_FIRST)   | W | R | 64 X 32(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | load_points_buffer_int_buffer_ram/extram__4             | 
2default:default
„
%s*synth2ô
ß|store_output_buffer_int_buffer_ram               | ram_reg    | 32 X 32(WRITE_FIRST)   | W | R | 32 X 32(READ_FIRST)    | W |   | Port A and B | 0      | 1      | store_output_buffer_int_buffer_ram/extram__5            | 
2default:default
„
%s*synth2ô
ß+-------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------------------------------------+

2default:default
Ë
%s*synth2»
¦Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
2default:default
Õ
%s*synth2Å
°+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
Ö
%s*synth2Æ
±|Module Name                                | OP MODE                | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
2default:default
Õ
%s*synth2Å
°+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top                          | (A2*B2)'               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | ((PCIN>>17)+(A2*B2)')' | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±|lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0 | (PCIN+(A''*B'')')'     | No           | 18 (N)           | 15 (Y) | 48 (Y) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 1    | 
2default:default
Ö
%s*synth2Æ
±+-------------------------------------------+------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
Ý
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2u
agrp_load_centres_buffer_fu_337i_3_10/\grp_load_centres_buffer_fu_337/FSM_onehot_ap_CS_fsm_reg[5] 2default:defaultZ8-3333
Û
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2s
_grp_load_points_buffer_fu_349i_3_37/\grp_load_points_buffer_fu_349/FSM_onehot_ap_CS_fsm_reg[5] 2default:defaultZ8-3333
Ý
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2u
agrp_store_output_buffer_fu_362i_3_60/\grp_store_output_buffer_fu_362/FSM_onehot_ap_CS_fsm_reg[5] 2default:defaultZ8-3333
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1194.078 ; gain = 573.859
2default:default
Œ
%s*synth2ü
çWrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/sf306/phd_codebase/github/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1212.078 ; gain = 591.859
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1213.078 ; gain = 592.859
2default:default
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centres_buffer_0_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centres_buffer_0_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centres_buffer_1_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centres_buffer_1_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centres_buffer_2_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg 2default:defaultZ8-4480
Ø
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2e
Q\centres_buffer_2_value_U/lloyds_kernel_top_centres_buffer_0_value_ram_U/ram_reg 2default:defaultZ8-4480
Ú
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2g
S\output_buffer_min_idx_V_U/lloyds_kernel_top_output_buffer_min_idx_V_ram_U/ram_reg 2default:defaultZ8-4480
Ú
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2g
S\output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg 2default:defaultZ8-4480
Ú
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2g
S\output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg 2default:defaultZ8-4480
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg 2default:defaultZ8-4480
á
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2n
Z\grp_load_centres_buffer_fu_337/int_buffer_U/load_centres_buffer_int_buffer_ram_U/ram_reg 2default:defaultZ8-4480
ß
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2l
X\grp_load_points_buffer_fu_349/int_buffer_U/load_points_buffer_int_buffer_ram_U/ram_reg 2default:defaultZ8-4480
ß
×The timing for the instance %s (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
3630*oasys2l
X\grp_load_points_buffer_fu_349/int_buffer_U/load_points_buffer_int_buffer_ram_U/ram_reg 2default:defaultZ8-4480
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
ü
%s*synth2ì
×+------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ý
%s*synth2í
Ø|Module Name       | RTL Name                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
ü
%s*synth2ì
×+------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | grp_load_centres_buffer_fu_337/ap_reg_ppstg_exitcond3_reg_406_pp0_it5_reg[0]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | grp_load_centres_buffer_fu_337/ap_reg_ppstg_indvar_reg_193_pp0_it6_reg[9]                           | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | grp_load_points_buffer_fu_349/ap_reg_ppstg_exitcond2_reg_350_pp0_it5_reg[0]                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | grp_load_points_buffer_fu_349/ap_reg_ppstg_indvar_reg_188_pp0_it6_reg[5]                            | 6      | 6     | NO           | NO                 | YES               | 6      | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | ap_reg_ppstg_tmp_12_reg_635_pp0_it7_reg[0]                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | ap_reg_ppstg_tmp_2_reg_611_pp0_it6_reg[0]                                                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it7_reg[7]                                            | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff3_reg[16]   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U21/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U22/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
2default:default
ý
%s*synth2í
Ø|lloyds_kernel_top | lloyds_kernel_top_mul_32s_32s_64_6_U23/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff1_reg[3]__0 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
2default:default
ý
%s*synth2í
Ø+------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |CARRY4     |    87|
2default:default
?
%s*synth20
|2     |DSP48E1_1  |     3|
2default:default
?
%s*synth20
|3     |DSP48E1_2  |     3|
2default:default
?
%s*synth20
|4     |DSP48E1_3  |     3|
2default:default
?
%s*synth20
|5     |LUT1       |     7|
2default:default
?
%s*synth20
|6     |LUT2       |   294|
2default:default
?
%s*synth20
|7     |LUT3       |   251|
2default:default
?
%s*synth20
|8     |LUT4       |    83|
2default:default
?
%s*synth20
|9     |LUT5       |   178|
2default:default
?
%s*synth20
|10    |LUT6       |   161|
2default:default
?
%s*synth20
|11    |MUXF7      |     1|
2default:default
?
%s*synth20
|12    |RAMB18E1   |     2|
2default:default
?
%s*synth20
|13    |RAMB18E1_1 |     4|
2default:default
?
%s*synth20
|14    |RAMB18E1_2 |     1|
2default:default
?
%s*synth20
|15    |RAMB18E1_3 |     1|
2default:default
?
%s*synth20
|16    |RAMB36E1_1 |     2|
2default:default
?
%s*synth20
|17    |RAMB36E1_3 |     1|
2default:default
?
%s*synth20
|18    |SRL16E     |    85|
2default:default
?
%s*synth20
|19    |FDRE       |   943|
2default:default
?
%s*synth20
|20    |FDSE       |    66|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
­
%s*synth2
ˆ+------+-------------------------------------------------------+---------------------------------------------------------------+------+
2default:default
­
%s*synth2
ˆ|      |Instance                                               |Module                                                         |Cells |
2default:default
­
%s*synth2
ˆ+------+-------------------------------------------------------+---------------------------------------------------------------+------+
2default:default
­
%s*synth2
ˆ|1     |top                                                    |                                                               |  2176|
2default:default
­
%s*synth2
ˆ|2     |  output_buffer_sum_sq_U                               |lloyds_kernel_top_data_points_buffer_0_value__parameterized0   |     4|
2default:default
­
%s*synth2
ˆ|3     |    lloyds_kernel_top_data_points_buffer_0_value_ram_U |lloyds_kernel_top_data_points_buffer_0_value_ram_12            |     4|
2default:default
­
%s*synth2
ˆ|4     |  data_points_buffer_1_value_U                         |lloyds_kernel_top_data_points_buffer_0_value__parameterized0_0 |     3|
2default:default
­
%s*synth2
ˆ|5     |    lloyds_kernel_top_data_points_buffer_0_value_ram_U |lloyds_kernel_top_data_points_buffer_0_value_ram_11            |     3|
2default:default
­
%s*synth2
ˆ|6     |  lloyds_kernel_top_mul_32s_32s_64_6_U21               |lloyds_kernel_top_mul_32s_32s_64_6__parameterized0             |    78|
2default:default
­
%s*synth2
ˆ|7     |    lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U       |lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_10                  |    78|
2default:default
­
%s*synth2
ˆ|8     |  lloyds_kernel_top_mul_32s_32s_64_6_U22               |lloyds_kernel_top_mul_32s_32s_64_6__parameterized2             |    78|
2default:default
­
%s*synth2
ˆ|9     |    lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U       |lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_9                   |    78|
2default:default
­
%s*synth2
ˆ|10    |  lloyds_kernel_top_mul_32s_32s_64_6_U23               |lloyds_kernel_top_mul_32s_32s_64_6__parameterized4             |    78|
2default:default
­
%s*synth2
ˆ|11    |    lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U       |lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0                     |    78|
2default:default
­
%s*synth2
ˆ|12    |  centres_buffer_0_value_U                             |lloyds_kernel_top_centres_buffer_0_value__parameterized0       |    41|
2default:default
­
%s*synth2
ˆ|13    |    lloyds_kernel_top_centres_buffer_0_value_ram_U     |lloyds_kernel_top_centres_buffer_0_value_ram_8                 |    41|
2default:default
­
%s*synth2
ˆ|14    |  output_buffer_min_idx_V_U                            |lloyds_kernel_top_output_buffer_min_idx_V__parameterized0      |     1|
2default:default
­
%s*synth2
ˆ|15    |    lloyds_kernel_top_output_buffer_min_idx_V_ram_U    |lloyds_kernel_top_output_buffer_min_idx_V_ram                  |     1|
2default:default
­
%s*synth2
ˆ|16    |  grp_store_output_buffer_fu_362                       |store_output_buffer                                            |   251|
2default:default
­
%s*synth2
ˆ|17    |    int_buffer_U                                       |store_output_buffer_int_buffer__parameterized0                 |    44|
2default:default
­
%s*synth2
ˆ|18    |      store_output_buffer_int_buffer_ram_U             |store_output_buffer_int_buffer_ram                             |    44|
2default:default
­
%s*synth2
ˆ|19    |  centres_buffer_2_value_U                             |lloyds_kernel_top_centres_buffer_0_value__parameterized0_1     |    48|
2default:default
­
%s*synth2
ˆ|20    |    lloyds_kernel_top_centres_buffer_0_value_ram_U     |lloyds_kernel_top_centres_buffer_0_value_ram_7                 |    48|
2default:default
­
%s*synth2
ˆ|21    |  lloyds_kernel_top_add_32ns_32ns_32_1_U24             |lloyds_kernel_top_add_32ns_32ns_32_1__parameterized0           |    40|
2default:default
­
%s*synth2
ˆ|22    |    lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U  |lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_6              |    40|
2default:default
­
%s*synth2
ˆ|23    |  centres_buffer_1_value_U                             |lloyds_kernel_top_centres_buffer_0_value__parameterized0_2     |    41|
2default:default
­
%s*synth2
ˆ|24    |    lloyds_kernel_top_centres_buffer_0_value_ram_U     |lloyds_kernel_top_centres_buffer_0_value_ram                   |    41|
2default:default
­
%s*synth2
ˆ|25    |  lloyds_kernel_top_add_32ns_32ns_32_1_U25             |lloyds_kernel_top_add_32ns_32ns_32_1__parameterized2           |   158|
2default:default
­
%s*synth2
ˆ|26    |    lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U  |lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0                |   158|
2default:default
­
%s*synth2
ˆ|27    |  grp_load_points_buffer_fu_349                        |load_points_buffer                                             |   274|
2default:default
­
%s*synth2
ˆ|28    |    int_buffer_U                                       |load_points_buffer_int_buffer__parameterized0                  |    31|
2default:default
­
%s*synth2
ˆ|29    |      load_points_buffer_int_buffer_ram_U              |load_points_buffer_int_buffer_ram                              |    31|
2default:default
­
%s*synth2
ˆ|30    |  data_points_buffer_0_value_U                         |lloyds_kernel_top_data_points_buffer_0_value__parameterized0_3 |     2|
2default:default
­
%s*synth2
ˆ|31    |    lloyds_kernel_top_data_points_buffer_0_value_ram_U |lloyds_kernel_top_data_points_buffer_0_value_ram_5             |     2|
2default:default
­
%s*synth2
ˆ|32    |  data_points_buffer_2_value_U                         |lloyds_kernel_top_data_points_buffer_0_value__parameterized0_4 |     3|
2default:default
­
%s*synth2
ˆ|33    |    lloyds_kernel_top_data_points_buffer_0_value_ram_U |lloyds_kernel_top_data_points_buffer_0_value_ram               |     3|
2default:default
­
%s*synth2
ˆ|34    |  grp_load_centres_buffer_fu_337                       |load_centres_buffer                                            |   471|
2default:default
­
%s*synth2
ˆ|35    |    int_buffer_U                                       |load_centres_buffer_int_buffer__parameterized0                 |    33|
2default:default
­
%s*synth2
ˆ|36    |      load_centres_buffer_int_buffer_ram_U             |load_centres_buffer_int_buffer_ram                             |    33|
2default:default
­
%s*synth2
ˆ+------+-------------------------------------------------------+---------------------------------------------------------------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 1018 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.648 ; gain = 608.430
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
202default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
À
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1162default:default2
2042default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:292default:default2
00:00:302default:default2
1558.1332default:default2
841.5202default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1560.148 ; gain = 2.012
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sun Jun  1 17:07:28 20142default:defaultZ17-206