# ECE241_Verilog

![meme](/schematics/meme.jpg)

Lmao let's be serious now!

This repo contains the Verilog HDL modules I implemented in my ECE 241 course along with their logisim schematics and ModelSim simulations.

The code was validated using **Intel's Quartus Prime Software**.

**Contents:**

* 2-to-1 mux

* 4-to-1 mux

* 4 bit 2-to-1 mux

* 7-to-1 mux

* Full adder

* Ripple carry adder

* Gated-D-Latch

* D-flipflops (8 types without enable)

* D-flipflop (with enable)

* Register - 1 bit

* Register - 4 bit

* Register - 8 bit

* Register - n bit

* Shift Register

* Shift Register - Parallel load

* T - flipflop

* Counter - 4 bit

* Updown counter - Parameterized

* Async counter

### D-Latch:

![D-Latch](/schematics/d_latch.PNG)

### RS-Latch:

![RS-Latch](/schematics/rs_latch.PNG)

### Positive Edge D-Flip Flop:

![Positive edge D-Flip Flop](/schematics/Pos_edge_D_flipflop.PNG)

### Negative Edge D-Flip Flop:

![Negative edge D-Flip Flop](/schematics/Neg_edge_D_flipflop.PNG)

### Eight Bit Register:

![Eight Bit Register](/schematics/eight_bit_register.PNG)

### Four Bit Shift Registers:

![Four Bit Shift Registers](/schematics/shift_registers.PNG)

### Toggle Flip Flop (T-Flip Flop)

![T Flip Flop](/schematics/T_FlipFlop.PNG)
