{"vcs1":{"timestamp_begin":1684263833.253287866, "rt":1.28, "ut":0.34, "st":0.23}}
{"vcselab":{"timestamp_begin":1684263834.624520924, "rt":1.22, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1684263835.916696639, "rt":0.44, "ut":0.21, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263832.619475085}
{"VCS_COMP_START_TIME": 1684263832.619475085}
{"VCS_COMP_END_TIME": 1684263837.847207193}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330376}}
{"stitch_vcselab": {"peak_mem": 211948}}
