

================================================================
== Vitis HLS Report for 'read_k_v_6'
================================================================
* Date:           Wed Jul 31 17:01:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102178|   102178|  1.022 ms|  1.022 ms|  102178|  102178|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                               Loop Name                              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- _ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim  |   102176|   102176|        10|          1|          1|  102168|       yes|
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dim_block = alloca i32 1"   --->   Operation 13 'alloca' 'dim_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %v_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %k" [Deit_cpp/src/attention.cpp:39]   --->   Operation 18 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %k_read, i32 5, i32 63" [Deit_cpp/src/attention.cpp:39]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i59 %trunc_ln" [Deit_cpp/src/attention.cpp:39]   --->   Operation 20 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln39" [Deit_cpp/src/attention.cpp:39]   --->   Operation 21 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln37 = store i17 0, i17 %indvar_flatten14" [Deit_cpp/src/attention.cpp:37]   --->   Operation 22 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln37 = store i13 0, i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:37]   --->   Operation 23 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln37 = store i5 0, i5 %dim_block" [Deit_cpp/src/attention.cpp:37]   --->   Operation 24 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln37 = br void %for.inc" [Deit_cpp/src/attention.cpp:37]   --->   Operation 25 'br' 'br_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 %or_ln39_1, void %for.inc.split" [Deit_cpp/src/attention.cpp:39]   --->   Operation 26 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%first_iter_01 = phi i1 1, void %entry, i1 0, void %for.inc.split"   --->   Operation 27 'phi' 'first_iter_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dim_block_1 = load i5 %dim_block" [Deit_cpp/src/attention.cpp:41]   --->   Operation 28 'load' 'dim_block_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:39]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i17 %indvar_flatten14" [Deit_cpp/src/attention.cpp:37]   --->   Operation 30 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.09ns)   --->   "%icmp_ln37 = icmp_eq  i17 %indvar_flatten14_load, i17 102168" [Deit_cpp/src/attention.cpp:37]   --->   Operation 31 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%add_ln37 = add i17 %indvar_flatten14_load, i17 1" [Deit_cpp/src/attention.cpp:37]   --->   Operation 32 'add' 'add_ln37' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc14, void %for.end17" [Deit_cpp/src/attention.cpp:37]   --->   Operation 33 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln37_for_block_q_patch_ln39_for_each_k_patch_ln41_for_block_dim_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102168, i64 102168, i64 102168"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%icmp_ln39 = icmp_eq  i13 %indvar_flatten_load, i13 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 36 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln39)   --->   "%or_ln37 = or i1 %icmp_ln39, i1 %first_iter_01" [Deit_cpp/src/attention.cpp:37]   --->   Operation 37 'or' 'or_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln39, i1 1" [Deit_cpp/src/attention.cpp:37]   --->   Operation 38 'xor' 'xor_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.75ns)   --->   "%icmp_ln41 = icmp_eq  i5 %dim_block_1, i5 24" [Deit_cpp/src/attention.cpp:41]   --->   Operation 39 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln41, i1 %xor_ln37" [Deit_cpp/src/attention.cpp:37]   --->   Operation 40 'and' 'and_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln39_for_each_k_patch_ln41_for_block_dim_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39 = or i1 %and_ln37, i1 %or_ln37" [Deit_cpp/src/attention.cpp:39]   --->   Operation 42 'or' 'or_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%xor_ln39 = xor i1 %icmp_ln41, i1 1" [Deit_cpp/src/attention.cpp:39]   --->   Operation 43 'xor' 'xor_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%and_ln39 = and i1 %first_iter_0, i1 %xor_ln39" [Deit_cpp/src/attention.cpp:39]   --->   Operation 44 'and' 'and_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %icmp_ln39, i1 %and_ln39" [Deit_cpp/src/attention.cpp:39]   --->   Operation 45 'or' 'or_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %or_ln39, void %for.inc.split, void %new.body._ln41_for_block_dim" [Deit_cpp/src/attention.cpp:41]   --->   Operation 46 'br' 'br_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %or_ln39_1, void %for.first.iter.for.inc, void %for.first.iter._ln41_for_block_dim" [Deit_cpp/src/attention.cpp:39]   --->   Operation 47 'br' 'br_ln39' <Predicate = (!icmp_ln37 & or_ln39)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.split" [Deit_cpp/src/attention.cpp:41]   --->   Operation 48 'br' 'br_ln41' <Predicate = (!icmp_ln37 & or_ln39)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%add_ln41 = add i5 %dim_block_1, i5 1" [Deit_cpp/src/attention.cpp:41]   --->   Operation 49 'add' 'add_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln37, i1 %icmp_ln39" [Deit_cpp/src/attention.cpp:41]   --->   Operation 50 'or' 'or_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i5 1, i5 %add_ln41" [Deit_cpp/src/attention.cpp:41]   --->   Operation 51 'select' 'select_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.82ns)   --->   "%add_ln39 = add i13 %indvar_flatten_load, i13 1" [Deit_cpp/src/attention.cpp:39]   --->   Operation 52 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.30ns)   --->   "%select_ln39 = select i1 %icmp_ln39, i13 1, i13 %add_ln39" [Deit_cpp/src/attention.cpp:39]   --->   Operation 53 'select' 'select_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln41 = store i17 %add_ln37, i17 %indvar_flatten14" [Deit_cpp/src/attention.cpp:41]   --->   Operation 54 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln41 = store i13 %select_ln39, i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:41]   --->   Operation 55 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln41 = store i5 %select_ln41, i5 %dim_block" [Deit_cpp/src/attention.cpp:41]   --->   Operation 56 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [Deit_cpp/src/attention.cpp:41]   --->   Operation 57 'br' 'br_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 58 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 58 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 59 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 59 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 60 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 60 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 61 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 61 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 62 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 63 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 63 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:39]   --->   Operation 64 'readreq' 'empty' <Predicate = (or_ln39 & or_ln39_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.first.iter.for.inc" [Deit_cpp/src/attention.cpp:39]   --->   Operation 65 'br' 'br_ln39' <Predicate = (or_ln39 & or_ln39_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/1] (7.30ns)   --->   "%inout2_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/attention.cpp:47]   --->   Operation 66 'read' 'inout2_addr_read' <Predicate = (!icmp_ln37)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [Deit_cpp/src/attention.cpp:51]   --->   Operation 70 'ret' 'ret_ln51' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:43]   --->   Operation 67 'specpipeline' 'specpipeline_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [Deit_cpp/src/attention.cpp:44]   --->   Operation 68 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.83ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %v_stream, i256 %inout2_addr_read" [Deit_cpp/src/attention.cpp:47]   --->   Operation 69 'write' 'write_ln47' <Predicate = (!icmp_ln37)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.14ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [5]  (0 ns)
	'load' operation ('indvar_flatten_load', Deit_cpp/src/attention.cpp:39) on local variable 'indvar_flatten' [21]  (0 ns)
	'icmp' operation ('icmp_ln39', Deit_cpp/src/attention.cpp:39) [29]  (1.01 ns)
	'xor' operation ('xor_ln37', Deit_cpp/src/attention.cpp:37) [31]  (0 ns)
	'and' operation ('and_ln37', Deit_cpp/src/attention.cpp:37) [33]  (0.287 ns)
	'or' operation ('or_ln41', Deit_cpp/src/attention.cpp:41) [53]  (0 ns)
	'select' operation ('select_ln41', Deit_cpp/src/attention.cpp:41) [54]  (0.414 ns)
	'store' operation ('store_ln41', Deit_cpp/src/attention.cpp:41) of variable 'select_ln41', Deit_cpp/src/attention.cpp:41 on local variable 'dim_block' [59]  (0.427 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/attention.cpp:39) on port 'inout2' (Deit_cpp/src/attention.cpp:39) [43]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/attention.cpp:39) on port 'inout2' (Deit_cpp/src/attention.cpp:39) [43]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/attention.cpp:39) on port 'inout2' (Deit_cpp/src/attention.cpp:39) [43]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/attention.cpp:39) on port 'inout2' (Deit_cpp/src/attention.cpp:39) [43]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/attention.cpp:39) on port 'inout2' (Deit_cpp/src/attention.cpp:39) [43]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/attention.cpp:39) on port 'inout2' (Deit_cpp/src/attention.cpp:39) [43]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/attention.cpp:39) on port 'inout2' (Deit_cpp/src/attention.cpp:39) [43]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('inout2_addr_read', Deit_cpp/src/attention.cpp:47) on port 'inout2' (Deit_cpp/src/attention.cpp:47) [50]  (7.3 ns)

 <State 10>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln47', Deit_cpp/src/attention.cpp:47) on port 'v_stream' (Deit_cpp/src/attention.cpp:47) [51]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
