#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May  4 15:42:56 2023
# Process ID: 5664
# Current directory: D:/code/main/singlecycle/SCCPUJAL_SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14008 D:\code\main\singlecycle\SCCPUJAL_SOC\SCCPUJAL_SOC.xpr
# Log file: D:/code/main/singlecycle/SCCPUJAL_SOC/vivado.log
# Journal file: D:/code/main/singlecycle/SCCPUJAL_SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.xpr
INFO: [Project 1-313] Project file moved from 'D:/CODWork/SCCPUJAL_SOC' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Liu/Desktop/source/Testing Code/mipstestloopjal_fpga.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'imem' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'imem' (customized with software release 2017.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'SCCPUJAL_SOC.xpr' upgraded for this version of Vivado.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset imem -vlnv xilinx.com:ip:dist_mem_gen:8.0 [get_ips  imem] -log ip_upgrade.log
Upgrading 'imem'
INFO: [Project 1-386] Moving file 'D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.srcs/sources_1/ip/imem/imem.xci' from fileset 'imem' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'imem'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'imem':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3421] Upgrade of 'imem' (Distributed Memory Generator 8.0) from revision 11 to revision 12 has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
WARNING: [IP_Flow 19-4706] Upgraded port 'a' width 6 differs from original width 7
WARNING: [IP_Flow 19-4706] Upgraded port 'spo' width 16 differs from original width 32
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'd'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'we'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'imem'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'imem' has identified issues that may require user intervention. Please review the upgrade log 'd:/code/main/singlecycle/SCCPUJAL_SOC/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/code/main/singlecycle/SCCPUJAL_SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips imem] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {D:/code/main/singlecycle/SCCPUJAL_SOC/studentnosorting.coe}] [get_ips imem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/code/main/singlecycle/SCCPUJAL_SOC/studentnosorting.coe' provided. It will be converted relative to IP Instance files '../../../../studentnosorting.coe'
generate_target all [get_files  D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
catch { config_ip_cache -export [get_ips -all imem] }
export_ip_user_files -of_objects [get_files D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.srcs/sources_1/ip/imem/imem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.srcs/sources_1/ip/imem/imem.xci]
launch_runs -jobs 2 imem_synth_1
[Thu May  4 15:45:01 2023] Launched imem_synth_1...
Run output will be captured here: D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.srcs/sources_1/ip/imem/imem.xci] -directory D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.ip_user_files -ipstatic_source_dir D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.cache/compile_simlib/modelsim} {questa=D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.cache/compile_simlib/questa} {riviera=D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.cache/compile_simlib/riviera} {activehdl=D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu May  4 15:48:51 2023] Launched synth_1...
Run output will be captured here: D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/synth_1/runme.log
update_files -from_files D:/code/main/singlecycle/SCCPUJAL_SOC/studentnosorting.coe -to_files {{c:/Users/Liu/Desktop/source/Testing Code/mipstestloopjal_fpga.coe}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/Liu/Desktop/source/Testing Code/mipstestloopjal_fpga.coe' with file 'D:/code/main/singlecycle/SCCPUJAL_SOC/studentnosorting.coe'.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu May  4 15:51:28 2023] Launched synth_1...
Run output will be captured here: D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu May  4 15:53:17 2023] Launched synth_1...
Run output will be captured here: D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu May  4 16:08:41 2023] Launched impl_1...
Run output will be captured here: D:/code/main/singlecycle/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 545 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SCCPUSOC_Top' is not ideal for floorplanning, since the cellview 'RF' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/code/main/singlecycle/SCCPUJAL_SOC/.Xil/Vivado-5664-DESKTOP-U6JQ6MK/dcp5/SCCPUSOC_Top.xdc]
Finished Parsing XDC File [D:/code/main/singlecycle/SCCPUJAL_SOC/.Xil/Vivado-5664-DESKTOP-U6JQ6MK/dcp5/SCCPUSOC_Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 1206.227 ; gain = 3.691
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 1206.227 ; gain = 3.691
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1320.285 ; gain = 456.723
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  4 18:09:31 2023...
