$comment
	File created using the following command:
		vcd file Full_Adder.msim.vcd -direction
$end
$date
	Sat Nov  1 21:40:09 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module full_adder_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C_in $end
$var wire 1 $ C_out $end
$var wire 1 % S $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_A $end
$var wire 1 0 ww_B $end
$var wire 1 1 ww_C_in $end
$var wire 1 2 ww_S $end
$var wire 1 3 ww_C_out $end
$var wire 1 4 \S~output_o\ $end
$var wire 1 5 \C_out~output_o\ $end
$var wire 1 6 \C_in~input_o\ $end
$var wire 1 7 \B~input_o\ $end
$var wire 1 8 \A~input_o\ $end
$var wire 1 9 \S~0_combout\ $end
$var wire 1 : \C_out~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#30000
1#
11
16
19
14
12
1%
#60000
0#
1"
01
10
17
06
#90000
1#
11
16
09
1:
15
04
13
02
1$
0%
#120000
0#
0"
1!
01
00
1/
18
07
06
19
0:
05
14
03
12
0$
1%
#150000
1#
11
16
09
1:
15
04
13
02
1$
0%
#180000
0#
1"
01
10
17
06
#210000
1#
11
16
19
14
12
1%
#240000
0#
0"
0!
01
00
0/
08
07
06
09
0:
05
04
03
02
0$
0%
#1000000
