
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May  8 23:06:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
Command: read_checkpoint -auto_incremental -incremental D:/project_final_v0/project_final_2/project_2.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/project_final_v0/project_final_2/project_2.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.902 ; gain = 466.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/top.vhd:31]
INFO: [Synth 8-638] synthesizing module 'ultrasonic_fsm' [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/ultrasonic_fsm.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ultrasonic_fsm' (0#1) [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/ultrasonic_fsm.vhd:19]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/vga_controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (0#1) [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/vga_controller.vhd:16]
INFO: [Synth 8-638] synthesizing module 'radar_display' [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/radar_display.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'radar_display' (0#1) [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/radar_display.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/top.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element y2_reg was removed.  [D:/project_final_v0/project_final_2/project_2.srcs/sources_1/new/radar_display.vhd:116]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.340 ; gain = 588.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.340 ; gain = 588.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.340 ; gain = 588.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1149.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project_final_v0/project_final_2/project_2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/project_final_v0/project_final_2/project_2.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project_final_v0/project_final_2/project_2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1237.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1237.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.961 ; gain = 677.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.961 ; gain = 677.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.961 ; gain = 677.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.961 ; gain = 677.215
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of reference run partitions are impacted by design changes. Reverting to default synthesis
IncrSyn: Total reference run partitions are 8, Impacted partitions are 8.
IncrSyn: List of changed modules: 
	Changed Module : radar_display
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1237.961 ; gain = 677.215
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ultrasonic_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
               wait_echo |                              010 |                               01
                     gap |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ultrasonic_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1237.961 ; gain = 677.215
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 33    
	   3 Input   32 Bit       Adders := 19    
	   2 Input   31 Bit       Adders := 21    
	   2 Input   22 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 15    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Multipliers : 
	              32x32  Multipliers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 36    
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 21    
	   2 Input   22 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 6     
	  10 Input    7 Bit        Muxes := 84    
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 33    
	   3 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP distance_val3, operation Mode is: A*(B:0x85fc).
DSP Report: operator distance_val3 is absorbed into DSP distance_val3.
DSP Report: Generating DSP distance_val3, operation Mode is: A*(B:0x85fc).
DSP Report: operator distance_val3 is absorbed into DSP distance_val3.
DSP Report: Generating DSP distance_val3, operation Mode is: A*(B:0x85fc).
DSP Report: operator distance_val3 is absorbed into DSP distance_val3.
WARNING: [Synth 8-3936] Found unconnected internal register 'k_reg' and it is trimmed from '32' to '31' bits. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:109]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:107]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:98]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:102]
DSP Report: Generating DSP x0, operation Mode is: A*B.
DSP Report: operator x0 is absorbed into DSP x0.
DSP Report: operator x0 is absorbed into DSP x0.
DSP Report: Generating DSP x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x0 is absorbed into DSP x0.
DSP Report: operator x0 is absorbed into DSP x0.
DSP Report: Generating DSP x0, operation Mode is: A*B.
DSP Report: operator x0 is absorbed into DSP x0.
DSP Report: operator x0 is absorbed into DSP x0.
DSP Report: Generating DSP x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x0 is absorbed into DSP x0.
DSP Report: operator x0 is absorbed into DSP x0.
DSP Report: Generating DSP k_temp6, operation Mode is: A*B.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: Generating DSP k_temp6, operation Mode is: A*B.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: Generating DSP k_temp6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: Generating DSP k_temp6, operation Mode is: A*B.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: Generating DSP k_temp6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: Generating DSP k_temp6, operation Mode is: A*B.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: Generating DSP k_temp6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: operator k_temp6 is absorbed into DSP k_temp6.
DSP Report: Generating DSP k_temp5, operation Mode is: A*B.
DSP Report: operator k_temp5 is absorbed into DSP k_temp5.
DSP Report: operator k_temp5 is absorbed into DSP k_temp5.
DSP Report: Generating DSP k_temp5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator k_temp5 is absorbed into DSP k_temp5.
DSP Report: operator k_temp5 is absorbed into DSP k_temp5.
DSP Report: Generating DSP k_temp5, operation Mode is: A*B.
DSP Report: operator k_temp5 is absorbed into DSP k_temp5.
DSP Report: operator k_temp5 is absorbed into DSP k_temp5.
DSP Report: Generating DSP k_temp5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator k_temp5 is absorbed into DSP k_temp5.
DSP Report: operator k_temp5 is absorbed into DSP k_temp5.
INFO: [Synth 8-3886] merging instance 'd_13_reg[16]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[17]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[18]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[19]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[20]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[21]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[22]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[23]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[24]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[25]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[26]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[27]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[28]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[29]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[30]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_13_reg[31]' (FD) to 'd2_reg[31]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[31]' (FD) to 'd2_reg[31]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[30]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[29]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[28]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[27]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[26]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[25]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[24]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[23]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[22]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[21]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[20]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[19]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[18]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[17]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd_23_reg[16]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[31]' (FD) to 'd2_reg[31]'
INFO: [Synth 8-3886] merging instance 'd1_reg[30]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[29]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[28]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[27]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[26]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[25]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[24]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[23]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[22]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[21]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[20]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[19]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[18]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[17]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd1_reg[16]' (FD) to 'd2_reg[30]'
INFO: [Synth 8-3886] merging instance 'd2_reg[31]' (FD) to 'd_12_reg[31]'
INFO: [Synth 8-3886] merging instance 'd2_reg[30]' (FD) to 'd2_reg[29]'
INFO: [Synth 8-3886] merging instance 'd2_reg[29]' (FD) to 'd2_reg[28]'
INFO: [Synth 8-3886] merging instance 'd2_reg[28]' (FD) to 'd2_reg[27]'
INFO: [Synth 8-3886] merging instance 'd2_reg[27]' (FD) to 'd2_reg[26]'
INFO: [Synth 8-3886] merging instance 'd2_reg[26]' (FD) to 'd2_reg[25]'
INFO: [Synth 8-3886] merging instance 'd2_reg[25]' (FD) to 'd2_reg[24]'
INFO: [Synth 8-3886] merging instance 'd2_reg[24]' (FD) to 'd2_reg[23]'
INFO: [Synth 8-3886] merging instance 'd2_reg[23]' (FD) to 'd2_reg[22]'
INFO: [Synth 8-3886] merging instance 'd2_reg[22]' (FD) to 'd2_reg[21]'
INFO: [Synth 8-3886] merging instance 'd2_reg[21]' (FD) to 'd2_reg[20]'
INFO: [Synth 8-3886] merging instance 'd2_reg[20]' (FD) to 'd2_reg[19]'
INFO: [Synth 8-3886] merging instance 'd2_reg[19]' (FD) to 'd2_reg[18]'
INFO: [Synth 8-3886] merging instance 'd2_reg[18]' (FD) to 'd2_reg[17]'
INFO: [Synth 8-3886] merging instance 'd2_reg[17]' (FD) to 'd2_reg[16]'
INFO: [Synth 8-3886] merging instance 'd2_reg[16]' (FD) to 'd_12_reg[30]'
INFO: [Synth 8-3886] merging instance 'd3_reg[31]' (FD) to 'd_12_reg[31]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[30]' (FD) to 'd_12_reg[29]'
INFO: [Synth 8-3886] merging instance 'a_reg[30]' (FD) to 'a_reg[29]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[29]' (FD) to 'd_12_reg[28]'
INFO: [Synth 8-3886] merging instance 'a_reg[29]' (FD) to 'a_reg[28]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[28]' (FD) to 'd_12_reg[27]'
INFO: [Synth 8-3886] merging instance 'a_reg[28]' (FD) to 'a_reg[27]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[27]' (FD) to 'd_12_reg[26]'
INFO: [Synth 8-3886] merging instance 'a_reg[27]' (FD) to 'a_reg[26]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[26]' (FD) to 'd_12_reg[25]'
INFO: [Synth 8-3886] merging instance 'a_reg[26]' (FD) to 'a_reg[25]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[25]' (FD) to 'd_12_reg[24]'
INFO: [Synth 8-3886] merging instance 'a_reg[25]' (FD) to 'a_reg[24]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[24]' (FD) to 'd_12_reg[23]'
INFO: [Synth 8-3886] merging instance 'a_reg[24]' (FD) to 'a_reg[23]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[23]' (FD) to 'd_12_reg[22]'
INFO: [Synth 8-3886] merging instance 'a_reg[23]' (FD) to 'a_reg[22]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[22]' (FD) to 'd_12_reg[21]'
INFO: [Synth 8-3886] merging instance 'a_reg[22]' (FD) to 'a_reg[21]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[21]' (FD) to 'd_12_reg[20]'
INFO: [Synth 8-3886] merging instance 'a_reg[21]' (FD) to 'a_reg[20]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[20]' (FD) to 'd_12_reg[19]'
INFO: [Synth 8-3886] merging instance 'a_reg[20]' (FD) to 'a_reg[19]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[19]' (FD) to 'd_12_reg[18]'
INFO: [Synth 8-3886] merging instance 'a_reg[19]' (FD) to 'a_reg[18]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[18]' (FD) to 'd_12_reg[17]'
INFO: [Synth 8-3886] merging instance 'a_reg[18]' (FD) to 'a_reg[17]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[17]' (FD) to 'd_12_reg[16]'
INFO: [Synth 8-3886] merging instance 'a_reg[17]' (FD) to 'a_reg[16]'
INFO: [Synth 8-3886] merging instance 'd_12_reg[16]' (FD) to 'd3_reg[16]'
INFO: [Synth 8-3886] merging instance 'd3_reg[30]' (FD) to 'd3_reg[16]'
INFO: [Synth 8-3886] merging instance 'd3_reg[29]' (FD) to 'd3_reg[16]'
INFO: [Synth 8-3886] merging instance 'd3_reg[28]' (FD) to 'd3_reg[16]'
INFO: [Synth 8-3886] merging instance 'd3_reg[27]' (FD) to 'd3_reg[16]'
INFO: [Synth 8-3886] merging instance 'd3_reg[26]' (FD) to 'd3_reg[16]'
INFO: [Synth 8-3886] merging instance 'd3_reg[25]' (FD) to 'd3_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a_reg[16] )
INFO: [Synth 8-5544] ROM "font[0,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "font[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\digits_d23_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pix_x_reg[30] )
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg' and it is trimmed from '32' to '31' bits. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:110]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:147]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:147]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:149]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:149]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:148]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:148]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:159]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:160]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:160]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/project_final_v0/project_final_1/project_2.srcs/sources_1/new/radar_display.vhd:158]
DSP Report: Generating DSP in_triangle5, operation Mode is: A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle4, operation Mode is: A*B.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: Generating DSP in_triangle4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: Generating DSP in_triangle4, operation Mode is: A*B.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: Generating DSP in_triangle4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: Generating DSP in_triangle4, operation Mode is: A*B.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: Generating DSP in_triangle4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: Generating DSP in_triangle4, operation Mode is: A*B.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: Generating DSP in_triangle4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: operator in_triangle4 is absorbed into DSP in_triangle4.
DSP Report: Generating DSP in_triangle5, operation Mode is: A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP in_triangle5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: operator in_triangle5 is absorbed into DSP in_triangle5.
DSP Report: Generating DSP green_dot4, operation Mode is: A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot3, operation Mode is: A*B.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: Generating DSP green_dot3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: Generating DSP green_dot3, operation Mode is: A*B.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: Generating DSP green_dot3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: Generating DSP green_dot3, operation Mode is: A*B.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: Generating DSP green_dot3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: Generating DSP green_dot3, operation Mode is: A*B.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: Generating DSP green_dot3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: operator green_dot3 is absorbed into DSP green_dot3.
DSP Report: Generating DSP green_dot4, operation Mode is: A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: Generating DSP green_dot4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
DSP Report: operator green_dot4 is absorbed into DSP green_dot4.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pix_y_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1237.961 ; gain = 677.215
---------------------------------------------------------------------------------
 Sort Area is radar_display__GB6 green_dot3_16 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot3_16 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot3_18 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot3_18 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_10 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_10 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_1a : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_1a : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle4_8 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle4_8 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle4_a : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle4_a : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_c : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_c : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_e : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_e : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp5_a : 0 0 : 2701 5354 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp5_a : 0 1 : 2653 5354 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp6_c : 0 0 : 2701 5354 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp6_c : 0 1 : 2653 5354 : Used 1 time 0
 Sort Area is radar_display__GB1 x0_5 : 0 0 : 2701 5354 : Used 1 time 0
 Sort Area is radar_display__GB1 x0_5 : 0 1 : 2653 5354 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot3_17 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot3_17 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot3_19 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot3_19 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_11 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_11 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_1b : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_1b : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle4_9 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle4_9 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle4_b : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle4_b : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_d : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_d : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_f : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 in_triangle5_f : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp5_b : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp5_b : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp6_d : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp6_d : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB1 x0_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is radar_display__GB1 x0_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_12 : 0 0 : 3101 4856 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_12 : 0 1 : 1755 4856 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp6_0 : 0 0 : 2701 4456 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp6_0 : 0 1 : 1755 4456 : Used 1 time 0
 Sort Area is radar_display__GB6 green_dot4_14 : 0 0 : 1755 1755 : Used 1 time 0
 Sort Area is radar_display__GB1 k_temp6_3 : 0 0 : 1755 1755 : Used 1 time 0
 Sort Area is top__GC0 distance_val3_0 : 0 0 : 1069 1069 : Used 1 time 0
 Sort Area is top__GC0 distance_val3_2 : 0 0 : 1069 1069 : Used 1 time 0
 Sort Area is top__GC0 distance_val3_3 : 0 0 : 1069 1069 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ultrasonic_fsm     | A*(B:0x85fc)   | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultrasonic_fsm     | A*(B:0x85fc)   | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultrasonic_fsm     | A*(B:0x85fc)   | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 1436.465 ; gain = 875.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1441.176 ; gain = 880.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:35 . Memory (MB): peak = 1470.051 ; gain = 909.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 1684.660 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 1684.660 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 1684.660 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 1684.660 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 1684.660 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 1684.660 ; gain = 1123.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ultrasonic_fsm     | A*B            | 16     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultrasonic_fsm     | A*B            | 16     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultrasonic_fsm     | A*B            | 16     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | A*B''          | 30     | 18     | -      | -      | 15     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|radar_display      | A''*B''        | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|radar_display      | PCIN>>17+A''*B | 30     | 18     | -      | -      | 15     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A''*B          | 16     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A''*B''        | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | PCIN>>17+A''*B | 16     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A''*B          | 16     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | A''*B''        | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|radar_display__GB1 | PCIN>>17+A''*B | 16     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | A*B            | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display      | PCIN>>17+A*B   | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radar_display__GB6 | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |  4293|
|3     |DSP48E1 |    48|
|8     |LUT1    |  1139|
|9     |LUT2    |  7582|
|10    |LUT3    |  4904|
|11    |LUT4    |  1574|
|12    |LUT5    |  1561|
|13    |LUT6    |  2926|
|14    |MUXF7   |    36|
|15    |MUXF8   |     4|
|16    |FDCE    |   180|
|17    |FDPE    |     3|
|18    |FDRE    |   442|
|19    |FDSE    |     1|
|20    |IBUF    |     9|
|21    |OBUF    |    12|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 1684.660 ; gain = 1123.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:47 . Memory (MB): peak = 1684.660 ; gain = 1035.293
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:50 . Memory (MB): peak = 1684.660 ; gain = 1123.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1704.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'radar_display' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1710.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 62d8abd5
INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:02:02 . Memory (MB): peak = 1710.387 ; gain = 1340.973
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1710.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/project_final_v0/project_final_2/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  8 23:08:24 2025...
