--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_clk_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
vfat2_data_8_i<8> |    3.796(R)|      SLOW  |   -0.014(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_9_i<8> |    3.764(R)|      SLOW  |    0.242(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_10_i<8>|    3.527(R)|      SLOW  |    0.667(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_11_i<8>|    6.455(R)|      SLOW  |   -0.470(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_12_i<8>|    7.205(R)|      SLOW  |   -1.942(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_13_i<8>|    3.338(R)|      SLOW  |   -0.020(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_14_i<8>|    4.043(R)|      SLOW  |   -0.163(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_data_15_i<8>|    4.764(R)|      SLOW  |    1.077(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_dvalid_i<2> |    9.326(R)|      SLOW  |    0.353(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_dvalid_i<3> |   12.620(R)|      SLOW  |   -0.521(R)|      FAST  |vfat2_clk         |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock fpga_clk_i to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
fpga_test_io<0>|        13.513(R)|      SLOW  |         8.466(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_t1_n_o   |        16.711(R)|      SLOW  |        10.300(R)|      FAST  |vfat2_clk         |   0.000|
vfat2_t1_p_o   |        16.669(R)|      SLOW  |        10.284(R)|      FAST  |vfat2_clk         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    5.107|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
-----------------+---------------+---------+
Source Pad       |Destination Pad|  Delay  |
-----------------+---------------+---------+
cdce_pll_locked_i|leds_o<0>      |   20.359|
fpga_clk_i       |cdce_pri_n_o   |   15.129|
fpga_clk_i       |cdce_pri_p_o   |   15.087|
fpga_clk_i       |vfat2_mclk_n_o |   15.233|
fpga_clk_i       |vfat2_mclk_p_o |   15.191|
-----------------+---------------+---------+


Analysis completed Sat Nov 15 15:43:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 361 MB



