// Seed: 1763419652
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output logic id_4
);
  assign id_4 = id_1 + id_1;
  logic id_5;
  reg   id_6;
  reg   id_7 = 1'b0;
  type_0 id_8 (
      .id_0(id_2),
      .id_1(),
      .id_2(1),
      .id_3(id_0),
      .id_4(1),
      .id_5(1)
  );
  logic id_9 = SystemTFIdentifier(1'h0);
  always @(1 + 1 or posedge (~id_1 !== 1 - id_7)) begin
    id_6 <= id_7;
  end
endmodule
