
---------- Begin Simulation Statistics ----------
final_tick                               2542233895500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194596                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   194595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.58                       # Real time elapsed on the host
host_tick_rate                              566574285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198457                       # Number of instructions simulated
sim_ops                                       4198457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012224                       # Number of seconds simulated
sim_ticks                                 12224050500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.638457                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  383824                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               743291                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2584                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            124724                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            960566                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25491                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          214199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188708                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1170986                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73350                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30700                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198457                       # Number of instructions committed
system.cpu.committedOps                       4198457                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.819830                       # CPI: cycles per instruction
system.cpu.discardedOps                        340746                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621763                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1485303                       # DTB hits
system.cpu.dtb.data_misses                       8481                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419497                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       880430                       # DTB read hits
system.cpu.dtb.read_misses                       7602                       # DTB read misses
system.cpu.dtb.write_accesses                  202266                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604873                       # DTB write hits
system.cpu.dtb.write_misses                       879                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18305                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3732129                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1187802                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           694680                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17109698                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171826                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1015807                       # ITB accesses
system.cpu.itb.fetch_acv                          450                       # ITB acv
system.cpu.itb.fetch_hits                     1010279                       # ITB hits
system.cpu.itb.fetch_misses                      5528                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11267885000     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9399500      0.08%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19742500      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931427000      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12228454000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8212817000     67.16%     67.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4015637000     32.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24434306                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542854     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839928     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592957     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198457                       # Class of committed instruction
system.cpu.quiesceCycles                        13795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7324608                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22802454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22802454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22802454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22802454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116935.661538                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116935.661538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116935.661538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116935.661538                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13040487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13040487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13040487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13040487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66874.292308                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66874.292308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66874.292308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66874.292308                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22452957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22452957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116942.484375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116942.484375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12840990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12840990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66880.156250                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66880.156250                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288812                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539720155000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288812                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205551                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205551                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131171                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34893                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89140                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34583                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28991                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41335                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11443264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11443264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18177401                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               72                       # Total snoops (count)
system.membus.snoopTraffic                       4608                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160472                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002761                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052469                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160029     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160472                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838266536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378336250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475822750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5738304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10238848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5738304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5738304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469427380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368171254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837598634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469427380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469427380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182685109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182685109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182685109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469427380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368171254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020283743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000145664500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415029                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114353                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123810                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123810                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10530                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2018                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2034867500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4837111250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13615.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32365.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123810                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.807171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.466902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.817209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35172     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24676     29.69%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10237     12.32%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4656      5.60%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2536      3.05%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1456      1.75%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          970      1.17%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          573      0.69%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2839      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.960064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.554519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1331     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5666     75.68%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           311      4.15%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.10%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.263390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.783598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6628     88.53%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.23%     89.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              510      6.81%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.44%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.85%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9564992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  673920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7792896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10238912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7923840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12224048500                       # Total gap between requests
system.mem_ctrls.avgGap                      43073.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5097088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7792896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416972099.387187600136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365501107.836555480957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637505219.730563163757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123810                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581041000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256070250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299857383000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28786.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32082.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2421915.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319136580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169594755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569886240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315731700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5360115270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        180254400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7879089105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.556328                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    415451750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11400658750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274411620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145826670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497208180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319876380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5283752370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244560000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7730005380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.360393                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    582617000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11233493500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1006454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12216850500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1736612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1736612                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1736612                       # number of overall hits
system.cpu.icache.overall_hits::total         1736612                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89731                       # number of overall misses
system.cpu.icache.overall_misses::total         89731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5515916500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5515916500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5515916500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5515916500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1826343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1826343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1826343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1826343                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049132                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61471.693172                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61471.693172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61471.693172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61471.693172                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89140                       # number of writebacks
system.cpu.icache.writebacks::total             89140                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5426186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5426186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5426186500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5426186500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049132                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60471.704316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60471.704316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60471.704316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60471.704316                       # average overall mshr miss latency
system.cpu.icache.replacements                  89140                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1736612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1736612                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5515916500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5515916500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1826343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1826343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61471.693172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61471.693172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5426186500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5426186500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60471.704316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60471.704316                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.822654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1788108                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89218                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.042009                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.822654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3742416                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3742416                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1341227                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1341227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1341227                       # number of overall hits
system.cpu.dcache.overall_hits::total         1341227                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106022                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106022                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106022                       # number of overall misses
system.cpu.dcache.overall_misses::total        106022                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791754000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791754000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1447249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1447249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1447249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1447249                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073258                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64059.855502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64059.855502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64059.855502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64059.855502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34717                       # number of writebacks
system.cpu.dcache.writebacks::total             34717                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69452                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69452                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69452                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4419221500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4419221500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4419221500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4419221500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047989                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047989                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047989                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63629.866671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63629.866671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63629.866671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63629.866671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69297                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3313241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3313241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66843.686324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66843.686324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2695945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2695945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66652.133604                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66652.133604                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478513000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478513000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61615.676202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61615.676202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723276000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723276000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59415.115157                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59415.115157                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62644500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62644500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70704.853273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70704.853273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61758500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61758500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69704.853273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69704.853273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542233895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.299932                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402587                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.240227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.299932                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3009431                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3009431                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2961941320500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289829                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755008                       # Number of bytes of host memory used
host_op_rate                                   289829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1763.91                       # Real time elapsed on the host
host_tick_rate                              236632654                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511232377                       # Number of instructions simulated
sim_ops                                     511232377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.417398                       # Number of seconds simulated
sim_ticks                                417398372000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.603158                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                26537693                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37587119                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5687                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3529051                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39619251                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              95645                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          807308                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           711663                       # Number of indirect misses.
system.cpu.branchPred.lookups                48867242                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  975327                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        85216                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506294662                       # Number of instructions committed
system.cpu.committedOps                     506294662                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.647744                       # CPI: cycles per instruction
system.cpu.discardedOps                       9133741                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                110294458                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    113272917                       # DTB hits
system.cpu.dtb.data_misses                       9422                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94795344                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     96463712                       # DTB read hits
system.cpu.dtb.read_misses                       7008                       # DTB read misses
system.cpu.dtb.write_accesses                15499114                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16809205                       # DTB write hits
system.cpu.dtb.write_misses                      2414                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173976420                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          243027907                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         118235902                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23647761                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       114697969                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606890                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               104446670                       # ITB accesses
system.cpu.itb.fetch_acv                          424                       # ITB acv
system.cpu.itb.fetch_hits                   103210427                       # ITB hits
system.cpu.itb.fetch_misses                   1236243                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21688     57.69%     58.61% # number of callpals executed
system.cpu.kern.callpal::rdps                    1548      4.12%     62.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.73% # number of callpals executed
system.cpu.kern.callpal::rti                     2201      5.85%     68.58% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.36%     70.95% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.96% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.04%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37595                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      45022                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8304     33.96%     33.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.57%     34.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     428      1.75%     36.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15584     63.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24455                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8287     48.34%     48.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.81%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      428      2.50%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8288     48.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17142                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             405380300000     97.12%     97.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               254919000      0.06%     97.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               407259000      0.10%     97.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11358189000      2.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         417400667000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997953                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.531828                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.700961                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2022                      
system.cpu.kern.mode_good::user                  2020                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2532                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2020                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798578                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887621                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33136773500      7.94%      7.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         384185210500     92.04%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78683000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        834244140                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154372      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220631029     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712997      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.59%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::MemRead               62917151     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12749755      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               194243      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506294662                       # Class of committed instruction
system.cpu.quiesceCycles                       552604                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       719546171                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1104960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2209624                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8444714636                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8444714636                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8444714636                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8444714636                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118007.219519                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118007.219519                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118007.219519                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118007.219519                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           439                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    43.900000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4862601961                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4862601961                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4862601961                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4862601961                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67950.447325                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67950.447325                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67950.447325                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67950.447325                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23228878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23228878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115566.557214                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115566.557214                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13178878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13178878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65566.557214                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65566.557214                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8421485758                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8421485758                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118014.094142                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118014.094142                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4849423083                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4849423083                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67957.162038                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67957.162038                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             820737                       # Transaction distribution
system.membus.trans_dist::WriteReq               2883                       # Transaction distribution
system.membus.trans_dist::WriteResp              2883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311312                       # Transaction distribution
system.membus.trans_dist::WritebackClean       589362                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203991                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               50                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214641                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214641                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         589363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229304                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1768087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1768087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1331276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1341190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3252399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75438336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75438336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43756416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43768282                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123773658                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1109673                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000274                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016549                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1109369     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     304      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1109673                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9190000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5943168693                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2384305500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3118442250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37719168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28399488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66118656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37719168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37719168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19923968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19923968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          589362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1033104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311312                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          90367310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68039288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158406598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     90367310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90367310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47733698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47733698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47733698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         90367310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68039288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            206140296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    897860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    544091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001498862500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2846897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             845262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1033104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     900622                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1033104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   900622                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50064                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2762                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             71122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             51823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39430                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12067230000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4915200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30499230000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12275.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31025.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       241                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   723220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  689458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1033104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               900622                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  938780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    795                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       468203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.106802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.371537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.055337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       172757     36.90%     36.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146421     31.27%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50823     10.85%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25254      5.39%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14857      3.17%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8971      1.92%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6986      1.49%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4886      1.04%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37248      7.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       468203                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.000824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.236050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.654840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50626     92.70%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3368      6.17%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           424      0.78%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           72      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           70      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           11      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.441055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.415944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.948052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43309     79.31%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1356      2.48%     81.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8307     15.21%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              933      1.71%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              433      0.79%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              161      0.29%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62914560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3204096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57462144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66118656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57639808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       150.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  417398372000                       # Total gap between requests
system.mem_ctrls.avgGap                     215851.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34821824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28092736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57462144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 83425874.023293986917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67304373.673982605338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 137667388.889576196671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       589362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       900622                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16796569750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13702660250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9954102680750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28499.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30879.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11052475.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1721489700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            914963115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3528280980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2290943160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32949006480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     108243306660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      69130110720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       218778100815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.146991                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 178566589500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13937820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 224897593000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1621708200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            861931785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3490967340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2396094840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32949006480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113690160540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64543289280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       219553158465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.003869                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 166609937500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13937820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 236854252500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74243                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74243                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580514                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1772000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7027000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372647636                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5617000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1496000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              116000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    419414625000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    105796037                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105796037                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    105796037                       # number of overall hits
system.cpu.icache.overall_hits::total       105796037                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       589363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         589363                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       589363                       # number of overall misses
system.cpu.icache.overall_misses::total        589363                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36428770500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36428770500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36428770500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36428770500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    106385400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    106385400                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    106385400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    106385400                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005540                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005540                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005540                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005540                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61810.413107                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61810.413107                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61810.413107                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61810.413107                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       589362                       # number of writebacks
system.cpu.icache.writebacks::total            589362                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       589363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       589363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       589363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       589363                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35839407500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35839407500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35839407500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35839407500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005540                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005540                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005540                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005540                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60810.413107                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60810.413107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60810.413107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60810.413107                       # average overall mshr miss latency
system.cpu.icache.replacements                 589362                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    105796037                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105796037                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       589363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        589363                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36428770500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36428770500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    106385400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    106385400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61810.413107                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61810.413107                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       589363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       589363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35839407500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35839407500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60810.413107                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60810.413107                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           106437670                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            589362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            180.598121                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         213360163                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        213360163                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    112184520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112184520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    112184520                       # number of overall hits
system.cpu.dcache.overall_hits::total       112184520                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642943                       # number of overall misses
system.cpu.dcache.overall_misses::total        642943                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39357310500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39357310500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39357310500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39357310500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    112827463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112827463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    112827463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112827463                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005698                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61214.307489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61214.307489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61214.307489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61214.307489                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239952                       # number of writebacks
system.cpu.dcache.writebacks::total            239952                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       200995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       200995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       200995                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       200995                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4955                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4955                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27577700500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27577700500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27577700500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27577700500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    374085000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    374085000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003917                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62400.328772                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62400.328772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62400.328772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62400.328772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75496.468214                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75496.468214                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443742                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     95840391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95840391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16387020500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16387020500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     96093463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     96093463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64752.404454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64752.404454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       227266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14687629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14687629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    374085000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    374085000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64627.480573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64627.480573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180542.953668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180542.953668                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16344129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16344129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       389871                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       389871                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22970290000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22970290000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16734000                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16734000                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58917.667639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58917.667639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175189                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175189                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214682                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214682                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2883                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2883                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12890071500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12890071500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60042.628166                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60042.628166                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49809                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49809                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1848                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1848                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    137539500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    137539500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.035774                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.035774                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74426.136364                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74426.136364                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1846                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1846                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    135546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    135546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.035736                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.035736                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73426.868906                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73426.868906                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51187                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51187                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51187                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51187                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 419707425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           106965409                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            241.053155                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226304356                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226304356                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2964222010000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               62595802                       # Simulator instruction rate (inst/s)
host_mem_usage                                 755008                       # Number of bytes of host memory used
host_op_rate                                 62594774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.20                       # Real time elapsed on the host
host_tick_rate                              278079376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   513374147                       # Number of instructions simulated
sim_ops                                     513374147                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002281                       # Number of seconds simulated
sim_ticks                                  2280689500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.479575                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  185703                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               194495                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 34                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6358                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            192437                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                441                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4551                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4110                       # Number of indirect misses.
system.cpu.branchPred.lookups                  210699                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6382                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          287                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2141770                       # Number of instructions committed
system.cpu.committedOps                       2141770                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.129724                       # CPI: cycles per instruction
system.cpu.discardedOps                         18880                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   411051                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                       417241                       # DTB hits
system.cpu.dtb.data_misses                        111                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   217972                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                       222218                       # DTB read hits
system.cpu.dtb.read_misses                         24                       # DTB read misses
system.cpu.dtb.write_accesses                  193079                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                      195023                       # DTB write hits
system.cpu.dtb.write_misses                        87                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              755154                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1046497                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            234719                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           200092                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1051881                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.469544                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  598527                       # ITB accesses
system.cpu.itb.fetch_acv                            5                       # ITB acv
system.cpu.itb.fetch_hits                      598494                       # ITB hits
system.cpu.itb.fetch_misses                        33                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpipl                   131     86.75%     86.75% # number of callpals executed
system.cpu.kern.callpal::rdps                       6      3.97%     90.73% # number of callpals executed
system.cpu.kern.callpal::rti                        5      3.31%     94.04% # number of callpals executed
system.cpu.kern.callpal::callsys                    1      0.66%     94.70% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      5.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                    151                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                        287                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                       52     37.14%     37.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       2      1.43%     38.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      1.43%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                      84     60.00%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                  140                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                        52     48.15%     48.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        2      1.85%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      1.85%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                       52     48.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                   108                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1876407500     96.87%     96.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 2962500      0.15%     97.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 2946500      0.15%     97.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                54700000      2.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1937016500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.771429                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                   3                      
system.cpu.kern.mode_good::user                     3                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel                 5                       # number of protection mode switches
system.cpu.kern.mode_switch::user                   3                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.750000                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel           86165000      4.45%      4.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1850851500     95.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        0                       # number of times the context was actually changed
system.cpu.numCycles                          4561379                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               12647      0.59%      0.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  986799     46.07%     46.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7158      0.33%     47.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                367589     17.16%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                169689      7.92%     72.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                164168      7.67%     79.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.69%     80.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     4      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                  35812      1.67%     82.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite                186059      8.69%     90.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            186260      8.70%     99.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9015      0.42%     99.92% # Class of committed instruction
system.cpu.op_class_0::IprAccess                 1783      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2141770                       # Class of committed instruction
system.cpu.tickCycles                         3509498                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  66                       # Transaction distribution
system.membus.trans_dist::ReadResp               1723                       # Transaction distribution
system.membus.trans_dist::WriteReq                 32                       # Transaction distribution
system.membus.trans_dist::WriteResp                32                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9642                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1147                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1072                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10204                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10204                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1147                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           510                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        32142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        32338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       146816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       146816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1302784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1302924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1449740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11959                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11959    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11959                       # Request fanout histogram
system.membus.reqLayer0.occupancy              147000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            71992500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           56667250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy            6118000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          73408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         685696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             759104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        73408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       617088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          617088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         9642                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9642                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          32186758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         300652939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             332839696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     32186758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32186758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      270570808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            270570808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      270570808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         32186758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        300652939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            603410504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000514773750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          611                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               34672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10210                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11861                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10789                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11861                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10789                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              754                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     93393750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   59050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               314831250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7908.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26658.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11861                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10789                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    483.256590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.795770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.747407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          663     22.12%     22.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          625     20.85%     42.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          286      9.54%     52.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          151      5.04%     57.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          102      3.40%     60.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          175      5.84%     66.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      1.67%     68.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           80      2.67%     71.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          865     28.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2997                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.342062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.664046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.852901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            21      3.44%      3.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           519     84.94%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            39      6.38%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             5      0.82%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             5      0.82%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      0.49%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             1      0.16%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      0.33%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.98%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.16%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.33%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.16%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.16%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           611                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.672668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.655708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              101     16.53%     16.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.49%     17.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              503     82.32%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.49%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           611                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 755840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  691072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  759104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               690496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       331.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       303.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    332.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    302.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2280587000                       # Total gap between requests
system.mem_ctrls.avgGap                     100688.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        70144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       685696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       691072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 30755611.406112056226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 300652938.508288860321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 303010120.404377698898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10789                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36305000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    278526250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  55302965750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31652.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25996.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5125865.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10110240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5396490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            39012960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           25807680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     180089520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        743279430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        249864960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1253561280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.641361                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    639626000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     76180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1564883500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11195520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5977125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            45310440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           30557880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     180089520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        807722490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        195597120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1276450095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.677280                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    496613000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     76180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1707896500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   66                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  66                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  32                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 32                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          140                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      140                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 7000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              124500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2280689500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       604668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           604668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       604668                       # number of overall hits
system.cpu.icache.overall_hits::total          604668                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1146                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1146                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1146                       # number of overall misses
system.cpu.icache.overall_misses::total          1146                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74865500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74865500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74865500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74865500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       605814                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       605814                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       605814                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       605814                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001892                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001892                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001892                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001892                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65327.661431                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65327.661431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65327.661431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65327.661431                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1147                       # number of writebacks
system.cpu.icache.writebacks::total              1147                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1146                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1146                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1146                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1146                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73718500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73718500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73718500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73718500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001892                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001892                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64326.788831                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64326.788831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64326.788831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64326.788831                       # average overall mshr miss latency
system.cpu.icache.replacements                   1147                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       604668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          604668                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1146                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1146                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74865500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74865500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       605814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       605814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001892                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001892                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65327.661431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65327.661431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73718500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73718500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001892                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001892                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64326.788831                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64326.788831                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              612155                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1659                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            368.990356                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1212775                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1212775                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       394750                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           394750                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       394750                       # number of overall hits
system.cpu.dcache.overall_hits::total          394750                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20869                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20869                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20869                       # number of overall misses
system.cpu.dcache.overall_misses::total         20869                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1172137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1172137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1172137000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1172137000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       415619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       415619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       415619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       415619                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050212                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050212                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050212                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050212                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56166.419091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56166.419091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56166.419091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56166.419091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9642                       # number of writebacks
system.cpu.dcache.writebacks::total              9642                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           98                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           98                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    618352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    618352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    618352500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    618352500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14359500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14359500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025762                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57752.171477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57752.171477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57752.171477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57752.171477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 146525.510204                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 146525.510204                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  10714                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       220258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          220258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     35013000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35013000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       220761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       220761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002278                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002278                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69608.349901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69608.349901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           66                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           66                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34510000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34510000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14359500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14359500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68608.349901                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68608.349901                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217568.181818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217568.181818                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       174492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1137124000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1137124000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       194858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       194858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.104517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.104517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55834.429932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55834.429932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           32                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           32                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    583842500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    583842500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.052366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57217.022736                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57217.022736                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          101                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       533000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       533000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.064815                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.064815                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76142.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76142.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       526000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       526000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.064815                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.064815                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75142.857143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75142.857143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           90                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           90                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2280689500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6202184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            528.385074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          555                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            842348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           842348                       # Number of data accesses

---------- End Simulation Statistics   ----------
