// Seed: 274580543
module module_0;
  wire id_1;
  logic [7:0] id_4;
  assign id_3 = -1'b0;
  always id_1 = !-1;
  logic [7:0][-1 'b0] id_5 (
      .id_0 (1'd0),
      .id_1 (id_2),
      .id_2 (id_4),
      .id_3 (-1),
      .id_4 ({1'b0 - -1{-1}}),
      .id_5 (id_4[-1]),
      .id_6 (id_6),
      .id_7 (""),
      .id_8 (),
      .id_9 (-1'b0),
      .id_10(-1),
      .id_11(id_4),
      .id_12(id_4),
      .id_13(-1),
      .id_14(id_3),
      .id_15(id_6),
      .id_16(id_3),
      .id_17(id_6),
      .id_18(id_4),
      .id_19(id_4),
      .id_20(-1),
      .id_21({id_1})
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_6 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
