// Seed: 1062898058
module module_0;
  wand id_1 = (1);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd70
) (
    output tri0 id_0,
    output wand id_1,
    output wire id_2
);
  wire _id_4;
  logic [-1 : -1 'd0] id_5;
  module_0 modCall_1 ();
  wire id_6;
  assign id_5[(id_4||id_4+id_4)] = id_5;
endmodule
module module_2 #(
    parameter id_3 = 32'd32
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_7;
  logic [-1  == "" : id_3  ^  -1] id_8;
  assign id_7 = id_8 ? {1{id_5}} == id_3 : id_1;
endmodule
