$date
	Mon Sep 23 21:36:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tbHex27Seg $end
$var wire 7 ! tLeds [0:6] $end
$var reg 4 " tHexVal [3:0] $end
$scope module tb $end
$var wire 4 # HexVal [3:0] $end
$var reg 7 $ Leds [0:6] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#5000
b1001111 !
b1001111 $
b1 "
b1 #
#10000
b10010 !
b10010 $
b10 "
b10 #
#15000
b110 !
b110 $
b11 "
b11 #
#20000
b1001100 !
b1001100 $
b100 "
b100 #
#25000
b100100 !
b100100 $
b101 "
b101 #
#30000
b100000 !
b100000 $
b110 "
b110 #
#35000
b1111 !
b1111 $
b111 "
b111 #
#40000
b0 !
b0 $
b1000 "
b1000 #
#45000
b100 !
b100 $
b1001 "
b1001 #
#50000
b1 !
b1 $
b1010 "
b1010 #
#55000
b1011 "
b1011 #
#60000
b1100 "
b1100 #
#65000
b1101 "
b1101 #
#70000
b1110 "
b1110 #
#75000
b1111111 !
b1111111 $
b1111 "
b1111 #
#100000
