{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 29 14:16:11 2020 " "Info: Processing started: Wed Jan 29 14:16:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off step -c step --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off step -c step --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 register stepper_ctrl:inst\|switched register stepper_ctrl:inst\|motor2\[1\] 18.172 ns " "Info: Slack time is 18.172 ns for clock \"p11:inst1\|altpll:altpll_component\|_clk0\" between source register \"stepper_ctrl:inst\|switched\" and destination register \"stepper_ctrl:inst\|motor2\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "402.58 MHz " "Info: Fmax is restricted to 402.58 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.736 ns + Largest register register " "Info: + Largest register to register requirement is 19.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.757 ns " "Info: + Latch edge is 17.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 destination 2.356 ns + Shortest register " "Info: + Shortest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.356 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X18_Y13_N19 6 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.27 % ) " "Info: Total cell delay = 0.666 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.690 ns ( 71.73 % ) " "Info: Total interconnect delay = 1.690 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 source 2.356 ns - Longest register " "Info: - Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.356 ns stepper_ctrl:inst\|switched 3 REG LCFF_X18_Y13_N29 1 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'stepper_ctrl:inst\|switched'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|switched } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.27 % ) " "Info: Total cell delay = 0.666 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.690 ns ( 71.73 % ) " "Info: Total interconnect delay = 1.690 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|switched } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|switched {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|switched } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|switched {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|switched } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|switched {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.564 ns - Longest register register " "Info: - Longest register to register delay is 1.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepper_ctrl:inst\|switched 1 REG LCFF_X18_Y13_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'stepper_ctrl:inst\|switched'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepper_ctrl:inst|switched } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns stepper_ctrl:inst\|process_0~0 2 COMB LCCOMB_X18_Y13_N28 2 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { stepper_ctrl:inst|switched stepper_ctrl:inst|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.855 ns) 1.564 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X18_Y13_N19 6 " "Info: 3: + IC(0.316 ns) + CELL(0.855 ns) = 1.564 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 79.80 % ) " "Info: Total cell delay = 1.248 ns ( 79.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.316 ns ( 20.20 % ) " "Info: Total interconnect delay = 0.316 ns ( 20.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { stepper_ctrl:inst|switched stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.564 ns" { stepper_ctrl:inst|switched {} stepper_ctrl:inst|process_0~0 {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.000ns 0.316ns } { 0.000ns 0.393ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|switched } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|switched {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { stepper_ctrl:inst|switched stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.564 ns" { stepper_ctrl:inst|switched {} stepper_ctrl:inst|process_0~0 {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.000ns 0.316ns } { 0.000ns 0.393ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name " "Info: No valid register-to-register data paths exist for clock \"pin_name\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 register stepper_ctrl:inst\|motor2\[1\] register stepper_ctrl:inst\|motor2\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"p11:inst1\|altpll:altpll_component\|_clk0\" between source register \"stepper_ctrl:inst\|motor2\[1\]\" and destination register \"stepper_ctrl:inst\|motor2\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepper_ctrl:inst\|motor2\[1\] 1 REG LCFF_X18_Y13_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns stepper_ctrl:inst\|motors~0 2 COMB LCCOMB_X18_Y13_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|motors~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motors~0 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X18_Y13_N19 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stepper_ctrl:inst|motors~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motors~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { stepper_ctrl:inst|motor2[1] {} stepper_ctrl:inst|motors~0 {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 destination 2.356 ns + Longest register " "Info: + Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.356 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X18_Y13_N19 6 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.27 % ) " "Info: Total cell delay = 0.666 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.690 ns ( 71.73 % ) " "Info: Total interconnect delay = 1.690 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 source 2.356 ns - Shortest register " "Info: - Shortest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.356 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X18_Y13_N19 6 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.27 % ) " "Info: Total cell delay = 0.666 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.690 ns ( 71.73 % ) " "Info: Total interconnect delay = 1.690 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motors~0 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { stepper_ctrl:inst|motor2[1] {} stepper_ctrl:inst|motors~0 {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "stepper_ctrl:inst\|motor2\[0\] pin_name8 pin_name 8.372 ns register " "Info: tsu for register \"stepper_ctrl:inst\|motor2\[0\]\" (data pin = \"pin_name8\", clock pin = \"pin_name\") is 8.372 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.525 ns + Longest pin register " "Info: + Longest pin to register delay is 8.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns pin_name8 1 PIN PIN_121 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_121; Fanout = 2; PIN Node = 'pin_name8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name8 } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 480 1008 1176 496 "pin_name8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.763 ns) + CELL(0.647 ns) 7.354 ns stepper_ctrl:inst\|process_0~0 2 COMB LCCOMB_X18_Y13_N28 2 " "Info: 2: + IC(5.763 ns) + CELL(0.647 ns) = 7.354 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 2; COMB Node = 'stepper_ctrl:inst\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.410 ns" { pin_name8 stepper_ctrl:inst|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.855 ns) 8.525 ns stepper_ctrl:inst\|motor2\[0\] 3 REG LCFF_X18_Y13_N17 5 " "Info: 3: + IC(0.316 ns) + CELL(0.855 ns) = 8.525 ns; Loc. = LCFF_X18_Y13_N17; Fanout = 5; REG Node = 'stepper_ctrl:inst\|motor2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|motor2[0] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 28.69 % ) " "Info: Total cell delay = 2.446 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.079 ns ( 71.31 % ) " "Info: Total interconnect delay = 6.079 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { pin_name8 stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|motor2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.525 ns" { pin_name8 {} pin_name8~combout {} stepper_ctrl:inst|process_0~0 {} stepper_ctrl:inst|motor2[0] {} } { 0.000ns 0.000ns 5.763ns 0.316ns } { 0.000ns 0.944ns 0.647ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "pin_name p11:inst1\|altpll:altpll_component\|_clk0 -2.243 ns - " "Info: - Offset between input clock \"pin_name\" and output clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 464 528 696 480 "pin_name" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 destination 2.356 ns - Shortest register " "Info: - Shortest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.356 ns stepper_ctrl:inst\|motor2\[0\] 3 REG LCFF_X18_Y13_N17 5 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N17; Fanout = 5; REG Node = 'stepper_ctrl:inst\|motor2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[0] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.27 % ) " "Info: Total cell delay = 0.666 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.690 ns ( 71.73 % ) " "Info: Total interconnect delay = 1.690 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[0] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { pin_name8 stepper_ctrl:inst|process_0~0 stepper_ctrl:inst|motor2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.525 ns" { pin_name8 {} pin_name8~combout {} stepper_ctrl:inst|process_0~0 {} stepper_ctrl:inst|motor2[0] {} } { 0.000ns 0.000ns 5.763ns 0.316ns } { 0.000ns 0.944ns 0.647ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[0] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name pin_name4 stepper_ctrl:inst\|motor2\[1\] 8.023 ns register " "Info: tco from clock \"pin_name\" to destination pin \"pin_name4\" through register \"stepper_ctrl:inst\|motor2\[1\]\" is 8.023 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "pin_name p11:inst1\|altpll:altpll_component\|_clk0 -2.243 ns + " "Info: + Offset between input clock \"pin_name\" and output clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 464 528 696 480 "pin_name" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 source 2.356 ns + Longest register " "Info: + Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.356 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X18_Y13_N19 6 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.27 % ) " "Info: Total cell delay = 0.666 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.690 ns ( 71.73 % ) " "Info: Total interconnect delay = 1.690 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.606 ns + Longest register pin " "Info: + Longest register to pin delay is 7.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepper_ctrl:inst\|motor2\[1\] 1 REG LCFF_X18_Y13_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.370 ns) + CELL(3.236 ns) 7.606 ns pin_name4 2 PIN PIN_137 0 " "Info: 2: + IC(4.370 ns) + CELL(3.236 ns) = 7.606 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'pin_name4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.606 ns" { stepper_ctrl:inst|motor2[1] pin_name4 } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 512 1296 1472 528 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 42.55 % ) " "Info: Total cell delay = 3.236 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.370 ns ( 57.45 % ) " "Info: Total interconnect delay = 4.370 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.606 ns" { stepper_ctrl:inst|motor2[1] pin_name4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.606 ns" { stepper_ctrl:inst|motor2[1] {} pin_name4 {} } { 0.000ns 4.370ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.606 ns" { stepper_ctrl:inst|motor2[1] pin_name4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.606 ns" { stepper_ctrl:inst|motor2[1] {} pin_name4 {} } { 0.000ns 4.370ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stepper_ctrl:inst\|switched pin_name8 pin_name -6.727 ns register " "Info: th for register \"stepper_ctrl:inst\|switched\" (data pin = \"pin_name8\", clock pin = \"pin_name\") is -6.727 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "pin_name p11:inst1\|altpll:altpll_component\|_clk0 -2.243 ns + " "Info: + Offset between input clock \"pin_name\" and output clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 464 528 696 480 "pin_name" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 destination 2.356 ns + Longest register " "Info: + Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.356 ns stepper_ctrl:inst\|switched 3 REG LCFF_X18_Y13_N29 1 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'stepper_ctrl:inst\|switched'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|switched } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.27 % ) " "Info: Total cell delay = 0.666 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.690 ns ( 71.73 % ) " "Info: Total interconnect delay = 1.690 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|switched } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|switched {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.146 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns pin_name8 1 PIN PIN_121 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_121; Fanout = 2; PIN Node = 'pin_name8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name8 } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 480 1008 1176 496 "pin_name8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.742 ns) + CELL(0.460 ns) 7.146 ns stepper_ctrl:inst\|switched 2 REG LCFF_X18_Y13_N29 1 " "Info: 2: + IC(5.742 ns) + CELL(0.460 ns) = 7.146 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'stepper_ctrl:inst\|switched'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.202 ns" { pin_name8 stepper_ctrl:inst|switched } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 19.65 % ) " "Info: Total cell delay = 1.404 ns ( 19.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 80.35 % ) " "Info: Total interconnect delay = 5.742 ns ( 80.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { pin_name8 stepper_ctrl:inst|switched } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.146 ns" { pin_name8 {} pin_name8~combout {} stepper_ctrl:inst|switched {} } { 0.000ns 0.000ns 5.742ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|switched } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|switched {} } { 0.000ns 0.837ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { pin_name8 stepper_ctrl:inst|switched } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.146 ns" { pin_name8 {} pin_name8~combout {} stepper_ctrl:inst|switched {} } { 0.000ns 0.000ns 5.742ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 29 14:16:11 2020 " "Info: Processing ended: Wed Jan 29 14:16:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
