{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733771908636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733771908637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 16:18:28 2024 " "Processing started: Mon Dec  9 16:18:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733771908637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733771908637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD_reg_mem -c SAD_reg_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD_reg_mem -c SAD_reg_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733771908637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733771908742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sad.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sad.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sad " "Found entity 1: tb_sad" {  } { { "tb_sad.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/tb_sad.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tree " "Found entity 1: sum_tree" {  } { { "sum_tree.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A SAD_module_reg.v(10) " "Verilog HDL Declaration information at SAD_module_reg.v(10): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733771908794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAD_module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file SAD_module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAD_module_reg " "Found entity 1: SAD_module_reg" {  } { { "SAD_module_reg.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diferences_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file diferences_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 diferences_layer " "Found entity 1: diferences_layer" {  } { { "diferences_layer.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diferences_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diference.v 1 1 " "Found 1 design units, including 1 entities, in source file diference.v" { { "Info" "ISGN_ENTITY_NAME" "1 diference " "Found entity 1: diference" {  } { { "diference.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diference.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_layer " "Found entity 1: absolute_layer" {  } { { "absolute_layer.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute " "Found entity 1: absolute" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAD_reg_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file SAD_reg_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAD_reg_mem " "Found entity 1: SAD_reg_mem" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733771908798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733771908798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAD_reg_mem " "Elaborating entity \"SAD_reg_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733771908845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:rom1 " "Elaborating entity \"memory\" for hierarchy \"memory:rom1\"" {  } { { "SAD_reg_mem.v" "rom1" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908847 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 3 memory.v(25) " "Verilog HDL warning at memory.v(25): number of words (16) in memory file does not match the number of elements in the address range \[0:3\]" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1733771908849 "|SAD_reg_mem|memory:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 memory.v(13) " "Net \"rom.data_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733771908850 "|SAD_reg_mem|memory:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 memory.v(13) " "Net \"rom.waddr_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733771908850 "|SAD_reg_mem|memory:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 memory.v(13) " "Net \"rom.we_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733771908850 "|SAD_reg_mem|memory:rom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:rom2 " "Elaborating entity \"memory\" for hierarchy \"memory:rom2\"" {  } { { "SAD_reg_mem.v" "rom2" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908856 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 3 memory.v(25) " "Verilog HDL warning at memory.v(25): number of words (16) in memory file does not match the number of elements in the address range \[0:3\]" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1733771908857 "|SAD_reg_mem|memory:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 memory.v(13) " "Net \"rom.data_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733771908857 "|SAD_reg_mem|memory:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 memory.v(13) " "Net \"rom.waddr_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733771908857 "|SAD_reg_mem|memory:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 memory.v(13) " "Net \"rom.we_a\" at memory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733771908857 "|SAD_reg_mem|memory:rom2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAD_module_reg SAD_module_reg:SAD " "Elaborating entity \"SAD_module_reg\" for hierarchy \"SAD_module_reg:SAD\"" {  } { { "SAD_reg_mem.v" "SAD" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diferences_layer SAD_module_reg:SAD\|diferences_layer:D " "Elaborating entity \"diferences_layer\" for hierarchy \"SAD_module_reg:SAD\|diferences_layer:D\"" {  } { { "SAD_module_reg.v" "D" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diference SAD_module_reg:SAD\|diferences_layer:D\|diference:dif\[0\].d " "Elaborating entity \"diference\" for hierarchy \"SAD_module_reg:SAD\|diferences_layer:D\|diference:dif\[0\].d\"" {  } { { "diferences_layer.v" "dif\[0\].d" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/diferences_layer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_layer SAD_module_reg:SAD\|absolute_layer:A " "Elaborating entity \"absolute_layer\" for hierarchy \"SAD_module_reg:SAD\|absolute_layer:A\"" {  } { { "SAD_module_reg.v" "A" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute SAD_module_reg:SAD\|absolute_layer:A\|absolute:abs\[0\].a " "Elaborating entity \"absolute\" for hierarchy \"SAD_module_reg:SAD\|absolute_layer:A\|absolute:abs\[0\].a\"" {  } { { "absolute_layer.v" "abs\[0\].a" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute_layer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(8) " "Verilog HDL assignment warning at absolute.v(8): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/absolute.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733771908864 "|SAD_reg_mem|SAD_module_reg:SAD|absolute_layer:A|absolute:abs[0].a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree SAD_module_reg:SAD\|sum_tree:S " "Elaborating entity \"sum_tree\" for hierarchy \"SAD_module_reg:SAD\|sum_tree:S\"" {  } { { "SAD_module_reg.v" "S" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_module_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree SAD_module_reg:SAD\|sum_tree:S\|sum_tree:sum_left " "Elaborating entity \"sum_tree\" for hierarchy \"SAD_module_reg:SAD\|sum_tree:S\|sum_tree:sum_left\"" {  } { { "sum_tree.v" "sum_left" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder SAD_module_reg:SAD\|sum_tree:S\|sum_tree:sum_left\|adder:a " "Elaborating entity \"adder\" for hierarchy \"SAD_module_reg:SAD\|sum_tree:S\|sum_tree:sum_left\|adder:a\"" {  } { { "sum_tree.v" "a" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder SAD_module_reg:SAD\|sum_tree:S\|adder:last_sum " "Elaborating entity \"adder\" for hierarchy \"SAD_module_reg:SAD\|sum_tree:S\|adder:last_sum\"" {  } { { "sum_tree.v" "last_sum" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/sum_tree.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733771908867 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:rom2\|rom " "RAM logic \"memory:rom2\|rom\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "rom" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733771909001 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:rom1\|rom " "RAM logic \"memory:rom1\|rom\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "rom" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/memory.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733771909001 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1733771909001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[4\] GND " "Pin \"sad1\[4\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733771909086 "|SAD_reg_mem|sad1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[5\] GND " "Pin \"sad1\[5\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733771909086 "|SAD_reg_mem|sad1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[6\] GND " "Pin \"sad1\[6\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733771909086 "|SAD_reg_mem|sad1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[7\] GND " "Pin \"sad1\[7\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733771909086 "|SAD_reg_mem|sad1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[8\] GND " "Pin \"sad1\[8\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733771909086 "|SAD_reg_mem|sad1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sad1\[9\] GND " "Pin \"sad1\[9\]\" is stuck at GND" {  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733771909086 "|SAD_reg_mem|sad1[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733771909086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733771909143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/output_files/SAD_reg_mem.map.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/output_files/SAD_reg_mem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733771909215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733771909261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733771909261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733771909289 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733771909289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733771909289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733771909289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733771909296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 16:18:29 2024 " "Processing ended: Mon Dec  9 16:18:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733771909296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733771909296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733771909296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733771909296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733771910335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733771910335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 16:18:29 2024 " "Processing started: Mon Dec  9 16:18:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733771910335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733771910335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAD_reg_mem -c SAD_reg_mem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAD_reg_mem -c SAD_reg_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733771910335 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733771910354 ""}
{ "Info" "0" "" "Project  = SAD_reg_mem" {  } {  } 0 0 "Project  = SAD_reg_mem" 0 0 "Fitter" 0 0 1733771910355 ""}
{ "Info" "0" "" "Revision = SAD_reg_mem" {  } {  } 0 0 "Revision = SAD_reg_mem" 0 0 "Fitter" 0 0 1733771910355 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1733771910384 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "SAD_reg_mem EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design SAD_reg_mem" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1733771910441 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1733771910458 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1733771910458 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733771910508 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733771910515 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733771910630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733771910630 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733771910630 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733771910634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733771910634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733771910634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733771910634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733771910634 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733771910634 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733771910635 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[0\] " "Pin sad1\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[0] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[1\] " "Pin sad1\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[1] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[2\] " "Pin sad1\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[2] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[3\] " "Pin sad1\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[3] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[4\] " "Pin sad1\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[4] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[5\] " "Pin sad1\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[5] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[6\] " "Pin sad1\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[6] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[7\] " "Pin sad1\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[7] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[8\] " "Pin sad1\[8\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[8] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sad1\[9\] " "Pin sad1\[9\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { sad1[9] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 5 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sad1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { address[0] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 2 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { address[1] } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 2 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733771910746 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733771910746 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAD_reg_mem.sdc " "Synopsys Design Constraints File file not found: 'SAD_reg_mem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733771910903 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733771910904 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733771910905 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1733771910905 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733771910905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733771910911 ""}  } { { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733771910911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733771911137 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733771911137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733771911137 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733771911138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733771911138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733771911138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733771911145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733771911146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733771911146 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 2 10 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 2 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733771911147 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733771911147 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733771911147 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733771911147 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733771911147 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733771911147 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733771911153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733771911658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733771911689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733771911693 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733771911866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733771911866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733771912098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733771912337 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733771912337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733771912455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733771912455 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733771912455 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733771912461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733771912516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733771912624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733771912675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733771912762 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733771912996 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "SAD_reg_mem.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/SAD_reg_mem.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1733771913099 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733771913099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/output_files/SAD_reg_mem.fit.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/output_files/SAD_reg_mem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733771913122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733771913278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 16:18:33 2024 " "Processing ended: Mon Dec  9 16:18:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733771913278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733771913278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733771913278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733771913278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733771914929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733771914930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 16:18:34 2024 " "Processing started: Mon Dec  9 16:18:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733771914930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733771914930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAD_reg_mem -c SAD_reg_mem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAD_reg_mem -c SAD_reg_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733771914930 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733771915335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733771915346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733771915475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 16:18:35 2024 " "Processing ended: Mon Dec  9 16:18:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733771915475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733771915475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733771915475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733771915475 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733771915525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733771916551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 16:18:36 2024 " "Processing started: Mon Dec  9 16:18:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733771916551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733771916551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAD_reg_mem -c SAD_reg_mem " "Command: quartus_sta SAD_reg_mem -c SAD_reg_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733771916551 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733771916572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733771916637 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733771916658 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733771916658 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAD_reg_mem.sdc " "Synopsys Design Constraints File file not found: 'SAD_reg_mem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733771916822 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733771916822 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916823 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916823 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733771916823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916823 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733771916824 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733771916826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733771916889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733771916889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.920 " "Worst-case setup slack is -1.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.920              -8.315 clk  " "   -1.920              -8.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771916890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.712 " "Worst-case hold slack is 0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 clk  " "    0.712               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771916890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733771916891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733771916891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.000 clk  " "   -3.000             -17.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771916892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771916892 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733771916901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733771916918 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733771917055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917068 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733771917069 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733771917069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.566 " "Worst-case setup slack is -1.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566              -6.363 clk  " "   -1.566              -6.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771917069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.647 " "Worst-case hold slack is 0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 clk  " "    0.647               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771917070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733771917070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733771917071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.000 clk  " "   -3.000             -17.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771917071 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733771917081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733771917200 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733771917200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.638 " "Worst-case setup slack is -0.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.638              -2.044 clk  " "   -0.638              -2.044 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771917200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk  " "    0.379               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771917201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733771917202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733771917203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.603 clk  " "   -3.000             -17.603 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733771917203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733771917203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733771917501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733771917501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733771917521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 16:18:37 2024 " "Processing ended: Mon Dec  9 16:18:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733771917521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733771917521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733771917521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733771917521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733771919264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733771919265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 16:18:39 2024 " "Processing started: Mon Dec  9 16:18:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733771919265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733771919265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SAD_reg_mem -c SAD_reg_mem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SAD_reg_mem -c SAD_reg_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733771919265 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_reg_mem_6_1200mv_85c_slow.vho /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/ simulation " "Generated file SAD_reg_mem_6_1200mv_85c_slow.vho in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733771919469 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_reg_mem_6_1200mv_0c_slow.vho /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/ simulation " "Generated file SAD_reg_mem_6_1200mv_0c_slow.vho in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733771919482 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_reg_mem_min_1200mv_0c_fast.vho /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/ simulation " "Generated file SAD_reg_mem_min_1200mv_0c_fast.vho in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733771919496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_reg_mem.vho /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/ simulation " "Generated file SAD_reg_mem.vho in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733771919510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_reg_mem_6_1200mv_85c_vhd_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/ simulation " "Generated file SAD_reg_mem_6_1200mv_85c_vhd_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733771919525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_reg_mem_6_1200mv_0c_vhd_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/ simulation " "Generated file SAD_reg_mem_6_1200mv_0c_vhd_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733771919539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_reg_mem_min_1200mv_0c_vhd_fast.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/ simulation " "Generated file SAD_reg_mem_min_1200mv_0c_vhd_fast.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733771919553 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SAD_reg_mem_vhd.sdo /home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/ simulation " "Generated file SAD_reg_mem_vhd.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/SAD_module_reg_mem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733771919567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733771919588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 16:18:39 2024 " "Processing ended: Mon Dec  9 16:18:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733771919588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733771919588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733771919588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733771919588 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733771919629 ""}
