Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  5 15:53:31 2022
| Host         : funda8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encendedorLed_timing_summary_routed.rpt -pb encendedorLed_timing_summary_routed.pb -rpx encendedorLed_timing_summary_routed.rpx -warn_on_violation
| Design       : encendedorLed
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.000        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.000        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.568ns (34.574%)  route 2.967ns (65.426%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          1.122     9.684    divisor[0]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    14.684    divisor_reg[0]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.568ns (34.574%)  route 2.967ns (65.426%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          1.122     9.684    divisor[0]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  divisor_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[1]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    14.684    divisor_reg[1]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.568ns (34.574%)  route 2.967ns (65.426%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          1.122     9.684    divisor[0]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  divisor_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[2]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    14.684    divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.568ns (34.574%)  route 2.967ns (65.426%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          1.122     9.684    divisor[0]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  divisor_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[3]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    14.684    divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.568ns (35.682%)  route 2.826ns (64.318%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.981     9.543    divisor[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  divisor_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.568ns (35.682%)  route 2.826ns (64.318%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.981     9.543    divisor[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  divisor_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    divisor_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.568ns (35.682%)  route 2.826ns (64.318%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.981     9.543    divisor[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  divisor_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    divisor_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.568ns (35.682%)  route 2.826ns (64.318%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.981     9.543    divisor[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  divisor_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    divisor_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.568ns (36.806%)  route 2.692ns (63.194%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.847     9.408    divisor[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  divisor_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  divisor_reg[28]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    divisor_reg[28]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.568ns (36.806%)  route 2.692ns (63.194%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  divisor_reg[0]/Q
                         net (fo=5, routed)           1.120     6.724    divisor_reg[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.848 r  divisor[0]_i_51/O
                         net (fo=1, routed)           0.000     6.848    divisor[0]_i_51_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.361 r  divisor_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.361    divisor_reg[0]_i_31_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  divisor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.478    divisor_reg[0]_i_21_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  divisor_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.595    divisor_reg[0]_i_6_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.725     8.438    divisor_reg[0]_i_3_n_0
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.562 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.847     9.408    divisor[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  divisor_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  divisor_reg[29]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    divisor_reg[29]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  led_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  led_int_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    led_OBUF[0]
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  led_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    led_int[0]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  led_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  led_int_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091     1.566    led_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 divisor_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  divisor_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  divisor_reg[10]/Q
                         net (fo=5, routed)           0.134     1.748    divisor_reg[10]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  divisor_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    divisor_reg[8]_i_1_n_5
    SLICE_X0Y33          FDRE                                         r  divisor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  divisor_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    divisor_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 divisor_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  divisor_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  divisor_reg[22]/Q
                         net (fo=3, routed)           0.134     1.749    divisor_reg[22]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  divisor_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    divisor_reg[20]_i_1_n_5
    SLICE_X0Y36          FDRE                                         r  divisor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  divisor_reg[22]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.105     1.579    divisor_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  divisor_reg[2]/Q
                         net (fo=5, routed)           0.134     1.746    divisor_reg[2]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  divisor_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.857    divisor_reg[0]_i_2_n_5
    SLICE_X0Y31          FDRE                                         r  divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105     1.576    divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 divisor_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  divisor_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  divisor_reg[18]/Q
                         net (fo=3, routed)           0.145     1.760    divisor_reg[18]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.871 r  divisor_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    divisor_reg[16]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  divisor_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  divisor_reg[18]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    divisor_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 divisor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  divisor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  divisor_reg[14]/Q
                         net (fo=3, routed)           0.145     1.760    divisor_reg[14]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.871 r  divisor_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    divisor_reg[12]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  divisor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  divisor_reg[14]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    divisor_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 divisor_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  divisor_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divisor_reg[26]/Q
                         net (fo=4, routed)           0.146     1.762    divisor_reg[26]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  divisor_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    divisor_reg[24]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  divisor_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  divisor_reg[26]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    divisor_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 divisor_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  divisor_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divisor_reg[30]/Q
                         net (fo=5, routed)           0.146     1.763    divisor_reg[30]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  divisor_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    divisor_reg[28]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  divisor_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  divisor_reg[30]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    divisor_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 divisor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  divisor_reg[6]/Q
                         net (fo=4, routed)           0.146     1.759    divisor_reg[6]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  divisor_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    divisor_reg[4]_i_1_n_5
    SLICE_X0Y32          FDRE                                         r  divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    divisor_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divisor_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  divisor_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  divisor_reg[10]/Q
                         net (fo=5, routed)           0.134     1.748    divisor_reg[10]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  divisor_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    divisor_reg[8]_i_1_n_4
    SLICE_X0Y33          FDRE                                         r  divisor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  divisor_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    divisor_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    divisor_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    divisor_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    divisor_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    divisor_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    divisor_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    divisor_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    divisor_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    divisor_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    divisor_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    divisor_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    divisor_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    divisor_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    divisor_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    divisor_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    divisor_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    divisor_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    divisor_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    divisor_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    divisor_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    divisor_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    divisor_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    divisor_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    divisor_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    divisor_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    divisor_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 3.986ns (68.142%)  route 1.863ns (31.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  led_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  led_int_reg[0]/Q
                         net (fo=2, routed)           1.863     7.475    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.004 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.004    led[0]
    E19                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.372ns (76.411%)  route 0.423ns (23.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  led_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  led_int_reg[0]/Q
                         net (fo=2, routed)           0.423     2.040    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.270 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.270    led[0]
    E19                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.585ns (33.495%)  route 3.148ns (66.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          1.122     4.733    divisor[0]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[0]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.585ns (33.495%)  route 3.148ns (66.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          1.122     4.733    divisor[0]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  divisor_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[1]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.585ns (33.495%)  route 3.148ns (66.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          1.122     4.733    divisor[0]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  divisor_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[2]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.585ns (33.495%)  route 3.148ns (66.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          1.122     4.733    divisor[0]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  divisor_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  divisor_reg[3]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.585ns (34.523%)  route 3.007ns (65.477%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.981     4.592    divisor[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  divisor_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[4]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.585ns (34.523%)  route 3.007ns (65.477%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.981     4.592    divisor[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  divisor_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[5]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.585ns (34.523%)  route 3.007ns (65.477%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.981     4.592    divisor[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  divisor_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[6]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.585ns (34.523%)  route 3.007ns (65.477%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.981     4.592    divisor[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  divisor_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  divisor_reg[7]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 1.585ns (35.562%)  route 2.873ns (64.438%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.847     4.458    divisor[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  divisor_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  divisor_reg[28]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 1.585ns (35.562%)  route 2.873ns (64.438%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           2.026     3.487    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.124     3.611 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.847     4.458    divisor[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  divisor_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  divisor_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            led_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.274ns (26.893%)  route 0.746ns (73.107%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.746     0.975    swt_IBUF[0]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045     1.020 r  led_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.020    led_int[0]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  led_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  led_int_reg[0]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.274ns (22.088%)  route 0.968ns (77.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.146     1.242    divisor[0]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  divisor_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  divisor_reg[20]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.274ns (22.088%)  route 0.968ns (77.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.146     1.242    divisor[0]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  divisor_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  divisor_reg[21]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.274ns (22.088%)  route 0.968ns (77.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.146     1.242    divisor[0]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  divisor_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  divisor_reg[22]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.274ns (22.088%)  route 0.968ns (77.912%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.146     1.242    divisor[0]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  divisor_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  divisor_reg[23]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.274ns (21.009%)  route 1.032ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.210     1.306    divisor[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  divisor_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  divisor_reg[16]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.274ns (21.009%)  route 1.032ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.210     1.306    divisor[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  divisor_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  divisor_reg[17]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.274ns (21.009%)  route 1.032ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.210     1.306    divisor[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  divisor_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  divisor_reg[18]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.274ns (21.009%)  route 1.032ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.210     1.306    divisor[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  divisor_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  divisor_reg[19]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.274ns (20.031%)  route 1.095ns (79.969%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=2, routed)           0.822     1.051    swt_IBUF[0]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.273     1.370    divisor[0]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  divisor_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  divisor_reg[12]/C





