[p PRO_MODE GLOBOPT AUTOSTATIC RSC14 RSC14E SPACEOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip FT64F0AX ]
[d frameptr 6 ]
"62 d:\ide3.0.3_6c03\data\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 d:\ide3.0.3_6c03\data\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"47 D:\FMD DEMO CODE(word+pdf)\C ÐÞ¸Ä1008\FT64F0Ax\TEST_FT64F0AX_IR\TEST_FT64F0AX_IR_Receive\TEST_FT64F0AX_IR_Receive.C
[v _ISR ISR `II(v  1 e 1 0 ]
"105
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
"142
[v _TIMER4_INITIAL TIMER4_INITIAL `(v  1 e 1 0 ]
"159
[v _Px_Level_Change_INITIAL Px_Level_Change_INITIAL `(v  1 e 1 0 ]
"174
[v _main main `(v  1 e 1 0 ]
"99 d:\ide3.0.3_6c03\data\include\FT64F0AX.h
[v _INTCON INTCON `VEuc  1 e 1 @11 ]
"108
[v _GIE GIE `VEb  1 e 0 @95 ]
"125
[v _PORTA PORTA `VEuc  1 e 1 @12 ]
"139
[v _PA3 PA3 `VEb  1 e 0 @99 ]
"170
[v _PORTB PORTB `VEuc  1 e 1 @13 ]
"184
[v _PB3 PB3 `VEb  1 e 0 @107 ]
"215
[v _PORTC PORTC `VEuc  1 e 1 @14 ]
"251
[v _EPIF0 EPIF0 `VEuc  1 e 1 @20 ]
"408
[v _TRISA TRISA `VEuc  1 e 1 @140 ]
"435
[v _TRISB TRISB `VEuc  1 e 1 @141 ]
"462
[v _TRISC TRISC `VEuc  1 e 1 @142 ]
"495
[v _EPIE0 EPIE0 `VEuc  1 e 1 @148 ]
"622
[v _OSCCON OSCCON `VEuc  1 e 1 @153 ]
"653
[v _PCKEN PCKEN `VEuc  1 e 1 @154 ]
"869
[v _TIM4CR1 TIM4CR1 `VEuc  1 e 1 @273 ]
"894
[v _TIM4IER TIM4IER `VEuc  1 e 1 @274 ]
"896
[v _T4UIE T4UIE `VEb  1 e 0 @2192 ]
"906
[v _TIM4SR TIM4SR `VEuc  1 e 1 @275 ]
"908
[v _T4UIF T4UIF `VEb  1 e 0 @2200 ]
"919
[v _TIM4EGR TIM4EGR `VEuc  1 e 1 @276 ]
"932
[v _TIM4CNTR TIM4CNTR `VEuc  1 e 1 @277 ]
"937
[v _TIM4PSCR TIM4PSCR `VEuc  1 e 1 @278 ]
"957
[v _TIM4ARR TIM4ARR `VEuc  1 e 1 @279 ]
"962
[v _EPS0 EPS0 `VEuc  1 e 1 @280 ]
"967
[v _EPS1 EPS1 `VEuc  1 e 1 @281 ]
"972
[v _PSRC0 PSRC0 `VEuc  1 e 1 @282 ]
"977
[v _PSRC1 PSRC1 `VEuc  1 e 1 @283 ]
"982
[v _PSRC2 PSRC2 `VEuc  1 e 1 @284 ]
"1005
[v _ITYPE0 ITYPE0 `VEuc  1 e 1 @286 ]
"1011
[v _ITYPE1 ITYPE1 `VEuc  1 e 1 @287 ]
"1021
[v _WPUA WPUA `VEuc  1 e 1 @396 ]
"1025
[v _WPUB WPUB `VEuc  1 e 1 @397 ]
"1029
[v _WPUC WPUC `VEuc  1 e 1 @398 ]
"1136
[v _ANSELA ANSELA `VEuc  1 e 1 @407 ]
"1174
[v _PSINK0 PSINK0 `VEuc  1 e 1 @410 ]
"1178
[v _PSINK1 PSINK1 `VEuc  1 e 1 @411 ]
"1181
[v _PSINK2 PSINK2 `VEuc  1 e 1 @412 ]
"1217
[v _WPDA WPDA `VEuc  1 e 1 @524 ]
"1244
[v _WPDB WPDB `VEuc  1 e 1 @525 ]
"1270
[v _WPDC WPDC `VEuc  1 e 1 @526 ]
"34 D:\FMD DEMO CODE(word+pdf)\C ÐÞ¸Ä1008\FT64F0Ax\TEST_FT64F0AX_IR\TEST_FT64F0AX_IR_Receive\TEST_FT64F0AX_IR_Receive.C
[v _IRbitNum IRbitNum `uc  1 e 1 0 ]
"35
[v _IRbitTime IRbitTime `uc  1 e 1 0 ]
"36
[v _IRDataTimer IRDataTimer `VE[4]uc  1 e 4 0 ]
"37
[v _bitdata bitdata `uc  1 e 1 0 ]
"38
[v _ReceiveFinish ReceiveFinish `uc  1 e 1 0 ]
"40
[v _rdata1 rdata1 `VEuc  1 e 1 0 ]
[v _rdata2 rdata2 `VEuc  1 e 1 0 ]
"174
[v _main main `(v  1 e 1 0 ]
{
"194
} 0
"142
[v _TIMER4_INITIAL TIMER4_INITIAL `(v  1 e 1 0 ]
{
"152
} 0
"159
[v _Px_Level_Change_INITIAL Px_Level_Change_INITIAL `(v  1 e 1 0 ]
{
"167
} 0
"105
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
{
"135
} 0
"47
[v _ISR ISR `II(v  1 e 1 0 ]
{
"98
} 0
