Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U10$reg0		8	13		#r2
hw_input_global_wrapper_stencil$d_reg__U11$reg0		6	7		#r3
hw_input_global_wrapper_stencil$d_reg__U12$reg0		4	5		#r4
hw_input_global_wrapper_stencil$d_reg__U13$reg0		2	5		#r5
hw_input_global_wrapper_stencil$d_reg__U2$reg0		4	7		#r7
hw_input_global_wrapper_stencil$d_reg__U3$reg0		4	9		#r8
hw_input_global_wrapper_stencil$d_reg__U4$reg0		4	11		#r9
hw_input_global_wrapper_stencil$d_reg__U5$reg0		8	7		#r10
hw_input_global_wrapper_stencil$d_reg__U6$reg0		8	5		#r11
hw_input_global_wrapper_stencil$d_reg__U7$reg0		8	9		#r12
hw_input_global_wrapper_stencil$d_reg__U8$reg0		2	13		#r13
hw_input_global_wrapper_stencil$d_reg__U9$reg0		4	13		#r14
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	10		#m16
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		7	8		#m17
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		7	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		6	3		#r50
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		5	0		#I6
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		4	3		#r51
io1in_reset		1	0		#i15
op_hcompute_conv_stencil$inner_compute$i140399427945328_i140399427945424_i140399606876480		1	10		#p44
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$_join_i140399427592784_i140399621422432		5	4		#p49
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_0$_join_i140399428045744_i140399621422432		5	6		#p48
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_0$opN_0$_join_i140399428034320_i140399621422432		1	6		#p47
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_0$opN_0$opN_0$_join_i140399428031344_i140399621422432		1	8		#p46
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_0$opN_0$opN_1$_join_i140399428034080_i140399621422432		1	4		#p43
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_0$opN_1$_join_i140399428045600_i140399621422432		5	14		#p40
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_0$opN_1$opN_0$_join_i140399427878480_i140399621422432		9	14		#p39
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_0$opN_1$opN_1$_join_i140399428045360_i140399621422432		1	14		#p36
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_1$_join_i140399427592640_i140399621422432		3	2		#p33
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_1$opN_0$_join_i140399427561360_i140399621422432		5	2		#p32
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_1$opN_0$opN_0$_join_i140399427525744_i140399621422432		9	2		#p31
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_1$opN_0$opN_1$_join_i140399427561120_i140399621422432		5	8		#p28
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_1$opN_1$_join_i140399427592496_i140399621422432		3	12		#p25
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_1$opN_1$opN_0$_join_i140399427562032_i140399621422432		3	16		#p24
op_hcompute_conv_stencil_1$inner_compute$add_306_348_349_tree$opN_1$opN_1$opN_1$_join_i140399427583664_i140399621422432		3	10		#p21
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_10_323_324_i140399427523056_i140399622142656		9	6		#p27
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_11_325_326_i140399427560544_i140399622142656		9	8		#p26
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_12_327_328_i140399427562944_i140399622142656		5	12		#p23
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_13_329_330_i140399427580592_i140399622142656		5	16		#p22
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_14_331_332_i140399427582176_i140399622142656		5	10		#p20
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_15_333_334_i140399427583424_i140399622142656		3	8		#p19
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_305_306_i140399427979632_i140399622142656		3	6		#p45
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_307_308_i140399428032736_i140399622142656		1	2		#p42
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_309_310_i140399428032208_i140399622142656		3	4		#p41
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_311_312_i140399427876704_i140399622142656		9	12		#p38
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_5_313_314_i140399427877904_i140399622142656		9	16		#p37
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_315_316_i140399427876896_i140399622142656		3	14		#p35
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_7_317_318_i140399428044784_i140399622142656		1	12		#p34
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_8_319_320_i140399427523968_i140399622142656		9	10		#p30
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_9_321_322_i140399427525168_i140399622142656		9	4		#p29
op_hcompute_hw_output_stencil_port_controller_garnet		7	4		#m18
