
*** Running vivado
    with args -log bit_reversal_count.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bit_reversal_count.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bit_reversal_count.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.008 ; gain = 84.992 ; free physical = 452284 ; free virtual = 1001394
Command: read_checkpoint -auto_incremental -incremental /home/kawada/bit-reversal-count/bit-reversal-count.srcs/utils_1/imports/synth_1/bit_reversal_count.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kawada/bit-reversal-count/bit-reversal-count.srcs/utils_1/imports/synth_1/bit_reversal_count.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top bit_reversal_count -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3391089
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/HLS/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.469 ; gain = 374.707 ; free physical = 451793 ; free virtual = 1000903
Synthesis current peak Physical Memory [PSS] (MB): peak = 1437.426; parent = 1264.354; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3082.332; parent = 2091.473; children = 990.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bit_reversal_count' [/home/kawada/bit-reversal-count/bit-reversal-count.srcs/sources_1/imports/bit-reversal-count/bit_reversal_count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bit_reversal_count' (0#1) [/home/kawada/bit-reversal-count/bit-reversal-count.srcs/sources_1/imports/bit-reversal-count/bit_reversal_count.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.438 ; gain = 439.676 ; free physical = 451881 ; free virtual = 1000992
Synthesis current peak Physical Memory [PSS] (MB): peak = 1437.426; parent = 1264.354; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3147.301; parent = 2156.441; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2174.250 ; gain = 457.488 ; free physical = 451874 ; free virtual = 1000985
Synthesis current peak Physical Memory [PSS] (MB): peak = 1437.426; parent = 1264.354; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3165.113; parent = 2174.254; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2176.254 ; gain = 459.492 ; free physical = 451874 ; free virtual = 1000984
Synthesis current peak Physical Memory [PSS] (MB): peak = 1437.426; parent = 1264.354; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.117; parent = 2176.258; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2185.160 ; gain = 468.398 ; free physical = 451864 ; free virtual = 1000975
Synthesis current peak Physical Memory [PSS] (MB): peak = 1437.426; parent = 1264.354; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3176.023; parent = 2185.164; children = 990.859
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451457 ; free virtual = 1000571
Synthesis current peak Physical Memory [PSS] (MB): peak = 1779.883; parent = 1607.044; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451457 ; free virtual = 1000571
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.953; parent = 1610.134; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451453 ; free virtual = 1000567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.018; parent = 1611.198; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451454 ; free virtual = 1000567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.180; parent = 1611.360; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451454 ; free virtual = 1000567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.195; parent = 1611.376; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451454 ; free virtual = 1000567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.307; parent = 1611.487; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451453 ; free virtual = 1000567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.322; parent = 1611.503; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451453 ; free virtual = 1000567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.322; parent = 1611.503; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451453 ; free virtual = 1000567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.354; parent = 1611.534; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDCE |    32|
|4     |IBUF |    34|
|5     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   100|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451453 ; free virtual = 1000567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1784.385; parent = 1611.565; children = 173.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.461; parent = 2440.602; children = 990.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.598 ; gain = 723.836 ; free physical = 451453 ; free virtual = 1000567
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2440.605 ; gain = 723.836 ; free physical = 451453 ; free virtual = 1000567
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2444.566 ; gain = 0.000 ; free physical = 451554 ; free virtual = 1000668
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.098 ; gain = 0.000 ; free physical = 451468 ; free virtual = 1000581
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ca8b4bf8
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2537.098 ; gain = 829.277 ; free physical = 451670 ; free virtual = 1000784
INFO: [Common 17-1381] The checkpoint '/home/kawada/bit-reversal-count/bit-reversal-count.runs/synth_1/bit_reversal_count.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bit_reversal_count_utilization_synth.rpt -pb bit_reversal_count_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  8 15:21:50 2024...