

================================================================
== Vivado HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Tue Jun 11 19:35:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   28|  18580|   28|  18580|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |    9|   1017|         3|          1|          1|   8 ~ 1016  |    yes   |
        |- Loop 2  |  417|  18561|         3|          1|          1| 416 ~ 18560 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_s)
	23  / (tmp_s)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	22  / (!tmp_171)
	20  / (tmp_171)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	34  / (!tmp_170)
	32  / (tmp_170)
32 --> 
	33  / true
33 --> 
	31  / true
34 --> 
	22  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 35 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:8]   --->   Operation 35 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V, i1 false)" [ULTRA_HLS/axi_dma_master.h:12]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V, i1 false)" [ULTRA_HLS/axi_dma_master.h:12]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (2.18ns)   --->   "%tmp_V_190 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:14]   --->   Operation 38 'read' 'tmp_V_190' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_190, i1 false)" [ULTRA_HLS/axi_dma_master.h:18]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 0" [ULTRA_HLS/axi_dma_master.h:56]   --->   Operation 40 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_190, i1 false)" [ULTRA_HLS/axi_dma_master.h:18]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_191 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:20]   --->   Operation 42 'read' 'tmp_V_191' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_191, i1 false)" [ULTRA_HLS/axi_dma_master.h:24]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_191, i1 false)" [ULTRA_HLS/axi_dma_master.h:24]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_192 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:26]   --->   Operation 45 'read' 'tmp_V_192' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_192, i1 false)" [ULTRA_HLS/axi_dma_master.h:30]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_192, i1 false)" [ULTRA_HLS/axi_dma_master.h:30]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_193 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:32]   --->   Operation 48 'read' 'tmp_V_193' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_193, i1 false)" [ULTRA_HLS/axi_dma_master.h:36]   --->   Operation 49 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_193, i1 false)" [ULTRA_HLS/axi_dma_master.h:36]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 51 [1/1] (2.18ns)   --->   "%tmp_V_194 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:38]   --->   Operation 51 'read' 'tmp_V_194' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 52 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_194, i1 false)" [ULTRA_HLS/axi_dma_master.h:42]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_194, i1 false)" [ULTRA_HLS/axi_dma_master.h:42]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V_195 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:44]   --->   Operation 54 'read' 'tmp_V_195' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 55 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_195, i1 false)" [ULTRA_HLS/axi_dma_master.h:48]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_195, i1 false)" [ULTRA_HLS/axi_dma_master.h:48]   --->   Operation 56 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 57 [1/1] (2.18ns)   --->   "%tmp_V_196 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:50]   --->   Operation 57 'read' 'tmp_V_196' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 58 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_196, i1 false)" [ULTRA_HLS/axi_dma_master.h:54]   --->   Operation 58 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_data_V, i1* %stream_out_V_last, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_196, i1 false)" [ULTRA_HLS/axi_dma_master.h:54]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_194 to i32" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 62 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [ULTRA_HLS/axi_dma_master.h:56]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %tmp_V_192 to i32" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 64 'sext' 'rhs_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_168 = sext i16 %tmp_V_191 to i32" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 65 'sext' 'tmp_168' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 66 [3/3] (3.89ns)   --->   "%tmp4 = mul i32 %tmp_168, %tmp_168" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 66 'mul' 'tmp4' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 67 [3/3] (3.89ns)   --->   "%tmp5 = mul i32 %rhs_V_4, %lhs_V" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 67 'mul' 'tmp5' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_195 to i32" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 68 'sext' 'rhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%p_s = sext i16 %tmp_V_190 to i32" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 69 'sext' 'p_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 70 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 70 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 71 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 71 'mul' 'tmp3' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 72 [2/3] (3.89ns)   --->   "%tmp4 = mul i32 %tmp_168, %tmp_168" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 72 'mul' 'tmp4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [2/3] (3.89ns)   --->   "%tmp5 = mul i32 %rhs_V_4, %lhs_V" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 73 'mul' 'tmp5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 74 [1/3] (0.00ns)   --->   "%tmp4 = mul i32 %tmp_168, %tmp_168" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 74 'mul' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 75 [1/3] (0.00ns)   --->   "%tmp5 = mul i32 %rhs_V_4, %lhs_V" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 75 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 76 [5/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 76 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 77 [4/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 77 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 78 [3/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 78 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 79 [2/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 79 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 80 [1/5] (3.95ns)   --->   "%p_3 = mul i32 %tmp5, %tmp4" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 80 'mul' 'p_3' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 81 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_3, %lhs_V" [ULTRA_HLS/axi_dma_master.h:73]   --->   Operation 81 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.55>
ST_18 : Operation 82 [1/1] (2.55ns)   --->   "%tmp_169 = add nsw i32 %KER_bound, -1" [ULTRA_HLS/axi_dma_master.h:79]   --->   Operation 82 'add' 'tmp_169' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (1.76ns)   --->   "br label %5" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %4 ], [ %i_1, %6 ]"   --->   Operation 84 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 85 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (2.47ns)   --->   "%tmp_171 = icmp slt i32 %i1_cast, %KER_bound" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 86 'icmp' 'tmp_171' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i1, 1" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 87 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_171, label %6, label %.loopexit.loopexit" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (2.47ns)   --->   "%tmp_last_1 = icmp eq i32 %i1_cast, %tmp_169" [ULTRA_HLS/axi_dma_master.h:79]   --->   Operation 89 'icmp' 'tmp_last_1' <Predicate = (tmp_171)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 90 [1/1] (2.18ns)   --->   "%tmp_V_198 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:78]   --->   Operation 90 'read' 'tmp_V_198' <Predicate = (tmp_171)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_20 : Operation 91 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_198, i1 %tmp_last_1)" [ULTRA_HLS/axi_dma_master.h:83]   --->   Operation 91 'write' <Predicate = (tmp_171)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_172 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [ULTRA_HLS/axi_dma_master.h:75]   --->   Operation 92 'specregionbegin' 'tmp_172' <Predicate = (tmp_171)> <Delay = 0.00>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_master.h:76]   --->   Operation 93 'speclooptripcount' <Predicate = (tmp_171)> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_master.h:77]   --->   Operation 94 'specpipeline' <Predicate = (tmp_171)> <Delay = 0.00>
ST_21 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_198, i1 %tmp_last_1)" [ULTRA_HLS/axi_dma_master.h:83]   --->   Operation 95 'write' <Predicate = (tmp_171)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_172)" [ULTRA_HLS/axi_dma_master.h:84]   --->   Operation 96 'specregionend' 'empty_158' <Predicate = (tmp_171)> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/axi_dma_master.h:74]   --->   Operation 97 'br' <Predicate = (tmp_171)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 98 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/axi_dma_master.h:86]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 3.89>
ST_23 : Operation 100 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 100 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 101 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 101 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 10> <Delay = 0.00>
ST_24 : Operation 102 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %p_s, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 102 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 103 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %lhs_V, %rhs_V" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 103 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 11> <Delay = 3.95>
ST_25 : Operation 104 [5/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 104 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 12> <Delay = 3.95>
ST_26 : Operation 105 [4/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 105 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 3.95>
ST_27 : Operation 106 [3/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 106 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 3.95>
ST_28 : Operation 107 [2/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 107 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 3.95>
ST_29 : Operation 108 [1/5] (3.95ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [ULTRA_HLS/axi_dma_master.h:58]   --->   Operation 108 'mul' 'OFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 2.55>
ST_30 : Operation 109 [1/1] (2.55ns)   --->   "%tmp_167 = add nsw i32 %OFM_bound, -1" [ULTRA_HLS/axi_dma_master.h:64]   --->   Operation 109 'add' 'tmp_167' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 110 [1/1] (1.76ns)   --->   "br label %2" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 17> <Delay = 3.45>
ST_31 : Operation 111 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %1 ], [ %i_30, %3 ]"   --->   Operation 111 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 112 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 112 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 113 [1/1] (2.47ns)   --->   "%tmp_170 = icmp slt i32 %i_cast, %OFM_bound" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 113 'icmp' 'tmp_170' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 114 [1/1] (2.52ns)   --->   "%i_30 = add i31 %i, 1" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 114 'add' 'i_30' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_170, label %3, label %.loopexit.loopexit4" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 116 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %i_cast, %tmp_167" [ULTRA_HLS/axi_dma_master.h:64]   --->   Operation 116 'icmp' 'tmp_last' <Predicate = (tmp_170)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 2.18>
ST_32 : Operation 117 [1/1] (2.18ns)   --->   "%tmp_V_197 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/axi_dma_master.h:63]   --->   Operation 117 'read' 'tmp_V_197' <Predicate = (tmp_170)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_32 : Operation 118 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_197, i1 %tmp_last)" [ULTRA_HLS/axi_dma_master.h:68]   --->   Operation 118 'write' <Predicate = (tmp_170)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 33 <SV = 19> <Delay = 0.00>
ST_33 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [ULTRA_HLS/axi_dma_master.h:60]   --->   Operation 119 'specregionbegin' 'tmp' <Predicate = (tmp_170)> <Delay = 0.00>
ST_33 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 8, i32 1016, i32 512, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_master.h:61]   --->   Operation 120 'speclooptripcount' <Predicate = (tmp_170)> <Delay = 0.00>
ST_33 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_master.h:62]   --->   Operation 121 'specpipeline' <Predicate = (tmp_170)> <Delay = 0.00>
ST_33 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %stream_out_V_data_V, i1* %stream_out_V_last, i16 %tmp_V_197, i1 %tmp_last)" [ULTRA_HLS/axi_dma_master.h:68]   --->   Operation 122 'write' <Predicate = (tmp_170)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [ULTRA_HLS/axi_dma_master.h:69]   --->   Operation 123 'specregionend' 'empty' <Predicate = (tmp_170)> <Delay = 0.00>
ST_33 : Operation 124 [1/1] (0.00ns)   --->   "br label %2" [ULTRA_HLS/axi_dma_master.h:59]   --->   Operation 124 'br' <Predicate = (tmp_170)> <Delay = 0.00>

State 34 <SV = 18> <Delay = 0.00>
ST_34 : Operation 125 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:8) [6]  (2.19 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ULTRA_HLS/axi_dma_master.h:56) [22]  (2.43 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:20) [10]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (ULTRA_HLS/axi_dma_master.h:24) [11]  (0 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:26) [12]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:32) [14]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:38) [16]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:44) [18]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:50) [20]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (ULTRA_HLS/axi_dma_master.h:54) [21]  (0 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp3', ULTRA_HLS/axi_dma_master.h:58) [55]  (3.89 ns)

 <State 10>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp4', ULTRA_HLS/axi_dma_master.h:73) [28]  (3.89 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_3', ULTRA_HLS/axi_dma_master.h:73) [30]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_3', ULTRA_HLS/axi_dma_master.h:73) [30]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_3', ULTRA_HLS/axi_dma_master.h:73) [30]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_3', ULTRA_HLS/axi_dma_master.h:73) [30]  (3.95 ns)

 <State 16>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_3', ULTRA_HLS/axi_dma_master.h:73) [30]  (3.95 ns)

 <State 17>: 2.55ns
The critical path consists of the following:
	'add' operation ('KER_bound', ULTRA_HLS/axi_dma_master.h:73) [31]  (2.55 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_169', ULTRA_HLS/axi_dma_master.h:79) [32]  (2.55 ns)

 <State 19>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_171', ULTRA_HLS/axi_dma_master.h:74) [37]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:78) [44]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (ULTRA_HLS/axi_dma_master.h:83) [46]  (0 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp2', ULTRA_HLS/axi_dma_master.h:58) [54]  (3.89 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', ULTRA_HLS/axi_dma_master.h:58) [56]  (3.95 ns)

 <State 26>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', ULTRA_HLS/axi_dma_master.h:58) [56]  (3.95 ns)

 <State 27>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', ULTRA_HLS/axi_dma_master.h:58) [56]  (3.95 ns)

 <State 28>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', ULTRA_HLS/axi_dma_master.h:58) [56]  (3.95 ns)

 <State 29>: 3.95ns
The critical path consists of the following:
	'mul' operation ('OFM_bound', ULTRA_HLS/axi_dma_master.h:58) [56]  (3.95 ns)

 <State 30>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_167', ULTRA_HLS/axi_dma_master.h:64) [57]  (2.55 ns)

 <State 31>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_170', ULTRA_HLS/axi_dma_master.h:59) [62]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 32>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/axi_dma_master.h:63) [69]  (2.19 ns)
	axis write on port 'stream_out_V_data_V' (ULTRA_HLS/axi_dma_master.h:68) [71]  (0 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
