// Seed: 4258401840
module module_0 (
    output logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  assign id_4 = id_3;
  assign id_5 = id_2;
  assign id_5[1][1'b0] = (id_4);
endmodule
