============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:46:10 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         149  4865.115 319885.537 324750.652 
  TOP                        149  4865.115 309321.405 314186.520 
    stoch2bin                 53  2130.390 105617.565 107747.955 
    genblk1[4].genblk1.sng    19   551.229  33269.780  33821.009 
      ctr                     13   520.139  31178.316  31698.455 
    genblk1[0].genblk1.sng    18   531.475  40708.751  41240.227 
      ctr                     12   500.386  38631.043  39131.428 
    genblk1[1].genblk1.sng    18   531.475  41876.852  42408.328 
      ctr                     12   500.386  39636.489  40136.874 
    genblk1[2].genblk1.sng    18   531.475  41809.019  42340.495 
      ctr                     12   500.386  39699.645  40200.031 
    genblk1[3].genblk1.sng    18   531.475  41508.152  42039.627 
      ctr                     12   500.386  39369.105  39869.491 

