
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v
# synth_design -part xc7z020clg484-3 -top mkDelayWorker32B -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mkDelayWorker32B -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12333 
WARNING: [Synth 8-2306] macro dwc redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5749]
WARNING: [Synth 8-2292] literal value truncated to fit in 3 bits [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6717]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.500 ; gain = 79.395 ; free physical = 243944 ; free virtual = 312569
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mkDelayWorker32B' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:116]
	Parameter dlyCtrlInit bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
INFO: [Synth 8-6157] synthesizing module 'arSRLFIFO_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3925]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4139]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_a' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4139]
INFO: [Synth 8-6155] done synthesizing module 'arSRLFIFO_a' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3925]
INFO: [Synth 8-6157] synthesizing module 'arSRLFIFO_b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4327]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4539]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_b' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4539]
INFO: [Synth 8-6155] done synthesizing module 'arSRLFIFO_b' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4327]
INFO: [Synth 8-6157] synthesizing module 'ResetToBool' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3909]
INFO: [Synth 8-6155] done synthesizing module 'ResetToBool' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3909]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5537]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_f' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5752]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
	Parameter DATA_WIDTH bound to: 60 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_f' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5752]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO_a' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5537]
INFO: [Synth 8-6157] synthesizing module 'arSRLFIFO_c' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4729]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_c' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4943]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized2' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_c' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4943]
INFO: [Synth 8-6155] done synthesizing module 'arSRLFIFO_c' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:4729]
INFO: [Synth 8-6157] synthesizing module 'arSRLFIFO_d' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5134]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_d' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5347]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_d' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5347]
INFO: [Synth 8-6155] done synthesizing module 'arSRLFIFO_d' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5134]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO_x' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6344]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_x' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6559]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized3' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_x' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6559]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO_x' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6344]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO_b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5939]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_g' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6154]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
	Parameter DATA_WIDTH bound to: 313 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized4' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:7]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_g' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:6154]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO_b' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:5939]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2251]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2794]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2922]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2942]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2991]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3012]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3056]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3077]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3228]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3251]
WARNING: [Synth 8-6014] Unused sequential element abortCount_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2526]
WARNING: [Synth 8-6014] Unused sequential element bytesRead_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:2537]
WARNING: [Synth 8-6014] Unused sequential element rdSerAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3632]
WARNING: [Synth 8-6014] Unused sequential element wci_cEdge_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3641]
WARNING: [Synth 8-6014] Unused sequential element wci_sThreadBusy_d_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3652]
WARNING: [Synth 8-6014] Unused sequential element wmemi_busyWithMessage_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3656]
WARNING: [Synth 8-6014] Unused sequential element wrtSerAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3670]
WARNING: [Synth 8-6014] Unused sequential element zeroLengthMesg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3697]
WARNING: [Synth 8-6014] Unused sequential element rdSerMeta_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3876]
WARNING: [Synth 8-6014] Unused sequential element rdSerStage_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3877]
WARNING: [Synth 8-6014] Unused sequential element wrtSerMeta_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3887]
WARNING: [Synth 8-6014] Unused sequential element wrtSerStage_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3894]
INFO: [Synth 8-4471] merging register 'wsiM_operateD_reg' into 'wmemi_operateD_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:1493]
INFO: [Synth 8-4471] merging register 'wsiS_operateD_reg' into 'wmemi_operateD_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:1456]
WARNING: [Synth 8-6014] Unused sequential element wsiM_operateD_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:1493]
WARNING: [Synth 8-6014] Unused sequential element wsiS_operateD_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:1456]
INFO: [Synth 8-6155] done synthesizing module 'mkDelayWorker32B' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:116]
WARNING: [Synth 8-3917] design mkDelayWorker32B has port wciS0_SFlag[1] driven by constant 1
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr1[1]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr2[1]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[9]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[8]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[7]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[9]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[8]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[7]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design mkDelayWorker32B has unconnected port wciS0_MFlag[1]
WARNING: [Synth 8-3331] design mkDelayWorker32B has unconnected port wciS0_MFlag[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.641 ; gain = 130.535 ; free physical = 243926 ; free virtual = 312553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.641 ; gain = 130.535 ; free physical = 243936 ; free virtual = 312563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.637 ; gain = 138.531 ; free physical = 243936 ; free virtual = 312563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'wsiM_errorSticky_reg' into 'wmemi_errorSticky_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3273]
INFO: [Synth 8-802] inferred FSM for state register 'wsiM_burstKind_reg' in module 'mkDelayWorker32B'
INFO: [Synth 8-802] inferred FSM for state register 'wsiS_burstKind_reg' in module 'mkDelayWorker32B'
INFO: [Synth 8-5545] ROM "MUX_mesgLength__write_1__VAL_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "wci_nState__D_IN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MUX_wrtSerPos__write_1__VAL_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUX_wrtSerPos__write_1__VAL_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_byteEn__h22438" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wsiM_burstKind__D_IN0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wsiS_burstKind__D_IN0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'VAL_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v:3919]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wsiM_burstKind_reg' using encoding 'one-hot' in module 'mkDelayWorker32B'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wsiS_burstKind_reg' using encoding 'one-hot' in module 'mkDelayWorker32B'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.691 ; gain = 184.586 ; free physical = 243835 ; free virtual = 312464
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'wci_isReset' (ResetToBool) to 'wmemi_isReset'
INFO: [Synth 8-223] decloning instance 'wci_isReset' (ResetToBool) to 'wsiM_isReset'
INFO: [Synth 8-223] decloning instance 'wci_isReset' (ResetToBool) to 'wsiS_isReset'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input     20 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              313 Bit    Registers := 4     
	              268 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	              146 Bit    Registers := 2     
	              131 Bit    Registers := 2     
	              128 Bit    Registers := 4     
	               60 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 66    
+---RAMs : 
	               2K Bit         RAMs := 2     
	              939 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
	              262 Bit         RAMs := 1     
	              180 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    313 Bit        Muxes := 3     
	   4 Input    313 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 1     
	   4 Input    146 Bit        Muxes := 2     
	   2 Input    146 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     52 Bit        Muxes := 3     
	   4 Input     52 Bit        Muxes := 2     
	   4 Input     34 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mkDelayWorker32B 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 11    
+---XORs : 
	   2 Input     20 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              313 Bit    Registers := 2     
	              268 Bit    Registers := 2     
	              146 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    313 Bit        Muxes := 3     
	   4 Input    313 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 1     
	   4 Input    146 Bit        Muxes := 2     
	   2 Input    146 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     52 Bit        Muxes := 3     
	   4 Input     52 Bit        Muxes := 2     
	   4 Input     34 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module generic_fifo_sc_a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module generic_fifo_sc_b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dual_port_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 2     
+---RAMs : 
	              180 Bit         RAMs := 1     
Module generic_fifo_sc_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module dual_port_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module generic_fifo_sc_c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module generic_fifo_sc_d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dual_port_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              131 Bit    Registers := 2     
+---RAMs : 
	              262 Bit         RAMs := 1     
Module generic_fifo_sc_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module dual_port_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              313 Bit    Registers := 2     
+---RAMs : 
	              939 Bit         RAMs := 1     
Module generic_fifo_sc_g 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "MUX_wrtSerPos__write_1__VAL_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "MUX_mesgLength__write_1__VAL_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "x_byteEn__h22438" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design mkDelayWorker32B has port wciS0_SFlag[1] driven by constant 1
WARNING: [Synth 8-3331] design mkDelayWorker32B has unconnected port wciS0_MFlag[1]
WARNING: [Synth 8-3331] design mkDelayWorker32B has unconnected port wciS0_MFlag[0]
WARNING: [Synth 8-6014] Unused sequential element dpram1/ram_reg was removed. 
INFO: [Synth 8-5784] Optimized 224 bits of RAM "dpram1/ram_reg" due to constant propagation. Old ram width 256 bits, new ram width 32 bits.
INFO: [Synth 8-5583] The signal dpram1/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6014] Unused sequential element dpram2/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wci_nState_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wmemi_errorSticky_reg)
INFO: [Synth 8-3886] merging instance 'mesgLength_reg[0]' (FDRE) to 'mesgLength_reg[2]'
INFO: [Synth 8-3886] merging instance 'mesgLength_reg[1]' (FDSE) to 'mesgLength_reg[3]'
INFO: [Synth 8-3886] merging instance 'mesgLength_reg[2]' (FDRE) to 'mesgLength_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mesgLength_reg[4] )
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[0]' (FDRE) to 'wmemi_dhF_q_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[1]' (FDSE) to 'wmemi_dhF_q_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[2]' (FDRE) to 'wmemi_dhF_q_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[3]' (FDSE) to 'wmemi_dhF_q_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[4]' (FDRE) to 'wmemi_dhF_q_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[5]' (FDSE) to 'wmemi_dhF_q_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[6]' (FDRE) to 'wmemi_dhF_q_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[7]' (FDSE) to 'wmemi_dhF_q_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[8]' (FDRE) to 'wmemi_dhF_q_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[9]' (FDSE) to 'wmemi_dhF_q_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[10]' (FDRE) to 'wmemi_dhF_q_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[11]' (FDSE) to 'wmemi_dhF_q_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[12]' (FDRE) to 'wmemi_dhF_q_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[13]' (FDSE) to 'wmemi_dhF_q_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'wmemi_dhF_q_1_reg[14]' (FDRE) to 'wmemi_dhF_q_1_reg[144]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wmemi_dhF_q_1_reg[15] )
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[0]' (FDRE) to 'wmemi_reqF_q_1_reg[48]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[1]' (FDSE) to 'wmemi_reqF_q_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[2]' (FDRE) to 'wmemi_reqF_q_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[3]' (FDSE) to 'wmemi_reqF_q_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[4]' (FDRE) to 'wmemi_reqF_q_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[5]' (FDSE) to 'wmemi_reqF_q_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[6]' (FDRE) to 'wmemi_reqF_q_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[7]' (FDSE) to 'wmemi_reqF_q_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[8]' (FDRE) to 'wmemi_reqF_q_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[9]' (FDSE) to 'wmemi_reqF_q_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[10]' (FDRE) to 'wmemi_reqF_q_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[11]' (FDSE) to 'wmemi_reqF_q_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[12]' (FDRE) to 'wmemi_reqF_q_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[13]' (FDSE) to 'wmemi_reqF_q_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[14]' (FDRE) to 'wmemi_reqF_q_1_reg[36]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[15]' (FDSE) to 'wmemi_reqF_q_1_reg[37]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[36]' (FDRE) to 'wmemi_reqF_q_1_reg[38]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[37]' (FDSE) to 'wmemi_reqF_q_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[38]' (FDRE) to 'wmemi_reqF_q_1_reg[40]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[39]' (FDSE) to 'wmemi_reqF_q_1_reg[41]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[40]' (FDRE) to 'wmemi_reqF_q_1_reg[42]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[41]' (FDSE) to 'wmemi_reqF_q_1_reg[43]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[42]' (FDRE) to 'wmemi_reqF_q_1_reg[44]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[43]' (FDSE) to 'wmemi_reqF_q_1_reg[45]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[44]' (FDRE) to 'wmemi_reqF_q_1_reg[46]'
INFO: [Synth 8-3886] merging instance 'wmemi_reqF_q_1_reg[45]' (FDSE) to 'wmemi_reqF_q_1_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmemi_reqF_q_1_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (wmemi_peerIsReady_reg)
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[32]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[33]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[34]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[35]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[36]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[37]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[38]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[39]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[40]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[41]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[42]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[43]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[44]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[45]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[46]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[47]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[48]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[49]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[50]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[51]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[52]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[53]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[54]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[55]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[56]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[57]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[58]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[59]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[60]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[61]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[62]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[63]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[64]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[65]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[66]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[67]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[68]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[69]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[70]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[71]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[72]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[73]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[74]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[75]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[76]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[77]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[78]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[79]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[80]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[81]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[82]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[83]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[84]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[85]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[86]' (FDRE) to 'mesgRF_rCache_reg[254]'
INFO: [Synth 8-3886] merging instance 'mesgRF_rCache_reg[87]' (FDSE) to 'mesgRF_rCache_reg[255]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mesgRF_rCache_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (doAbort_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_40/\bytesWritten_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wsiM_statusR_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_40/\bytesWritten_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_40/\bytesWritten_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_40/\bytesWritten_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_40/\bytesWritten_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wsiS_statusR_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmemi_statusR_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmemi_statusR_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmemi_statusR_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wci_sFlagReg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wci_isReset/VAL_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ars1/\fifo_1/gb2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ars1/\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ars1/\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ars1/\fifo_1/empty_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wsiM_statusR_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmemi_statusR_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmemi_statusR_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmemi_statusR_reg[7] )
WARNING: [Synth 8-3332] Sequential element (wci_isReset/VAL_reg) is unused and will be removed from module mkDelayWorker32B.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wci_respF_q_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wci_respF_q_1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wmemi_dhF_q_0_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1826.254 ; gain = 394.148 ; free physical = 243512 ; free virtual = 312106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mkDelayWorker32B               | dpram1/ram_reg      | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mkDelayWorker32B               | dpram2/ram_reg      | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dual_port_ram__parameterized0: | ram_reg             | 4 x 32(NO_CHANGE)      | W | R | 4 x 32(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized0: | ram_reg             | 4 x 32(NO_CHANGE)      | W | R | 4 x 32(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized1: | ram_reg             | 4 x 60(NO_CHANGE)      | W | R | 4 x 60(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
|dual_port_ram__parameterized2: | ram_reg             | 4 x 128(NO_CHANGE)     | W | R | 4 x 128(NO_CHANGE)     | W | R | Port A and B     | 0      | 4      | 
|dual_port_ram__parameterized2: | ram_reg             | 4 x 128(NO_CHANGE)     | W | R | 4 x 128(NO_CHANGE)     | W | R | Port A and B     | 0      | 4      | 
|dual_port_ram__parameterized3: | ram_reg             | 2 x 131(NO_CHANGE)     | W | R | 2 x 131(NO_CHANGE)     | W | R | Port A and B     | 0      | 4      | 
|sizefifo2                      | fifo_1/ram1/ram_reg | 4 x 313(NO_CHANGE)     | W | R |                        |   |   | Port A           | 9      | 0      | 
+-------------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/dpram1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/dpram2/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars1/fifo_1i_0/fifo_1/ram1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars2/fifo_1i_0/fifo_1/ram1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo1/fifo_1i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo1/fifo_1i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars3/fifo_1i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars3/fifo_1i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars3/fifo_1i_0/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars3/fifo_1i_0/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars4/fifo_1i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars4/fifo_1i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars4/fifo_1i_0/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars4/fifo_1i_0/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_2/fifo_1i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_2/fifo_1i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_2/fifo_1i_0/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_2/fifo_1i_0/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1i_0/fifo_1/ram1/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243500 ; free virtual = 312094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mkDelayWorker32B               | dpram1/ram_reg      | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mkDelayWorker32B               | dpram2/ram_reg      | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dual_port_ram__parameterized0: | ram_reg             | 4 x 32(NO_CHANGE)      | W | R | 4 x 32(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized0: | ram_reg             | 4 x 32(NO_CHANGE)      | W | R | 4 x 32(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized1: | ram_reg             | 4 x 60(NO_CHANGE)      | W | R | 4 x 60(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
|dual_port_ram__parameterized2: | ram_reg             | 4 x 128(NO_CHANGE)     | W | R | 4 x 128(NO_CHANGE)     | W | R | Port A and B     | 0      | 4      | 
|dual_port_ram__parameterized2: | ram_reg             | 4 x 128(NO_CHANGE)     | W | R | 4 x 128(NO_CHANGE)     | W | R | Port A and B     | 0      | 4      | 
|dual_port_ram__parameterized3: | ram_reg             | 2 x 131(NO_CHANGE)     | W | R | 2 x 131(NO_CHANGE)     | W | R | Port A and B     | 0      | 4      | 
|sizefifo2                      | fifo_1/ram1/ram_reg | 4 x 313(NO_CHANGE)     | W | R |                        |   |   | Port A           | 9      | 0      | 
+-------------------------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wmemi_reqF_q_1_reg[51] )
INFO: [Synth 8-6837] The timing for the instance dpram1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dpram2/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars1/fifo_1/ram1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars2/fifo_1/ram1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo1/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo1/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars3/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars3/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars3/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars3/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ars4/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_2/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_2/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_2/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_2/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sizefifo2/fifo_1/ram1/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243423 ; free virtual = 312017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243503 ; free virtual = 312098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243503 ; free virtual = 312097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243503 ; free virtual = 312098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243503 ; free virtual = 312098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243489 ; free virtual = 312083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243487 ; free virtual = 312081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   146|
|2     |LUT1     |   132|
|3     |LUT2     |   336|
|4     |LUT3     |   298|
|5     |LUT4     |   393|
|6     |LUT5     |   441|
|7     |LUT6     |  1184|
|8     |MUXF7    |    22|
|9     |MUXF8    |     8|
|10    |RAMB18E1 |    10|
|11    |RAMB36E1 |    17|
|12    |FDRE     |  1458|
|13    |FDSE     |   514|
+------+---------+------+

Report Instance Areas: 
+------+------------+--------------------------------+------+
|      |Instance    |Module                          |Cells |
+------+------------+--------------------------------+------+
|1     |top         |                                |  4959|
|2     |  ars1      |arSRLFIFO_a                     |    32|
|3     |    fifo_1  |generic_fifo_sc_a               |    32|
|4     |      ram1  |dual_port_ram__parameterized0_2 |    23|
|5     |  ars2      |arSRLFIFO_b                     |   298|
|6     |    fifo_1  |generic_fifo_sc_b               |   298|
|7     |      ram1  |dual_port_ram__parameterized0   |   261|
|8     |  ars3      |arSRLFIFO_c                     |   436|
|9     |    fifo_1  |generic_fifo_sc_c               |   436|
|10    |      ram1  |dual_port_ram__parameterized2_1 |   276|
|11    |  ars4      |arSRLFIFO_d                     |   137|
|12    |    fifo_1  |generic_fifo_sc_d               |   137|
|13    |      ram1  |dual_port_ram__parameterized2   |   133|
|14    |  dpram1    |dual_port_ram                   |    74|
|15    |  dpram2    |dual_port_ram_0                 |    48|
|16    |  fifo_2    |SizedFIFO_x                     |     4|
|17    |    fifo_1  |generic_fifo_sc_x               |     4|
|18    |      ram1  |dual_port_ram__parameterized3   |     4|
|19    |  sizefifo1 |SizedFIFO_a                     |   345|
|20    |    fifo_1  |generic_fifo_sc_f               |   345|
|21    |      ram1  |dual_port_ram__parameterized1   |   324|
|22    |  sizefifo2 |SizedFIFO_b                     |  1222|
|23    |    fifo_1  |generic_fifo_sc_g               |  1222|
|24    |      ram1  |dual_port_ram__parameterized4   |  1139|
+------+------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243486 ; free virtual = 312080
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.258 ; gain = 394.152 ; free physical = 243486 ; free virtual = 312081
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1826.262 ; gain = 394.152 ; free physical = 243509 ; free virtual = 312103
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.430 ; gain = 0.000 ; free physical = 243396 ; free virtual = 311990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
293 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1888.430 ; gain = 456.422 ; free physical = 243454 ; free virtual = 312048
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.074 ; gain = 545.645 ; free physical = 245520 ; free virtual = 314054
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports wciS0_Clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.074 ; gain = 0.000 ; free physical = 245515 ; free virtual = 314049
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.086 ; gain = 0.000 ; free physical = 245590 ; free virtual = 314127
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wciS0_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2572.363 ; gain = 0.004 ; free physical = 245095 ; free virtual = 313632

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 38cadb90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 245093 ; free virtual = 313630

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c0fc91d1

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 244993 ; free virtual = 313529
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 37 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 635756b6

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 244983 ; free virtual = 313520
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cd0d8bd6

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 244986 ; free virtual = 313523
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cd0d8bd6

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 244981 ; free virtual = 313517
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cbd2530a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 244968 ; free virtual = 313505
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cbd2530a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 244961 ; free virtual = 313498
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              37  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 244975 ; free virtual = 313512
Ending Logic Optimization Task | Checksum: cbd2530a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2572.363 ; gain = 0.000 ; free physical = 244972 ; free virtual = 313509

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wciS0_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.411 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 17 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 44 Total Ports: 54
Number of Flops added for Enable Generation: 7

Ending PowerOpt Patch Enables Task | Checksum: 14916a583

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2870.523 ; gain = 0.000 ; free physical = 244833 ; free virtual = 313372
Ending Power Optimization Task | Checksum: 14916a583

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2870.523 ; gain = 298.160 ; free physical = 244842 ; free virtual = 313381

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14916a583

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.523 ; gain = 0.000 ; free physical = 244842 ; free virtual = 313381

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2870.523 ; gain = 0.000 ; free physical = 244842 ; free virtual = 313381
Ending Netlist Obfuscation Task | Checksum: f0e7c3cb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2870.523 ; gain = 0.000 ; free physical = 244842 ; free virtual = 313381
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2870.523 ; gain = 298.164 ; free physical = 244842 ; free virtual = 313380
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f0e7c3cb
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mkDelayWorker32B ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 1451 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2870.523 ; gain = 0.000 ; free physical = 244606 ; free virtual = 313144
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.411 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2870.523 ; gain = 0.000 ; free physical = 244578 ; free virtual = 313117
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2870.523 ; gain = 0.000 ; free physical = 244442 ; free virtual = 312980
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 1204 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 16 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2872.523 ; gain = 2.000 ; free physical = 244549 ; free virtual = 313088
Power optimization passes: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2872.523 ; gain = 2.000 ; free physical = 244544 ; free virtual = 313087

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244653 ; free virtual = 313192


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mkDelayWorker32B ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 7 accepted clusters 7
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 9 accepted clusters 9

Number of Slice Registers augmented: 2 newly gated: 3 Total: 1979
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 5 newly gated: 2 Total Ports: 54
Number of Flops added for Enable Generation: 13

Flops dropped: 0/13 RAMS dropped: 0/7 Clusters dropped: 0/16 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1841d222a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244581 ; free virtual = 313120
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1841d222a
Power optimization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2872.523 ; gain = 2.000 ; free physical = 244655 ; free virtual = 313193
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 4488896 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18d32f3ea

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313190
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 20 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 18d32f3ea

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244656 ; free virtual = 313195
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1f01252dd

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244639 ; free virtual = 313178
INFO: [Opt 31-389] Phase Remap created 8 cells and removed 30 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 19e2d0214

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244635 ; free virtual = 313174
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |              10  |              20  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               8  |              30  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1de961413

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244633 ; free virtual = 313172

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244633 ; free virtual = 313172
Ending Netlist Obfuscation Task | Checksum: 1de961413

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244632 ; free virtual = 313171
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2872.523 ; gain = 2.000 ; free physical = 244632 ; free virtual = 313171
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244161 ; free virtual = 312699
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fad677a6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244160 ; free virtual = 312699
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244156 ; free virtual = 312694

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7ad70431

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244152 ; free virtual = 312690

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e6a17b9f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244102 ; free virtual = 312641

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e6a17b9f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244101 ; free virtual = 312639
Phase 1 Placer Initialization | Checksum: e6a17b9f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244100 ; free virtual = 312639

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d7169564

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244067 ; free virtual = 312606

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243680 ; free virtual = 312294

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17a0fa81c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243667 ; free virtual = 312291
Phase 2 Global Placement | Checksum: 23cb249e8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243667 ; free virtual = 312291

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23cb249e8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243664 ; free virtual = 312288

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14bba424e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243657 ; free virtual = 312281

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18cc09428

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243655 ; free virtual = 312279

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15f5820b6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243653 ; free virtual = 312277

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15b29af7a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243580 ; free virtual = 312204

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1353eb63d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243580 ; free virtual = 312205

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e0a847af

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243580 ; free virtual = 312205
Phase 3 Detail Placement | Checksum: e0a847af

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243579 ; free virtual = 312203

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 177a139ca

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ars3/fifo_1/wciS0_MReset_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 177a139ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243577 ; free virtual = 312202
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.590. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1905ee5af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243577 ; free virtual = 312201
Phase 4.1 Post Commit Optimization | Checksum: 1905ee5af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243577 ; free virtual = 312201

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1905ee5af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243577 ; free virtual = 312202

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1905ee5af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243577 ; free virtual = 312201

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243576 ; free virtual = 312201
Phase 4.4 Final Placement Cleanup | Checksum: 13e661a84

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243577 ; free virtual = 312201
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13e661a84

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243575 ; free virtual = 312200
Ending Placer Task | Checksum: 7b02b981

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243589 ; free virtual = 312213
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243588 ; free virtual = 312213
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243565 ; free virtual = 312190
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243564 ; free virtual = 312189
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 243489 ; free virtual = 312121
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wciS0_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3b4490 ConstDB: 0 ShapeSum: 7ac774f1 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "wciS0_Clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "wsiS1_MData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MReqInfo[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MReqInfo[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MReqInfo[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MReqInfo[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MReqInfo[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MReqInfo[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MReqInfo[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MReqInfo[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MReqInfo[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MReqInfo[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MReqInfo[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MReqInfo[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MReqInfo[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MReqInfo[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MReqInfo[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MReqInfo[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MByteEn[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MByteEn[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wsiS1_MData[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wsiS1_MData[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 79bee017

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244261 ; free virtual = 312819
Post Restoration Checksum: NetGraph: 4df22556 NumContArr: 2bccbac1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 79bee017

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244269 ; free virtual = 312827

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 79bee017

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244232 ; free virtual = 312790

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 79bee017

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244230 ; free virtual = 312788
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18e44086f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244217 ; free virtual = 312775
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.754  | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1a2a05d27

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244116 ; free virtual = 312674

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 198770b09

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244088 ; free virtual = 312646

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 393
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.637  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 109a29556

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244109 ; free virtual = 312667
Phase 4 Rip-up And Reroute | Checksum: 109a29556

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244111 ; free virtual = 312669

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 109a29556

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244111 ; free virtual = 312669

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 109a29556

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244109 ; free virtual = 312667
Phase 5 Delay and Skew Optimization | Checksum: 109a29556

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244105 ; free virtual = 312663

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1afdfc356

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244106 ; free virtual = 312663
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.637  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1afdfc356

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244104 ; free virtual = 312662
Phase 6 Post Hold Fix | Checksum: 1afdfc356

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244102 ; free virtual = 312660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.767267 %
  Global Horizontal Routing Utilization  = 1.16768 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15bb87b20

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244110 ; free virtual = 312667

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15bb87b20

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244104 ; free virtual = 312662

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 143294ac7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244095 ; free virtual = 312652

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.637  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 143294ac7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244090 ; free virtual = 312648
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244124 ; free virtual = 312682

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244125 ; free virtual = 312683
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244124 ; free virtual = 312682
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244115 ; free virtual = 312675
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244088 ; free virtual = 312653
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wciS0_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2872.523 ; gain = 0.000 ; free physical = 244615 ; free virtual = 313180
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:07:23 2022...
