
SmartDoorLock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bfc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d4  08004cbc  08004cbc  00005cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f90  08004f90  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004f90  08004f90  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004f90  08004f90  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f90  08004f90  00005f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f94  08004f94  00005f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004f98  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000390  20000068  08005000  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  08005000  000063f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000edbc  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000254b  00000000  00000000  00014e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c20  00000000  00000000  00017398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000963  00000000  00000000  00017fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014e3e  00000000  00000000  0001891b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000106e6  00000000  00000000  0002d759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b38e  00000000  00000000  0003de3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b91cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000320c  00000000  00000000  000b9210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000bc41c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004ca4 	.word	0x08004ca4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004ca4 	.word	0x08004ca4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <Application_Init>:
uint8_t buff[255];
uint8_t uid[MIFARE_UID_MAX_LENGTH];
int32_t uid_len = 0;

void Application_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
	printf("Welcome to STM32 world!\r\n");
 800041c:	4b12      	ldr	r3, [pc, #72]	@ (8000468 <Application_Init+0x50>)
 800041e:	0018      	movs	r0, r3
 8000420:	f003 fdaa 	bl	8003f78 <puts>
	PN532_I2C_Init(&pn532);
 8000424:	4b11      	ldr	r3, [pc, #68]	@ (800046c <Application_Init+0x54>)
 8000426:	0018      	movs	r0, r3
 8000428:	f001 f8cc 	bl	80015c4 <PN532_I2C_Init>
	if (PN532_GetFirmwareVersion(&pn532, buff) == PN532_STATUS_OK)
 800042c:	4a10      	ldr	r2, [pc, #64]	@ (8000470 <Application_Init+0x58>)
 800042e:	4b0f      	ldr	r3, [pc, #60]	@ (800046c <Application_Init+0x54>)
 8000430:	0011      	movs	r1, r2
 8000432:	0018      	movs	r0, r3
 8000434:	f000 ff10 	bl	8001258 <PN532_GetFirmwareVersion>
 8000438:	1e03      	subs	r3, r0, #0
 800043a:	d109      	bne.n	8000450 <Application_Init+0x38>
	{
		printf("Found PN532 with firmware version: %d.%d\r\n", buff[1], buff[2]);
 800043c:	4b0c      	ldr	r3, [pc, #48]	@ (8000470 <Application_Init+0x58>)
 800043e:	785b      	ldrb	r3, [r3, #1]
 8000440:	0019      	movs	r1, r3
 8000442:	4b0b      	ldr	r3, [pc, #44]	@ (8000470 <Application_Init+0x58>)
 8000444:	789b      	ldrb	r3, [r3, #2]
 8000446:	001a      	movs	r2, r3
 8000448:	4b0a      	ldr	r3, [pc, #40]	@ (8000474 <Application_Init+0x5c>)
 800044a:	0018      	movs	r0, r3
 800044c:	f003 fd2e 	bl	8003eac <iprintf>
	}
	PN532_SamConfiguration(&pn532);
 8000450:	4b06      	ldr	r3, [pc, #24]	@ (800046c <Application_Init+0x54>)
 8000452:	0018      	movs	r0, r3
 8000454:	f000 ff24 	bl	80012a0 <PN532_SamConfiguration>
	printf("Waiting for RFID/NFC card...\r\n");
 8000458:	4b07      	ldr	r3, [pc, #28]	@ (8000478 <Application_Init+0x60>)
 800045a:	0018      	movs	r0, r3
 800045c:	f003 fd8c 	bl	8003f78 <puts>
}
 8000460:	46c0      	nop			@ (mov r8, r8)
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)
 8000468:	08004cbc 	.word	0x08004cbc
 800046c:	20000084 	.word	0x20000084
 8000470:	2000009c 	.word	0x2000009c
 8000474:	08004cd8 	.word	0x08004cd8
 8000478:	08004d04 	.word	0x08004d04

0800047c <ReadNFCTag>:

char* ReadNFCTag(void)
{
 800047c:	b590      	push	{r4, r7, lr}
 800047e:	b085      	sub	sp, #20
 8000480:	af00      	add	r7, sp, #0
    static char msg[32]; // Enough space for UID (7 bytes max -> 14 chars + null terminator)
    uint8_t uid[7];
    int8_t uid_len;

    uid_len = PN532_ReadPassiveTarget(&pn532, uid, PN532_MIFARE_ISO14443A, 1000);
 8000482:	23fa      	movs	r3, #250	@ 0xfa
 8000484:	009b      	lsls	r3, r3, #2
 8000486:	1d39      	adds	r1, r7, #4
 8000488:	4827      	ldr	r0, [pc, #156]	@ (8000528 <ReadNFCTag+0xac>)
 800048a:	2200      	movs	r2, #0
 800048c:	f000 ff28 	bl	80012e0 <PN532_ReadPassiveTarget>
 8000490:	0002      	movs	r2, r0
 8000492:	210e      	movs	r1, #14
 8000494:	187b      	adds	r3, r7, r1
 8000496:	701a      	strb	r2, [r3, #0]

    if (uid_len != PN532_STATUS_ERROR)
 8000498:	187b      	adds	r3, r7, r1
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	b25b      	sxtb	r3, r3
 800049e:	3301      	adds	r3, #1
 80004a0:	d03a      	beq.n	8000518 <ReadNFCTag+0x9c>
    {
        for (uint8_t i = 0; i < uid_len; i++)
 80004a2:	230f      	movs	r3, #15
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	2200      	movs	r2, #0
 80004a8:	701a      	strb	r2, [r3, #0]
 80004aa:	e024      	b.n	80004f6 <ReadNFCTag+0x7a>
        {
            // Convert each byte to 2 hex characters
            uint8_t byte = uid[i];
 80004ac:	200f      	movs	r0, #15
 80004ae:	183b      	adds	r3, r7, r0
 80004b0:	781a      	ldrb	r2, [r3, #0]
 80004b2:	240d      	movs	r4, #13
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	1d39      	adds	r1, r7, #4
 80004b8:	5c8a      	ldrb	r2, [r1, r2]
 80004ba:	701a      	strb	r2, [r3, #0]
            msg[i * 2]     = "0123456789ABCDEF"[byte >> 4];
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	091b      	lsrs	r3, r3, #4
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	0019      	movs	r1, r3
 80004c6:	183b      	adds	r3, r7, r0
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	005b      	lsls	r3, r3, #1
 80004cc:	4a17      	ldr	r2, [pc, #92]	@ (800052c <ReadNFCTag+0xb0>)
 80004ce:	5c51      	ldrb	r1, [r2, r1]
 80004d0:	4a17      	ldr	r2, [pc, #92]	@ (8000530 <ReadNFCTag+0xb4>)
 80004d2:	54d1      	strb	r1, [r2, r3]
            msg[i * 2 + 1] = "0123456789ABCDEF"[byte & 0x0F];
 80004d4:	193b      	adds	r3, r7, r4
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	220f      	movs	r2, #15
 80004da:	401a      	ands	r2, r3
 80004dc:	183b      	adds	r3, r7, r0
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	005b      	lsls	r3, r3, #1
 80004e2:	3301      	adds	r3, #1
 80004e4:	4911      	ldr	r1, [pc, #68]	@ (800052c <ReadNFCTag+0xb0>)
 80004e6:	5c89      	ldrb	r1, [r1, r2]
 80004e8:	4a11      	ldr	r2, [pc, #68]	@ (8000530 <ReadNFCTag+0xb4>)
 80004ea:	54d1      	strb	r1, [r2, r3]
        for (uint8_t i = 0; i < uid_len; i++)
 80004ec:	183b      	adds	r3, r7, r0
 80004ee:	781a      	ldrb	r2, [r3, #0]
 80004f0:	183b      	adds	r3, r7, r0
 80004f2:	3201      	adds	r2, #1
 80004f4:	701a      	strb	r2, [r3, #0]
 80004f6:	230f      	movs	r3, #15
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	781a      	ldrb	r2, [r3, #0]
 80004fc:	210e      	movs	r1, #14
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	b25b      	sxtb	r3, r3
 8000504:	429a      	cmp	r2, r3
 8000506:	dbd1      	blt.n	80004ac <ReadNFCTag+0x30>
        }
        msg[uid_len * 2] = '\0'; // Null terminator
 8000508:	187b      	adds	r3, r7, r1
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	b25b      	sxtb	r3, r3
 800050e:	005b      	lsls	r3, r3, #1
 8000510:	4a07      	ldr	r2, [pc, #28]	@ (8000530 <ReadNFCTag+0xb4>)
 8000512:	2100      	movs	r1, #0
 8000514:	54d1      	strb	r1, [r2, r3]
 8000516:	e002      	b.n	800051e <ReadNFCTag+0xa2>
    }
    else
    {
        msg[0] = '\0'; // Empty string on error
 8000518:	4b05      	ldr	r3, [pc, #20]	@ (8000530 <ReadNFCTag+0xb4>)
 800051a:	2200      	movs	r2, #0
 800051c:	701a      	strb	r2, [r3, #0]
    }

    return msg;
 800051e:	4b04      	ldr	r3, [pc, #16]	@ (8000530 <ReadNFCTag+0xb4>)
}
 8000520:	0018      	movs	r0, r3
 8000522:	46bd      	mov	sp, r7
 8000524:	b005      	add	sp, #20
 8000526:	bd90      	pop	{r4, r7, pc}
 8000528:	20000084 	.word	0x20000084
 800052c:	08004d24 	.word	0x08004d24
 8000530:	2000019c 	.word	0x2000019c

08000534 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000538:	f001 f860 	bl	80015fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053c:	f000 f80c 	bl	8000558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000540:	f000 f8e6 	bl	8000710 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000544:	f000 f856 	bl	80005f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000548:	f000 f894 	bl	8000674 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  EXTI4_15_IRQHandler_Config();
 800054c:	f000 f93e 	bl	80007cc <EXTI4_15_IRQHandler_Config>
  Application_Init();
 8000550:	f7ff ff62 	bl	8000418 <Application_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000554:	46c0      	nop			@ (mov r8, r8)
 8000556:	e7fd      	b.n	8000554 <main+0x20>

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b590      	push	{r4, r7, lr}
 800055a:	b08d      	sub	sp, #52	@ 0x34
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	2414      	movs	r4, #20
 8000560:	193b      	adds	r3, r7, r4
 8000562:	0018      	movs	r0, r3
 8000564:	231c      	movs	r3, #28
 8000566:	001a      	movs	r2, r3
 8000568:	2100      	movs	r1, #0
 800056a:	f003 fdfb 	bl	8004164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056e:	003b      	movs	r3, r7
 8000570:	0018      	movs	r0, r3
 8000572:	2314      	movs	r3, #20
 8000574:	001a      	movs	r2, r3
 8000576:	2100      	movs	r1, #0
 8000578:	f003 fdf4 	bl	8004164 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800057c:	4b1c      	ldr	r3, [pc, #112]	@ (80005f0 <SystemClock_Config+0x98>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	2207      	movs	r2, #7
 8000582:	4393      	bics	r3, r2
 8000584:	001a      	movs	r2, r3
 8000586:	4b1a      	ldr	r3, [pc, #104]	@ (80005f0 <SystemClock_Config+0x98>)
 8000588:	2101      	movs	r1, #1
 800058a:	430a      	orrs	r2, r1
 800058c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800058e:	193b      	adds	r3, r7, r4
 8000590:	2202      	movs	r2, #2
 8000592:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000594:	193b      	adds	r3, r7, r4
 8000596:	2280      	movs	r2, #128	@ 0x80
 8000598:	0052      	lsls	r2, r2, #1
 800059a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800059c:	193b      	adds	r3, r7, r4
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a2:	193b      	adds	r3, r7, r4
 80005a4:	2240      	movs	r2, #64	@ 0x40
 80005a6:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a8:	193b      	adds	r3, r7, r4
 80005aa:	0018      	movs	r0, r3
 80005ac:	f002 f9ae 	bl	800290c <HAL_RCC_OscConfig>
 80005b0:	1e03      	subs	r3, r0, #0
 80005b2:	d001      	beq.n	80005b8 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80005b4:	f000 f964 	bl	8000880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b8:	003b      	movs	r3, r7
 80005ba:	2207      	movs	r2, #7
 80005bc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005be:	003b      	movs	r3, r7
 80005c0:	2200      	movs	r2, #0
 80005c2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005c4:	003b      	movs	r3, r7
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80005ca:	003b      	movs	r3, r7
 80005cc:	2200      	movs	r2, #0
 80005ce:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80005d0:	003b      	movs	r3, r7
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005d6:	003b      	movs	r3, r7
 80005d8:	2101      	movs	r1, #1
 80005da:	0018      	movs	r0, r3
 80005dc:	f002 fb7a 	bl	8002cd4 <HAL_RCC_ClockConfig>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80005e4:	f000 f94c 	bl	8000880 <Error_Handler>
  }
}
 80005e8:	46c0      	nop			@ (mov r8, r8)
 80005ea:	46bd      	mov	sp, r7
 80005ec:	b00d      	add	sp, #52	@ 0x34
 80005ee:	bd90      	pop	{r4, r7, pc}
 80005f0:	40022000 	.word	0x40022000

080005f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000668 <MX_I2C1_Init+0x74>)
 80005fa:	4a1c      	ldr	r2, [pc, #112]	@ (800066c <MX_I2C1_Init+0x78>)
 80005fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10805D88;
 80005fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000668 <MX_I2C1_Init+0x74>)
 8000600:	4a1b      	ldr	r2, [pc, #108]	@ (8000670 <MX_I2C1_Init+0x7c>)
 8000602:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000604:	4b18      	ldr	r3, [pc, #96]	@ (8000668 <MX_I2C1_Init+0x74>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800060a:	4b17      	ldr	r3, [pc, #92]	@ (8000668 <MX_I2C1_Init+0x74>)
 800060c:	2201      	movs	r2, #1
 800060e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000610:	4b15      	ldr	r3, [pc, #84]	@ (8000668 <MX_I2C1_Init+0x74>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000616:	4b14      	ldr	r3, [pc, #80]	@ (8000668 <MX_I2C1_Init+0x74>)
 8000618:	2200      	movs	r2, #0
 800061a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800061c:	4b12      	ldr	r3, [pc, #72]	@ (8000668 <MX_I2C1_Init+0x74>)
 800061e:	2200      	movs	r2, #0
 8000620:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000622:	4b11      	ldr	r3, [pc, #68]	@ (8000668 <MX_I2C1_Init+0x74>)
 8000624:	2200      	movs	r2, #0
 8000626:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000628:	4b0f      	ldr	r3, [pc, #60]	@ (8000668 <MX_I2C1_Init+0x74>)
 800062a:	2200      	movs	r2, #0
 800062c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800062e:	4b0e      	ldr	r3, [pc, #56]	@ (8000668 <MX_I2C1_Init+0x74>)
 8000630:	0018      	movs	r0, r3
 8000632:	f001 fb27 	bl	8001c84 <HAL_I2C_Init>
 8000636:	1e03      	subs	r3, r0, #0
 8000638:	d001      	beq.n	800063e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800063a:	f000 f921 	bl	8000880 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800063e:	4b0a      	ldr	r3, [pc, #40]	@ (8000668 <MX_I2C1_Init+0x74>)
 8000640:	2100      	movs	r1, #0
 8000642:	0018      	movs	r0, r3
 8000644:	f002 f8ca 	bl	80027dc <HAL_I2CEx_ConfigAnalogFilter>
 8000648:	1e03      	subs	r3, r0, #0
 800064a:	d001      	beq.n	8000650 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800064c:	f000 f918 	bl	8000880 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000650:	4b05      	ldr	r3, [pc, #20]	@ (8000668 <MX_I2C1_Init+0x74>)
 8000652:	2100      	movs	r1, #0
 8000654:	0018      	movs	r0, r3
 8000656:	f002 f90d 	bl	8002874 <HAL_I2CEx_ConfigDigitalFilter>
 800065a:	1e03      	subs	r3, r0, #0
 800065c:	d001      	beq.n	8000662 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800065e:	f000 f90f 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	200001bc 	.word	0x200001bc
 800066c:	40005400 	.word	0x40005400
 8000670:	10805d88 	.word	0x10805d88

08000674 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000678:	4b23      	ldr	r3, [pc, #140]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 800067a:	4a24      	ldr	r2, [pc, #144]	@ (800070c <MX_USART1_UART_Init+0x98>)
 800067c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800067e:	4b22      	ldr	r3, [pc, #136]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 8000680:	22e1      	movs	r2, #225	@ 0xe1
 8000682:	0252      	lsls	r2, r2, #9
 8000684:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000686:	4b20      	ldr	r3, [pc, #128]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800068c:	4b1e      	ldr	r3, [pc, #120]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 800068e:	2200      	movs	r2, #0
 8000690:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000692:	4b1d      	ldr	r3, [pc, #116]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000698:	4b1b      	ldr	r3, [pc, #108]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 800069a:	220c      	movs	r2, #12
 800069c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069e:	4b1a      	ldr	r3, [pc, #104]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a4:	4b18      	ldr	r3, [pc, #96]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006aa:	4b17      	ldr	r3, [pc, #92]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006b0:	4b15      	ldr	r3, [pc, #84]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006b6:	4b14      	ldr	r3, [pc, #80]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006bc:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006be:	0018      	movs	r0, r3
 80006c0:	f002 fd6a 	bl	8003198 <HAL_UART_Init>
 80006c4:	1e03      	subs	r3, r0, #0
 80006c6:	d001      	beq.n	80006cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80006c8:	f000 f8da 	bl	8000880 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006ce:	2100      	movs	r1, #0
 80006d0:	0018      	movs	r0, r3
 80006d2:	f003 fa47 	bl	8003b64 <HAL_UARTEx_SetTxFifoThreshold>
 80006d6:	1e03      	subs	r3, r0, #0
 80006d8:	d001      	beq.n	80006de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006da:	f000 f8d1 	bl	8000880 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006de:	4b0a      	ldr	r3, [pc, #40]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006e0:	2100      	movs	r1, #0
 80006e2:	0018      	movs	r0, r3
 80006e4:	f003 fa7e 	bl	8003be4 <HAL_UARTEx_SetRxFifoThreshold>
 80006e8:	1e03      	subs	r3, r0, #0
 80006ea:	d001      	beq.n	80006f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80006ec:	f000 f8c8 	bl	8000880 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80006f0:	4b05      	ldr	r3, [pc, #20]	@ (8000708 <MX_USART1_UART_Init+0x94>)
 80006f2:	0018      	movs	r0, r3
 80006f4:	f003 f9fc 	bl	8003af0 <HAL_UARTEx_DisableFifoMode>
 80006f8:	1e03      	subs	r3, r0, #0
 80006fa:	d001      	beq.n	8000700 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80006fc:	f000 f8c0 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000700:	46c0      	nop			@ (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			@ (mov r8, r8)
 8000708:	20000210 	.word	0x20000210
 800070c:	40013800 	.word	0x40013800

08000710 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000710:	b590      	push	{r4, r7, lr}
 8000712:	b089      	sub	sp, #36	@ 0x24
 8000714:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000716:	240c      	movs	r4, #12
 8000718:	193b      	adds	r3, r7, r4
 800071a:	0018      	movs	r0, r3
 800071c:	2314      	movs	r3, #20
 800071e:	001a      	movs	r2, r3
 8000720:	2100      	movs	r1, #0
 8000722:	f003 fd1f 	bl	8004164 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000726:	4b26      	ldr	r3, [pc, #152]	@ (80007c0 <MX_GPIO_Init+0xb0>)
 8000728:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800072a:	4b25      	ldr	r3, [pc, #148]	@ (80007c0 <MX_GPIO_Init+0xb0>)
 800072c:	2104      	movs	r1, #4
 800072e:	430a      	orrs	r2, r1
 8000730:	635a      	str	r2, [r3, #52]	@ 0x34
 8000732:	4b23      	ldr	r3, [pc, #140]	@ (80007c0 <MX_GPIO_Init+0xb0>)
 8000734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000736:	2204      	movs	r2, #4
 8000738:	4013      	ands	r3, r2
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	4b20      	ldr	r3, [pc, #128]	@ (80007c0 <MX_GPIO_Init+0xb0>)
 8000740:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000742:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <MX_GPIO_Init+0xb0>)
 8000744:	2101      	movs	r1, #1
 8000746:	430a      	orrs	r2, r1
 8000748:	635a      	str	r2, [r3, #52]	@ 0x34
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <MX_GPIO_Init+0xb0>)
 800074c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800074e:	2201      	movs	r2, #1
 8000750:	4013      	ands	r3, r2
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8000756:	23a0      	movs	r3, #160	@ 0xa0
 8000758:	05db      	lsls	r3, r3, #23
 800075a:	2200      	movs	r2, #0
 800075c:	2120      	movs	r1, #32
 800075e:	0018      	movs	r0, r3
 8000760:	f001 fa3e 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000764:	193b      	adds	r3, r7, r4
 8000766:	2280      	movs	r2, #128	@ 0x80
 8000768:	0192      	lsls	r2, r2, #6
 800076a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800076c:	193b      	adds	r3, r7, r4
 800076e:	4a15      	ldr	r2, [pc, #84]	@ (80007c4 <MX_GPIO_Init+0xb4>)
 8000770:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	193b      	adds	r3, r7, r4
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000778:	193b      	adds	r3, r7, r4
 800077a:	4a13      	ldr	r2, [pc, #76]	@ (80007c8 <MX_GPIO_Init+0xb8>)
 800077c:	0019      	movs	r1, r3
 800077e:	0010      	movs	r0, r2
 8000780:	f001 f8bc 	bl	80018fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED4_Pin */
  GPIO_InitStruct.Pin = LED4_Pin;
 8000784:	0021      	movs	r1, r4
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2220      	movs	r2, #32
 800078a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2201      	movs	r2, #1
 8000790:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	187b      	adds	r3, r7, r1
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000798:	187b      	adds	r3, r7, r1
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 800079e:	187a      	adds	r2, r7, r1
 80007a0:	23a0      	movs	r3, #160	@ 0xa0
 80007a2:	05db      	lsls	r3, r3, #23
 80007a4:	0011      	movs	r1, r2
 80007a6:	0018      	movs	r0, r3
 80007a8:	f001 f8a8 	bl	80018fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2100      	movs	r1, #0
 80007b0:	2007      	movs	r0, #7
 80007b2:	f001 f871 	bl	8001898 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b009      	add	sp, #36	@ 0x24
 80007bc:	bd90      	pop	{r4, r7, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	40021000 	.word	0x40021000
 80007c4:	10110000 	.word	0x10110000
 80007c8:	50000800 	.word	0x50000800

080007cc <EXTI4_15_IRQHandler_Config>:
  * @brief  Configures EXTI line 13 (connected to PC.13 pin) in interrupt mode
  * @param  None
  * @retval None
  */
static void EXTI4_15_IRQHandler_Config(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b086      	sub	sp, #24
 80007d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef   GPIO_InitStructure;


  /* Enable GPIOC clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <EXTI4_15_IRQHandler_Config+0x58>)
 80007d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007d6:	4b13      	ldr	r3, [pc, #76]	@ (8000824 <EXTI4_15_IRQHandler_Config+0x58>)
 80007d8:	2104      	movs	r1, #4
 80007da:	430a      	orrs	r2, r1
 80007dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80007de:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <EXTI4_15_IRQHandler_Config+0x58>)
 80007e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007e2:	2204      	movs	r2, #4
 80007e4:	4013      	ands	r3, r2
 80007e6:	603b      	str	r3, [r7, #0]
 80007e8:	683b      	ldr	r3, [r7, #0]

  /* Configure PC.13 pin as input floating */
  GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000828 <EXTI4_15_IRQHandler_Config+0x5c>)
 80007ee:	605a      	str	r2, [r3, #4]


  GPIO_InitStructure.Pull = GPIO_PULLUP;
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	2201      	movs	r2, #1
 80007f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStructure.Pin = GPIO_PIN_13;
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	2280      	movs	r2, #128	@ 0x80
 80007fa:	0192      	lsls	r2, r2, #6
 80007fc:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	4a0a      	ldr	r2, [pc, #40]	@ (800082c <EXTI4_15_IRQHandler_Config+0x60>)
 8000802:	0019      	movs	r1, r3
 8000804:	0010      	movs	r0, r2
 8000806:	f001 f879 	bl	80018fc <HAL_GPIO_Init>


  /* Enable and set line 13 Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2, 0);
 800080a:	2200      	movs	r2, #0
 800080c:	2102      	movs	r1, #2
 800080e:	2007      	movs	r0, #7
 8000810:	f001 f842 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000814:	2007      	movs	r0, #7
 8000816:	f001 f854 	bl	80018c2 <HAL_NVIC_EnableIRQ>
}
 800081a:	46c0      	nop			@ (mov r8, r8)
 800081c:	46bd      	mov	sp, r7
 800081e:	b006      	add	sp, #24
 8000820:	bd80      	pop	{r7, pc}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	40021000 	.word	0x40021000
 8000828:	10210000 	.word	0x10210000
 800082c:	50000800 	.word	0x50000800

08000830 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief EXTI line detection callbacks
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000830:	b590      	push	{r4, r7, lr}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	0002      	movs	r2, r0
 8000838:	1dbb      	adds	r3, r7, #6
 800083a:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == GPIO_PIN_13)
 800083c:	1dbb      	adds	r3, r7, #6
 800083e:	881a      	ldrh	r2, [r3, #0]
 8000840:	2380      	movs	r3, #128	@ 0x80
 8000842:	019b      	lsls	r3, r3, #6
 8000844:	429a      	cmp	r2, r3
 8000846:	d114      	bne.n	8000872 <HAL_GPIO_EXTI_Falling_Callback+0x42>
    {
        // Get the message from ReadNFCTag()
        char* msg = ReadNFCTag();
 8000848:	f7ff fe18 	bl	800047c <ReadNFCTag>
 800084c:	0003      	movs	r3, r0
 800084e:	60fb      	str	r3, [r7, #12]

        // Calculate the length of the message (null-terminated string)
        uint16_t msg_len = strlen(msg);
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	0018      	movs	r0, r3
 8000854:	f7ff fc58 	bl	8000108 <strlen>
 8000858:	0002      	movs	r2, r0
 800085a:	210a      	movs	r1, #10
 800085c:	187b      	adds	r3, r7, r1
 800085e:	801a      	strh	r2, [r3, #0]

        // Transmit the message over UART2
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, msg_len, HAL_MAX_DELAY);
 8000860:	2301      	movs	r3, #1
 8000862:	425c      	negs	r4, r3
 8000864:	187b      	adds	r3, r7, r1
 8000866:	881a      	ldrh	r2, [r3, #0]
 8000868:	68f9      	ldr	r1, [r7, #12]
 800086a:	4804      	ldr	r0, [pc, #16]	@ (800087c <HAL_GPIO_EXTI_Falling_Callback+0x4c>)
 800086c:	0023      	movs	r3, r4
 800086e:	f002 fce9 	bl	8003244 <HAL_UART_Transmit>
    }
}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	b005      	add	sp, #20
 8000878:	bd90      	pop	{r4, r7, pc}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	20000210 	.word	0x20000210

08000880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8000884:	46c0      	nop			@ (mov r8, r8)
 8000886:	e7fd      	b.n	8000884 <Error_Handler+0x4>

08000888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088e:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <HAL_MspInit+0x44>)
 8000890:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000892:	4b0e      	ldr	r3, [pc, #56]	@ (80008cc <HAL_MspInit+0x44>)
 8000894:	2101      	movs	r1, #1
 8000896:	430a      	orrs	r2, r1
 8000898:	641a      	str	r2, [r3, #64]	@ 0x40
 800089a:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <HAL_MspInit+0x44>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089e:	2201      	movs	r2, #1
 80008a0:	4013      	ands	r3, r2
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a6:	4b09      	ldr	r3, [pc, #36]	@ (80008cc <HAL_MspInit+0x44>)
 80008a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008aa:	4b08      	ldr	r3, [pc, #32]	@ (80008cc <HAL_MspInit+0x44>)
 80008ac:	2180      	movs	r1, #128	@ 0x80
 80008ae:	0549      	lsls	r1, r1, #21
 80008b0:	430a      	orrs	r2, r1
 80008b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008b4:	4b05      	ldr	r3, [pc, #20]	@ (80008cc <HAL_MspInit+0x44>)
 80008b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008b8:	2380      	movs	r3, #128	@ 0x80
 80008ba:	055b      	lsls	r3, r3, #21
 80008bc:	4013      	ands	r3, r2
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	46c0      	nop			@ (mov r8, r8)
 80008c4:	46bd      	mov	sp, r7
 80008c6:	b002      	add	sp, #8
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	40021000 	.word	0x40021000

080008d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008d0:	b590      	push	{r4, r7, lr}
 80008d2:	b091      	sub	sp, #68	@ 0x44
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	232c      	movs	r3, #44	@ 0x2c
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	0018      	movs	r0, r3
 80008de:	2314      	movs	r3, #20
 80008e0:	001a      	movs	r2, r3
 80008e2:	2100      	movs	r1, #0
 80008e4:	f003 fc3e 	bl	8004164 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008e8:	2410      	movs	r4, #16
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	0018      	movs	r0, r3
 80008ee:	231c      	movs	r3, #28
 80008f0:	001a      	movs	r2, r3
 80008f2:	2100      	movs	r1, #0
 80008f4:	f003 fc36 	bl	8004164 <memset>
  if(hi2c->Instance==I2C1)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a23      	ldr	r2, [pc, #140]	@ (800098c <HAL_I2C_MspInit+0xbc>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d13f      	bne.n	8000982 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000902:	193b      	adds	r3, r7, r4
 8000904:	2202      	movs	r2, #2
 8000906:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000908:	193b      	adds	r3, r7, r4
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800090e:	193b      	adds	r3, r7, r4
 8000910:	0018      	movs	r0, r3
 8000912:	f002 fb55 	bl	8002fc0 <HAL_RCCEx_PeriphCLKConfig>
 8000916:	1e03      	subs	r3, r0, #0
 8000918:	d001      	beq.n	800091e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800091a:	f7ff ffb1 	bl	8000880 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <HAL_I2C_MspInit+0xc0>)
 8000920:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000922:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <HAL_I2C_MspInit+0xc0>)
 8000924:	2101      	movs	r1, #1
 8000926:	430a      	orrs	r2, r1
 8000928:	635a      	str	r2, [r3, #52]	@ 0x34
 800092a:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <HAL_I2C_MspInit+0xc0>)
 800092c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800092e:	2201      	movs	r2, #1
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000936:	212c      	movs	r1, #44	@ 0x2c
 8000938:	187b      	adds	r3, r7, r1
 800093a:	22c0      	movs	r2, #192	@ 0xc0
 800093c:	00d2      	lsls	r2, r2, #3
 800093e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000940:	187b      	adds	r3, r7, r1
 8000942:	2212      	movs	r2, #18
 8000944:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	187b      	adds	r3, r7, r1
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	187b      	adds	r3, r7, r1
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000952:	187b      	adds	r3, r7, r1
 8000954:	2206      	movs	r2, #6
 8000956:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000958:	187a      	adds	r2, r7, r1
 800095a:	23a0      	movs	r3, #160	@ 0xa0
 800095c:	05db      	lsls	r3, r3, #23
 800095e:	0011      	movs	r1, r2
 8000960:	0018      	movs	r0, r3
 8000962:	f000 ffcb 	bl	80018fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000966:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <HAL_I2C_MspInit+0xc0>)
 8000968:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800096a:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <HAL_I2C_MspInit+0xc0>)
 800096c:	2180      	movs	r1, #128	@ 0x80
 800096e:	0389      	lsls	r1, r1, #14
 8000970:	430a      	orrs	r2, r1
 8000972:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <HAL_I2C_MspInit+0xc0>)
 8000976:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000978:	2380      	movs	r3, #128	@ 0x80
 800097a:	039b      	lsls	r3, r3, #14
 800097c:	4013      	ands	r3, r2
 800097e:	60bb      	str	r3, [r7, #8]
 8000980:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b011      	add	sp, #68	@ 0x44
 8000988:	bd90      	pop	{r4, r7, pc}
 800098a:	46c0      	nop			@ (mov r8, r8)
 800098c:	40005400 	.word	0x40005400
 8000990:	40021000 	.word	0x40021000

08000994 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b091      	sub	sp, #68	@ 0x44
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	232c      	movs	r3, #44	@ 0x2c
 800099e:	18fb      	adds	r3, r7, r3
 80009a0:	0018      	movs	r0, r3
 80009a2:	2314      	movs	r3, #20
 80009a4:	001a      	movs	r2, r3
 80009a6:	2100      	movs	r1, #0
 80009a8:	f003 fbdc 	bl	8004164 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009ac:	2410      	movs	r4, #16
 80009ae:	193b      	adds	r3, r7, r4
 80009b0:	0018      	movs	r0, r3
 80009b2:	231c      	movs	r3, #28
 80009b4:	001a      	movs	r2, r3
 80009b6:	2100      	movs	r1, #0
 80009b8:	f003 fbd4 	bl	8004164 <memset>
  if(huart->Instance==USART1)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a22      	ldr	r2, [pc, #136]	@ (8000a4c <HAL_UART_MspInit+0xb8>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d13e      	bne.n	8000a44 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009c6:	193b      	adds	r3, r7, r4
 80009c8:	2201      	movs	r2, #1
 80009ca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80009cc:	193b      	adds	r3, r7, r4
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d2:	193b      	adds	r3, r7, r4
 80009d4:	0018      	movs	r0, r3
 80009d6:	f002 faf3 	bl	8002fc0 <HAL_RCCEx_PeriphCLKConfig>
 80009da:	1e03      	subs	r3, r0, #0
 80009dc:	d001      	beq.n	80009e2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80009de:	f7ff ff4f 	bl	8000880 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000a50 <HAL_UART_MspInit+0xbc>)
 80009e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a50 <HAL_UART_MspInit+0xbc>)
 80009e8:	2180      	movs	r1, #128	@ 0x80
 80009ea:	01c9      	lsls	r1, r1, #7
 80009ec:	430a      	orrs	r2, r1
 80009ee:	641a      	str	r2, [r3, #64]	@ 0x40
 80009f0:	4b17      	ldr	r3, [pc, #92]	@ (8000a50 <HAL_UART_MspInit+0xbc>)
 80009f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009f4:	2380      	movs	r3, #128	@ 0x80
 80009f6:	01db      	lsls	r3, r3, #7
 80009f8:	4013      	ands	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fe:	4b14      	ldr	r3, [pc, #80]	@ (8000a50 <HAL_UART_MspInit+0xbc>)
 8000a00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a02:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <HAL_UART_MspInit+0xbc>)
 8000a04:	2101      	movs	r1, #1
 8000a06:	430a      	orrs	r2, r1
 8000a08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a0a:	4b11      	ldr	r3, [pc, #68]	@ (8000a50 <HAL_UART_MspInit+0xbc>)
 8000a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a0e:	2201      	movs	r2, #1
 8000a10:	4013      	ands	r3, r2
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA0     ------> USART1_TX
    PA1     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a16:	212c      	movs	r1, #44	@ 0x2c
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2203      	movs	r2, #3
 8000a1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2202      	movs	r2, #2
 8000a22:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2a:	187b      	adds	r3, r7, r1
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000a30:	187b      	adds	r3, r7, r1
 8000a32:	2204      	movs	r2, #4
 8000a34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a36:	187a      	adds	r2, r7, r1
 8000a38:	23a0      	movs	r3, #160	@ 0xa0
 8000a3a:	05db      	lsls	r3, r3, #23
 8000a3c:	0011      	movs	r1, r2
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f000 ff5c 	bl	80018fc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000a44:	46c0      	nop			@ (mov r8, r8)
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b011      	add	sp, #68	@ 0x44
 8000a4a:	bd90      	pop	{r4, r7, pc}
 8000a4c:	40013800 	.word	0x40013800
 8000a50:	40021000 	.word	0x40021000

08000a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a58:	46c0      	nop			@ (mov r8, r8)
 8000a5a:	e7fd      	b.n	8000a58 <NMI_Handler+0x4>

08000a5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a60:	46c0      	nop			@ (mov r8, r8)
 8000a62:	e7fd      	b.n	8000a60 <HardFault_Handler+0x4>

08000a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a68:	46c0      	nop			@ (mov r8, r8)
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a7c:	f000 fe20 	bl	80016c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a80:	46c0      	nop			@ (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000a8a:	2380      	movs	r3, #128	@ 0x80
 8000a8c:	019b      	lsls	r3, r3, #6
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f001 f8c4 	bl	8001c1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000a94:	46c0      	nop			@ (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b086      	sub	sp, #24
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	60f8      	str	r0, [r7, #12]
 8000aa2:	60b9      	str	r1, [r7, #8]
 8000aa4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	617b      	str	r3, [r7, #20]
 8000aaa:	e00a      	b.n	8000ac2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000aac:	e000      	b.n	8000ab0 <_read+0x16>
 8000aae:	bf00      	nop
 8000ab0:	0001      	movs	r1, r0
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	1c5a      	adds	r2, r3, #1
 8000ab6:	60ba      	str	r2, [r7, #8]
 8000ab8:	b2ca      	uxtb	r2, r1
 8000aba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	dbf0      	blt.n	8000aac <_read+0x12>
  }

  return len;
 8000aca:	687b      	ldr	r3, [r7, #4]
}
 8000acc:	0018      	movs	r0, r3
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	b006      	add	sp, #24
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	e009      	b.n	8000afa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	1c5a      	adds	r2, r3, #1
 8000aea:	60ba      	str	r2, [r7, #8]
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	0018      	movs	r0, r3
 8000af0:	e000      	b.n	8000af4 <_write+0x20>
 8000af2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	3301      	adds	r3, #1
 8000af8:	617b      	str	r3, [r7, #20]
 8000afa:	697a      	ldr	r2, [r7, #20]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	dbf1      	blt.n	8000ae6 <_write+0x12>
  }
  return len;
 8000b02:	687b      	ldr	r3, [r7, #4]
}
 8000b04:	0018      	movs	r0, r3
 8000b06:	46bd      	mov	sp, r7
 8000b08:	b006      	add	sp, #24
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <_close>:

int _close(int file)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b14:	2301      	movs	r3, #1
 8000b16:	425b      	negs	r3, r3
}
 8000b18:	0018      	movs	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	b002      	add	sp, #8
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2280      	movs	r2, #128	@ 0x80
 8000b2e:	0192      	lsls	r2, r2, #6
 8000b30:	605a      	str	r2, [r3, #4]
  return 0;
 8000b32:	2300      	movs	r3, #0
}
 8000b34:	0018      	movs	r0, r3
 8000b36:	46bd      	mov	sp, r7
 8000b38:	b002      	add	sp, #8
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <_isatty>:

int _isatty(int file)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b44:	2301      	movs	r3, #1
}
 8000b46:	0018      	movs	r0, r3
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b002      	add	sp, #8
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b084      	sub	sp, #16
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	60f8      	str	r0, [r7, #12]
 8000b56:	60b9      	str	r1, [r7, #8]
 8000b58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b5a:	2300      	movs	r3, #0
}
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b004      	add	sp, #16
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b6c:	4a14      	ldr	r2, [pc, #80]	@ (8000bc0 <_sbrk+0x5c>)
 8000b6e:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <_sbrk+0x60>)
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b78:	4b13      	ldr	r3, [pc, #76]	@ (8000bc8 <_sbrk+0x64>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d102      	bne.n	8000b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <_sbrk+0x64>)
 8000b82:	4a12      	ldr	r2, [pc, #72]	@ (8000bcc <_sbrk+0x68>)
 8000b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <_sbrk+0x64>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	18d3      	adds	r3, r2, r3
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d207      	bcs.n	8000ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b94:	f003 fb3c 	bl	8004210 <__errno>
 8000b98:	0003      	movs	r3, r0
 8000b9a:	220c      	movs	r2, #12
 8000b9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	425b      	negs	r3, r3
 8000ba2:	e009      	b.n	8000bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba4:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <_sbrk+0x64>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000baa:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <_sbrk+0x64>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	18d2      	adds	r2, r2, r3
 8000bb2:	4b05      	ldr	r3, [pc, #20]	@ (8000bc8 <_sbrk+0x64>)
 8000bb4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000bb6:	68fb      	ldr	r3, [r7, #12]
}
 8000bb8:	0018      	movs	r0, r3
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	b006      	add	sp, #24
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20003000 	.word	0x20003000
 8000bc4:	00000400 	.word	0x00000400
 8000bc8:	200002a4 	.word	0x200002a4
 8000bcc:	200003f8 	.word	0x200003f8

08000bd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bd4:	4b03      	ldr	r3, [pc, #12]	@ (8000be4 <SystemInit+0x14>)
 8000bd6:	2280      	movs	r2, #128	@ 0x80
 8000bd8:	0512      	lsls	r2, r2, #20
 8000bda:	609a      	str	r2, [r3, #8]
#endif
}
 8000bdc:	46c0      	nop			@ (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	46c0      	nop			@ (mov r8, r8)
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000be8:	480d      	ldr	r0, [pc, #52]	@ (8000c20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bec:	f7ff fff0 	bl	8000bd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000bf0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000bf2:	e003      	b.n	8000bfc <LoopCopyDataInit>

08000bf4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c24 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000bf6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000bf8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000bfa:	3104      	adds	r1, #4

08000bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000bfc:	480a      	ldr	r0, [pc, #40]	@ (8000c28 <LoopForever+0xa>)
  ldr r3, =_edata
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <LoopForever+0xe>)
  adds r2, r0, r1
 8000c00:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c02:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c04:	d3f6      	bcc.n	8000bf4 <CopyDataInit>
  ldr r2, =_sbss
 8000c06:	4a0a      	ldr	r2, [pc, #40]	@ (8000c30 <LoopForever+0x12>)
  b LoopFillZerobss
 8000c08:	e002      	b.n	8000c10 <LoopFillZerobss>

08000c0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  str  r3, [r2]
 8000c0c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c0e:	3204      	adds	r2, #4

08000c10 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000c10:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <LoopForever+0x16>)
  cmp r2, r3
 8000c12:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c14:	d3f9      	bcc.n	8000c0a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000c16:	f003 fb01 	bl	800421c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c1a:	f7ff fc8b 	bl	8000534 <main>

08000c1e <LoopForever>:

LoopForever:
    b LoopForever
 8000c1e:	e7fe      	b.n	8000c1e <LoopForever>
  ldr   r0, =_estack
 8000c20:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000c24:	08004f98 	.word	0x08004f98
  ldr r0, =_sdata
 8000c28:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c2c:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8000c30:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8000c34:	200003f8 	.word	0x200003f8

08000c38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c38:	e7fe      	b.n	8000c38 <ADC1_IRQHandler>
	...

08000c3c <PN532_WriteFrame>:
/**
  * @brief: Write a frame to the PN532 of at most length bytes in size.
  *     Note that less than length bytes might be returned!
  * @retval: Returns -1 if there is an error parsing the frame.  
  */
int PN532_WriteFrame(PN532* pn532, uint8_t* data, uint16_t length) {
 8000c3c:	b590      	push	{r4, r7, lr}
 8000c3e:	b0c9      	sub	sp, #292	@ 0x124
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	4b63      	ldr	r3, [pc, #396]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000c48:	2190      	movs	r1, #144	@ 0x90
 8000c4a:	0049      	lsls	r1, r1, #1
 8000c4c:	185b      	adds	r3, r3, r1
 8000c4e:	19db      	adds	r3, r3, r7
 8000c50:	801a      	strh	r2, [r3, #0]
    if (length > PN532_FRAME_MAX_LENGTH || length < 1) {
 8000c52:	4b60      	ldr	r3, [pc, #384]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000c54:	000a      	movs	r2, r1
 8000c56:	189b      	adds	r3, r3, r2
 8000c58:	19db      	adds	r3, r3, r7
 8000c5a:	881b      	ldrh	r3, [r3, #0]
 8000c5c:	2bff      	cmp	r3, #255	@ 0xff
 8000c5e:	d805      	bhi.n	8000c6c <PN532_WriteFrame+0x30>
 8000c60:	4b5c      	ldr	r3, [pc, #368]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000c62:	189b      	adds	r3, r3, r2
 8000c64:	19db      	adds	r3, r3, r7
 8000c66:	881b      	ldrh	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d102      	bne.n	8000c72 <PN532_WriteFrame+0x36>
        return PN532_STATUS_ERROR; // Data must be array of 1 to 255 bytes.
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	425b      	negs	r3, r3
 8000c70:	e0ac      	b.n	8000dcc <PN532_WriteFrame+0x190>
    // - Command bytes
    // - Checksum
    // - Postamble (0x00)

    uint8_t frame[PN532_FRAME_MAX_LENGTH + 7];
    uint8_t checksum = 0;
 8000c72:	2320      	movs	r3, #32
 8000c74:	33ff      	adds	r3, #255	@ 0xff
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	2200      	movs	r2, #0
 8000c7a:	701a      	strb	r2, [r3, #0]
    frame[0] = PN532_PREAMBLE;
 8000c7c:	4b56      	ldr	r3, [pc, #344]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000c7e:	2190      	movs	r1, #144	@ 0x90
 8000c80:	0049      	lsls	r1, r1, #1
 8000c82:	185b      	adds	r3, r3, r1
 8000c84:	19db      	adds	r3, r3, r7
 8000c86:	2200      	movs	r2, #0
 8000c88:	701a      	strb	r2, [r3, #0]
    frame[1] = PN532_STARTCODE1;
 8000c8a:	4b53      	ldr	r3, [pc, #332]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000c8c:	185b      	adds	r3, r3, r1
 8000c8e:	19db      	adds	r3, r3, r7
 8000c90:	2200      	movs	r2, #0
 8000c92:	705a      	strb	r2, [r3, #1]
    frame[2] = PN532_STARTCODE2;
 8000c94:	4b50      	ldr	r3, [pc, #320]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000c96:	185b      	adds	r3, r3, r1
 8000c98:	19db      	adds	r3, r3, r7
 8000c9a:	22ff      	movs	r2, #255	@ 0xff
 8000c9c:	709a      	strb	r2, [r3, #2]
    for (uint8_t i = 0; i < 3; i++) {
 8000c9e:	238f      	movs	r3, #143	@ 0x8f
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]
 8000ca8:	e015      	b.n	8000cd6 <PN532_WriteFrame+0x9a>
        checksum += frame[i];
 8000caa:	208f      	movs	r0, #143	@ 0x8f
 8000cac:	0040      	lsls	r0, r0, #1
 8000cae:	183b      	adds	r3, r7, r0
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	4a49      	ldr	r2, [pc, #292]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000cb4:	2190      	movs	r1, #144	@ 0x90
 8000cb6:	0049      	lsls	r1, r1, #1
 8000cb8:	1852      	adds	r2, r2, r1
 8000cba:	19d2      	adds	r2, r2, r7
 8000cbc:	5cd1      	ldrb	r1, [r2, r3]
 8000cbe:	2220      	movs	r2, #32
 8000cc0:	32ff      	adds	r2, #255	@ 0xff
 8000cc2:	18bb      	adds	r3, r7, r2
 8000cc4:	18ba      	adds	r2, r7, r2
 8000cc6:	7812      	ldrb	r2, [r2, #0]
 8000cc8:	188a      	adds	r2, r1, r2
 8000cca:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 3; i++) {
 8000ccc:	183b      	adds	r3, r7, r0
 8000cce:	781a      	ldrb	r2, [r3, #0]
 8000cd0:	183b      	adds	r3, r7, r0
 8000cd2:	3201      	adds	r2, #1
 8000cd4:	701a      	strb	r2, [r3, #0]
 8000cd6:	238f      	movs	r3, #143	@ 0x8f
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	18fb      	adds	r3, r7, r3
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b02      	cmp	r3, #2
 8000ce0:	d9e3      	bls.n	8000caa <PN532_WriteFrame+0x6e>
    }
    frame[3] = length & 0xFF;
 8000ce2:	4b3c      	ldr	r3, [pc, #240]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000ce4:	2190      	movs	r1, #144	@ 0x90
 8000ce6:	0049      	lsls	r1, r1, #1
 8000ce8:	185b      	adds	r3, r3, r1
 8000cea:	19db      	adds	r3, r3, r7
 8000cec:	881b      	ldrh	r3, [r3, #0]
 8000cee:	b2da      	uxtb	r2, r3
 8000cf0:	4b39      	ldr	r3, [pc, #228]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000cf2:	185b      	adds	r3, r3, r1
 8000cf4:	19db      	adds	r3, r3, r7
 8000cf6:	70da      	strb	r2, [r3, #3]
    frame[4] = (~length + 1) & 0xFF;
 8000cf8:	4b36      	ldr	r3, [pc, #216]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000cfa:	185b      	adds	r3, r3, r1
 8000cfc:	19db      	adds	r3, r3, r7
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	425b      	negs	r3, r3
 8000d04:	b2da      	uxtb	r2, r3
 8000d06:	4b34      	ldr	r3, [pc, #208]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000d08:	185b      	adds	r3, r3, r1
 8000d0a:	19db      	adds	r3, r3, r7
 8000d0c:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < length; i++) {
 8000d0e:	231e      	movs	r3, #30
 8000d10:	33ff      	adds	r3, #255	@ 0xff
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	2200      	movs	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]
 8000d18:	e020      	b.n	8000d5c <PN532_WriteFrame+0x120>
        frame[5 + i] = data[i];
 8000d1a:	201e      	movs	r0, #30
 8000d1c:	30ff      	adds	r0, #255	@ 0xff
 8000d1e:	183b      	adds	r3, r7, r0
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	18d2      	adds	r2, r2, r3
 8000d26:	183b      	adds	r3, r7, r0
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	3305      	adds	r3, #5
 8000d2c:	7811      	ldrb	r1, [r2, #0]
 8000d2e:	4a2a      	ldr	r2, [pc, #168]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000d30:	2490      	movs	r4, #144	@ 0x90
 8000d32:	0064      	lsls	r4, r4, #1
 8000d34:	1912      	adds	r2, r2, r4
 8000d36:	19d2      	adds	r2, r2, r7
 8000d38:	54d1      	strb	r1, [r2, r3]
        checksum += data[i];
 8000d3a:	183b      	adds	r3, r7, r0
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	68ba      	ldr	r2, [r7, #8]
 8000d40:	18d3      	adds	r3, r2, r3
 8000d42:	7819      	ldrb	r1, [r3, #0]
 8000d44:	2220      	movs	r2, #32
 8000d46:	32ff      	adds	r2, #255	@ 0xff
 8000d48:	18bb      	adds	r3, r7, r2
 8000d4a:	18ba      	adds	r2, r7, r2
 8000d4c:	7812      	ldrb	r2, [r2, #0]
 8000d4e:	188a      	adds	r2, r1, r2
 8000d50:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < length; i++) {
 8000d52:	183b      	adds	r3, r7, r0
 8000d54:	781a      	ldrb	r2, [r3, #0]
 8000d56:	183b      	adds	r3, r7, r0
 8000d58:	3201      	adds	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
 8000d5c:	231e      	movs	r3, #30
 8000d5e:	33ff      	adds	r3, #255	@ 0xff
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	4a1b      	ldr	r2, [pc, #108]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000d68:	2090      	movs	r0, #144	@ 0x90
 8000d6a:	0040      	lsls	r0, r0, #1
 8000d6c:	1812      	adds	r2, r2, r0
 8000d6e:	19d2      	adds	r2, r2, r7
 8000d70:	8812      	ldrh	r2, [r2, #0]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d8d1      	bhi.n	8000d1a <PN532_WriteFrame+0xde>
    }
    frame[length + 5] = ~checksum & 0xFF;
 8000d76:	4b17      	ldr	r3, [pc, #92]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000d78:	181b      	adds	r3, r3, r0
 8000d7a:	19db      	adds	r3, r3, r7
 8000d7c:	881b      	ldrh	r3, [r3, #0]
 8000d7e:	3305      	adds	r3, #5
 8000d80:	2220      	movs	r2, #32
 8000d82:	32ff      	adds	r2, #255	@ 0xff
 8000d84:	18ba      	adds	r2, r7, r2
 8000d86:	7812      	ldrb	r2, [r2, #0]
 8000d88:	43d2      	mvns	r2, r2
 8000d8a:	b2d1      	uxtb	r1, r2
 8000d8c:	4a12      	ldr	r2, [pc, #72]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000d8e:	1812      	adds	r2, r2, r0
 8000d90:	19d2      	adds	r2, r2, r7
 8000d92:	54d1      	strb	r1, [r2, r3]
    frame[length + 6] = PN532_POSTAMBLE;
 8000d94:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000d96:	181b      	adds	r3, r3, r0
 8000d98:	19db      	adds	r3, r3, r7
 8000d9a:	881b      	ldrh	r3, [r3, #0]
 8000d9c:	3306      	adds	r3, #6
 8000d9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000dd8 <PN532_WriteFrame+0x19c>)
 8000da0:	1812      	adds	r2, r2, r0
 8000da2:	19d2      	adds	r2, r2, r7
 8000da4:	2100      	movs	r1, #0
 8000da6:	54d1      	strb	r1, [r2, r3]
    if (pn532->write_data(frame, length + 7) != PN532_STATUS_OK) {
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	4a09      	ldr	r2, [pc, #36]	@ (8000dd4 <PN532_WriteFrame+0x198>)
 8000dae:	1812      	adds	r2, r2, r0
 8000db0:	19d2      	adds	r2, r2, r7
 8000db2:	8812      	ldrh	r2, [r2, #0]
 8000db4:	3207      	adds	r2, #7
 8000db6:	b291      	uxth	r1, r2
 8000db8:	2214      	movs	r2, #20
 8000dba:	18ba      	adds	r2, r7, r2
 8000dbc:	0010      	movs	r0, r2
 8000dbe:	4798      	blx	r3
 8000dc0:	1e03      	subs	r3, r0, #0
 8000dc2:	d002      	beq.n	8000dca <PN532_WriteFrame+0x18e>
        return PN532_STATUS_ERROR;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	425b      	negs	r3, r3
 8000dc8:	e000      	b.n	8000dcc <PN532_WriteFrame+0x190>
    }
    return PN532_STATUS_OK;
 8000dca:	2300      	movs	r3, #0
}
 8000dcc:	0018      	movs	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b049      	add	sp, #292	@ 0x124
 8000dd2:	bd90      	pop	{r4, r7, pc}
 8000dd4:	fffffee6 	.word	0xfffffee6
 8000dd8:	fffffef4 	.word	0xfffffef4

08000ddc <PN532_ReadFrame>:
/**
  * @brief: Read a response frame from the PN532 of at most length bytes in size.
  *     Note that less than length bytes might be returned!
  * @retval: Returns frame length or -1 if there is an error parsing the frame.  
  */
int PN532_ReadFrame(PN532* pn532, uint8_t* response, uint16_t length) {
 8000ddc:	b5b0      	push	{r4, r5, r7, lr}
 8000dde:	b0c8      	sub	sp, #288	@ 0x120
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	4b7f      	ldr	r3, [pc, #508]	@ (8000fe4 <PN532_ReadFrame+0x208>)
 8000de8:	2190      	movs	r1, #144	@ 0x90
 8000dea:	0049      	lsls	r1, r1, #1
 8000dec:	185b      	adds	r3, r3, r1
 8000dee:	19db      	adds	r3, r3, r7
 8000df0:	801a      	strh	r2, [r3, #0]
    uint8_t buff[PN532_FRAME_MAX_LENGTH + 7];
    uint8_t checksum = 0;
 8000df2:	2320      	movs	r3, #32
 8000df4:	33ff      	adds	r3, #255	@ 0xff
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	2200      	movs	r2, #0
 8000dfa:	701a      	strb	r2, [r3, #0]
    // Read frame with expected length of data.
    pn532->read_data(buff, length + 7);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	4a78      	ldr	r2, [pc, #480]	@ (8000fe4 <PN532_ReadFrame+0x208>)
 8000e02:	1852      	adds	r2, r2, r1
 8000e04:	19d2      	adds	r2, r2, r7
 8000e06:	8812      	ldrh	r2, [r2, #0]
 8000e08:	3207      	adds	r2, #7
 8000e0a:	b291      	uxth	r1, r2
 8000e0c:	2214      	movs	r2, #20
 8000e0e:	18ba      	adds	r2, r7, r2
 8000e10:	0010      	movs	r0, r2
 8000e12:	4798      	blx	r3
    // Swallow all the 0x00 values that preceed 0xFF.
    uint8_t offset = 0;
 8000e14:	238f      	movs	r3, #143	@ 0x8f
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	18fb      	adds	r3, r7, r3
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]
    while (buff[offset] == 0x00) {
 8000e1e:	e019      	b.n	8000e54 <PN532_ReadFrame+0x78>
        offset += 1;
 8000e20:	218f      	movs	r1, #143	@ 0x8f
 8000e22:	0049      	lsls	r1, r1, #1
 8000e24:	187b      	adds	r3, r7, r1
 8000e26:	187a      	adds	r2, r7, r1
 8000e28:	7812      	ldrb	r2, [r2, #0]
 8000e2a:	3201      	adds	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
        if (offset >= length + 8){
 8000e2e:	4b6d      	ldr	r3, [pc, #436]	@ (8000fe4 <PN532_ReadFrame+0x208>)
 8000e30:	2290      	movs	r2, #144	@ 0x90
 8000e32:	0052      	lsls	r2, r2, #1
 8000e34:	189b      	adds	r3, r3, r2
 8000e36:	19db      	adds	r3, r3, r7
 8000e38:	881b      	ldrh	r3, [r3, #0]
 8000e3a:	1dda      	adds	r2, r3, #7
 8000e3c:	187b      	adds	r3, r7, r1
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	da07      	bge.n	8000e54 <PN532_ReadFrame+0x78>
            pn532->log("Response frame preamble does not contain 0x00FF!");
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	4a67      	ldr	r2, [pc, #412]	@ (8000fe8 <PN532_ReadFrame+0x20c>)
 8000e4a:	0010      	movs	r0, r2
 8000e4c:	4798      	blx	r3
            return PN532_STATUS_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	425b      	negs	r3, r3
 8000e52:	e0c2      	b.n	8000fda <PN532_ReadFrame+0x1fe>
    while (buff[offset] == 0x00) {
 8000e54:	218f      	movs	r1, #143	@ 0x8f
 8000e56:	0049      	lsls	r1, r1, #1
 8000e58:	187b      	adds	r3, r7, r1
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4a63      	ldr	r2, [pc, #396]	@ (8000fec <PN532_ReadFrame+0x210>)
 8000e5e:	2090      	movs	r0, #144	@ 0x90
 8000e60:	0040      	lsls	r0, r0, #1
 8000e62:	1812      	adds	r2, r2, r0
 8000e64:	19d2      	adds	r2, r2, r7
 8000e66:	5cd3      	ldrb	r3, [r2, r3]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0d9      	beq.n	8000e20 <PN532_ReadFrame+0x44>
        }
    }
    if (buff[offset] != 0xFF) {
 8000e6c:	187b      	adds	r3, r7, r1
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	4a5e      	ldr	r2, [pc, #376]	@ (8000fec <PN532_ReadFrame+0x210>)
 8000e72:	1812      	adds	r2, r2, r0
 8000e74:	19d2      	adds	r2, r2, r7
 8000e76:	5cd3      	ldrb	r3, [r2, r3]
 8000e78:	2bff      	cmp	r3, #255	@ 0xff
 8000e7a:	d007      	beq.n	8000e8c <PN532_ReadFrame+0xb0>
        pn532->log("Response frame preamble does not contain 0x00FF!");
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	695b      	ldr	r3, [r3, #20]
 8000e80:	4a59      	ldr	r2, [pc, #356]	@ (8000fe8 <PN532_ReadFrame+0x20c>)
 8000e82:	0010      	movs	r0, r2
 8000e84:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	425b      	negs	r3, r3
 8000e8a:	e0a6      	b.n	8000fda <PN532_ReadFrame+0x1fe>
    }
    offset += 1;
 8000e8c:	218f      	movs	r1, #143	@ 0x8f
 8000e8e:	0049      	lsls	r1, r1, #1
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	187a      	adds	r2, r7, r1
 8000e94:	7812      	ldrb	r2, [r2, #0]
 8000e96:	3201      	adds	r2, #1
 8000e98:	701a      	strb	r2, [r3, #0]
    if (offset >= length + 8) {
 8000e9a:	4b52      	ldr	r3, [pc, #328]	@ (8000fe4 <PN532_ReadFrame+0x208>)
 8000e9c:	2290      	movs	r2, #144	@ 0x90
 8000e9e:	0052      	lsls	r2, r2, #1
 8000ea0:	189b      	adds	r3, r3, r2
 8000ea2:	19db      	adds	r3, r3, r7
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	1dda      	adds	r2, r3, #7
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	da07      	bge.n	8000ec0 <PN532_ReadFrame+0xe4>
        pn532->log("Response contains no data!");
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	695b      	ldr	r3, [r3, #20]
 8000eb4:	4a4e      	ldr	r2, [pc, #312]	@ (8000ff0 <PN532_ReadFrame+0x214>)
 8000eb6:	0010      	movs	r0, r2
 8000eb8:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	425b      	negs	r3, r3
 8000ebe:	e08c      	b.n	8000fda <PN532_ReadFrame+0x1fe>
    }
    // Check length & length checksum match.
    uint8_t frame_len = buff[offset];
 8000ec0:	208f      	movs	r0, #143	@ 0x8f
 8000ec2:	0040      	lsls	r0, r0, #1
 8000ec4:	183b      	adds	r3, r7, r0
 8000ec6:	781a      	ldrb	r2, [r3, #0]
 8000ec8:	241c      	movs	r4, #28
 8000eca:	34ff      	adds	r4, #255	@ 0xff
 8000ecc:	193b      	adds	r3, r7, r4
 8000ece:	4947      	ldr	r1, [pc, #284]	@ (8000fec <PN532_ReadFrame+0x210>)
 8000ed0:	2590      	movs	r5, #144	@ 0x90
 8000ed2:	006d      	lsls	r5, r5, #1
 8000ed4:	1949      	adds	r1, r1, r5
 8000ed6:	19c9      	adds	r1, r1, r7
 8000ed8:	5c8a      	ldrb	r2, [r1, r2]
 8000eda:	701a      	strb	r2, [r3, #0]
    if (((frame_len + buff[offset+1]) & 0xFF) != 0) {
 8000edc:	183b      	adds	r3, r7, r0
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	4a42      	ldr	r2, [pc, #264]	@ (8000fec <PN532_ReadFrame+0x210>)
 8000ee4:	1952      	adds	r2, r2, r5
 8000ee6:	19d2      	adds	r2, r2, r7
 8000ee8:	5cd2      	ldrb	r2, [r2, r3]
 8000eea:	193b      	adds	r3, r7, r4
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	18d3      	adds	r3, r2, r3
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d007      	beq.n	8000f06 <PN532_ReadFrame+0x12a>
        pn532->log("Response length checksum did not match length!");
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	4a3e      	ldr	r2, [pc, #248]	@ (8000ff4 <PN532_ReadFrame+0x218>)
 8000efc:	0010      	movs	r0, r2
 8000efe:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	425b      	negs	r3, r3
 8000f04:	e069      	b.n	8000fda <PN532_ReadFrame+0x1fe>
    }
    // Check frame checksum value matches bytes.
    for (uint8_t i = 0; i < frame_len + 1; i++) {
 8000f06:	231e      	movs	r3, #30
 8000f08:	33ff      	adds	r3, #255	@ 0xff
 8000f0a:	18fb      	adds	r3, r7, r3
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	701a      	strb	r2, [r3, #0]
 8000f10:	e01b      	b.n	8000f4a <PN532_ReadFrame+0x16e>
        checksum += buff[offset + 2 + i];
 8000f12:	238f      	movs	r3, #143	@ 0x8f
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	18fb      	adds	r3, r7, r3
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	1c9a      	adds	r2, r3, #2
 8000f1c:	201e      	movs	r0, #30
 8000f1e:	30ff      	adds	r0, #255	@ 0xff
 8000f20:	183b      	adds	r3, r7, r0
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	18d3      	adds	r3, r2, r3
 8000f26:	4a31      	ldr	r2, [pc, #196]	@ (8000fec <PN532_ReadFrame+0x210>)
 8000f28:	2190      	movs	r1, #144	@ 0x90
 8000f2a:	0049      	lsls	r1, r1, #1
 8000f2c:	1852      	adds	r2, r2, r1
 8000f2e:	19d2      	adds	r2, r2, r7
 8000f30:	5cd1      	ldrb	r1, [r2, r3]
 8000f32:	2220      	movs	r2, #32
 8000f34:	32ff      	adds	r2, #255	@ 0xff
 8000f36:	18bb      	adds	r3, r7, r2
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	7812      	ldrb	r2, [r2, #0]
 8000f3c:	188a      	adds	r2, r1, r2
 8000f3e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < frame_len + 1; i++) {
 8000f40:	183b      	adds	r3, r7, r0
 8000f42:	781a      	ldrb	r2, [r3, #0]
 8000f44:	183b      	adds	r3, r7, r0
 8000f46:	3201      	adds	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]
 8000f4a:	231c      	movs	r3, #28
 8000f4c:	33ff      	adds	r3, #255	@ 0xff
 8000f4e:	18fa      	adds	r2, r7, r3
 8000f50:	231e      	movs	r3, #30
 8000f52:	33ff      	adds	r3, #255	@ 0xff
 8000f54:	18fb      	adds	r3, r7, r3
 8000f56:	7812      	ldrb	r2, [r2, #0]
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d2d9      	bcs.n	8000f12 <PN532_ReadFrame+0x136>
    }
    checksum &= 0xFF;
 8000f5e:	2120      	movs	r1, #32
 8000f60:	31ff      	adds	r1, #255	@ 0xff
 8000f62:	187b      	adds	r3, r7, r1
 8000f64:	187a      	adds	r2, r7, r1
 8000f66:	7812      	ldrb	r2, [r2, #0]
 8000f68:	701a      	strb	r2, [r3, #0]
    if (checksum != 0) {
 8000f6a:	187b      	adds	r3, r7, r1
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d007      	beq.n	8000f82 <PN532_ReadFrame+0x1a6>
        pn532->log("Response checksum did not match expected checksum");
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	695b      	ldr	r3, [r3, #20]
 8000f76:	4a20      	ldr	r2, [pc, #128]	@ (8000ff8 <PN532_ReadFrame+0x21c>)
 8000f78:	0010      	movs	r0, r2
 8000f7a:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	425b      	negs	r3, r3
 8000f80:	e02b      	b.n	8000fda <PN532_ReadFrame+0x1fe>
    }
    // Return frame data.
    for (uint8_t i = 0; i < frame_len; i++) {
 8000f82:	238e      	movs	r3, #142	@ 0x8e
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	18fb      	adds	r3, r7, r3
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
 8000f8c:	e019      	b.n	8000fc2 <PN532_ReadFrame+0x1e6>
        response[i] = buff[offset + 2 + i];
 8000f8e:	238f      	movs	r3, #143	@ 0x8f
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	18fb      	adds	r3, r7, r3
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	1c9a      	adds	r2, r3, #2
 8000f98:	208e      	movs	r0, #142	@ 0x8e
 8000f9a:	0040      	lsls	r0, r0, #1
 8000f9c:	183b      	adds	r3, r7, r0
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	18d2      	adds	r2, r2, r3
 8000fa2:	183b      	adds	r3, r7, r0
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	68b9      	ldr	r1, [r7, #8]
 8000fa8:	18cb      	adds	r3, r1, r3
 8000faa:	4910      	ldr	r1, [pc, #64]	@ (8000fec <PN532_ReadFrame+0x210>)
 8000fac:	2490      	movs	r4, #144	@ 0x90
 8000fae:	0064      	lsls	r4, r4, #1
 8000fb0:	1909      	adds	r1, r1, r4
 8000fb2:	19c9      	adds	r1, r1, r7
 8000fb4:	5c8a      	ldrb	r2, [r1, r2]
 8000fb6:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < frame_len; i++) {
 8000fb8:	183b      	adds	r3, r7, r0
 8000fba:	781a      	ldrb	r2, [r3, #0]
 8000fbc:	183b      	adds	r3, r7, r0
 8000fbe:	3201      	adds	r2, #1
 8000fc0:	701a      	strb	r2, [r3, #0]
 8000fc2:	238e      	movs	r3, #142	@ 0x8e
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	18fa      	adds	r2, r7, r3
 8000fc8:	211c      	movs	r1, #28
 8000fca:	31ff      	adds	r1, #255	@ 0xff
 8000fcc:	187b      	adds	r3, r7, r1
 8000fce:	7812      	ldrb	r2, [r2, #0]
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d3db      	bcc.n	8000f8e <PN532_ReadFrame+0x1b2>
    }
    return frame_len;
 8000fd6:	187b      	adds	r3, r7, r1
 8000fd8:	781b      	ldrb	r3, [r3, #0]
}
 8000fda:	0018      	movs	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b048      	add	sp, #288	@ 0x120
 8000fe0:	bdb0      	pop	{r4, r5, r7, pc}
 8000fe2:	46c0      	nop			@ (mov r8, r8)
 8000fe4:	fffffee6 	.word	0xfffffee6
 8000fe8:	08004d38 	.word	0x08004d38
 8000fec:	fffffef4 	.word	0xfffffef4
 8000ff0:	08004d6c 	.word	0x08004d6c
 8000ff4:	08004d88 	.word	0x08004d88
 8000ff8:	08004db8 	.word	0x08004db8

08000ffc <PN532_CallFunction>:
    uint8_t* response,
    uint16_t response_length,
    uint8_t* params,
    uint16_t params_length,
    uint32_t timeout
) {
 8000ffc:	b590      	push	{r4, r7, lr}
 8000ffe:	b0c7      	sub	sp, #284	@ 0x11c
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	0008      	movs	r0, r1
 8001006:	607a      	str	r2, [r7, #4]
 8001008:	0019      	movs	r1, r3
 800100a:	4b8c      	ldr	r3, [pc, #560]	@ (800123c <PN532_CallFunction+0x240>)
 800100c:	248c      	movs	r4, #140	@ 0x8c
 800100e:	0064      	lsls	r4, r4, #1
 8001010:	191b      	adds	r3, r3, r4
 8001012:	19db      	adds	r3, r3, r7
 8001014:	1c02      	adds	r2, r0, #0
 8001016:	701a      	strb	r2, [r3, #0]
 8001018:	4b89      	ldr	r3, [pc, #548]	@ (8001240 <PN532_CallFunction+0x244>)
 800101a:	0020      	movs	r0, r4
 800101c:	181b      	adds	r3, r3, r0
 800101e:	19db      	adds	r3, r3, r7
 8001020:	1c0a      	adds	r2, r1, #0
 8001022:	801a      	strh	r2, [r3, #0]
    // Build frame data with command and parameters.
    uint8_t buff[PN532_FRAME_MAX_LENGTH];
    buff[0] = PN532_HOSTTOPN532;
 8001024:	4b87      	ldr	r3, [pc, #540]	@ (8001244 <PN532_CallFunction+0x248>)
 8001026:	0001      	movs	r1, r0
 8001028:	185b      	adds	r3, r3, r1
 800102a:	19db      	adds	r3, r3, r7
 800102c:	22d4      	movs	r2, #212	@ 0xd4
 800102e:	701a      	strb	r2, [r3, #0]
    buff[1] = command & 0xFF;
 8001030:	4b84      	ldr	r3, [pc, #528]	@ (8001244 <PN532_CallFunction+0x248>)
 8001032:	185b      	adds	r3, r3, r1
 8001034:	19db      	adds	r3, r3, r7
 8001036:	4a81      	ldr	r2, [pc, #516]	@ (800123c <PN532_CallFunction+0x240>)
 8001038:	1852      	adds	r2, r2, r1
 800103a:	19d2      	adds	r2, r2, r7
 800103c:	7812      	ldrb	r2, [r2, #0]
 800103e:	705a      	strb	r2, [r3, #1]
    for (uint8_t i = 0; i < params_length; i++) {
 8001040:	2318      	movs	r3, #24
 8001042:	33ff      	adds	r3, #255	@ 0xff
 8001044:	18fb      	adds	r3, r7, r3
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	e019      	b.n	8001080 <PN532_CallFunction+0x84>
        buff[2 + i] = params[i];
 800104c:	2018      	movs	r0, #24
 800104e:	30ff      	adds	r0, #255	@ 0xff
 8001050:	183b      	adds	r3, r7, r0
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2290      	movs	r2, #144	@ 0x90
 8001056:	0052      	lsls	r2, r2, #1
 8001058:	2108      	movs	r1, #8
 800105a:	1852      	adds	r2, r2, r1
 800105c:	19d2      	adds	r2, r2, r7
 800105e:	6812      	ldr	r2, [r2, #0]
 8001060:	18d2      	adds	r2, r2, r3
 8001062:	183b      	adds	r3, r7, r0
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	3302      	adds	r3, #2
 8001068:	7811      	ldrb	r1, [r2, #0]
 800106a:	4a76      	ldr	r2, [pc, #472]	@ (8001244 <PN532_CallFunction+0x248>)
 800106c:	248c      	movs	r4, #140	@ 0x8c
 800106e:	0064      	lsls	r4, r4, #1
 8001070:	1912      	adds	r2, r2, r4
 8001072:	19d2      	adds	r2, r2, r7
 8001074:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < params_length; i++) {
 8001076:	183b      	adds	r3, r7, r0
 8001078:	781a      	ldrb	r2, [r3, #0]
 800107a:	183b      	adds	r3, r7, r0
 800107c:	3201      	adds	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
 8001080:	2318      	movs	r3, #24
 8001082:	33ff      	adds	r3, #255	@ 0xff
 8001084:	18fb      	adds	r3, r7, r3
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b29b      	uxth	r3, r3
 800108a:	2192      	movs	r1, #146	@ 0x92
 800108c:	0049      	lsls	r1, r1, #1
 800108e:	2008      	movs	r0, #8
 8001090:	180a      	adds	r2, r1, r0
 8001092:	19d2      	adds	r2, r2, r7
 8001094:	8812      	ldrh	r2, [r2, #0]
 8001096:	429a      	cmp	r2, r3
 8001098:	d8d8      	bhi.n	800104c <PN532_CallFunction+0x50>
    }
    // Send frame and wait for response.
    if (PN532_WriteFrame(pn532, buff, params_length + 2) != PN532_STATUS_OK) {
 800109a:	180b      	adds	r3, r1, r0
 800109c:	19db      	adds	r3, r3, r7
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	3302      	adds	r3, #2
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	2310      	movs	r3, #16
 80010a6:	18f9      	adds	r1, r7, r3
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	0018      	movs	r0, r3
 80010ac:	f7ff fdc6 	bl	8000c3c <PN532_WriteFrame>
 80010b0:	1e03      	subs	r3, r0, #0
 80010b2:	d00a      	beq.n	80010ca <PN532_CallFunction+0xce>
        pn532->wakeup();
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	691b      	ldr	r3, [r3, #16]
 80010b8:	4798      	blx	r3
        pn532->log("Trying to wakeup");
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	4a62      	ldr	r2, [pc, #392]	@ (8001248 <PN532_CallFunction+0x24c>)
 80010c0:	0010      	movs	r0, r2
 80010c2:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	425b      	negs	r3, r3
 80010c8:	e0b3      	b.n	8001232 <PN532_CallFunction+0x236>
    }
    if (!pn532->wait_ready(timeout)) {
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	2294      	movs	r2, #148	@ 0x94
 80010d0:	0052      	lsls	r2, r2, #1
 80010d2:	2108      	movs	r1, #8
 80010d4:	1852      	adds	r2, r2, r1
 80010d6:	19d2      	adds	r2, r2, r7
 80010d8:	6812      	ldr	r2, [r2, #0]
 80010da:	0010      	movs	r0, r2
 80010dc:	4798      	blx	r3
 80010de:	0003      	movs	r3, r0
 80010e0:	001a      	movs	r2, r3
 80010e2:	2301      	movs	r3, #1
 80010e4:	4053      	eors	r3, r2
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d002      	beq.n	80010f2 <PN532_CallFunction+0xf6>
        return PN532_STATUS_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	425b      	negs	r3, r3
 80010f0:	e09f      	b.n	8001232 <PN532_CallFunction+0x236>
    }
    // Verify ACK response and wait to be ready for function response.
    pn532->read_data(buff, sizeof(PN532_ACK));
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2210      	movs	r2, #16
 80010f8:	18ba      	adds	r2, r7, r2
 80010fa:	2106      	movs	r1, #6
 80010fc:	0010      	movs	r0, r2
 80010fe:	4798      	blx	r3
    for (uint8_t i = 0; i < sizeof(PN532_ACK); i++) {
 8001100:	238b      	movs	r3, #139	@ 0x8b
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	18fb      	adds	r3, r7, r3
 8001106:	2200      	movs	r2, #0
 8001108:	701a      	strb	r2, [r3, #0]
 800110a:	e01e      	b.n	800114a <PN532_CallFunction+0x14e>
        if (PN532_ACK[i] != buff[i]) {
 800110c:	218b      	movs	r1, #139	@ 0x8b
 800110e:	0049      	lsls	r1, r1, #1
 8001110:	187b      	adds	r3, r7, r1
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4a4d      	ldr	r2, [pc, #308]	@ (800124c <PN532_CallFunction+0x250>)
 8001116:	5cd2      	ldrb	r2, [r2, r3]
 8001118:	187b      	adds	r3, r7, r1
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	4949      	ldr	r1, [pc, #292]	@ (8001244 <PN532_CallFunction+0x248>)
 800111e:	208c      	movs	r0, #140	@ 0x8c
 8001120:	0040      	lsls	r0, r0, #1
 8001122:	1809      	adds	r1, r1, r0
 8001124:	19c9      	adds	r1, r1, r7
 8001126:	5ccb      	ldrb	r3, [r1, r3]
 8001128:	429a      	cmp	r2, r3
 800112a:	d007      	beq.n	800113c <PN532_CallFunction+0x140>
            pn532->log("Did not receive expected ACK from PN532!");
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	4a47      	ldr	r2, [pc, #284]	@ (8001250 <PN532_CallFunction+0x254>)
 8001132:	0010      	movs	r0, r2
 8001134:	4798      	blx	r3
            return PN532_STATUS_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	425b      	negs	r3, r3
 800113a:	e07a      	b.n	8001232 <PN532_CallFunction+0x236>
    for (uint8_t i = 0; i < sizeof(PN532_ACK); i++) {
 800113c:	218b      	movs	r1, #139	@ 0x8b
 800113e:	0049      	lsls	r1, r1, #1
 8001140:	187b      	adds	r3, r7, r1
 8001142:	781a      	ldrb	r2, [r3, #0]
 8001144:	187b      	adds	r3, r7, r1
 8001146:	3201      	adds	r2, #1
 8001148:	701a      	strb	r2, [r3, #0]
 800114a:	238b      	movs	r3, #139	@ 0x8b
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	18fb      	adds	r3, r7, r3
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	2b05      	cmp	r3, #5
 8001154:	d9da      	bls.n	800110c <PN532_CallFunction+0x110>
        }
    }
    if (!pn532->wait_ready(timeout)) {
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	68db      	ldr	r3, [r3, #12]
 800115a:	2294      	movs	r2, #148	@ 0x94
 800115c:	0052      	lsls	r2, r2, #1
 800115e:	2108      	movs	r1, #8
 8001160:	1852      	adds	r2, r2, r1
 8001162:	19d2      	adds	r2, r2, r7
 8001164:	6812      	ldr	r2, [r2, #0]
 8001166:	0010      	movs	r0, r2
 8001168:	4798      	blx	r3
 800116a:	0003      	movs	r3, r0
 800116c:	001a      	movs	r2, r3
 800116e:	2301      	movs	r3, #1
 8001170:	4053      	eors	r3, r2
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b00      	cmp	r3, #0
 8001176:	d002      	beq.n	800117e <PN532_CallFunction+0x182>
        return PN532_STATUS_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	425b      	negs	r3, r3
 800117c:	e059      	b.n	8001232 <PN532_CallFunction+0x236>
    }
    // Read response bytes.
    int frame_len = PN532_ReadFrame(pn532, buff, response_length + 2);
 800117e:	4b30      	ldr	r3, [pc, #192]	@ (8001240 <PN532_CallFunction+0x244>)
 8001180:	248c      	movs	r4, #140	@ 0x8c
 8001182:	0064      	lsls	r4, r4, #1
 8001184:	191b      	adds	r3, r3, r4
 8001186:	19db      	adds	r3, r3, r7
 8001188:	881b      	ldrh	r3, [r3, #0]
 800118a:	3302      	adds	r3, #2
 800118c:	b29a      	uxth	r2, r3
 800118e:	2310      	movs	r3, #16
 8001190:	18f9      	adds	r1, r7, r3
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	0018      	movs	r0, r3
 8001196:	f7ff fe21 	bl	8000ddc <PN532_ReadFrame>
 800119a:	0003      	movs	r3, r0
 800119c:	2288      	movs	r2, #136	@ 0x88
 800119e:	0052      	lsls	r2, r2, #1
 80011a0:	18ba      	adds	r2, r7, r2
 80011a2:	6013      	str	r3, [r2, #0]

    // Check that response is for the called function.
    if (! ((buff[0] == PN532_PN532TOHOST) && (buff[1] == (command+1)))) {
 80011a4:	4b27      	ldr	r3, [pc, #156]	@ (8001244 <PN532_CallFunction+0x248>)
 80011a6:	191b      	adds	r3, r3, r4
 80011a8:	19db      	adds	r3, r3, r7
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2bd5      	cmp	r3, #213	@ 0xd5
 80011ae:	d10b      	bne.n	80011c8 <PN532_CallFunction+0x1cc>
 80011b0:	4b24      	ldr	r3, [pc, #144]	@ (8001244 <PN532_CallFunction+0x248>)
 80011b2:	191b      	adds	r3, r3, r4
 80011b4:	19db      	adds	r3, r3, r7
 80011b6:	785b      	ldrb	r3, [r3, #1]
 80011b8:	001a      	movs	r2, r3
 80011ba:	4b20      	ldr	r3, [pc, #128]	@ (800123c <PN532_CallFunction+0x240>)
 80011bc:	191b      	adds	r3, r3, r4
 80011be:	19db      	adds	r3, r3, r7
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	3301      	adds	r3, #1
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d007      	beq.n	80011d8 <PN532_CallFunction+0x1dc>
        pn532->log("Received unexpected command response!");
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	4a21      	ldr	r2, [pc, #132]	@ (8001254 <PN532_CallFunction+0x258>)
 80011ce:	0010      	movs	r0, r2
 80011d0:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	425b      	negs	r3, r3
 80011d6:	e02c      	b.n	8001232 <PN532_CallFunction+0x236>
    }
    // Return response data.
    for (uint8_t i = 0; i < response_length; i++) {
 80011d8:	2316      	movs	r3, #22
 80011da:	33ff      	adds	r3, #255	@ 0xff
 80011dc:	18fb      	adds	r3, r7, r3
 80011de:	2200      	movs	r2, #0
 80011e0:	701a      	strb	r2, [r3, #0]
 80011e2:	e014      	b.n	800120e <PN532_CallFunction+0x212>
        response[i] = buff[i + 2];
 80011e4:	2016      	movs	r0, #22
 80011e6:	30ff      	adds	r0, #255	@ 0xff
 80011e8:	183b      	adds	r3, r7, r0
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	1c9a      	adds	r2, r3, #2
 80011ee:	183b      	adds	r3, r7, r0
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	6879      	ldr	r1, [r7, #4]
 80011f4:	18cb      	adds	r3, r1, r3
 80011f6:	4913      	ldr	r1, [pc, #76]	@ (8001244 <PN532_CallFunction+0x248>)
 80011f8:	248c      	movs	r4, #140	@ 0x8c
 80011fa:	0064      	lsls	r4, r4, #1
 80011fc:	1909      	adds	r1, r1, r4
 80011fe:	19c9      	adds	r1, r1, r7
 8001200:	5c8a      	ldrb	r2, [r1, r2]
 8001202:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < response_length; i++) {
 8001204:	183b      	adds	r3, r7, r0
 8001206:	781a      	ldrb	r2, [r3, #0]
 8001208:	183b      	adds	r3, r7, r0
 800120a:	3201      	adds	r2, #1
 800120c:	701a      	strb	r2, [r3, #0]
 800120e:	2316      	movs	r3, #22
 8001210:	33ff      	adds	r3, #255	@ 0xff
 8001212:	18fb      	adds	r3, r7, r3
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b29b      	uxth	r3, r3
 8001218:	4a09      	ldr	r2, [pc, #36]	@ (8001240 <PN532_CallFunction+0x244>)
 800121a:	218c      	movs	r1, #140	@ 0x8c
 800121c:	0049      	lsls	r1, r1, #1
 800121e:	1852      	adds	r2, r2, r1
 8001220:	19d2      	adds	r2, r2, r7
 8001222:	8812      	ldrh	r2, [r2, #0]
 8001224:	429a      	cmp	r2, r3
 8001226:	d8dd      	bhi.n	80011e4 <PN532_CallFunction+0x1e8>
    }
    // The the number of bytes read
    return frame_len - 2;
 8001228:	2388      	movs	r3, #136	@ 0x88
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	18fb      	adds	r3, r7, r3
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	3b02      	subs	r3, #2
}
 8001232:	0018      	movs	r0, r3
 8001234:	46bd      	mov	sp, r7
 8001236:	b047      	add	sp, #284	@ 0x11c
 8001238:	bd90      	pop	{r4, r7, pc}
 800123a:	46c0      	nop			@ (mov r8, r8)
 800123c:	fffffef3 	.word	0xfffffef3
 8001240:	fffffef0 	.word	0xfffffef0
 8001244:	fffffef8 	.word	0xfffffef8
 8001248:	08004dec 	.word	0x08004dec
 800124c:	08004f2c 	.word	0x08004f2c
 8001250:	08004e00 	.word	0x08004e00
 8001254:	08004e2c 	.word	0x08004e2c

08001258 <PN532_GetFirmwareVersion>:

/**
  * @brief: Call PN532 GetFirmwareVersion function and return a buff with the IC,
  *  Ver, Rev, and Support values.
  */
int PN532_GetFirmwareVersion(PN532* pn532, uint8_t* version) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af04      	add	r7, sp, #16
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
    // length of version: 4
    if (PN532_CallFunction(pn532, PN532_COMMAND_GETFIRMWAREVERSION,
 8001262:	683a      	ldr	r2, [r7, #0]
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	23fa      	movs	r3, #250	@ 0xfa
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	9302      	str	r3, [sp, #8]
 800126c:	2300      	movs	r3, #0
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	2300      	movs	r3, #0
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2304      	movs	r3, #4
 8001276:	2102      	movs	r1, #2
 8001278:	f7ff fec0 	bl	8000ffc <PN532_CallFunction>
 800127c:	0003      	movs	r3, r0
 800127e:	3301      	adds	r3, #1
 8001280:	d107      	bne.n	8001292 <PN532_GetFirmwareVersion+0x3a>
                           version, 4, NULL, 0, 500) == PN532_STATUS_ERROR) {
        pn532->log("Failed to detect the PN532");
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	695b      	ldr	r3, [r3, #20]
 8001286:	4a05      	ldr	r2, [pc, #20]	@ (800129c <PN532_GetFirmwareVersion+0x44>)
 8001288:	0010      	movs	r0, r2
 800128a:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	425b      	negs	r3, r3
 8001290:	e000      	b.n	8001294 <PN532_GetFirmwareVersion+0x3c>
    }
    return PN532_STATUS_OK;
 8001292:	2300      	movs	r3, #0
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	b002      	add	sp, #8
 800129a:	bd80      	pop	{r7, pc}
 800129c:	08004e54 	.word	0x08004e54

080012a0 <PN532_SamConfiguration>:

/**
  * @brief: Configure the PN532 to read MiFare cards.
  */
int PN532_SamConfiguration(PN532* pn532) {
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b089      	sub	sp, #36	@ 0x24
 80012a4:	af04      	add	r7, sp, #16
 80012a6:	6078      	str	r0, [r7, #4]
    // - 0x01, normal mode
    // - 0x14, timeout 50ms * 20 = 1 second
    // - 0x01, use IRQ pin
    // Note that no other verification is necessary as call_function will
    // check the command was executed as expected.
    uint8_t params[] = {0x01, 0x14, 0x01};
 80012a8:	240c      	movs	r4, #12
 80012aa:	193b      	adds	r3, r7, r4
 80012ac:	4a0b      	ldr	r2, [pc, #44]	@ (80012dc <PN532_SamConfiguration+0x3c>)
 80012ae:	8811      	ldrh	r1, [r2, #0]
 80012b0:	8019      	strh	r1, [r3, #0]
 80012b2:	7892      	ldrb	r2, [r2, #2]
 80012b4:	709a      	strb	r2, [r3, #2]
    PN532_CallFunction(pn532, PN532_COMMAND_SAMCONFIGURATION,
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	23fa      	movs	r3, #250	@ 0xfa
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	9302      	str	r3, [sp, #8]
 80012be:	2303      	movs	r3, #3
 80012c0:	9301      	str	r3, [sp, #4]
 80012c2:	193b      	adds	r3, r7, r4
 80012c4:	9300      	str	r3, [sp, #0]
 80012c6:	2300      	movs	r3, #0
 80012c8:	2200      	movs	r2, #0
 80012ca:	2114      	movs	r1, #20
 80012cc:	f7ff fe96 	bl	8000ffc <PN532_CallFunction>
                       NULL, 0, params, sizeof(params), PN532_DEFAULT_TIMEOUT);
    return PN532_STATUS_OK;
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	0018      	movs	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b005      	add	sp, #20
 80012d8:	bd90      	pop	{r4, r7, pc}
 80012da:	46c0      	nop			@ (mov r8, r8)
 80012dc:	08004e70 	.word	0x08004e70

080012e0 <PN532_ReadPassiveTarget>:
int PN532_ReadPassiveTarget(
    PN532* pn532,
    uint8_t* response,
    uint8_t card_baud,
    uint32_t timeout
) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b090      	sub	sp, #64	@ 0x40
 80012e4:	af04      	add	r7, sp, #16
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	1dfb      	adds	r3, r7, #7
 80012ee:	701a      	strb	r2, [r3, #0]
    // Send passive read command for 1 card.  Expect at most a 7 byte UUID.
    uint8_t params[] = {0x01, card_baud};
 80012f0:	2124      	movs	r1, #36	@ 0x24
 80012f2:	187b      	adds	r3, r7, r1
 80012f4:	2201      	movs	r2, #1
 80012f6:	701a      	strb	r2, [r3, #0]
 80012f8:	187b      	adds	r3, r7, r1
 80012fa:	1dfa      	adds	r2, r7, #7
 80012fc:	7812      	ldrb	r2, [r2, #0]
 80012fe:	705a      	strb	r2, [r3, #1]
    uint8_t buff[19];
    int length = PN532_CallFunction(pn532, PN532_COMMAND_INLISTPASSIVETARGET,
 8001300:	2310      	movs	r3, #16
 8001302:	18fa      	adds	r2, r7, r3
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	9302      	str	r3, [sp, #8]
 800130a:	2302      	movs	r3, #2
 800130c:	9301      	str	r3, [sp, #4]
 800130e:	187b      	adds	r3, r7, r1
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2313      	movs	r3, #19
 8001314:	214a      	movs	r1, #74	@ 0x4a
 8001316:	f7ff fe71 	bl	8000ffc <PN532_CallFunction>
 800131a:	0003      	movs	r3, r0
 800131c:	62bb      	str	r3, [r7, #40]	@ 0x28
                        buff, sizeof(buff), params, sizeof(params), timeout);
    if (length < 0) {
 800131e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001320:	2b00      	cmp	r3, #0
 8001322:	da02      	bge.n	800132a <PN532_ReadPassiveTarget+0x4a>
        return PN532_STATUS_ERROR; // No card found
 8001324:	2301      	movs	r3, #1
 8001326:	425b      	negs	r3, r3
 8001328:	e039      	b.n	800139e <PN532_ReadPassiveTarget+0xbe>
    }
    // Check only 1 card with up to a 7 byte UID is present.
    if (buff[0] != 0x01) {
 800132a:	2310      	movs	r3, #16
 800132c:	18fb      	adds	r3, r7, r3
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d007      	beq.n	8001344 <PN532_ReadPassiveTarget+0x64>
        pn532->log("More than one card detected!");
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	695b      	ldr	r3, [r3, #20]
 8001338:	4a1b      	ldr	r2, [pc, #108]	@ (80013a8 <PN532_ReadPassiveTarget+0xc8>)
 800133a:	0010      	movs	r0, r2
 800133c:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	425b      	negs	r3, r3
 8001342:	e02c      	b.n	800139e <PN532_ReadPassiveTarget+0xbe>
    }
    if (buff[5] > 7) {
 8001344:	2310      	movs	r3, #16
 8001346:	18fb      	adds	r3, r7, r3
 8001348:	795b      	ldrb	r3, [r3, #5]
 800134a:	2b07      	cmp	r3, #7
 800134c:	d907      	bls.n	800135e <PN532_ReadPassiveTarget+0x7e>
        pn532->log("Found card with unexpectedly long UID!");
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	695b      	ldr	r3, [r3, #20]
 8001352:	4a16      	ldr	r2, [pc, #88]	@ (80013ac <PN532_ReadPassiveTarget+0xcc>)
 8001354:	0010      	movs	r0, r2
 8001356:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	425b      	negs	r3, r3
 800135c:	e01f      	b.n	800139e <PN532_ReadPassiveTarget+0xbe>
    }
    for (uint8_t i = 0; i < buff[5]; i++) {
 800135e:	232f      	movs	r3, #47	@ 0x2f
 8001360:	18fb      	adds	r3, r7, r3
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
 8001366:	e010      	b.n	800138a <PN532_ReadPassiveTarget+0xaa>
        response[i] = buff[6 + i];
 8001368:	202f      	movs	r0, #47	@ 0x2f
 800136a:	183b      	adds	r3, r7, r0
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	1d9a      	adds	r2, r3, #6
 8001370:	183b      	adds	r3, r7, r0
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	68b9      	ldr	r1, [r7, #8]
 8001376:	18cb      	adds	r3, r1, r3
 8001378:	2110      	movs	r1, #16
 800137a:	1879      	adds	r1, r7, r1
 800137c:	5c8a      	ldrb	r2, [r1, r2]
 800137e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < buff[5]; i++) {
 8001380:	183b      	adds	r3, r7, r0
 8001382:	781a      	ldrb	r2, [r3, #0]
 8001384:	183b      	adds	r3, r7, r0
 8001386:	3201      	adds	r2, #1
 8001388:	701a      	strb	r2, [r3, #0]
 800138a:	2110      	movs	r1, #16
 800138c:	187b      	adds	r3, r7, r1
 800138e:	795b      	ldrb	r3, [r3, #5]
 8001390:	222f      	movs	r2, #47	@ 0x2f
 8001392:	18ba      	adds	r2, r7, r2
 8001394:	7812      	ldrb	r2, [r2, #0]
 8001396:	429a      	cmp	r2, r3
 8001398:	d3e6      	bcc.n	8001368 <PN532_ReadPassiveTarget+0x88>
    }
    return buff[5];
 800139a:	187b      	adds	r3, r7, r1
 800139c:	795b      	ldrb	r3, [r3, #5]
}
 800139e:	0018      	movs	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	b00c      	add	sp, #48	@ 0x30
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	08004e74 	.word	0x08004e74
 80013ac:	08004e94 	.word	0x08004e94

080013b0 <PN532_Log>:
    HAL_GPIO_WritePin(PN532_RST_GPIO_Port, PN532_RST_Pin, GPIO_PIN_SET);
    HAL_Delay(100);
    return PN532_STATUS_OK;
}

void PN532_Log(const char* log) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
    printf("%s\r\n", log);
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <PN532_Log+0x1c>)
 80013bc:	0011      	movs	r1, r2
 80013be:	0018      	movs	r0, r3
 80013c0:	f002 fd74 	bl	8003eac <iprintf>
}
 80013c4:	46c0      	nop			@ (mov r8, r8)
 80013c6:	46bd      	mov	sp, r7
 80013c8:	b002      	add	sp, #8
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	08004ec0 	.word	0x08004ec0

080013d0 <i2c_read>:

void i2c_read(uint8_t* data, uint16_t count) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	000a      	movs	r2, r1
 80013da:	1cbb      	adds	r3, r7, #2
 80013dc:	801a      	strh	r2, [r3, #0]
    HAL_I2C_Master_Receive(&hi2c1, _I2C_ADDRESS, data, count, _I2C_TIMEOUT);
 80013de:	1cbb      	adds	r3, r7, #2
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	4804      	ldr	r0, [pc, #16]	@ (80013f8 <i2c_read+0x28>)
 80013e6:	210a      	movs	r1, #10
 80013e8:	9100      	str	r1, [sp, #0]
 80013ea:	2148      	movs	r1, #72	@ 0x48
 80013ec:	f000 fe1a 	bl	8002024 <HAL_I2C_Master_Receive>
}
 80013f0:	46c0      	nop			@ (mov r8, r8)
 80013f2:	46bd      	mov	sp, r7
 80013f4:	b002      	add	sp, #8
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200001bc 	.word	0x200001bc

080013fc <i2c_write>:

void i2c_write(uint8_t* data, uint16_t count) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af02      	add	r7, sp, #8
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	000a      	movs	r2, r1
 8001406:	1cbb      	adds	r3, r7, #2
 8001408:	801a      	strh	r2, [r3, #0]
    HAL_I2C_Master_Transmit(&hi2c1, _I2C_ADDRESS, data, count, _I2C_TIMEOUT);
 800140a:	1cbb      	adds	r3, r7, #2
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	4804      	ldr	r0, [pc, #16]	@ (8001424 <i2c_write+0x28>)
 8001412:	210a      	movs	r1, #10
 8001414:	9100      	str	r1, [sp, #0]
 8001416:	2148      	movs	r1, #72	@ 0x48
 8001418:	f000 fcda 	bl	8001dd0 <HAL_I2C_Master_Transmit>
}
 800141c:	46c0      	nop			@ (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	b002      	add	sp, #8
 8001422:	bd80      	pop	{r7, pc}
 8001424:	200001bc 	.word	0x200001bc

08001428 <PN532_I2C_ReadData>:

int PN532_I2C_ReadData(uint8_t* data, uint16_t count) {
 8001428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800142a:	b08d      	sub	sp, #52	@ 0x34
 800142c:	af00      	add	r7, sp, #0
 800142e:	61f8      	str	r0, [r7, #28]
 8001430:	0008      	movs	r0, r1
 8001432:	231a      	movs	r3, #26
 8001434:	18f9      	adds	r1, r7, r3
 8001436:	8008      	strh	r0, [r1, #0]
 8001438:	4669      	mov	r1, sp
 800143a:	000e      	movs	r6, r1
    uint8_t status[] = {0x00};
 800143c:	2108      	movs	r1, #8
 800143e:	2318      	movs	r3, #24
 8001440:	18cb      	adds	r3, r1, r3
 8001442:	19d9      	adds	r1, r3, r7
 8001444:	483e      	ldr	r0, [pc, #248]	@ (8001540 <PN532_I2C_ReadData+0x118>)
 8001446:	7800      	ldrb	r0, [r0, #0]
 8001448:	7008      	strb	r0, [r1, #0]
    uint8_t frame[count + 1];
 800144a:	231a      	movs	r3, #26
 800144c:	18f9      	adds	r1, r7, r3
 800144e:	8809      	ldrh	r1, [r1, #0]
 8001450:	3101      	adds	r1, #1
 8001452:	1e48      	subs	r0, r1, #1
 8001454:	62b8      	str	r0, [r7, #40]	@ 0x28
 8001456:	0008      	movs	r0, r1
 8001458:	6138      	str	r0, [r7, #16]
 800145a:	2000      	movs	r0, #0
 800145c:	6178      	str	r0, [r7, #20]
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	0010      	movs	r0, r2
 8001464:	0f40      	lsrs	r0, r0, #29
 8001466:	613a      	str	r2, [r7, #16]
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	00dd      	lsls	r5, r3, #3
 800146c:	4305      	orrs	r5, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	00dc      	lsls	r4, r3, #3
 8001472:	0008      	movs	r0, r1
 8001474:	6038      	str	r0, [r7, #0]
 8001476:	2000      	movs	r0, #0
 8001478:	6078      	str	r0, [r7, #4]
 800147a:	683c      	ldr	r4, [r7, #0]
 800147c:	687d      	ldr	r5, [r7, #4]
 800147e:	0023      	movs	r3, r4
 8001480:	0f58      	lsrs	r0, r3, #29
 8001482:	002b      	movs	r3, r5
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	4303      	orrs	r3, r0
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	0023      	movs	r3, r4
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	000b      	movs	r3, r1
 8001496:	3307      	adds	r3, #7
 8001498:	08db      	lsrs	r3, r3, #3
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	466a      	mov	r2, sp
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	469d      	mov	sp, r3
 80014a2:	466b      	mov	r3, sp
 80014a4:	3300      	adds	r3, #0
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
    i2c_read(status, sizeof(status));
 80014a8:	2408      	movs	r4, #8
 80014aa:	2318      	movs	r3, #24
 80014ac:	18e3      	adds	r3, r4, r3
 80014ae:	19db      	adds	r3, r3, r7
 80014b0:	2101      	movs	r1, #1
 80014b2:	0018      	movs	r0, r3
 80014b4:	f7ff ff8c 	bl	80013d0 <i2c_read>
    if (status[0] != PN532_I2C_READY) {
 80014b8:	2318      	movs	r3, #24
 80014ba:	18e3      	adds	r3, r4, r3
 80014bc:	19db      	adds	r3, r3, r7
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d002      	beq.n	80014ca <PN532_I2C_ReadData+0xa2>
        return PN532_STATUS_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	425b      	negs	r3, r3
 80014c8:	e034      	b.n	8001534 <PN532_I2C_ReadData+0x10c>
    }
    i2c_read(frame, count + 1);
 80014ca:	231a      	movs	r3, #26
 80014cc:	18fb      	adds	r3, r7, r3
 80014ce:	881b      	ldrh	r3, [r3, #0]
 80014d0:	3301      	adds	r3, #1
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d6:	0011      	movs	r1, r2
 80014d8:	0018      	movs	r0, r3
 80014da:	f7ff ff79 	bl	80013d0 <i2c_read>
    for (uint8_t i = 0; i < count; i++) {
 80014de:	2317      	movs	r3, #23
 80014e0:	2218      	movs	r2, #24
 80014e2:	189b      	adds	r3, r3, r2
 80014e4:	19db      	adds	r3, r3, r7
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]
 80014ea:	e017      	b.n	800151c <PN532_I2C_ReadData+0xf4>
        data[i] = frame[i + 1];
 80014ec:	2017      	movs	r0, #23
 80014ee:	2318      	movs	r3, #24
 80014f0:	18c3      	adds	r3, r0, r3
 80014f2:	19db      	adds	r3, r3, r7
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	1c5a      	adds	r2, r3, #1
 80014f8:	2318      	movs	r3, #24
 80014fa:	18c3      	adds	r3, r0, r3
 80014fc:	19db      	adds	r3, r3, r7
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	69f9      	ldr	r1, [r7, #28]
 8001502:	18cb      	adds	r3, r1, r3
 8001504:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001506:	5c8a      	ldrb	r2, [r1, r2]
 8001508:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < count; i++) {
 800150a:	2318      	movs	r3, #24
 800150c:	18c3      	adds	r3, r0, r3
 800150e:	19db      	adds	r3, r3, r7
 8001510:	781a      	ldrb	r2, [r3, #0]
 8001512:	2318      	movs	r3, #24
 8001514:	18c3      	adds	r3, r0, r3
 8001516:	19db      	adds	r3, r3, r7
 8001518:	3201      	adds	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
 800151c:	2317      	movs	r3, #23
 800151e:	2218      	movs	r2, #24
 8001520:	189b      	adds	r3, r3, r2
 8001522:	19db      	adds	r3, r3, r7
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b29b      	uxth	r3, r3
 8001528:	221a      	movs	r2, #26
 800152a:	18ba      	adds	r2, r7, r2
 800152c:	8812      	ldrh	r2, [r2, #0]
 800152e:	429a      	cmp	r2, r3
 8001530:	d8dc      	bhi.n	80014ec <PN532_I2C_ReadData+0xc4>
    }
    return PN532_STATUS_OK;
 8001532:	2300      	movs	r3, #0
 8001534:	46b5      	mov	sp, r6
}
 8001536:	0018      	movs	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	b00d      	add	sp, #52	@ 0x34
 800153c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	08004ec8 	.word	0x08004ec8

08001544 <PN532_I2C_WriteData>:

int PN532_I2C_WriteData(uint8_t *data, uint16_t count) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	000a      	movs	r2, r1
 800154e:	1cbb      	adds	r3, r7, #2
 8001550:	801a      	strh	r2, [r3, #0]
    i2c_write(data, count);
 8001552:	1cbb      	adds	r3, r7, #2
 8001554:	881a      	ldrh	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	0011      	movs	r1, r2
 800155a:	0018      	movs	r0, r3
 800155c:	f7ff ff4e 	bl	80013fc <i2c_write>
    return PN532_STATUS_OK;
 8001560:	2300      	movs	r3, #0
}
 8001562:	0018      	movs	r0, r3
 8001564:	46bd      	mov	sp, r7
 8001566:	b002      	add	sp, #8
 8001568:	bd80      	pop	{r7, pc}
	...

0800156c <PN532_I2C_WaitReady>:

bool PN532_I2C_WaitReady(uint32_t timeout) {
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
    uint8_t status[] = {0x00};
 8001574:	2308      	movs	r3, #8
 8001576:	18fb      	adds	r3, r7, r3
 8001578:	4a11      	ldr	r2, [pc, #68]	@ (80015c0 <PN532_I2C_WaitReady+0x54>)
 800157a:	7812      	ldrb	r2, [r2, #0]
 800157c:	701a      	strb	r2, [r3, #0]
    uint32_t tickstart = HAL_GetTick();
 800157e:	f000 f8b1 	bl	80016e4 <HAL_GetTick>
 8001582:	0003      	movs	r3, r0
 8001584:	60fb      	str	r3, [r7, #12]
    while (HAL_GetTick() - tickstart < timeout) {
 8001586:	e00e      	b.n	80015a6 <PN532_I2C_WaitReady+0x3a>
        i2c_read(status, sizeof(status));
 8001588:	2408      	movs	r4, #8
 800158a:	193b      	adds	r3, r7, r4
 800158c:	2101      	movs	r1, #1
 800158e:	0018      	movs	r0, r3
 8001590:	f7ff ff1e 	bl	80013d0 <i2c_read>
        if (status[0] == PN532_I2C_READY) {
 8001594:	193b      	adds	r3, r7, r4
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d101      	bne.n	80015a0 <PN532_I2C_WaitReady+0x34>
            return true;
 800159c:	2301      	movs	r3, #1
 800159e:	e00b      	b.n	80015b8 <PN532_I2C_WaitReady+0x4c>
        } else {
            HAL_Delay(5);
 80015a0:	2005      	movs	r0, #5
 80015a2:	f000 f8a9 	bl	80016f8 <HAL_Delay>
    while (HAL_GetTick() - tickstart < timeout) {
 80015a6:	f000 f89d 	bl	80016e4 <HAL_GetTick>
 80015aa:	0002      	movs	r2, r0
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d8e8      	bhi.n	8001588 <PN532_I2C_WaitReady+0x1c>
        }
    }
    return false;
 80015b6:	2300      	movs	r3, #0
}
 80015b8:	0018      	movs	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b005      	add	sp, #20
 80015be:	bd90      	pop	{r4, r7, pc}
 80015c0:	08004ec8 	.word	0x08004ec8

080015c4 <PN532_I2C_Init>:
    HAL_GPIO_WritePin(PN532_REQ_GPIO_Port, PN532_REQ_Pin, GPIO_PIN_SET);
    HAL_Delay(500);
    return PN532_STATUS_OK;
}

void PN532_I2C_Init(PN532* pn532) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
    // init the pn532 functions
    //pn532->reset =  PN532_Reset;
    pn532->read_data = PN532_I2C_ReadData;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a07      	ldr	r2, [pc, #28]	@ (80015ec <PN532_I2C_Init+0x28>)
 80015d0:	605a      	str	r2, [r3, #4]
    pn532->write_data = PN532_I2C_WriteData;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a06      	ldr	r2, [pc, #24]	@ (80015f0 <PN532_I2C_Init+0x2c>)
 80015d6:	609a      	str	r2, [r3, #8]
    pn532->wait_ready = PN532_I2C_WaitReady;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a06      	ldr	r2, [pc, #24]	@ (80015f4 <PN532_I2C_Init+0x30>)
 80015dc:	60da      	str	r2, [r3, #12]
    //pn532->wakeup = PN532_I2C_Wakeup;
    pn532->log = PN532_Log;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a05      	ldr	r2, [pc, #20]	@ (80015f8 <PN532_I2C_Init+0x34>)
 80015e2:	615a      	str	r2, [r3, #20]

    // hardware wakeup
    //pn532->wakeup();
}
 80015e4:	46c0      	nop			@ (mov r8, r8)
 80015e6:	46bd      	mov	sp, r7
 80015e8:	b002      	add	sp, #8
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	08001429 	.word	0x08001429
 80015f0:	08001545 	.word	0x08001545
 80015f4:	0800156d 	.word	0x0800156d
 80015f8:	080013b1 	.word	0x080013b1

080015fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001602:	1dfb      	adds	r3, r7, #7
 8001604:	2200      	movs	r2, #0
 8001606:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001608:	2003      	movs	r0, #3
 800160a:	f000 f80f 	bl	800162c <HAL_InitTick>
 800160e:	1e03      	subs	r3, r0, #0
 8001610:	d003      	beq.n	800161a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001612:	1dfb      	adds	r3, r7, #7
 8001614:	2201      	movs	r2, #1
 8001616:	701a      	strb	r2, [r3, #0]
 8001618:	e001      	b.n	800161e <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800161a:	f7ff f935 	bl	8000888 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800161e:	1dfb      	adds	r3, r7, #7
 8001620:	781b      	ldrb	r3, [r3, #0]
}
 8001622:	0018      	movs	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	b002      	add	sp, #8
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800162c:	b590      	push	{r4, r7, lr}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001634:	230f      	movs	r3, #15
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	2200      	movs	r2, #0
 800163a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 800163c:	4b1d      	ldr	r3, [pc, #116]	@ (80016b4 <HAL_InitTick+0x88>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d02b      	beq.n	800169c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001644:	4b1c      	ldr	r3, [pc, #112]	@ (80016b8 <HAL_InitTick+0x8c>)
 8001646:	681c      	ldr	r4, [r3, #0]
 8001648:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <HAL_InitTick+0x88>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	0019      	movs	r1, r3
 800164e:	23fa      	movs	r3, #250	@ 0xfa
 8001650:	0098      	lsls	r0, r3, #2
 8001652:	f7fe fd6b 	bl	800012c <__udivsi3>
 8001656:	0003      	movs	r3, r0
 8001658:	0019      	movs	r1, r3
 800165a:	0020      	movs	r0, r4
 800165c:	f7fe fd66 	bl	800012c <__udivsi3>
 8001660:	0003      	movs	r3, r0
 8001662:	0018      	movs	r0, r3
 8001664:	f000 f93d 	bl	80018e2 <HAL_SYSTICK_Config>
 8001668:	1e03      	subs	r3, r0, #0
 800166a:	d112      	bne.n	8001692 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2b03      	cmp	r3, #3
 8001670:	d80a      	bhi.n	8001688 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	2301      	movs	r3, #1
 8001676:	425b      	negs	r3, r3
 8001678:	2200      	movs	r2, #0
 800167a:	0018      	movs	r0, r3
 800167c:	f000 f90c 	bl	8001898 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001680:	4b0e      	ldr	r3, [pc, #56]	@ (80016bc <HAL_InitTick+0x90>)
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	e00d      	b.n	80016a4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001688:	230f      	movs	r3, #15
 800168a:	18fb      	adds	r3, r7, r3
 800168c:	2201      	movs	r2, #1
 800168e:	701a      	strb	r2, [r3, #0]
 8001690:	e008      	b.n	80016a4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001692:	230f      	movs	r3, #15
 8001694:	18fb      	adds	r3, r7, r3
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	e003      	b.n	80016a4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800169c:	230f      	movs	r3, #15
 800169e:	18fb      	adds	r3, r7, r3
 80016a0:	2201      	movs	r2, #1
 80016a2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80016a4:	230f      	movs	r3, #15
 80016a6:	18fb      	adds	r3, r7, r3
 80016a8:	781b      	ldrb	r3, [r3, #0]
}
 80016aa:	0018      	movs	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	b005      	add	sp, #20
 80016b0:	bd90      	pop	{r4, r7, pc}
 80016b2:	46c0      	nop			@ (mov r8, r8)
 80016b4:	20000008 	.word	0x20000008
 80016b8:	20000000 	.word	0x20000000
 80016bc:	20000004 	.word	0x20000004

080016c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016c4:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <HAL_IncTick+0x1c>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	001a      	movs	r2, r3
 80016ca:	4b05      	ldr	r3, [pc, #20]	@ (80016e0 <HAL_IncTick+0x20>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	18d2      	adds	r2, r2, r3
 80016d0:	4b03      	ldr	r3, [pc, #12]	@ (80016e0 <HAL_IncTick+0x20>)
 80016d2:	601a      	str	r2, [r3, #0]
}
 80016d4:	46c0      	nop			@ (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	46c0      	nop			@ (mov r8, r8)
 80016dc:	20000008 	.word	0x20000008
 80016e0:	200002a8 	.word	0x200002a8

080016e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  return uwTick;
 80016e8:	4b02      	ldr	r3, [pc, #8]	@ (80016f4 <HAL_GetTick+0x10>)
 80016ea:	681b      	ldr	r3, [r3, #0]
}
 80016ec:	0018      	movs	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	200002a8 	.word	0x200002a8

080016f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001700:	f7ff fff0 	bl	80016e4 <HAL_GetTick>
 8001704:	0003      	movs	r3, r0
 8001706:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	3301      	adds	r3, #1
 8001710:	d005      	beq.n	800171e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001712:	4b0a      	ldr	r3, [pc, #40]	@ (800173c <HAL_Delay+0x44>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	001a      	movs	r2, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	189b      	adds	r3, r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	f7ff ffe0 	bl	80016e4 <HAL_GetTick>
 8001724:	0002      	movs	r2, r0
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	429a      	cmp	r2, r3
 800172e:	d8f7      	bhi.n	8001720 <HAL_Delay+0x28>
  {
  }
}
 8001730:	46c0      	nop			@ (mov r8, r8)
 8001732:	46c0      	nop			@ (mov r8, r8)
 8001734:	46bd      	mov	sp, r7
 8001736:	b004      	add	sp, #16
 8001738:	bd80      	pop	{r7, pc}
 800173a:	46c0      	nop			@ (mov r8, r8)
 800173c:	20000008 	.word	0x20000008

08001740 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	0002      	movs	r2, r0
 8001748:	1dfb      	adds	r3, r7, #7
 800174a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b7f      	cmp	r3, #127	@ 0x7f
 8001752:	d809      	bhi.n	8001768 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001754:	1dfb      	adds	r3, r7, #7
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	001a      	movs	r2, r3
 800175a:	231f      	movs	r3, #31
 800175c:	401a      	ands	r2, r3
 800175e:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <__NVIC_EnableIRQ+0x30>)
 8001760:	2101      	movs	r1, #1
 8001762:	4091      	lsls	r1, r2
 8001764:	000a      	movs	r2, r1
 8001766:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001768:	46c0      	nop			@ (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	b002      	add	sp, #8
 800176e:	bd80      	pop	{r7, pc}
 8001770:	e000e100 	.word	0xe000e100

08001774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001774:	b590      	push	{r4, r7, lr}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	0002      	movs	r2, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	1dfb      	adds	r3, r7, #7
 8001780:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001782:	1dfb      	adds	r3, r7, #7
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b7f      	cmp	r3, #127	@ 0x7f
 8001788:	d828      	bhi.n	80017dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800178a:	4a2f      	ldr	r2, [pc, #188]	@ (8001848 <__NVIC_SetPriority+0xd4>)
 800178c:	1dfb      	adds	r3, r7, #7
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b25b      	sxtb	r3, r3
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	33c0      	adds	r3, #192	@ 0xc0
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	589b      	ldr	r3, [r3, r2]
 800179a:	1dfa      	adds	r2, r7, #7
 800179c:	7812      	ldrb	r2, [r2, #0]
 800179e:	0011      	movs	r1, r2
 80017a0:	2203      	movs	r2, #3
 80017a2:	400a      	ands	r2, r1
 80017a4:	00d2      	lsls	r2, r2, #3
 80017a6:	21ff      	movs	r1, #255	@ 0xff
 80017a8:	4091      	lsls	r1, r2
 80017aa:	000a      	movs	r2, r1
 80017ac:	43d2      	mvns	r2, r2
 80017ae:	401a      	ands	r2, r3
 80017b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	019b      	lsls	r3, r3, #6
 80017b6:	22ff      	movs	r2, #255	@ 0xff
 80017b8:	401a      	ands	r2, r3
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	2303      	movs	r3, #3
 80017c2:	4003      	ands	r3, r0
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017c8:	481f      	ldr	r0, [pc, #124]	@ (8001848 <__NVIC_SetPriority+0xd4>)
 80017ca:	1dfb      	adds	r3, r7, #7
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	089b      	lsrs	r3, r3, #2
 80017d2:	430a      	orrs	r2, r1
 80017d4:	33c0      	adds	r3, #192	@ 0xc0
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017da:	e031      	b.n	8001840 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017dc:	4a1b      	ldr	r2, [pc, #108]	@ (800184c <__NVIC_SetPriority+0xd8>)
 80017de:	1dfb      	adds	r3, r7, #7
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	0019      	movs	r1, r3
 80017e4:	230f      	movs	r3, #15
 80017e6:	400b      	ands	r3, r1
 80017e8:	3b08      	subs	r3, #8
 80017ea:	089b      	lsrs	r3, r3, #2
 80017ec:	3306      	adds	r3, #6
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	18d3      	adds	r3, r2, r3
 80017f2:	3304      	adds	r3, #4
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	1dfa      	adds	r2, r7, #7
 80017f8:	7812      	ldrb	r2, [r2, #0]
 80017fa:	0011      	movs	r1, r2
 80017fc:	2203      	movs	r2, #3
 80017fe:	400a      	ands	r2, r1
 8001800:	00d2      	lsls	r2, r2, #3
 8001802:	21ff      	movs	r1, #255	@ 0xff
 8001804:	4091      	lsls	r1, r2
 8001806:	000a      	movs	r2, r1
 8001808:	43d2      	mvns	r2, r2
 800180a:	401a      	ands	r2, r3
 800180c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	019b      	lsls	r3, r3, #6
 8001812:	22ff      	movs	r2, #255	@ 0xff
 8001814:	401a      	ands	r2, r3
 8001816:	1dfb      	adds	r3, r7, #7
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	0018      	movs	r0, r3
 800181c:	2303      	movs	r3, #3
 800181e:	4003      	ands	r3, r0
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001824:	4809      	ldr	r0, [pc, #36]	@ (800184c <__NVIC_SetPriority+0xd8>)
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	001c      	movs	r4, r3
 800182c:	230f      	movs	r3, #15
 800182e:	4023      	ands	r3, r4
 8001830:	3b08      	subs	r3, #8
 8001832:	089b      	lsrs	r3, r3, #2
 8001834:	430a      	orrs	r2, r1
 8001836:	3306      	adds	r3, #6
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	18c3      	adds	r3, r0, r3
 800183c:	3304      	adds	r3, #4
 800183e:	601a      	str	r2, [r3, #0]
}
 8001840:	46c0      	nop			@ (mov r8, r8)
 8001842:	46bd      	mov	sp, r7
 8001844:	b003      	add	sp, #12
 8001846:	bd90      	pop	{r4, r7, pc}
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	1e5a      	subs	r2, r3, #1
 800185c:	2380      	movs	r3, #128	@ 0x80
 800185e:	045b      	lsls	r3, r3, #17
 8001860:	429a      	cmp	r2, r3
 8001862:	d301      	bcc.n	8001868 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001864:	2301      	movs	r3, #1
 8001866:	e010      	b.n	800188a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001868:	4b0a      	ldr	r3, [pc, #40]	@ (8001894 <SysTick_Config+0x44>)
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	3a01      	subs	r2, #1
 800186e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001870:	2301      	movs	r3, #1
 8001872:	425b      	negs	r3, r3
 8001874:	2103      	movs	r1, #3
 8001876:	0018      	movs	r0, r3
 8001878:	f7ff ff7c 	bl	8001774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800187c:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <SysTick_Config+0x44>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001882:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <SysTick_Config+0x44>)
 8001884:	2207      	movs	r2, #7
 8001886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001888:	2300      	movs	r3, #0
}
 800188a:	0018      	movs	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	b002      	add	sp, #8
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	e000e010 	.word	0xe000e010

08001898 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
 80018a2:	210f      	movs	r1, #15
 80018a4:	187b      	adds	r3, r7, r1
 80018a6:	1c02      	adds	r2, r0, #0
 80018a8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	187b      	adds	r3, r7, r1
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	0011      	movs	r1, r2
 80018b4:	0018      	movs	r0, r3
 80018b6:	f7ff ff5d 	bl	8001774 <__NVIC_SetPriority>
}
 80018ba:	46c0      	nop			@ (mov r8, r8)
 80018bc:	46bd      	mov	sp, r7
 80018be:	b004      	add	sp, #16
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	0002      	movs	r2, r0
 80018ca:	1dfb      	adds	r3, r7, #7
 80018cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018ce:	1dfb      	adds	r3, r7, #7
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	0018      	movs	r0, r3
 80018d6:	f7ff ff33 	bl	8001740 <__NVIC_EnableIRQ>
}
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	b002      	add	sp, #8
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	0018      	movs	r0, r3
 80018ee:	f7ff ffaf 	bl	8001850 <SysTick_Config>
 80018f2:	0003      	movs	r3, r0
}
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b002      	add	sp, #8
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001906:	2300      	movs	r3, #0
 8001908:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800190a:	e153      	b.n	8001bb4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	4091      	lsls	r1, r2
 8001916:	000a      	movs	r2, r1
 8001918:	4013      	ands	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d100      	bne.n	8001924 <HAL_GPIO_Init+0x28>
 8001922:	e144      	b.n	8001bae <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2b02      	cmp	r3, #2
 800192a:	d003      	beq.n	8001934 <HAL_GPIO_Init+0x38>
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b12      	cmp	r3, #18
 8001932:	d125      	bne.n	8001980 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	08da      	lsrs	r2, r3, #3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3208      	adds	r2, #8
 800193c:	0092      	lsls	r2, r2, #2
 800193e:	58d3      	ldr	r3, [r2, r3]
 8001940:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	2207      	movs	r2, #7
 8001946:	4013      	ands	r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	220f      	movs	r2, #15
 800194c:	409a      	lsls	r2, r3
 800194e:	0013      	movs	r3, r2
 8001950:	43da      	mvns	r2, r3
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	4013      	ands	r3, r2
 8001956:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	691b      	ldr	r3, [r3, #16]
 800195c:	220f      	movs	r2, #15
 800195e:	401a      	ands	r2, r3
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	2107      	movs	r1, #7
 8001964:	400b      	ands	r3, r1
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	409a      	lsls	r2, r3
 800196a:	0013      	movs	r3, r2
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	4313      	orrs	r3, r2
 8001970:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	08da      	lsrs	r2, r3, #3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	3208      	adds	r2, #8
 800197a:	0092      	lsls	r2, r2, #2
 800197c:	6979      	ldr	r1, [r7, #20]
 800197e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	2203      	movs	r2, #3
 800198c:	409a      	lsls	r2, r3
 800198e:	0013      	movs	r3, r2
 8001990:	43da      	mvns	r2, r3
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	4013      	ands	r3, r2
 8001996:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2203      	movs	r2, #3
 800199e:	401a      	ands	r2, r3
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	409a      	lsls	r2, r3
 80019a6:	0013      	movs	r3, r2
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d00b      	beq.n	80019d4 <HAL_GPIO_Init+0xd8>
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d007      	beq.n	80019d4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019c8:	2b11      	cmp	r3, #17
 80019ca:	d003      	beq.n	80019d4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	2b12      	cmp	r3, #18
 80019d2:	d130      	bne.n	8001a36 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	2203      	movs	r2, #3
 80019e0:	409a      	lsls	r2, r3
 80019e2:	0013      	movs	r3, r2
 80019e4:	43da      	mvns	r2, r3
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	4013      	ands	r3, r2
 80019ea:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	68da      	ldr	r2, [r3, #12]
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	409a      	lsls	r2, r3
 80019f6:	0013      	movs	r3, r2
 80019f8:	697a      	ldr	r2, [r7, #20]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	409a      	lsls	r2, r3
 8001a10:	0013      	movs	r3, r2
 8001a12:	43da      	mvns	r2, r3
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	4013      	ands	r3, r2
 8001a18:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	091b      	lsrs	r3, r3, #4
 8001a20:	2201      	movs	r2, #1
 8001a22:	401a      	ands	r2, r3
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	409a      	lsls	r2, r3
 8001a28:	0013      	movs	r3, r2
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b03      	cmp	r3, #3
 8001a3c:	d017      	beq.n	8001a6e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	2203      	movs	r2, #3
 8001a4a:	409a      	lsls	r2, r3
 8001a4c:	0013      	movs	r3, r2
 8001a4e:	43da      	mvns	r2, r3
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	4013      	ands	r3, r2
 8001a54:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	409a      	lsls	r2, r3
 8001a60:	0013      	movs	r3, r2
 8001a62:	697a      	ldr	r2, [r7, #20]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	2380      	movs	r3, #128	@ 0x80
 8001a74:	055b      	lsls	r3, r3, #21
 8001a76:	4013      	ands	r3, r2
 8001a78:	d100      	bne.n	8001a7c <HAL_GPIO_Init+0x180>
 8001a7a:	e098      	b.n	8001bae <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001a7c:	4a53      	ldr	r2, [pc, #332]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	089b      	lsrs	r3, r3, #2
 8001a82:	3318      	adds	r3, #24
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	589b      	ldr	r3, [r3, r2]
 8001a88:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	2203      	movs	r2, #3
 8001a8e:	4013      	ands	r3, r2
 8001a90:	00db      	lsls	r3, r3, #3
 8001a92:	220f      	movs	r2, #15
 8001a94:	409a      	lsls	r2, r3
 8001a96:	0013      	movs	r3, r2
 8001a98:	43da      	mvns	r2, r3
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	23a0      	movs	r3, #160	@ 0xa0
 8001aa4:	05db      	lsls	r3, r3, #23
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d019      	beq.n	8001ade <HAL_GPIO_Init+0x1e2>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a48      	ldr	r2, [pc, #288]	@ (8001bd0 <HAL_GPIO_Init+0x2d4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d013      	beq.n	8001ada <HAL_GPIO_Init+0x1de>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a47      	ldr	r2, [pc, #284]	@ (8001bd4 <HAL_GPIO_Init+0x2d8>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d00d      	beq.n	8001ad6 <HAL_GPIO_Init+0x1da>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a46      	ldr	r2, [pc, #280]	@ (8001bd8 <HAL_GPIO_Init+0x2dc>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d007      	beq.n	8001ad2 <HAL_GPIO_Init+0x1d6>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a45      	ldr	r2, [pc, #276]	@ (8001bdc <HAL_GPIO_Init+0x2e0>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d101      	bne.n	8001ace <HAL_GPIO_Init+0x1d2>
 8001aca:	2305      	movs	r3, #5
 8001acc:	e008      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ace:	2306      	movs	r3, #6
 8001ad0:	e006      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e004      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e002      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <HAL_GPIO_Init+0x1e4>
 8001ade:	2300      	movs	r3, #0
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	2103      	movs	r1, #3
 8001ae4:	400a      	ands	r2, r1
 8001ae6:	00d2      	lsls	r2, r2, #3
 8001ae8:	4093      	lsls	r3, r2
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001af0:	4936      	ldr	r1, [pc, #216]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	089b      	lsrs	r3, r3, #2
 8001af6:	3318      	adds	r3, #24
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001afe:	4a33      	ldr	r2, [pc, #204]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b00:	2380      	movs	r3, #128	@ 0x80
 8001b02:	58d3      	ldr	r3, [r2, r3]
 8001b04:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	43da      	mvns	r2, r3
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	2380      	movs	r3, #128	@ 0x80
 8001b16:	025b      	lsls	r3, r3, #9
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d003      	beq.n	8001b24 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001b24:	4929      	ldr	r1, [pc, #164]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b26:	2280      	movs	r2, #128	@ 0x80
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001b2c:	4a27      	ldr	r2, [pc, #156]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b2e:	2384      	movs	r3, #132	@ 0x84
 8001b30:	58d3      	ldr	r3, [r2, r3]
 8001b32:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	43da      	mvns	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	2380      	movs	r3, #128	@ 0x80
 8001b44:	029b      	lsls	r3, r3, #10
 8001b46:	4013      	ands	r3, r2
 8001b48:	d003      	beq.n	8001b52 <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8001b4a:	697a      	ldr	r2, [r7, #20]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001b52:	491e      	ldr	r1, [pc, #120]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b54:	2284      	movs	r2, #132	@ 0x84
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	43da      	mvns	r2, r3
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	4013      	ands	r3, r2
 8001b68:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685a      	ldr	r2, [r3, #4]
 8001b6e:	2380      	movs	r3, #128	@ 0x80
 8001b70:	035b      	lsls	r3, r3, #13
 8001b72:	4013      	ands	r3, r2
 8001b74:	d003      	beq.n	8001b7e <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8001b76:	697a      	ldr	r2, [r7, #20]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001b7e:	4b13      	ldr	r3, [pc, #76]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001b84:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	43da      	mvns	r2, r3
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	4013      	ands	r3, r2
 8001b92:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	2380      	movs	r3, #128	@ 0x80
 8001b9a:	039b      	lsls	r3, r3, #14
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001ba0:	697a      	ldr	r2, [r7, #20]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001ba8:	4b08      	ldr	r3, [pc, #32]	@ (8001bcc <HAL_GPIO_Init+0x2d0>)
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	40da      	lsrs	r2, r3
 8001bbc:	1e13      	subs	r3, r2, #0
 8001bbe:	d000      	beq.n	8001bc2 <HAL_GPIO_Init+0x2c6>
 8001bc0:	e6a4      	b.n	800190c <HAL_GPIO_Init+0x10>
  }
}
 8001bc2:	46c0      	nop			@ (mov r8, r8)
 8001bc4:	46c0      	nop			@ (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b006      	add	sp, #24
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40021800 	.word	0x40021800
 8001bd0:	50000400 	.word	0x50000400
 8001bd4:	50000800 	.word	0x50000800
 8001bd8:	50000c00 	.word	0x50000c00
 8001bdc:	50001400 	.word	0x50001400

08001be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	0008      	movs	r0, r1
 8001bea:	0011      	movs	r1, r2
 8001bec:	1cbb      	adds	r3, r7, #2
 8001bee:	1c02      	adds	r2, r0, #0
 8001bf0:	801a      	strh	r2, [r3, #0]
 8001bf2:	1c7b      	adds	r3, r7, #1
 8001bf4:	1c0a      	adds	r2, r1, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bf8:	1c7b      	adds	r3, r7, #1
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d004      	beq.n	8001c0a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c00:	1cbb      	adds	r3, r7, #2
 8001c02:	881a      	ldrh	r2, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c08:	e003      	b.n	8001c12 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c0a:	1cbb      	adds	r3, r7, #2
 8001c0c:	881a      	ldrh	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c12:	46c0      	nop			@ (mov r8, r8)
 8001c14:	46bd      	mov	sp, r7
 8001c16:	b002      	add	sp, #8
 8001c18:	bd80      	pop	{r7, pc}
	...

08001c1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	0002      	movs	r2, r0
 8001c24:	1dbb      	adds	r3, r7, #6
 8001c26:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001c28:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	1dba      	adds	r2, r7, #6
 8001c2e:	8812      	ldrh	r2, [r2, #0]
 8001c30:	4013      	ands	r3, r2
 8001c32:	d008      	beq.n	8001c46 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001c34:	4b0d      	ldr	r3, [pc, #52]	@ (8001c6c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001c36:	1dba      	adds	r2, r7, #6
 8001c38:	8812      	ldrh	r2, [r2, #0]
 8001c3a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001c3c:	1dbb      	adds	r3, r7, #6
 8001c3e:	881b      	ldrh	r3, [r3, #0]
 8001c40:	0018      	movs	r0, r3
 8001c42:	f000 f815 	bl	8001c70 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8001c46:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	1dba      	adds	r2, r7, #6
 8001c4c:	8812      	ldrh	r2, [r2, #0]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d008      	beq.n	8001c64 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001c52:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001c54:	1dba      	adds	r2, r7, #6
 8001c56:	8812      	ldrh	r2, [r2, #0]
 8001c58:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001c5a:	1dbb      	adds	r3, r7, #6
 8001c5c:	881b      	ldrh	r3, [r3, #0]
 8001c5e:	0018      	movs	r0, r3
 8001c60:	f7fe fde6 	bl	8000830 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001c64:	46c0      	nop			@ (mov r8, r8)
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b002      	add	sp, #8
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40021800 	.word	0x40021800

08001c70 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	0002      	movs	r2, r0
 8001c78:	1dbb      	adds	r3, r7, #6
 8001c7a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001c7c:	46c0      	nop			@ (mov r8, r8)
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	b002      	add	sp, #8
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e08f      	b.n	8001db6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2241      	movs	r2, #65	@ 0x41
 8001c9a:	5c9b      	ldrb	r3, [r3, r2]
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d107      	bne.n	8001cb2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2240      	movs	r2, #64	@ 0x40
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	0018      	movs	r0, r3
 8001cae:	f7fe fe0f 	bl	80008d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2241      	movs	r2, #65	@ 0x41
 8001cb6:	2124      	movs	r1, #36	@ 0x24
 8001cb8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	438a      	bics	r2, r1
 8001cc8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	493b      	ldr	r1, [pc, #236]	@ (8001dc0 <HAL_I2C_Init+0x13c>)
 8001cd4:	400a      	ands	r2, r1
 8001cd6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4938      	ldr	r1, [pc, #224]	@ (8001dc4 <HAL_I2C_Init+0x140>)
 8001ce4:	400a      	ands	r2, r1
 8001ce6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d108      	bne.n	8001d02 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689a      	ldr	r2, [r3, #8]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2180      	movs	r1, #128	@ 0x80
 8001cfa:	0209      	lsls	r1, r1, #8
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	e007      	b.n	8001d12 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2184      	movs	r1, #132	@ 0x84
 8001d0c:	0209      	lsls	r1, r1, #8
 8001d0e:	430a      	orrs	r2, r1
 8001d10:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d109      	bne.n	8001d2e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2180      	movs	r1, #128	@ 0x80
 8001d26:	0109      	lsls	r1, r1, #4
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	605a      	str	r2, [r3, #4]
 8001d2c:	e007      	b.n	8001d3e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	685a      	ldr	r2, [r3, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4923      	ldr	r1, [pc, #140]	@ (8001dc8 <HAL_I2C_Init+0x144>)
 8001d3a:	400a      	ands	r2, r1
 8001d3c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	685a      	ldr	r2, [r3, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4920      	ldr	r1, [pc, #128]	@ (8001dcc <HAL_I2C_Init+0x148>)
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	491a      	ldr	r1, [pc, #104]	@ (8001dc4 <HAL_I2C_Init+0x140>)
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	691a      	ldr	r2, [r3, #16]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	695b      	ldr	r3, [r3, #20]
 8001d66:	431a      	orrs	r2, r3
 8001d68:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	430a      	orrs	r2, r1
 8001d76:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	69d9      	ldr	r1, [r3, #28]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a1a      	ldr	r2, [r3, #32]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	430a      	orrs	r2, r1
 8001d86:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2101      	movs	r1, #1
 8001d94:	430a      	orrs	r2, r1
 8001d96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2241      	movs	r2, #65	@ 0x41
 8001da2:	2120      	movs	r1, #32
 8001da4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2242      	movs	r2, #66	@ 0x42
 8001db0:	2100      	movs	r1, #0
 8001db2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	0018      	movs	r0, r3
 8001db8:	46bd      	mov	sp, r7
 8001dba:	b002      	add	sp, #8
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	46c0      	nop			@ (mov r8, r8)
 8001dc0:	f0ffffff 	.word	0xf0ffffff
 8001dc4:	ffff7fff 	.word	0xffff7fff
 8001dc8:	fffff7ff 	.word	0xfffff7ff
 8001dcc:	02008000 	.word	0x02008000

08001dd0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b089      	sub	sp, #36	@ 0x24
 8001dd4:	af02      	add	r7, sp, #8
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	0008      	movs	r0, r1
 8001dda:	607a      	str	r2, [r7, #4]
 8001ddc:	0019      	movs	r1, r3
 8001dde:	230a      	movs	r3, #10
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	1c02      	adds	r2, r0, #0
 8001de4:	801a      	strh	r2, [r3, #0]
 8001de6:	2308      	movs	r3, #8
 8001de8:	18fb      	adds	r3, r7, r3
 8001dea:	1c0a      	adds	r2, r1, #0
 8001dec:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2241      	movs	r2, #65	@ 0x41
 8001df2:	5c9b      	ldrb	r3, [r3, r2]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b20      	cmp	r3, #32
 8001df8:	d000      	beq.n	8001dfc <HAL_I2C_Master_Transmit+0x2c>
 8001dfa:	e10a      	b.n	8002012 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2240      	movs	r2, #64	@ 0x40
 8001e00:	5c9b      	ldrb	r3, [r3, r2]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d101      	bne.n	8001e0a <HAL_I2C_Master_Transmit+0x3a>
 8001e06:	2302      	movs	r3, #2
 8001e08:	e104      	b.n	8002014 <HAL_I2C_Master_Transmit+0x244>
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2240      	movs	r2, #64	@ 0x40
 8001e0e:	2101      	movs	r1, #1
 8001e10:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e12:	f7ff fc67 	bl	80016e4 <HAL_GetTick>
 8001e16:	0003      	movs	r3, r0
 8001e18:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e1a:	2380      	movs	r3, #128	@ 0x80
 8001e1c:	0219      	lsls	r1, r3, #8
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	2319      	movs	r3, #25
 8001e26:	2201      	movs	r2, #1
 8001e28:	f000 fa26 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8001e2c:	1e03      	subs	r3, r0, #0
 8001e2e:	d001      	beq.n	8001e34 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e0ef      	b.n	8002014 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2241      	movs	r2, #65	@ 0x41
 8001e38:	2121      	movs	r1, #33	@ 0x21
 8001e3a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2242      	movs	r2, #66	@ 0x42
 8001e40:	2110      	movs	r1, #16
 8001e42:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2200      	movs	r2, #0
 8001e48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2208      	movs	r2, #8
 8001e54:	18ba      	adds	r2, r7, r2
 8001e56:	8812      	ldrh	r2, [r2, #0]
 8001e58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	2bff      	cmp	r3, #255	@ 0xff
 8001e68:	d906      	bls.n	8001e78 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	22ff      	movs	r2, #255	@ 0xff
 8001e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001e70:	2380      	movs	r3, #128	@ 0x80
 8001e72:	045b      	lsls	r3, r3, #17
 8001e74:	617b      	str	r3, [r7, #20]
 8001e76:	e007      	b.n	8001e88 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001e82:	2380      	movs	r3, #128	@ 0x80
 8001e84:	049b      	lsls	r3, r3, #18
 8001e86:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d027      	beq.n	8001ee0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e94:	781a      	ldrb	r2, [r3, #0]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea0:	1c5a      	adds	r2, r3, #1
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	3b01      	subs	r3, #1
 8001eae:	b29a      	uxth	r2, r3
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	697c      	ldr	r4, [r7, #20]
 8001ecc:	230a      	movs	r3, #10
 8001ece:	18fb      	adds	r3, r7, r3
 8001ed0:	8819      	ldrh	r1, [r3, #0]
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	4b51      	ldr	r3, [pc, #324]	@ (800201c <HAL_I2C_Master_Transmit+0x24c>)
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	0023      	movs	r3, r4
 8001eda:	f000 fc45 	bl	8002768 <I2C_TransferConfig>
 8001ede:	e06f      	b.n	8001fc0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	697c      	ldr	r4, [r7, #20]
 8001ee8:	230a      	movs	r3, #10
 8001eea:	18fb      	adds	r3, r7, r3
 8001eec:	8819      	ldrh	r1, [r3, #0]
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	4b4a      	ldr	r3, [pc, #296]	@ (800201c <HAL_I2C_Master_Transmit+0x24c>)
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	0023      	movs	r3, r4
 8001ef6:	f000 fc37 	bl	8002768 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001efa:	e061      	b.n	8001fc0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	0018      	movs	r0, r3
 8001f04:	f000 fa10 	bl	8002328 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f08:	1e03      	subs	r3, r0, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e081      	b.n	8002014 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f14:	781a      	ldrb	r2, [r3, #0]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f20:	1c5a      	adds	r2, r3, #1
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d03a      	beq.n	8001fc0 <HAL_I2C_Master_Transmit+0x1f0>
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d136      	bne.n	8001fc0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f54:	68f8      	ldr	r0, [r7, #12]
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	0013      	movs	r3, r2
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2180      	movs	r1, #128	@ 0x80
 8001f60:	f000 f98a 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8001f64:	1e03      	subs	r3, r0, #0
 8001f66:	d001      	beq.n	8001f6c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e053      	b.n	8002014 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2bff      	cmp	r3, #255	@ 0xff
 8001f74:	d911      	bls.n	8001f9a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	22ff      	movs	r2, #255	@ 0xff
 8001f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	2380      	movs	r3, #128	@ 0x80
 8001f84:	045c      	lsls	r4, r3, #17
 8001f86:	230a      	movs	r3, #10
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	8819      	ldrh	r1, [r3, #0]
 8001f8c:	68f8      	ldr	r0, [r7, #12]
 8001f8e:	2300      	movs	r3, #0
 8001f90:	9300      	str	r3, [sp, #0]
 8001f92:	0023      	movs	r3, r4
 8001f94:	f000 fbe8 	bl	8002768 <I2C_TransferConfig>
 8001f98:	e012      	b.n	8001fc0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	2380      	movs	r3, #128	@ 0x80
 8001fac:	049c      	lsls	r4, r3, #18
 8001fae:	230a      	movs	r3, #10
 8001fb0:	18fb      	adds	r3, r7, r3
 8001fb2:	8819      	ldrh	r1, [r3, #0]
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	0023      	movs	r3, r4
 8001fbc:	f000 fbd4 	bl	8002768 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d198      	bne.n	8001efc <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f000 f9ef 	bl	80023b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001fd6:	1e03      	subs	r3, r0, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e01a      	b.n	8002014 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	490b      	ldr	r1, [pc, #44]	@ (8002020 <HAL_I2C_Master_Transmit+0x250>)
 8001ff2:	400a      	ands	r2, r1
 8001ff4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2241      	movs	r2, #65	@ 0x41
 8001ffa:	2120      	movs	r1, #32
 8001ffc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2242      	movs	r2, #66	@ 0x42
 8002002:	2100      	movs	r1, #0
 8002004:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2240      	movs	r2, #64	@ 0x40
 800200a:	2100      	movs	r1, #0
 800200c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	e000      	b.n	8002014 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002012:	2302      	movs	r3, #2
  }
}
 8002014:	0018      	movs	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	b007      	add	sp, #28
 800201a:	bd90      	pop	{r4, r7, pc}
 800201c:	80002000 	.word	0x80002000
 8002020:	fe00e800 	.word	0xfe00e800

08002024 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002024:	b590      	push	{r4, r7, lr}
 8002026:	b089      	sub	sp, #36	@ 0x24
 8002028:	af02      	add	r7, sp, #8
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	0008      	movs	r0, r1
 800202e:	607a      	str	r2, [r7, #4]
 8002030:	0019      	movs	r1, r3
 8002032:	230a      	movs	r3, #10
 8002034:	18fb      	adds	r3, r7, r3
 8002036:	1c02      	adds	r2, r0, #0
 8002038:	801a      	strh	r2, [r3, #0]
 800203a:	2308      	movs	r3, #8
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	1c0a      	adds	r2, r1, #0
 8002040:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2241      	movs	r2, #65	@ 0x41
 8002046:	5c9b      	ldrb	r3, [r3, r2]
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b20      	cmp	r3, #32
 800204c:	d000      	beq.n	8002050 <HAL_I2C_Master_Receive+0x2c>
 800204e:	e0e8      	b.n	8002222 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2240      	movs	r2, #64	@ 0x40
 8002054:	5c9b      	ldrb	r3, [r3, r2]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d101      	bne.n	800205e <HAL_I2C_Master_Receive+0x3a>
 800205a:	2302      	movs	r3, #2
 800205c:	e0e2      	b.n	8002224 <HAL_I2C_Master_Receive+0x200>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2240      	movs	r2, #64	@ 0x40
 8002062:	2101      	movs	r1, #1
 8002064:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002066:	f7ff fb3d 	bl	80016e4 <HAL_GetTick>
 800206a:	0003      	movs	r3, r0
 800206c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800206e:	2380      	movs	r3, #128	@ 0x80
 8002070:	0219      	lsls	r1, r3, #8
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2319      	movs	r3, #25
 800207a:	2201      	movs	r2, #1
 800207c:	f000 f8fc 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8002080:	1e03      	subs	r3, r0, #0
 8002082:	d001      	beq.n	8002088 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e0cd      	b.n	8002224 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2241      	movs	r2, #65	@ 0x41
 800208c:	2122      	movs	r1, #34	@ 0x22
 800208e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2242      	movs	r2, #66	@ 0x42
 8002094:	2110      	movs	r1, #16
 8002096:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2208      	movs	r2, #8
 80020a8:	18ba      	adds	r2, r7, r2
 80020aa:	8812      	ldrh	r2, [r2, #0]
 80020ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2200      	movs	r2, #0
 80020b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	2bff      	cmp	r3, #255	@ 0xff
 80020bc:	d911      	bls.n	80020e2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	22ff      	movs	r2, #255	@ 0xff
 80020c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	2380      	movs	r3, #128	@ 0x80
 80020cc:	045c      	lsls	r4, r3, #17
 80020ce:	230a      	movs	r3, #10
 80020d0:	18fb      	adds	r3, r7, r3
 80020d2:	8819      	ldrh	r1, [r3, #0]
 80020d4:	68f8      	ldr	r0, [r7, #12]
 80020d6:	4b55      	ldr	r3, [pc, #340]	@ (800222c <HAL_I2C_Master_Receive+0x208>)
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	0023      	movs	r3, r4
 80020dc:	f000 fb44 	bl	8002768 <I2C_TransferConfig>
 80020e0:	e076      	b.n	80021d0 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	2380      	movs	r3, #128	@ 0x80
 80020f4:	049c      	lsls	r4, r3, #18
 80020f6:	230a      	movs	r3, #10
 80020f8:	18fb      	adds	r3, r7, r3
 80020fa:	8819      	ldrh	r1, [r3, #0]
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	4b4b      	ldr	r3, [pc, #300]	@ (800222c <HAL_I2C_Master_Receive+0x208>)
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	0023      	movs	r3, r4
 8002104:	f000 fb30 	bl	8002768 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002108:	e062      	b.n	80021d0 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	0018      	movs	r0, r3
 8002112:	f000 f993 	bl	800243c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002116:	1e03      	subs	r3, r0, #0
 8002118:	d001      	beq.n	800211e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e082      	b.n	8002224 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002128:	b2d2      	uxtb	r2, r2
 800212a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002130:	1c5a      	adds	r2, r3, #1
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800213a:	3b01      	subs	r3, #1
 800213c:	b29a      	uxth	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002146:	b29b      	uxth	r3, r3
 8002148:	3b01      	subs	r3, #1
 800214a:	b29a      	uxth	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002154:	b29b      	uxth	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d03a      	beq.n	80021d0 <HAL_I2C_Master_Receive+0x1ac>
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800215e:	2b00      	cmp	r3, #0
 8002160:	d136      	bne.n	80021d0 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002162:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	0013      	movs	r3, r2
 800216c:	2200      	movs	r2, #0
 800216e:	2180      	movs	r1, #128	@ 0x80
 8002170:	f000 f882 	bl	8002278 <I2C_WaitOnFlagUntilTimeout>
 8002174:	1e03      	subs	r3, r0, #0
 8002176:	d001      	beq.n	800217c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e053      	b.n	8002224 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002180:	b29b      	uxth	r3, r3
 8002182:	2bff      	cmp	r3, #255	@ 0xff
 8002184:	d911      	bls.n	80021aa <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	22ff      	movs	r2, #255	@ 0xff
 800218a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002190:	b2da      	uxtb	r2, r3
 8002192:	2380      	movs	r3, #128	@ 0x80
 8002194:	045c      	lsls	r4, r3, #17
 8002196:	230a      	movs	r3, #10
 8002198:	18fb      	adds	r3, r7, r3
 800219a:	8819      	ldrh	r1, [r3, #0]
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	2300      	movs	r3, #0
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	0023      	movs	r3, r4
 80021a4:	f000 fae0 	bl	8002768 <I2C_TransferConfig>
 80021a8:	e012      	b.n	80021d0 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	2380      	movs	r3, #128	@ 0x80
 80021bc:	049c      	lsls	r4, r3, #18
 80021be:	230a      	movs	r3, #10
 80021c0:	18fb      	adds	r3, r7, r3
 80021c2:	8819      	ldrh	r1, [r3, #0]
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	2300      	movs	r3, #0
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	0023      	movs	r3, r4
 80021cc:	f000 facc 	bl	8002768 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d197      	bne.n	800210a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	0018      	movs	r0, r3
 80021e2:	f000 f8e7 	bl	80023b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021e6:	1e03      	subs	r3, r0, #0
 80021e8:	d001      	beq.n	80021ee <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e01a      	b.n	8002224 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2220      	movs	r2, #32
 80021f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	490b      	ldr	r1, [pc, #44]	@ (8002230 <HAL_I2C_Master_Receive+0x20c>)
 8002202:	400a      	ands	r2, r1
 8002204:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2241      	movs	r2, #65	@ 0x41
 800220a:	2120      	movs	r1, #32
 800220c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2242      	movs	r2, #66	@ 0x42
 8002212:	2100      	movs	r1, #0
 8002214:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2240      	movs	r2, #64	@ 0x40
 800221a:	2100      	movs	r1, #0
 800221c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e000      	b.n	8002224 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8002222:	2302      	movs	r3, #2
  }
}
 8002224:	0018      	movs	r0, r3
 8002226:	46bd      	mov	sp, r7
 8002228:	b007      	add	sp, #28
 800222a:	bd90      	pop	{r4, r7, pc}
 800222c:	80002400 	.word	0x80002400
 8002230:	fe00e800 	.word	0xfe00e800

08002234 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	2202      	movs	r2, #2
 8002244:	4013      	ands	r3, r2
 8002246:	2b02      	cmp	r3, #2
 8002248:	d103      	bne.n	8002252 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2200      	movs	r2, #0
 8002250:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	2201      	movs	r2, #1
 800225a:	4013      	ands	r3, r2
 800225c:	2b01      	cmp	r3, #1
 800225e:	d007      	beq.n	8002270 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	699a      	ldr	r2, [r3, #24]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2101      	movs	r1, #1
 800226c:	430a      	orrs	r2, r1
 800226e:	619a      	str	r2, [r3, #24]
  }
}
 8002270:	46c0      	nop			@ (mov r8, r8)
 8002272:	46bd      	mov	sp, r7
 8002274:	b002      	add	sp, #8
 8002276:	bd80      	pop	{r7, pc}

08002278 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	60b9      	str	r1, [r7, #8]
 8002282:	603b      	str	r3, [r7, #0]
 8002284:	1dfb      	adds	r3, r7, #7
 8002286:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002288:	e03a      	b.n	8002300 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	6839      	ldr	r1, [r7, #0]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	0018      	movs	r0, r3
 8002292:	f000 f971 	bl	8002578 <I2C_IsErrorOccurred>
 8002296:	1e03      	subs	r3, r0, #0
 8002298:	d001      	beq.n	800229e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e040      	b.n	8002320 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	3301      	adds	r3, #1
 80022a2:	d02d      	beq.n	8002300 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022a4:	f7ff fa1e 	bl	80016e4 <HAL_GetTick>
 80022a8:	0002      	movs	r2, r0
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d302      	bcc.n	80022ba <I2C_WaitOnFlagUntilTimeout+0x42>
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d122      	bne.n	8002300 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	4013      	ands	r3, r2
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	425a      	negs	r2, r3
 80022ca:	4153      	adcs	r3, r2
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	001a      	movs	r2, r3
 80022d0:	1dfb      	adds	r3, r7, #7
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d113      	bne.n	8002300 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022dc:	2220      	movs	r2, #32
 80022de:	431a      	orrs	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2241      	movs	r2, #65	@ 0x41
 80022e8:	2120      	movs	r1, #32
 80022ea:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2242      	movs	r2, #66	@ 0x42
 80022f0:	2100      	movs	r1, #0
 80022f2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2240      	movs	r2, #64	@ 0x40
 80022f8:	2100      	movs	r1, #0
 80022fa:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e00f      	b.n	8002320 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	4013      	ands	r3, r2
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	425a      	negs	r2, r3
 8002310:	4153      	adcs	r3, r2
 8002312:	b2db      	uxtb	r3, r3
 8002314:	001a      	movs	r2, r3
 8002316:	1dfb      	adds	r3, r7, #7
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d0b5      	beq.n	800228a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	0018      	movs	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	b004      	add	sp, #16
 8002326:	bd80      	pop	{r7, pc}

08002328 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002334:	e032      	b.n	800239c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68b9      	ldr	r1, [r7, #8]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	0018      	movs	r0, r3
 800233e:	f000 f91b 	bl	8002578 <I2C_IsErrorOccurred>
 8002342:	1e03      	subs	r3, r0, #0
 8002344:	d001      	beq.n	800234a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e030      	b.n	80023ac <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	3301      	adds	r3, #1
 800234e:	d025      	beq.n	800239c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002350:	f7ff f9c8 	bl	80016e4 <HAL_GetTick>
 8002354:	0002      	movs	r2, r0
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	429a      	cmp	r2, r3
 800235e:	d302      	bcc.n	8002366 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d11a      	bne.n	800239c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	2202      	movs	r2, #2
 800236e:	4013      	ands	r3, r2
 8002370:	2b02      	cmp	r3, #2
 8002372:	d013      	beq.n	800239c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002378:	2220      	movs	r2, #32
 800237a:	431a      	orrs	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2241      	movs	r2, #65	@ 0x41
 8002384:	2120      	movs	r1, #32
 8002386:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2242      	movs	r2, #66	@ 0x42
 800238c:	2100      	movs	r1, #0
 800238e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2240      	movs	r2, #64	@ 0x40
 8002394:	2100      	movs	r1, #0
 8002396:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e007      	b.n	80023ac <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	2202      	movs	r2, #2
 80023a4:	4013      	ands	r3, r2
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d1c5      	bne.n	8002336 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	0018      	movs	r0, r3
 80023ae:	46bd      	mov	sp, r7
 80023b0:	b004      	add	sp, #16
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023c0:	e02f      	b.n	8002422 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	68b9      	ldr	r1, [r7, #8]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	0018      	movs	r0, r3
 80023ca:	f000 f8d5 	bl	8002578 <I2C_IsErrorOccurred>
 80023ce:	1e03      	subs	r3, r0, #0
 80023d0:	d001      	beq.n	80023d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e02d      	b.n	8002432 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023d6:	f7ff f985 	bl	80016e4 <HAL_GetTick>
 80023da:	0002      	movs	r2, r0
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	68ba      	ldr	r2, [r7, #8]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d302      	bcc.n	80023ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d11a      	bne.n	8002422 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	2220      	movs	r2, #32
 80023f4:	4013      	ands	r3, r2
 80023f6:	2b20      	cmp	r3, #32
 80023f8:	d013      	beq.n	8002422 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	2220      	movs	r2, #32
 8002400:	431a      	orrs	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2241      	movs	r2, #65	@ 0x41
 800240a:	2120      	movs	r1, #32
 800240c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2242      	movs	r2, #66	@ 0x42
 8002412:	2100      	movs	r1, #0
 8002414:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2240      	movs	r2, #64	@ 0x40
 800241a:	2100      	movs	r1, #0
 800241c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e007      	b.n	8002432 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	2220      	movs	r2, #32
 800242a:	4013      	ands	r3, r2
 800242c:	2b20      	cmp	r3, #32
 800242e:	d1c8      	bne.n	80023c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	0018      	movs	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	b004      	add	sp, #16
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002448:	2317      	movs	r3, #23
 800244a:	18fb      	adds	r3, r7, r3
 800244c:	2200      	movs	r2, #0
 800244e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002450:	e07b      	b.n	800254a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	0018      	movs	r0, r3
 800245a:	f000 f88d 	bl	8002578 <I2C_IsErrorOccurred>
 800245e:	1e03      	subs	r3, r0, #0
 8002460:	d003      	beq.n	800246a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8002462:	2317      	movs	r3, #23
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	2201      	movs	r2, #1
 8002468:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	2220      	movs	r2, #32
 8002472:	4013      	ands	r3, r2
 8002474:	2b20      	cmp	r3, #32
 8002476:	d140      	bne.n	80024fa <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8002478:	2117      	movs	r1, #23
 800247a:	187b      	adds	r3, r7, r1
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d13b      	bne.n	80024fa <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	2204      	movs	r2, #4
 800248a:	4013      	ands	r3, r2
 800248c:	2b04      	cmp	r3, #4
 800248e:	d106      	bne.n	800249e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002494:	2b00      	cmp	r3, #0
 8002496:	d002      	beq.n	800249e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002498:	187b      	adds	r3, r7, r1
 800249a:	2200      	movs	r2, #0
 800249c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	2210      	movs	r2, #16
 80024a6:	4013      	ands	r3, r2
 80024a8:	2b10      	cmp	r3, #16
 80024aa:	d123      	bne.n	80024f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2210      	movs	r2, #16
 80024b2:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2204      	movs	r2, #4
 80024b8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2220      	movs	r2, #32
 80024c0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	685a      	ldr	r2, [r3, #4]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4929      	ldr	r1, [pc, #164]	@ (8002574 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80024ce:	400a      	ands	r2, r1
 80024d0:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2241      	movs	r2, #65	@ 0x41
 80024d6:	2120      	movs	r1, #32
 80024d8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2242      	movs	r2, #66	@ 0x42
 80024de:	2100      	movs	r1, #0
 80024e0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2240      	movs	r2, #64	@ 0x40
 80024e6:	2100      	movs	r1, #0
 80024e8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80024ea:	2317      	movs	r3, #23
 80024ec:	18fb      	adds	r3, r7, r3
 80024ee:	2201      	movs	r2, #1
 80024f0:	701a      	strb	r2, [r3, #0]
 80024f2:	e002      	b.n	80024fa <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2200      	movs	r2, #0
 80024f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80024fa:	f7ff f8f3 	bl	80016e4 <HAL_GetTick>
 80024fe:	0002      	movs	r2, r0
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	429a      	cmp	r2, r3
 8002508:	d302      	bcc.n	8002510 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d11c      	bne.n	800254a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002510:	2017      	movs	r0, #23
 8002512:	183b      	adds	r3, r7, r0
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d117      	bne.n	800254a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	2204      	movs	r2, #4
 8002522:	4013      	ands	r3, r2
 8002524:	2b04      	cmp	r3, #4
 8002526:	d010      	beq.n	800254a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252c:	2220      	movs	r2, #32
 800252e:	431a      	orrs	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2241      	movs	r2, #65	@ 0x41
 8002538:	2120      	movs	r1, #32
 800253a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2240      	movs	r2, #64	@ 0x40
 8002540:	2100      	movs	r1, #0
 8002542:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002544:	183b      	adds	r3, r7, r0
 8002546:	2201      	movs	r2, #1
 8002548:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	2204      	movs	r2, #4
 8002552:	4013      	ands	r3, r2
 8002554:	2b04      	cmp	r3, #4
 8002556:	d005      	beq.n	8002564 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8002558:	2317      	movs	r3, #23
 800255a:	18fb      	adds	r3, r7, r3
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d100      	bne.n	8002564 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8002562:	e776      	b.n	8002452 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8002564:	2317      	movs	r3, #23
 8002566:	18fb      	adds	r3, r7, r3
 8002568:	781b      	ldrb	r3, [r3, #0]
}
 800256a:	0018      	movs	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	b006      	add	sp, #24
 8002570:	bd80      	pop	{r7, pc}
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	fe00e800 	.word	0xfe00e800

08002578 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b08a      	sub	sp, #40	@ 0x28
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002584:	2327      	movs	r3, #39	@ 0x27
 8002586:	18fb      	adds	r3, r7, r3
 8002588:	2200      	movs	r2, #0
 800258a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002594:	2300      	movs	r3, #0
 8002596:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	2210      	movs	r2, #16
 80025a0:	4013      	ands	r3, r2
 80025a2:	d100      	bne.n	80025a6 <I2C_IsErrorOccurred+0x2e>
 80025a4:	e079      	b.n	800269a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2210      	movs	r2, #16
 80025ac:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025ae:	e057      	b.n	8002660 <I2C_IsErrorOccurred+0xe8>
 80025b0:	2227      	movs	r2, #39	@ 0x27
 80025b2:	18bb      	adds	r3, r7, r2
 80025b4:	18ba      	adds	r2, r7, r2
 80025b6:	7812      	ldrb	r2, [r2, #0]
 80025b8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	3301      	adds	r3, #1
 80025be:	d04f      	beq.n	8002660 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80025c0:	f7ff f890 	bl	80016e4 <HAL_GetTick>
 80025c4:	0002      	movs	r2, r0
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	68ba      	ldr	r2, [r7, #8]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d302      	bcc.n	80025d6 <I2C_IsErrorOccurred+0x5e>
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d144      	bne.n	8002660 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	2380      	movs	r3, #128	@ 0x80
 80025de:	01db      	lsls	r3, r3, #7
 80025e0:	4013      	ands	r3, r2
 80025e2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80025e4:	2013      	movs	r0, #19
 80025e6:	183b      	adds	r3, r7, r0
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	2142      	movs	r1, #66	@ 0x42
 80025ec:	5c52      	ldrb	r2, [r2, r1]
 80025ee:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	699a      	ldr	r2, [r3, #24]
 80025f6:	2380      	movs	r3, #128	@ 0x80
 80025f8:	021b      	lsls	r3, r3, #8
 80025fa:	401a      	ands	r2, r3
 80025fc:	2380      	movs	r3, #128	@ 0x80
 80025fe:	021b      	lsls	r3, r3, #8
 8002600:	429a      	cmp	r2, r3
 8002602:	d126      	bne.n	8002652 <I2C_IsErrorOccurred+0xda>
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	2380      	movs	r3, #128	@ 0x80
 8002608:	01db      	lsls	r3, r3, #7
 800260a:	429a      	cmp	r2, r3
 800260c:	d021      	beq.n	8002652 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800260e:	183b      	adds	r3, r7, r0
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b20      	cmp	r3, #32
 8002614:	d01d      	beq.n	8002652 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2180      	movs	r1, #128	@ 0x80
 8002622:	01c9      	lsls	r1, r1, #7
 8002624:	430a      	orrs	r2, r1
 8002626:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002628:	f7ff f85c 	bl	80016e4 <HAL_GetTick>
 800262c:	0003      	movs	r3, r0
 800262e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002630:	e00f      	b.n	8002652 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002632:	f7ff f857 	bl	80016e4 <HAL_GetTick>
 8002636:	0002      	movs	r2, r0
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b19      	cmp	r3, #25
 800263e:	d908      	bls.n	8002652 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	2220      	movs	r2, #32
 8002644:	4313      	orrs	r3, r2
 8002646:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002648:	2327      	movs	r3, #39	@ 0x27
 800264a:	18fb      	adds	r3, r7, r3
 800264c:	2201      	movs	r2, #1
 800264e:	701a      	strb	r2, [r3, #0]

              break;
 8002650:	e006      	b.n	8002660 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	2220      	movs	r2, #32
 800265a:	4013      	ands	r3, r2
 800265c:	2b20      	cmp	r3, #32
 800265e:	d1e8      	bne.n	8002632 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	2220      	movs	r2, #32
 8002668:	4013      	ands	r3, r2
 800266a:	2b20      	cmp	r3, #32
 800266c:	d004      	beq.n	8002678 <I2C_IsErrorOccurred+0x100>
 800266e:	2327      	movs	r3, #39	@ 0x27
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d09b      	beq.n	80025b0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002678:	2327      	movs	r3, #39	@ 0x27
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d103      	bne.n	800268a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2220      	movs	r2, #32
 8002688:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	2204      	movs	r2, #4
 800268e:	4313      	orrs	r3, r2
 8002690:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002692:	2327      	movs	r3, #39	@ 0x27
 8002694:	18fb      	adds	r3, r7, r3
 8002696:	2201      	movs	r2, #1
 8002698:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	2380      	movs	r3, #128	@ 0x80
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	4013      	ands	r3, r2
 80026aa:	d00c      	beq.n	80026c6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	2201      	movs	r2, #1
 80026b0:	4313      	orrs	r3, r2
 80026b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2280      	movs	r2, #128	@ 0x80
 80026ba:	0052      	lsls	r2, r2, #1
 80026bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80026be:	2327      	movs	r3, #39	@ 0x27
 80026c0:	18fb      	adds	r3, r7, r3
 80026c2:	2201      	movs	r2, #1
 80026c4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	2380      	movs	r3, #128	@ 0x80
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	4013      	ands	r3, r2
 80026ce:	d00c      	beq.n	80026ea <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80026d0:	6a3b      	ldr	r3, [r7, #32]
 80026d2:	2208      	movs	r2, #8
 80026d4:	4313      	orrs	r3, r2
 80026d6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2280      	movs	r2, #128	@ 0x80
 80026de:	00d2      	lsls	r2, r2, #3
 80026e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80026e2:	2327      	movs	r3, #39	@ 0x27
 80026e4:	18fb      	adds	r3, r7, r3
 80026e6:	2201      	movs	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	2380      	movs	r3, #128	@ 0x80
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4013      	ands	r3, r2
 80026f2:	d00c      	beq.n	800270e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80026f4:	6a3b      	ldr	r3, [r7, #32]
 80026f6:	2202      	movs	r2, #2
 80026f8:	4313      	orrs	r3, r2
 80026fa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2280      	movs	r2, #128	@ 0x80
 8002702:	0092      	lsls	r2, r2, #2
 8002704:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002706:	2327      	movs	r3, #39	@ 0x27
 8002708:	18fb      	adds	r3, r7, r3
 800270a:	2201      	movs	r2, #1
 800270c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800270e:	2327      	movs	r3, #39	@ 0x27
 8002710:	18fb      	adds	r3, r7, r3
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d01d      	beq.n	8002754 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	0018      	movs	r0, r3
 800271c:	f7ff fd8a 	bl	8002234 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	490e      	ldr	r1, [pc, #56]	@ (8002764 <I2C_IsErrorOccurred+0x1ec>)
 800272c:	400a      	ands	r2, r1
 800272e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	431a      	orrs	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2241      	movs	r2, #65	@ 0x41
 8002740:	2120      	movs	r1, #32
 8002742:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2242      	movs	r2, #66	@ 0x42
 8002748:	2100      	movs	r1, #0
 800274a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2240      	movs	r2, #64	@ 0x40
 8002750:	2100      	movs	r1, #0
 8002752:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002754:	2327      	movs	r3, #39	@ 0x27
 8002756:	18fb      	adds	r3, r7, r3
 8002758:	781b      	ldrb	r3, [r3, #0]
}
 800275a:	0018      	movs	r0, r3
 800275c:	46bd      	mov	sp, r7
 800275e:	b00a      	add	sp, #40	@ 0x28
 8002760:	bd80      	pop	{r7, pc}
 8002762:	46c0      	nop			@ (mov r8, r8)
 8002764:	fe00e800 	.word	0xfe00e800

08002768 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002768:	b590      	push	{r4, r7, lr}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	0008      	movs	r0, r1
 8002772:	0011      	movs	r1, r2
 8002774:	607b      	str	r3, [r7, #4]
 8002776:	240a      	movs	r4, #10
 8002778:	193b      	adds	r3, r7, r4
 800277a:	1c02      	adds	r2, r0, #0
 800277c:	801a      	strh	r2, [r3, #0]
 800277e:	2009      	movs	r0, #9
 8002780:	183b      	adds	r3, r7, r0
 8002782:	1c0a      	adds	r2, r1, #0
 8002784:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002786:	193b      	adds	r3, r7, r4
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	059b      	lsls	r3, r3, #22
 800278c:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800278e:	183b      	adds	r3, r7, r0
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	0419      	lsls	r1, r3, #16
 8002794:	23ff      	movs	r3, #255	@ 0xff
 8002796:	041b      	lsls	r3, r3, #16
 8002798:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800279a:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a2:	4313      	orrs	r3, r2
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	085b      	lsrs	r3, r3, #1
 80027a8:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027b2:	0d51      	lsrs	r1, r2, #21
 80027b4:	2280      	movs	r2, #128	@ 0x80
 80027b6:	00d2      	lsls	r2, r2, #3
 80027b8:	400a      	ands	r2, r1
 80027ba:	4907      	ldr	r1, [pc, #28]	@ (80027d8 <I2C_TransferConfig+0x70>)
 80027bc:	430a      	orrs	r2, r1
 80027be:	43d2      	mvns	r2, r2
 80027c0:	401a      	ands	r2, r3
 80027c2:	0011      	movs	r1, r2
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	697a      	ldr	r2, [r7, #20]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80027ce:	46c0      	nop			@ (mov r8, r8)
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b007      	add	sp, #28
 80027d4:	bd90      	pop	{r4, r7, pc}
 80027d6:	46c0      	nop			@ (mov r8, r8)
 80027d8:	03ff63ff 	.word	0x03ff63ff

080027dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2241      	movs	r2, #65	@ 0x41
 80027ea:	5c9b      	ldrb	r3, [r3, r2]
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	d138      	bne.n	8002864 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2240      	movs	r2, #64	@ 0x40
 80027f6:	5c9b      	ldrb	r3, [r3, r2]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d101      	bne.n	8002800 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80027fc:	2302      	movs	r3, #2
 80027fe:	e032      	b.n	8002866 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2240      	movs	r2, #64	@ 0x40
 8002804:	2101      	movs	r1, #1
 8002806:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2241      	movs	r2, #65	@ 0x41
 800280c:	2124      	movs	r1, #36	@ 0x24
 800280e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2101      	movs	r1, #1
 800281c:	438a      	bics	r2, r1
 800281e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4911      	ldr	r1, [pc, #68]	@ (8002870 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800282c:	400a      	ands	r2, r1
 800282e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6819      	ldr	r1, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2101      	movs	r1, #1
 800284c:	430a      	orrs	r2, r1
 800284e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2241      	movs	r2, #65	@ 0x41
 8002854:	2120      	movs	r1, #32
 8002856:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2240      	movs	r2, #64	@ 0x40
 800285c:	2100      	movs	r1, #0
 800285e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002860:	2300      	movs	r3, #0
 8002862:	e000      	b.n	8002866 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002864:	2302      	movs	r3, #2
  }
}
 8002866:	0018      	movs	r0, r3
 8002868:	46bd      	mov	sp, r7
 800286a:	b002      	add	sp, #8
 800286c:	bd80      	pop	{r7, pc}
 800286e:	46c0      	nop			@ (mov r8, r8)
 8002870:	ffffefff 	.word	0xffffefff

08002874 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2241      	movs	r2, #65	@ 0x41
 8002882:	5c9b      	ldrb	r3, [r3, r2]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b20      	cmp	r3, #32
 8002888:	d139      	bne.n	80028fe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2240      	movs	r2, #64	@ 0x40
 800288e:	5c9b      	ldrb	r3, [r3, r2]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d101      	bne.n	8002898 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002894:	2302      	movs	r3, #2
 8002896:	e033      	b.n	8002900 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2240      	movs	r2, #64	@ 0x40
 800289c:	2101      	movs	r1, #1
 800289e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2241      	movs	r2, #65	@ 0x41
 80028a4:	2124      	movs	r1, #36	@ 0x24
 80028a6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2101      	movs	r1, #1
 80028b4:	438a      	bics	r2, r1
 80028b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4a11      	ldr	r2, [pc, #68]	@ (8002908 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	021b      	lsls	r3, r3, #8
 80028cc:	68fa      	ldr	r2, [r7, #12]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2101      	movs	r1, #1
 80028e6:	430a      	orrs	r2, r1
 80028e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2241      	movs	r2, #65	@ 0x41
 80028ee:	2120      	movs	r1, #32
 80028f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2240      	movs	r2, #64	@ 0x40
 80028f6:	2100      	movs	r1, #0
 80028f8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	e000      	b.n	8002900 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80028fe:	2302      	movs	r3, #2
  }
}
 8002900:	0018      	movs	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	b004      	add	sp, #16
 8002906:	bd80      	pop	{r7, pc}
 8002908:	fffff0ff 	.word	0xfffff0ff

0800290c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e1d0      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2201      	movs	r2, #1
 8002924:	4013      	ands	r3, r2
 8002926:	d100      	bne.n	800292a <HAL_RCC_OscConfig+0x1e>
 8002928:	e069      	b.n	80029fe <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800292a:	4bc8      	ldr	r3, [pc, #800]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	2238      	movs	r2, #56	@ 0x38
 8002930:	4013      	ands	r3, r2
 8002932:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	2b08      	cmp	r3, #8
 8002938:	d105      	bne.n	8002946 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d15d      	bne.n	80029fe <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e1bc      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	2380      	movs	r3, #128	@ 0x80
 800294c:	025b      	lsls	r3, r3, #9
 800294e:	429a      	cmp	r2, r3
 8002950:	d107      	bne.n	8002962 <HAL_RCC_OscConfig+0x56>
 8002952:	4bbe      	ldr	r3, [pc, #760]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	4bbd      	ldr	r3, [pc, #756]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002958:	2180      	movs	r1, #128	@ 0x80
 800295a:	0249      	lsls	r1, r1, #9
 800295c:	430a      	orrs	r2, r1
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	e020      	b.n	80029a4 <HAL_RCC_OscConfig+0x98>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	23a0      	movs	r3, #160	@ 0xa0
 8002968:	02db      	lsls	r3, r3, #11
 800296a:	429a      	cmp	r2, r3
 800296c:	d10e      	bne.n	800298c <HAL_RCC_OscConfig+0x80>
 800296e:	4bb7      	ldr	r3, [pc, #732]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4bb6      	ldr	r3, [pc, #728]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002974:	2180      	movs	r1, #128	@ 0x80
 8002976:	02c9      	lsls	r1, r1, #11
 8002978:	430a      	orrs	r2, r1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	4bb3      	ldr	r3, [pc, #716]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4bb2      	ldr	r3, [pc, #712]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002982:	2180      	movs	r1, #128	@ 0x80
 8002984:	0249      	lsls	r1, r1, #9
 8002986:	430a      	orrs	r2, r1
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	e00b      	b.n	80029a4 <HAL_RCC_OscConfig+0x98>
 800298c:	4baf      	ldr	r3, [pc, #700]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4bae      	ldr	r3, [pc, #696]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002992:	49af      	ldr	r1, [pc, #700]	@ (8002c50 <HAL_RCC_OscConfig+0x344>)
 8002994:	400a      	ands	r2, r1
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	4bac      	ldr	r3, [pc, #688]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	4bab      	ldr	r3, [pc, #684]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 800299e:	49ad      	ldr	r1, [pc, #692]	@ (8002c54 <HAL_RCC_OscConfig+0x348>)
 80029a0:	400a      	ands	r2, r1
 80029a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d014      	beq.n	80029d6 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ac:	f7fe fe9a 	bl	80016e4 <HAL_GetTick>
 80029b0:	0003      	movs	r3, r0
 80029b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80029b6:	f7fe fe95 	bl	80016e4 <HAL_GetTick>
 80029ba:	0002      	movs	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b64      	cmp	r3, #100	@ 0x64
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e17b      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029c8:	4ba0      	ldr	r3, [pc, #640]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	2380      	movs	r3, #128	@ 0x80
 80029ce:	029b      	lsls	r3, r3, #10
 80029d0:	4013      	ands	r3, r2
 80029d2:	d0f0      	beq.n	80029b6 <HAL_RCC_OscConfig+0xaa>
 80029d4:	e013      	b.n	80029fe <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d6:	f7fe fe85 	bl	80016e4 <HAL_GetTick>
 80029da:	0003      	movs	r3, r0
 80029dc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80029e0:	f7fe fe80 	bl	80016e4 <HAL_GetTick>
 80029e4:	0002      	movs	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b64      	cmp	r3, #100	@ 0x64
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e166      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029f2:	4b96      	ldr	r3, [pc, #600]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	2380      	movs	r3, #128	@ 0x80
 80029f8:	029b      	lsls	r3, r3, #10
 80029fa:	4013      	ands	r3, r2
 80029fc:	d1f0      	bne.n	80029e0 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2202      	movs	r2, #2
 8002a04:	4013      	ands	r3, r2
 8002a06:	d100      	bne.n	8002a0a <HAL_RCC_OscConfig+0xfe>
 8002a08:	e086      	b.n	8002b18 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a0a:	4b90      	ldr	r3, [pc, #576]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	2238      	movs	r2, #56	@ 0x38
 8002a10:	4013      	ands	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d12f      	bne.n	8002a7a <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e14c      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a26:	4b89      	ldr	r3, [pc, #548]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	4a8b      	ldr	r2, [pc, #556]	@ (8002c58 <HAL_RCC_OscConfig+0x34c>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	0019      	movs	r1, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	021a      	lsls	r2, r3, #8
 8002a36:	4b85      	ldr	r3, [pc, #532]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d112      	bne.n	8002a68 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a42:	4b82      	ldr	r3, [pc, #520]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a85      	ldr	r2, [pc, #532]	@ (8002c5c <HAL_RCC_OscConfig+0x350>)
 8002a48:	4013      	ands	r3, r2
 8002a4a:	0019      	movs	r1, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	691a      	ldr	r2, [r3, #16]
 8002a50:	4b7e      	ldr	r3, [pc, #504]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a52:	430a      	orrs	r2, r1
 8002a54:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002a56:	4b7d      	ldr	r3, [pc, #500]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	0adb      	lsrs	r3, r3, #11
 8002a5c:	2207      	movs	r2, #7
 8002a5e:	4013      	ands	r3, r2
 8002a60:	4a7f      	ldr	r2, [pc, #508]	@ (8002c60 <HAL_RCC_OscConfig+0x354>)
 8002a62:	40da      	lsrs	r2, r3
 8002a64:	4b7f      	ldr	r3, [pc, #508]	@ (8002c64 <HAL_RCC_OscConfig+0x358>)
 8002a66:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a68:	4b7f      	ldr	r3, [pc, #508]	@ (8002c68 <HAL_RCC_OscConfig+0x35c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	f7fe fddd 	bl	800162c <HAL_InitTick>
 8002a72:	1e03      	subs	r3, r0, #0
 8002a74:	d050      	beq.n	8002b18 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e122      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d030      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002a82:	4b72      	ldr	r3, [pc, #456]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a75      	ldr	r2, [pc, #468]	@ (8002c5c <HAL_RCC_OscConfig+0x350>)
 8002a88:	4013      	ands	r3, r2
 8002a8a:	0019      	movs	r1, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691a      	ldr	r2, [r3, #16]
 8002a90:	4b6e      	ldr	r3, [pc, #440]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a92:	430a      	orrs	r2, r1
 8002a94:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002a96:	4b6d      	ldr	r3, [pc, #436]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	4b6c      	ldr	r3, [pc, #432]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002a9c:	2180      	movs	r1, #128	@ 0x80
 8002a9e:	0049      	lsls	r1, r1, #1
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa4:	f7fe fe1e 	bl	80016e4 <HAL_GetTick>
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002aae:	f7fe fe19 	bl	80016e4 <HAL_GetTick>
 8002ab2:	0002      	movs	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e0ff      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac0:	4b62      	ldr	r3, [pc, #392]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	2380      	movs	r3, #128	@ 0x80
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d0f0      	beq.n	8002aae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002acc:	4b5f      	ldr	r3, [pc, #380]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	4a61      	ldr	r2, [pc, #388]	@ (8002c58 <HAL_RCC_OscConfig+0x34c>)
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	0019      	movs	r1, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	021a      	lsls	r2, r3, #8
 8002adc:	4b5b      	ldr	r3, [pc, #364]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	605a      	str	r2, [r3, #4]
 8002ae2:	e019      	b.n	8002b18 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002ae4:	4b59      	ldr	r3, [pc, #356]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	4b58      	ldr	r3, [pc, #352]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002aea:	4960      	ldr	r1, [pc, #384]	@ (8002c6c <HAL_RCC_OscConfig+0x360>)
 8002aec:	400a      	ands	r2, r1
 8002aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7fe fdf8 	bl	80016e4 <HAL_GetTick>
 8002af4:	0003      	movs	r3, r0
 8002af6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002af8:	e008      	b.n	8002b0c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002afa:	f7fe fdf3 	bl	80016e4 <HAL_GetTick>
 8002afe:	0002      	movs	r2, r0
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e0d9      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b0c:	4b4f      	ldr	r3, [pc, #316]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	2380      	movs	r3, #128	@ 0x80
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	4013      	ands	r3, r2
 8002b16:	d1f0      	bne.n	8002afa <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2208      	movs	r2, #8
 8002b1e:	4013      	ands	r3, r2
 8002b20:	d042      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002b22:	4b4a      	ldr	r3, [pc, #296]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2238      	movs	r2, #56	@ 0x38
 8002b28:	4013      	ands	r3, r2
 8002b2a:	2b18      	cmp	r3, #24
 8002b2c:	d105      	bne.n	8002b3a <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d138      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e0c2      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d019      	beq.n	8002b76 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002b42:	4b42      	ldr	r3, [pc, #264]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002b44:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b46:	4b41      	ldr	r3, [pc, #260]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002b48:	2101      	movs	r1, #1
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4e:	f7fe fdc9 	bl	80016e4 <HAL_GetTick>
 8002b52:	0003      	movs	r3, r0
 8002b54:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002b58:	f7fe fdc4 	bl	80016e4 <HAL_GetTick>
 8002b5c:	0002      	movs	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e0aa      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002b6a:	4b38      	ldr	r3, [pc, #224]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b6e:	2202      	movs	r2, #2
 8002b70:	4013      	ands	r3, r2
 8002b72:	d0f1      	beq.n	8002b58 <HAL_RCC_OscConfig+0x24c>
 8002b74:	e018      	b.n	8002ba8 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002b76:	4b35      	ldr	r3, [pc, #212]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002b78:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b7a:	4b34      	ldr	r3, [pc, #208]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	438a      	bics	r2, r1
 8002b80:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b82:	f7fe fdaf 	bl	80016e4 <HAL_GetTick>
 8002b86:	0003      	movs	r3, r0
 8002b88:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002b8c:	f7fe fdaa 	bl	80016e4 <HAL_GetTick>
 8002b90:	0002      	movs	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e090      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002b9e:	4b2b      	ldr	r3, [pc, #172]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	d1f1      	bne.n	8002b8c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2204      	movs	r2, #4
 8002bae:	4013      	ands	r3, r2
 8002bb0:	d100      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x2a8>
 8002bb2:	e084      	b.n	8002cbe <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bb4:	230f      	movs	r3, #15
 8002bb6:	18fb      	adds	r3, r7, r3
 8002bb8:	2200      	movs	r2, #0
 8002bba:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002bbc:	4b23      	ldr	r3, [pc, #140]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2238      	movs	r2, #56	@ 0x38
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	2b20      	cmp	r3, #32
 8002bc6:	d106      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d000      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x2c6>
 8002bd0:	e075      	b.n	8002cbe <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e074      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d106      	bne.n	8002bec <HAL_RCC_OscConfig+0x2e0>
 8002bde:	4b1b      	ldr	r3, [pc, #108]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002be0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002be2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002be4:	2101      	movs	r1, #1
 8002be6:	430a      	orrs	r2, r1
 8002be8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002bea:	e01c      	b.n	8002c26 <HAL_RCC_OscConfig+0x31a>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	2b05      	cmp	r3, #5
 8002bf2:	d10c      	bne.n	8002c0e <HAL_RCC_OscConfig+0x302>
 8002bf4:	4b15      	ldr	r3, [pc, #84]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002bf6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002bf8:	4b14      	ldr	r3, [pc, #80]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002bfa:	2104      	movs	r1, #4
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c00:	4b12      	ldr	r3, [pc, #72]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002c02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c04:	4b11      	ldr	r3, [pc, #68]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002c06:	2101      	movs	r1, #1
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c0c:	e00b      	b.n	8002c26 <HAL_RCC_OscConfig+0x31a>
 8002c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002c10:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c12:	4b0e      	ldr	r3, [pc, #56]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002c14:	2101      	movs	r1, #1
 8002c16:	438a      	bics	r2, r1
 8002c18:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002c1c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c4c <HAL_RCC_OscConfig+0x340>)
 8002c20:	2104      	movs	r1, #4
 8002c22:	438a      	bics	r2, r1
 8002c24:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d028      	beq.n	8002c80 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2e:	f7fe fd59 	bl	80016e4 <HAL_GetTick>
 8002c32:	0003      	movs	r3, r0
 8002c34:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002c36:	e01d      	b.n	8002c74 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c38:	f7fe fd54 	bl	80016e4 <HAL_GetTick>
 8002c3c:	0002      	movs	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	4a0b      	ldr	r2, [pc, #44]	@ (8002c70 <HAL_RCC_OscConfig+0x364>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d915      	bls.n	8002c74 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e039      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	fffeffff 	.word	0xfffeffff
 8002c54:	fffbffff 	.word	0xfffbffff
 8002c58:	ffff80ff 	.word	0xffff80ff
 8002c5c:	ffffc7ff 	.word	0xffffc7ff
 8002c60:	02dc6c00 	.word	0x02dc6c00
 8002c64:	20000000 	.word	0x20000000
 8002c68:	20000004 	.word	0x20000004
 8002c6c:	fffffeff 	.word	0xfffffeff
 8002c70:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002c74:	4b14      	ldr	r3, [pc, #80]	@ (8002cc8 <HAL_RCC_OscConfig+0x3bc>)
 8002c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c78:	2202      	movs	r2, #2
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	d0dc      	beq.n	8002c38 <HAL_RCC_OscConfig+0x32c>
 8002c7e:	e013      	b.n	8002ca8 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c80:	f7fe fd30 	bl	80016e4 <HAL_GetTick>
 8002c84:	0003      	movs	r3, r0
 8002c86:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002c88:	e009      	b.n	8002c9e <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c8a:	f7fe fd2b 	bl	80016e4 <HAL_GetTick>
 8002c8e:	0002      	movs	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	4a0d      	ldr	r2, [pc, #52]	@ (8002ccc <HAL_RCC_OscConfig+0x3c0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e010      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc8 <HAL_RCC_OscConfig+0x3bc>)
 8002ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d1f0      	bne.n	8002c8a <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002ca8:	230f      	movs	r3, #15
 8002caa:	18fb      	adds	r3, r7, r3
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d105      	bne.n	8002cbe <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002cb2:	4b05      	ldr	r3, [pc, #20]	@ (8002cc8 <HAL_RCC_OscConfig+0x3bc>)
 8002cb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cb6:	4b04      	ldr	r3, [pc, #16]	@ (8002cc8 <HAL_RCC_OscConfig+0x3bc>)
 8002cb8:	4905      	ldr	r1, [pc, #20]	@ (8002cd0 <HAL_RCC_OscConfig+0x3c4>)
 8002cba:	400a      	ands	r2, r1
 8002cbc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b006      	add	sp, #24
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	00001388 	.word	0x00001388
 8002cd0:	efffffff 	.word	0xefffffff

08002cd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e0df      	b.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ce8:	4b71      	ldr	r3, [pc, #452]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1dc>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2207      	movs	r2, #7
 8002cee:	4013      	ands	r3, r2
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d91e      	bls.n	8002d34 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf6:	4b6e      	ldr	r3, [pc, #440]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1dc>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2207      	movs	r2, #7
 8002cfc:	4393      	bics	r3, r2
 8002cfe:	0019      	movs	r1, r3
 8002d00:	4b6b      	ldr	r3, [pc, #428]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1dc>)
 8002d02:	683a      	ldr	r2, [r7, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d08:	f7fe fcec 	bl	80016e4 <HAL_GetTick>
 8002d0c:	0003      	movs	r3, r0
 8002d0e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d10:	e009      	b.n	8002d26 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d12:	f7fe fce7 	bl	80016e4 <HAL_GetTick>
 8002d16:	0002      	movs	r2, r0
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	4a65      	ldr	r2, [pc, #404]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1e0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e0c0      	b.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d26:	4b62      	ldr	r3, [pc, #392]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1dc>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2207      	movs	r2, #7
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d1ee      	bne.n	8002d12 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	d017      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2204      	movs	r2, #4
 8002d44:	4013      	ands	r3, r2
 8002d46:	d008      	beq.n	8002d5a <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002d48:	4b5b      	ldr	r3, [pc, #364]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	4a5b      	ldr	r2, [pc, #364]	@ (8002ebc <HAL_RCC_ClockConfig+0x1e8>)
 8002d4e:	401a      	ands	r2, r3
 8002d50:	4b59      	ldr	r3, [pc, #356]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002d52:	21b0      	movs	r1, #176	@ 0xb0
 8002d54:	0109      	lsls	r1, r1, #4
 8002d56:	430a      	orrs	r2, r1
 8002d58:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d5a:	4b57      	ldr	r3, [pc, #348]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	4a58      	ldr	r2, [pc, #352]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	0019      	movs	r1, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	4b53      	ldr	r3, [pc, #332]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2201      	movs	r2, #1
 8002d74:	4013      	ands	r3, r2
 8002d76:	d04b      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d107      	bne.n	8002d90 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d80:	4b4d      	ldr	r3, [pc, #308]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	2380      	movs	r3, #128	@ 0x80
 8002d86:	029b      	lsls	r3, r3, #10
 8002d88:	4013      	ands	r3, r2
 8002d8a:	d11f      	bne.n	8002dcc <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e08b      	b.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d107      	bne.n	8002da8 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d98:	4b47      	ldr	r3, [pc, #284]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	2380      	movs	r3, #128	@ 0x80
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	4013      	ands	r3, r2
 8002da2:	d113      	bne.n	8002dcc <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e07f      	b.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	2b03      	cmp	r3, #3
 8002dae:	d106      	bne.n	8002dbe <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002db0:	4b41      	ldr	r3, [pc, #260]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002db2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002db4:	2202      	movs	r2, #2
 8002db6:	4013      	ands	r3, r2
 8002db8:	d108      	bne.n	8002dcc <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e074      	b.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	d101      	bne.n	8002dcc <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e06d      	b.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002dcc:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	2207      	movs	r2, #7
 8002dd2:	4393      	bics	r3, r2
 8002dd4:	0019      	movs	r1, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	4b37      	ldr	r3, [pc, #220]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002de0:	f7fe fc80 	bl	80016e4 <HAL_GetTick>
 8002de4:	0003      	movs	r3, r0
 8002de6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de8:	e009      	b.n	8002dfe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002dea:	f7fe fc7b 	bl	80016e4 <HAL_GetTick>
 8002dee:	0002      	movs	r2, r0
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	4a2f      	ldr	r2, [pc, #188]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1e0>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e054      	b.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfe:	4b2e      	ldr	r3, [pc, #184]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2238      	movs	r2, #56	@ 0x38
 8002e04:	401a      	ands	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d1ec      	bne.n	8002dea <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e10:	4b27      	ldr	r3, [pc, #156]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1dc>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2207      	movs	r2, #7
 8002e16:	4013      	ands	r3, r2
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d21e      	bcs.n	8002e5c <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1e:	4b24      	ldr	r3, [pc, #144]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1dc>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2207      	movs	r2, #7
 8002e24:	4393      	bics	r3, r2
 8002e26:	0019      	movs	r1, r3
 8002e28:	4b21      	ldr	r3, [pc, #132]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1dc>)
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e30:	f7fe fc58 	bl	80016e4 <HAL_GetTick>
 8002e34:	0003      	movs	r3, r0
 8002e36:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e38:	e009      	b.n	8002e4e <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002e3a:	f7fe fc53 	bl	80016e4 <HAL_GetTick>
 8002e3e:	0002      	movs	r2, r0
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	4a1b      	ldr	r2, [pc, #108]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1e0>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e02c      	b.n	8002ea8 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e4e:	4b18      	ldr	r3, [pc, #96]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1dc>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2207      	movs	r2, #7
 8002e54:	4013      	ands	r3, r2
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d1ee      	bne.n	8002e3a <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2204      	movs	r2, #4
 8002e62:	4013      	ands	r3, r2
 8002e64:	d009      	beq.n	8002e7a <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002e66:	4b14      	ldr	r3, [pc, #80]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	4a16      	ldr	r2, [pc, #88]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1f0>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	0019      	movs	r1, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	4b10      	ldr	r3, [pc, #64]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002e76:	430a      	orrs	r2, r1
 8002e78:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002e7a:	f000 f82b 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 8002e7e:	0001      	movs	r1, r0
 8002e80:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1e4>)
 8002e82:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002e84:	0a1b      	lsrs	r3, r3, #8
 8002e86:	220f      	movs	r2, #15
 8002e88:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec8 <HAL_RCC_ClockConfig+0x1f4>)
 8002e8c:	0092      	lsls	r2, r2, #2
 8002e8e:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002e90:	221f      	movs	r2, #31
 8002e92:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002e94:	000a      	movs	r2, r1
 8002e96:	40da      	lsrs	r2, r3
 8002e98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <HAL_RCC_ClockConfig+0x1f8>)
 8002e9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1fc>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f7fe fbc3 	bl	800162c <HAL_InitTick>
 8002ea6:	0003      	movs	r3, r0
}
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	b004      	add	sp, #16
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40022000 	.word	0x40022000
 8002eb4:	00001388 	.word	0x00001388
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	ffff84ff 	.word	0xffff84ff
 8002ec0:	fffff0ff 	.word	0xfffff0ff
 8002ec4:	ffff8fff 	.word	0xffff8fff
 8002ec8:	08004ecc 	.word	0x08004ecc
 8002ecc:	20000000 	.word	0x20000000
 8002ed0:	20000004 	.word	0x20000004

08002ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002eda:	4b1c      	ldr	r3, [pc, #112]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0x78>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2238      	movs	r2, #56	@ 0x38
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d10f      	bne.n	8002f04 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002ee4:	4b19      	ldr	r3, [pc, #100]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0x78>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	0adb      	lsrs	r3, r3, #11
 8002eea:	2207      	movs	r2, #7
 8002eec:	4013      	ands	r3, r2
 8002eee:	2201      	movs	r2, #1
 8002ef0:	409a      	lsls	r2, r3
 8002ef2:	0013      	movs	r3, r2
 8002ef4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002ef6:	6839      	ldr	r1, [r7, #0]
 8002ef8:	4815      	ldr	r0, [pc, #84]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002efa:	f7fd f917 	bl	800012c <__udivsi3>
 8002efe:	0003      	movs	r3, r0
 8002f00:	607b      	str	r3, [r7, #4]
 8002f02:	e01e      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f04:	4b11      	ldr	r3, [pc, #68]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0x78>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	2238      	movs	r2, #56	@ 0x38
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d102      	bne.n	8002f16 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f10:	4b0f      	ldr	r3, [pc, #60]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002f12:	607b      	str	r3, [r7, #4]
 8002f14:	e015      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002f16:	4b0d      	ldr	r3, [pc, #52]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0x78>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2238      	movs	r2, #56	@ 0x38
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b20      	cmp	r3, #32
 8002f20:	d103      	bne.n	8002f2a <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002f22:	2380      	movs	r3, #128	@ 0x80
 8002f24:	021b      	lsls	r3, r3, #8
 8002f26:	607b      	str	r3, [r7, #4]
 8002f28:	e00b      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002f2a:	4b08      	ldr	r3, [pc, #32]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0x78>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	2238      	movs	r2, #56	@ 0x38
 8002f30:	4013      	ands	r3, r2
 8002f32:	2b18      	cmp	r3, #24
 8002f34:	d103      	bne.n	8002f3e <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002f36:	23fa      	movs	r3, #250	@ 0xfa
 8002f38:	01db      	lsls	r3, r3, #7
 8002f3a:	607b      	str	r3, [r7, #4]
 8002f3c:	e001      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8002f42:	687b      	ldr	r3, [r7, #4]
}
 8002f44:	0018      	movs	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b002      	add	sp, #8
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	02dc6c00 	.word	0x02dc6c00

08002f54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002f58:	f7ff ffbc 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 8002f5c:	0001      	movs	r1, r0
 8002f5e:	4b09      	ldr	r3, [pc, #36]	@ (8002f84 <HAL_RCC_GetHCLKFreq+0x30>)
 8002f60:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002f62:	0a1b      	lsrs	r3, r3, #8
 8002f64:	220f      	movs	r2, #15
 8002f66:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002f68:	4b07      	ldr	r3, [pc, #28]	@ (8002f88 <HAL_RCC_GetHCLKFreq+0x34>)
 8002f6a:	0092      	lsls	r2, r2, #2
 8002f6c:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002f6e:	221f      	movs	r2, #31
 8002f70:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002f72:	000a      	movs	r2, r1
 8002f74:	40da      	lsrs	r2, r3
 8002f76:	4b05      	ldr	r3, [pc, #20]	@ (8002f8c <HAL_RCC_GetHCLKFreq+0x38>)
 8002f78:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8002f7a:	4b04      	ldr	r3, [pc, #16]	@ (8002f8c <HAL_RCC_GetHCLKFreq+0x38>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
}
 8002f7e:	0018      	movs	r0, r3
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40021000 	.word	0x40021000
 8002f88:	08004ecc 	.word	0x08004ecc
 8002f8c:	20000000 	.word	0x20000000

08002f90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002f94:	f7ff ffde 	bl	8002f54 <HAL_RCC_GetHCLKFreq>
 8002f98:	0001      	movs	r1, r0
 8002f9a:	4b07      	ldr	r3, [pc, #28]	@ (8002fb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	0b1b      	lsrs	r3, r3, #12
 8002fa0:	2207      	movs	r2, #7
 8002fa2:	401a      	ands	r2, r3
 8002fa4:	4b05      	ldr	r3, [pc, #20]	@ (8002fbc <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002fa6:	0092      	lsls	r2, r2, #2
 8002fa8:	58d3      	ldr	r3, [r2, r3]
 8002faa:	221f      	movs	r2, #31
 8002fac:	4013      	ands	r3, r2
 8002fae:	40d9      	lsrs	r1, r3
 8002fb0:	000b      	movs	r3, r1
}
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	08004f0c 	.word	0x08004f0c

08002fc0 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002fc8:	2313      	movs	r3, #19
 8002fca:	18fb      	adds	r3, r7, r3
 8002fcc:	2200      	movs	r2, #0
 8002fce:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fd0:	2312      	movs	r3, #18
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2240      	movs	r2, #64	@ 0x40
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d100      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002fe2:	e079      	b.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fe4:	2011      	movs	r0, #17
 8002fe6:	183b      	adds	r3, r7, r0
 8002fe8:	2200      	movs	r2, #0
 8002fea:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fec:	4b63      	ldr	r3, [pc, #396]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002fee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ff0:	2380      	movs	r3, #128	@ 0x80
 8002ff2:	055b      	lsls	r3, r3, #21
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	d110      	bne.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ff8:	4b60      	ldr	r3, [pc, #384]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ffa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ffc:	4b5f      	ldr	r3, [pc, #380]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ffe:	2180      	movs	r1, #128	@ 0x80
 8003000:	0549      	lsls	r1, r1, #21
 8003002:	430a      	orrs	r2, r1
 8003004:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003006:	4b5d      	ldr	r3, [pc, #372]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003008:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800300a:	2380      	movs	r3, #128	@ 0x80
 800300c:	055b      	lsls	r3, r3, #21
 800300e:	4013      	ands	r3, r2
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003014:	183b      	adds	r3, r7, r0
 8003016:	2201      	movs	r2, #1
 8003018:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800301a:	4b58      	ldr	r3, [pc, #352]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800301c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800301e:	23c0      	movs	r3, #192	@ 0xc0
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4013      	ands	r3, r2
 8003024:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d019      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	429a      	cmp	r2, r3
 8003034:	d014      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003036:	4b51      	ldr	r3, [pc, #324]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303a:	4a51      	ldr	r2, [pc, #324]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800303c:	4013      	ands	r3, r2
 800303e:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003040:	4b4e      	ldr	r3, [pc, #312]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003042:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003044:	4b4d      	ldr	r3, [pc, #308]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003046:	2180      	movs	r1, #128	@ 0x80
 8003048:	0249      	lsls	r1, r1, #9
 800304a:	430a      	orrs	r2, r1
 800304c:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800304e:	4b4b      	ldr	r3, [pc, #300]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003050:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003052:	4b4a      	ldr	r3, [pc, #296]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003054:	494b      	ldr	r1, [pc, #300]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003056:	400a      	ands	r2, r1
 8003058:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 800305a:	4b48      	ldr	r3, [pc, #288]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2201      	movs	r2, #1
 8003064:	4013      	ands	r3, r2
 8003066:	d016      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003068:	f7fe fb3c 	bl	80016e4 <HAL_GetTick>
 800306c:	0003      	movs	r3, r0
 800306e:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003070:	e00c      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003072:	f7fe fb37 	bl	80016e4 <HAL_GetTick>
 8003076:	0002      	movs	r2, r0
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	4a42      	ldr	r2, [pc, #264]	@ (8003188 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d904      	bls.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8003082:	2313      	movs	r3, #19
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	2203      	movs	r2, #3
 8003088:	701a      	strb	r2, [r3, #0]
          break;
 800308a:	e004      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800308c:	4b3b      	ldr	r3, [pc, #236]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800308e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003090:	2202      	movs	r2, #2
 8003092:	4013      	ands	r3, r2
 8003094:	d0ed      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8003096:	2313      	movs	r3, #19
 8003098:	18fb      	adds	r3, r7, r3
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10a      	bne.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030a0:	4b36      	ldr	r3, [pc, #216]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	4a36      	ldr	r2, [pc, #216]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80030a6:	4013      	ands	r3, r2
 80030a8:	0019      	movs	r1, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699a      	ldr	r2, [r3, #24]
 80030ae:	4b33      	ldr	r3, [pc, #204]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80030b0:	430a      	orrs	r2, r1
 80030b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030b4:	e005      	b.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030b6:	2312      	movs	r3, #18
 80030b8:	18fb      	adds	r3, r7, r3
 80030ba:	2213      	movs	r2, #19
 80030bc:	18ba      	adds	r2, r7, r2
 80030be:	7812      	ldrb	r2, [r2, #0]
 80030c0:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030c2:	2311      	movs	r3, #17
 80030c4:	18fb      	adds	r3, r7, r3
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d105      	bne.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030cc:	4b2b      	ldr	r3, [pc, #172]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80030ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030d0:	4b2a      	ldr	r3, [pc, #168]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80030d2:	492e      	ldr	r1, [pc, #184]	@ (800318c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80030d4:	400a      	ands	r2, r1
 80030d6:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2201      	movs	r2, #1
 80030de:	4013      	ands	r3, r2
 80030e0:	d009      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030e2:	4b26      	ldr	r3, [pc, #152]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80030e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e6:	2203      	movs	r2, #3
 80030e8:	4393      	bics	r3, r2
 80030ea:	0019      	movs	r1, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	4b22      	ldr	r3, [pc, #136]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80030f2:	430a      	orrs	r2, r1
 80030f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2202      	movs	r2, #2
 80030fc:	4013      	ands	r3, r2
 80030fe:	d009      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003100:	4b1e      	ldr	r3, [pc, #120]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003104:	4a22      	ldr	r2, [pc, #136]	@ (8003190 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003106:	4013      	ands	r3, r2
 8003108:	0019      	movs	r1, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	4b1b      	ldr	r3, [pc, #108]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003110:	430a      	orrs	r2, r1
 8003112:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2220      	movs	r2, #32
 800311a:	4013      	ands	r3, r2
 800311c:	d008      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800311e:	4b17      	ldr	r3, [pc, #92]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	0899      	lsrs	r1, r3, #2
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	695a      	ldr	r2, [r3, #20]
 800312a:	4b14      	ldr	r3, [pc, #80]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800312c:	430a      	orrs	r2, r1
 800312e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2204      	movs	r2, #4
 8003136:	4013      	ands	r3, r2
 8003138:	d009      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800313a:	4b10      	ldr	r3, [pc, #64]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800313c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800313e:	4a15      	ldr	r2, [pc, #84]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003140:	4013      	ands	r3, r2
 8003142:	0019      	movs	r1, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	691a      	ldr	r2, [r3, #16]
 8003148:	4b0c      	ldr	r3, [pc, #48]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800314a:	430a      	orrs	r2, r1
 800314c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2280      	movs	r2, #128	@ 0x80
 8003154:	4013      	ands	r3, r2
 8003156:	d009      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8003158:	4b08      	ldr	r3, [pc, #32]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	22e0      	movs	r2, #224	@ 0xe0
 800315e:	4393      	bics	r3, r2
 8003160:	0019      	movs	r1, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	4b05      	ldr	r3, [pc, #20]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003168:	430a      	orrs	r2, r1
 800316a:	601a      	str	r2, [r3, #0]
  }
  return status;
 800316c:	2312      	movs	r3, #18
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	781b      	ldrb	r3, [r3, #0]
}
 8003172:	0018      	movs	r0, r3
 8003174:	46bd      	mov	sp, r7
 8003176:	b006      	add	sp, #24
 8003178:	bd80      	pop	{r7, pc}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	40021000 	.word	0x40021000
 8003180:	fffffcff 	.word	0xfffffcff
 8003184:	fffeffff 	.word	0xfffeffff
 8003188:	00001388 	.word	0x00001388
 800318c:	efffffff 	.word	0xefffffff
 8003190:	ffffcfff 	.word	0xffffcfff
 8003194:	ffff3fff 	.word	0xffff3fff

08003198 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e046      	b.n	8003238 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2288      	movs	r2, #136	@ 0x88
 80031ae:	589b      	ldr	r3, [r3, r2]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d107      	bne.n	80031c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2284      	movs	r2, #132	@ 0x84
 80031b8:	2100      	movs	r1, #0
 80031ba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	0018      	movs	r0, r3
 80031c0:	f7fd fbe8 	bl	8000994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2288      	movs	r2, #136	@ 0x88
 80031c8:	2124      	movs	r1, #36	@ 0x24
 80031ca:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2101      	movs	r1, #1
 80031d8:	438a      	bics	r2, r1
 80031da:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d003      	beq.n	80031ec <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	0018      	movs	r0, r3
 80031e8:	f000 fa4e 	bl	8003688 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	0018      	movs	r0, r3
 80031f0:	f000 f8cc 	bl	800338c <UART_SetConfig>
 80031f4:	0003      	movs	r3, r0
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d101      	bne.n	80031fe <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e01c      	b.n	8003238 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	490d      	ldr	r1, [pc, #52]	@ (8003240 <HAL_UART_Init+0xa8>)
 800320a:	400a      	ands	r2, r1
 800320c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	212a      	movs	r1, #42	@ 0x2a
 800321a:	438a      	bics	r2, r1
 800321c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2101      	movs	r1, #1
 800322a:	430a      	orrs	r2, r1
 800322c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	0018      	movs	r0, r3
 8003232:	f000 fadd 	bl	80037f0 <UART_CheckIdleState>
 8003236:	0003      	movs	r3, r0
}
 8003238:	0018      	movs	r0, r3
 800323a:	46bd      	mov	sp, r7
 800323c:	b002      	add	sp, #8
 800323e:	bd80      	pop	{r7, pc}
 8003240:	ffffb7ff 	.word	0xffffb7ff

08003244 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b08a      	sub	sp, #40	@ 0x28
 8003248:	af02      	add	r7, sp, #8
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	603b      	str	r3, [r7, #0]
 8003250:	1dbb      	adds	r3, r7, #6
 8003252:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2288      	movs	r2, #136	@ 0x88
 8003258:	589b      	ldr	r3, [r3, r2]
 800325a:	2b20      	cmp	r3, #32
 800325c:	d000      	beq.n	8003260 <HAL_UART_Transmit+0x1c>
 800325e:	e090      	b.n	8003382 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_UART_Transmit+0x2a>
 8003266:	1dbb      	adds	r3, r7, #6
 8003268:	881b      	ldrh	r3, [r3, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e088      	b.n	8003384 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	2380      	movs	r3, #128	@ 0x80
 8003278:	015b      	lsls	r3, r3, #5
 800327a:	429a      	cmp	r2, r3
 800327c:	d109      	bne.n	8003292 <HAL_UART_Transmit+0x4e>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d105      	bne.n	8003292 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	2201      	movs	r2, #1
 800328a:	4013      	ands	r3, r2
 800328c:	d001      	beq.n	8003292 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e078      	b.n	8003384 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2290      	movs	r2, #144	@ 0x90
 8003296:	2100      	movs	r1, #0
 8003298:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2288      	movs	r2, #136	@ 0x88
 800329e:	2121      	movs	r1, #33	@ 0x21
 80032a0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032a2:	f7fe fa1f 	bl	80016e4 <HAL_GetTick>
 80032a6:	0003      	movs	r3, r0
 80032a8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	1dba      	adds	r2, r7, #6
 80032ae:	2154      	movs	r1, #84	@ 0x54
 80032b0:	8812      	ldrh	r2, [r2, #0]
 80032b2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1dba      	adds	r2, r7, #6
 80032b8:	2156      	movs	r1, #86	@ 0x56
 80032ba:	8812      	ldrh	r2, [r2, #0]
 80032bc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	2380      	movs	r3, #128	@ 0x80
 80032c4:	015b      	lsls	r3, r3, #5
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d108      	bne.n	80032dc <HAL_UART_Transmit+0x98>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d104      	bne.n	80032dc <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	61bb      	str	r3, [r7, #24]
 80032da:	e003      	b.n	80032e4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032e0:	2300      	movs	r3, #0
 80032e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032e4:	e030      	b.n	8003348 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	0013      	movs	r3, r2
 80032f0:	2200      	movs	r2, #0
 80032f2:	2180      	movs	r1, #128	@ 0x80
 80032f4:	f000 fb26 	bl	8003944 <UART_WaitOnFlagUntilTimeout>
 80032f8:	1e03      	subs	r3, r0, #0
 80032fa:	d005      	beq.n	8003308 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2288      	movs	r2, #136	@ 0x88
 8003300:	2120      	movs	r1, #32
 8003302:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e03d      	b.n	8003384 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10b      	bne.n	8003326 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	881b      	ldrh	r3, [r3, #0]
 8003312:	001a      	movs	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	05d2      	lsls	r2, r2, #23
 800331a:	0dd2      	lsrs	r2, r2, #23
 800331c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	3302      	adds	r3, #2
 8003322:	61bb      	str	r3, [r7, #24]
 8003324:	e007      	b.n	8003336 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	781a      	ldrb	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	3301      	adds	r3, #1
 8003334:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2256      	movs	r2, #86	@ 0x56
 800333a:	5a9b      	ldrh	r3, [r3, r2]
 800333c:	b29b      	uxth	r3, r3
 800333e:	3b01      	subs	r3, #1
 8003340:	b299      	uxth	r1, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2256      	movs	r2, #86	@ 0x56
 8003346:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2256      	movs	r2, #86	@ 0x56
 800334c:	5a9b      	ldrh	r3, [r3, r2]
 800334e:	b29b      	uxth	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1c8      	bne.n	80032e6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	0013      	movs	r3, r2
 800335e:	2200      	movs	r2, #0
 8003360:	2140      	movs	r1, #64	@ 0x40
 8003362:	f000 faef 	bl	8003944 <UART_WaitOnFlagUntilTimeout>
 8003366:	1e03      	subs	r3, r0, #0
 8003368:	d005      	beq.n	8003376 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2288      	movs	r2, #136	@ 0x88
 800336e:	2120      	movs	r1, #32
 8003370:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e006      	b.n	8003384 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2288      	movs	r2, #136	@ 0x88
 800337a:	2120      	movs	r1, #32
 800337c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e000      	b.n	8003384 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003382:	2302      	movs	r3, #2
  }
}
 8003384:	0018      	movs	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	b008      	add	sp, #32
 800338a:	bd80      	pop	{r7, pc}

0800338c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b088      	sub	sp, #32
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003394:	231e      	movs	r3, #30
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	2200      	movs	r2, #0
 800339a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	431a      	orrs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4aab      	ldr	r2, [pc, #684]	@ (8003668 <UART_SetConfig+0x2dc>)
 80033bc:	4013      	ands	r3, r2
 80033be:	0019      	movs	r1, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	4aa6      	ldr	r2, [pc, #664]	@ (800366c <UART_SetConfig+0x2e0>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	0019      	movs	r1, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	4a9d      	ldr	r2, [pc, #628]	@ (8003670 <UART_SetConfig+0x2e4>)
 80033fa:	4013      	ands	r3, r2
 80033fc:	0019      	movs	r1, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	430a      	orrs	r2, r1
 8003406:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	220f      	movs	r2, #15
 8003410:	4393      	bics	r3, r2
 8003412:	0019      	movs	r1, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a93      	ldr	r2, [pc, #588]	@ (8003674 <UART_SetConfig+0x2e8>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d127      	bne.n	800347a <UART_SetConfig+0xee>
 800342a:	4b93      	ldr	r3, [pc, #588]	@ (8003678 <UART_SetConfig+0x2ec>)
 800342c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342e:	2203      	movs	r2, #3
 8003430:	4013      	ands	r3, r2
 8003432:	2b03      	cmp	r3, #3
 8003434:	d017      	beq.n	8003466 <UART_SetConfig+0xda>
 8003436:	d81b      	bhi.n	8003470 <UART_SetConfig+0xe4>
 8003438:	2b02      	cmp	r3, #2
 800343a:	d00a      	beq.n	8003452 <UART_SetConfig+0xc6>
 800343c:	d818      	bhi.n	8003470 <UART_SetConfig+0xe4>
 800343e:	2b00      	cmp	r3, #0
 8003440:	d002      	beq.n	8003448 <UART_SetConfig+0xbc>
 8003442:	2b01      	cmp	r3, #1
 8003444:	d00a      	beq.n	800345c <UART_SetConfig+0xd0>
 8003446:	e013      	b.n	8003470 <UART_SetConfig+0xe4>
 8003448:	231f      	movs	r3, #31
 800344a:	18fb      	adds	r3, r7, r3
 800344c:	2200      	movs	r2, #0
 800344e:	701a      	strb	r2, [r3, #0]
 8003450:	e021      	b.n	8003496 <UART_SetConfig+0x10a>
 8003452:	231f      	movs	r3, #31
 8003454:	18fb      	adds	r3, r7, r3
 8003456:	2202      	movs	r2, #2
 8003458:	701a      	strb	r2, [r3, #0]
 800345a:	e01c      	b.n	8003496 <UART_SetConfig+0x10a>
 800345c:	231f      	movs	r3, #31
 800345e:	18fb      	adds	r3, r7, r3
 8003460:	2204      	movs	r2, #4
 8003462:	701a      	strb	r2, [r3, #0]
 8003464:	e017      	b.n	8003496 <UART_SetConfig+0x10a>
 8003466:	231f      	movs	r3, #31
 8003468:	18fb      	adds	r3, r7, r3
 800346a:	2208      	movs	r2, #8
 800346c:	701a      	strb	r2, [r3, #0]
 800346e:	e012      	b.n	8003496 <UART_SetConfig+0x10a>
 8003470:	231f      	movs	r3, #31
 8003472:	18fb      	adds	r3, r7, r3
 8003474:	2210      	movs	r2, #16
 8003476:	701a      	strb	r2, [r3, #0]
 8003478:	e00d      	b.n	8003496 <UART_SetConfig+0x10a>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a7f      	ldr	r2, [pc, #508]	@ (800367c <UART_SetConfig+0x2f0>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d104      	bne.n	800348e <UART_SetConfig+0x102>
 8003484:	231f      	movs	r3, #31
 8003486:	18fb      	adds	r3, r7, r3
 8003488:	2200      	movs	r2, #0
 800348a:	701a      	strb	r2, [r3, #0]
 800348c:	e003      	b.n	8003496 <UART_SetConfig+0x10a>
 800348e:	231f      	movs	r3, #31
 8003490:	18fb      	adds	r3, r7, r3
 8003492:	2210      	movs	r2, #16
 8003494:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69da      	ldr	r2, [r3, #28]
 800349a:	2380      	movs	r3, #128	@ 0x80
 800349c:	021b      	lsls	r3, r3, #8
 800349e:	429a      	cmp	r2, r3
 80034a0:	d000      	beq.n	80034a4 <UART_SetConfig+0x118>
 80034a2:	e06f      	b.n	8003584 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 80034a4:	231f      	movs	r3, #31
 80034a6:	18fb      	adds	r3, r7, r3
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	2b08      	cmp	r3, #8
 80034ac:	d01f      	beq.n	80034ee <UART_SetConfig+0x162>
 80034ae:	dc22      	bgt.n	80034f6 <UART_SetConfig+0x16a>
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d017      	beq.n	80034e4 <UART_SetConfig+0x158>
 80034b4:	dc1f      	bgt.n	80034f6 <UART_SetConfig+0x16a>
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d002      	beq.n	80034c0 <UART_SetConfig+0x134>
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d005      	beq.n	80034ca <UART_SetConfig+0x13e>
 80034be:	e01a      	b.n	80034f6 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034c0:	f7ff fd66 	bl	8002f90 <HAL_RCC_GetPCLK1Freq>
 80034c4:	0003      	movs	r3, r0
 80034c6:	61bb      	str	r3, [r7, #24]
        break;
 80034c8:	e01c      	b.n	8003504 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80034ca:	4b6b      	ldr	r3, [pc, #428]	@ (8003678 <UART_SetConfig+0x2ec>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	2207      	movs	r2, #7
 80034d2:	4013      	ands	r3, r2
 80034d4:	3301      	adds	r3, #1
 80034d6:	0019      	movs	r1, r3
 80034d8:	4869      	ldr	r0, [pc, #420]	@ (8003680 <UART_SetConfig+0x2f4>)
 80034da:	f7fc fe27 	bl	800012c <__udivsi3>
 80034de:	0003      	movs	r3, r0
 80034e0:	61bb      	str	r3, [r7, #24]
        break;
 80034e2:	e00f      	b.n	8003504 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034e4:	f7ff fcf6 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 80034e8:	0003      	movs	r3, r0
 80034ea:	61bb      	str	r3, [r7, #24]
        break;
 80034ec:	e00a      	b.n	8003504 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034ee:	2380      	movs	r3, #128	@ 0x80
 80034f0:	021b      	lsls	r3, r3, #8
 80034f2:	61bb      	str	r3, [r7, #24]
        break;
 80034f4:	e006      	b.n	8003504 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 80034f6:	2300      	movs	r3, #0
 80034f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80034fa:	231e      	movs	r3, #30
 80034fc:	18fb      	adds	r3, r7, r3
 80034fe:	2201      	movs	r2, #1
 8003500:	701a      	strb	r2, [r3, #0]
        break;
 8003502:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d100      	bne.n	800350c <UART_SetConfig+0x180>
 800350a:	e097      	b.n	800363c <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003510:	4b5c      	ldr	r3, [pc, #368]	@ (8003684 <UART_SetConfig+0x2f8>)
 8003512:	0052      	lsls	r2, r2, #1
 8003514:	5ad3      	ldrh	r3, [r2, r3]
 8003516:	0019      	movs	r1, r3
 8003518:	69b8      	ldr	r0, [r7, #24]
 800351a:	f7fc fe07 	bl	800012c <__udivsi3>
 800351e:	0003      	movs	r3, r0
 8003520:	005a      	lsls	r2, r3, #1
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	085b      	lsrs	r3, r3, #1
 8003528:	18d2      	adds	r2, r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	0019      	movs	r1, r3
 8003530:	0010      	movs	r0, r2
 8003532:	f7fc fdfb 	bl	800012c <__udivsi3>
 8003536:	0003      	movs	r3, r0
 8003538:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	2b0f      	cmp	r3, #15
 800353e:	d91c      	bls.n	800357a <UART_SetConfig+0x1ee>
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	2380      	movs	r3, #128	@ 0x80
 8003544:	025b      	lsls	r3, r3, #9
 8003546:	429a      	cmp	r2, r3
 8003548:	d217      	bcs.n	800357a <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	b29a      	uxth	r2, r3
 800354e:	200e      	movs	r0, #14
 8003550:	183b      	adds	r3, r7, r0
 8003552:	210f      	movs	r1, #15
 8003554:	438a      	bics	r2, r1
 8003556:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	085b      	lsrs	r3, r3, #1
 800355c:	b29b      	uxth	r3, r3
 800355e:	2207      	movs	r2, #7
 8003560:	4013      	ands	r3, r2
 8003562:	b299      	uxth	r1, r3
 8003564:	183b      	adds	r3, r7, r0
 8003566:	183a      	adds	r2, r7, r0
 8003568:	8812      	ldrh	r2, [r2, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	183a      	adds	r2, r7, r0
 8003574:	8812      	ldrh	r2, [r2, #0]
 8003576:	60da      	str	r2, [r3, #12]
 8003578:	e060      	b.n	800363c <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 800357a:	231e      	movs	r3, #30
 800357c:	18fb      	adds	r3, r7, r3
 800357e:	2201      	movs	r2, #1
 8003580:	701a      	strb	r2, [r3, #0]
 8003582:	e05b      	b.n	800363c <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003584:	231f      	movs	r3, #31
 8003586:	18fb      	adds	r3, r7, r3
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	2b08      	cmp	r3, #8
 800358c:	d01f      	beq.n	80035ce <UART_SetConfig+0x242>
 800358e:	dc22      	bgt.n	80035d6 <UART_SetConfig+0x24a>
 8003590:	2b04      	cmp	r3, #4
 8003592:	d017      	beq.n	80035c4 <UART_SetConfig+0x238>
 8003594:	dc1f      	bgt.n	80035d6 <UART_SetConfig+0x24a>
 8003596:	2b00      	cmp	r3, #0
 8003598:	d002      	beq.n	80035a0 <UART_SetConfig+0x214>
 800359a:	2b02      	cmp	r3, #2
 800359c:	d005      	beq.n	80035aa <UART_SetConfig+0x21e>
 800359e:	e01a      	b.n	80035d6 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035a0:	f7ff fcf6 	bl	8002f90 <HAL_RCC_GetPCLK1Freq>
 80035a4:	0003      	movs	r3, r0
 80035a6:	61bb      	str	r3, [r7, #24]
        break;
 80035a8:	e01c      	b.n	80035e4 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80035aa:	4b33      	ldr	r3, [pc, #204]	@ (8003678 <UART_SetConfig+0x2ec>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	095b      	lsrs	r3, r3, #5
 80035b0:	2207      	movs	r2, #7
 80035b2:	4013      	ands	r3, r2
 80035b4:	3301      	adds	r3, #1
 80035b6:	0019      	movs	r1, r3
 80035b8:	4831      	ldr	r0, [pc, #196]	@ (8003680 <UART_SetConfig+0x2f4>)
 80035ba:	f7fc fdb7 	bl	800012c <__udivsi3>
 80035be:	0003      	movs	r3, r0
 80035c0:	61bb      	str	r3, [r7, #24]
        break;
 80035c2:	e00f      	b.n	80035e4 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035c4:	f7ff fc86 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 80035c8:	0003      	movs	r3, r0
 80035ca:	61bb      	str	r3, [r7, #24]
        break;
 80035cc:	e00a      	b.n	80035e4 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035ce:	2380      	movs	r3, #128	@ 0x80
 80035d0:	021b      	lsls	r3, r3, #8
 80035d2:	61bb      	str	r3, [r7, #24]
        break;
 80035d4:	e006      	b.n	80035e4 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80035da:	231e      	movs	r3, #30
 80035dc:	18fb      	adds	r3, r7, r3
 80035de:	2201      	movs	r2, #1
 80035e0:	701a      	strb	r2, [r3, #0]
        break;
 80035e2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d028      	beq.n	800363c <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035ee:	4b25      	ldr	r3, [pc, #148]	@ (8003684 <UART_SetConfig+0x2f8>)
 80035f0:	0052      	lsls	r2, r2, #1
 80035f2:	5ad3      	ldrh	r3, [r2, r3]
 80035f4:	0019      	movs	r1, r3
 80035f6:	69b8      	ldr	r0, [r7, #24]
 80035f8:	f7fc fd98 	bl	800012c <__udivsi3>
 80035fc:	0003      	movs	r3, r0
 80035fe:	001a      	movs	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	085b      	lsrs	r3, r3, #1
 8003606:	18d2      	adds	r2, r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	0019      	movs	r1, r3
 800360e:	0010      	movs	r0, r2
 8003610:	f7fc fd8c 	bl	800012c <__udivsi3>
 8003614:	0003      	movs	r3, r0
 8003616:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	2b0f      	cmp	r3, #15
 800361c:	d90a      	bls.n	8003634 <UART_SetConfig+0x2a8>
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	2380      	movs	r3, #128	@ 0x80
 8003622:	025b      	lsls	r3, r3, #9
 8003624:	429a      	cmp	r2, r3
 8003626:	d205      	bcs.n	8003634 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	b29a      	uxth	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	60da      	str	r2, [r3, #12]
 8003632:	e003      	b.n	800363c <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003634:	231e      	movs	r3, #30
 8003636:	18fb      	adds	r3, r7, r3
 8003638:	2201      	movs	r2, #1
 800363a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	226a      	movs	r2, #106	@ 0x6a
 8003640:	2101      	movs	r1, #1
 8003642:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2268      	movs	r2, #104	@ 0x68
 8003648:	2101      	movs	r1, #1
 800364a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003658:	231e      	movs	r3, #30
 800365a:	18fb      	adds	r3, r7, r3
 800365c:	781b      	ldrb	r3, [r3, #0]
}
 800365e:	0018      	movs	r0, r3
 8003660:	46bd      	mov	sp, r7
 8003662:	b008      	add	sp, #32
 8003664:	bd80      	pop	{r7, pc}
 8003666:	46c0      	nop			@ (mov r8, r8)
 8003668:	cfff69f3 	.word	0xcfff69f3
 800366c:	ffffcfff 	.word	0xffffcfff
 8003670:	11fff4ff 	.word	0x11fff4ff
 8003674:	40013800 	.word	0x40013800
 8003678:	40021000 	.word	0x40021000
 800367c:	40004400 	.word	0x40004400
 8003680:	02dc6c00 	.word	0x02dc6c00
 8003684:	08004f34 	.word	0x08004f34

08003688 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003694:	2208      	movs	r2, #8
 8003696:	4013      	ands	r3, r2
 8003698:	d00b      	beq.n	80036b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	4a4a      	ldr	r2, [pc, #296]	@ (80037cc <UART_AdvFeatureConfig+0x144>)
 80036a2:	4013      	ands	r3, r2
 80036a4:	0019      	movs	r1, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b6:	2201      	movs	r2, #1
 80036b8:	4013      	ands	r3, r2
 80036ba:	d00b      	beq.n	80036d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	4a43      	ldr	r2, [pc, #268]	@ (80037d0 <UART_AdvFeatureConfig+0x148>)
 80036c4:	4013      	ands	r3, r2
 80036c6:	0019      	movs	r1, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	430a      	orrs	r2, r1
 80036d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d8:	2202      	movs	r2, #2
 80036da:	4013      	ands	r3, r2
 80036dc:	d00b      	beq.n	80036f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	4a3b      	ldr	r2, [pc, #236]	@ (80037d4 <UART_AdvFeatureConfig+0x14c>)
 80036e6:	4013      	ands	r3, r2
 80036e8:	0019      	movs	r1, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fa:	2204      	movs	r2, #4
 80036fc:	4013      	ands	r3, r2
 80036fe:	d00b      	beq.n	8003718 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	4a34      	ldr	r2, [pc, #208]	@ (80037d8 <UART_AdvFeatureConfig+0x150>)
 8003708:	4013      	ands	r3, r2
 800370a:	0019      	movs	r1, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	430a      	orrs	r2, r1
 8003716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800371c:	2210      	movs	r2, #16
 800371e:	4013      	ands	r3, r2
 8003720:	d00b      	beq.n	800373a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	4a2c      	ldr	r2, [pc, #176]	@ (80037dc <UART_AdvFeatureConfig+0x154>)
 800372a:	4013      	ands	r3, r2
 800372c:	0019      	movs	r1, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373e:	2220      	movs	r2, #32
 8003740:	4013      	ands	r3, r2
 8003742:	d00b      	beq.n	800375c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	4a25      	ldr	r2, [pc, #148]	@ (80037e0 <UART_AdvFeatureConfig+0x158>)
 800374c:	4013      	ands	r3, r2
 800374e:	0019      	movs	r1, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	430a      	orrs	r2, r1
 800375a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003760:	2240      	movs	r2, #64	@ 0x40
 8003762:	4013      	ands	r3, r2
 8003764:	d01d      	beq.n	80037a2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	4a1d      	ldr	r2, [pc, #116]	@ (80037e4 <UART_AdvFeatureConfig+0x15c>)
 800376e:	4013      	ands	r3, r2
 8003770:	0019      	movs	r1, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003782:	2380      	movs	r3, #128	@ 0x80
 8003784:	035b      	lsls	r3, r3, #13
 8003786:	429a      	cmp	r2, r3
 8003788:	d10b      	bne.n	80037a2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	4a15      	ldr	r2, [pc, #84]	@ (80037e8 <UART_AdvFeatureConfig+0x160>)
 8003792:	4013      	ands	r3, r2
 8003794:	0019      	movs	r1, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a6:	2280      	movs	r2, #128	@ 0x80
 80037a8:	4013      	ands	r3, r2
 80037aa:	d00b      	beq.n	80037c4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	4a0e      	ldr	r2, [pc, #56]	@ (80037ec <UART_AdvFeatureConfig+0x164>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	0019      	movs	r1, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	605a      	str	r2, [r3, #4]
  }
}
 80037c4:	46c0      	nop			@ (mov r8, r8)
 80037c6:	46bd      	mov	sp, r7
 80037c8:	b002      	add	sp, #8
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	ffff7fff 	.word	0xffff7fff
 80037d0:	fffdffff 	.word	0xfffdffff
 80037d4:	fffeffff 	.word	0xfffeffff
 80037d8:	fffbffff 	.word	0xfffbffff
 80037dc:	ffffefff 	.word	0xffffefff
 80037e0:	ffffdfff 	.word	0xffffdfff
 80037e4:	ffefffff 	.word	0xffefffff
 80037e8:	ff9fffff 	.word	0xff9fffff
 80037ec:	fff7ffff 	.word	0xfff7ffff

080037f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b092      	sub	sp, #72	@ 0x48
 80037f4:	af02      	add	r7, sp, #8
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2290      	movs	r2, #144	@ 0x90
 80037fc:	2100      	movs	r1, #0
 80037fe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003800:	f7fd ff70 	bl	80016e4 <HAL_GetTick>
 8003804:	0003      	movs	r3, r0
 8003806:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2208      	movs	r2, #8
 8003810:	4013      	ands	r3, r2
 8003812:	2b08      	cmp	r3, #8
 8003814:	d12d      	bne.n	8003872 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003818:	2280      	movs	r2, #128	@ 0x80
 800381a:	0391      	lsls	r1, r2, #14
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	4a47      	ldr	r2, [pc, #284]	@ (800393c <UART_CheckIdleState+0x14c>)
 8003820:	9200      	str	r2, [sp, #0]
 8003822:	2200      	movs	r2, #0
 8003824:	f000 f88e 	bl	8003944 <UART_WaitOnFlagUntilTimeout>
 8003828:	1e03      	subs	r3, r0, #0
 800382a:	d022      	beq.n	8003872 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800382c:	f3ef 8310 	mrs	r3, PRIMASK
 8003830:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003834:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003836:	2301      	movs	r3, #1
 8003838:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800383c:	f383 8810 	msr	PRIMASK, r3
}
 8003840:	46c0      	nop			@ (mov r8, r8)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2180      	movs	r1, #128	@ 0x80
 800384e:	438a      	bics	r2, r1
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003858:	f383 8810 	msr	PRIMASK, r3
}
 800385c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2288      	movs	r2, #136	@ 0x88
 8003862:	2120      	movs	r1, #32
 8003864:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2284      	movs	r2, #132	@ 0x84
 800386a:	2100      	movs	r1, #0
 800386c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e060      	b.n	8003934 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2204      	movs	r2, #4
 800387a:	4013      	ands	r3, r2
 800387c:	2b04      	cmp	r3, #4
 800387e:	d146      	bne.n	800390e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003882:	2280      	movs	r2, #128	@ 0x80
 8003884:	03d1      	lsls	r1, r2, #15
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	4a2c      	ldr	r2, [pc, #176]	@ (800393c <UART_CheckIdleState+0x14c>)
 800388a:	9200      	str	r2, [sp, #0]
 800388c:	2200      	movs	r2, #0
 800388e:	f000 f859 	bl	8003944 <UART_WaitOnFlagUntilTimeout>
 8003892:	1e03      	subs	r3, r0, #0
 8003894:	d03b      	beq.n	800390e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003896:	f3ef 8310 	mrs	r3, PRIMASK
 800389a:	60fb      	str	r3, [r7, #12]
  return(result);
 800389c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800389e:	637b      	str	r3, [r7, #52]	@ 0x34
 80038a0:	2301      	movs	r3, #1
 80038a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	f383 8810 	msr	PRIMASK, r3
}
 80038aa:	46c0      	nop			@ (mov r8, r8)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4922      	ldr	r1, [pc, #136]	@ (8003940 <UART_CheckIdleState+0x150>)
 80038b8:	400a      	ands	r2, r1
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	f383 8810 	msr	PRIMASK, r3
}
 80038c6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80038c8:	f3ef 8310 	mrs	r3, PRIMASK
 80038cc:	61bb      	str	r3, [r7, #24]
  return(result);
 80038ce:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80038d2:	2301      	movs	r3, #1
 80038d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	f383 8810 	msr	PRIMASK, r3
}
 80038dc:	46c0      	nop			@ (mov r8, r8)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689a      	ldr	r2, [r3, #8]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2101      	movs	r1, #1
 80038ea:	438a      	bics	r2, r1
 80038ec:	609a      	str	r2, [r3, #8]
 80038ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	6a3b      	ldr	r3, [r7, #32]
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	228c      	movs	r2, #140	@ 0x8c
 80038fe:	2120      	movs	r1, #32
 8003900:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2284      	movs	r2, #132	@ 0x84
 8003906:	2100      	movs	r1, #0
 8003908:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e012      	b.n	8003934 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2288      	movs	r2, #136	@ 0x88
 8003912:	2120      	movs	r1, #32
 8003914:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	228c      	movs	r2, #140	@ 0x8c
 800391a:	2120      	movs	r1, #32
 800391c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2284      	movs	r2, #132	@ 0x84
 800392e:	2100      	movs	r1, #0
 8003930:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	0018      	movs	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	b010      	add	sp, #64	@ 0x40
 800393a:	bd80      	pop	{r7, pc}
 800393c:	01ffffff 	.word	0x01ffffff
 8003940:	fffffedf 	.word	0xfffffedf

08003944 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	603b      	str	r3, [r7, #0]
 8003950:	1dfb      	adds	r3, r7, #7
 8003952:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003954:	e051      	b.n	80039fa <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	3301      	adds	r3, #1
 800395a:	d04e      	beq.n	80039fa <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800395c:	f7fd fec2 	bl	80016e4 <HAL_GetTick>
 8003960:	0002      	movs	r2, r0
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	429a      	cmp	r2, r3
 800396a:	d302      	bcc.n	8003972 <UART_WaitOnFlagUntilTimeout+0x2e>
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e051      	b.n	8003a1a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2204      	movs	r2, #4
 800397e:	4013      	ands	r3, r2
 8003980:	d03b      	beq.n	80039fa <UART_WaitOnFlagUntilTimeout+0xb6>
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	2b80      	cmp	r3, #128	@ 0x80
 8003986:	d038      	beq.n	80039fa <UART_WaitOnFlagUntilTimeout+0xb6>
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	2b40      	cmp	r3, #64	@ 0x40
 800398c:	d035      	beq.n	80039fa <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	69db      	ldr	r3, [r3, #28]
 8003994:	2208      	movs	r2, #8
 8003996:	4013      	ands	r3, r2
 8003998:	2b08      	cmp	r3, #8
 800399a:	d111      	bne.n	80039c0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2208      	movs	r2, #8
 80039a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	0018      	movs	r0, r3
 80039a8:	f000 f83c 	bl	8003a24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2290      	movs	r2, #144	@ 0x90
 80039b0:	2108      	movs	r1, #8
 80039b2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2284      	movs	r2, #132	@ 0x84
 80039b8:	2100      	movs	r1, #0
 80039ba:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e02c      	b.n	8003a1a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	69da      	ldr	r2, [r3, #28]
 80039c6:	2380      	movs	r3, #128	@ 0x80
 80039c8:	011b      	lsls	r3, r3, #4
 80039ca:	401a      	ands	r2, r3
 80039cc:	2380      	movs	r3, #128	@ 0x80
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d112      	bne.n	80039fa <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2280      	movs	r2, #128	@ 0x80
 80039da:	0112      	lsls	r2, r2, #4
 80039dc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	0018      	movs	r0, r3
 80039e2:	f000 f81f 	bl	8003a24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2290      	movs	r2, #144	@ 0x90
 80039ea:	2120      	movs	r1, #32
 80039ec:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2284      	movs	r2, #132	@ 0x84
 80039f2:	2100      	movs	r1, #0
 80039f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e00f      	b.n	8003a1a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	69db      	ldr	r3, [r3, #28]
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	4013      	ands	r3, r2
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	425a      	negs	r2, r3
 8003a0a:	4153      	adcs	r3, r2
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	001a      	movs	r2, r3
 8003a10:	1dfb      	adds	r3, r7, #7
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d09e      	beq.n	8003956 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	0018      	movs	r0, r3
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	b004      	add	sp, #16
 8003a20:	bd80      	pop	{r7, pc}
	...

08003a24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08e      	sub	sp, #56	@ 0x38
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003a2c:	f3ef 8310 	mrs	r3, PRIMASK
 8003a30:	617b      	str	r3, [r7, #20]
  return(result);
 8003a32:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a34:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a36:	2301      	movs	r3, #1
 8003a38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	f383 8810 	msr	PRIMASK, r3
}
 8003a40:	46c0      	nop			@ (mov r8, r8)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4926      	ldr	r1, [pc, #152]	@ (8003ae8 <UART_EndRxTransfer+0xc4>)
 8003a4e:	400a      	ands	r2, r1
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a54:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	f383 8810 	msr	PRIMASK, r3
}
 8003a5c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003a5e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a62:	623b      	str	r3, [r7, #32]
  return(result);
 8003a64:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003a66:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a68:	2301      	movs	r3, #1
 8003a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6e:	f383 8810 	msr	PRIMASK, r3
}
 8003a72:	46c0      	nop			@ (mov r8, r8)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	491b      	ldr	r1, [pc, #108]	@ (8003aec <UART_EndRxTransfer+0xc8>)
 8003a80:	400a      	ands	r2, r1
 8003a82:	609a      	str	r2, [r3, #8]
 8003a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a86:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8a:	f383 8810 	msr	PRIMASK, r3
}
 8003a8e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d118      	bne.n	8003aca <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003a98:	f3ef 8310 	mrs	r3, PRIMASK
 8003a9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a9e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f383 8810 	msr	PRIMASK, r3
}
 8003aac:	46c0      	nop			@ (mov r8, r8)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2110      	movs	r1, #16
 8003aba:	438a      	bics	r2, r1
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ac0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	f383 8810 	msr	PRIMASK, r3
}
 8003ac8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	228c      	movs	r2, #140	@ 0x8c
 8003ace:	2120      	movs	r1, #32
 8003ad0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003ade:	46c0      	nop			@ (mov r8, r8)
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	b00e      	add	sp, #56	@ 0x38
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	46c0      	nop			@ (mov r8, r8)
 8003ae8:	fffffedf 	.word	0xfffffedf
 8003aec:	effffffe 	.word	0xeffffffe

08003af0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2284      	movs	r2, #132	@ 0x84
 8003afc:	5c9b      	ldrb	r3, [r3, r2]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d101      	bne.n	8003b06 <HAL_UARTEx_DisableFifoMode+0x16>
 8003b02:	2302      	movs	r3, #2
 8003b04:	e027      	b.n	8003b56 <HAL_UARTEx_DisableFifoMode+0x66>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2284      	movs	r2, #132	@ 0x84
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2288      	movs	r2, #136	@ 0x88
 8003b12:	2124      	movs	r1, #36	@ 0x24
 8003b14:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2101      	movs	r1, #1
 8003b2a:	438a      	bics	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	4a0b      	ldr	r2, [pc, #44]	@ (8003b60 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2288      	movs	r2, #136	@ 0x88
 8003b48:	2120      	movs	r1, #32
 8003b4a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2284      	movs	r2, #132	@ 0x84
 8003b50:	2100      	movs	r1, #0
 8003b52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	0018      	movs	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	b004      	add	sp, #16
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	46c0      	nop			@ (mov r8, r8)
 8003b60:	dfffffff 	.word	0xdfffffff

08003b64 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2284      	movs	r2, #132	@ 0x84
 8003b72:	5c9b      	ldrb	r3, [r3, r2]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d101      	bne.n	8003b7c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003b78:	2302      	movs	r3, #2
 8003b7a:	e02e      	b.n	8003bda <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2284      	movs	r2, #132	@ 0x84
 8003b80:	2101      	movs	r1, #1
 8003b82:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2288      	movs	r2, #136	@ 0x88
 8003b88:	2124      	movs	r1, #36	@ 0x24
 8003b8a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	438a      	bics	r2, r1
 8003ba2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	08d9      	lsrs	r1, r3, #3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	683a      	ldr	r2, [r7, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	0018      	movs	r0, r3
 8003bbc:	f000 f854 	bl	8003c68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2288      	movs	r2, #136	@ 0x88
 8003bcc:	2120      	movs	r1, #32
 8003bce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2284      	movs	r2, #132	@ 0x84
 8003bd4:	2100      	movs	r1, #0
 8003bd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	0018      	movs	r0, r3
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	b004      	add	sp, #16
 8003be0:	bd80      	pop	{r7, pc}
	...

08003be4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2284      	movs	r2, #132	@ 0x84
 8003bf2:	5c9b      	ldrb	r3, [r3, r2]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d101      	bne.n	8003bfc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	e02f      	b.n	8003c5c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2284      	movs	r2, #132	@ 0x84
 8003c00:	2101      	movs	r1, #1
 8003c02:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2288      	movs	r2, #136	@ 0x88
 8003c08:	2124      	movs	r1, #36	@ 0x24
 8003c0a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2101      	movs	r1, #1
 8003c20:	438a      	bics	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8003c64 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	0019      	movs	r1, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	683a      	ldr	r2, [r7, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f000 f813 	bl	8003c68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2288      	movs	r2, #136	@ 0x88
 8003c4e:	2120      	movs	r1, #32
 8003c50:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2284      	movs	r2, #132	@ 0x84
 8003c56:	2100      	movs	r1, #0
 8003c58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	b004      	add	sp, #16
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	f1ffffff 	.word	0xf1ffffff

08003c68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d108      	bne.n	8003c8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	226a      	movs	r2, #106	@ 0x6a
 8003c7c:	2101      	movs	r1, #1
 8003c7e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2268      	movs	r2, #104	@ 0x68
 8003c84:	2101      	movs	r1, #1
 8003c86:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003c88:	e043      	b.n	8003d12 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003c8a:	260f      	movs	r6, #15
 8003c8c:	19bb      	adds	r3, r7, r6
 8003c8e:	2208      	movs	r2, #8
 8003c90:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003c92:	200e      	movs	r0, #14
 8003c94:	183b      	adds	r3, r7, r0
 8003c96:	2208      	movs	r2, #8
 8003c98:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	0e5b      	lsrs	r3, r3, #25
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	240d      	movs	r4, #13
 8003ca6:	193b      	adds	r3, r7, r4
 8003ca8:	2107      	movs	r1, #7
 8003caa:	400a      	ands	r2, r1
 8003cac:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	0f5b      	lsrs	r3, r3, #29
 8003cb6:	b2da      	uxtb	r2, r3
 8003cb8:	250c      	movs	r5, #12
 8003cba:	197b      	adds	r3, r7, r5
 8003cbc:	2107      	movs	r1, #7
 8003cbe:	400a      	ands	r2, r1
 8003cc0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003cc2:	183b      	adds	r3, r7, r0
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	197a      	adds	r2, r7, r5
 8003cc8:	7812      	ldrb	r2, [r2, #0]
 8003cca:	4914      	ldr	r1, [pc, #80]	@ (8003d1c <UARTEx_SetNbDataToProcess+0xb4>)
 8003ccc:	5c8a      	ldrb	r2, [r1, r2]
 8003cce:	435a      	muls	r2, r3
 8003cd0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003cd2:	197b      	adds	r3, r7, r5
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	4a12      	ldr	r2, [pc, #72]	@ (8003d20 <UARTEx_SetNbDataToProcess+0xb8>)
 8003cd8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003cda:	0019      	movs	r1, r3
 8003cdc:	f7fc fab0 	bl	8000240 <__divsi3>
 8003ce0:	0003      	movs	r3, r0
 8003ce2:	b299      	uxth	r1, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	226a      	movs	r2, #106	@ 0x6a
 8003ce8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003cea:	19bb      	adds	r3, r7, r6
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	193a      	adds	r2, r7, r4
 8003cf0:	7812      	ldrb	r2, [r2, #0]
 8003cf2:	490a      	ldr	r1, [pc, #40]	@ (8003d1c <UARTEx_SetNbDataToProcess+0xb4>)
 8003cf4:	5c8a      	ldrb	r2, [r1, r2]
 8003cf6:	435a      	muls	r2, r3
 8003cf8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003cfa:	193b      	adds	r3, r7, r4
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	4a08      	ldr	r2, [pc, #32]	@ (8003d20 <UARTEx_SetNbDataToProcess+0xb8>)
 8003d00:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d02:	0019      	movs	r1, r3
 8003d04:	f7fc fa9c 	bl	8000240 <__divsi3>
 8003d08:	0003      	movs	r3, r0
 8003d0a:	b299      	uxth	r1, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2268      	movs	r2, #104	@ 0x68
 8003d10:	5299      	strh	r1, [r3, r2]
}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	46bd      	mov	sp, r7
 8003d16:	b005      	add	sp, #20
 8003d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	08004f4c 	.word	0x08004f4c
 8003d20:	08004f54 	.word	0x08004f54

08003d24 <std>:
 8003d24:	2300      	movs	r3, #0
 8003d26:	b510      	push	{r4, lr}
 8003d28:	0004      	movs	r4, r0
 8003d2a:	6003      	str	r3, [r0, #0]
 8003d2c:	6043      	str	r3, [r0, #4]
 8003d2e:	6083      	str	r3, [r0, #8]
 8003d30:	8181      	strh	r1, [r0, #12]
 8003d32:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d34:	81c2      	strh	r2, [r0, #14]
 8003d36:	6103      	str	r3, [r0, #16]
 8003d38:	6143      	str	r3, [r0, #20]
 8003d3a:	6183      	str	r3, [r0, #24]
 8003d3c:	0019      	movs	r1, r3
 8003d3e:	2208      	movs	r2, #8
 8003d40:	305c      	adds	r0, #92	@ 0x5c
 8003d42:	f000 fa0f 	bl	8004164 <memset>
 8003d46:	4b0b      	ldr	r3, [pc, #44]	@ (8003d74 <std+0x50>)
 8003d48:	6224      	str	r4, [r4, #32]
 8003d4a:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d78 <std+0x54>)
 8003d4e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d50:	4b0a      	ldr	r3, [pc, #40]	@ (8003d7c <std+0x58>)
 8003d52:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d54:	4b0a      	ldr	r3, [pc, #40]	@ (8003d80 <std+0x5c>)
 8003d56:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d58:	4b0a      	ldr	r3, [pc, #40]	@ (8003d84 <std+0x60>)
 8003d5a:	429c      	cmp	r4, r3
 8003d5c:	d005      	beq.n	8003d6a <std+0x46>
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d88 <std+0x64>)
 8003d60:	429c      	cmp	r4, r3
 8003d62:	d002      	beq.n	8003d6a <std+0x46>
 8003d64:	4b09      	ldr	r3, [pc, #36]	@ (8003d8c <std+0x68>)
 8003d66:	429c      	cmp	r4, r3
 8003d68:	d103      	bne.n	8003d72 <std+0x4e>
 8003d6a:	0020      	movs	r0, r4
 8003d6c:	3058      	adds	r0, #88	@ 0x58
 8003d6e:	f000 fa79 	bl	8004264 <__retarget_lock_init_recursive>
 8003d72:	bd10      	pop	{r4, pc}
 8003d74:	08003f8d 	.word	0x08003f8d
 8003d78:	08003fb5 	.word	0x08003fb5
 8003d7c:	08003fed 	.word	0x08003fed
 8003d80:	08004019 	.word	0x08004019
 8003d84:	200002ac 	.word	0x200002ac
 8003d88:	20000314 	.word	0x20000314
 8003d8c:	2000037c 	.word	0x2000037c

08003d90 <stdio_exit_handler>:
 8003d90:	b510      	push	{r4, lr}
 8003d92:	4a03      	ldr	r2, [pc, #12]	@ (8003da0 <stdio_exit_handler+0x10>)
 8003d94:	4903      	ldr	r1, [pc, #12]	@ (8003da4 <stdio_exit_handler+0x14>)
 8003d96:	4804      	ldr	r0, [pc, #16]	@ (8003da8 <stdio_exit_handler+0x18>)
 8003d98:	f000 f86c 	bl	8003e74 <_fwalk_sglue>
 8003d9c:	bd10      	pop	{r4, pc}
 8003d9e:	46c0      	nop			@ (mov r8, r8)
 8003da0:	2000000c 	.word	0x2000000c
 8003da4:	08004af1 	.word	0x08004af1
 8003da8:	2000001c 	.word	0x2000001c

08003dac <cleanup_stdio>:
 8003dac:	6841      	ldr	r1, [r0, #4]
 8003dae:	4b0b      	ldr	r3, [pc, #44]	@ (8003ddc <cleanup_stdio+0x30>)
 8003db0:	b510      	push	{r4, lr}
 8003db2:	0004      	movs	r4, r0
 8003db4:	4299      	cmp	r1, r3
 8003db6:	d001      	beq.n	8003dbc <cleanup_stdio+0x10>
 8003db8:	f000 fe9a 	bl	8004af0 <_fflush_r>
 8003dbc:	68a1      	ldr	r1, [r4, #8]
 8003dbe:	4b08      	ldr	r3, [pc, #32]	@ (8003de0 <cleanup_stdio+0x34>)
 8003dc0:	4299      	cmp	r1, r3
 8003dc2:	d002      	beq.n	8003dca <cleanup_stdio+0x1e>
 8003dc4:	0020      	movs	r0, r4
 8003dc6:	f000 fe93 	bl	8004af0 <_fflush_r>
 8003dca:	68e1      	ldr	r1, [r4, #12]
 8003dcc:	4b05      	ldr	r3, [pc, #20]	@ (8003de4 <cleanup_stdio+0x38>)
 8003dce:	4299      	cmp	r1, r3
 8003dd0:	d002      	beq.n	8003dd8 <cleanup_stdio+0x2c>
 8003dd2:	0020      	movs	r0, r4
 8003dd4:	f000 fe8c 	bl	8004af0 <_fflush_r>
 8003dd8:	bd10      	pop	{r4, pc}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	200002ac 	.word	0x200002ac
 8003de0:	20000314 	.word	0x20000314
 8003de4:	2000037c 	.word	0x2000037c

08003de8 <global_stdio_init.part.0>:
 8003de8:	b510      	push	{r4, lr}
 8003dea:	4b09      	ldr	r3, [pc, #36]	@ (8003e10 <global_stdio_init.part.0+0x28>)
 8003dec:	4a09      	ldr	r2, [pc, #36]	@ (8003e14 <global_stdio_init.part.0+0x2c>)
 8003dee:	2104      	movs	r1, #4
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	4809      	ldr	r0, [pc, #36]	@ (8003e18 <global_stdio_init.part.0+0x30>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	f7ff ff95 	bl	8003d24 <std>
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	2109      	movs	r1, #9
 8003dfe:	4807      	ldr	r0, [pc, #28]	@ (8003e1c <global_stdio_init.part.0+0x34>)
 8003e00:	f7ff ff90 	bl	8003d24 <std>
 8003e04:	2202      	movs	r2, #2
 8003e06:	2112      	movs	r1, #18
 8003e08:	4805      	ldr	r0, [pc, #20]	@ (8003e20 <global_stdio_init.part.0+0x38>)
 8003e0a:	f7ff ff8b 	bl	8003d24 <std>
 8003e0e:	bd10      	pop	{r4, pc}
 8003e10:	200003e4 	.word	0x200003e4
 8003e14:	08003d91 	.word	0x08003d91
 8003e18:	200002ac 	.word	0x200002ac
 8003e1c:	20000314 	.word	0x20000314
 8003e20:	2000037c 	.word	0x2000037c

08003e24 <__sfp_lock_acquire>:
 8003e24:	b510      	push	{r4, lr}
 8003e26:	4802      	ldr	r0, [pc, #8]	@ (8003e30 <__sfp_lock_acquire+0xc>)
 8003e28:	f000 fa1d 	bl	8004266 <__retarget_lock_acquire_recursive>
 8003e2c:	bd10      	pop	{r4, pc}
 8003e2e:	46c0      	nop			@ (mov r8, r8)
 8003e30:	200003ed 	.word	0x200003ed

08003e34 <__sfp_lock_release>:
 8003e34:	b510      	push	{r4, lr}
 8003e36:	4802      	ldr	r0, [pc, #8]	@ (8003e40 <__sfp_lock_release+0xc>)
 8003e38:	f000 fa16 	bl	8004268 <__retarget_lock_release_recursive>
 8003e3c:	bd10      	pop	{r4, pc}
 8003e3e:	46c0      	nop			@ (mov r8, r8)
 8003e40:	200003ed 	.word	0x200003ed

08003e44 <__sinit>:
 8003e44:	b510      	push	{r4, lr}
 8003e46:	0004      	movs	r4, r0
 8003e48:	f7ff ffec 	bl	8003e24 <__sfp_lock_acquire>
 8003e4c:	6a23      	ldr	r3, [r4, #32]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d002      	beq.n	8003e58 <__sinit+0x14>
 8003e52:	f7ff ffef 	bl	8003e34 <__sfp_lock_release>
 8003e56:	bd10      	pop	{r4, pc}
 8003e58:	4b04      	ldr	r3, [pc, #16]	@ (8003e6c <__sinit+0x28>)
 8003e5a:	6223      	str	r3, [r4, #32]
 8003e5c:	4b04      	ldr	r3, [pc, #16]	@ (8003e70 <__sinit+0x2c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1f6      	bne.n	8003e52 <__sinit+0xe>
 8003e64:	f7ff ffc0 	bl	8003de8 <global_stdio_init.part.0>
 8003e68:	e7f3      	b.n	8003e52 <__sinit+0xe>
 8003e6a:	46c0      	nop			@ (mov r8, r8)
 8003e6c:	08003dad 	.word	0x08003dad
 8003e70:	200003e4 	.word	0x200003e4

08003e74 <_fwalk_sglue>:
 8003e74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e76:	0014      	movs	r4, r2
 8003e78:	2600      	movs	r6, #0
 8003e7a:	9000      	str	r0, [sp, #0]
 8003e7c:	9101      	str	r1, [sp, #4]
 8003e7e:	68a5      	ldr	r5, [r4, #8]
 8003e80:	6867      	ldr	r7, [r4, #4]
 8003e82:	3f01      	subs	r7, #1
 8003e84:	d504      	bpl.n	8003e90 <_fwalk_sglue+0x1c>
 8003e86:	6824      	ldr	r4, [r4, #0]
 8003e88:	2c00      	cmp	r4, #0
 8003e8a:	d1f8      	bne.n	8003e7e <_fwalk_sglue+0xa>
 8003e8c:	0030      	movs	r0, r6
 8003e8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e90:	89ab      	ldrh	r3, [r5, #12]
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d908      	bls.n	8003ea8 <_fwalk_sglue+0x34>
 8003e96:	220e      	movs	r2, #14
 8003e98:	5eab      	ldrsh	r3, [r5, r2]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	d004      	beq.n	8003ea8 <_fwalk_sglue+0x34>
 8003e9e:	0029      	movs	r1, r5
 8003ea0:	9800      	ldr	r0, [sp, #0]
 8003ea2:	9b01      	ldr	r3, [sp, #4]
 8003ea4:	4798      	blx	r3
 8003ea6:	4306      	orrs	r6, r0
 8003ea8:	3568      	adds	r5, #104	@ 0x68
 8003eaa:	e7ea      	b.n	8003e82 <_fwalk_sglue+0xe>

08003eac <iprintf>:
 8003eac:	b40f      	push	{r0, r1, r2, r3}
 8003eae:	b507      	push	{r0, r1, r2, lr}
 8003eb0:	4905      	ldr	r1, [pc, #20]	@ (8003ec8 <iprintf+0x1c>)
 8003eb2:	ab04      	add	r3, sp, #16
 8003eb4:	6808      	ldr	r0, [r1, #0]
 8003eb6:	cb04      	ldmia	r3!, {r2}
 8003eb8:	6881      	ldr	r1, [r0, #8]
 8003eba:	9301      	str	r3, [sp, #4]
 8003ebc:	f000 fafa 	bl	80044b4 <_vfiprintf_r>
 8003ec0:	b003      	add	sp, #12
 8003ec2:	bc08      	pop	{r3}
 8003ec4:	b004      	add	sp, #16
 8003ec6:	4718      	bx	r3
 8003ec8:	20000018 	.word	0x20000018

08003ecc <_puts_r>:
 8003ecc:	6a03      	ldr	r3, [r0, #32]
 8003ece:	b570      	push	{r4, r5, r6, lr}
 8003ed0:	0005      	movs	r5, r0
 8003ed2:	000e      	movs	r6, r1
 8003ed4:	6884      	ldr	r4, [r0, #8]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <_puts_r+0x12>
 8003eda:	f7ff ffb3 	bl	8003e44 <__sinit>
 8003ede:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ee0:	07db      	lsls	r3, r3, #31
 8003ee2:	d405      	bmi.n	8003ef0 <_puts_r+0x24>
 8003ee4:	89a3      	ldrh	r3, [r4, #12]
 8003ee6:	059b      	lsls	r3, r3, #22
 8003ee8:	d402      	bmi.n	8003ef0 <_puts_r+0x24>
 8003eea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003eec:	f000 f9bb 	bl	8004266 <__retarget_lock_acquire_recursive>
 8003ef0:	89a3      	ldrh	r3, [r4, #12]
 8003ef2:	071b      	lsls	r3, r3, #28
 8003ef4:	d502      	bpl.n	8003efc <_puts_r+0x30>
 8003ef6:	6923      	ldr	r3, [r4, #16]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d11f      	bne.n	8003f3c <_puts_r+0x70>
 8003efc:	0021      	movs	r1, r4
 8003efe:	0028      	movs	r0, r5
 8003f00:	f000 f8d2 	bl	80040a8 <__swsetup_r>
 8003f04:	2800      	cmp	r0, #0
 8003f06:	d019      	beq.n	8003f3c <_puts_r+0x70>
 8003f08:	2501      	movs	r5, #1
 8003f0a:	426d      	negs	r5, r5
 8003f0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f0e:	07db      	lsls	r3, r3, #31
 8003f10:	d405      	bmi.n	8003f1e <_puts_r+0x52>
 8003f12:	89a3      	ldrh	r3, [r4, #12]
 8003f14:	059b      	lsls	r3, r3, #22
 8003f16:	d402      	bmi.n	8003f1e <_puts_r+0x52>
 8003f18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f1a:	f000 f9a5 	bl	8004268 <__retarget_lock_release_recursive>
 8003f1e:	0028      	movs	r0, r5
 8003f20:	bd70      	pop	{r4, r5, r6, pc}
 8003f22:	3601      	adds	r6, #1
 8003f24:	60a3      	str	r3, [r4, #8]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	da04      	bge.n	8003f34 <_puts_r+0x68>
 8003f2a:	69a2      	ldr	r2, [r4, #24]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	dc16      	bgt.n	8003f5e <_puts_r+0x92>
 8003f30:	290a      	cmp	r1, #10
 8003f32:	d014      	beq.n	8003f5e <_puts_r+0x92>
 8003f34:	6823      	ldr	r3, [r4, #0]
 8003f36:	1c5a      	adds	r2, r3, #1
 8003f38:	6022      	str	r2, [r4, #0]
 8003f3a:	7019      	strb	r1, [r3, #0]
 8003f3c:	68a3      	ldr	r3, [r4, #8]
 8003f3e:	7831      	ldrb	r1, [r6, #0]
 8003f40:	3b01      	subs	r3, #1
 8003f42:	2900      	cmp	r1, #0
 8003f44:	d1ed      	bne.n	8003f22 <_puts_r+0x56>
 8003f46:	60a3      	str	r3, [r4, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	da0f      	bge.n	8003f6c <_puts_r+0xa0>
 8003f4c:	0022      	movs	r2, r4
 8003f4e:	0028      	movs	r0, r5
 8003f50:	310a      	adds	r1, #10
 8003f52:	f000 f867 	bl	8004024 <__swbuf_r>
 8003f56:	3001      	adds	r0, #1
 8003f58:	d0d6      	beq.n	8003f08 <_puts_r+0x3c>
 8003f5a:	250a      	movs	r5, #10
 8003f5c:	e7d6      	b.n	8003f0c <_puts_r+0x40>
 8003f5e:	0022      	movs	r2, r4
 8003f60:	0028      	movs	r0, r5
 8003f62:	f000 f85f 	bl	8004024 <__swbuf_r>
 8003f66:	3001      	adds	r0, #1
 8003f68:	d1e8      	bne.n	8003f3c <_puts_r+0x70>
 8003f6a:	e7cd      	b.n	8003f08 <_puts_r+0x3c>
 8003f6c:	6823      	ldr	r3, [r4, #0]
 8003f6e:	1c5a      	adds	r2, r3, #1
 8003f70:	6022      	str	r2, [r4, #0]
 8003f72:	220a      	movs	r2, #10
 8003f74:	701a      	strb	r2, [r3, #0]
 8003f76:	e7f0      	b.n	8003f5a <_puts_r+0x8e>

08003f78 <puts>:
 8003f78:	b510      	push	{r4, lr}
 8003f7a:	4b03      	ldr	r3, [pc, #12]	@ (8003f88 <puts+0x10>)
 8003f7c:	0001      	movs	r1, r0
 8003f7e:	6818      	ldr	r0, [r3, #0]
 8003f80:	f7ff ffa4 	bl	8003ecc <_puts_r>
 8003f84:	bd10      	pop	{r4, pc}
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	20000018 	.word	0x20000018

08003f8c <__sread>:
 8003f8c:	b570      	push	{r4, r5, r6, lr}
 8003f8e:	000c      	movs	r4, r1
 8003f90:	250e      	movs	r5, #14
 8003f92:	5f49      	ldrsh	r1, [r1, r5]
 8003f94:	f000 f914 	bl	80041c0 <_read_r>
 8003f98:	2800      	cmp	r0, #0
 8003f9a:	db03      	blt.n	8003fa4 <__sread+0x18>
 8003f9c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003f9e:	181b      	adds	r3, r3, r0
 8003fa0:	6563      	str	r3, [r4, #84]	@ 0x54
 8003fa2:	bd70      	pop	{r4, r5, r6, pc}
 8003fa4:	89a3      	ldrh	r3, [r4, #12]
 8003fa6:	4a02      	ldr	r2, [pc, #8]	@ (8003fb0 <__sread+0x24>)
 8003fa8:	4013      	ands	r3, r2
 8003faa:	81a3      	strh	r3, [r4, #12]
 8003fac:	e7f9      	b.n	8003fa2 <__sread+0x16>
 8003fae:	46c0      	nop			@ (mov r8, r8)
 8003fb0:	ffffefff 	.word	0xffffefff

08003fb4 <__swrite>:
 8003fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fb6:	001f      	movs	r7, r3
 8003fb8:	898b      	ldrh	r3, [r1, #12]
 8003fba:	0005      	movs	r5, r0
 8003fbc:	000c      	movs	r4, r1
 8003fbe:	0016      	movs	r6, r2
 8003fc0:	05db      	lsls	r3, r3, #23
 8003fc2:	d505      	bpl.n	8003fd0 <__swrite+0x1c>
 8003fc4:	230e      	movs	r3, #14
 8003fc6:	5ec9      	ldrsh	r1, [r1, r3]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2302      	movs	r3, #2
 8003fcc:	f000 f8e4 	bl	8004198 <_lseek_r>
 8003fd0:	89a3      	ldrh	r3, [r4, #12]
 8003fd2:	4a05      	ldr	r2, [pc, #20]	@ (8003fe8 <__swrite+0x34>)
 8003fd4:	0028      	movs	r0, r5
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	81a3      	strh	r3, [r4, #12]
 8003fda:	0032      	movs	r2, r6
 8003fdc:	230e      	movs	r3, #14
 8003fde:	5ee1      	ldrsh	r1, [r4, r3]
 8003fe0:	003b      	movs	r3, r7
 8003fe2:	f000 f901 	bl	80041e8 <_write_r>
 8003fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fe8:	ffffefff 	.word	0xffffefff

08003fec <__sseek>:
 8003fec:	b570      	push	{r4, r5, r6, lr}
 8003fee:	000c      	movs	r4, r1
 8003ff0:	250e      	movs	r5, #14
 8003ff2:	5f49      	ldrsh	r1, [r1, r5]
 8003ff4:	f000 f8d0 	bl	8004198 <_lseek_r>
 8003ff8:	89a3      	ldrh	r3, [r4, #12]
 8003ffa:	1c42      	adds	r2, r0, #1
 8003ffc:	d103      	bne.n	8004006 <__sseek+0x1a>
 8003ffe:	4a05      	ldr	r2, [pc, #20]	@ (8004014 <__sseek+0x28>)
 8004000:	4013      	ands	r3, r2
 8004002:	81a3      	strh	r3, [r4, #12]
 8004004:	bd70      	pop	{r4, r5, r6, pc}
 8004006:	2280      	movs	r2, #128	@ 0x80
 8004008:	0152      	lsls	r2, r2, #5
 800400a:	4313      	orrs	r3, r2
 800400c:	81a3      	strh	r3, [r4, #12]
 800400e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004010:	e7f8      	b.n	8004004 <__sseek+0x18>
 8004012:	46c0      	nop			@ (mov r8, r8)
 8004014:	ffffefff 	.word	0xffffefff

08004018 <__sclose>:
 8004018:	b510      	push	{r4, lr}
 800401a:	230e      	movs	r3, #14
 800401c:	5ec9      	ldrsh	r1, [r1, r3]
 800401e:	f000 f8a9 	bl	8004174 <_close_r>
 8004022:	bd10      	pop	{r4, pc}

08004024 <__swbuf_r>:
 8004024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004026:	0006      	movs	r6, r0
 8004028:	000d      	movs	r5, r1
 800402a:	0014      	movs	r4, r2
 800402c:	2800      	cmp	r0, #0
 800402e:	d004      	beq.n	800403a <__swbuf_r+0x16>
 8004030:	6a03      	ldr	r3, [r0, #32]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <__swbuf_r+0x16>
 8004036:	f7ff ff05 	bl	8003e44 <__sinit>
 800403a:	69a3      	ldr	r3, [r4, #24]
 800403c:	60a3      	str	r3, [r4, #8]
 800403e:	89a3      	ldrh	r3, [r4, #12]
 8004040:	071b      	lsls	r3, r3, #28
 8004042:	d502      	bpl.n	800404a <__swbuf_r+0x26>
 8004044:	6923      	ldr	r3, [r4, #16]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <__swbuf_r+0x3a>
 800404a:	0021      	movs	r1, r4
 800404c:	0030      	movs	r0, r6
 800404e:	f000 f82b 	bl	80040a8 <__swsetup_r>
 8004052:	2800      	cmp	r0, #0
 8004054:	d003      	beq.n	800405e <__swbuf_r+0x3a>
 8004056:	2501      	movs	r5, #1
 8004058:	426d      	negs	r5, r5
 800405a:	0028      	movs	r0, r5
 800405c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800405e:	6923      	ldr	r3, [r4, #16]
 8004060:	6820      	ldr	r0, [r4, #0]
 8004062:	b2ef      	uxtb	r7, r5
 8004064:	1ac0      	subs	r0, r0, r3
 8004066:	6963      	ldr	r3, [r4, #20]
 8004068:	b2ed      	uxtb	r5, r5
 800406a:	4283      	cmp	r3, r0
 800406c:	dc05      	bgt.n	800407a <__swbuf_r+0x56>
 800406e:	0021      	movs	r1, r4
 8004070:	0030      	movs	r0, r6
 8004072:	f000 fd3d 	bl	8004af0 <_fflush_r>
 8004076:	2800      	cmp	r0, #0
 8004078:	d1ed      	bne.n	8004056 <__swbuf_r+0x32>
 800407a:	68a3      	ldr	r3, [r4, #8]
 800407c:	3001      	adds	r0, #1
 800407e:	3b01      	subs	r3, #1
 8004080:	60a3      	str	r3, [r4, #8]
 8004082:	6823      	ldr	r3, [r4, #0]
 8004084:	1c5a      	adds	r2, r3, #1
 8004086:	6022      	str	r2, [r4, #0]
 8004088:	701f      	strb	r7, [r3, #0]
 800408a:	6963      	ldr	r3, [r4, #20]
 800408c:	4283      	cmp	r3, r0
 800408e:	d004      	beq.n	800409a <__swbuf_r+0x76>
 8004090:	89a3      	ldrh	r3, [r4, #12]
 8004092:	07db      	lsls	r3, r3, #31
 8004094:	d5e1      	bpl.n	800405a <__swbuf_r+0x36>
 8004096:	2d0a      	cmp	r5, #10
 8004098:	d1df      	bne.n	800405a <__swbuf_r+0x36>
 800409a:	0021      	movs	r1, r4
 800409c:	0030      	movs	r0, r6
 800409e:	f000 fd27 	bl	8004af0 <_fflush_r>
 80040a2:	2800      	cmp	r0, #0
 80040a4:	d0d9      	beq.n	800405a <__swbuf_r+0x36>
 80040a6:	e7d6      	b.n	8004056 <__swbuf_r+0x32>

080040a8 <__swsetup_r>:
 80040a8:	4b2d      	ldr	r3, [pc, #180]	@ (8004160 <__swsetup_r+0xb8>)
 80040aa:	b570      	push	{r4, r5, r6, lr}
 80040ac:	0005      	movs	r5, r0
 80040ae:	6818      	ldr	r0, [r3, #0]
 80040b0:	000c      	movs	r4, r1
 80040b2:	2800      	cmp	r0, #0
 80040b4:	d004      	beq.n	80040c0 <__swsetup_r+0x18>
 80040b6:	6a03      	ldr	r3, [r0, #32]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d101      	bne.n	80040c0 <__swsetup_r+0x18>
 80040bc:	f7ff fec2 	bl	8003e44 <__sinit>
 80040c0:	220c      	movs	r2, #12
 80040c2:	5ea3      	ldrsh	r3, [r4, r2]
 80040c4:	071a      	lsls	r2, r3, #28
 80040c6:	d423      	bmi.n	8004110 <__swsetup_r+0x68>
 80040c8:	06da      	lsls	r2, r3, #27
 80040ca:	d407      	bmi.n	80040dc <__swsetup_r+0x34>
 80040cc:	2209      	movs	r2, #9
 80040ce:	602a      	str	r2, [r5, #0]
 80040d0:	2240      	movs	r2, #64	@ 0x40
 80040d2:	2001      	movs	r0, #1
 80040d4:	4313      	orrs	r3, r2
 80040d6:	81a3      	strh	r3, [r4, #12]
 80040d8:	4240      	negs	r0, r0
 80040da:	e03a      	b.n	8004152 <__swsetup_r+0xaa>
 80040dc:	075b      	lsls	r3, r3, #29
 80040de:	d513      	bpl.n	8004108 <__swsetup_r+0x60>
 80040e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040e2:	2900      	cmp	r1, #0
 80040e4:	d008      	beq.n	80040f8 <__swsetup_r+0x50>
 80040e6:	0023      	movs	r3, r4
 80040e8:	3344      	adds	r3, #68	@ 0x44
 80040ea:	4299      	cmp	r1, r3
 80040ec:	d002      	beq.n	80040f4 <__swsetup_r+0x4c>
 80040ee:	0028      	movs	r0, r5
 80040f0:	f000 f8bc 	bl	800426c <_free_r>
 80040f4:	2300      	movs	r3, #0
 80040f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80040f8:	2224      	movs	r2, #36	@ 0x24
 80040fa:	89a3      	ldrh	r3, [r4, #12]
 80040fc:	4393      	bics	r3, r2
 80040fe:	81a3      	strh	r3, [r4, #12]
 8004100:	2300      	movs	r3, #0
 8004102:	6063      	str	r3, [r4, #4]
 8004104:	6923      	ldr	r3, [r4, #16]
 8004106:	6023      	str	r3, [r4, #0]
 8004108:	2308      	movs	r3, #8
 800410a:	89a2      	ldrh	r2, [r4, #12]
 800410c:	4313      	orrs	r3, r2
 800410e:	81a3      	strh	r3, [r4, #12]
 8004110:	6923      	ldr	r3, [r4, #16]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d10b      	bne.n	800412e <__swsetup_r+0x86>
 8004116:	21a0      	movs	r1, #160	@ 0xa0
 8004118:	2280      	movs	r2, #128	@ 0x80
 800411a:	89a3      	ldrh	r3, [r4, #12]
 800411c:	0089      	lsls	r1, r1, #2
 800411e:	0092      	lsls	r2, r2, #2
 8004120:	400b      	ands	r3, r1
 8004122:	4293      	cmp	r3, r2
 8004124:	d003      	beq.n	800412e <__swsetup_r+0x86>
 8004126:	0021      	movs	r1, r4
 8004128:	0028      	movs	r0, r5
 800412a:	f000 fd37 	bl	8004b9c <__smakebuf_r>
 800412e:	220c      	movs	r2, #12
 8004130:	5ea3      	ldrsh	r3, [r4, r2]
 8004132:	2101      	movs	r1, #1
 8004134:	001a      	movs	r2, r3
 8004136:	400a      	ands	r2, r1
 8004138:	420b      	tst	r3, r1
 800413a:	d00b      	beq.n	8004154 <__swsetup_r+0xac>
 800413c:	2200      	movs	r2, #0
 800413e:	60a2      	str	r2, [r4, #8]
 8004140:	6962      	ldr	r2, [r4, #20]
 8004142:	4252      	negs	r2, r2
 8004144:	61a2      	str	r2, [r4, #24]
 8004146:	2000      	movs	r0, #0
 8004148:	6922      	ldr	r2, [r4, #16]
 800414a:	4282      	cmp	r2, r0
 800414c:	d101      	bne.n	8004152 <__swsetup_r+0xaa>
 800414e:	061a      	lsls	r2, r3, #24
 8004150:	d4be      	bmi.n	80040d0 <__swsetup_r+0x28>
 8004152:	bd70      	pop	{r4, r5, r6, pc}
 8004154:	0799      	lsls	r1, r3, #30
 8004156:	d400      	bmi.n	800415a <__swsetup_r+0xb2>
 8004158:	6962      	ldr	r2, [r4, #20]
 800415a:	60a2      	str	r2, [r4, #8]
 800415c:	e7f3      	b.n	8004146 <__swsetup_r+0x9e>
 800415e:	46c0      	nop			@ (mov r8, r8)
 8004160:	20000018 	.word	0x20000018

08004164 <memset>:
 8004164:	0003      	movs	r3, r0
 8004166:	1882      	adds	r2, r0, r2
 8004168:	4293      	cmp	r3, r2
 800416a:	d100      	bne.n	800416e <memset+0xa>
 800416c:	4770      	bx	lr
 800416e:	7019      	strb	r1, [r3, #0]
 8004170:	3301      	adds	r3, #1
 8004172:	e7f9      	b.n	8004168 <memset+0x4>

08004174 <_close_r>:
 8004174:	2300      	movs	r3, #0
 8004176:	b570      	push	{r4, r5, r6, lr}
 8004178:	4d06      	ldr	r5, [pc, #24]	@ (8004194 <_close_r+0x20>)
 800417a:	0004      	movs	r4, r0
 800417c:	0008      	movs	r0, r1
 800417e:	602b      	str	r3, [r5, #0]
 8004180:	f7fc fcc4 	bl	8000b0c <_close>
 8004184:	1c43      	adds	r3, r0, #1
 8004186:	d103      	bne.n	8004190 <_close_r+0x1c>
 8004188:	682b      	ldr	r3, [r5, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d000      	beq.n	8004190 <_close_r+0x1c>
 800418e:	6023      	str	r3, [r4, #0]
 8004190:	bd70      	pop	{r4, r5, r6, pc}
 8004192:	46c0      	nop			@ (mov r8, r8)
 8004194:	200003e8 	.word	0x200003e8

08004198 <_lseek_r>:
 8004198:	b570      	push	{r4, r5, r6, lr}
 800419a:	0004      	movs	r4, r0
 800419c:	0008      	movs	r0, r1
 800419e:	0011      	movs	r1, r2
 80041a0:	001a      	movs	r2, r3
 80041a2:	2300      	movs	r3, #0
 80041a4:	4d05      	ldr	r5, [pc, #20]	@ (80041bc <_lseek_r+0x24>)
 80041a6:	602b      	str	r3, [r5, #0]
 80041a8:	f7fc fcd1 	bl	8000b4e <_lseek>
 80041ac:	1c43      	adds	r3, r0, #1
 80041ae:	d103      	bne.n	80041b8 <_lseek_r+0x20>
 80041b0:	682b      	ldr	r3, [r5, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d000      	beq.n	80041b8 <_lseek_r+0x20>
 80041b6:	6023      	str	r3, [r4, #0]
 80041b8:	bd70      	pop	{r4, r5, r6, pc}
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	200003e8 	.word	0x200003e8

080041c0 <_read_r>:
 80041c0:	b570      	push	{r4, r5, r6, lr}
 80041c2:	0004      	movs	r4, r0
 80041c4:	0008      	movs	r0, r1
 80041c6:	0011      	movs	r1, r2
 80041c8:	001a      	movs	r2, r3
 80041ca:	2300      	movs	r3, #0
 80041cc:	4d05      	ldr	r5, [pc, #20]	@ (80041e4 <_read_r+0x24>)
 80041ce:	602b      	str	r3, [r5, #0]
 80041d0:	f7fc fc63 	bl	8000a9a <_read>
 80041d4:	1c43      	adds	r3, r0, #1
 80041d6:	d103      	bne.n	80041e0 <_read_r+0x20>
 80041d8:	682b      	ldr	r3, [r5, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d000      	beq.n	80041e0 <_read_r+0x20>
 80041de:	6023      	str	r3, [r4, #0]
 80041e0:	bd70      	pop	{r4, r5, r6, pc}
 80041e2:	46c0      	nop			@ (mov r8, r8)
 80041e4:	200003e8 	.word	0x200003e8

080041e8 <_write_r>:
 80041e8:	b570      	push	{r4, r5, r6, lr}
 80041ea:	0004      	movs	r4, r0
 80041ec:	0008      	movs	r0, r1
 80041ee:	0011      	movs	r1, r2
 80041f0:	001a      	movs	r2, r3
 80041f2:	2300      	movs	r3, #0
 80041f4:	4d05      	ldr	r5, [pc, #20]	@ (800420c <_write_r+0x24>)
 80041f6:	602b      	str	r3, [r5, #0]
 80041f8:	f7fc fc6c 	bl	8000ad4 <_write>
 80041fc:	1c43      	adds	r3, r0, #1
 80041fe:	d103      	bne.n	8004208 <_write_r+0x20>
 8004200:	682b      	ldr	r3, [r5, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d000      	beq.n	8004208 <_write_r+0x20>
 8004206:	6023      	str	r3, [r4, #0]
 8004208:	bd70      	pop	{r4, r5, r6, pc}
 800420a:	46c0      	nop			@ (mov r8, r8)
 800420c:	200003e8 	.word	0x200003e8

08004210 <__errno>:
 8004210:	4b01      	ldr	r3, [pc, #4]	@ (8004218 <__errno+0x8>)
 8004212:	6818      	ldr	r0, [r3, #0]
 8004214:	4770      	bx	lr
 8004216:	46c0      	nop			@ (mov r8, r8)
 8004218:	20000018 	.word	0x20000018

0800421c <__libc_init_array>:
 800421c:	b570      	push	{r4, r5, r6, lr}
 800421e:	2600      	movs	r6, #0
 8004220:	4c0c      	ldr	r4, [pc, #48]	@ (8004254 <__libc_init_array+0x38>)
 8004222:	4d0d      	ldr	r5, [pc, #52]	@ (8004258 <__libc_init_array+0x3c>)
 8004224:	1b64      	subs	r4, r4, r5
 8004226:	10a4      	asrs	r4, r4, #2
 8004228:	42a6      	cmp	r6, r4
 800422a:	d109      	bne.n	8004240 <__libc_init_array+0x24>
 800422c:	2600      	movs	r6, #0
 800422e:	f000 fd39 	bl	8004ca4 <_init>
 8004232:	4c0a      	ldr	r4, [pc, #40]	@ (800425c <__libc_init_array+0x40>)
 8004234:	4d0a      	ldr	r5, [pc, #40]	@ (8004260 <__libc_init_array+0x44>)
 8004236:	1b64      	subs	r4, r4, r5
 8004238:	10a4      	asrs	r4, r4, #2
 800423a:	42a6      	cmp	r6, r4
 800423c:	d105      	bne.n	800424a <__libc_init_array+0x2e>
 800423e:	bd70      	pop	{r4, r5, r6, pc}
 8004240:	00b3      	lsls	r3, r6, #2
 8004242:	58eb      	ldr	r3, [r5, r3]
 8004244:	4798      	blx	r3
 8004246:	3601      	adds	r6, #1
 8004248:	e7ee      	b.n	8004228 <__libc_init_array+0xc>
 800424a:	00b3      	lsls	r3, r6, #2
 800424c:	58eb      	ldr	r3, [r5, r3]
 800424e:	4798      	blx	r3
 8004250:	3601      	adds	r6, #1
 8004252:	e7f2      	b.n	800423a <__libc_init_array+0x1e>
 8004254:	08004f90 	.word	0x08004f90
 8004258:	08004f90 	.word	0x08004f90
 800425c:	08004f94 	.word	0x08004f94
 8004260:	08004f90 	.word	0x08004f90

08004264 <__retarget_lock_init_recursive>:
 8004264:	4770      	bx	lr

08004266 <__retarget_lock_acquire_recursive>:
 8004266:	4770      	bx	lr

08004268 <__retarget_lock_release_recursive>:
 8004268:	4770      	bx	lr
	...

0800426c <_free_r>:
 800426c:	b570      	push	{r4, r5, r6, lr}
 800426e:	0005      	movs	r5, r0
 8004270:	1e0c      	subs	r4, r1, #0
 8004272:	d010      	beq.n	8004296 <_free_r+0x2a>
 8004274:	3c04      	subs	r4, #4
 8004276:	6823      	ldr	r3, [r4, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	da00      	bge.n	800427e <_free_r+0x12>
 800427c:	18e4      	adds	r4, r4, r3
 800427e:	0028      	movs	r0, r5
 8004280:	f000 f8e0 	bl	8004444 <__malloc_lock>
 8004284:	4a1d      	ldr	r2, [pc, #116]	@ (80042fc <_free_r+0x90>)
 8004286:	6813      	ldr	r3, [r2, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d105      	bne.n	8004298 <_free_r+0x2c>
 800428c:	6063      	str	r3, [r4, #4]
 800428e:	6014      	str	r4, [r2, #0]
 8004290:	0028      	movs	r0, r5
 8004292:	f000 f8df 	bl	8004454 <__malloc_unlock>
 8004296:	bd70      	pop	{r4, r5, r6, pc}
 8004298:	42a3      	cmp	r3, r4
 800429a:	d908      	bls.n	80042ae <_free_r+0x42>
 800429c:	6820      	ldr	r0, [r4, #0]
 800429e:	1821      	adds	r1, r4, r0
 80042a0:	428b      	cmp	r3, r1
 80042a2:	d1f3      	bne.n	800428c <_free_r+0x20>
 80042a4:	6819      	ldr	r1, [r3, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	1809      	adds	r1, r1, r0
 80042aa:	6021      	str	r1, [r4, #0]
 80042ac:	e7ee      	b.n	800428c <_free_r+0x20>
 80042ae:	001a      	movs	r2, r3
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <_free_r+0x4e>
 80042b6:	42a3      	cmp	r3, r4
 80042b8:	d9f9      	bls.n	80042ae <_free_r+0x42>
 80042ba:	6811      	ldr	r1, [r2, #0]
 80042bc:	1850      	adds	r0, r2, r1
 80042be:	42a0      	cmp	r0, r4
 80042c0:	d10b      	bne.n	80042da <_free_r+0x6e>
 80042c2:	6820      	ldr	r0, [r4, #0]
 80042c4:	1809      	adds	r1, r1, r0
 80042c6:	1850      	adds	r0, r2, r1
 80042c8:	6011      	str	r1, [r2, #0]
 80042ca:	4283      	cmp	r3, r0
 80042cc:	d1e0      	bne.n	8004290 <_free_r+0x24>
 80042ce:	6818      	ldr	r0, [r3, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	1841      	adds	r1, r0, r1
 80042d4:	6011      	str	r1, [r2, #0]
 80042d6:	6053      	str	r3, [r2, #4]
 80042d8:	e7da      	b.n	8004290 <_free_r+0x24>
 80042da:	42a0      	cmp	r0, r4
 80042dc:	d902      	bls.n	80042e4 <_free_r+0x78>
 80042de:	230c      	movs	r3, #12
 80042e0:	602b      	str	r3, [r5, #0]
 80042e2:	e7d5      	b.n	8004290 <_free_r+0x24>
 80042e4:	6820      	ldr	r0, [r4, #0]
 80042e6:	1821      	adds	r1, r4, r0
 80042e8:	428b      	cmp	r3, r1
 80042ea:	d103      	bne.n	80042f4 <_free_r+0x88>
 80042ec:	6819      	ldr	r1, [r3, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	1809      	adds	r1, r1, r0
 80042f2:	6021      	str	r1, [r4, #0]
 80042f4:	6063      	str	r3, [r4, #4]
 80042f6:	6054      	str	r4, [r2, #4]
 80042f8:	e7ca      	b.n	8004290 <_free_r+0x24>
 80042fa:	46c0      	nop			@ (mov r8, r8)
 80042fc:	200003f4 	.word	0x200003f4

08004300 <sbrk_aligned>:
 8004300:	b570      	push	{r4, r5, r6, lr}
 8004302:	4e0f      	ldr	r6, [pc, #60]	@ (8004340 <sbrk_aligned+0x40>)
 8004304:	000d      	movs	r5, r1
 8004306:	6831      	ldr	r1, [r6, #0]
 8004308:	0004      	movs	r4, r0
 800430a:	2900      	cmp	r1, #0
 800430c:	d102      	bne.n	8004314 <sbrk_aligned+0x14>
 800430e:	f000 fcab 	bl	8004c68 <_sbrk_r>
 8004312:	6030      	str	r0, [r6, #0]
 8004314:	0029      	movs	r1, r5
 8004316:	0020      	movs	r0, r4
 8004318:	f000 fca6 	bl	8004c68 <_sbrk_r>
 800431c:	1c43      	adds	r3, r0, #1
 800431e:	d103      	bne.n	8004328 <sbrk_aligned+0x28>
 8004320:	2501      	movs	r5, #1
 8004322:	426d      	negs	r5, r5
 8004324:	0028      	movs	r0, r5
 8004326:	bd70      	pop	{r4, r5, r6, pc}
 8004328:	2303      	movs	r3, #3
 800432a:	1cc5      	adds	r5, r0, #3
 800432c:	439d      	bics	r5, r3
 800432e:	42a8      	cmp	r0, r5
 8004330:	d0f8      	beq.n	8004324 <sbrk_aligned+0x24>
 8004332:	1a29      	subs	r1, r5, r0
 8004334:	0020      	movs	r0, r4
 8004336:	f000 fc97 	bl	8004c68 <_sbrk_r>
 800433a:	3001      	adds	r0, #1
 800433c:	d1f2      	bne.n	8004324 <sbrk_aligned+0x24>
 800433e:	e7ef      	b.n	8004320 <sbrk_aligned+0x20>
 8004340:	200003f0 	.word	0x200003f0

08004344 <_malloc_r>:
 8004344:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004346:	2203      	movs	r2, #3
 8004348:	1ccb      	adds	r3, r1, #3
 800434a:	4393      	bics	r3, r2
 800434c:	3308      	adds	r3, #8
 800434e:	0005      	movs	r5, r0
 8004350:	001f      	movs	r7, r3
 8004352:	2b0c      	cmp	r3, #12
 8004354:	d234      	bcs.n	80043c0 <_malloc_r+0x7c>
 8004356:	270c      	movs	r7, #12
 8004358:	42b9      	cmp	r1, r7
 800435a:	d833      	bhi.n	80043c4 <_malloc_r+0x80>
 800435c:	0028      	movs	r0, r5
 800435e:	f000 f871 	bl	8004444 <__malloc_lock>
 8004362:	4e37      	ldr	r6, [pc, #220]	@ (8004440 <_malloc_r+0xfc>)
 8004364:	6833      	ldr	r3, [r6, #0]
 8004366:	001c      	movs	r4, r3
 8004368:	2c00      	cmp	r4, #0
 800436a:	d12f      	bne.n	80043cc <_malloc_r+0x88>
 800436c:	0039      	movs	r1, r7
 800436e:	0028      	movs	r0, r5
 8004370:	f7ff ffc6 	bl	8004300 <sbrk_aligned>
 8004374:	0004      	movs	r4, r0
 8004376:	1c43      	adds	r3, r0, #1
 8004378:	d15f      	bne.n	800443a <_malloc_r+0xf6>
 800437a:	6834      	ldr	r4, [r6, #0]
 800437c:	9400      	str	r4, [sp, #0]
 800437e:	9b00      	ldr	r3, [sp, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d14a      	bne.n	800441a <_malloc_r+0xd6>
 8004384:	2c00      	cmp	r4, #0
 8004386:	d052      	beq.n	800442e <_malloc_r+0xea>
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	0028      	movs	r0, r5
 800438c:	18e3      	adds	r3, r4, r3
 800438e:	9900      	ldr	r1, [sp, #0]
 8004390:	9301      	str	r3, [sp, #4]
 8004392:	f000 fc69 	bl	8004c68 <_sbrk_r>
 8004396:	9b01      	ldr	r3, [sp, #4]
 8004398:	4283      	cmp	r3, r0
 800439a:	d148      	bne.n	800442e <_malloc_r+0xea>
 800439c:	6823      	ldr	r3, [r4, #0]
 800439e:	0028      	movs	r0, r5
 80043a0:	1aff      	subs	r7, r7, r3
 80043a2:	0039      	movs	r1, r7
 80043a4:	f7ff ffac 	bl	8004300 <sbrk_aligned>
 80043a8:	3001      	adds	r0, #1
 80043aa:	d040      	beq.n	800442e <_malloc_r+0xea>
 80043ac:	6823      	ldr	r3, [r4, #0]
 80043ae:	19db      	adds	r3, r3, r7
 80043b0:	6023      	str	r3, [r4, #0]
 80043b2:	6833      	ldr	r3, [r6, #0]
 80043b4:	685a      	ldr	r2, [r3, #4]
 80043b6:	2a00      	cmp	r2, #0
 80043b8:	d133      	bne.n	8004422 <_malloc_r+0xde>
 80043ba:	9b00      	ldr	r3, [sp, #0]
 80043bc:	6033      	str	r3, [r6, #0]
 80043be:	e019      	b.n	80043f4 <_malloc_r+0xb0>
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	dac9      	bge.n	8004358 <_malloc_r+0x14>
 80043c4:	230c      	movs	r3, #12
 80043c6:	602b      	str	r3, [r5, #0]
 80043c8:	2000      	movs	r0, #0
 80043ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043cc:	6821      	ldr	r1, [r4, #0]
 80043ce:	1bc9      	subs	r1, r1, r7
 80043d0:	d420      	bmi.n	8004414 <_malloc_r+0xd0>
 80043d2:	290b      	cmp	r1, #11
 80043d4:	d90a      	bls.n	80043ec <_malloc_r+0xa8>
 80043d6:	19e2      	adds	r2, r4, r7
 80043d8:	6027      	str	r7, [r4, #0]
 80043da:	42a3      	cmp	r3, r4
 80043dc:	d104      	bne.n	80043e8 <_malloc_r+0xa4>
 80043de:	6032      	str	r2, [r6, #0]
 80043e0:	6863      	ldr	r3, [r4, #4]
 80043e2:	6011      	str	r1, [r2, #0]
 80043e4:	6053      	str	r3, [r2, #4]
 80043e6:	e005      	b.n	80043f4 <_malloc_r+0xb0>
 80043e8:	605a      	str	r2, [r3, #4]
 80043ea:	e7f9      	b.n	80043e0 <_malloc_r+0x9c>
 80043ec:	6862      	ldr	r2, [r4, #4]
 80043ee:	42a3      	cmp	r3, r4
 80043f0:	d10e      	bne.n	8004410 <_malloc_r+0xcc>
 80043f2:	6032      	str	r2, [r6, #0]
 80043f4:	0028      	movs	r0, r5
 80043f6:	f000 f82d 	bl	8004454 <__malloc_unlock>
 80043fa:	0020      	movs	r0, r4
 80043fc:	2207      	movs	r2, #7
 80043fe:	300b      	adds	r0, #11
 8004400:	1d23      	adds	r3, r4, #4
 8004402:	4390      	bics	r0, r2
 8004404:	1ac2      	subs	r2, r0, r3
 8004406:	4298      	cmp	r0, r3
 8004408:	d0df      	beq.n	80043ca <_malloc_r+0x86>
 800440a:	1a1b      	subs	r3, r3, r0
 800440c:	50a3      	str	r3, [r4, r2]
 800440e:	e7dc      	b.n	80043ca <_malloc_r+0x86>
 8004410:	605a      	str	r2, [r3, #4]
 8004412:	e7ef      	b.n	80043f4 <_malloc_r+0xb0>
 8004414:	0023      	movs	r3, r4
 8004416:	6864      	ldr	r4, [r4, #4]
 8004418:	e7a6      	b.n	8004368 <_malloc_r+0x24>
 800441a:	9c00      	ldr	r4, [sp, #0]
 800441c:	6863      	ldr	r3, [r4, #4]
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	e7ad      	b.n	800437e <_malloc_r+0x3a>
 8004422:	001a      	movs	r2, r3
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	42a3      	cmp	r3, r4
 8004428:	d1fb      	bne.n	8004422 <_malloc_r+0xde>
 800442a:	2300      	movs	r3, #0
 800442c:	e7da      	b.n	80043e4 <_malloc_r+0xa0>
 800442e:	230c      	movs	r3, #12
 8004430:	0028      	movs	r0, r5
 8004432:	602b      	str	r3, [r5, #0]
 8004434:	f000 f80e 	bl	8004454 <__malloc_unlock>
 8004438:	e7c6      	b.n	80043c8 <_malloc_r+0x84>
 800443a:	6007      	str	r7, [r0, #0]
 800443c:	e7da      	b.n	80043f4 <_malloc_r+0xb0>
 800443e:	46c0      	nop			@ (mov r8, r8)
 8004440:	200003f4 	.word	0x200003f4

08004444 <__malloc_lock>:
 8004444:	b510      	push	{r4, lr}
 8004446:	4802      	ldr	r0, [pc, #8]	@ (8004450 <__malloc_lock+0xc>)
 8004448:	f7ff ff0d 	bl	8004266 <__retarget_lock_acquire_recursive>
 800444c:	bd10      	pop	{r4, pc}
 800444e:	46c0      	nop			@ (mov r8, r8)
 8004450:	200003ec 	.word	0x200003ec

08004454 <__malloc_unlock>:
 8004454:	b510      	push	{r4, lr}
 8004456:	4802      	ldr	r0, [pc, #8]	@ (8004460 <__malloc_unlock+0xc>)
 8004458:	f7ff ff06 	bl	8004268 <__retarget_lock_release_recursive>
 800445c:	bd10      	pop	{r4, pc}
 800445e:	46c0      	nop			@ (mov r8, r8)
 8004460:	200003ec 	.word	0x200003ec

08004464 <__sfputc_r>:
 8004464:	6893      	ldr	r3, [r2, #8]
 8004466:	b510      	push	{r4, lr}
 8004468:	3b01      	subs	r3, #1
 800446a:	6093      	str	r3, [r2, #8]
 800446c:	2b00      	cmp	r3, #0
 800446e:	da04      	bge.n	800447a <__sfputc_r+0x16>
 8004470:	6994      	ldr	r4, [r2, #24]
 8004472:	42a3      	cmp	r3, r4
 8004474:	db07      	blt.n	8004486 <__sfputc_r+0x22>
 8004476:	290a      	cmp	r1, #10
 8004478:	d005      	beq.n	8004486 <__sfputc_r+0x22>
 800447a:	6813      	ldr	r3, [r2, #0]
 800447c:	1c58      	adds	r0, r3, #1
 800447e:	6010      	str	r0, [r2, #0]
 8004480:	7019      	strb	r1, [r3, #0]
 8004482:	0008      	movs	r0, r1
 8004484:	bd10      	pop	{r4, pc}
 8004486:	f7ff fdcd 	bl	8004024 <__swbuf_r>
 800448a:	0001      	movs	r1, r0
 800448c:	e7f9      	b.n	8004482 <__sfputc_r+0x1e>

0800448e <__sfputs_r>:
 800448e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004490:	0006      	movs	r6, r0
 8004492:	000f      	movs	r7, r1
 8004494:	0014      	movs	r4, r2
 8004496:	18d5      	adds	r5, r2, r3
 8004498:	42ac      	cmp	r4, r5
 800449a:	d101      	bne.n	80044a0 <__sfputs_r+0x12>
 800449c:	2000      	movs	r0, #0
 800449e:	e007      	b.n	80044b0 <__sfputs_r+0x22>
 80044a0:	7821      	ldrb	r1, [r4, #0]
 80044a2:	003a      	movs	r2, r7
 80044a4:	0030      	movs	r0, r6
 80044a6:	f7ff ffdd 	bl	8004464 <__sfputc_r>
 80044aa:	3401      	adds	r4, #1
 80044ac:	1c43      	adds	r3, r0, #1
 80044ae:	d1f3      	bne.n	8004498 <__sfputs_r+0xa>
 80044b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080044b4 <_vfiprintf_r>:
 80044b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044b6:	b0a1      	sub	sp, #132	@ 0x84
 80044b8:	000f      	movs	r7, r1
 80044ba:	0015      	movs	r5, r2
 80044bc:	001e      	movs	r6, r3
 80044be:	9003      	str	r0, [sp, #12]
 80044c0:	2800      	cmp	r0, #0
 80044c2:	d004      	beq.n	80044ce <_vfiprintf_r+0x1a>
 80044c4:	6a03      	ldr	r3, [r0, #32]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <_vfiprintf_r+0x1a>
 80044ca:	f7ff fcbb 	bl	8003e44 <__sinit>
 80044ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044d0:	07db      	lsls	r3, r3, #31
 80044d2:	d405      	bmi.n	80044e0 <_vfiprintf_r+0x2c>
 80044d4:	89bb      	ldrh	r3, [r7, #12]
 80044d6:	059b      	lsls	r3, r3, #22
 80044d8:	d402      	bmi.n	80044e0 <_vfiprintf_r+0x2c>
 80044da:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80044dc:	f7ff fec3 	bl	8004266 <__retarget_lock_acquire_recursive>
 80044e0:	89bb      	ldrh	r3, [r7, #12]
 80044e2:	071b      	lsls	r3, r3, #28
 80044e4:	d502      	bpl.n	80044ec <_vfiprintf_r+0x38>
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d113      	bne.n	8004514 <_vfiprintf_r+0x60>
 80044ec:	0039      	movs	r1, r7
 80044ee:	9803      	ldr	r0, [sp, #12]
 80044f0:	f7ff fdda 	bl	80040a8 <__swsetup_r>
 80044f4:	2800      	cmp	r0, #0
 80044f6:	d00d      	beq.n	8004514 <_vfiprintf_r+0x60>
 80044f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044fa:	07db      	lsls	r3, r3, #31
 80044fc:	d503      	bpl.n	8004506 <_vfiprintf_r+0x52>
 80044fe:	2001      	movs	r0, #1
 8004500:	4240      	negs	r0, r0
 8004502:	b021      	add	sp, #132	@ 0x84
 8004504:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004506:	89bb      	ldrh	r3, [r7, #12]
 8004508:	059b      	lsls	r3, r3, #22
 800450a:	d4f8      	bmi.n	80044fe <_vfiprintf_r+0x4a>
 800450c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800450e:	f7ff feab 	bl	8004268 <__retarget_lock_release_recursive>
 8004512:	e7f4      	b.n	80044fe <_vfiprintf_r+0x4a>
 8004514:	2300      	movs	r3, #0
 8004516:	ac08      	add	r4, sp, #32
 8004518:	6163      	str	r3, [r4, #20]
 800451a:	3320      	adds	r3, #32
 800451c:	7663      	strb	r3, [r4, #25]
 800451e:	3310      	adds	r3, #16
 8004520:	76a3      	strb	r3, [r4, #26]
 8004522:	9607      	str	r6, [sp, #28]
 8004524:	002e      	movs	r6, r5
 8004526:	7833      	ldrb	r3, [r6, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d001      	beq.n	8004530 <_vfiprintf_r+0x7c>
 800452c:	2b25      	cmp	r3, #37	@ 0x25
 800452e:	d148      	bne.n	80045c2 <_vfiprintf_r+0x10e>
 8004530:	1b73      	subs	r3, r6, r5
 8004532:	9305      	str	r3, [sp, #20]
 8004534:	42ae      	cmp	r6, r5
 8004536:	d00b      	beq.n	8004550 <_vfiprintf_r+0x9c>
 8004538:	002a      	movs	r2, r5
 800453a:	0039      	movs	r1, r7
 800453c:	9803      	ldr	r0, [sp, #12]
 800453e:	f7ff ffa6 	bl	800448e <__sfputs_r>
 8004542:	3001      	adds	r0, #1
 8004544:	d100      	bne.n	8004548 <_vfiprintf_r+0x94>
 8004546:	e0ae      	b.n	80046a6 <_vfiprintf_r+0x1f2>
 8004548:	6963      	ldr	r3, [r4, #20]
 800454a:	9a05      	ldr	r2, [sp, #20]
 800454c:	189b      	adds	r3, r3, r2
 800454e:	6163      	str	r3, [r4, #20]
 8004550:	7833      	ldrb	r3, [r6, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d100      	bne.n	8004558 <_vfiprintf_r+0xa4>
 8004556:	e0a6      	b.n	80046a6 <_vfiprintf_r+0x1f2>
 8004558:	2201      	movs	r2, #1
 800455a:	2300      	movs	r3, #0
 800455c:	4252      	negs	r2, r2
 800455e:	6062      	str	r2, [r4, #4]
 8004560:	a904      	add	r1, sp, #16
 8004562:	3254      	adds	r2, #84	@ 0x54
 8004564:	1852      	adds	r2, r2, r1
 8004566:	1c75      	adds	r5, r6, #1
 8004568:	6023      	str	r3, [r4, #0]
 800456a:	60e3      	str	r3, [r4, #12]
 800456c:	60a3      	str	r3, [r4, #8]
 800456e:	7013      	strb	r3, [r2, #0]
 8004570:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004572:	4b59      	ldr	r3, [pc, #356]	@ (80046d8 <_vfiprintf_r+0x224>)
 8004574:	2205      	movs	r2, #5
 8004576:	0018      	movs	r0, r3
 8004578:	7829      	ldrb	r1, [r5, #0]
 800457a:	9305      	str	r3, [sp, #20]
 800457c:	f000 fb86 	bl	8004c8c <memchr>
 8004580:	1c6e      	adds	r6, r5, #1
 8004582:	2800      	cmp	r0, #0
 8004584:	d11f      	bne.n	80045c6 <_vfiprintf_r+0x112>
 8004586:	6822      	ldr	r2, [r4, #0]
 8004588:	06d3      	lsls	r3, r2, #27
 800458a:	d504      	bpl.n	8004596 <_vfiprintf_r+0xe2>
 800458c:	2353      	movs	r3, #83	@ 0x53
 800458e:	a904      	add	r1, sp, #16
 8004590:	185b      	adds	r3, r3, r1
 8004592:	2120      	movs	r1, #32
 8004594:	7019      	strb	r1, [r3, #0]
 8004596:	0713      	lsls	r3, r2, #28
 8004598:	d504      	bpl.n	80045a4 <_vfiprintf_r+0xf0>
 800459a:	2353      	movs	r3, #83	@ 0x53
 800459c:	a904      	add	r1, sp, #16
 800459e:	185b      	adds	r3, r3, r1
 80045a0:	212b      	movs	r1, #43	@ 0x2b
 80045a2:	7019      	strb	r1, [r3, #0]
 80045a4:	782b      	ldrb	r3, [r5, #0]
 80045a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80045a8:	d016      	beq.n	80045d8 <_vfiprintf_r+0x124>
 80045aa:	002e      	movs	r6, r5
 80045ac:	2100      	movs	r1, #0
 80045ae:	200a      	movs	r0, #10
 80045b0:	68e3      	ldr	r3, [r4, #12]
 80045b2:	7832      	ldrb	r2, [r6, #0]
 80045b4:	1c75      	adds	r5, r6, #1
 80045b6:	3a30      	subs	r2, #48	@ 0x30
 80045b8:	2a09      	cmp	r2, #9
 80045ba:	d950      	bls.n	800465e <_vfiprintf_r+0x1aa>
 80045bc:	2900      	cmp	r1, #0
 80045be:	d111      	bne.n	80045e4 <_vfiprintf_r+0x130>
 80045c0:	e017      	b.n	80045f2 <_vfiprintf_r+0x13e>
 80045c2:	3601      	adds	r6, #1
 80045c4:	e7af      	b.n	8004526 <_vfiprintf_r+0x72>
 80045c6:	9b05      	ldr	r3, [sp, #20]
 80045c8:	6822      	ldr	r2, [r4, #0]
 80045ca:	1ac0      	subs	r0, r0, r3
 80045cc:	2301      	movs	r3, #1
 80045ce:	4083      	lsls	r3, r0
 80045d0:	4313      	orrs	r3, r2
 80045d2:	0035      	movs	r5, r6
 80045d4:	6023      	str	r3, [r4, #0]
 80045d6:	e7cc      	b.n	8004572 <_vfiprintf_r+0xbe>
 80045d8:	9b07      	ldr	r3, [sp, #28]
 80045da:	1d19      	adds	r1, r3, #4
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	9107      	str	r1, [sp, #28]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	db01      	blt.n	80045e8 <_vfiprintf_r+0x134>
 80045e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045e6:	e004      	b.n	80045f2 <_vfiprintf_r+0x13e>
 80045e8:	425b      	negs	r3, r3
 80045ea:	60e3      	str	r3, [r4, #12]
 80045ec:	2302      	movs	r3, #2
 80045ee:	4313      	orrs	r3, r2
 80045f0:	6023      	str	r3, [r4, #0]
 80045f2:	7833      	ldrb	r3, [r6, #0]
 80045f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80045f6:	d10c      	bne.n	8004612 <_vfiprintf_r+0x15e>
 80045f8:	7873      	ldrb	r3, [r6, #1]
 80045fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80045fc:	d134      	bne.n	8004668 <_vfiprintf_r+0x1b4>
 80045fe:	9b07      	ldr	r3, [sp, #28]
 8004600:	3602      	adds	r6, #2
 8004602:	1d1a      	adds	r2, r3, #4
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	9207      	str	r2, [sp, #28]
 8004608:	2b00      	cmp	r3, #0
 800460a:	da01      	bge.n	8004610 <_vfiprintf_r+0x15c>
 800460c:	2301      	movs	r3, #1
 800460e:	425b      	negs	r3, r3
 8004610:	9309      	str	r3, [sp, #36]	@ 0x24
 8004612:	4d32      	ldr	r5, [pc, #200]	@ (80046dc <_vfiprintf_r+0x228>)
 8004614:	2203      	movs	r2, #3
 8004616:	0028      	movs	r0, r5
 8004618:	7831      	ldrb	r1, [r6, #0]
 800461a:	f000 fb37 	bl	8004c8c <memchr>
 800461e:	2800      	cmp	r0, #0
 8004620:	d006      	beq.n	8004630 <_vfiprintf_r+0x17c>
 8004622:	2340      	movs	r3, #64	@ 0x40
 8004624:	1b40      	subs	r0, r0, r5
 8004626:	4083      	lsls	r3, r0
 8004628:	6822      	ldr	r2, [r4, #0]
 800462a:	3601      	adds	r6, #1
 800462c:	4313      	orrs	r3, r2
 800462e:	6023      	str	r3, [r4, #0]
 8004630:	7831      	ldrb	r1, [r6, #0]
 8004632:	2206      	movs	r2, #6
 8004634:	482a      	ldr	r0, [pc, #168]	@ (80046e0 <_vfiprintf_r+0x22c>)
 8004636:	1c75      	adds	r5, r6, #1
 8004638:	7621      	strb	r1, [r4, #24]
 800463a:	f000 fb27 	bl	8004c8c <memchr>
 800463e:	2800      	cmp	r0, #0
 8004640:	d040      	beq.n	80046c4 <_vfiprintf_r+0x210>
 8004642:	4b28      	ldr	r3, [pc, #160]	@ (80046e4 <_vfiprintf_r+0x230>)
 8004644:	2b00      	cmp	r3, #0
 8004646:	d122      	bne.n	800468e <_vfiprintf_r+0x1da>
 8004648:	2207      	movs	r2, #7
 800464a:	9b07      	ldr	r3, [sp, #28]
 800464c:	3307      	adds	r3, #7
 800464e:	4393      	bics	r3, r2
 8004650:	3308      	adds	r3, #8
 8004652:	9307      	str	r3, [sp, #28]
 8004654:	6963      	ldr	r3, [r4, #20]
 8004656:	9a04      	ldr	r2, [sp, #16]
 8004658:	189b      	adds	r3, r3, r2
 800465a:	6163      	str	r3, [r4, #20]
 800465c:	e762      	b.n	8004524 <_vfiprintf_r+0x70>
 800465e:	4343      	muls	r3, r0
 8004660:	002e      	movs	r6, r5
 8004662:	2101      	movs	r1, #1
 8004664:	189b      	adds	r3, r3, r2
 8004666:	e7a4      	b.n	80045b2 <_vfiprintf_r+0xfe>
 8004668:	2300      	movs	r3, #0
 800466a:	200a      	movs	r0, #10
 800466c:	0019      	movs	r1, r3
 800466e:	3601      	adds	r6, #1
 8004670:	6063      	str	r3, [r4, #4]
 8004672:	7832      	ldrb	r2, [r6, #0]
 8004674:	1c75      	adds	r5, r6, #1
 8004676:	3a30      	subs	r2, #48	@ 0x30
 8004678:	2a09      	cmp	r2, #9
 800467a:	d903      	bls.n	8004684 <_vfiprintf_r+0x1d0>
 800467c:	2b00      	cmp	r3, #0
 800467e:	d0c8      	beq.n	8004612 <_vfiprintf_r+0x15e>
 8004680:	9109      	str	r1, [sp, #36]	@ 0x24
 8004682:	e7c6      	b.n	8004612 <_vfiprintf_r+0x15e>
 8004684:	4341      	muls	r1, r0
 8004686:	002e      	movs	r6, r5
 8004688:	2301      	movs	r3, #1
 800468a:	1889      	adds	r1, r1, r2
 800468c:	e7f1      	b.n	8004672 <_vfiprintf_r+0x1be>
 800468e:	aa07      	add	r2, sp, #28
 8004690:	9200      	str	r2, [sp, #0]
 8004692:	0021      	movs	r1, r4
 8004694:	003a      	movs	r2, r7
 8004696:	4b14      	ldr	r3, [pc, #80]	@ (80046e8 <_vfiprintf_r+0x234>)
 8004698:	9803      	ldr	r0, [sp, #12]
 800469a:	e000      	b.n	800469e <_vfiprintf_r+0x1ea>
 800469c:	bf00      	nop
 800469e:	9004      	str	r0, [sp, #16]
 80046a0:	9b04      	ldr	r3, [sp, #16]
 80046a2:	3301      	adds	r3, #1
 80046a4:	d1d6      	bne.n	8004654 <_vfiprintf_r+0x1a0>
 80046a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046a8:	07db      	lsls	r3, r3, #31
 80046aa:	d405      	bmi.n	80046b8 <_vfiprintf_r+0x204>
 80046ac:	89bb      	ldrh	r3, [r7, #12]
 80046ae:	059b      	lsls	r3, r3, #22
 80046b0:	d402      	bmi.n	80046b8 <_vfiprintf_r+0x204>
 80046b2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80046b4:	f7ff fdd8 	bl	8004268 <__retarget_lock_release_recursive>
 80046b8:	89bb      	ldrh	r3, [r7, #12]
 80046ba:	065b      	lsls	r3, r3, #25
 80046bc:	d500      	bpl.n	80046c0 <_vfiprintf_r+0x20c>
 80046be:	e71e      	b.n	80044fe <_vfiprintf_r+0x4a>
 80046c0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80046c2:	e71e      	b.n	8004502 <_vfiprintf_r+0x4e>
 80046c4:	aa07      	add	r2, sp, #28
 80046c6:	9200      	str	r2, [sp, #0]
 80046c8:	0021      	movs	r1, r4
 80046ca:	003a      	movs	r2, r7
 80046cc:	4b06      	ldr	r3, [pc, #24]	@ (80046e8 <_vfiprintf_r+0x234>)
 80046ce:	9803      	ldr	r0, [sp, #12]
 80046d0:	f000 f87c 	bl	80047cc <_printf_i>
 80046d4:	e7e3      	b.n	800469e <_vfiprintf_r+0x1ea>
 80046d6:	46c0      	nop			@ (mov r8, r8)
 80046d8:	08004f5c 	.word	0x08004f5c
 80046dc:	08004f62 	.word	0x08004f62
 80046e0:	08004f66 	.word	0x08004f66
 80046e4:	00000000 	.word	0x00000000
 80046e8:	0800448f 	.word	0x0800448f

080046ec <_printf_common>:
 80046ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046ee:	0016      	movs	r6, r2
 80046f0:	9301      	str	r3, [sp, #4]
 80046f2:	688a      	ldr	r2, [r1, #8]
 80046f4:	690b      	ldr	r3, [r1, #16]
 80046f6:	000c      	movs	r4, r1
 80046f8:	9000      	str	r0, [sp, #0]
 80046fa:	4293      	cmp	r3, r2
 80046fc:	da00      	bge.n	8004700 <_printf_common+0x14>
 80046fe:	0013      	movs	r3, r2
 8004700:	0022      	movs	r2, r4
 8004702:	6033      	str	r3, [r6, #0]
 8004704:	3243      	adds	r2, #67	@ 0x43
 8004706:	7812      	ldrb	r2, [r2, #0]
 8004708:	2a00      	cmp	r2, #0
 800470a:	d001      	beq.n	8004710 <_printf_common+0x24>
 800470c:	3301      	adds	r3, #1
 800470e:	6033      	str	r3, [r6, #0]
 8004710:	6823      	ldr	r3, [r4, #0]
 8004712:	069b      	lsls	r3, r3, #26
 8004714:	d502      	bpl.n	800471c <_printf_common+0x30>
 8004716:	6833      	ldr	r3, [r6, #0]
 8004718:	3302      	adds	r3, #2
 800471a:	6033      	str	r3, [r6, #0]
 800471c:	6822      	ldr	r2, [r4, #0]
 800471e:	2306      	movs	r3, #6
 8004720:	0015      	movs	r5, r2
 8004722:	401d      	ands	r5, r3
 8004724:	421a      	tst	r2, r3
 8004726:	d027      	beq.n	8004778 <_printf_common+0x8c>
 8004728:	0023      	movs	r3, r4
 800472a:	3343      	adds	r3, #67	@ 0x43
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	1e5a      	subs	r2, r3, #1
 8004730:	4193      	sbcs	r3, r2
 8004732:	6822      	ldr	r2, [r4, #0]
 8004734:	0692      	lsls	r2, r2, #26
 8004736:	d430      	bmi.n	800479a <_printf_common+0xae>
 8004738:	0022      	movs	r2, r4
 800473a:	9901      	ldr	r1, [sp, #4]
 800473c:	9800      	ldr	r0, [sp, #0]
 800473e:	9d08      	ldr	r5, [sp, #32]
 8004740:	3243      	adds	r2, #67	@ 0x43
 8004742:	47a8      	blx	r5
 8004744:	3001      	adds	r0, #1
 8004746:	d025      	beq.n	8004794 <_printf_common+0xa8>
 8004748:	2206      	movs	r2, #6
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	2500      	movs	r5, #0
 800474e:	4013      	ands	r3, r2
 8004750:	2b04      	cmp	r3, #4
 8004752:	d105      	bne.n	8004760 <_printf_common+0x74>
 8004754:	6833      	ldr	r3, [r6, #0]
 8004756:	68e5      	ldr	r5, [r4, #12]
 8004758:	1aed      	subs	r5, r5, r3
 800475a:	43eb      	mvns	r3, r5
 800475c:	17db      	asrs	r3, r3, #31
 800475e:	401d      	ands	r5, r3
 8004760:	68a3      	ldr	r3, [r4, #8]
 8004762:	6922      	ldr	r2, [r4, #16]
 8004764:	4293      	cmp	r3, r2
 8004766:	dd01      	ble.n	800476c <_printf_common+0x80>
 8004768:	1a9b      	subs	r3, r3, r2
 800476a:	18ed      	adds	r5, r5, r3
 800476c:	2600      	movs	r6, #0
 800476e:	42b5      	cmp	r5, r6
 8004770:	d120      	bne.n	80047b4 <_printf_common+0xc8>
 8004772:	2000      	movs	r0, #0
 8004774:	e010      	b.n	8004798 <_printf_common+0xac>
 8004776:	3501      	adds	r5, #1
 8004778:	68e3      	ldr	r3, [r4, #12]
 800477a:	6832      	ldr	r2, [r6, #0]
 800477c:	1a9b      	subs	r3, r3, r2
 800477e:	42ab      	cmp	r3, r5
 8004780:	ddd2      	ble.n	8004728 <_printf_common+0x3c>
 8004782:	0022      	movs	r2, r4
 8004784:	2301      	movs	r3, #1
 8004786:	9901      	ldr	r1, [sp, #4]
 8004788:	9800      	ldr	r0, [sp, #0]
 800478a:	9f08      	ldr	r7, [sp, #32]
 800478c:	3219      	adds	r2, #25
 800478e:	47b8      	blx	r7
 8004790:	3001      	adds	r0, #1
 8004792:	d1f0      	bne.n	8004776 <_printf_common+0x8a>
 8004794:	2001      	movs	r0, #1
 8004796:	4240      	negs	r0, r0
 8004798:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800479a:	2030      	movs	r0, #48	@ 0x30
 800479c:	18e1      	adds	r1, r4, r3
 800479e:	3143      	adds	r1, #67	@ 0x43
 80047a0:	7008      	strb	r0, [r1, #0]
 80047a2:	0021      	movs	r1, r4
 80047a4:	1c5a      	adds	r2, r3, #1
 80047a6:	3145      	adds	r1, #69	@ 0x45
 80047a8:	7809      	ldrb	r1, [r1, #0]
 80047aa:	18a2      	adds	r2, r4, r2
 80047ac:	3243      	adds	r2, #67	@ 0x43
 80047ae:	3302      	adds	r3, #2
 80047b0:	7011      	strb	r1, [r2, #0]
 80047b2:	e7c1      	b.n	8004738 <_printf_common+0x4c>
 80047b4:	0022      	movs	r2, r4
 80047b6:	2301      	movs	r3, #1
 80047b8:	9901      	ldr	r1, [sp, #4]
 80047ba:	9800      	ldr	r0, [sp, #0]
 80047bc:	9f08      	ldr	r7, [sp, #32]
 80047be:	321a      	adds	r2, #26
 80047c0:	47b8      	blx	r7
 80047c2:	3001      	adds	r0, #1
 80047c4:	d0e6      	beq.n	8004794 <_printf_common+0xa8>
 80047c6:	3601      	adds	r6, #1
 80047c8:	e7d1      	b.n	800476e <_printf_common+0x82>
	...

080047cc <_printf_i>:
 80047cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047ce:	b08b      	sub	sp, #44	@ 0x2c
 80047d0:	9206      	str	r2, [sp, #24]
 80047d2:	000a      	movs	r2, r1
 80047d4:	3243      	adds	r2, #67	@ 0x43
 80047d6:	9307      	str	r3, [sp, #28]
 80047d8:	9005      	str	r0, [sp, #20]
 80047da:	9203      	str	r2, [sp, #12]
 80047dc:	7e0a      	ldrb	r2, [r1, #24]
 80047de:	000c      	movs	r4, r1
 80047e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80047e2:	2a78      	cmp	r2, #120	@ 0x78
 80047e4:	d809      	bhi.n	80047fa <_printf_i+0x2e>
 80047e6:	2a62      	cmp	r2, #98	@ 0x62
 80047e8:	d80b      	bhi.n	8004802 <_printf_i+0x36>
 80047ea:	2a00      	cmp	r2, #0
 80047ec:	d100      	bne.n	80047f0 <_printf_i+0x24>
 80047ee:	e0ba      	b.n	8004966 <_printf_i+0x19a>
 80047f0:	497a      	ldr	r1, [pc, #488]	@ (80049dc <_printf_i+0x210>)
 80047f2:	9104      	str	r1, [sp, #16]
 80047f4:	2a58      	cmp	r2, #88	@ 0x58
 80047f6:	d100      	bne.n	80047fa <_printf_i+0x2e>
 80047f8:	e08e      	b.n	8004918 <_printf_i+0x14c>
 80047fa:	0025      	movs	r5, r4
 80047fc:	3542      	adds	r5, #66	@ 0x42
 80047fe:	702a      	strb	r2, [r5, #0]
 8004800:	e022      	b.n	8004848 <_printf_i+0x7c>
 8004802:	0010      	movs	r0, r2
 8004804:	3863      	subs	r0, #99	@ 0x63
 8004806:	2815      	cmp	r0, #21
 8004808:	d8f7      	bhi.n	80047fa <_printf_i+0x2e>
 800480a:	f7fb fc85 	bl	8000118 <__gnu_thumb1_case_shi>
 800480e:	0016      	.short	0x0016
 8004810:	fff6001f 	.word	0xfff6001f
 8004814:	fff6fff6 	.word	0xfff6fff6
 8004818:	001ffff6 	.word	0x001ffff6
 800481c:	fff6fff6 	.word	0xfff6fff6
 8004820:	fff6fff6 	.word	0xfff6fff6
 8004824:	0036009f 	.word	0x0036009f
 8004828:	fff6007e 	.word	0xfff6007e
 800482c:	00b0fff6 	.word	0x00b0fff6
 8004830:	0036fff6 	.word	0x0036fff6
 8004834:	fff6fff6 	.word	0xfff6fff6
 8004838:	0082      	.short	0x0082
 800483a:	0025      	movs	r5, r4
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	3542      	adds	r5, #66	@ 0x42
 8004840:	1d11      	adds	r1, r2, #4
 8004842:	6019      	str	r1, [r3, #0]
 8004844:	6813      	ldr	r3, [r2, #0]
 8004846:	702b      	strb	r3, [r5, #0]
 8004848:	2301      	movs	r3, #1
 800484a:	e09e      	b.n	800498a <_printf_i+0x1be>
 800484c:	6818      	ldr	r0, [r3, #0]
 800484e:	6809      	ldr	r1, [r1, #0]
 8004850:	1d02      	adds	r2, r0, #4
 8004852:	060d      	lsls	r5, r1, #24
 8004854:	d50b      	bpl.n	800486e <_printf_i+0xa2>
 8004856:	6806      	ldr	r6, [r0, #0]
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	2e00      	cmp	r6, #0
 800485c:	da03      	bge.n	8004866 <_printf_i+0x9a>
 800485e:	232d      	movs	r3, #45	@ 0x2d
 8004860:	9a03      	ldr	r2, [sp, #12]
 8004862:	4276      	negs	r6, r6
 8004864:	7013      	strb	r3, [r2, #0]
 8004866:	4b5d      	ldr	r3, [pc, #372]	@ (80049dc <_printf_i+0x210>)
 8004868:	270a      	movs	r7, #10
 800486a:	9304      	str	r3, [sp, #16]
 800486c:	e018      	b.n	80048a0 <_printf_i+0xd4>
 800486e:	6806      	ldr	r6, [r0, #0]
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	0649      	lsls	r1, r1, #25
 8004874:	d5f1      	bpl.n	800485a <_printf_i+0x8e>
 8004876:	b236      	sxth	r6, r6
 8004878:	e7ef      	b.n	800485a <_printf_i+0x8e>
 800487a:	6808      	ldr	r0, [r1, #0]
 800487c:	6819      	ldr	r1, [r3, #0]
 800487e:	c940      	ldmia	r1!, {r6}
 8004880:	0605      	lsls	r5, r0, #24
 8004882:	d402      	bmi.n	800488a <_printf_i+0xbe>
 8004884:	0640      	lsls	r0, r0, #25
 8004886:	d500      	bpl.n	800488a <_printf_i+0xbe>
 8004888:	b2b6      	uxth	r6, r6
 800488a:	6019      	str	r1, [r3, #0]
 800488c:	4b53      	ldr	r3, [pc, #332]	@ (80049dc <_printf_i+0x210>)
 800488e:	270a      	movs	r7, #10
 8004890:	9304      	str	r3, [sp, #16]
 8004892:	2a6f      	cmp	r2, #111	@ 0x6f
 8004894:	d100      	bne.n	8004898 <_printf_i+0xcc>
 8004896:	3f02      	subs	r7, #2
 8004898:	0023      	movs	r3, r4
 800489a:	2200      	movs	r2, #0
 800489c:	3343      	adds	r3, #67	@ 0x43
 800489e:	701a      	strb	r2, [r3, #0]
 80048a0:	6863      	ldr	r3, [r4, #4]
 80048a2:	60a3      	str	r3, [r4, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	db06      	blt.n	80048b6 <_printf_i+0xea>
 80048a8:	2104      	movs	r1, #4
 80048aa:	6822      	ldr	r2, [r4, #0]
 80048ac:	9d03      	ldr	r5, [sp, #12]
 80048ae:	438a      	bics	r2, r1
 80048b0:	6022      	str	r2, [r4, #0]
 80048b2:	4333      	orrs	r3, r6
 80048b4:	d00c      	beq.n	80048d0 <_printf_i+0x104>
 80048b6:	9d03      	ldr	r5, [sp, #12]
 80048b8:	0030      	movs	r0, r6
 80048ba:	0039      	movs	r1, r7
 80048bc:	f7fb fcbc 	bl	8000238 <__aeabi_uidivmod>
 80048c0:	9b04      	ldr	r3, [sp, #16]
 80048c2:	3d01      	subs	r5, #1
 80048c4:	5c5b      	ldrb	r3, [r3, r1]
 80048c6:	702b      	strb	r3, [r5, #0]
 80048c8:	0033      	movs	r3, r6
 80048ca:	0006      	movs	r6, r0
 80048cc:	429f      	cmp	r7, r3
 80048ce:	d9f3      	bls.n	80048b8 <_printf_i+0xec>
 80048d0:	2f08      	cmp	r7, #8
 80048d2:	d109      	bne.n	80048e8 <_printf_i+0x11c>
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	07db      	lsls	r3, r3, #31
 80048d8:	d506      	bpl.n	80048e8 <_printf_i+0x11c>
 80048da:	6862      	ldr	r2, [r4, #4]
 80048dc:	6923      	ldr	r3, [r4, #16]
 80048de:	429a      	cmp	r2, r3
 80048e0:	dc02      	bgt.n	80048e8 <_printf_i+0x11c>
 80048e2:	2330      	movs	r3, #48	@ 0x30
 80048e4:	3d01      	subs	r5, #1
 80048e6:	702b      	strb	r3, [r5, #0]
 80048e8:	9b03      	ldr	r3, [sp, #12]
 80048ea:	1b5b      	subs	r3, r3, r5
 80048ec:	6123      	str	r3, [r4, #16]
 80048ee:	9b07      	ldr	r3, [sp, #28]
 80048f0:	0021      	movs	r1, r4
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	9805      	ldr	r0, [sp, #20]
 80048f6:	9b06      	ldr	r3, [sp, #24]
 80048f8:	aa09      	add	r2, sp, #36	@ 0x24
 80048fa:	f7ff fef7 	bl	80046ec <_printf_common>
 80048fe:	3001      	adds	r0, #1
 8004900:	d148      	bne.n	8004994 <_printf_i+0x1c8>
 8004902:	2001      	movs	r0, #1
 8004904:	4240      	negs	r0, r0
 8004906:	b00b      	add	sp, #44	@ 0x2c
 8004908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800490a:	2220      	movs	r2, #32
 800490c:	6809      	ldr	r1, [r1, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	6022      	str	r2, [r4, #0]
 8004912:	2278      	movs	r2, #120	@ 0x78
 8004914:	4932      	ldr	r1, [pc, #200]	@ (80049e0 <_printf_i+0x214>)
 8004916:	9104      	str	r1, [sp, #16]
 8004918:	0021      	movs	r1, r4
 800491a:	3145      	adds	r1, #69	@ 0x45
 800491c:	700a      	strb	r2, [r1, #0]
 800491e:	6819      	ldr	r1, [r3, #0]
 8004920:	6822      	ldr	r2, [r4, #0]
 8004922:	c940      	ldmia	r1!, {r6}
 8004924:	0610      	lsls	r0, r2, #24
 8004926:	d402      	bmi.n	800492e <_printf_i+0x162>
 8004928:	0650      	lsls	r0, r2, #25
 800492a:	d500      	bpl.n	800492e <_printf_i+0x162>
 800492c:	b2b6      	uxth	r6, r6
 800492e:	6019      	str	r1, [r3, #0]
 8004930:	07d3      	lsls	r3, r2, #31
 8004932:	d502      	bpl.n	800493a <_printf_i+0x16e>
 8004934:	2320      	movs	r3, #32
 8004936:	4313      	orrs	r3, r2
 8004938:	6023      	str	r3, [r4, #0]
 800493a:	2e00      	cmp	r6, #0
 800493c:	d001      	beq.n	8004942 <_printf_i+0x176>
 800493e:	2710      	movs	r7, #16
 8004940:	e7aa      	b.n	8004898 <_printf_i+0xcc>
 8004942:	2220      	movs	r2, #32
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	4393      	bics	r3, r2
 8004948:	6023      	str	r3, [r4, #0]
 800494a:	e7f8      	b.n	800493e <_printf_i+0x172>
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	680d      	ldr	r5, [r1, #0]
 8004950:	1d10      	adds	r0, r2, #4
 8004952:	6949      	ldr	r1, [r1, #20]
 8004954:	6018      	str	r0, [r3, #0]
 8004956:	6813      	ldr	r3, [r2, #0]
 8004958:	062e      	lsls	r6, r5, #24
 800495a:	d501      	bpl.n	8004960 <_printf_i+0x194>
 800495c:	6019      	str	r1, [r3, #0]
 800495e:	e002      	b.n	8004966 <_printf_i+0x19a>
 8004960:	066d      	lsls	r5, r5, #25
 8004962:	d5fb      	bpl.n	800495c <_printf_i+0x190>
 8004964:	8019      	strh	r1, [r3, #0]
 8004966:	2300      	movs	r3, #0
 8004968:	9d03      	ldr	r5, [sp, #12]
 800496a:	6123      	str	r3, [r4, #16]
 800496c:	e7bf      	b.n	80048ee <_printf_i+0x122>
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	1d11      	adds	r1, r2, #4
 8004972:	6019      	str	r1, [r3, #0]
 8004974:	6815      	ldr	r5, [r2, #0]
 8004976:	2100      	movs	r1, #0
 8004978:	0028      	movs	r0, r5
 800497a:	6862      	ldr	r2, [r4, #4]
 800497c:	f000 f986 	bl	8004c8c <memchr>
 8004980:	2800      	cmp	r0, #0
 8004982:	d001      	beq.n	8004988 <_printf_i+0x1bc>
 8004984:	1b40      	subs	r0, r0, r5
 8004986:	6060      	str	r0, [r4, #4]
 8004988:	6863      	ldr	r3, [r4, #4]
 800498a:	6123      	str	r3, [r4, #16]
 800498c:	2300      	movs	r3, #0
 800498e:	9a03      	ldr	r2, [sp, #12]
 8004990:	7013      	strb	r3, [r2, #0]
 8004992:	e7ac      	b.n	80048ee <_printf_i+0x122>
 8004994:	002a      	movs	r2, r5
 8004996:	6923      	ldr	r3, [r4, #16]
 8004998:	9906      	ldr	r1, [sp, #24]
 800499a:	9805      	ldr	r0, [sp, #20]
 800499c:	9d07      	ldr	r5, [sp, #28]
 800499e:	47a8      	blx	r5
 80049a0:	3001      	adds	r0, #1
 80049a2:	d0ae      	beq.n	8004902 <_printf_i+0x136>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	079b      	lsls	r3, r3, #30
 80049a8:	d415      	bmi.n	80049d6 <_printf_i+0x20a>
 80049aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049ac:	68e0      	ldr	r0, [r4, #12]
 80049ae:	4298      	cmp	r0, r3
 80049b0:	daa9      	bge.n	8004906 <_printf_i+0x13a>
 80049b2:	0018      	movs	r0, r3
 80049b4:	e7a7      	b.n	8004906 <_printf_i+0x13a>
 80049b6:	0022      	movs	r2, r4
 80049b8:	2301      	movs	r3, #1
 80049ba:	9906      	ldr	r1, [sp, #24]
 80049bc:	9805      	ldr	r0, [sp, #20]
 80049be:	9e07      	ldr	r6, [sp, #28]
 80049c0:	3219      	adds	r2, #25
 80049c2:	47b0      	blx	r6
 80049c4:	3001      	adds	r0, #1
 80049c6:	d09c      	beq.n	8004902 <_printf_i+0x136>
 80049c8:	3501      	adds	r5, #1
 80049ca:	68e3      	ldr	r3, [r4, #12]
 80049cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049ce:	1a9b      	subs	r3, r3, r2
 80049d0:	42ab      	cmp	r3, r5
 80049d2:	dcf0      	bgt.n	80049b6 <_printf_i+0x1ea>
 80049d4:	e7e9      	b.n	80049aa <_printf_i+0x1de>
 80049d6:	2500      	movs	r5, #0
 80049d8:	e7f7      	b.n	80049ca <_printf_i+0x1fe>
 80049da:	46c0      	nop			@ (mov r8, r8)
 80049dc:	08004f6d 	.word	0x08004f6d
 80049e0:	08004f7e 	.word	0x08004f7e

080049e4 <__sflush_r>:
 80049e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049e6:	220c      	movs	r2, #12
 80049e8:	5e8b      	ldrsh	r3, [r1, r2]
 80049ea:	0005      	movs	r5, r0
 80049ec:	000c      	movs	r4, r1
 80049ee:	071a      	lsls	r2, r3, #28
 80049f0:	d456      	bmi.n	8004aa0 <__sflush_r+0xbc>
 80049f2:	684a      	ldr	r2, [r1, #4]
 80049f4:	2a00      	cmp	r2, #0
 80049f6:	dc02      	bgt.n	80049fe <__sflush_r+0x1a>
 80049f8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80049fa:	2a00      	cmp	r2, #0
 80049fc:	dd4e      	ble.n	8004a9c <__sflush_r+0xb8>
 80049fe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004a00:	2f00      	cmp	r7, #0
 8004a02:	d04b      	beq.n	8004a9c <__sflush_r+0xb8>
 8004a04:	2200      	movs	r2, #0
 8004a06:	2080      	movs	r0, #128	@ 0x80
 8004a08:	682e      	ldr	r6, [r5, #0]
 8004a0a:	602a      	str	r2, [r5, #0]
 8004a0c:	001a      	movs	r2, r3
 8004a0e:	0140      	lsls	r0, r0, #5
 8004a10:	6a21      	ldr	r1, [r4, #32]
 8004a12:	4002      	ands	r2, r0
 8004a14:	4203      	tst	r3, r0
 8004a16:	d033      	beq.n	8004a80 <__sflush_r+0x9c>
 8004a18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a1a:	89a3      	ldrh	r3, [r4, #12]
 8004a1c:	075b      	lsls	r3, r3, #29
 8004a1e:	d506      	bpl.n	8004a2e <__sflush_r+0x4a>
 8004a20:	6863      	ldr	r3, [r4, #4]
 8004a22:	1ad2      	subs	r2, r2, r3
 8004a24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <__sflush_r+0x4a>
 8004a2a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a2c:	1ad2      	subs	r2, r2, r3
 8004a2e:	2300      	movs	r3, #0
 8004a30:	0028      	movs	r0, r5
 8004a32:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004a34:	6a21      	ldr	r1, [r4, #32]
 8004a36:	47b8      	blx	r7
 8004a38:	89a2      	ldrh	r2, [r4, #12]
 8004a3a:	1c43      	adds	r3, r0, #1
 8004a3c:	d106      	bne.n	8004a4c <__sflush_r+0x68>
 8004a3e:	6829      	ldr	r1, [r5, #0]
 8004a40:	291d      	cmp	r1, #29
 8004a42:	d846      	bhi.n	8004ad2 <__sflush_r+0xee>
 8004a44:	4b29      	ldr	r3, [pc, #164]	@ (8004aec <__sflush_r+0x108>)
 8004a46:	40cb      	lsrs	r3, r1
 8004a48:	07db      	lsls	r3, r3, #31
 8004a4a:	d542      	bpl.n	8004ad2 <__sflush_r+0xee>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	6063      	str	r3, [r4, #4]
 8004a50:	6923      	ldr	r3, [r4, #16]
 8004a52:	6023      	str	r3, [r4, #0]
 8004a54:	04d2      	lsls	r2, r2, #19
 8004a56:	d505      	bpl.n	8004a64 <__sflush_r+0x80>
 8004a58:	1c43      	adds	r3, r0, #1
 8004a5a:	d102      	bne.n	8004a62 <__sflush_r+0x7e>
 8004a5c:	682b      	ldr	r3, [r5, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d100      	bne.n	8004a64 <__sflush_r+0x80>
 8004a62:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a66:	602e      	str	r6, [r5, #0]
 8004a68:	2900      	cmp	r1, #0
 8004a6a:	d017      	beq.n	8004a9c <__sflush_r+0xb8>
 8004a6c:	0023      	movs	r3, r4
 8004a6e:	3344      	adds	r3, #68	@ 0x44
 8004a70:	4299      	cmp	r1, r3
 8004a72:	d002      	beq.n	8004a7a <__sflush_r+0x96>
 8004a74:	0028      	movs	r0, r5
 8004a76:	f7ff fbf9 	bl	800426c <_free_r>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a7e:	e00d      	b.n	8004a9c <__sflush_r+0xb8>
 8004a80:	2301      	movs	r3, #1
 8004a82:	0028      	movs	r0, r5
 8004a84:	47b8      	blx	r7
 8004a86:	0002      	movs	r2, r0
 8004a88:	1c43      	adds	r3, r0, #1
 8004a8a:	d1c6      	bne.n	8004a1a <__sflush_r+0x36>
 8004a8c:	682b      	ldr	r3, [r5, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d0c3      	beq.n	8004a1a <__sflush_r+0x36>
 8004a92:	2b1d      	cmp	r3, #29
 8004a94:	d001      	beq.n	8004a9a <__sflush_r+0xb6>
 8004a96:	2b16      	cmp	r3, #22
 8004a98:	d11a      	bne.n	8004ad0 <__sflush_r+0xec>
 8004a9a:	602e      	str	r6, [r5, #0]
 8004a9c:	2000      	movs	r0, #0
 8004a9e:	e01e      	b.n	8004ade <__sflush_r+0xfa>
 8004aa0:	690e      	ldr	r6, [r1, #16]
 8004aa2:	2e00      	cmp	r6, #0
 8004aa4:	d0fa      	beq.n	8004a9c <__sflush_r+0xb8>
 8004aa6:	680f      	ldr	r7, [r1, #0]
 8004aa8:	600e      	str	r6, [r1, #0]
 8004aaa:	1bba      	subs	r2, r7, r6
 8004aac:	9201      	str	r2, [sp, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	079b      	lsls	r3, r3, #30
 8004ab2:	d100      	bne.n	8004ab6 <__sflush_r+0xd2>
 8004ab4:	694a      	ldr	r2, [r1, #20]
 8004ab6:	60a2      	str	r2, [r4, #8]
 8004ab8:	9b01      	ldr	r3, [sp, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	ddee      	ble.n	8004a9c <__sflush_r+0xb8>
 8004abe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004ac0:	0032      	movs	r2, r6
 8004ac2:	001f      	movs	r7, r3
 8004ac4:	0028      	movs	r0, r5
 8004ac6:	9b01      	ldr	r3, [sp, #4]
 8004ac8:	6a21      	ldr	r1, [r4, #32]
 8004aca:	47b8      	blx	r7
 8004acc:	2800      	cmp	r0, #0
 8004ace:	dc07      	bgt.n	8004ae0 <__sflush_r+0xfc>
 8004ad0:	89a2      	ldrh	r2, [r4, #12]
 8004ad2:	2340      	movs	r3, #64	@ 0x40
 8004ad4:	2001      	movs	r0, #1
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	b21b      	sxth	r3, r3
 8004ada:	81a3      	strh	r3, [r4, #12]
 8004adc:	4240      	negs	r0, r0
 8004ade:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ae0:	9b01      	ldr	r3, [sp, #4]
 8004ae2:	1836      	adds	r6, r6, r0
 8004ae4:	1a1b      	subs	r3, r3, r0
 8004ae6:	9301      	str	r3, [sp, #4]
 8004ae8:	e7e6      	b.n	8004ab8 <__sflush_r+0xd4>
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	20400001 	.word	0x20400001

08004af0 <_fflush_r>:
 8004af0:	690b      	ldr	r3, [r1, #16]
 8004af2:	b570      	push	{r4, r5, r6, lr}
 8004af4:	0005      	movs	r5, r0
 8004af6:	000c      	movs	r4, r1
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d102      	bne.n	8004b02 <_fflush_r+0x12>
 8004afc:	2500      	movs	r5, #0
 8004afe:	0028      	movs	r0, r5
 8004b00:	bd70      	pop	{r4, r5, r6, pc}
 8004b02:	2800      	cmp	r0, #0
 8004b04:	d004      	beq.n	8004b10 <_fflush_r+0x20>
 8004b06:	6a03      	ldr	r3, [r0, #32]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <_fflush_r+0x20>
 8004b0c:	f7ff f99a 	bl	8003e44 <__sinit>
 8004b10:	220c      	movs	r2, #12
 8004b12:	5ea3      	ldrsh	r3, [r4, r2]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d0f1      	beq.n	8004afc <_fflush_r+0xc>
 8004b18:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b1a:	07d2      	lsls	r2, r2, #31
 8004b1c:	d404      	bmi.n	8004b28 <_fflush_r+0x38>
 8004b1e:	059b      	lsls	r3, r3, #22
 8004b20:	d402      	bmi.n	8004b28 <_fflush_r+0x38>
 8004b22:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b24:	f7ff fb9f 	bl	8004266 <__retarget_lock_acquire_recursive>
 8004b28:	0028      	movs	r0, r5
 8004b2a:	0021      	movs	r1, r4
 8004b2c:	f7ff ff5a 	bl	80049e4 <__sflush_r>
 8004b30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b32:	0005      	movs	r5, r0
 8004b34:	07db      	lsls	r3, r3, #31
 8004b36:	d4e2      	bmi.n	8004afe <_fflush_r+0xe>
 8004b38:	89a3      	ldrh	r3, [r4, #12]
 8004b3a:	059b      	lsls	r3, r3, #22
 8004b3c:	d4df      	bmi.n	8004afe <_fflush_r+0xe>
 8004b3e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b40:	f7ff fb92 	bl	8004268 <__retarget_lock_release_recursive>
 8004b44:	e7db      	b.n	8004afe <_fflush_r+0xe>
	...

08004b48 <__swhatbuf_r>:
 8004b48:	b570      	push	{r4, r5, r6, lr}
 8004b4a:	000e      	movs	r6, r1
 8004b4c:	001d      	movs	r5, r3
 8004b4e:	230e      	movs	r3, #14
 8004b50:	5ec9      	ldrsh	r1, [r1, r3]
 8004b52:	0014      	movs	r4, r2
 8004b54:	b096      	sub	sp, #88	@ 0x58
 8004b56:	2900      	cmp	r1, #0
 8004b58:	da0c      	bge.n	8004b74 <__swhatbuf_r+0x2c>
 8004b5a:	89b2      	ldrh	r2, [r6, #12]
 8004b5c:	2380      	movs	r3, #128	@ 0x80
 8004b5e:	0011      	movs	r1, r2
 8004b60:	4019      	ands	r1, r3
 8004b62:	421a      	tst	r2, r3
 8004b64:	d114      	bne.n	8004b90 <__swhatbuf_r+0x48>
 8004b66:	2380      	movs	r3, #128	@ 0x80
 8004b68:	00db      	lsls	r3, r3, #3
 8004b6a:	2000      	movs	r0, #0
 8004b6c:	6029      	str	r1, [r5, #0]
 8004b6e:	6023      	str	r3, [r4, #0]
 8004b70:	b016      	add	sp, #88	@ 0x58
 8004b72:	bd70      	pop	{r4, r5, r6, pc}
 8004b74:	466a      	mov	r2, sp
 8004b76:	f000 f853 	bl	8004c20 <_fstat_r>
 8004b7a:	2800      	cmp	r0, #0
 8004b7c:	dbed      	blt.n	8004b5a <__swhatbuf_r+0x12>
 8004b7e:	23f0      	movs	r3, #240	@ 0xf0
 8004b80:	9901      	ldr	r1, [sp, #4]
 8004b82:	021b      	lsls	r3, r3, #8
 8004b84:	4019      	ands	r1, r3
 8004b86:	4b04      	ldr	r3, [pc, #16]	@ (8004b98 <__swhatbuf_r+0x50>)
 8004b88:	18c9      	adds	r1, r1, r3
 8004b8a:	424b      	negs	r3, r1
 8004b8c:	4159      	adcs	r1, r3
 8004b8e:	e7ea      	b.n	8004b66 <__swhatbuf_r+0x1e>
 8004b90:	2100      	movs	r1, #0
 8004b92:	2340      	movs	r3, #64	@ 0x40
 8004b94:	e7e9      	b.n	8004b6a <__swhatbuf_r+0x22>
 8004b96:	46c0      	nop			@ (mov r8, r8)
 8004b98:	ffffe000 	.word	0xffffe000

08004b9c <__smakebuf_r>:
 8004b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b9e:	2602      	movs	r6, #2
 8004ba0:	898b      	ldrh	r3, [r1, #12]
 8004ba2:	0005      	movs	r5, r0
 8004ba4:	000c      	movs	r4, r1
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	4233      	tst	r3, r6
 8004baa:	d007      	beq.n	8004bbc <__smakebuf_r+0x20>
 8004bac:	0023      	movs	r3, r4
 8004bae:	3347      	adds	r3, #71	@ 0x47
 8004bb0:	6023      	str	r3, [r4, #0]
 8004bb2:	6123      	str	r3, [r4, #16]
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	6163      	str	r3, [r4, #20]
 8004bb8:	b005      	add	sp, #20
 8004bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bbc:	ab03      	add	r3, sp, #12
 8004bbe:	aa02      	add	r2, sp, #8
 8004bc0:	f7ff ffc2 	bl	8004b48 <__swhatbuf_r>
 8004bc4:	9f02      	ldr	r7, [sp, #8]
 8004bc6:	9001      	str	r0, [sp, #4]
 8004bc8:	0039      	movs	r1, r7
 8004bca:	0028      	movs	r0, r5
 8004bcc:	f7ff fbba 	bl	8004344 <_malloc_r>
 8004bd0:	2800      	cmp	r0, #0
 8004bd2:	d108      	bne.n	8004be6 <__smakebuf_r+0x4a>
 8004bd4:	220c      	movs	r2, #12
 8004bd6:	5ea3      	ldrsh	r3, [r4, r2]
 8004bd8:	059a      	lsls	r2, r3, #22
 8004bda:	d4ed      	bmi.n	8004bb8 <__smakebuf_r+0x1c>
 8004bdc:	2203      	movs	r2, #3
 8004bde:	4393      	bics	r3, r2
 8004be0:	431e      	orrs	r6, r3
 8004be2:	81a6      	strh	r6, [r4, #12]
 8004be4:	e7e2      	b.n	8004bac <__smakebuf_r+0x10>
 8004be6:	2380      	movs	r3, #128	@ 0x80
 8004be8:	89a2      	ldrh	r2, [r4, #12]
 8004bea:	6020      	str	r0, [r4, #0]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	81a3      	strh	r3, [r4, #12]
 8004bf0:	9b03      	ldr	r3, [sp, #12]
 8004bf2:	6120      	str	r0, [r4, #16]
 8004bf4:	6167      	str	r7, [r4, #20]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00c      	beq.n	8004c14 <__smakebuf_r+0x78>
 8004bfa:	0028      	movs	r0, r5
 8004bfc:	230e      	movs	r3, #14
 8004bfe:	5ee1      	ldrsh	r1, [r4, r3]
 8004c00:	f000 f820 	bl	8004c44 <_isatty_r>
 8004c04:	2800      	cmp	r0, #0
 8004c06:	d005      	beq.n	8004c14 <__smakebuf_r+0x78>
 8004c08:	2303      	movs	r3, #3
 8004c0a:	89a2      	ldrh	r2, [r4, #12]
 8004c0c:	439a      	bics	r2, r3
 8004c0e:	3b02      	subs	r3, #2
 8004c10:	4313      	orrs	r3, r2
 8004c12:	81a3      	strh	r3, [r4, #12]
 8004c14:	89a3      	ldrh	r3, [r4, #12]
 8004c16:	9a01      	ldr	r2, [sp, #4]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	81a3      	strh	r3, [r4, #12]
 8004c1c:	e7cc      	b.n	8004bb8 <__smakebuf_r+0x1c>
	...

08004c20 <_fstat_r>:
 8004c20:	2300      	movs	r3, #0
 8004c22:	b570      	push	{r4, r5, r6, lr}
 8004c24:	4d06      	ldr	r5, [pc, #24]	@ (8004c40 <_fstat_r+0x20>)
 8004c26:	0004      	movs	r4, r0
 8004c28:	0008      	movs	r0, r1
 8004c2a:	0011      	movs	r1, r2
 8004c2c:	602b      	str	r3, [r5, #0]
 8004c2e:	f7fb ff77 	bl	8000b20 <_fstat>
 8004c32:	1c43      	adds	r3, r0, #1
 8004c34:	d103      	bne.n	8004c3e <_fstat_r+0x1e>
 8004c36:	682b      	ldr	r3, [r5, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d000      	beq.n	8004c3e <_fstat_r+0x1e>
 8004c3c:	6023      	str	r3, [r4, #0]
 8004c3e:	bd70      	pop	{r4, r5, r6, pc}
 8004c40:	200003e8 	.word	0x200003e8

08004c44 <_isatty_r>:
 8004c44:	2300      	movs	r3, #0
 8004c46:	b570      	push	{r4, r5, r6, lr}
 8004c48:	4d06      	ldr	r5, [pc, #24]	@ (8004c64 <_isatty_r+0x20>)
 8004c4a:	0004      	movs	r4, r0
 8004c4c:	0008      	movs	r0, r1
 8004c4e:	602b      	str	r3, [r5, #0]
 8004c50:	f7fb ff74 	bl	8000b3c <_isatty>
 8004c54:	1c43      	adds	r3, r0, #1
 8004c56:	d103      	bne.n	8004c60 <_isatty_r+0x1c>
 8004c58:	682b      	ldr	r3, [r5, #0]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d000      	beq.n	8004c60 <_isatty_r+0x1c>
 8004c5e:	6023      	str	r3, [r4, #0]
 8004c60:	bd70      	pop	{r4, r5, r6, pc}
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	200003e8 	.word	0x200003e8

08004c68 <_sbrk_r>:
 8004c68:	2300      	movs	r3, #0
 8004c6a:	b570      	push	{r4, r5, r6, lr}
 8004c6c:	4d06      	ldr	r5, [pc, #24]	@ (8004c88 <_sbrk_r+0x20>)
 8004c6e:	0004      	movs	r4, r0
 8004c70:	0008      	movs	r0, r1
 8004c72:	602b      	str	r3, [r5, #0]
 8004c74:	f7fb ff76 	bl	8000b64 <_sbrk>
 8004c78:	1c43      	adds	r3, r0, #1
 8004c7a:	d103      	bne.n	8004c84 <_sbrk_r+0x1c>
 8004c7c:	682b      	ldr	r3, [r5, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d000      	beq.n	8004c84 <_sbrk_r+0x1c>
 8004c82:	6023      	str	r3, [r4, #0]
 8004c84:	bd70      	pop	{r4, r5, r6, pc}
 8004c86:	46c0      	nop			@ (mov r8, r8)
 8004c88:	200003e8 	.word	0x200003e8

08004c8c <memchr>:
 8004c8c:	b2c9      	uxtb	r1, r1
 8004c8e:	1882      	adds	r2, r0, r2
 8004c90:	4290      	cmp	r0, r2
 8004c92:	d101      	bne.n	8004c98 <memchr+0xc>
 8004c94:	2000      	movs	r0, #0
 8004c96:	4770      	bx	lr
 8004c98:	7803      	ldrb	r3, [r0, #0]
 8004c9a:	428b      	cmp	r3, r1
 8004c9c:	d0fb      	beq.n	8004c96 <memchr+0xa>
 8004c9e:	3001      	adds	r0, #1
 8004ca0:	e7f6      	b.n	8004c90 <memchr+0x4>
	...

08004ca4 <_init>:
 8004ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca6:	46c0      	nop			@ (mov r8, r8)
 8004ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004caa:	bc08      	pop	{r3}
 8004cac:	469e      	mov	lr, r3
 8004cae:	4770      	bx	lr

08004cb0 <_fini>:
 8004cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb2:	46c0      	nop			@ (mov r8, r8)
 8004cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cb6:	bc08      	pop	{r3}
 8004cb8:	469e      	mov	lr, r3
 8004cba:	4770      	bx	lr
