

================================================================
== Vitis HLS Report for 'cnn_top_Pipeline_VITIS_LOOP_110_1'
================================================================
* Date:           Thu Dec 22 16:31:25 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3141|     3141|  31.410 us|  31.410 us|  3141|  3141|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_110_1  |     3139|     3139|         5|          1|          1|  3136|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_7 = load i12 %i" [cnn_ip/src/cnn.c:110]   --->   Operation 11 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.99ns)   --->   "%icmp_ln110 = icmp_eq  i12 %i_7, i12 3136" [cnn_ip/src/cnn.c:110]   --->   Operation 13 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3136, i64 3136, i64 3136"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.54ns)   --->   "%i_8 = add i12 %i_7, i12 1" [cnn_ip/src/cnn.c:110]   --->   Operation 15 'add' 'i_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.body.i.split, void %relu.exit.exitStub" [cnn_ip/src/cnn.c:110]   --->   Operation 16 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i_7" [cnn_ip/src/cnn.c:110]   --->   Operation 17 'zext' 'i_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vla1_i_addr = getelementptr i32 %vla1_i, i64 0, i64 %i_cast" [cnn_ip/src/cnn.c:112]   --->   Operation 18 'getelementptr' 'vla1_i_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%vla1_i_load = load i12 %vla1_i_addr" [cnn_ip/src/cnn.c:112]   --->   Operation 19 'load' 'vla1_i_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln110 = store i12 %i_8, i12 %i" [cnn_ip/src/cnn.c:110]   --->   Operation 20 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%vla1_i_load = load i12 %vla1_i_addr" [cnn_ip/src/cnn.c:112]   --->   Operation 21 'load' 'vla1_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 22 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %vla1_i_load, i32 0" [cnn_ip/src/cnn.c:112]   --->   Operation 22 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln112 = bitcast i32 %vla1_i_load" [cnn_ip/src/cnn.c:112]   --->   Operation 23 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln112, i32 23, i32 30" [cnn_ip/src/cnn.c:112]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i32 %bitcast_ln112" [cnn_ip/src/cnn.c:112]   --->   Operation 25 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln112 = icmp_ne  i8 %tmp, i8 255" [cnn_ip/src/cnn.c:112]   --->   Operation 26 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (2.44ns)   --->   "%icmp_ln112_1 = icmp_eq  i23 %trunc_ln112, i23 0" [cnn_ip/src/cnn.c:112]   --->   Operation 27 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln112)   --->   "%or_ln112 = or i1 %icmp_ln112_1, i1 %icmp_ln112" [cnn_ip/src/cnn.c:112]   --->   Operation 28 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %vla1_i_load, i32 0" [cnn_ip/src/cnn.c:112]   --->   Operation 29 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln112)   --->   "%and_ln112 = and i1 %or_ln112, i1 %tmp_s" [cnn_ip/src/cnn.c:112]   --->   Operation 30 'and' 'and_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln112 = select i1 %and_ln112, i32 %vla1_i_load, i32 0" [cnn_ip/src/cnn.c:112]   --->   Operation 31 'select' 'select_ln112' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [cnn_ip/src/cnn.c:110]   --->   Operation 32 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%vla42_i_addr = getelementptr i32 %vla42_i, i64 0, i64 %i_cast" [cnn_ip/src/cnn.c:112]   --->   Operation 33 'getelementptr' 'vla42_i_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %select_ln112, i12 %vla42_i_addr" [cnn_ip/src/cnn.c:112]   --->   Operation 34 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3136> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body.i" [cnn_ip/src/cnn.c:110]   --->   Operation 35 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', cnn_ip/src/cnn.c:110) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('vla1_i_addr', cnn_ip/src/cnn.c:112) [16]  (0 ns)
	'load' operation ('vla1_i_load', cnn_ip/src/cnn.c:112) on array 'vla1_i' [17]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('vla1_i_load', cnn_ip/src/cnn.c:112) on array 'vla1_i' [17]  (3.25 ns)

 <State 3>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn_ip/src/cnn.c:112) [24]  (5.43 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn_ip/src/cnn.c:112) [24]  (5.43 ns)
	'and' operation ('and_ln112', cnn_ip/src/cnn.c:112) [25]  (0 ns)
	'select' operation ('select_ln112', cnn_ip/src/cnn.c:112) [26]  (0.978 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('vla42_i_addr', cnn_ip/src/cnn.c:112) [27]  (0 ns)
	'store' operation ('store_ln112', cnn_ip/src/cnn.c:112) of variable 'select_ln112', cnn_ip/src/cnn.c:112 on array 'vla42_i' [28]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
