// Seed: 3647488240
macromodule module_0 (
    input wand id_0,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output tri0 id_6,
    output wor id_7,
    input tri id_8,
    input tri id_9,
    input wand id_10,
    output supply1 id_11,
    input supply1 id_12,
    output wire id_13,
    input wor id_14,
    input tri0 id_15,
    input tri id_16,
    input wire id_17,
    input tri id_18,
    input wire id_19,
    output tri0 id_20,
    input supply0 id_21
);
  wire id_23;
  assign module_1.type_18 = 0;
  assign id_13 = 1'b0;
  wire id_24 = id_10;
  id_25(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1 - id_15), .id_4(id_24), .id_5(1)
  );
  wire id_26;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input supply1 id_2
    , id_12,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    output tri1 id_8,
    input wor id_9,
    input tri0 id_10
);
  initial disable id_13;
  uwire id_14;
  assign id_13 = id_10;
  always id_0 <= 1'b0;
  assign id_12 = id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_13,
      id_9,
      id_5,
      id_9,
      id_14,
      id_14,
      id_4,
      id_2,
      id_10,
      id_12,
      id_4,
      id_14,
      id_12,
      id_4,
      id_6,
      id_3,
      id_14,
      id_3,
      id_14,
      id_13
  );
  wire id_15;
endmodule
