 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_Toplevel
Version: J-2014.09
Date   : Tue Dec  8 11:54:22 2015
****************************************

Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: segmented

  Startpoint: u_FIRP/outp_wire_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: outp[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Processor      ZeroWireload          tcbn90gtc
  FIR_Toplevel       TSMC8K_Lowk_Conservative
                                           tcbn90gtc
  Delayline_CB       ZeroWireload          tcbn90gtc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  u_FIRP/outp_wire_reg[3]/CP (EDFCNQD1)                   0.00       0.00 r
  u_FIRP/outp_wire_reg[3]/Q (EDFCNQD1)                    0.12       0.12 f
  u_FIRP/outp[3] (FIR_Processor)                          0.00       0.12 f
  outp[3] (out)                                           0.00       0.12 f
  data arrival time                                                  0.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
