$date
	Sun Apr 13 15:56:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! out [2:0] $end
$var reg 1 " clk $end
$var reg 4 # i [3:0] $end
$var reg 8 $ in [7:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 & p0 $end
$var wire 1 ' p1 $end
$var wire 1 ( p2 $end
$var wire 1 ) p3 $end
$var wire 1 * p4 $end
$var wire 1 + p5 $end
$var wire 1 , p6 $end
$var wire 1 - p7 $end
$var wire 1 . z1 $end
$var wire 1 / z2 $end
$var wire 1 0 z4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
1%
bx $
bx #
0"
bx !
$end
#10
b0 #
1"
#20
0"
0%
#30
0/
b101 !
1.
10
0&
0'
1(
0)
0*
1+
0,
0-
b100100 $
1"
#40
0"
#50
b111 !
1/
1&
0(
0+
1-
b10000001 $
1"
b1 #
#60
0"
#70
0&
1*
b1001 $
1"
b10 #
#80
0"
#90
1'
1(
0*
1,
b1100011 $
1"
b11 #
#100
0"
#110
0'
0(
1*
1+
0,
b1101 $
1"
b100 #
#120
0"
#130
1&
b10001101 $
1"
b101 #
#140
0"
#150
0&
1'
1(
0*
b1100101 $
1"
b110 #
#160
0"
#170
0.
b110 !
1/
0'
0(
1)
0+
1,
0-
b10010 $
1"
b111 #
#180
0"
#190
b111 !
1.
0)
0,
1-
b1 $
1"
b1000 #
#200
0"
#210
1*
1+
b1101 $
1"
b1001 #
#220
0"
#230
1"
b1010 #
