

================================================================
== Vivado HLS Report for 'sample_iid'
================================================================
* Date:           Sun Aug 23 21:46:34 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.811|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2101|  2101|  2101|  2101|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2100|  2100|         3|          -|          -|   700|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     161|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|      38|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      38|     227|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |fold1_i_cast_fu_196_p2         |     +    |      0|  0|  10|           2|           2|
    |fold2_i_cast_fu_236_p2         |     +    |      0|  0|  10|           2|           2|
    |i_3_fu_114_p2                  |     +    |      0|  0|  17|          10|           1|
    |r_1_fu_206_p2                  |     +    |      0|  0|  13|           4|           4|
    |r_2_fu_246_p2                  |     +    |      0|  0|  12|           3|           3|
    |r_fu_162_p2                    |     +    |      0|  0|  15|           5|           5|
    |sum_fu_124_p2                  |     +    |      0|  0|  18|          11|          11|
    |t_fu_257_p2                    |     +    |      0|  0|  12|           3|           3|
    |tmp_5_fu_156_p2                |     +    |      0|  0|  13|           4|           4|
    |tmp_314_i_fu_278_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_316_i_fu_301_p2            |    and   |      0|  0|   3|           3|           3|
    |exitcond_fu_108_p2             |   icmp   |      0|  0|  13|          10|          10|
    |c_cast_fu_270_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_315_i_cast_cast_fu_293_p3  |  select  |      0|  0|   2|           1|           2|
    |not_tmp_37_i_fu_287_p2         |    xor   |      0|  0|   2|           1|           2|
    |tmp_317_i_fu_311_p2            |    xor   |      0|  0|  16|          16|          16|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 161|          79|          73|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  27|          5|    1|          5|
    |i_reg_92           |   9|          2|   10|         20|
    |r_coeffs_address0  |  15|          3|   10|         30|
    |r_coeffs_d0        |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  66|         13|   37|        103|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   4|   0|    4|          0|
    |i_3_reg_326    |  10|   0|   10|          0|
    |i_reg_92       |  10|   0|   10|          0|
    |r_2_reg_336    |   3|   0|    3|          0|
    |tmp_6_reg_318  |  11|   0|   11|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  38|   0|   38|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_done                | out |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      sample_iid     | return value |
|r_coeffs_address0      | out |   10|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_ce0           | out |    1|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_we0           | out |    1|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_d0            | out |   16|  ap_memory |       r_coeffs      |     array    |
|uniformbytes_address0  | out |   11|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_ce0       | out |    1|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_q0        |  in |    8|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_offset    |  in |   12|   ap_none  | uniformbytes_offset |    scalar    |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%uniformbytes_offset_s = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %uniformbytes_offset)" [sample.c:30]   --->   Operation 5 'read' 'uniformbytes_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i12 %uniformbytes_offset_s to i11" [sample.c:35]   --->   Operation 6 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %1" [sample.c:34]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_3, %2 ]"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -324" [sample.c:34]   --->   Operation 9 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.74ns)   --->   "%i_3 = add i10 %i, 1" [sample.c:34]   --->   Operation 11 'add' 'i_3' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [sample.c:34]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %i to i11" [sample.c:35]   --->   Operation 13 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "%sum = add i11 %tmp_6, %tmp_cast" [sample.c:35]   --->   Operation 14 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sum_cast = zext i11 %sum to i64" [sample.c:35]   --->   Operation 15 'zext' 'sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%uniformbytes_addr = getelementptr [1400 x i8]* %uniformbytes, i64 0, i64 %sum_cast" [sample.c:35]   --->   Operation 16 'getelementptr' 'uniformbytes_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.77ns)   --->   "%uniformbytes_load = load i8* %uniformbytes_addr, align 1" [sample.c:35]   --->   Operation 17 'load' 'uniformbytes_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 700" [sample.c:37]   --->   Operation 18 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr, align 2" [sample.c:37]   --->   Operation 19 'store' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [sample.c:38]   --->   Operation 20 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 21 [1/2] (2.77ns)   --->   "%uniformbytes_load = load i8* %uniformbytes_addr, align 1" [sample.c:35]   --->   Operation 21 'load' 'uniformbytes_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i8 %uniformbytes_load to i4" [poly.c:5->sample.c:35]   --->   Operation 22 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %uniformbytes_load, i32 4, i32 7)" [poly.c:11->sample.c:35]   --->   Operation 23 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_308_i_cast = zext i4 %tmp_4 to i5" [poly.c:11->sample.c:35]   --->   Operation 24 'zext' 'tmp_308_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_309_i_cast = zext i4 %tmp_9 to i5" [poly.c:11->sample.c:35]   --->   Operation 25 'zext' 'tmp_309_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.49ns)   --->   "%tmp_5 = add i4 %tmp_4, %tmp_9" [poly.c:11->sample.c:35]   --->   Operation 26 'add' 'tmp_5' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.49ns)   --->   "%r = add i5 %tmp_309_i_cast, %tmp_308_i_cast" [poly.c:11->sample.c:35]   --->   Operation 27 'add' 'r' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r, i32 2, i32 4)" [poly.c:12->sample.c:35]   --->   Operation 28 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_310_i_cast = zext i3 %tmp_7 to i4" [poly.c:12->sample.c:35]   --->   Operation 29 'zext' 'tmp_310_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %uniformbytes_load to i2" [sample.c:35]   --->   Operation 30 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %uniformbytes_load, i32 4, i32 5)" [sample.c:35]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.20ns)   --->   "%fold1_i_cast = add i2 %tmp_2, %tmp_10" [poly.c:12->sample.c:35]   --->   Operation 32 'add' 'fold1_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_311_i_cast = zext i2 %fold1_i_cast to i4" [poly.c:12->sample.c:35]   --->   Operation 33 'zext' 'tmp_311_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.34ns)   --->   "%r_1 = add i4 %tmp_311_i_cast, %tmp_310_i_cast" [poly.c:12->sample.c:35]   --->   Operation 34 'add' 'r_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_1, i32 2, i32 3)" [poly.c:13->sample.c:35]   --->   Operation 35 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_312_i_cast = zext i2 %tmp_8 to i3" [poly.c:13->sample.c:35]   --->   Operation 36 'zext' 'tmp_312_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_5, i32 2, i32 3)" [poly.c:13->sample.c:35]   --->   Operation 37 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.20ns)   --->   "%fold2_i_cast = add i2 %fold1_i_cast, %tmp_3" [poly.c:13->sample.c:35]   --->   Operation 38 'add' 'fold2_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_313_i_cast = zext i2 %fold2_i_cast to i3" [poly.c:13->sample.c:35]   --->   Operation 39 'zext' 'tmp_313_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.20ns)   --->   "%r_2 = add i3 %tmp_313_i_cast, %tmp_312_i_cast" [poly.c:13->sample.c:35]   --->   Operation 40 'add' 'r_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [sample.c:35]   --->   Operation 41 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_2" [poly.c:15->sample.c:35]   --->   Operation 42 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->sample.c:35]   --->   Operation 43 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%c_cast = select i1 %tmp_11, i3 -1, i3 0" [poly.c:16->sample.c:35]   --->   Operation 44 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_314_i = and i3 %r_2, %c_cast" [poly.c:18->sample.c:35]   --->   Operation 45 'and' 'tmp_314_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_314_i_cast = zext i3 %tmp_314_i to i16" [poly.c:18->sample.c:35]   --->   Operation 46 'zext' 'tmp_314_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%not_tmp_37_i = xor i1 %tmp_11, true" [poly.c:16->sample.c:35]   --->   Operation 47 'xor' 'not_tmp_37_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_315_i_cast_cast = select i1 %not_tmp_37_i, i3 -1, i3 0" [poly.c:18->sample.c:35]   --->   Operation 48 'select' 'tmp_315_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_316_i = and i3 %t, %tmp_315_i_cast_cast" [poly.c:18->sample.c:35]   --->   Operation 49 'and' 'tmp_316_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_316_i_cast = sext i3 %tmp_316_i to i16" [poly.c:18->sample.c:35]   --->   Operation 50 'sext' 'tmp_316_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_317_i = xor i16 %tmp_314_i_cast, %tmp_316_i_cast" [poly.c:18->sample.c:35]   --->   Operation 51 'xor' 'tmp_317_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%r_coeffs_addr_1 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp" [sample.c:35]   --->   Operation 52 'getelementptr' 'r_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.77ns)   --->   "store i16 %tmp_317_i, i16* %r_coeffs_addr_1, align 2" [sample.c:35]   --->   Operation 53 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [sample.c:34]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ uniformbytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ uniformbytes_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
uniformbytes_offset_s (read             ) [ 00000]
tmp_6                 (trunc            ) [ 00111]
StgValue_7            (br               ) [ 01111]
i                     (phi              ) [ 00111]
exitcond              (icmp             ) [ 00111]
empty                 (speclooptripcount) [ 00000]
i_3                   (add              ) [ 01111]
StgValue_12           (br               ) [ 00000]
tmp_cast              (zext             ) [ 00000]
sum                   (add              ) [ 00000]
sum_cast              (zext             ) [ 00000]
uniformbytes_addr     (getelementptr    ) [ 00010]
r_coeffs_addr         (getelementptr    ) [ 00000]
StgValue_19           (store            ) [ 00000]
StgValue_20           (ret              ) [ 00000]
uniformbytes_load     (load             ) [ 00000]
tmp_9                 (trunc            ) [ 00000]
tmp_4                 (partselect       ) [ 00000]
tmp_308_i_cast        (zext             ) [ 00000]
tmp_309_i_cast        (zext             ) [ 00000]
tmp_5                 (add              ) [ 00000]
r                     (add              ) [ 00000]
tmp_7                 (partselect       ) [ 00000]
tmp_310_i_cast        (zext             ) [ 00000]
tmp_10                (trunc            ) [ 00000]
tmp_2                 (partselect       ) [ 00000]
fold1_i_cast          (add              ) [ 00000]
tmp_311_i_cast        (zext             ) [ 00000]
r_1                   (add              ) [ 00000]
tmp_8                 (partselect       ) [ 00000]
tmp_312_i_cast        (zext             ) [ 00000]
tmp_3                 (partselect       ) [ 00000]
fold2_i_cast          (add              ) [ 00000]
tmp_313_i_cast        (zext             ) [ 00000]
r_2                   (add              ) [ 00001]
tmp                   (zext             ) [ 00000]
t                     (add              ) [ 00000]
tmp_11                (bitselect        ) [ 00000]
c_cast                (select           ) [ 00000]
tmp_314_i             (and              ) [ 00000]
tmp_314_i_cast        (zext             ) [ 00000]
not_tmp_37_i          (xor              ) [ 00000]
tmp_315_i_cast_cast   (select           ) [ 00000]
tmp_316_i             (and              ) [ 00000]
tmp_316_i_cast        (sext             ) [ 00000]
tmp_317_i             (xor              ) [ 00000]
r_coeffs_addr_1       (getelementptr    ) [ 00000]
StgValue_53           (store            ) [ 00000]
StgValue_54           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="uniformbytes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uniformbytes"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="uniformbytes_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uniformbytes_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="uniformbytes_offset_s_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="12" slack="0"/>
<pin id="52" dir="0" index="1" bw="12" slack="0"/>
<pin id="53" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uniformbytes_offset_s/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="uniformbytes_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="11" slack="0"/>
<pin id="60" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uniformbytes_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="11" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="uniformbytes_load/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="r_coeffs_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="11" slack="0"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/2 StgValue_53/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="r_coeffs_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_1/4 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="1"/>
<pin id="94" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="exitcond_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sum_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sum_cast_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_308_i_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_308_i_cast/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_309_i_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_309_i_cast/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_7_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="0" index="3" bw="4" slack="0"/>
<pin id="173" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_310_i_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_310_i_cast/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_10_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="0" index="3" bw="4" slack="0"/>
<pin id="191" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="fold1_i_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i_cast/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_311_i_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_311_i_cast/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_8_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="0" index="3" bw="3" slack="0"/>
<pin id="217" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_312_i_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_312_i_cast/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="3" slack="0"/>
<pin id="231" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="fold2_i_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i_cast/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_313_i_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_313_i_cast/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="2"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="t_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="1"/>
<pin id="260" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_11_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="c_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_cast/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_314_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_314_i/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_314_i_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_314_i_cast/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="not_tmp_37_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_37_i/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_315_i_cast_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_315_i_cast_cast/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_316_i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_316_i/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_316_i_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_316_i_cast/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_317_i_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_317_i/4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_6_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="1"/>
<pin id="320" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_3_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="uniformbytes_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="uniformbytes_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="r_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="69" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="50" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="96" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="96" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="96" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="124" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="137"><net_src comp="63" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="63" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="134" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="138" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="134" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="152" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="148" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="63" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="63" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="186" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="182" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="178" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="212" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="156" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="240"><net_src comp="196" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="226" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="222" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="92" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="262" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="257" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="293" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="283" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="311" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="321"><net_src comp="104" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="329"><net_src comp="114" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="334"><net_src comp="56" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="339"><net_src comp="246" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="278" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {2 4 }
 - Input state : 
	Port: sample_iid : uniformbytes | {2 3 }
	Port: sample_iid : uniformbytes_offset | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_3 : 1
		StgValue_12 : 2
		tmp_cast : 1
		sum : 2
		sum_cast : 3
		uniformbytes_addr : 4
		uniformbytes_load : 5
		StgValue_19 : 1
	State 3
		tmp_9 : 1
		tmp_4 : 1
		tmp_308_i_cast : 2
		tmp_309_i_cast : 2
		tmp_5 : 2
		r : 3
		tmp_7 : 4
		tmp_310_i_cast : 5
		tmp_10 : 1
		tmp_2 : 1
		fold1_i_cast : 2
		tmp_311_i_cast : 3
		r_1 : 6
		tmp_8 : 7
		tmp_312_i_cast : 8
		tmp_3 : 3
		fold2_i_cast : 4
		tmp_313_i_cast : 5
		r_2 : 9
	State 4
		tmp_11 : 1
		c_cast : 2
		tmp_314_i : 3
		tmp_314_i_cast : 3
		not_tmp_37_i : 2
		tmp_315_i_cast_cast : 2
		tmp_316_i : 3
		tmp_316_i_cast : 3
		tmp_317_i : 4
		r_coeffs_addr_1 : 1
		StgValue_53 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            i_3_fu_114            |    0    |    17   |
|          |            sum_fu_124            |    0    |    18   |
|          |           tmp_5_fu_156           |    0    |    13   |
|          |             r_fu_162             |    0    |    13   |
|    add   |        fold1_i_cast_fu_196       |    0    |    10   |
|          |            r_1_fu_206            |    0    |    12   |
|          |        fold2_i_cast_fu_236       |    0    |    10   |
|          |            r_2_fu_246            |    0    |    10   |
|          |             t_fu_257             |    0    |    12   |
|----------|----------------------------------|---------|---------|
|    xor   |        not_tmp_37_i_fu_287       |    0    |    2    |
|          |         tmp_317_i_fu_311         |    0    |    16   |
|----------|----------------------------------|---------|---------|
|   icmp   |          exitcond_fu_108         |    0    |    13   |
|----------|----------------------------------|---------|---------|
|  select  |           c_cast_fu_270          |    0    |    3    |
|          |    tmp_315_i_cast_cast_fu_293    |    0    |    3    |
|----------|----------------------------------|---------|---------|
|    and   |         tmp_314_i_fu_278         |    0    |    3    |
|          |         tmp_316_i_fu_301         |    0    |    3    |
|----------|----------------------------------|---------|---------|
|   read   | uniformbytes_offset_s_read_fu_50 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_6_fu_104           |    0    |    0    |
|   trunc  |           tmp_9_fu_134           |    0    |    0    |
|          |           tmp_10_fu_182          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          tmp_cast_fu_120         |    0    |    0    |
|          |          sum_cast_fu_129         |    0    |    0    |
|          |       tmp_308_i_cast_fu_148      |    0    |    0    |
|          |       tmp_309_i_cast_fu_152      |    0    |    0    |
|   zext   |       tmp_310_i_cast_fu_178      |    0    |    0    |
|          |       tmp_311_i_cast_fu_202      |    0    |    0    |
|          |       tmp_312_i_cast_fu_222      |    0    |    0    |
|          |       tmp_313_i_cast_fu_242      |    0    |    0    |
|          |            tmp_fu_252            |    0    |    0    |
|          |       tmp_314_i_cast_fu_283      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_4_fu_138           |    0    |    0    |
|          |           tmp_7_fu_168           |    0    |    0    |
|partselect|           tmp_2_fu_186           |    0    |    0    |
|          |           tmp_8_fu_212           |    0    |    0    |
|          |           tmp_3_fu_226           |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           tmp_11_fu_262          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |       tmp_316_i_cast_fu_307      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   158   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_3_reg_326       |   10   |
|         i_reg_92        |   10   |
|       r_2_reg_336       |    3   |
|      tmp_6_reg_318      |   11   |
|uniformbytes_addr_reg_331|   11   |
+-------------------------+--------+
|          Total          |   45   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_77 |  p1  |   2  |  16  |   32   ||    9    |
|     i_reg_92     |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   94   ||   5.4   ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   36   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   45   |   194  |
+-----------+--------+--------+--------+
