/* Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Ign)
		Device PartName(10CL025YU256) MfrSpec(OpMask(0) SEC_Device(EPCQ64A) Child_OpMask(1 7) SFLPath("/home/iris/Downloads/FPGA/Release/ProgrammingFiles/RELEASE.jic"));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
