INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instmem
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [E:/repos/archproject/project_1/project_1.srcs/sources_1/new/instmem.v:63]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [E:/repos/archproject/project_1/project_1.srcs/sources_1/new/instmem.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/nbitregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbitregister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/nmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module nmux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/rca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sources_1/new/x41Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x41Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/repos/archproject/project_1/project_1.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
