#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Jul 17 16:11:49 2024
# Process ID: 17720
# Current directory: C:/Users/sewes/Blatt10/Blatt10.runs/synth_1
# Command line: vivado.exe -log ArmTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ArmTop.tcl
# Log file: C:/Users/sewes/Blatt10/Blatt10.runs/synth_1/ArmTop.vds
# Journal file: C:/Users/sewes/Blatt10/Blatt10.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ArmTop.tcl -notrace
Command: synth_design -top ArmTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 350.336 ; gain = 92.672
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'armshifter' is not compiled in library work [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:20]
WARNING: [Synth 8-1090] 'armalu' is not compiled in library work [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:21]
WARNING: [Synth 8-1090] 'armprogramstatusregister' is not compiled in library work [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:23]
WARNING: [Synth 8-1090] 'armwordmanipulation' is not compiled in library work [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ArmTop' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.vhd:51]
INFO: [Synth 8-3491] module 'ArmCore' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCore.vhd:36' bound to instance 'Inst_ArmCore' of component 'ArmCore' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.vhd:225]
INFO: [Synth 8-638] synthesizing module 'ArmCore' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCore.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ArmControlPath' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:105]
	Parameter ARB_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter ARB_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ArmRamBuffer' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRamBuffer.vhd:13' bound to instance 'CPA_BASE_ADDR_BUFFER' of component 'ArmRamBuffer' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:453]
INFO: [Synth 8-638] synthesizing module 'ArmRamBuffer' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRamBuffer.vhd:27]
	Parameter ARB_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter ARB_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArmRamBuffer' (1#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRamBuffer.vhd:27]
INFO: [Synth 8-3491] module 'ArmArithInstructionCtrl' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmArithInstructionCtrl.vhd:15' bound to instance 'Inst_ArmArithInstructionCtrl' of component 'ArmArithInstructionCtrl' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:471]
INFO: [Synth 8-638] synthesizing module 'ArmArithInstructionCtrl' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmArithInstructionCtrl.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ArmArithInstructionCtrl' (2#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmArithInstructionCtrl.vhd:47]
	Parameter DSR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ArmDelayShiftRegister' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDelayShiftRegister.vhd:22' bound to instance 'ArmDelayShiftRegister_FIQ' of component 'ArmDelayShiftRegister' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:587]
INFO: [Synth 8-638] synthesizing module 'ArmDelayShiftRegister' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDelayShiftRegister.vhd:34]
	Parameter DSR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArmDelayShiftRegister' (3#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDelayShiftRegister.vhd:34]
	Parameter DSR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ArmDelayShiftRegister' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDelayShiftRegister.vhd:22' bound to instance 'ArmDelayShiftRegister_IRQ' of component 'ArmDelayShiftRegister' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:596]
INFO: [Synth 8-3491] module 'ArmCopDecoder' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCopDecoder.vhd:22' bound to instance 'COP_INSTRUCTION_DECODER' of component 'ArmCopDecoder' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:608]
INFO: [Synth 8-638] synthesizing module 'ArmCopDecoder' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCopDecoder.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ArmCopDecoder' (4#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCopDecoder.vhd:29]
INFO: [Synth 8-3491] module 'ArmCoarseInstructionDecoder' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCoarseInstructionDecoder.vhd:38' bound to instance 'ArmCoarseInstructionDecoder_INSTANCE' of component 'ArmCoarseInstructionDecoder' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:630]
INFO: [Synth 8-638] synthesizing module 'ArmCoarseInstructionDecoder' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCoarseInstructionDecoder.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCoarseInstructionDecoder.vhd:58]
INFO: [Synth 8-226] default block is never used [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCoarseInstructionDecoder.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'ArmCoarseInstructionDecoder' (5#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCoarseInstructionDecoder.vhd:45]
INFO: [Synth 8-3491] module 'ArmLdmStmNextAddress' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmLdmStmNextAddress.vhd:18' bound to instance 'ArmLdmStmNextAddress_INSTANCE' of component 'ArmLdmStmNextAddress' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:648]
INFO: [Synth 8-638] synthesizing module 'ArmLdmStmNextAddress' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmLdmStmNextAddress.vhd:30]
INFO: [Synth 8-3491] module 'ArmPriorityVectorFilter' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmPriorityVectorFilter.vhd:13' bound to instance 'CURRENT_REGLIST_FILTER' of component 'ArmPriorityVectorFilter' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmLdmStmNextAddress.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ArmPriorityVectorFilter' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmPriorityVectorFilter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ArmPriorityVectorFilter' (6#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmPriorityVectorFilter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ArmLdmStmNextAddress' (7#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmLdmStmNextAddress.vhd:30]
INFO: [Synth 8-3491] module 'ArmRegisterBitAdder' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRegisterBitAdder.vhd:13' bound to instance 'ArmRegisterBitAdder_Instance' of component 'ArmRegisterBitAdder' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:664]
INFO: [Synth 8-638] synthesizing module 'ArmRegisterBitAdder' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRegisterBitAdder.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ArmRegisterBitAdder' (8#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRegisterBitAdder.vhd:20]
INFO: [Synth 8-3491] module 'ArmBypassCtrl' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmBypassCtrl.vhd:13' bound to instance 'Inst_ArmBypassCtrl' of component 'ArmBypassCtrl' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:702]
INFO: [Synth 8-638] synthesizing module 'ArmBypassCtrl' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmBypassCtrl.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ArmBypassCtrl' (9#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmBypassCtrl.vhd:67]
INFO: [Synth 8-3491] module 'ArmShiftRecoder' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmShiftRecoder.vhd:29' bound to instance 'ArmShiftRecoder_Instance' of component 'ArmShiftRecoder' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:750]
INFO: [Synth 8-638] synthesizing module 'ArmShiftRecoder' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmShiftRecoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ArmShiftRecoder' (10#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmShiftRecoder.vhd:39]
INFO: [Synth 8-3491] module 'ArmConditionCheck' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmConditionCheck.vhd:19' bound to instance 'ArmConditionCheck_Instance' of component 'ArmConditionCheck' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:886]
INFO: [Synth 8-638] synthesizing module 'ArmConditionCheck' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmConditionCheck.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ArmConditionCheck' (11#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmConditionCheck.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element EX_FBRANCH_MUX_CTRL_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'ArmControlPath' (12#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmControlPath.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ArmDataPath' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:133]
INFO: [Synth 8-3491] module 'ArmInstructionAddressRegister' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmInstructionAddressRegister.vhd:16' bound to instance 'ArmInstructionAddressRegister_Instance' of component 'ArmInstructionAddressRegister' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:357]
INFO: [Synth 8-638] synthesizing module 'ArmInstructionAddressRegister' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmInstructionAddressRegister.vhd:38]
	Parameter ARB_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter ARB_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ArmRamBuffer' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRamBuffer.vhd:13' bound to instance 'IAR_HISTORY_BUFFER' of component 'ArmRamBuffer' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmInstructionAddressRegister.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ArmRamBuffer__parameterized1' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRamBuffer.vhd:27]
	Parameter ARB_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter ARB_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArmRamBuffer__parameterized1' (12#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRamBuffer.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ArmInstructionAddressRegister' (13#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmInstructionAddressRegister.vhd:38]
INFO: [Synth 8-3491] module 'ArmRegfile' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRegfile.vhd:18' bound to instance 'Regfile_Instance' of component 'ArmRegfile' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:387]
INFO: [Synth 8-638] synthesizing module 'ArmRegfile' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRegfile.vhd:43]
INFO: [Synth 8-638] synthesizing module 'DistRAM32M' [C:/Users/sewes/OneDrive/Desktop/HWPR/DistRAM32M.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'DistRAM32M' (14#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/DistRAM32M.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ArmRegfile' (15#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRegfile.vhd:43]
INFO: [Synth 8-637] synthesizing blackbox instance 'ArmProgramStatusRegister_Instance' of component 'ArmProgramStatusRegister' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:410]
INFO: [Synth 8-637] synthesizing blackbox instance 'ArmALU_Instance' of component 'ArmALU' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:492]
INFO: [Synth 8-3491] module 'ArmMultiplier' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMultiplier.vhd:16' bound to instance 'ArmMultiplier_Instance' of component 'ArmMultiplier' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:502]
INFO: [Synth 8-638] synthesizing module 'ArmMultiplier' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMultiplier.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ArmMultiplier' (16#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMultiplier.vhd:24]
INFO: [Synth 8-637] synthesizing blackbox instance 'ArmShifter_Instance' of component 'ArmShifter' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:509]
INFO: [Synth 8-3491] module 'ArmDataReplication' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataReplication.vhd:21' bound to instance 'ArmDataReplication_Instance' of component 'ArmDataReplication' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:600]
INFO: [Synth 8-638] synthesizing module 'ArmDataReplication' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataReplication.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ArmDataReplication' (17#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataReplication.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'ArmWordManipulation_Instance' of component 'ArmWordManipulation' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:667]
INFO: [Synth 8-256] done synthesizing module 'ArmDataPath' (18#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'ArmCore' (19#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCore.vhd:67]
INFO: [Synth 8-3491] module 'ArmChipSelectGenerator' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmChipSelectGenerator.vhd:30' bound to instance 'Inst_ArmChipSelectGenerator' of component 'ArmChipSelectGenerator' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.vhd:254]
INFO: [Synth 8-638] synthesizing module 'ArmChipSelectGenerator' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmChipSelectGenerator.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ArmChipSelectGenerator' (20#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmChipSelectGenerator.vhd:46]
INFO: [Synth 8-3491] module 'ArmMemInterface' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMemInterface.vhd:15' bound to instance 'Inst_ArmMemInterface' of component 'ArmMemInterface' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.vhd:266]
INFO: [Synth 8-638] synthesizing module 'ArmMemInterface' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMemInterface.vhd:39]
	Parameter SELECT_LINES bound to: 1 - type: integer 
	Parameter EXTERNAL_ADDRESS_DECODING_INSTRUCTION bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ArmRAMB_4kx32' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRAMB_4kx32.vhd:34]
	Parameter SELECT_LINES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArmRAMB_4kx32' (21#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRAMB_4kx32.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMemInterface.vhd:106]
INFO: [Synth 8-226] default block is never used [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMemInterface.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'ArmMemInterface' (22#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMemInterface.vhd:39]
INFO: [Synth 8-3491] module 'ArmSwitchDebounce' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmSwitchDebounce.vhd:21' bound to instance 'Debouncing_EXT_LDP' of component 'ArmSwitchDebounce' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.vhd:282]
INFO: [Synth 8-638] synthesizing module 'ArmSwitchDebounce' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmSwitchDebounce.vhd:30]
INFO: [Synth 8-638] synthesizing module 'ArmWaitStateGenAsync' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:22]
	Parameter COUNT_VALUE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArmWaitStateGenAsync' (23#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ArmSwitchDebounce' (24#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmSwitchDebounce.vhd:30]
INFO: [Synth 8-3491] module 'ArmSystemController' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmSystemController.vhd:47' bound to instance 'Inst_ArmSystemController' of component 'ArmSystemController' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.vhd:290]
INFO: [Synth 8-638] synthesizing module 'ArmSystemController' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmSystemController.vhd:69]
INFO: [Synth 8-3491] module 'ArmClkGen' declared at 'C:/Users/sewes/Blatt10/Blatt10.runs/synth_1/.Xil/Vivado-17720-LAPTOP-60S1MDH1/realtime/ArmClkGen_stub.vhdl:5' bound to instance 'Inst_ArmClkGen' of component 'ArmClkGen' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmSystemController.vhd:119]
INFO: [Synth 8-638] synthesizing module 'ArmClkGen' [C:/Users/sewes/Blatt10/Blatt10.runs/synth_1/.Xil/Vivado-17720-LAPTOP-60S1MDH1/realtime/ArmClkGen_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'ArmSystemController' (25#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmSystemController.vhd:69]
INFO: [Synth 8-3491] module 'ArmRS232Interface' declared at 'C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRS232Interface.vhd:46' bound to instance 'Inst_ArmRS232Interface' of component 'ArmRS232Interface' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.vhd:310]
INFO: [Synth 8-638] synthesizing module 'ArmRS232Interface' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRS232Interface.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ArmWaitStateGenAsync__parameterized0' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:22]
	Parameter COUNT_VALUE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArmWaitStateGenAsync__parameterized0' (25#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:22]
INFO: [Synth 8-638] synthesizing module 'PISOShiftReg' [C:/Users/sewes/OneDrive/Desktop/HWPR/PISOShiftReg.vhd:22]
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'CLK_EN' is read in the process but is not in the sensitivity list [C:/Users/sewes/OneDrive/Desktop/HWPR/PISOShiftReg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PISOShiftReg' (26#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/PISOShiftReg.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRS232Interface.vhd:437]
INFO: [Synth 8-256] done synthesizing module 'ArmRS232Interface' (27#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmRS232Interface.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'ArmTop' (28#1) [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.vhd:51]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[31]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[30]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[29]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[28]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[27]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[26]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[25]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[24]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[23]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[22]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[21]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[20]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[19]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[18]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[17]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[16]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[15]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[14]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[13]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[12]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[11]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[10]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[9]
WARNING: [Synth 8-3331] design ArmRS232Interface has unconnected port RS232_DDIN[8]
WARNING: [Synth 8-3331] design ArmSystemController has unconnected port CTRL_DABORT
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[31]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[30]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[29]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[28]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[27]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[26]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[25]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[24]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[23]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[22]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[21]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[20]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[19]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[18]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[17]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[16]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[15]
WARNING: [Synth 8-3331] design ArmMemInterface has unconnected port DA[14]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[11]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[10]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[9]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[8]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[7]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[6]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[5]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[4]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[3]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[2]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[1]
WARNING: [Synth 8-3331] design ArmChipSelectGenerator has unconnected port CSG_DA[0]
WARNING: [Synth 8-3331] design ArmRegfile has unconnected port REF_RST
WARNING: [Synth 8-3331] design ArmDataPath has unconnected port DPA_WB_FBRANCH_MUX_CTRL
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[31]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[30]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[29]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[28]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[19]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[18]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[17]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[16]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[15]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[14]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[13]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[12]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[11]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[10]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[9]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[8]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[3]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[2]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[1]
WARNING: [Synth 8-3331] design ArmCoarseInstructionDecoder has unconnected port CID_INSTRUCTION[0]
WARNING: [Synth 8-3331] design ArmArithInstructionCtrl has unconnected port AIC_INSTRUCTION[31]
WARNING: [Synth 8-3331] design ArmArithInstructionCtrl has unconnected port AIC_INSTRUCTION[30]
WARNING: [Synth 8-3331] design ArmArithInstructionCtrl has unconnected port AIC_INSTRUCTION[29]
WARNING: [Synth 8-3331] design ArmArithInstructionCtrl has unconnected port AIC_INSTRUCTION[28]
WARNING: [Synth 8-3331] design ArmArithInstructionCtrl has unconnected port AIC_INSTRUCTION[27]
WARNING: [Synth 8-3331] design ArmArithInstructionCtrl has unconnected port AIC_INSTRUCTION[26]
WARNING: [Synth 8-3331] design ArmArithInstructionCtrl has unconnected port AIC_INSTRUCTION[25]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[27]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[26]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[25]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[24]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[23]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[22]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[21]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[20]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[19]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[18]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[17]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[16]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[15]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[14]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[13]
WARNING: [Synth 8-3331] design ArmControlPath has unconnected port CPA_EX_CPSR[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 420.473 ; gain = 162.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 420.473 ; gain = 162.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sewes/Blatt10/Blatt10.runs/synth_1/.Xil/Vivado-17720-LAPTOP-60S1MDH1/dcp3/ArmClkGen_in_context.xdc] for cell 'Inst_ArmSystemController/Inst_ArmClkGen'
Finished Parsing XDC File [C:/Users/sewes/Blatt10/Blatt10.runs/synth_1/.Xil/Vivado-17720-LAPTOP-60S1MDH1/dcp3/ArmClkGen_in_context.xdc] for cell 'Inst_ArmSystemController/Inst_ArmClkGen'
Parsing XDC File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.xdc]
Finished Parsing XDC File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmTop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ArmTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ArmTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 738.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 738.469 ; gain = 480.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 738.469 ; gain = 480.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for EXT_CLK. (constraint file  C:/Users/sewes/Blatt10/Blatt10.runs/synth_1/.Xil/Vivado-17720-LAPTOP-60S1MDH1/dcp3/ArmClkGen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for EXT_CLK. (constraint file  C:/Users/sewes/Blatt10/Blatt10.runs/synth_1/.Xil/Vivado-17720-LAPTOP-60S1MDH1/dcp3/ArmClkGen_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for Inst_ArmSystemController/Inst_ArmClkGen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 738.469 ; gain = 480.805
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AIC_IF_IAR_INC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "AIC_ID_REGS_USED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AIC_ID_OPB_MUX_CTRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AIC_WB_W_PORT_A_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AIC_WB_IAR_LOAD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AIC_DELAY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DECV" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SRC_SHIFT_RRX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_ID_MASK_FIQ" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_ID_MASK_IRQ" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "V_ID_LNA_LOAD_REGLIST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_WB_RES_REG_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "V_ADDR_USED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_ADDR_USED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_ADDR_USED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_ADDR_USED" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SRC_OPERAND_2_TYPE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_IGNORE_LU_CONFLICT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_IEN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_ID_IMMEDIATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "V_ID_IMMEDIATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_SHIFT_CTRL[SHIFT_CTRL_AMOUNT]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_MEM_DAR_EN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "V_EX_OPA_PSR_MUX_CTRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_EX_PASS_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_IEN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "V_OPB_ALU_MCTRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_ALU_CTRL" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_MEM_DATA_REG_EN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_MEM_DAR_INC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_WPB_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_WB_LOAD_REG_EN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_WB_PSR_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "V_WB_PSR_MODE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARM_NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARM_NEXT_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARM_NEXT_STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "valid_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DABORT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:45]
INFO: [Synth 8-5546] ROM "COUNT_REG" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element COUNT_REG_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:43]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmSystemController.vhd:203]
INFO: [Synth 8-802] inferred FSM for state register 'CTRL_STATE_reg' in module 'ArmSystemController'
INFO: [Synth 8-5544] ROM "CTRL_WORKING" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CTRL_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CTRL_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CTRL_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CTRL_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CTRL_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:45]
INFO: [Synth 8-5545] ROM "COUNT_REG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element COUNT_REG_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/PISOShiftReg.vhd:33]
WARNING: [Synth 8-327] inferring latch for variable 'DECV_reg' [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmCoarseInstructionDecoder.vhd:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ctrl_idle |                             0000 |                             0000
  ctrl_read_stdin_status |                             0001 |                             0001
    ctrl_read_stdin_data |                             0010 |                             0010
          ctrl_write_mem |                             0011 |                             0110
           ctrl_read_mem |                             0100 |                             0101
 ctrl_read_stdout_status |                             0101 |                             0011
  ctrl_write_stdout_data |                             0110 |                             0100
         ctrl_wait_state |                             0111 |                             1000
           ctrl_finished |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CTRL_STATE_reg' using encoding 'sequential' in module 'ArmSystemController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 738.469 ; gain = 480.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 41    
	                1 Bit    Registers := 78    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 24    
	  11 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	   9 Input     16 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 26    
	   2 Input      5 Bit        Muxes := 25    
	  12 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 44    
	   4 Input      4 Bit        Muxes := 9     
	  11 Input      4 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 24    
	   3 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	  11 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 4     
	  14 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 217   
	   4 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 34    
	  10 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ArmTop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ArmArithInstructionCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
Module ArmDelayShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ArmCopDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module ArmCoarseInstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ArmPriorityVectorFilter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
Module ArmLdmStmNextAddress 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
Module ArmRegisterBitAdder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module ArmBypassCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
Module ArmShiftRecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ArmConditionCheck 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module ArmControlPath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 61    
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  10 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 26    
	   2 Input      5 Bit        Muxes := 25    
	  12 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 22    
	  10 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 3     
	  11 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 4     
	  14 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 34    
	  10 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module ArmInstructionAddressRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ArmRegfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 65    
	   3 Input      1 Bit        Muxes := 1     
Module ArmDataReplication 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ArmMultiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module ArmDataPath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module ArmChipSelectGenerator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
Module ArmRAMB_4kx32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ArmMemInterface 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ArmWaitStateGenAsync 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ArmSwitchDebounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ArmSystemController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 9     
Module ArmWaitStateGenAsync__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISOShiftReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ArmRS232Interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "AIC_ID_REGS_USED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AIC_ID_OPB_MUX_CTRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AIC_WB_W_PORT_A_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_ID_IMMEDIATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "V_ID_IMMEDIATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_EX_OPA_PSR_MUX_CTRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_OPB_ALU_MCTRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_EX_PASS_REG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_ADDR_USED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_ADDR_USED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_ADDR_USED" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_ID_LNA_LOAD_REGLIST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SRC_OPERAND_2_TYPE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmMultiplier.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element MEM_ADDR_REG_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmDataPath.vhd:615]
DSP Report: Generating DSP computation.ArmMultiplier_Instance/MUL_64, operation Mode is: A*B.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_64 is absorbed into DSP computation.ArmMultiplier_Instance/MUL_64.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_64 is absorbed into DSP computation.ArmMultiplier_Instance/MUL_64.
DSP Report: Generating DSP computation.ArmMultiplier_Instance/MUL_64, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_64 is absorbed into DSP computation.ArmMultiplier_Instance/MUL_64.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_64 is absorbed into DSP computation.ArmMultiplier_Instance/MUL_64.
DSP Report: Generating DSP computation.ArmMultiplier_Instance/MUL_64, operation Mode is: A*B.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_64 is absorbed into DSP computation.ArmMultiplier_Instance/MUL_64.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_64 is absorbed into DSP computation.ArmMultiplier_Instance/MUL_64.
DSP Report: Generating DSP computation.ArmMultiplier_Instance/MUL_64, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_64 is absorbed into DSP computation.ArmMultiplier_Instance/MUL_64.
DSP Report: operator computation.ArmMultiplier_Instance/MUL_64 is absorbed into DSP computation.ArmMultiplier_Instance/MUL_64.
WARNING: [Synth 8-6014] Unused sequential element Debouncing_EXT_LDP/SAMPLE_CLK_GEN/COUNT_REG_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element Inst_ArmRS232Interface/RS232_RECEIVER.WSG/COUNT_REG_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element Inst_ArmRS232Interface/RS232_TRANSMITTER.WSG/COUNT_REG_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWaitStateGenAsync.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element Inst_ArmRS232Interface/RS232_TRANSMITTER.PISOShiftReg/counter_reg was removed.  [C:/Users/sewes/OneDrive/Desktop/HWPR/PISOShiftReg.vhd:33]
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[30]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[31]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[29]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[28]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[27]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[26]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[25]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[24]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[23]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[22]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[21]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[20]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[19]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[18]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[17]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[16]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[15]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[14]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[13]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[12]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[11]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[10]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[9]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[7]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[6]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[5]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[4]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[3]' (FDR) to 'Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1] )
INFO: [Synth 8-3886] merging instance 'Inst_ArmCore/ArmDataPath/Regfile_Instance/pc_addr_reg[1]' (FDE) to 'Inst_ArmCore/ArmDataPath/Regfile_Instance/pc_addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ArmCore/ArmDataPath /\Regfile_Instance/pc_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][1]' (FD) to 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][2]' (FD) to 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][3]' (FD) to 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][5]' (FD) to 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][6]' (FD) to 'Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ArmCore/ArmControlPath /\MEM_CC_MUX_CTRL_REG_reg[1] )
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[8]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[9]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[17]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[10]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[18]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[11]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[19]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[12]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[20]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[13]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[21]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[14]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[22]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[15]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[23]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[16]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[24]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[17]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[25]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[18]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[26]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[19]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[27]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[20]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[28]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[21]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[29]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[22]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[30]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_REG_reg[23]' (FDRE) to 'Inst_ArmSystemController/DATA_REG_reg[31]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[29]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[30]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[27]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[26]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[25]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[24]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[23]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[22]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[21]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[20]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[19]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[18]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[17]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[16]' (FDRE) to 'Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ArmCore/ArmControlPath /\ARM_STATE_reg[3] )
INFO: [Synth 8-3886] merging instance 'Inst_ArmCore/ArmControlPath/ID_IRQ_REG_reg' (FDRE) to 'Inst_ArmCore/ArmControlPath/ID_FIQ_REG_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ArmCore/ArmControlPath /ID_FIQ_REG_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ArmCore/ArmControlPath /\MEM_CC_MUX_CTRL_REG_reg[2] )
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[15]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[14]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[13]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[12]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[11]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[10]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[9]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[8]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[7]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[6]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[5]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[4]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[3]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[2]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[1]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmCoarseInstructionDecoder_INSTANCE/DECV_reg[0]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmDelayShiftRegister_FIQ/SHIFT_REG_reg[2]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmDelayShiftRegister_FIQ/SHIFT_REG_reg[1]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmDelayShiftRegister_FIQ/SHIFT_REG_reg[0]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmDelayShiftRegister_IRQ/SHIFT_REG_reg[2]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmDelayShiftRegister_IRQ/SHIFT_REG_reg[1]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ArmDelayShiftRegister_IRQ/SHIFT_REG_reg[0]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[27]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[26]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[25]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[24]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[23]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[11]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[10]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[9]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[8]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[7]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[6]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[5]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_OLD_INSTRUCTION_REG_reg[4]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ARM_STATE_reg[3]) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (ID_FIQ_REG_reg) is unused and will be removed from module ArmControlPath.
WARNING: [Synth 8-3332] Sequential element (Regfile_Instance/pc_addr_reg[0]) is unused and will be removed from module ArmDataPath.
WARNING: [Synth 8-3332] Sequential element (Inst_ArmSystemController/DATA_ADDRESS_VECTOR_reg[28]) is unused and will be removed from module ArmTop.
WARNING: [Synth 8-3332] Sequential element (Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[2]) is unused and will be removed from module ArmTop.
WARNING: [Synth 8-3332] Sequential element (Inst_ArmRS232Interface/RS232_RECEIVER.WSG_DELAY_REG_reg[1]) is unused and will be removed from module ArmTop.
WARNING: [Synth 8-3332] Sequential element (Inst_ArmRS232Interface/RS232_TRANSMITTER.PISOShiftReg/shiftedreg_reg[0]) is unused and will be removed from module ArmTop.
WARNING: [Synth 8-3332] Sequential element (Inst_ArmRS232Interface/INTERFACE_COMMUNICATION.REGISTER_SET_reg[2][7]) is unused and will be removed from module ArmTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 745.242 ; gain = 487.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ArmRAMB_4kx32: | ram_reg    | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------+--------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                   | RTL Object                                                               | Inference | Size (Depth x Width) | Primitives      | 
+------------------------------+--------------------------------------------------------------------------+-----------+----------------------+-----------------+
|\Inst_ArmCore/ArmControlPath  | CPA_BASE_ADDR_BUFFER/ARB_RAM_reg                                         | Implied   | 8 x 5                | RAM16X1S x 5    | 
|\Inst_ArmCore/ArmDataPath     | ArmInstructionAddressRegister_Instance/IAR_HISTORY_BUFFER/ARB_RAM_reg    | Implied   | 8 x 30               | RAM16X1S x 30   | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[0].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[1].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[2].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[3].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[4].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[5].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[6].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[7].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[8].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[9].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[10].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[11].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[12].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[13].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[14].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[15].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[0].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[1].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[2].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[3].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[4].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[5].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[6].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[7].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[8].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[9].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[10].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[11].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[12].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[13].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[14].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[15].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
+------------------------------+--------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ArmDataPath | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ArmDataPath | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ArmDataPath | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ArmDataPath | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Inst_ArmSystemController/Inst_ArmClkGen/clk_out1' to pin 'Inst_ArmSystemController/Inst_ArmClkGen/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Inst_ArmSystemController/Inst_ArmClkGen/clk_out2' to pin 'Inst_ArmSystemController/Inst_ArmClkGen/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 798.160 ; gain = 540.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 824.457 ; gain = 566.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ArmTop      | Inst_ArmMemInterface/ram_inst/ram_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------+--------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                   | RTL Object                                                               | Inference | Size (Depth x Width) | Primitives      | 
+------------------------------+--------------------------------------------------------------------------+-----------+----------------------+-----------------+
|\Inst_ArmCore/ArmControlPath  | CPA_BASE_ADDR_BUFFER/ARB_RAM_reg                                         | Implied   | 8 x 5                | RAM16X1S x 5    | 
|\Inst_ArmCore/ArmDataPath     | ArmInstructionAddressRegister_Instance/IAR_HISTORY_BUFFER/ARB_RAM_reg    | Implied   | 8 x 30               | RAM16X1S x 30   | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[0].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[1].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[2].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[3].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[4].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[5].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[6].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[7].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[8].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[9].u_dist_ram_b/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[10].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[11].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[12].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[13].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[14].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[15].u_dist_ram_b/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[0].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[1].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[2].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[3].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[4].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[5].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[6].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[7].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[8].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[9].u_dist_ram_a/ram_reg  | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[10].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[11].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[12].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[13].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[14].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
|\Inst_ArmCore/ArmDataPath     | Regfile_Instance/REGFILE_VERSION.gen_ram_blocks[15].u_dist_ram_a/ram_reg | Implied   | 32 x 2               | RAM32X1D x 6    | 
+------------------------------+--------------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Inst_ArmMemInterface/ram_inst/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_ArmMemInterface/ram_inst/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_ArmMemInterface/ram_inst/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_ArmMemInterface/ram_inst/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_ArmMemInterface/ram_inst/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_ArmMemInterface/ram_inst/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_ArmMemInterface/ram_inst/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_ArmMemInterface/ram_inst/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 856.273 ; gain = 598.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 856.273 ; gain = 598.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 856.273 ; gain = 598.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 856.273 ; gain = 598.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 856.273 ; gain = 598.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 856.273 ; gain = 598.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 856.273 ; gain = 598.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |ArmProgramStatusRegister |         1|
|2     |ArmWordManipulation      |         1|
|3     |ArmALU                   |         1|
|4     |ArmShifter               |         1|
|5     |ArmClkGen                |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |ArmALU_bbox_1                   |     1|
|2     |ArmClkGen_bbox_4                |     1|
|3     |ArmProgramStatusRegister_bbox_0 |     1|
|4     |ArmShifter_bbox_2               |     1|
|5     |ArmWordManipulation_bbox_3      |     1|
|6     |CARRY4                          |    70|
|7     |DSP48E1                         |     3|
|8     |LUT1                            |    18|
|9     |LUT2                            |   438|
|10    |LUT3                            |   399|
|11    |LUT4                            |   196|
|12    |LUT5                            |   357|
|13    |LUT6                            |   737|
|14    |MUXF7                           |    14|
|15    |MUXF8                           |     2|
|16    |RAM16X1S                        |    35|
|17    |RAM32X1D                        |   192|
|18    |RAMB36E1                        |     4|
|19    |FDRE                            |   933|
|20    |FDSE                            |    23|
|21    |IBUF                            |     3|
|22    |OBUF                            |     9|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+---------------------------------------+------+
|      |Instance                                     |Module                                 |Cells |
+------+---------------------------------------------+---------------------------------------+------+
|1     |top                                          |                                       |  3601|
|2     |  Debouncing_EXT_LDP                         |ArmSwitchDebounce                      |    43|
|3     |    SAMPLE_CLK_GEN                           |ArmWaitStateGenAsync                   |    41|
|4     |  Inst_ArmCore                               |ArmCore                                |  2373|
|5     |    ArmControlPath                           |ArmControlPath                         |  1209|
|6     |      ArmLdmStmNextAddress_INSTANCE          |ArmLdmStmNextAddress                   |   337|
|7     |      CPA_BASE_ADDR_BUFFER                   |ArmRamBuffer                           |   144|
|8     |    ArmDataPath                              |ArmDataPath                            |  1162|
|9     |      ArmInstructionAddressRegister_Instance |ArmInstructionAddressRegister          |    69|
|10    |      Regfile_Instance                       |ArmRegfile                             |   284|
|11    |      \computation.ArmMultiplier_Instance    |ArmMultiplier                          |   118|
|12    |  Inst_ArmMemInterface                       |ArmMemInterface                        |   151|
|13    |    ram_inst                                 |ArmRAMB_4kx32                          |   147|
|14    |  Inst_ArmRS232Interface                     |ArmRS232Interface                      |   349|
|15    |    \RS232_RECEIVER.WSG                      |ArmWaitStateGenAsync__parameterized0   |    85|
|16    |    \RS232_TRANSMITTER.PISOShiftReg          |PISOShiftReg                           |   105|
|17    |    \RS232_TRANSMITTER.WSG                   |ArmWaitStateGenAsync__parameterized0_0 |    84|
|18    |  Inst_ArmSystemController                   |ArmSystemController                    |   418|
+------+---------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 856.273 ; gain = 598.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 856.273 ; gain = 280.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 856.273 ; gain = 598.609
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmProgramStatusRegister.edf]
Finished Parsing EDIF File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmProgramStatusRegister.edf]
Parsing EDIF File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWordManipulation.edf]
Finished Parsing EDIF File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmWordManipulation.edf]
Parsing EDIF File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmALU.edf]
Finished Parsing EDIF File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmALU.edf]
Parsing EDIF File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmShifter.edf]
Finished Parsing EDIF File [C:/Users/sewes/OneDrive/Desktop/HWPR/ArmShifter.edf]
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 192 instances

INFO: [Common 17-83] Releasing license: Synthesis
323 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 856.273 ; gain = 608.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/sewes/Blatt10/Blatt10.runs/synth_1/ArmTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ArmTop_utilization_synth.rpt -pb ArmTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 856.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 16:12:42 2024...
