Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 14 14:25:57 2022
| Host         : DESKTOP-A6N5RC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vhdl_timing_summary_routed.rpt -pb top_vhdl_timing_summary_routed.pb -rpx top_vhdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vhdl
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1359 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.410        0.000                      0                 3484        0.005        0.000                      0                 3484        3.000        0.000                       0                  1363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0    {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0    {0.000 30.000}     60.000          16.667          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0_1  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         34.410        0.000                      0                 3484        0.218        0.000                      0                 3484       21.634        0.000                       0                  1359  
  clkfbout_clk_wiz_0                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       34.418        0.000                      0                 3484        0.218        0.000                      0                 3484       21.634        0.000                       0                  1359  
  clkfbout_clk_wiz_0_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         34.410        0.000                      0                 3484        0.005        0.000                      0                 3484  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       34.410        0.000                      0                 3484        0.005        0.000                      0                 3484  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.410ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 4.028ns (42.005%)  route 5.561ns (57.995%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.676 r  m_fir/m_fir_HP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.676    m_fir/m_fir_HP/s_add_1_reg[45]_i_1_n_6
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[45]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 34.410    

Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 4.239ns (44.623%)  route 5.261ns (55.377%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.590 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.590    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.521ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.917ns (41.326%)  route 5.561ns (58.674%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.565 r  m_fir/m_fir_HP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.565    m_fir/m_fir_HP/s_add_1_reg[45]_i_1_n_7
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[44]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 34.521    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.914ns (41.308%)  route 5.561ns (58.692%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.562 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.562    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_6
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[41]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.545ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 3.893ns (41.177%)  route 5.561ns (58.823%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.541 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.541    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_4
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[43]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                 34.545    

Slack (MET) :             34.609ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 4.128ns (43.968%)  route 5.261ns (56.032%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.479 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.479    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                 34.609    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 4.125ns (43.950%)  route 5.261ns (56.050%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.476 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.476    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.619ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 3.819ns (40.713%)  route 5.561ns (59.287%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.467 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.467    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_5
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[42]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                 34.619    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 4.104ns (43.825%)  route 5.261ns (56.175%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.455    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.635ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 3.803ns (40.612%)  route 5.561ns (59.388%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.451 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.451    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_7
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[40]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 34.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_data_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.252%)  route 0.352ns (62.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.566    -0.581    m_i2s2/axis_clk
    SLICE_X30Y47         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  m_i2s2/rx_data_l_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.274    m_i2s2/rx_data_l_reg_n_0_[7]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  m_i2s2/s_data[0][7]_i_1/O
                         net (fo=5, routed)           0.209    -0.020    m_fir/m_fir_LP/axis_rx_data32[7]
    SLICE_X14Y50         FDRE                                         r  m_fir/m_fir_LP/s_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_LP/axis_clk
    SLICE_X14Y50         FDRE                                         r  m_fir/m_fir_LP/s_data_reg[0][7]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.076    -0.238    m_fir/m_fir_LP/s_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.554%)  route 0.183ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.563    -0.584    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  m_fir/m_fir_HP/s_add_1_reg[23]/Q
                         net (fo=1, routed)           0.183    -0.260    m_fir/m_fir_HP/s_add_1_reg_n_0_[23]
    SLICE_X33Y51         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.828    -0.826    m_fir/m_fir_HP/axis_clk
    SLICE_X33Y51         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[1]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.070    -0.482    m_fir/m_fir_HP/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.484ns (77.051%)  route 0.144ns (22.949%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_LP/axis_clk
    SLICE_X54Y48         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.430 r  m_fir/m_fir_LP/s_mult_reg[3][16]/Q
                         net (fo=1, routed)           0.143    -0.287    m_fir/m_fir_LP/RESIZE[16]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.098    -0.189 r  m_fir/m_fir_LP/s_add_0[1][19]_i_5/O
                         net (fo=1, routed)           0.000    -0.189    m_fir/m_fir_LP/s_add_0[1][19]_i_5_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.044 r  m_fir/m_fir_LP/s_add_0_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    m_fir/m_fir_LP/s_add_0_reg[1][19]_i_1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.004 r  m_fir/m_fir_LP/s_add_0_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.003    m_fir/m_fir_LP/s_add_0_reg[1][23]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.050 r  m_fir/m_fir_LP/s_add_0_reg[1][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    m_fir/m_fir_LP/s_add_0_reg[1][27]_i_1_n_7
    SLICE_X54Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.821    m_fir/m_fir_LP/axis_clk
    SLICE_X54Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][24]/C
                         clock pessimism              0.508    -0.313    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134    -0.179    m_fir/m_fir_LP/s_add_0_reg[1][24]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.511ns (81.183%)  route 0.118ns (18.817%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y47         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  m_fir/m_fir_HP/s_mult_reg[3][9]/Q
                         net (fo=1, routed)           0.118    -0.332    m_fir/m_fir_HP/s_mult_reg_n_0_[3][9]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.098    -0.234 r  m_fir/m_fir_HP/s_add_0[1][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.234    m_fir/m_fir_HP/s_add_0[1][11]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.082 r  m_fir/m_fir_HP/s_add_0_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.082    m_fir/m_fir_HP/s_add_0_reg[1][11]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.042 r  m_fir/m_fir_HP/s_add_0_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.042    m_fir/m_fir_HP/s_add_0_reg[1][15]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.002 r  m_fir/m_fir_HP/s_add_0_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.002    m_fir/m_fir_HP/s_add_0_reg[1][19]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.051 r  m_fir/m_fir_HP/s_add_0_reg[1][23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.051    m_fir/m_fir_HP/s_add_0_reg[1][23]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][20]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.180    m_fir/m_fir_HP/s_add_0_reg[1][20]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.389ns (64.639%)  route 0.213ns (35.361%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  m_fir/m_fir_HP/s_add_0_reg[1][18]/Q
                         net (fo=2, routed)           0.212    -0.202    m_fir/m_fir_HP/s_add_0_reg_n_0_[1][18]
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.157 r  m_fir/m_fir_HP/s_add_1[23]_i_17/O
                         net (fo=1, routed)           0.000    -0.157    m_fir/m_fir_HP/s_add_1[23]_i_17_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.042 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.041    m_fir/m_fir_HP/s_add_1_reg[23]_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.024 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.024    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[22]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.209    m_fir/m_fir_HP/s_add_1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 m_fir/m_axis_tdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.408%)  route 0.155ns (48.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.559    -0.588    m_fir/axis_clk
    SLICE_X38Y55         FDRE                                         r  m_fir/m_axis_tdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_fir/m_axis_tdata_reg[22]/Q
                         net (fo=2, routed)           0.155    -0.269    m_i2s2/tx_data_l_reg[23]_0[22]
    SLICE_X39Y54         FDRE                                         r  m_i2s2/tx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.827    -0.827    m_i2s2/axis_clk
    SLICE_X39Y54         FDRE                                         r  m_i2s2/tx_data_l_reg[22]/C
                         clock pessimism              0.255    -0.572    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.070    -0.502    m_i2s2/tx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.562    -0.585    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y32         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  m_fir/m_fir_HP/s_mult_reg[1][7]/Q
                         net (fo=1, routed)           0.082    -0.339    m_fir/m_fir_HP/s_mult_reg_n_0_[1][7]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  m_fir/m_fir_HP/s_add_0[0][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    m_fir/m_fir_HP/s_add_0[0][7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.231 r  m_fir/m_fir_HP/s_add_0_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    m_fir/m_fir_HP/s_add_0_reg[0][7]_i_1_n_4
    SLICE_X11Y32         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.830    -0.825    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y32         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][7]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.105    -0.467    m_fir/m_fir_HP/s_add_0_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.564    -0.583    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y34         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  m_fir/m_fir_HP/s_mult_reg[1][15]/Q
                         net (fo=1, routed)           0.082    -0.337    m_fir/m_fir_HP/s_mult_reg_n_0_[1][15]
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  m_fir/m_fir_HP/s_add_0[0][15]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    m_fir/m_fir_HP/s_add_0[0][15]_i_2_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.229 r  m_fir/m_fir_HP/s_add_0_reg[0][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    m_fir/m_fir_HP/s_add_0_reg[0][15]_i_1_n_4
    SLICE_X11Y34         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.832    -0.823    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y34         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][15]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.105    -0.465    m_fir/m_fir_HP/s_add_0_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.556    -0.591    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y23         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  m_fir/m_fir_LP/s_mult_reg[1][11]/Q
                         net (fo=1, routed)           0.082    -0.345    m_fir/m_fir_LP/s_mult_reg[1]_18[11]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  m_fir/m_fir_LP/s_add_0[0][11]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    m_fir/m_fir_LP/s_add_0[0][11]_i_2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.237 r  m_fir/m_fir_LP/s_add_0_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    m_fir/m_fir_LP/s_add_0_reg[0][11]_i_1_n_4
    SLICE_X13Y23         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.823    -0.832    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y23         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][11]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105    -0.473    m_fir/m_fir_LP/s_add_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[3]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[1][39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.235ns (43.225%)  route 0.309ns (56.775%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.658    -0.489    m_fir/m_fir_HP/axis_clk
    DSP48_X0Y19          DSP48E1                                      r  m_fir/m_fir_HP/s_mult_reg[3]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.363 r  m_fir/m_fir_HP/s_mult_reg[3]/P[22]
                         net (fo=1, routed)           0.309    -0.054    m_fir/m_fir_HP/s_mult_reg_n_83_[3]
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.009 r  m_fir/m_fir_HP/s_add_0[1][39]_i_2/O
                         net (fo=1, routed)           0.000    -0.009    m_fir/m_fir_HP/s_add_0[1][39]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.055 r  m_fir/m_fir_HP/s_add_0_reg[1][39]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.055    m_fir/m_fir_HP/s_add_0_reg[1][39]_i_1_n_4
    SLICE_X10Y54         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.831    -0.823    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y54         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][39]/C
                         clock pessimism              0.508    -0.315    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.134    -0.181    m_fir/m_fir_HP/s_add_0_reg[1][39]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y19      m_fir/m_fir_HP/s_mult_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y27      m_fir/m_fir_HP/s_mult_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y9       m_fir/m_fir_HP/s_mult_reg[9]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y21      m_fir/m_fir_LP/s_mult_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y25      m_fir/m_fir_LP/s_mult_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y15      m_fir/m_fir_LP/s_mult_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y21      m_fir/m_fir_HP/s_mult_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y25      m_fir/m_fir_HP/s_mult_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y11      m_fir/m_fir_HP/s_mult_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y9       m_fir/m_fir_LP/s_mult_reg[1]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y47     m_fir/m_fir_HP/s_mult_reg[2][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y48     m_fir/m_fir_HP/s_mult_reg[2][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y49     m_fir/m_fir_HP/s_mult_reg[2][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y48     m_fir/m_fir_HP/s_mult_reg[2][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y47     m_fir/m_fir_HP/s_mult_reg[2][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y48     m_fir/m_fir_HP/s_mult_reg[2][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y47     m_fir/m_fir_HP/s_mult_reg[2][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X12Y54     m_fir/m_fir_HP/s_mult_reg[5][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X12Y54     m_fir/m_fir_HP/s_mult_reg[5][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X12Y54     m_fir/m_fir_HP/s_mult_reg[5][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y47     m_fir/m_fir_HP/s_mult_reg[2][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y48     m_fir/m_fir_HP/s_mult_reg[2][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y49     m_fir/m_fir_HP/s_mult_reg[2][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y50     m_fir/m_fir_HP/s_mult_reg[2][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y50     m_fir/m_fir_HP/s_mult_reg[2][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y50     m_fir/m_fir_HP/s_mult_reg[2][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y50     m_fir/m_fir_HP/s_mult_reg[2][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y48     m_fir/m_fir_HP/s_mult_reg[2][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y47     m_fir/m_fir_HP/s_mult_reg[2][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y48     m_fir/m_fir_HP/s_mult_reg[2][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.418ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 4.028ns (42.005%)  route 5.561ns (57.995%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.676 r  m_fir/m_fir_HP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.676    m_fir/m_fir_HP/s_add_1_reg[45]_i_1_n_6
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[45]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.205    43.032    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.062    43.094    m_fir/m_fir_HP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.094    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 34.418    

Slack (MET) :             34.506ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 4.239ns (44.623%)  route 5.261ns (55.377%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.590 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.590    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.205    43.034    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)        0.062    43.096    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.096    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 34.506    

Slack (MET) :             34.529ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.917ns (41.326%)  route 5.561ns (58.674%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.565 r  m_fir/m_fir_HP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.565    m_fir/m_fir_HP/s_add_1_reg[45]_i_1_n_7
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[44]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.205    43.032    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.062    43.094    m_fir/m_fir_HP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.094    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 34.529    

Slack (MET) :             34.532ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.914ns (41.308%)  route 5.561ns (58.692%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.562 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.562    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_6
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[41]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.205    43.032    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.094    m_fir/m_fir_HP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.094    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 34.532    

Slack (MET) :             34.553ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 3.893ns (41.177%)  route 5.561ns (58.823%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.541 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.541    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_4
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[43]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.205    43.032    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.094    m_fir/m_fir_HP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.094    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                 34.553    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 4.128ns (43.968%)  route 5.261ns (56.032%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.479 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.479    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.205    43.034    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)        0.062    43.096    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.096    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                 34.617    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 4.125ns (43.950%)  route 5.261ns (56.050%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.476 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.476    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.205    43.034    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.062    43.096    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.096    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.627ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 3.819ns (40.713%)  route 5.561ns (59.287%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.467 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.467    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_5
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[42]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.205    43.032    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.094    m_fir/m_fir_HP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.094    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                 34.627    

Slack (MET) :             34.641ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 4.104ns (43.825%)  route 5.261ns (56.175%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.455    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.205    43.034    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.062    43.096    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.096    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 34.641    

Slack (MET) :             34.643ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 3.803ns (40.612%)  route 5.561ns (59.388%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.404ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.451 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.451    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_7
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[40]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.205    43.032    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.094    m_fir/m_fir_HP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.094    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 34.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_data_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.252%)  route 0.352ns (62.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.566    -0.581    m_i2s2/axis_clk
    SLICE_X30Y47         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  m_i2s2/rx_data_l_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.274    m_i2s2/rx_data_l_reg_n_0_[7]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  m_i2s2/s_data[0][7]_i_1/O
                         net (fo=5, routed)           0.209    -0.020    m_fir/m_fir_LP/axis_rx_data32[7]
    SLICE_X14Y50         FDRE                                         r  m_fir/m_fir_LP/s_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_LP/axis_clk
    SLICE_X14Y50         FDRE                                         r  m_fir/m_fir_LP/s_data_reg[0][7]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.076    -0.238    m_fir/m_fir_LP/s_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.554%)  route 0.183ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.563    -0.584    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  m_fir/m_fir_HP/s_add_1_reg[23]/Q
                         net (fo=1, routed)           0.183    -0.260    m_fir/m_fir_HP/s_add_1_reg_n_0_[23]
    SLICE_X33Y51         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.828    -0.826    m_fir/m_fir_HP/axis_clk
    SLICE_X33Y51         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[1]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.070    -0.482    m_fir/m_fir_HP/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.484ns (77.051%)  route 0.144ns (22.949%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_LP/axis_clk
    SLICE_X54Y48         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.430 r  m_fir/m_fir_LP/s_mult_reg[3][16]/Q
                         net (fo=1, routed)           0.143    -0.287    m_fir/m_fir_LP/RESIZE[16]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.098    -0.189 r  m_fir/m_fir_LP/s_add_0[1][19]_i_5/O
                         net (fo=1, routed)           0.000    -0.189    m_fir/m_fir_LP/s_add_0[1][19]_i_5_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.044 r  m_fir/m_fir_LP/s_add_0_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    m_fir/m_fir_LP/s_add_0_reg[1][19]_i_1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.004 r  m_fir/m_fir_LP/s_add_0_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.003    m_fir/m_fir_LP/s_add_0_reg[1][23]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.050 r  m_fir/m_fir_LP/s_add_0_reg[1][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    m_fir/m_fir_LP/s_add_0_reg[1][27]_i_1_n_7
    SLICE_X54Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.821    m_fir/m_fir_LP/axis_clk
    SLICE_X54Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][24]/C
                         clock pessimism              0.508    -0.313    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134    -0.179    m_fir/m_fir_LP/s_add_0_reg[1][24]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.511ns (81.183%)  route 0.118ns (18.817%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y47         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  m_fir/m_fir_HP/s_mult_reg[3][9]/Q
                         net (fo=1, routed)           0.118    -0.332    m_fir/m_fir_HP/s_mult_reg_n_0_[3][9]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.098    -0.234 r  m_fir/m_fir_HP/s_add_0[1][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.234    m_fir/m_fir_HP/s_add_0[1][11]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.082 r  m_fir/m_fir_HP/s_add_0_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.082    m_fir/m_fir_HP/s_add_0_reg[1][11]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.042 r  m_fir/m_fir_HP/s_add_0_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.042    m_fir/m_fir_HP/s_add_0_reg[1][15]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.002 r  m_fir/m_fir_HP/s_add_0_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.002    m_fir/m_fir_HP/s_add_0_reg[1][19]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.051 r  m_fir/m_fir_HP/s_add_0_reg[1][23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.051    m_fir/m_fir_HP/s_add_0_reg[1][23]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][20]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.180    m_fir/m_fir_HP/s_add_0_reg[1][20]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.389ns (64.639%)  route 0.213ns (35.361%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  m_fir/m_fir_HP/s_add_0_reg[1][18]/Q
                         net (fo=2, routed)           0.212    -0.202    m_fir/m_fir_HP/s_add_0_reg_n_0_[1][18]
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.157 r  m_fir/m_fir_HP/s_add_1[23]_i_17/O
                         net (fo=1, routed)           0.000    -0.157    m_fir/m_fir_HP/s_add_1[23]_i_17_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.042 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.041    m_fir/m_fir_HP/s_add_1_reg[23]_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.024 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.024    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[22]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.209    m_fir/m_fir_HP/s_add_1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 m_fir/m_axis_tdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.408%)  route 0.155ns (48.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.559    -0.588    m_fir/axis_clk
    SLICE_X38Y55         FDRE                                         r  m_fir/m_axis_tdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_fir/m_axis_tdata_reg[22]/Q
                         net (fo=2, routed)           0.155    -0.269    m_i2s2/tx_data_l_reg[23]_0[22]
    SLICE_X39Y54         FDRE                                         r  m_i2s2/tx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.827    -0.827    m_i2s2/axis_clk
    SLICE_X39Y54         FDRE                                         r  m_i2s2/tx_data_l_reg[22]/C
                         clock pessimism              0.255    -0.572    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.070    -0.502    m_i2s2/tx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.562    -0.585    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y32         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  m_fir/m_fir_HP/s_mult_reg[1][7]/Q
                         net (fo=1, routed)           0.082    -0.339    m_fir/m_fir_HP/s_mult_reg_n_0_[1][7]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  m_fir/m_fir_HP/s_add_0[0][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    m_fir/m_fir_HP/s_add_0[0][7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.231 r  m_fir/m_fir_HP/s_add_0_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    m_fir/m_fir_HP/s_add_0_reg[0][7]_i_1_n_4
    SLICE_X11Y32         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.830    -0.825    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y32         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][7]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.105    -0.467    m_fir/m_fir_HP/s_add_0_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.564    -0.583    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y34         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  m_fir/m_fir_HP/s_mult_reg[1][15]/Q
                         net (fo=1, routed)           0.082    -0.337    m_fir/m_fir_HP/s_mult_reg_n_0_[1][15]
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  m_fir/m_fir_HP/s_add_0[0][15]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    m_fir/m_fir_HP/s_add_0[0][15]_i_2_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.229 r  m_fir/m_fir_HP/s_add_0_reg[0][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    m_fir/m_fir_HP/s_add_0_reg[0][15]_i_1_n_4
    SLICE_X11Y34         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.832    -0.823    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y34         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][15]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.105    -0.465    m_fir/m_fir_HP/s_add_0_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.556    -0.591    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y23         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  m_fir/m_fir_LP/s_mult_reg[1][11]/Q
                         net (fo=1, routed)           0.082    -0.345    m_fir/m_fir_LP/s_mult_reg[1]_18[11]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  m_fir/m_fir_LP/s_add_0[0][11]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    m_fir/m_fir_LP/s_add_0[0][11]_i_2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.237 r  m_fir/m_fir_LP/s_add_0_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    m_fir/m_fir_LP/s_add_0_reg[0][11]_i_1_n_4
    SLICE_X13Y23         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.823    -0.832    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y23         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][11]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105    -0.473    m_fir/m_fir_LP/s_add_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[3]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[1][39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.235ns (43.225%)  route 0.309ns (56.775%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.658    -0.489    m_fir/m_fir_HP/axis_clk
    DSP48_X0Y19          DSP48E1                                      r  m_fir/m_fir_HP/s_mult_reg[3]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.363 r  m_fir/m_fir_HP/s_mult_reg[3]/P[22]
                         net (fo=1, routed)           0.309    -0.054    m_fir/m_fir_HP/s_mult_reg_n_83_[3]
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.009 r  m_fir/m_fir_HP/s_add_0[1][39]_i_2/O
                         net (fo=1, routed)           0.000    -0.009    m_fir/m_fir_HP/s_add_0[1][39]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.055 r  m_fir/m_fir_HP/s_add_0_reg[1][39]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.055    m_fir/m_fir_HP/s_add_0_reg[1][39]_i_1_n_4
    SLICE_X10Y54         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.831    -0.823    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y54         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][39]/C
                         clock pessimism              0.508    -0.315    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.134    -0.181    m_fir/m_fir_HP/s_add_0_reg[1][39]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y19      m_fir/m_fir_HP/s_mult_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y27      m_fir/m_fir_HP/s_mult_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y9       m_fir/m_fir_HP/s_mult_reg[9]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y21      m_fir/m_fir_LP/s_mult_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y25      m_fir/m_fir_LP/s_mult_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y15      m_fir/m_fir_LP/s_mult_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y21      m_fir/m_fir_HP/s_mult_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y25      m_fir/m_fir_HP/s_mult_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X1Y11      m_fir/m_fir_HP/s_mult_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         44.267      40.580     DSP48_X0Y9       m_fir/m_fir_LP/s_mult_reg[1]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y47     m_fir/m_fir_HP/s_mult_reg[2][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y48     m_fir/m_fir_HP/s_mult_reg[2][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y49     m_fir/m_fir_HP/s_mult_reg[2][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y48     m_fir/m_fir_HP/s_mult_reg[2][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y47     m_fir/m_fir_HP/s_mult_reg[2][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y48     m_fir/m_fir_HP/s_mult_reg[2][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y47     m_fir/m_fir_HP/s_mult_reg[2][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X12Y54     m_fir/m_fir_HP/s_mult_reg[5][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X12Y54     m_fir/m_fir_HP/s_mult_reg[5][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X12Y54     m_fir/m_fir_HP/s_mult_reg[5][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y47     m_fir/m_fir_HP/s_mult_reg[2][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y48     m_fir/m_fir_HP/s_mult_reg[2][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y49     m_fir/m_fir_HP/s_mult_reg[2][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y50     m_fir/m_fir_HP/s_mult_reg[2][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y50     m_fir/m_fir_HP/s_mult_reg[2][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y50     m_fir/m_fir_HP/s_mult_reg[2][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y50     m_fir/m_fir_HP/s_mult_reg[2][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X11Y48     m_fir/m_fir_HP/s_mult_reg[2][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y47     m_fir/m_fir_HP/s_mult_reg[2][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X10Y48     m_fir/m_fir_HP/s_mult_reg[2][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.410ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 4.028ns (42.005%)  route 5.561ns (57.995%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.676 r  m_fir/m_fir_HP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.676    m_fir/m_fir_HP/s_add_1_reg[45]_i_1_n_6
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[45]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 34.410    

Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 4.239ns (44.623%)  route 5.261ns (55.377%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.590 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.590    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.521ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.917ns (41.326%)  route 5.561ns (58.674%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.565 r  m_fir/m_fir_HP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.565    m_fir/m_fir_HP/s_add_1_reg[45]_i_1_n_7
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[44]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 34.521    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.914ns (41.308%)  route 5.561ns (58.692%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.562 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.562    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_6
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[41]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.545ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 3.893ns (41.177%)  route 5.561ns (58.823%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.541 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.541    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_4
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[43]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                 34.545    

Slack (MET) :             34.609ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 4.128ns (43.968%)  route 5.261ns (56.032%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.479 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.479    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                 34.609    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 4.125ns (43.950%)  route 5.261ns (56.050%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.476 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.476    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.619ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 3.819ns (40.713%)  route 5.561ns (59.287%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.467 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.467    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_5
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[42]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                 34.619    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 4.104ns (43.825%)  route 5.261ns (56.175%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.455    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.635ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 3.803ns (40.612%)  route 5.561ns (59.388%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.451 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.451    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_7
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[40]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 34.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_data_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.252%)  route 0.352ns (62.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.566    -0.581    m_i2s2/axis_clk
    SLICE_X30Y47         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  m_i2s2/rx_data_l_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.274    m_i2s2/rx_data_l_reg_n_0_[7]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  m_i2s2/s_data[0][7]_i_1/O
                         net (fo=5, routed)           0.209    -0.020    m_fir/m_fir_LP/axis_rx_data32[7]
    SLICE_X14Y50         FDRE                                         r  m_fir/m_fir_LP/s_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_LP/axis_clk
    SLICE_X14Y50         FDRE                                         r  m_fir/m_fir_LP/s_data_reg[0][7]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.213    -0.101    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.076    -0.025    m_fir/m_fir_LP/s_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.554%)  route 0.183ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.563    -0.584    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  m_fir/m_fir_HP/s_add_1_reg[23]/Q
                         net (fo=1, routed)           0.183    -0.260    m_fir/m_fir_HP/s_add_1_reg_n_0_[23]
    SLICE_X33Y51         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.828    -0.826    m_fir/m_fir_HP/axis_clk
    SLICE_X33Y51         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[1]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.213    -0.339    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.070    -0.269    m_fir/m_fir_HP/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.484ns (77.051%)  route 0.144ns (22.949%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_LP/axis_clk
    SLICE_X54Y48         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.430 r  m_fir/m_fir_LP/s_mult_reg[3][16]/Q
                         net (fo=1, routed)           0.143    -0.287    m_fir/m_fir_LP/RESIZE[16]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.098    -0.189 r  m_fir/m_fir_LP/s_add_0[1][19]_i_5/O
                         net (fo=1, routed)           0.000    -0.189    m_fir/m_fir_LP/s_add_0[1][19]_i_5_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.044 r  m_fir/m_fir_LP/s_add_0_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    m_fir/m_fir_LP/s_add_0_reg[1][19]_i_1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.004 r  m_fir/m_fir_LP/s_add_0_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.003    m_fir/m_fir_LP/s_add_0_reg[1][23]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.050 r  m_fir/m_fir_LP/s_add_0_reg[1][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    m_fir/m_fir_LP/s_add_0_reg[1][27]_i_1_n_7
    SLICE_X54Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.821    m_fir/m_fir_LP/axis_clk
    SLICE_X54Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][24]/C
                         clock pessimism              0.508    -0.313    
                         clock uncertainty            0.213    -0.100    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.034    m_fir/m_fir_LP/s_add_0_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.511ns (81.183%)  route 0.118ns (18.817%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y47         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  m_fir/m_fir_HP/s_mult_reg[3][9]/Q
                         net (fo=1, routed)           0.118    -0.332    m_fir/m_fir_HP/s_mult_reg_n_0_[3][9]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.098    -0.234 r  m_fir/m_fir_HP/s_add_0[1][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.234    m_fir/m_fir_HP/s_add_0[1][11]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.082 r  m_fir/m_fir_HP/s_add_0_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.082    m_fir/m_fir_HP/s_add_0_reg[1][11]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.042 r  m_fir/m_fir_HP/s_add_0_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.042    m_fir/m_fir_HP/s_add_0_reg[1][15]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.002 r  m_fir/m_fir_HP/s_add_0_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.002    m_fir/m_fir_HP/s_add_0_reg[1][19]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.051 r  m_fir/m_fir_HP/s_add_0_reg[1][23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.051    m_fir/m_fir_HP/s_add_0_reg[1][23]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][20]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.213    -0.101    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     0.033    m_fir/m_fir_HP/s_add_0_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.389ns (64.639%)  route 0.213ns (35.361%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  m_fir/m_fir_HP/s_add_0_reg[1][18]/Q
                         net (fo=2, routed)           0.212    -0.202    m_fir/m_fir_HP/s_add_0_reg_n_0_[1][18]
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.157 r  m_fir/m_fir_HP/s_add_1[23]_i_17/O
                         net (fo=1, routed)           0.000    -0.157    m_fir/m_fir_HP/s_add_1[23]_i_17_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.042 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.041    m_fir/m_fir_HP/s_add_1_reg[23]_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.024 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.024    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[22]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.213    -0.101    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     0.004    m_fir/m_fir_HP/s_add_1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m_fir/m_axis_tdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.408%)  route 0.155ns (48.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.559    -0.588    m_fir/axis_clk
    SLICE_X38Y55         FDRE                                         r  m_fir/m_axis_tdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_fir/m_axis_tdata_reg[22]/Q
                         net (fo=2, routed)           0.155    -0.269    m_i2s2/tx_data_l_reg[23]_0[22]
    SLICE_X39Y54         FDRE                                         r  m_i2s2/tx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.827    -0.827    m_i2s2/axis_clk
    SLICE_X39Y54         FDRE                                         r  m_i2s2/tx_data_l_reg[22]/C
                         clock pessimism              0.255    -0.572    
                         clock uncertainty            0.213    -0.359    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.070    -0.289    m_i2s2/tx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.562    -0.585    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y32         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  m_fir/m_fir_HP/s_mult_reg[1][7]/Q
                         net (fo=1, routed)           0.082    -0.339    m_fir/m_fir_HP/s_mult_reg_n_0_[1][7]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  m_fir/m_fir_HP/s_add_0[0][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    m_fir/m_fir_HP/s_add_0[0][7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.231 r  m_fir/m_fir_HP/s_add_0_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    m_fir/m_fir_HP/s_add_0_reg[0][7]_i_1_n_4
    SLICE_X11Y32         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.830    -0.825    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y32         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][7]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.213    -0.359    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.105    -0.254    m_fir/m_fir_HP/s_add_0_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.564    -0.583    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y34         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  m_fir/m_fir_HP/s_mult_reg[1][15]/Q
                         net (fo=1, routed)           0.082    -0.337    m_fir/m_fir_HP/s_mult_reg_n_0_[1][15]
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  m_fir/m_fir_HP/s_add_0[0][15]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    m_fir/m_fir_HP/s_add_0[0][15]_i_2_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.229 r  m_fir/m_fir_HP/s_add_0_reg[0][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    m_fir/m_fir_HP/s_add_0_reg[0][15]_i_1_n_4
    SLICE_X11Y34         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.832    -0.823    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y34         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][15]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.213    -0.357    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.105    -0.252    m_fir/m_fir_HP/s_add_0_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.556    -0.591    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y23         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  m_fir/m_fir_LP/s_mult_reg[1][11]/Q
                         net (fo=1, routed)           0.082    -0.345    m_fir/m_fir_LP/s_mult_reg[1]_18[11]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  m_fir/m_fir_LP/s_add_0[0][11]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    m_fir/m_fir_LP/s_add_0[0][11]_i_2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.237 r  m_fir/m_fir_LP/s_add_0_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    m_fir/m_fir_LP/s_add_0_reg[0][11]_i_1_n_4
    SLICE_X13Y23         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.823    -0.832    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y23         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][11]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.213    -0.365    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105    -0.260    m_fir/m_fir_LP/s_add_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[3]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[1][39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.235ns (43.225%)  route 0.309ns (56.775%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.658    -0.489    m_fir/m_fir_HP/axis_clk
    DSP48_X0Y19          DSP48E1                                      r  m_fir/m_fir_HP/s_mult_reg[3]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.363 r  m_fir/m_fir_HP/s_mult_reg[3]/P[22]
                         net (fo=1, routed)           0.309    -0.054    m_fir/m_fir_HP/s_mult_reg_n_83_[3]
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.009 r  m_fir/m_fir_HP/s_add_0[1][39]_i_2/O
                         net (fo=1, routed)           0.000    -0.009    m_fir/m_fir_HP/s_add_0[1][39]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.055 r  m_fir/m_fir_HP/s_add_0_reg[1][39]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.055    m_fir/m_fir_HP/s_add_0_reg[1][39]_i_1_n_4
    SLICE_X10Y54         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.831    -0.823    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y54         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][39]/C
                         clock pessimism              0.508    -0.315    
                         clock uncertainty            0.213    -0.102    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.134     0.032    m_fir/m_fir_HP/s_add_0_reg[1][39]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.023    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.410ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 4.028ns (42.005%)  route 5.561ns (57.995%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.676 r  m_fir/m_fir_HP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.676    m_fir/m_fir_HP/s_add_1_reg[45]_i_1_n_6
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[45]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 34.410    

Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 4.239ns (44.623%)  route 5.261ns (55.377%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.590 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.590    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_6
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[45]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[45]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.521ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.917ns (41.326%)  route 5.561ns (58.674%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.565 r  m_fir/m_fir_HP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.565    m_fir/m_fir_HP/s_add_1_reg[45]_i_1_n_7
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y56         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[44]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 34.521    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 3.914ns (41.308%)  route 5.561ns (58.692%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.562 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.562    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_6
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[41]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.545ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 3.893ns (41.177%)  route 5.561ns (58.823%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.541 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.541    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_4
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[43]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                 34.545    

Slack (MET) :             34.609ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 4.128ns (43.968%)  route 5.261ns (56.032%))
  Logic Levels:           16  (CARRY4=12 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.479 r  m_fir/m_fir_LP/s_add_1_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.479    m_fir/m_fir_LP/s_add_1_reg[45]_i_1_n_7
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y55         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[44]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[44]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                 34.609    

Slack (MET) :             34.612ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 4.125ns (43.950%)  route 5.261ns (56.050%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.476 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.476    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_6
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[41]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[41]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 34.612    

Slack (MET) :             34.619ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 3.819ns (40.713%)  route 5.561ns (59.287%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.467 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.467    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_5
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[42]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[42]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                 34.619    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 m_fir/m_fir_LP/s_add_0_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 4.104ns (43.825%)  route 5.261ns (56.175%))
  Logic Levels:           15  (CARRY4=11 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 42.755 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.557    -0.910    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y21         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  m_fir/m_fir_LP/s_add_0_reg[0][0]/Q
                         net (fo=2, routed)           2.073     1.620    m_fir/m_fir_LP/s_add_0_reg[0]_20[0]
    SLICE_X53Y31         LUT3 (Prop_lut3_I2_O)        0.152     1.772 r  m_fir/m_fir_LP/s_add_1[23]_i_91/O
                         net (fo=2, routed)           1.033     2.805    m_fir/m_fir_LP/s_add_1[23]_i_91_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.326     3.131 r  m_fir/m_fir_LP/s_add_1[23]_i_94/O
                         net (fo=1, routed)           0.000     3.131    m_fir/m_fir_LP/s_add_1[23]_i_94_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.681    m_fir/m_fir_LP/s_add_1_reg[23]_i_76_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.795    m_fir/m_fir_LP/s_add_1_reg[23]_i_66_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.909    m_fir/m_fir_LP/s_add_1_reg[23]_i_48_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.023    m_fir/m_fir_LP/s_add_1_reg[23]_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  m_fir/m_fir_LP/s_add_1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.137    m_fir/m_fir_LP/s_add_1_reg[23]_i_20_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  m_fir/m_fir_LP/s_add_1_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.251    m_fir/m_fir_LP/s_add_1_reg[27]_i_10_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  m_fir/m_fir_LP/s_add_1_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    m_fir/m_fir_LP/s_add_1_reg[31]_i_10_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  m_fir/m_fir_LP/s_add_1_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    m_fir/m_fir_LP/s_add_1_reg[35]_i_10_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_10/O[3]
                         net (fo=2, routed)           1.344     6.136    m_fir/m_fir_LP/s_add_1_reg[39]_i_10_n_4
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.332     6.468 r  m_fir/m_fir_LP/s_add_1[39]_i_5/O
                         net (fo=2, routed)           0.810     7.278    m_fir/m_fir_LP/s_add_1[39]_i_5_n_0
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.332     7.610 r  m_fir/m_fir_LP/s_add_1[39]_i_9/O
                         net (fo=1, routed)           0.000     7.610    m_fir/m_fir_LP/s_add_1[39]_i_9_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.142 r  m_fir/m_fir_LP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    m_fir/m_fir_LP/s_add_1_reg[39]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.455 r  m_fir/m_fir_LP/s_add_1_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.455    m_fir/m_fir_LP/s_add_1_reg[43]_i_1_n_4
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.439    42.755    m_fir/m_fir_LP/axis_clk
    SLICE_X53Y54         FDRE                                         r  m_fir/m_fir_LP/s_add_1_reg[43]/C
                         clock pessimism              0.485    43.239    
                         clock uncertainty           -0.213    43.026    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.062    43.088    m_fir/m_fir_LP/s_add_1_reg[43]
  -------------------------------------------------------------------
                         required time                         43.088    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.635ns  (required time - arrival time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0_1 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 3.803ns (40.612%)  route 5.561ns (59.388%))
  Logic Levels:           14  (CARRY4=10 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 42.753 - 44.267 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.553    -0.914    m_fir/m_fir_HP/axis_clk
    SLICE_X52Y24         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  m_fir/m_fir_HP/s_add_0_reg[4][6]/Q
                         net (fo=2, routed)           2.426     2.030    m_fir/m_fir_HP/s_add_0_reg_n_0_[4][6]
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.153     2.183 r  m_fir/m_fir_HP/s_add_1[23]_i_81/O
                         net (fo=2, routed)           0.822     3.006    m_fir/m_fir_HP/s_add_1[23]_i_81_n_0
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.331     3.337 r  m_fir/m_fir_HP/s_add_1[23]_i_85/O
                         net (fo=1, routed)           0.000     3.337    m_fir/m_fir_HP/s_add_1[23]_i_85_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.713 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_66/CO[3]
                         net (fo=1, routed)           0.000     3.713    m_fir/m_fir_HP/s_add_1_reg[23]_i_66_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.830 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000     3.830    m_fir/m_fir_HP/s_add_1_reg[23]_i_48_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.947 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.947    m_fir/m_fir_HP/s_add_1_reg[23]_i_30_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.262 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_20/O[3]
                         net (fo=2, routed)           1.201     5.462    m_fir/m_fir_HP/s_add_1_reg[23]_i_20_n_4
    SLICE_X13Y49         LUT3 (Prop_lut3_I2_O)        0.333     5.795 r  m_fir/m_fir_HP/s_add_1[23]_i_6/O
                         net (fo=2, routed)           1.112     6.908    m_fir/m_fir_HP/s_add_1[23]_i_6_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I3_O)        0.332     7.240 r  m_fir/m_fir_HP/s_add_1[23]_i_10/O
                         net (fo=1, routed)           0.000     7.240    m_fir/m_fir_HP/s_add_1[23]_i_10_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.772 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  m_fir/m_fir_HP/s_add_1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.886    m_fir/m_fir_HP/s_add_1_reg[27]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  m_fir/m_fir_HP/s_add_1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    m_fir/m_fir_HP/s_add_1_reg[31]_i_1_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  m_fir/m_fir_HP/s_add_1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.114    m_fir/m_fir_HP/s_add_1_reg[35]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  m_fir/m_fir_HP/s_add_1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    m_fir/m_fir_HP/s_add_1_reg[39]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.451 r  m_fir/m_fir_HP/s_add_1_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.451    m_fir/m_fir_HP/s_add_1_reg[43]_i_1_n_7
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.267    44.267 r  
    E3                                                0.000    44.267 r  clk (IN)
                         net (fo=0)                   0.000    44.267    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    45.686 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.848    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    39.644 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.225    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.316 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        1.437    42.753    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y55         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[40]/C
                         clock pessimism              0.485    43.237    
                         clock uncertainty           -0.213    43.024    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.086    m_fir/m_fir_HP/s_add_1_reg[40]
  -------------------------------------------------------------------
                         required time                         43.086    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 34.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_data_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.252%)  route 0.352ns (62.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.566    -0.581    m_i2s2/axis_clk
    SLICE_X30Y47         FDRE                                         r  m_i2s2/rx_data_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  m_i2s2/rx_data_l_reg[7]/Q
                         net (fo=1, routed)           0.143    -0.274    m_i2s2/rx_data_l_reg_n_0_[7]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  m_i2s2/s_data[0][7]_i_1/O
                         net (fo=5, routed)           0.209    -0.020    m_fir/m_fir_LP/axis_rx_data32[7]
    SLICE_X14Y50         FDRE                                         r  m_fir/m_fir_LP/s_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_LP/axis_clk
    SLICE_X14Y50         FDRE                                         r  m_fir/m_fir_LP/s_data_reg[0][7]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.213    -0.101    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.076    -0.025    m_fir/m_fir_LP/s_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.554%)  route 0.183ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.563    -0.584    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  m_fir/m_fir_HP/s_add_1_reg[23]/Q
                         net (fo=1, routed)           0.183    -0.260    m_fir/m_fir_HP/s_add_1_reg_n_0_[23]
    SLICE_X33Y51         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.828    -0.826    m_fir/m_fir_HP/axis_clk
    SLICE_X33Y51         FDRE                                         r  m_fir/m_fir_HP/o_data_reg[1]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.213    -0.339    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.070    -0.269    m_fir/m_fir_HP/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.484ns (77.051%)  route 0.144ns (22.949%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_LP/axis_clk
    SLICE_X54Y48         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.430 r  m_fir/m_fir_LP/s_mult_reg[3][16]/Q
                         net (fo=1, routed)           0.143    -0.287    m_fir/m_fir_LP/RESIZE[16]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.098    -0.189 r  m_fir/m_fir_LP/s_add_0[1][19]_i_5/O
                         net (fo=1, routed)           0.000    -0.189    m_fir/m_fir_LP/s_add_0[1][19]_i_5_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.044 r  m_fir/m_fir_LP/s_add_0_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    m_fir/m_fir_LP/s_add_0_reg[1][19]_i_1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.004 r  m_fir/m_fir_LP/s_add_0_reg[1][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.003    m_fir/m_fir_LP/s_add_0_reg[1][23]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.050 r  m_fir/m_fir_LP/s_add_0_reg[1][27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    m_fir/m_fir_LP/s_add_0_reg[1][27]_i_1_n_7
    SLICE_X54Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.821    m_fir/m_fir_LP/axis_clk
    SLICE_X54Y50         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[1][24]/C
                         clock pessimism              0.508    -0.313    
                         clock uncertainty            0.213    -0.100    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.034    m_fir/m_fir_LP/s_add_0_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.511ns (81.183%)  route 0.118ns (18.817%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y47         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  m_fir/m_fir_HP/s_mult_reg[3][9]/Q
                         net (fo=1, routed)           0.118    -0.332    m_fir/m_fir_HP/s_mult_reg_n_0_[3][9]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.098    -0.234 r  m_fir/m_fir_HP/s_add_0[1][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.234    m_fir/m_fir_HP/s_add_0[1][11]_i_4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.082 r  m_fir/m_fir_HP/s_add_0_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.082    m_fir/m_fir_HP/s_add_0_reg[1][11]_i_1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.042 r  m_fir/m_fir_HP/s_add_0_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.042    m_fir/m_fir_HP/s_add_0_reg[1][15]_i_1_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.002 r  m_fir/m_fir_HP/s_add_0_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.002    m_fir/m_fir_HP/s_add_0_reg[1][19]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.051 r  m_fir/m_fir_HP/s_add_0_reg[1][23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.051    m_fir/m_fir_HP/s_add_0_reg[1][23]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][20]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.213    -0.101    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     0.033    m_fir/m_fir_HP/s_add_0_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_add_0_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.389ns (64.639%)  route 0.213ns (35.361%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.569    -0.578    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y49         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  m_fir/m_fir_HP/s_add_0_reg[1][18]/Q
                         net (fo=2, routed)           0.212    -0.202    m_fir/m_fir_HP/s_add_0_reg_n_0_[1][18]
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.157 r  m_fir/m_fir_HP/s_add_1[23]_i_17/O
                         net (fo=1, routed)           0.000    -0.157    m_fir/m_fir_HP/s_add_1[23]_i_17_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.042 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.041    m_fir/m_fir_HP/s_add_1_reg[23]_i_2_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.024 r  m_fir/m_fir_HP/s_add_1_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.024    m_fir/m_fir_HP/s_add_1_reg[23]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.833    -0.822    m_fir/m_fir_HP/axis_clk
    SLICE_X13Y50         FDRE                                         r  m_fir/m_fir_HP/s_add_1_reg[22]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.213    -0.101    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     0.004    m_fir/m_fir_HP/s_add_1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m_fir/m_axis_tdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.408%)  route 0.155ns (48.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.559    -0.588    m_fir/axis_clk
    SLICE_X38Y55         FDRE                                         r  m_fir/m_axis_tdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m_fir/m_axis_tdata_reg[22]/Q
                         net (fo=2, routed)           0.155    -0.269    m_i2s2/tx_data_l_reg[23]_0[22]
    SLICE_X39Y54         FDRE                                         r  m_i2s2/tx_data_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.827    -0.827    m_i2s2/axis_clk
    SLICE_X39Y54         FDRE                                         r  m_i2s2/tx_data_l_reg[22]/C
                         clock pessimism              0.255    -0.572    
                         clock uncertainty            0.213    -0.359    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.070    -0.289    m_i2s2/tx_data_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.562    -0.585    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y32         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  m_fir/m_fir_HP/s_mult_reg[1][7]/Q
                         net (fo=1, routed)           0.082    -0.339    m_fir/m_fir_HP/s_mult_reg_n_0_[1][7]
    SLICE_X11Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  m_fir/m_fir_HP/s_add_0[0][7]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    m_fir/m_fir_HP/s_add_0[0][7]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.231 r  m_fir/m_fir_HP/s_add_0_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    m_fir/m_fir_HP/s_add_0_reg[0][7]_i_1_n_4
    SLICE_X11Y32         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.830    -0.825    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y32         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][7]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.213    -0.359    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.105    -0.254    m_fir/m_fir_HP/s_add_0_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.564    -0.583    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y34         FDRE                                         r  m_fir/m_fir_HP/s_mult_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  m_fir/m_fir_HP/s_mult_reg[1][15]/Q
                         net (fo=1, routed)           0.082    -0.337    m_fir/m_fir_HP/s_mult_reg_n_0_[1][15]
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.292 r  m_fir/m_fir_HP/s_add_0[0][15]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    m_fir/m_fir_HP/s_add_0[0][15]_i_2_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.229 r  m_fir/m_fir_HP/s_add_0_reg[0][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    m_fir/m_fir_HP/s_add_0_reg[0][15]_i_1_n_4
    SLICE_X11Y34         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.832    -0.823    m_fir/m_fir_HP/axis_clk
    SLICE_X11Y34         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[0][15]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.213    -0.357    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.105    -0.252    m_fir/m_fir_HP/s_add_0_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_LP/s_mult_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_LP/s_add_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.556    -0.591    m_fir/m_fir_LP/axis_clk
    SLICE_X12Y23         FDRE                                         r  m_fir/m_fir_LP/s_mult_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  m_fir/m_fir_LP/s_mult_reg[1][11]/Q
                         net (fo=1, routed)           0.082    -0.345    m_fir/m_fir_LP/s_mult_reg[1]_18[11]
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.300 r  m_fir/m_fir_LP/s_add_0[0][11]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    m_fir/m_fir_LP/s_add_0[0][11]_i_2_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.237 r  m_fir/m_fir_LP/s_add_0_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    m_fir/m_fir_LP/s_add_0_reg[0][11]_i_1_n_4
    SLICE_X13Y23         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.823    -0.832    m_fir/m_fir_LP/axis_clk
    SLICE_X13Y23         FDRE                                         r  m_fir/m_fir_LP/s_add_0_reg[0][11]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.213    -0.365    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105    -0.260    m_fir/m_fir_LP/s_add_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 m_fir/m_fir_HP/s_mult_reg[3]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_fir/m_fir_HP/s_add_0_reg[1][39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.235ns (43.225%)  route 0.309ns (56.775%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.658    -0.489    m_fir/m_fir_HP/axis_clk
    DSP48_X0Y19          DSP48E1                                      r  m_fir/m_fir_HP/s_mult_reg[3]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.363 r  m_fir/m_fir_HP/s_mult_reg[3]/P[22]
                         net (fo=1, routed)           0.309    -0.054    m_fir/m_fir_HP/s_mult_reg_n_83_[3]
    SLICE_X10Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.009 r  m_fir/m_fir_HP/s_add_0[1][39]_i_2/O
                         net (fo=1, routed)           0.000    -0.009    m_fir/m_fir_HP/s_add_0[1][39]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.055 r  m_fir/m_fir_HP/s_add_0_reg[1][39]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.055    m_fir/m_fir_HP/s_add_0_reg[1][39]_i_1_n_4
    SLICE_X10Y54         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  m_clk/inst/clkout1_buf/O
                         net (fo=1361, routed)        0.831    -0.823    m_fir/m_fir_HP/axis_clk
    SLICE_X10Y54         FDRE                                         r  m_fir/m_fir_HP/s_add_0_reg[1][39]/C
                         clock pessimism              0.508    -0.315    
                         clock uncertainty            0.213    -0.102    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.134     0.032    m_fir/m_fir_HP/s_add_0_reg[1][39]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.023    





