Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 10 19:28:00 2026
| Host         : SwayamHPLAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.565        0.000                      0                   20        0.280        0.000                      0                   20        3.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.565        0.000                      0                   20        0.280        0.000                      0                   20       19.500        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.565ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.871ns (29.966%)  route 2.036ns (70.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299     0.624 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.661     1.284    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.153     1.437 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     1.961    slowit/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 36.565    

Slack (MET) :             36.565ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.871ns (29.966%)  route 2.036ns (70.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299     0.624 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.661     1.284    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.153     1.437 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     1.961    slowit/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 36.565    

Slack (MET) :             36.565ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.871ns (29.966%)  route 2.036ns (70.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299     0.624 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.661     1.284    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.153     1.437 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     1.961    slowit/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 36.565    

Slack (MET) :             36.565ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.871ns (29.966%)  route 2.036ns (70.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299     0.624 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.661     1.284    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.153     1.437 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_1/O
                         net (fo=4, routed)           0.524     1.961    slowit/slowclk/XLXI_39/XLXN_70
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.408    38.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 36.565    

Slack (MET) :             37.567ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.718ns (34.070%)  route 1.389ns (65.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299     0.624 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.538     1.162    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.205    38.729    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 37.567    

Slack (MET) :             37.567ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.718ns (34.070%)  route 1.389ns (65.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299     0.624 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.538     1.162    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.205    38.729    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 37.567    

Slack (MET) :             37.567ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.718ns (34.070%)  route 1.389ns (65.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299     0.624 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.538     1.162    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.205    38.729    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 37.567    

Slack (MET) :             37.567ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.718ns (34.070%)  route 1.389ns (65.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.299     0.624 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__0/O
                         net (fo=5, routed)           0.538     1.162    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
                         clock pessimism              0.579    39.028    
                         clock uncertainty           -0.094    38.934    
    SLICE_X36Y46         FDRE (Setup_fdre_C_CE)      -0.205    38.729    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 37.567    

Slack (MET) :             37.707ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.746ns (38.385%)  route 1.197ns (61.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.946    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/Q
                         net (fo=2, routed)           0.851     0.325    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.327     0.652 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3_i_1/O
                         net (fo=1, routed)           0.346     0.998    slowit/slowclk/XLXI_37/D_3
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.446    38.451    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
                         clock pessimism              0.604    39.054    
                         clock uncertainty           -0.094    38.960    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.255    38.705    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 37.707    

Slack (MET) :             37.757ns  (required time - arrival time)
  Source:                 slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.593%)  route 1.522ns (72.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.947    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.987     0.496    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.620 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3_i_1__0/O
                         net (fo=1, routed)           0.535     1.155    slowit/slowclk/XLXI_38/D_3
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.450    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
                         clock pessimism              0.604    39.053    
                         clock uncertainty           -0.094    38.959    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.047    38.912    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 37.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.185    -0.293    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.248 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0_i_2/O
                         net (fo=1, routed)           0.000    -0.248    slowit/slowclk/XLXI_38/D_0
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.196    -0.281    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.236 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_i_1__1/O
                         net (fo=1, routed)           0.000    -0.236    slowit/slowclk/XLXI_37/D_0
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091    -0.526    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/Q
                         net (fo=2, routed)           0.219    -0.258    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.043    -0.215 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    slowit/slowclk/XLXI_39/D_3
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_3
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.242    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.043    -0.199 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2_i_1__0/O
                         net (fo=1, routed)           0.000    -0.199    slowit/slowclk/XLXI_38/D_2
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/Q
                         net (fo=2, routed)           0.219    -0.258    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.213 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2_i_1__1/O
                         net (fo=1, routed)           0.000    -0.213    slowit/slowclk/XLXI_39/D_2
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.526    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.183ns (43.181%)  route 0.241ns (56.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.241    -0.236    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.194 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2_i_1/O
                         net (fo=1, routed)           0.000    -0.194    slowit/slowclk/XLXI_37/D_2
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107    -0.510    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/Q
                         net (fo=4, routed)           0.236    -0.242    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1_n_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.197 r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    slowit/slowclk/XLXI_38/D_1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_38/clk_out1
    SLICE_X36Y46         FDRE                                         r  slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.526    slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.580%)  route 0.241ns (56.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.617    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/Q
                         net (fo=5, routed)           0.241    -0.236    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0_n_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1_i_1/O
                         net (fo=1, routed)           0.000    -0.191    slowit/slowclk/XLXI_37/D_1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.857    slowit/slowclk/XLXI_37/clk_out1
    SLICE_X36Y47         FDRE                                         r  slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092    -0.525    slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.183ns (35.784%)  route 0.328ns (64.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/Q
                         net (fo=4, routed)           0.328    -0.149    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.042    -0.107 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1_i_1__1/O
                         net (fo=1, routed)           0.000    -0.107    slowit/slowclk/XLXI_39/D_1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_1
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.159%)  route 0.328ns (63.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.618    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/Q
                         net (fo=4, routed)           0.328    -0.149    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0_n_0
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.104 r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0_i_2__0/O
                         net (fo=1, routed)           0.000    -0.104    slowit/slowclk/XLXI_39/D_0
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.858    slowit/slowclk/XLXI_39/clk_out1
    SLICE_X37Y46         FDRE                                         r  slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    slowit/slowclk/XLXI_39/MSCLK_CNT4ff_0
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.423    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    slowit/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     slowit/slowclk/XLXI_37/MSCLK_CNT4ff_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     slowit/slowclk/XLXI_38/MSCLK_CNT4ff_0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    slowit/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.007ns  (logic 5.914ns (42.218%)  route 8.094ns (57.782%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=48, routed)          4.394     5.846    StateMach/btnR_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.152     5.998 r  StateMach/LOSEhold_i_1/O
                         net (fo=4, routed)           0.461     6.459    StateMach/lose_hold1
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.326     6.785 r  StateMach/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.578     7.363    StateMach/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  StateMach/seg_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.757     8.244    StateMach/hex_out[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.153     8.397 r  StateMach/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.903    10.300    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.007 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.007    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.007ns  (logic 5.916ns (42.234%)  route 8.091ns (57.766%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=48, routed)          4.394     5.846    StateMach/btnR_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.152     5.998 r  StateMach/LOSEhold_i_1/O
                         net (fo=4, routed)           0.461     6.459    StateMach/lose_hold1
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.326     6.785 r  StateMach/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.578     7.363    StateMach/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  StateMach/seg_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.800     8.288    StateMach/hex_out[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.119     8.407 r  StateMach/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.857    10.264    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.007 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.007    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.917ns  (logic 5.585ns (40.129%)  route 8.332ns (59.871%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=48, routed)          4.394     5.846    StateMach/btnR_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.152     5.998 r  StateMach/LOSEhold_i_1/O
                         net (fo=4, routed)           0.860     6.858    StateMach/lose_hold1
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.326     7.184 f  StateMach/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.874     8.059    StateMach/hex_out[3]
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.183 r  StateMach/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.203    10.385    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.917 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.917    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.782ns  (logic 5.712ns (41.448%)  route 8.070ns (58.552%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=48, routed)          4.394     5.846    StateMach/btnR_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.152     5.998 r  StateMach/LOSEhold_i_1/O
                         net (fo=4, routed)           0.461     6.459    StateMach/lose_hold1
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.326     6.785 r  StateMach/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.578     7.363    StateMach/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  StateMach/seg_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.800     8.288    StateMach/hex_out[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.412 r  StateMach/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.835    10.247    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.782 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.782    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.777ns  (logic 5.884ns (42.707%)  route 7.893ns (57.293%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=48, routed)          4.394     5.846    StateMach/btnR_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.152     5.998 r  StateMach/LOSEhold_i_1/O
                         net (fo=4, routed)           0.461     6.459    StateMach/lose_hold1
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.326     6.785 r  StateMach/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.578     7.363    StateMach/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  StateMach/seg_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.796     8.284    StateMach/hex_out[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.118     8.402 r  StateMach/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.065    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.777 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.777    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.748ns  (logic 5.697ns (41.440%)  route 8.051ns (58.560%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=48, routed)          4.394     5.846    StateMach/btnR_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.152     5.998 r  StateMach/LOSEhold_i_1/O
                         net (fo=4, routed)           0.461     6.459    StateMach/lose_hold1
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.326     6.785 r  StateMach/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.578     7.363    StateMach/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  StateMach/seg_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.757     8.244    StateMach/hex_out[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.368 r  StateMach/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860    10.228    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.748 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.748    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.629ns  (logic 5.706ns (41.867%)  route 7.923ns (58.133%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=48, routed)          4.394     5.846    StateMach/btnR_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.152     5.998 r  StateMach/LOSEhold_i_1/O
                         net (fo=4, routed)           0.461     6.459    StateMach/lose_hold1
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.326     6.785 r  StateMach/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.578     7.363    StateMach/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  StateMach/seg_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           0.796     8.284    StateMach/hex_out[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.408 r  StateMach/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.693    10.100    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.629 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.629    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Score/L7/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 3.957ns (48.362%)  route 4.225ns (51.638%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  Score/L7/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Score/L7/Q
                         net (fo=4, routed)           4.225     4.681    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.181 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.181    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Score/L1/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 3.986ns (48.823%)  route 4.178ns (51.177%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  Score/L1/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Score/L1/Q
                         net (fo=4, routed)           4.178     4.634    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.164 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.164    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateMach/S_LOSE/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.431ns (54.575%)  route 3.688ns (45.425%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE                         0.000     0.000 r  StateMach/S_LOSE/C
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  StateMach/S_LOSE/Q
                         net (fo=22, routed)          1.305     1.761    StateMach/fsm_lose
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.885 r  StateMach/an_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.575     2.460    StateMach/an_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.117     2.577 r  StateMach/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.385    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     8.120 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.120    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rand_num/RND1/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_num/RND2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.101%)  route 0.122ns (48.899%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE                         0.000     0.000 r  rand_num/RND1/C
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rand_num/RND1/Q
                         net (fo=2, routed)           0.122     0.250    rand_num/Lfsr[1]
    SLICE_X63Y27         FDRE                                         r  rand_num/RND2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_num/RND3/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tar/Q3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  rand_num/RND3/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rand_num/RND3/Q
                         net (fo=2, routed)           0.128     0.269    Tar/Lfsr[3]
    SLICE_X62Y27         FDRE                                         r  Tar/Q3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_num/RND5/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_num/RND6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  rand_num/RND5/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rand_num/RND5/Q
                         net (fo=2, routed)           0.134     0.282    rand_num/RND5_n_0
    SLICE_X64Y29         FDRE                                         r  rand_num/RND6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_num/RND0/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_num/RND1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.870%)  route 0.119ns (42.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  rand_num/RND0/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rand_num/RND0/Q
                         net (fo=3, routed)           0.119     0.283    rand_num/Lfsr[0]
    SLICE_X63Y28         FDRE                                         r  rand_num/RND1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_num/RND4/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_num/RND5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.128ns (44.956%)  route 0.157ns (55.043%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  rand_num/RND4/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rand_num/RND4/Q
                         net (fo=1, routed)           0.157     0.285    rand_num/RND4_n_0
    SLICE_X64Y29         FDRE                                         r  rand_num/RND5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_num/RND0/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tar/Q0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.698%)  route 0.125ns (43.302%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  rand_num/RND0/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rand_num/RND0/Q
                         net (fo=3, routed)           0.125     0.289    Tar/Lfsr[0]
    SLICE_X62Y28         FDRE                                         r  Tar/Q0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EdgeC/d2/C
                            (rising edge-triggered cell FDRE)
  Destination:            StateMach/S_HOLD/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  EdgeC/d2/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EdgeC/d2/Q
                         net (fo=3, routed)           0.108     0.249    StateMach/Q_1
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.294 r  StateMach/S_HOLD_i_1/O
                         net (fo=1, routed)           0.000     0.294    StateMach/next_6
    SLICE_X59Y27         FDRE                                         r  StateMach/S_HOLD/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EdgeC/d2/C
                            (rising edge-triggered cell FDRE)
  Destination:            StateMach/S_IDLE/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  EdgeC/d2/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EdgeC/d2/Q
                         net (fo=3, routed)           0.109     0.250    EdgeC/Q_1
    SLICE_X59Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.295 r  EdgeC/S_IDLE_i_1/O
                         net (fo=1, routed)           0.000     0.295    StateMach/next_0
    SLICE_X59Y27         FDRE                                         r  StateMach/S_IDLE/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/FF3/C
                            (rising edge-triggered cell FDRE)
  Destination:            RingCount/FF0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.599%)  route 0.131ns (44.401%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  RingCount/FF3/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  RingCount/FF3/Q
                         net (fo=4, routed)           0.131     0.295    RingCount/Ring[3]
    SLICE_X64Y27         FDRE                                         r  RingCount/FF0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_num/RND1/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tar/Q1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.128ns (40.428%)  route 0.189ns (59.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE                         0.000     0.000 r  rand_num/RND1/C
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rand_num/RND1/Q
                         net (fo=2, routed)           0.189     0.317    Tar/Lfsr[1]
    SLICE_X62Y27         FDRE                                         r  Tar/Q1/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    slowit/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  slowit/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    slowit/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    slowit/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  slowit/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    slowit/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





