

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sat Oct  2 00:14:06 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        fir_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      334|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    33|        0|      220|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      162|    -|
|Register             |        -|     -|      585|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    33|      585|      716|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  33|  0| 220|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_276_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln73_2_fu_282_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln73_3_fu_407_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln73_4_fu_335_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln73_5_fu_385_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln73_6_fu_389_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln73_7_fu_395_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln73_8_fu_401_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln73_fu_222_p2    |         +|   0|  0|  39|          32|          32|
    |y                     |         +|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 334|         320|         320|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  49|          9|    1|          9|
    |c_address0       |  37|          7|    4|         28|
    |c_address1       |  31|          6|    4|         24|
    |reg_191          |   9|          2|   32|         64|
    |x_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_ap_vld_preg    |   9|          2|    1|          2|
    |x_blk_n          |   9|          2|    1|          2|
    |x_in_sig         |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 162|         32|   76|        195|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln73_2_reg_457  |  32|   0|   32|          0|
    |add_ln73_4_reg_492  |  32|   0|   32|          0|
    |add_ln73_8_reg_497  |  32|   0|   32|          0|
    |add_ln73_reg_442    |  32|   0|   32|          0|
    |ap_CS_fsm           |   8|   0|    8|          0|
    |c_load_6_reg_462    |  32|   0|   32|          0|
    |mul_ln73_4_reg_477  |  32|   0|   32|          0|
    |reg_191             |  32|   0|   32|          0|
    |shift_reg_0         |  32|   0|   32|          0|
    |shift_reg_1         |  32|   0|   32|          0|
    |shift_reg_2         |  32|   0|   32|          0|
    |shift_reg_3         |  32|   0|   32|          0|
    |shift_reg_4         |  32|   0|   32|          0|
    |shift_reg_5         |  32|   0|   32|          0|
    |shift_reg_6         |  32|   0|   32|          0|
    |shift_reg_7         |  32|   0|   32|          0|
    |shift_reg_8         |  32|   0|   32|          0|
    |shift_reg_9         |  32|   0|   32|          0|
    |x_ap_vld_preg       |   1|   0|    1|          0|
    |x_preg              |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 585|   0|  585|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y           |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld    |  out|    1|      ap_vld|             y|       pointer|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_q0        |   in|   32|   ap_memory|             c|         array|
|c_address1  |  out|    4|   ap_memory|             c|         array|
|c_ce1       |  out|    1|   ap_memory|             c|         array|
|c_q1        |   in|   32|   ap_memory|             c|         array|
|x           |   in|   32|      ap_vld|             x|        scalar|
|x_ap_vld    |   in|    1|      ap_vld|             x|        scalar|
+------------+-----+-----+------------+--------------+--------------+

