
# India-RISC-V-Chip-Tapeout-Week1

## [Day 1 :](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%201)
### [Lab 1 : Introduction to Lab](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%201#lab-1-d1sk2-l1--introduction-to-lab)
### [Lab 2 : Introduction to iverilog gtkwave](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%201#lab-2-d1sk2-l2-lab2--introduction-to-iverilog-gtkwave-part-1)
### [Lab 3 : Yosys 1 good mux](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%201#lab-3-d1sk4-l1--yosys-1-good-mux)

## [Day 2 :](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%202)
### [Lab 4 : Introduction to dot Lib (.lib)](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%202#lab-4--introduction-to-dot-lib-lib)
### [Lab 5 : Hierarchical Synthesis vs Flat Synthesis](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%202#lab-5--hierarchical-synthesis-vs-flat-synthesis)
### [Various Flops Coding Styles and Optimizations](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%202#lab--various-flops-coding-styles-and-optimizations-)

## [Day 3 :](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%203)
### [Lab-6 : Combinational Logic Optimisations](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%203#lab-6--combinational-logic-optimisations)
### [Lab-7 : Sequential Logic Optimisations](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%203#lab-7--sequential-logic-optimisations)


## [Day 4 :](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%204)
###  [Lab : GLS Synthesis Simulation Mismatch](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%204#lab--gls-synthesis-simulation-mismatch)
###  [Lab : Synthesis Simulation Mismatch Blocking Statement](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%204#lab--synthesis-simulation-mismatch-blocking-statement)

## [Day 5 :](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%205)
###  [Lab : Incomplete IF](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%205#lab--incomplete-if)
###  [Lab : Incomplete Overlapping CASE](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%205#lab--incomplete-overlapping-case)
###  [Lab : For and For Generate](https://github.com/sovandeyvlsi/India-RISC-V-Chip-Tapeout/tree/main/Week%201/Day%205#lab--for-and-for-generate)
