Warning (10268): Verilog HDL information at uart_rx.sv(18): always construct contains both blocking and non-blocking assignments File: C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv Line: 18
