INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_add_round_constant.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_add_round_constant
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_finalization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_finalization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_initalization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_key_schedule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_key_schedule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_substitution.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_substitution
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sources_1/new/ascon_truncation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_truncation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/david/AsconMicrocontroller/project_ascon/project_ascon.srcs/sim_1/new/tb_ascon_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ascon_top
