{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534751164887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534751164895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 20 13:16:04 2018 " "Processing started: Mon Aug 20 13:16:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534751164895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751164895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751164895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1534751165449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcentral.v 1 1 " "Found 1 design units, including 1 entities, in source file uartcentral.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartCentral " "Found entity 1: UartCentral" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 3 3 " "Found 3 design units, including 3 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUart " "Found entity 1: TxUart" {  } { { "uart.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182107 ""} { "Info" "ISGN_ENTITY_NAME" "2 RxUart " "Found entity 2: RxUart" {  } { { "uart.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182107 ""} { "Info" "ISGN_ENTITY_NAME" "3 Metronome " "Found entity 3: Metronome" {  } { { "uart.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txuartmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file txuartmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUartManager " "Found entity 1: TxUartManager" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmod.v 1 1 " "Found 1 design units, including 1 entities, in source file testmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPR_Sim " "Found entity 1: PPR_Sim" {  } { { "testmod.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/testmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigroute.v 3 3 " "Found 3 design units, including 3 entities, in source file sigroute.v" { { "Info" "ISGN_ENTITY_NAME" "1 SigRouter " "Found entity 1: SigRouter" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182115 ""} { "Info" "ISGN_ENTITY_NAME" "2 EncSigLatch " "Found entity 2: EncSigLatch" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182115 ""} { "Info" "ISGN_ENTITY_NAME" "3 sigLatch " "Found entity 3: sigLatch" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxuartmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file rxuartmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUartManager " "Found entity 1: RxUartManager" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memmanage.v 1 1 " "Found 1 design units, including 1 entities, in source file memmanage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memManager " "Found entity 1: memManager" {  } { { "memManage.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/memManage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182121 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \";\" Main.v(31) " "Verilog HDL syntax error at Main.v(31) near text: \"<=\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1534751182124 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Main Main.v(1) " "Ignored design unit \"Main\" at Main.v(1) due to previous errors" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1534751182124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 0 0 " "Found 0 design units, including 0 entities, in source file main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmem.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SigMem " "Found entity 1: SigMem" {  } { { "SigMem.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacollector.v 1 1 " "Found 1 design units, including 1 entities, in source file datacollector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataCollector " "Found entity 1: DataCollector" {  } { { "DataCollector.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/DataCollector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iofilter.v 2 2 " "Found 2 design units, including 2 entities, in source file iofilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 inSieve " "Found entity 1: inSieve" {  } { { "IOFilter.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/IOFilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182132 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ranger " "Found entity 2: Ranger" {  } { { "IOFilter.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/IOFilter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockacc.v 1 1 " "Found 1 design units, including 1 entities, in source file clockacc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockAcc " "Found entity 1: ClockAcc" {  } { { "ClockAcc.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 0 0 " "Found 0 design units, including 0 entities, in source file flags.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Stack.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rspace.v 0 0 " "Found 0 design units, including 0 entities, in source file rspace.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greset.v 1 1 " "Found 1 design units, including 1 entities, in source file greset.v" { { "Info" "ISGN_ENTITY_NAME" "1 greset " "Found entity 1: greset" {  } { { "greset.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/greset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature.v 1 1 " "Found 1 design units, including 1 entities, in source file quadrature.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quadrature " "Found entity 1: Quadrature" {  } { { "Quadrature.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Quadrature.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751182146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182146 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534751182309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 20 13:16:22 2018 " "Processing ended: Mon Aug 20 13:16:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534751182309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534751182309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534751182309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182309 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751182966 ""}
