xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../development_tools/vivado201803/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../development_tools/vivado201803/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../development_tools/vivado201803/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../development_tools/vivado201803/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_3,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_3,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_3,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.v,
FIFO_W96_D512.v,verilog,xil_defaultlib,../../../../dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/sim/FIFO_W96_D512.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
