0.7
2020.2
Feb 21 2023
20:06:57
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/AESL_axi_s_gst.v,1685087737,systemVerilog,,,,AESL_axi_s_gst,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/AESL_deadlock_idx0_monitor.v,1685087737,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1685087737,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/AESL_fifo.v,1685087737,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/csv_file_dump.svh,1685087737,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/dataflow_monitor.sv,1685087737,systemVerilog,/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/nodf_module_interface.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/upc_loop_interface.svh,,/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/dump_file_agent.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/csv_file_dump.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/sample_agent.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/loop_sample_agent.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/sample_manager.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/nodf_module_interface.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/nodf_module_monitor.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/upc_loop_interface.svh;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/dump_file_agent.svh,1685087737,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/fifo_para.vh,1685087737,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/gen.autotb.v,1685087737,systemVerilog,,,/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/fifo_para.vh,apatb_gen_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/gen.v,1685087493,systemVerilog,,,,gen,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/gen_flow_control_loop_pipe.v,1685087509,systemVerilog,,,,gen_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/gen_regslice_both.v,1685087509,systemVerilog,,,,gen_regslice_both;gen_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/gen_z_imag_ROM_AUTO_1R.v,1685087490,systemVerilog,,,,gen_z_imag_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/gen_z_real_ROM_AUTO_1R.v,1685087490,systemVerilog,,,,gen_z_real_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/loop_sample_agent.svh,1685087737,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/nodf_module_interface.svh,1685087737,verilog,,,,nodf_module_intf,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/nodf_module_monitor.svh,1685087737,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/sample_agent.svh,1685087737,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/sample_manager.svh,1685087737,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/upc_loop_interface.svh,1685087737,verilog,,,,upc_loop_intf,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/upc_loop_monitor.svh,1685087737,verilog,,,,,,,,,,,,
