$comment
	File created using the following command:
		vcd file skeleton.msim.vcd -direction
$end
$date
	Wed Nov 02 17:26:07 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module skeleton_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var wire 1 # dmem_clock $end
$var wire 1 $ imem_clock $end
$var wire 1 % processor_clock $end
$var wire 1 & regfile_clock $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - imem_clock~output_o $end
$var wire 1 . dmem_clock~output_o $end
$var wire 1 / processor_clock~output_o $end
$var wire 1 0 regfile_clock~output_o $end
$var wire 1 1 clock~input_o $end
$var wire 1 2 reset~input_o $end
$var wire 1 3 imem_clk|clk~0_combout $end
$var wire 1 4 imem_clk|clk~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0$
1%
0&
0'
1(
x)
1*
1+
1,
0-
1.
1/
00
01
12
03
04
$end
#50000
1!
0"
02
11
0/
0.
10
1&
0#
0%
13
#100000
0!
01
1/
1.
00
0&
1#
1%
#150000
1!
11
0/
0.
10
1&
0#
0%
14
1-
1$
03
#200000
0!
01
1/
1.
00
0&
1#
1%
#250000
1!
11
0/
0.
10
1&
0#
0%
04
0-
0$
13
#300000
0!
01
1/
1.
00
0&
1#
1%
#350000
1!
11
0/
0.
10
1&
0#
0%
14
1-
1$
03
#400000
0!
01
1/
1.
00
0&
1#
1%
#450000
1!
11
0/
0.
10
1&
0#
0%
04
0-
0$
13
#500000
0!
01
1/
1.
00
0&
1#
1%
#550000
1!
11
0/
0.
10
1&
0#
0%
14
1-
1$
03
#600000
0!
01
1/
1.
00
0&
1#
1%
#650000
1!
11
0/
0.
10
1&
0#
0%
04
0-
0$
13
#700000
0!
01
1/
1.
00
0&
1#
1%
#750000
1!
11
0/
0.
10
1&
0#
0%
14
1-
1$
03
#800000
0!
01
1/
1.
00
0&
1#
1%
#850000
1!
11
0/
0.
10
1&
0#
0%
04
0-
0$
13
#900000
0!
01
1/
1.
00
0&
1#
1%
#950000
1!
11
0/
0.
10
1&
0#
0%
14
1-
1$
03
#1000000
