Analysis & Synthesis report for computer
Sat Jun 23 00:49:54 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |computer|rx_serial:rsr|state
 11. State Machine - |computer|cpu:cpu|mc_count
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for RAM:ram|altsyncram:ram_rtl_0|altsyncram_7r22:auto_generated
 19. Parameter Settings for User Entity Instance: vga_module:vga
 20. Parameter Settings for User Entity Instance: RAM:ram
 21. Parameter Settings for User Entity Instance: cpu:cpu
 22. Parameter Settings for User Entity Instance: cpu:cpu|ALU:alu
 23. Parameter Settings for User Entity Instance: cpu:cpu|ALU:alu|div:div1
 24. Parameter Settings for Inferred Entity Instance: RAM:ram|altsyncram:ram_rtl_0
 25. Parameter Settings for Inferred Entity Instance: cpu:cpu|ALU:alu|lpm_mult:Mult0
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "vga_module:vga"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 23 00:49:54 2018      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; computer                                   ;
; Top-level Entity Name              ; computer                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 6,121                                      ;
;     Total combinational functions  ; 6,078                                      ;
;     Dedicated logic registers      ; 596                                        ;
; Total registers                    ; 596                                        ;
; Total pins                         ; 87                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 524,288                                    ;
; Embedded Multiplier 9-bit elements ; 2                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; computer           ; computer           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                         ; Library ;
+------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------+---------+
; computer.v                         ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/computer.v                                   ;         ;
; vga_module.v                       ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/vga_module.v                                 ;         ;
; tx_serial.v                        ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/tx_serial.v                                  ;         ;
; rx_serial.v                        ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/rx_serial.v                                  ;         ;
; RAM.v                              ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/RAM.v                                        ;         ;
; cpu.v                              ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/cpu.v                                        ;         ;
; chars.v                            ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/chars.v                                      ;         ;
; div.v                              ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/div.v                                        ;         ;
; alu.v                              ; yes             ; User Verilog HDL File                                 ; C:/Prj/Altera/computer3/alu.v                                        ;         ;
; ram.hex                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Prj/Altera/computer3/ram.hex                                      ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                     ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_7r22.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer3/db/altsyncram_7r22.tdf                       ;         ;
; db/computer.ram0_ram_15119.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Prj/Altera/computer3/db/computer.ram0_ram_15119.hdl.mif           ;         ;
; db/decode_msa.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer3/db/decode_msa.tdf                            ;         ;
; db/mux_lob.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer3/db/mux_lob.tdf                               ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Prj/Altera/computer3/db/mult_7dt.tdf                              ;         ;
+------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 6,121         ;
;                                             ;               ;
; Total combinational functions               ; 6078          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 4748          ;
;     -- 3 input functions                    ; 954           ;
;     -- <=2 input functions                  ; 376           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 5766          ;
;     -- arithmetic mode                      ; 312           ;
;                                             ;               ;
; Total registers                             ; 596           ;
;     -- Dedicated logic registers            ; 596           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 87            ;
; Total memory bits                           ; 524288        ;
; Embedded Multiplier 9-bit elements          ; 2             ;
; Maximum fan-out node                        ; cpu:cpu|ir[3] ;
; Maximum fan-out                             ; 746           ;
; Total fan-out                               ; 26765         ;
; Average fan-out                             ; 3.83          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
; |computer                                 ; 6078 (19)         ; 596 (18)     ; 524288      ; 2            ; 0       ; 1         ; 87   ; 0            ; |computer                                                                                ;              ;
;    |RAM:ram|                              ; 68 (0)            ; 3 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram                                                                        ;              ;
;       |altsyncram:ram_rtl_0|              ; 68 (0)            ; 3 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0                                                   ;              ;
;          |altsyncram_7r22:auto_generated| ; 68 (0)            ; 3 (3)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0|altsyncram_7r22:auto_generated                    ;              ;
;             |decode_msa:decode2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0|altsyncram_7r22:auto_generated|decode_msa:decode2 ;              ;
;             |mux_lob:mux4|                ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0|altsyncram_7r22:auto_generated|mux_lob:mux4       ;              ;
;             |mux_lob:mux5|                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|RAM:ram|altsyncram:ram_rtl_0|altsyncram_7r22:auto_generated|mux_lob:mux5       ;              ;
;    |cpu:cpu|                              ; 5045 (4490)       ; 463 (322)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |computer|cpu:cpu                                                                        ;              ;
;       |ALU:alu|                           ; 555 (402)         ; 141 (52)     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |computer|cpu:cpu|ALU:alu                                                                ;              ;
;          |div:div1|                       ; 153 (153)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|cpu:cpu|ALU:alu|div:div1                                                       ;              ;
;          |lpm_mult:Mult0|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |computer|cpu:cpu|ALU:alu|lpm_mult:Mult0                                                 ;              ;
;             |mult_7dt:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |computer|cpu:cpu|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated                         ;              ;
;    |rx_serial:rsr|                        ; 63 (63)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|rx_serial:rsr                                                                  ;              ;
;    |tx_serial:tsr|                        ; 39 (39)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|tx_serial:tsr                                                                  ;              ;
;    |vga_module:vga|                       ; 844 (125)         ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|vga_module:vga                                                                 ;              ;
;       |chars:chars_1|                     ; 719 (719)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|vga_module:vga|chars:chars_1                                                   ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; Name                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                ;
+------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; RAM:ram|altsyncram:ram_rtl_0|altsyncram_7r22:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; db/computer.ram0_RAM_15119.hdl.mif ;
+------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |computer|rx_serial:rsr|state                                 ;
+-------------------+------------+-------------------+-------------+------------+
; Name              ; state.STOP ; state.SAMPLE_BITS ; state.START ; state.IDLE ;
+-------------------+------------+-------------------+-------------+------------+
; state.IDLE        ; 0          ; 0                 ; 0           ; 0          ;
; state.START       ; 0          ; 0                 ; 1           ; 1          ;
; state.SAMPLE_BITS ; 0          ; 1                 ; 0           ; 1          ;
; state.STOP        ; 1          ; 0                 ; 0           ; 1          ;
+-------------------+------------+-------------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |computer|cpu:cpu|mc_count                                                                                                                            ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; mc_count.0000000000000011 ; mc_count.0000000000000010 ; mc_count.0000000000000001 ; mc_count.0000000000000000 ; mc_count.0000000011111111 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; mc_count.0000000000000000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; mc_count.0000000000000001 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; mc_count.0000000000000010 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; mc_count.0000000000000011 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; mc_count.0000000011111111 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                ; Reason for Removal                     ;
+------------------------------------------------------------------------------+----------------------------------------+
; cpu:cpu|noirq[2..7]                                                          ; Stuck at GND due to stuck port data_in ;
; vga_module:vga|rd~reg0                                                       ; Stuck at VCC due to stuck port data_in ;
; RAM:ram|data2[0]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[1]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[2]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[3]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[4]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[5]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[6]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[7]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[8]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[9]~en                                                          ; Lost fanout                            ;
; RAM:ram|data2[10]~en                                                         ; Lost fanout                            ;
; RAM:ram|data2[11]~en                                                         ; Lost fanout                            ;
; RAM:ram|data2[12]~en                                                         ; Lost fanout                            ;
; RAM:ram|data2[13]~en                                                         ; Lost fanout                            ;
; RAM:ram|data[0]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[1]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[2]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[3]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[4]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[5]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[6]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[7]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[8]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[9]~en                                                           ; Lost fanout                            ;
; RAM:ram|data[10]~en                                                          ; Lost fanout                            ;
; RAM:ram|data[11]~en                                                          ; Lost fanout                            ;
; RAM:ram|data[12]~en                                                          ; Lost fanout                            ;
; RAM:ram|data[13]~en                                                          ; Lost fanout                            ;
; RAM:ram|data[14]~en                                                          ; Lost fanout                            ;
; RAM:ram|data[15]~en                                                          ; Lost fanout                            ;
; vga_module:vga|rd~en                                                         ; Lost fanout                            ;
; irq[2..7]                                                                    ; Stuck at GND due to stuck port data_in ;
; cpu:cpu|ALU:alu|tmp[1]                                                       ; Merged with cpu:cpu|ALU:alu|result[1]  ;
; cpu:cpu|ALU:alu|tmp[0]                                                       ; Merged with cpu:cpu|ALU:alu|result[0]  ;
; cpu:cpu|ALU:alu|tmp[2]                                                       ; Merged with cpu:cpu|ALU:alu|result[2]  ;
; cpu:cpu|ALU:alu|tmp[3]                                                       ; Merged with cpu:cpu|ALU:alu|result[3]  ;
; cpu:cpu|ALU:alu|tmp[4]                                                       ; Merged with cpu:cpu|ALU:alu|result[4]  ;
; cpu:cpu|ALU:alu|tmp[5]                                                       ; Merged with cpu:cpu|ALU:alu|result[5]  ;
; cpu:cpu|ALU:alu|tmp[6]                                                       ; Merged with cpu:cpu|ALU:alu|result[6]  ;
; cpu:cpu|ALU:alu|tmp[7]                                                       ; Merged with cpu:cpu|ALU:alu|result[7]  ;
; cpu:cpu|ALU:alu|tmp[8]                                                       ; Merged with cpu:cpu|ALU:alu|result[8]  ;
; cpu:cpu|ALU:alu|tmp[9]                                                       ; Merged with cpu:cpu|ALU:alu|result[9]  ;
; cpu:cpu|ALU:alu|tmp[10]                                                      ; Merged with cpu:cpu|ALU:alu|result[10] ;
; cpu:cpu|ALU:alu|tmp[11]                                                      ; Merged with cpu:cpu|ALU:alu|result[11] ;
; cpu:cpu|ALU:alu|tmp[12]                                                      ; Merged with cpu:cpu|ALU:alu|result[12] ;
; cpu:cpu|ALU:alu|tmp[13]                                                      ; Merged with cpu:cpu|ALU:alu|result[13] ;
; cpu:cpu|ALU:alu|tmp[14]                                                      ; Merged with cpu:cpu|ALU:alu|result[14] ;
; cpu:cpu|ALU:alu|tmp[15]                                                      ; Merged with cpu:cpu|ALU:alu|result[15] ;
; cpu:cpu|ALU:alu|flags[3]                                                     ; Merged with cpu:cpu|ALU:alu|result[15] ;
; cpu:cpu|irq_count[2..9,11..15]                                               ; Merged with cpu:cpu|irq_count[10]      ;
; cpu:cpu|irq_count[10]                                                        ; Stuck at GND due to stuck port data_in ;
; vga_module:vga|addr[14]                                                      ; Stuck at GND due to stuck port data_in ;
; rx_serial:rsr|state~6                                                        ; Lost fanout                            ;
; rx_serial:rsr|state~7                                                        ; Lost fanout                            ;
; rx_serial:rsr|state~8                                                        ; Lost fanout                            ;
; rx_serial:rsr|state~9                                                        ; Lost fanout                            ;
; rx_serial:rsr|state~10                                                       ; Lost fanout                            ;
; cpu:cpu|mc_count~2                                                           ; Lost fanout                            ;
; cpu:cpu|mc_count~3                                                           ; Lost fanout                            ;
; cpu:cpu|mc_count~5                                                           ; Lost fanout                            ;
; cpu:cpu|mc_count~6                                                           ; Lost fanout                            ;
; cpu:cpu|mc_count~7                                                           ; Lost fanout                            ;
; cpu:cpu|mc_count~8                                                           ; Lost fanout                            ;
; cpu:cpu|mc_count~9                                                           ; Lost fanout                            ;
; cpu:cpu|mc_count~10                                                          ; Lost fanout                            ;
; cpu:cpu|mc_count~11                                                          ; Lost fanout                            ;
; cpu:cpu|mc_count~12                                                          ; Lost fanout                            ;
; cpu:cpu|mc_count~13                                                          ; Lost fanout                            ;
; cpu:cpu|mc_count~14                                                          ; Lost fanout                            ;
; cpu:cpu|mc_count~15                                                          ; Lost fanout                            ;
; cpu:cpu|mc_count~16                                                          ; Lost fanout                            ;
; cpu:cpu|mc_count~17                                                          ; Lost fanout                            ;
; RAM:ram|altsyncram:ram_rtl_0|altsyncram_7r22:auto_generated|address_reg_b[1] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 97                                       ;                                        ;
+------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------+---------------------------+-------------------------------------------------------------------------------------+
; cpu:cpu|noirq[7]       ; Stuck at GND              ; RAM:ram|data[0]~en, RAM:ram|data[1]~en, RAM:ram|data[2]~en, RAM:ram|data[3]~en,     ;
;                        ; due to stuck port data_in ; RAM:ram|data[4]~en, RAM:ram|data[5]~en, RAM:ram|data[6]~en, RAM:ram|data[7]~en,     ;
;                        ;                           ; RAM:ram|data[8]~en, RAM:ram|data[9]~en, RAM:ram|data[10]~en, RAM:ram|data[11]~en,   ;
;                        ;                           ; RAM:ram|data[12]~en, RAM:ram|data[13]~en, RAM:ram|data[14]~en, RAM:ram|data[15]~en, ;
;                        ;                           ; cpu:cpu|irq_count[10]                                                               ;
; vga_module:vga|rd~reg0 ; Stuck at VCC              ; vga_module:vga|rd~en                                                                ;
;                        ; due to stuck port data_in ;                                                                                     ;
+------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 596   ;
; Number of registers using Synchronous Clear  ; 261   ;
; Number of registers using Synchronous Load   ; 62    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 488   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; timer_reset                            ; 45      ;
; cpu:cpu|memrd                          ; 16      ;
; rx_serial:rsr|rx2                      ; 2       ;
; rx_serial:rsr|rx1                      ; 2       ;
; rx_serial:rsr|rx3                      ; 1       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------+
; Registers Packed Into Inferred Megafunctions      ;
+------------------------+-------------------+------+
; Register Name          ; Megafunction      ; Type ;
+------------------------+-------------------+------+
; RAM:ram|data[0]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[1]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[2]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[3]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[4]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[5]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[6]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[7]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[8]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[9]~reg0   ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[10]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[11]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[12]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[13]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[14]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data[15]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[0]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[1]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[2]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[3]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[4]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[5]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[6]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[7]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[8]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[9]~reg0  ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[10]~reg0 ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[11]~reg0 ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[12]~reg0 ; RAM:ram|ram_rtl_0 ; RAM  ;
; RAM:ram|data2[13]~reg0 ; RAM:ram|ram_rtl_0 ; RAM  ;
+------------------------+-------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |computer|cpu:cpu|ALU:alu|div:div1|n[0] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |computer|reset_counter[4]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |computer|rx_serial:rsr|char1[2]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |computer|cpu:cpu|irq_count[1]          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |computer|cpu:cpu|ALU:alu|div:div1|Q[8] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |computer|vga_module:vga|x[8]           ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |computer|tx_serial:tsr|counter[4]      ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |computer|vga_module:vga|y[2]           ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |computer|cpu:cpu|ALU:alu|high[4]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |computer|tx_serial:tsr|state[3]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |computer|vga_module:vga|addr[0]        ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |computer|vga_module:vga|addr[11]       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |computer|cpu:cpu|div_counter[0]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |computer|cpu:cpu|LED[0]                ;
; 7:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |computer|rx_serial:rsr|rx_counter[12]  ;
; 26:1               ; 16 bits   ; 272 LEs       ; 32 LEs               ; 240 LEs                ; Yes        ; |computer|cpu:cpu|mbr[2]                ;
; 36:1               ; 12 bits   ; 288 LEs       ; 48 LEs               ; 240 LEs                ; Yes        ; |computer|cpu:cpu|data_to_write[5]      ;
; 38:1               ; 4 bits    ; 100 LEs       ; 16 LEs               ; 84 LEs                 ; Yes        ; |computer|cpu:cpu|data_to_write[0]      ;
; 35:1               ; 4 bits    ; 92 LEs        ; 8 LEs                ; 84 LEs                 ; Yes        ; |computer|cpu:cpu|f[0]                  ;
; 50:1               ; 15 bits   ; 495 LEs       ; 90 LEs               ; 405 LEs                ; Yes        ; |computer|cpu:cpu|pc[0]                 ;
; 121:1              ; 15 bits   ; 1200 LEs      ; 180 LEs              ; 1020 LEs               ; Yes        ; |computer|cpu:cpu|addr[0]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |computer|vga_module:vga|r              ;
; 22:1               ; 16 bits   ; 224 LEs       ; 16 LEs               ; 208 LEs                ; Yes        ; |computer|cpu:cpu|alu_a[0]              ;
; 26:1               ; 16 bits   ; 272 LEs       ; 32 LEs               ; 240 LEs                ; Yes        ; |computer|cpu:cpu|alu_b[13]             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |computer|rx_serial:rsr|rx_bit_count    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |computer|cpu:cpu|div_counter           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |computer|cpu:cpu|mc_count              ;
; 16:1               ; 16 bits   ; 160 LEs       ; 112 LEs              ; 48 LEs                 ; No         ; |computer|cpu:cpu|Mux411                ;
; 16:1               ; 16 bits   ; 160 LEs       ; 112 LEs              ; 48 LEs                 ; No         ; |computer|cpu:cpu|Mux1478               ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; No         ; |computer|cpu:cpu|ALU:alu|Mux8          ;
; 19:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; No         ; |computer|cpu:cpu|ALU:alu|Mux15         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |computer|rx_serial:rsr|state           ;
; 22:1               ; 8 bits    ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |computer|cpu:cpu|ALU:alu|Mux16         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 32 LEs               ; 28 LEs                 ; No         ; |computer|cpu:cpu|ALU:alu|Mux27         ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |computer|cpu:cpu|ALU:alu|Mux28         ;
; 15:1               ; 15 bits   ; 150 LEs       ; 15 LEs               ; 135 LEs                ; No         ; |computer|cpu:cpu|Mux518                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for RAM:ram|altsyncram:ram_rtl_0|altsyncram_7r22:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_module:vga ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:ram ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; N              ; 16    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; N              ; 10000 ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|ALU:alu ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 10000 ; Unsigned Binary                     ;
; ALU_OP_COUNT   ; 4     ; Signed Integer                      ;
; FLAGS_COUNT    ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|ALU:alu|div:div1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 10000 ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:ram|altsyncram:ram_rtl_0            ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                    ; Untyped        ;
; WIDTH_A                            ; 16                                 ; Untyped        ;
; WIDTHAD_A                          ; 15                                 ; Untyped        ;
; NUMWORDS_A                         ; 32768                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 16                                 ; Untyped        ;
; WIDTHAD_B                          ; 15                                 ; Untyped        ;
; NUMWORDS_B                         ; 32768                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/computer.ram0_RAM_15119.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7r22                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu|ALU:alu|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                         ;
+-------------------------------------------+------------------------------+
; Name                                      ; Value                        ;
+-------------------------------------------+------------------------------+
; Number of entity instances                ; 1                            ;
; Entity Instance                           ; RAM:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT              ;
;     -- WIDTH_A                            ; 16                           ;
;     -- NUMWORDS_A                         ; 32768                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                 ;
;     -- WIDTH_B                            ; 16                           ;
;     -- NUMWORDS_B                         ; 32768                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                     ;
+-------------------------------------------+------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 1                              ;
; Entity Instance                       ; cpu:cpu|ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 32                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_module:vga"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; wr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat Jun 23 00:48:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file computer.v
    Info (12023): Found entity 1: computer
Info (12021): Found 1 design units, including 1 entities, in source file vga_module.v
    Info (12023): Found entity 1: vga_module
Info (12021): Found 1 design units, including 1 entities, in source file tx_serial.v
    Info (12023): Found entity 1: tx_serial
Info (12021): Found 1 design units, including 1 entities, in source file rx_serial.v
    Info (12023): Found entity 1: rx_serial
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file chars.v
    Info (12023): Found entity 1: chars
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: div
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "computer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at computer.v(169): object "txoe" assigned a value but never read
Info (12128): Elaborating entity "vga_module" for hierarchy "vga_module:vga"
Warning (10230): Verilog HDL assignment warning at vga_module.v(129): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at vga_module.v(137): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at vga_module.v(149): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "chars" for hierarchy "vga_module:vga|chars:chars_1"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:ram"
Warning (10850): Verilog HDL warning at RAM.v(45): number of words (507) in memory file does not match the number of elements in the address range [0:32767]
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu"
Warning (10036): Verilog HDL or VHDL warning at cpu.v(79): object "halt" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at cpu.v(270): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at cpu.v(300): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at cpu.v(304): truncated value with size 16 to match size of target (8)
Info (10264): Verilog HDL Case Statement information at cpu.v(294): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(325): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(343): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(362): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(408): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(431): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(461): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(647): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(675): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(696): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(742): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(760): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(779): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(802): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(826): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(850): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(868): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(887): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(910): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(934): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(965): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(983): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1002): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1025): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1049): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1073): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1091): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1110): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1133): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1157): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1181): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1199): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1218): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1241): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1265): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1295): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1312): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1330): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1353): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1376): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1405): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1423): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1456): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1491): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1526): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1544): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1578): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1613): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1648): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1666): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1699): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1734): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1776): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1795): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1815): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1839): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1864): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1889): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1918): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1949): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(1983): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2018): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2060): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2084): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2117): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2143): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2161): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2180): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2203): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2227): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2251): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2269): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2288): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2311): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at cpu.v(2335): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:cpu|ALU:alu"
Info (12128): Elaborating entity "div" for hierarchy "cpu:cpu|ALU:alu|div:div1"
Info (12128): Elaborating entity "rx_serial" for hierarchy "rx_serial:rsr"
Warning (10036): Verilog HDL or VHDL warning at rx_serial.v(23): object "rx4" assigned a value but never read
Info (12128): Elaborating entity "tx_serial" for hierarchy "tx_serial:tsr"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "rx_serial:rsr|rx_data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data2[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:ram|data[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vga_module:vga|rd" feeding internal logic into a wire
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INIT_FILE set to db/computer.ram0_RAM_15119.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:cpu|ALU:alu|Mult0"
Info (12130): Elaborated megafunction instantiation "RAM:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INIT_FILE" = "db/computer.ram0_RAM_15119.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7r22.tdf
    Info (12023): Found entity 1: altsyncram_7r22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob
Info (12130): Elaborated megafunction instantiation "cpu:cpu|ALU:alu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cpu:cpu|ALU:alu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "gpio0[25]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "gpio0[27]" has no driver
    Warning (13040): Bidir "gpio0[2]" has no driver
    Warning (13040): Bidir "gpio0[4]" has no driver
    Warning (13040): Bidir "gpio0[6]" has no driver
    Warning (13040): Bidir "gpio0[8]" has no driver
    Warning (13040): Bidir "gpio0[9]" has no driver
    Warning (13040): Bidir "gpio0[10]" has no driver
    Warning (13040): Bidir "gpio0[11]" has no driver
    Warning (13040): Bidir "gpio0[12]" has no driver
    Warning (13040): Bidir "gpio0[13]" has no driver
    Warning (13040): Bidir "gpio0[14]" has no driver
    Warning (13040): Bidir "gpio0[15]" has no driver
    Warning (13040): Bidir "gpio0[16]" has no driver
    Warning (13040): Bidir "gpio0[17]" has no driver
    Warning (13040): Bidir "gpio0[18]" has no driver
    Warning (13040): Bidir "gpio0[19]" has no driver
    Warning (13040): Bidir "gpio0[20]" has no driver
    Warning (13040): Bidir "gpio0[21]" has no driver
    Warning (13040): Bidir "gpio0[22]" has no driver
    Warning (13040): Bidir "gpio0[23]" has no driver
    Warning (13040): Bidir "gpio0[24]" has no driver
    Warning (13040): Bidir "gpio0[26]" has no driver
    Warning (13040): Bidir "gpio0[28]" has no driver
    Warning (13040): Bidir "gpio0[29]" has no driver
    Warning (13040): Bidir "gpio0[30]" has no driver
    Warning (13040): Bidir "gpio0[31]" has no driver
    Warning (13040): Bidir "gpio0[32]" has no driver
    Warning (13040): Bidir "gpio0[33]" has no driver
    Warning (13040): Bidir "gpio1[0]" has no driver
    Warning (13040): Bidir "gpio1[1]" has no driver
    Warning (13040): Bidir "gpio1[2]" has no driver
    Warning (13040): Bidir "gpio1[3]" has no driver
    Warning (13040): Bidir "gpio1[4]" has no driver
    Warning (13040): Bidir "gpio1[5]" has no driver
    Warning (13040): Bidir "gpio1[6]" has no driver
    Warning (13040): Bidir "gpio1[7]" has no driver
    Warning (13040): Bidir "gpio1[8]" has no driver
    Warning (13040): Bidir "gpio1[9]" has no driver
    Warning (13040): Bidir "gpio1[10]" has no driver
    Warning (13040): Bidir "gpio1[11]" has no driver
    Warning (13040): Bidir "gpio1[12]" has no driver
    Warning (13040): Bidir "gpio1[13]" has no driver
    Warning (13040): Bidir "gpio1[14]" has no driver
    Warning (13040): Bidir "gpio1[15]" has no driver
    Warning (13040): Bidir "gpio1[16]" has no driver
    Warning (13040): Bidir "gpio1[17]" has no driver
    Warning (13040): Bidir "gpio1[18]" has no driver
    Warning (13040): Bidir "gpio1[19]" has no driver
    Warning (13040): Bidir "gpio1[20]" has no driver
    Warning (13040): Bidir "gpio1[21]" has no driver
    Warning (13040): Bidir "gpio1[22]" has no driver
    Warning (13040): Bidir "gpio1[23]" has no driver
    Warning (13040): Bidir "gpio1[24]" has no driver
    Warning (13040): Bidir "gpio1[25]" has no driver
    Warning (13040): Bidir "gpio1[26]" has no driver
    Warning (13040): Bidir "gpio1[27]" has no driver
    Warning (13040): Bidir "gpio1[28]" has no driver
    Warning (13040): Bidir "gpio1[29]" has no driver
    Warning (13040): Bidir "gpio1[30]" has no driver
    Warning (13040): Bidir "gpio1[31]" has no driver
    Warning (13040): Bidir "gpio1[32]" has no driver
    Warning (13040): Bidir "gpio1[33]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "gpio0[0]~synth"
    Warning (13010): Node "gpio0[1]~synth"
    Warning (13010): Node "gpio0[3]~synth"
    Warning (13010): Node "gpio0[5]~synth"
    Warning (13010): Node "gpio0[7]~synth"
    Warning (13010): Node "gpio0[25]~synth"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 51 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Prj/Altera/computer3/computer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "gpio0_IN[0]"
    Warning (15610): No output dependent on input pin "gpio0_IN[1]"
    Warning (15610): No output dependent on input pin "gpio1_IN[0]"
    Warning (15610): No output dependent on input pin "gpio1_IN[1]"
Info (21057): Implemented 6315 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 6162 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 4670 megabytes
    Info: Processing ended: Sat Jun 23 00:49:55 2018
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Prj/Altera/computer3/computer.map.smsg.


