ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f2xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	SystemInit:
  25              	.LFB72:
  26              		.file 1 "Core/Src/system_stm32f2xx.c"
   1:Core/Src/system_stm32f2xx.c **** /**
   2:Core/Src/system_stm32f2xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f2xx.c ****   * @file    system_stm32f2xx.c
   4:Core/Src/system_stm32f2xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f2xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f2xx.c ****   *             
   7:Core/Src/system_stm32f2xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Core/Src/system_stm32f2xx.c ****   *   user application:
   9:Core/Src/system_stm32f2xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32f2xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32f2xx.c ****   *                      the "startup_stm32f2xx.s" file.
  12:Core/Src/system_stm32f2xx.c ****   *
  13:Core/Src/system_stm32f2xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32f2xx.c ****   *                                  by the user application to setup the SysTick 
  15:Core/Src/system_stm32f2xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32f2xx.c ****   *                                     
  17:Core/Src/system_stm32f2xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32f2xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32f2xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32f2xx.c ****   *
  21:Core/Src/system_stm32f2xx.c ****   ******************************************************************************
  22:Core/Src/system_stm32f2xx.c ****   * @attention
  23:Core/Src/system_stm32f2xx.c ****   *
  24:Core/Src/system_stm32f2xx.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  25:Core/Src/system_stm32f2xx.c ****   * All rights reserved.</center></h2>
  26:Core/Src/system_stm32f2xx.c ****   *
  27:Core/Src/system_stm32f2xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  28:Core/Src/system_stm32f2xx.c ****   * the "License"; You may not use this file except in compliance with the
  29:Core/Src/system_stm32f2xx.c ****   * License. You may obtain a copy of the License at:
  30:Core/Src/system_stm32f2xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  31:Core/Src/system_stm32f2xx.c ****   *
  32:Core/Src/system_stm32f2xx.c ****   ******************************************************************************
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 2


  33:Core/Src/system_stm32f2xx.c ****   */
  34:Core/Src/system_stm32f2xx.c **** 
  35:Core/Src/system_stm32f2xx.c **** /** @addtogroup CMSIS
  36:Core/Src/system_stm32f2xx.c ****   * @{
  37:Core/Src/system_stm32f2xx.c ****   */
  38:Core/Src/system_stm32f2xx.c **** 
  39:Core/Src/system_stm32f2xx.c **** /** @addtogroup stm32f2xx_system
  40:Core/Src/system_stm32f2xx.c ****   * @{
  41:Core/Src/system_stm32f2xx.c ****   */  
  42:Core/Src/system_stm32f2xx.c ****   
  43:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Includes
  44:Core/Src/system_stm32f2xx.c ****   * @{
  45:Core/Src/system_stm32f2xx.c ****   */
  46:Core/Src/system_stm32f2xx.c **** 
  47:Core/Src/system_stm32f2xx.c **** #include "stm32f2xx.h"
  48:Core/Src/system_stm32f2xx.c **** 
  49:Core/Src/system_stm32f2xx.c **** #if !defined  (HSE_VALUE) 
  50:Core/Src/system_stm32f2xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  51:Core/Src/system_stm32f2xx.c **** #endif /* HSE_VALUE */
  52:Core/Src/system_stm32f2xx.c **** 
  53:Core/Src/system_stm32f2xx.c **** #if !defined  (HSI_VALUE)
  54:Core/Src/system_stm32f2xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  55:Core/Src/system_stm32f2xx.c **** #endif /* HSI_VALUE */
  56:Core/Src/system_stm32f2xx.c **** 
  57:Core/Src/system_stm32f2xx.c **** /**
  58:Core/Src/system_stm32f2xx.c ****   * @}
  59:Core/Src/system_stm32f2xx.c ****   */
  60:Core/Src/system_stm32f2xx.c **** 
  61:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_TypesDefinitions
  62:Core/Src/system_stm32f2xx.c ****   * @{
  63:Core/Src/system_stm32f2xx.c ****   */
  64:Core/Src/system_stm32f2xx.c **** 
  65:Core/Src/system_stm32f2xx.c **** /**
  66:Core/Src/system_stm32f2xx.c ****   * @}
  67:Core/Src/system_stm32f2xx.c ****   */
  68:Core/Src/system_stm32f2xx.c **** 
  69:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Defines
  70:Core/Src/system_stm32f2xx.c ****   * @{
  71:Core/Src/system_stm32f2xx.c ****   */
  72:Core/Src/system_stm32f2xx.c **** /************************* Miscellaneous Configuration ************************/
  73:Core/Src/system_stm32f2xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
  74:Core/Src/system_stm32f2xx.c ****      on STM322xG_EVAL board as data memory  */
  75:Core/Src/system_stm32f2xx.c **** /* #define DATA_IN_ExtSRAM */
  76:Core/Src/system_stm32f2xx.c **** 
  77:Core/Src/system_stm32f2xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  78:Core/Src/system_stm32f2xx.c ****          configuration. */
  79:Core/Src/system_stm32f2xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  80:Core/Src/system_stm32f2xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  81:Core/Src/system_stm32f2xx.c ****      remap of boot address selected */
  82:Core/Src/system_stm32f2xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  83:Core/Src/system_stm32f2xx.c **** 
  84:Core/Src/system_stm32f2xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  85:Core/Src/system_stm32f2xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  86:Core/Src/system_stm32f2xx.c ****      in Sram else user remap will be done in Flash. */
  87:Core/Src/system_stm32f2xx.c **** /* #define VECT_TAB_SRAM */
  88:Core/Src/system_stm32f2xx.c **** #if defined(VECT_TAB_SRAM)
  89:Core/Src/system_stm32f2xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 3


  90:Core/Src/system_stm32f2xx.c ****                                                      This value must be a multiple of 0x200. */
  91:Core/Src/system_stm32f2xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
  92:Core/Src/system_stm32f2xx.c ****                                                      This value must be a multiple of 0x200. */
  93:Core/Src/system_stm32f2xx.c **** #else
  94:Core/Src/system_stm32f2xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
  95:Core/Src/system_stm32f2xx.c ****                                                      This value must be a multiple of 0x200. */
  96:Core/Src/system_stm32f2xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
  97:Core/Src/system_stm32f2xx.c ****                                                      This value must be a multiple of 0x200. */
  98:Core/Src/system_stm32f2xx.c **** #endif /* VECT_TAB_SRAM */
  99:Core/Src/system_stm32f2xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 100:Core/Src/system_stm32f2xx.c **** 
 101:Core/Src/system_stm32f2xx.c **** /******************************************************************************/
 102:Core/Src/system_stm32f2xx.c **** 
 103:Core/Src/system_stm32f2xx.c **** /**
 104:Core/Src/system_stm32f2xx.c ****   * @}
 105:Core/Src/system_stm32f2xx.c ****   */
 106:Core/Src/system_stm32f2xx.c **** 
 107:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Macros
 108:Core/Src/system_stm32f2xx.c ****   * @{
 109:Core/Src/system_stm32f2xx.c ****   */
 110:Core/Src/system_stm32f2xx.c **** 
 111:Core/Src/system_stm32f2xx.c **** /**
 112:Core/Src/system_stm32f2xx.c ****   * @}
 113:Core/Src/system_stm32f2xx.c ****   */
 114:Core/Src/system_stm32f2xx.c **** 
 115:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Variables
 116:Core/Src/system_stm32f2xx.c ****   * @{
 117:Core/Src/system_stm32f2xx.c ****   */
 118:Core/Src/system_stm32f2xx.c ****   
 119:Core/Src/system_stm32f2xx.c ****   /* This variable can be updated in Three ways :
 120:Core/Src/system_stm32f2xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 121:Core/Src/system_stm32f2xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 122:Core/Src/system_stm32f2xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 123:Core/Src/system_stm32f2xx.c ****          Note: If you use this function to configure the system clock; then there
 124:Core/Src/system_stm32f2xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 125:Core/Src/system_stm32f2xx.c ****                variable is updated automatically.
 126:Core/Src/system_stm32f2xx.c ****   */
 127:Core/Src/system_stm32f2xx.c ****   uint32_t SystemCoreClock = 16000000;
 128:Core/Src/system_stm32f2xx.c ****   const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 129:Core/Src/system_stm32f2xx.c ****   const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 130:Core/Src/system_stm32f2xx.c **** /**
 131:Core/Src/system_stm32f2xx.c ****   * @}
 132:Core/Src/system_stm32f2xx.c ****   */
 133:Core/Src/system_stm32f2xx.c **** 
 134:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_FunctionPrototypes
 135:Core/Src/system_stm32f2xx.c ****   * @{
 136:Core/Src/system_stm32f2xx.c ****   */
 137:Core/Src/system_stm32f2xx.c **** 
 138:Core/Src/system_stm32f2xx.c **** #ifdef DATA_IN_ExtSRAM
 139:Core/Src/system_stm32f2xx.c ****   static void SystemInit_ExtMemCtl(void); 
 140:Core/Src/system_stm32f2xx.c **** #endif /* DATA_IN_ExtSRAM */
 141:Core/Src/system_stm32f2xx.c **** 
 142:Core/Src/system_stm32f2xx.c **** /**
 143:Core/Src/system_stm32f2xx.c ****   * @}
 144:Core/Src/system_stm32f2xx.c ****   */
 145:Core/Src/system_stm32f2xx.c **** 
 146:Core/Src/system_stm32f2xx.c **** /** @addtogroup STM32F2xx_System_Private_Functions
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 4


 147:Core/Src/system_stm32f2xx.c ****   * @{
 148:Core/Src/system_stm32f2xx.c ****   */
 149:Core/Src/system_stm32f2xx.c **** 
 150:Core/Src/system_stm32f2xx.c **** /**
 151:Core/Src/system_stm32f2xx.c ****   * @brief  Setup the microcontroller system
 152:Core/Src/system_stm32f2xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 153:Core/Src/system_stm32f2xx.c ****   *         SystemFrequency variable.
 154:Core/Src/system_stm32f2xx.c ****   * @param  None
 155:Core/Src/system_stm32f2xx.c ****   * @retval None
 156:Core/Src/system_stm32f2xx.c ****   */
 157:Core/Src/system_stm32f2xx.c **** void SystemInit(void)
 158:Core/Src/system_stm32f2xx.c **** {
  27              		.loc 1 158 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 159:Core/Src/system_stm32f2xx.c **** #ifdef DATA_IN_ExtSRAM
 160:Core/Src/system_stm32f2xx.c ****   SystemInit_ExtMemCtl(); 
 161:Core/Src/system_stm32f2xx.c **** #endif /* DATA_IN_ExtSRAM */
 162:Core/Src/system_stm32f2xx.c **** 
 163:Core/Src/system_stm32f2xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 164:Core/Src/system_stm32f2xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 165:Core/Src/system_stm32f2xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 166:Core/Src/system_stm32f2xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 167:Core/Src/system_stm32f2xx.c **** }
  32              		.loc 1 167 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE72:
  37              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  38              		.align	1
  39              		.global	SystemCoreClockUpdate
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  44              	SystemCoreClockUpdate:
  45              	.LFB73:
 168:Core/Src/system_stm32f2xx.c **** 
 169:Core/Src/system_stm32f2xx.c **** /**
 170:Core/Src/system_stm32f2xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 171:Core/Src/system_stm32f2xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 172:Core/Src/system_stm32f2xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 173:Core/Src/system_stm32f2xx.c ****   *         other parameters.
 174:Core/Src/system_stm32f2xx.c ****   *           
 175:Core/Src/system_stm32f2xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 176:Core/Src/system_stm32f2xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 177:Core/Src/system_stm32f2xx.c ****   *         based on this variable will be incorrect.         
 178:Core/Src/system_stm32f2xx.c ****   *     
 179:Core/Src/system_stm32f2xx.c ****   * @note   - The system frequency computed by this function is not the real 
 180:Core/Src/system_stm32f2xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 181:Core/Src/system_stm32f2xx.c ****   *           constant and the selected clock source:
 182:Core/Src/system_stm32f2xx.c ****   *             
 183:Core/Src/system_stm32f2xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 184:Core/Src/system_stm32f2xx.c ****   *                                              
 185:Core/Src/system_stm32f2xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 186:Core/Src/system_stm32f2xx.c ****   *                          
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 5


 187:Core/Src/system_stm32f2xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 188:Core/Src/system_stm32f2xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 189:Core/Src/system_stm32f2xx.c ****   *         
 190:Core/Src/system_stm32f2xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f2xx_hal_conf.h file (default value
 191:Core/Src/system_stm32f2xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 192:Core/Src/system_stm32f2xx.c ****   *             in voltage and temperature.   
 193:Core/Src/system_stm32f2xx.c ****   *    
 194:Core/Src/system_stm32f2xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f2xx_hal_conf.h file (its value
 195:Core/Src/system_stm32f2xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 196:Core/Src/system_stm32f2xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 197:Core/Src/system_stm32f2xx.c ****   *              may have wrong result.
 198:Core/Src/system_stm32f2xx.c ****   *                
 199:Core/Src/system_stm32f2xx.c ****   *         - The result of this function could be not correct when using fractional
 200:Core/Src/system_stm32f2xx.c ****   *           value for HSE crystal.
 201:Core/Src/system_stm32f2xx.c ****   *     
 202:Core/Src/system_stm32f2xx.c ****   * @param  None
 203:Core/Src/system_stm32f2xx.c ****   * @retval None
 204:Core/Src/system_stm32f2xx.c ****   */
 205:Core/Src/system_stm32f2xx.c **** void SystemCoreClockUpdate(void)
 206:Core/Src/system_stm32f2xx.c **** {
  46              		.loc 1 206 1 view -0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 0, uses_anonymous_args = 0
  50              		@ link register save eliminated.
 207:Core/Src/system_stm32f2xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  51              		.loc 1 207 3 view .LVU3
  52              	.LVL0:
 208:Core/Src/system_stm32f2xx.c ****   
 209:Core/Src/system_stm32f2xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 210:Core/Src/system_stm32f2xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  53              		.loc 1 210 3 view .LVU4
  54              		.loc 1 210 12 is_stmt 0 view .LVU5
  55 0000 224B     		ldr	r3, .L10
  56 0002 9B68     		ldr	r3, [r3, #8]
  57              		.loc 1 210 7 view .LVU6
  58 0004 03F00C03 		and	r3, r3, #12
  59              	.LVL1:
 211:Core/Src/system_stm32f2xx.c **** 
 212:Core/Src/system_stm32f2xx.c ****   switch (tmp)
  60              		.loc 1 212 3 is_stmt 1 view .LVU7
  61 0008 042B     		cmp	r3, #4
  62 000a 14D0     		beq	.L3
  63 000c 082B     		cmp	r3, #8
  64 000e 16D0     		beq	.L4
  65 0010 1BB1     		cbz	r3, .L9
 213:Core/Src/system_stm32f2xx.c ****   {
 214:Core/Src/system_stm32f2xx.c ****     case 0x00:  /* HSI used as system clock source */
 215:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = HSI_VALUE;
 216:Core/Src/system_stm32f2xx.c ****       break;
 217:Core/Src/system_stm32f2xx.c ****     case 0x04:  /* HSE used as system clock source */
 218:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = HSE_VALUE;
 219:Core/Src/system_stm32f2xx.c ****       break;
 220:Core/Src/system_stm32f2xx.c ****     case 0x08:  /* PLL used as system clock source */
 221:Core/Src/system_stm32f2xx.c **** 
 222:Core/Src/system_stm32f2xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 223:Core/Src/system_stm32f2xx.c ****          SYSCLK = PLL_VCO / PLL_P
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 6


 224:Core/Src/system_stm32f2xx.c ****          */    
 225:Core/Src/system_stm32f2xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 226:Core/Src/system_stm32f2xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 227:Core/Src/system_stm32f2xx.c ****       
 228:Core/Src/system_stm32f2xx.c ****       if (pllsource != 0)
 229:Core/Src/system_stm32f2xx.c ****       {
 230:Core/Src/system_stm32f2xx.c ****         /* HSE used as PLL clock source */
 231:Core/Src/system_stm32f2xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 232:Core/Src/system_stm32f2xx.c ****       }
 233:Core/Src/system_stm32f2xx.c ****       else
 234:Core/Src/system_stm32f2xx.c ****       {
 235:Core/Src/system_stm32f2xx.c ****         /* HSI used as PLL clock source */
 236:Core/Src/system_stm32f2xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 237:Core/Src/system_stm32f2xx.c ****       }
 238:Core/Src/system_stm32f2xx.c **** 
 239:Core/Src/system_stm32f2xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 240:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 241:Core/Src/system_stm32f2xx.c ****       break;
 242:Core/Src/system_stm32f2xx.c ****     default:
 243:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = HSI_VALUE;
  66              		.loc 1 243 7 view .LVU8
  67              		.loc 1 243 23 is_stmt 0 view .LVU9
  68 0012 1F4B     		ldr	r3, .L10+4
  69              	.LVL2:
  70              		.loc 1 243 23 view .LVU10
  71 0014 1F4A     		ldr	r2, .L10+8
  72 0016 1A60     		str	r2, [r3]
 244:Core/Src/system_stm32f2xx.c ****       break;
  73              		.loc 1 244 7 is_stmt 1 view .LVU11
  74 0018 02E0     		b	.L6
  75              	.LVL3:
  76              	.L9:
 215:Core/Src/system_stm32f2xx.c ****       break;
  77              		.loc 1 215 7 view .LVU12
 215:Core/Src/system_stm32f2xx.c ****       break;
  78              		.loc 1 215 23 is_stmt 0 view .LVU13
  79 001a 1D4B     		ldr	r3, .L10+4
  80              	.LVL4:
 215:Core/Src/system_stm32f2xx.c ****       break;
  81              		.loc 1 215 23 view .LVU14
  82 001c 1D4A     		ldr	r2, .L10+8
  83 001e 1A60     		str	r2, [r3]
 216:Core/Src/system_stm32f2xx.c ****     case 0x04:  /* HSE used as system clock source */
  84              		.loc 1 216 7 is_stmt 1 view .LVU15
  85              	.LVL5:
  86              	.L6:
 245:Core/Src/system_stm32f2xx.c ****   }
 246:Core/Src/system_stm32f2xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 247:Core/Src/system_stm32f2xx.c ****   /* Get HCLK prescaler */
 248:Core/Src/system_stm32f2xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  87              		.loc 1 248 3 view .LVU16
  88              		.loc 1 248 28 is_stmt 0 view .LVU17
  89 0020 1A4B     		ldr	r3, .L10
  90 0022 9B68     		ldr	r3, [r3, #8]
  91              		.loc 1 248 52 view .LVU18
  92 0024 C3F30313 		ubfx	r3, r3, #4, #4
  93              		.loc 1 248 22 view .LVU19
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 7


  94 0028 1B4A     		ldr	r2, .L10+12
  95 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
  96              	.LVL6:
 249:Core/Src/system_stm32f2xx.c ****   /* HCLK frequency */
 250:Core/Src/system_stm32f2xx.c ****   SystemCoreClock >>= tmp;
  97              		.loc 1 250 3 is_stmt 1 view .LVU20
  98              		.loc 1 250 19 is_stmt 0 view .LVU21
  99 002c 184A     		ldr	r2, .L10+4
 100 002e 1368     		ldr	r3, [r2]
 101 0030 CB40     		lsrs	r3, r3, r1
 102 0032 1360     		str	r3, [r2]
 251:Core/Src/system_stm32f2xx.c **** }
 103              		.loc 1 251 1 view .LVU22
 104 0034 7047     		bx	lr
 105              	.LVL7:
 106              	.L3:
 218:Core/Src/system_stm32f2xx.c ****       break;
 107              		.loc 1 218 7 is_stmt 1 view .LVU23
 218:Core/Src/system_stm32f2xx.c ****       break;
 108              		.loc 1 218 23 is_stmt 0 view .LVU24
 109 0036 164B     		ldr	r3, .L10+4
 110              	.LVL8:
 218:Core/Src/system_stm32f2xx.c ****       break;
 111              		.loc 1 218 23 view .LVU25
 112 0038 184A     		ldr	r2, .L10+16
 113 003a 1A60     		str	r2, [r3]
 219:Core/Src/system_stm32f2xx.c ****     case 0x08:  /* PLL used as system clock source */
 114              		.loc 1 219 7 is_stmt 1 view .LVU26
 115 003c F0E7     		b	.L6
 116              	.LVL9:
 117              	.L4:
 225:Core/Src/system_stm32f2xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 118              		.loc 1 225 7 view .LVU27
 225:Core/Src/system_stm32f2xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 119              		.loc 1 225 23 is_stmt 0 view .LVU28
 120 003e 134B     		ldr	r3, .L10
 121              	.LVL10:
 225:Core/Src/system_stm32f2xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 122              		.loc 1 225 23 view .LVU29
 123 0040 5968     		ldr	r1, [r3, #4]
 124              	.LVL11:
 226:Core/Src/system_stm32f2xx.c ****       
 125              		.loc 1 226 7 is_stmt 1 view .LVU30
 226:Core/Src/system_stm32f2xx.c ****       
 126              		.loc 1 226 17 is_stmt 0 view .LVU31
 127 0042 5A68     		ldr	r2, [r3, #4]
 226:Core/Src/system_stm32f2xx.c ****       
 128              		.loc 1 226 12 view .LVU32
 129 0044 02F03F02 		and	r2, r2, #63
 130              	.LVL12:
 228:Core/Src/system_stm32f2xx.c ****       {
 131              		.loc 1 228 7 is_stmt 1 view .LVU33
 228:Core/Src/system_stm32f2xx.c ****       {
 132              		.loc 1 228 10 is_stmt 0 view .LVU34
 133 0048 11F4800F 		tst	r1, #4194304
 134 004c 13D0     		beq	.L7
 231:Core/Src/system_stm32f2xx.c ****       }
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 8


 135              		.loc 1 231 9 is_stmt 1 view .LVU35
 231:Core/Src/system_stm32f2xx.c ****       }
 136              		.loc 1 231 29 is_stmt 0 view .LVU36
 137 004e 134B     		ldr	r3, .L10+16
 138 0050 B3FBF2F3 		udiv	r3, r3, r2
 231:Core/Src/system_stm32f2xx.c ****       }
 139              		.loc 1 231 44 view .LVU37
 140 0054 0D4A     		ldr	r2, .L10
 141              	.LVL13:
 231:Core/Src/system_stm32f2xx.c ****       }
 142              		.loc 1 231 44 view .LVU38
 143 0056 5268     		ldr	r2, [r2, #4]
 231:Core/Src/system_stm32f2xx.c ****       }
 144              		.loc 1 231 74 view .LVU39
 145 0058 C2F38812 		ubfx	r2, r2, #6, #9
 231:Core/Src/system_stm32f2xx.c ****       }
 146              		.loc 1 231 16 view .LVU40
 147 005c 02FB03F3 		mul	r3, r2, r3
 148              	.LVL14:
 149              	.L8:
 239:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 150              		.loc 1 239 7 is_stmt 1 view .LVU41
 239:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 151              		.loc 1 239 20 is_stmt 0 view .LVU42
 152 0060 0A4A     		ldr	r2, .L10
 153 0062 5268     		ldr	r2, [r2, #4]
 239:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 154              		.loc 1 239 50 view .LVU43
 155 0064 C2F30142 		ubfx	r2, r2, #16, #2
 239:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 156              		.loc 1 239 56 view .LVU44
 157 0068 0132     		adds	r2, r2, #1
 239:Core/Src/system_stm32f2xx.c ****       SystemCoreClock = pllvco/pllp;
 158              		.loc 1 239 12 view .LVU45
 159 006a 5200     		lsls	r2, r2, #1
 160              	.LVL15:
 240:Core/Src/system_stm32f2xx.c ****       break;
 161              		.loc 1 240 7 is_stmt 1 view .LVU46
 240:Core/Src/system_stm32f2xx.c ****       break;
 162              		.loc 1 240 31 is_stmt 0 view .LVU47
 163 006c B3FBF2F3 		udiv	r3, r3, r2
 164              	.LVL16:
 240:Core/Src/system_stm32f2xx.c ****       break;
 165              		.loc 1 240 23 view .LVU48
 166 0070 074A     		ldr	r2, .L10+4
 167              	.LVL17:
 240:Core/Src/system_stm32f2xx.c ****       break;
 168              		.loc 1 240 23 view .LVU49
 169 0072 1360     		str	r3, [r2]
 241:Core/Src/system_stm32f2xx.c ****     default:
 170              		.loc 1 241 7 is_stmt 1 view .LVU50
 171 0074 D4E7     		b	.L6
 172              	.LVL18:
 173              	.L7:
 236:Core/Src/system_stm32f2xx.c ****       }
 174              		.loc 1 236 9 view .LVU51
 236:Core/Src/system_stm32f2xx.c ****       }
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 9


 175              		.loc 1 236 29 is_stmt 0 view .LVU52
 176 0076 074B     		ldr	r3, .L10+8
 177 0078 B3FBF2F3 		udiv	r3, r3, r2
 236:Core/Src/system_stm32f2xx.c ****       }
 178              		.loc 1 236 44 view .LVU53
 179 007c 034A     		ldr	r2, .L10
 180              	.LVL19:
 236:Core/Src/system_stm32f2xx.c ****       }
 181              		.loc 1 236 44 view .LVU54
 182 007e 5268     		ldr	r2, [r2, #4]
 236:Core/Src/system_stm32f2xx.c ****       }
 183              		.loc 1 236 74 view .LVU55
 184 0080 C2F38812 		ubfx	r2, r2, #6, #9
 236:Core/Src/system_stm32f2xx.c ****       }
 185              		.loc 1 236 16 view .LVU56
 186 0084 02FB03F3 		mul	r3, r2, r3
 187              	.LVL20:
 236:Core/Src/system_stm32f2xx.c ****       }
 188              		.loc 1 236 16 view .LVU57
 189 0088 EAE7     		b	.L8
 190              	.L11:
 191 008a 00BF     		.align	2
 192              	.L10:
 193 008c 00380240 		.word	1073887232
 194 0090 00000000 		.word	.LANCHOR0
 195 0094 0024F400 		.word	16000000
 196 0098 00000000 		.word	.LANCHOR1
 197 009c 40787D01 		.word	25000000
 198              		.cfi_endproc
 199              	.LFE73:
 201              		.global	APBPrescTable
 202              		.global	AHBPrescTable
 203              		.global	SystemCoreClock
 204              		.section	.data.SystemCoreClock,"aw"
 205              		.align	2
 206              		.set	.LANCHOR0,. + 0
 209              	SystemCoreClock:
 210 0000 0024F400 		.word	16000000
 211              		.section	.rodata.AHBPrescTable,"a"
 212              		.align	2
 213              		.set	.LANCHOR1,. + 0
 216              	AHBPrescTable:
 217 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 217      00000000 
 217      01020304 
 217      06
 218 000d 070809   		.ascii	"\007\010\011"
 219              		.section	.rodata.APBPrescTable,"a"
 220              		.align	2
 223              	APBPrescTable:
 224 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 224      01020304 
 225              		.text
 226              	.Letext0:
 227              		.file 2 "c:\\toolchain\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_
 228              		.file 3 "c:\\toolchain\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 229              		.file 4 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/system_stm32f2xx.h"
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 10


 230              		.file 5 "Drivers/CMSIS/Device/ST/STM32F2xx/Include/stm32f207xx.h"
ARM GAS  C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f2xx.c
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:18     .text.SystemInit:00000000 $t
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:24     .text.SystemInit:00000000 SystemInit
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:38     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:44     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:193    .text.SystemCoreClockUpdate:0000008c $d
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:223    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:216    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:209    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:205    .data.SystemCoreClock:00000000 $d
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:212    .rodata.AHBPrescTable:00000000 $d
C:\Users\Artem\AppData\Local\Temp\ccLWOSQ9.s:220    .rodata.APBPrescTable:00000000 $d

NO UNDEFINED SYMBOLS
