# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../bi_buff/bi_buff.vhd" \
"../../../../ping_pong.srcs/sources_1/new/ping_pong.vhd" \
"../../../../ping_pong.srcs/sim_1/new/ping_pong_tb.vhd" \

# Do not sort compile order
nosort
