//! RP2040 WATCHDOG register model.
//!
//! RP2040 datasheet §4.7. The watchdog block sits at base
//! `0x4005_8000`; this file models only the `TICK` register at offset
//! `0x2C`, which is the sole register TIMER reads to derive its 1 µs
//! cadence.  The register image also models the small subset used by the
//! PicoCalc UF2 loader: CTRL/TRIGGER, REASON and SCRATCH0..7.  The timer
//! countdown itself remains lazy; a CTRL trigger is latched and consumed by
//! the serial scheduler at the end of the instruction that wrote it.
//!
//! # `TICK` register layout (offset `0x2C`)
//!
//! | Bits   | Field   | Access | Reset | Meaning                                         |
//! |--------|---------|--------|-------|-------------------------------------------------|
//! | `8:0`  | CYCLES  | R/W    | 12    | cycles of `clk_ref` per 1 µs tick               |
//! | `9`    | ENABLE  | R/W    | 0     | tick generator enable                           |
//! | `10`   | RUNNING | RO     | 0     | mirrors `ENABLE` one cycle later (tick running) |
//! | `19:11`| COUNT   | RO     | 0     | current countdown (reset-value counters)        |
//!
//! `CYCLES` defaults to `12` because pico-sdk programs `clk_ref` to
//! 12 MHz before releasing the TIMER from reset, giving the required 1
//! MHz / 1 µs TIMER cadence. Firmware frequently reads the register
//! back after writing (see `hardware_ticks_set_cycles`); the backing
//! store round-trips every writable bit. COUNT is a compact count-down
//! field that we do not advance — Phase 1 stops short of a cycle-
//! accurate tick generator because nothing in the corpus distinguishes
//! RUNNING / COUNT behaviour from "value stored on last write".
//!
//! `ENABLE` and `RUNNING` collapse on read (RUNNING echoes ENABLE with
//! no per-cycle delay). This matches silicon behaviour closely enough
//! for the `hello_timer` corpus check that both bits appear set shortly
//! after enable. A full cycle-accurate transition lives in `tech_debt`
//! if Phase 4 surfaces a corpus binary that cares.

use super::apply_alias_rmw;

/// `TICK` register offset within the WATCHDOG block (datasheet §4.7.3).
pub const TICK_OFFSET: u32 = 0x2C;
/// WATCHDOG CTRL register offset.
pub const CTRL_OFFSET: u32 = 0x00;
/// WATCHDOG LOAD register offset (stored for firmware readback).
pub const LOAD_OFFSET: u32 = 0x04;
/// WATCHDOG REASON register offset.
pub const REASON_OFFSET: u32 = 0x08;

/// CTRL bit used by `watchdog_reboot(0, 0, 0)` to request an immediate reset.
pub const CTRL_TRIGGER: u32 = 1 << 31;
/// CTRL enable bit.  The timeout engine is intentionally lazy, but the bit
/// is retained so firmware configuration/readback is deterministic.
pub const CTRL_ENABLE: u32 = 1 << 30;
/// REASON bit set by an explicit watchdog trigger.
pub const REASON_FORCE: u32 = 1 << 1;

/// SCRATCH0 offset within the WATCHDOG block. The pico-sdk header
/// `rp2040/hardware_structs/include/hardware/structs/watchdog.h` lays
/// out `watchdog_hw_t` as `{ ctrl, load, reason, scratch[8], tick }`,
/// so SCRATCH0 starts at offset 0x0C and SCRATCH3 (used by the PicoGUS
/// multifw bootloader to pick a firmware slot) sits at 0x18.
pub const SCRATCH0_OFFSET: u32 = 0x0C;
/// One past the last SCRATCH register (SCRATCH7 at 0x28).
const SCRATCH_END_OFFSET: u32 = SCRATCH0_OFFSET + 8 * 4;

/// Reset value for `CYCLES` — 12 cycles of `clk_ref` per microsecond.
/// pico-sdk writes this explicitly but real silicon resets to 0; the
/// default models the post-init state so a freshly-built [`Bus`] can
/// host `hello_timer` without firmware having to initialise the TICK
/// register first.
///
/// [`Bus`]: crate::bus::Bus
pub const CYCLES_RESET: u16 = 12;

/// WATCHDOG_TICK register storage.
///
/// Only the `TICK` register (offset `0x2C`) is modelled. All other
/// offsets within the watchdog block are Phase 1 no-ops (read 0, write
/// ignored) and are decoded at `Bus::peripheral_*32` dispatch time.
pub struct WatchdogTickRegs {
    /// CTRL register image (ENABLE and other writable bits).
    pub ctrl: u32,
    /// LOAD register image (24-bit countdown seed).
    pub load: u32,
    /// Sticky reset reason.  A warm reset preserves this value until a
    /// subsequent cold reset, matching the firmware-visible contract.
    pub reason: u32,
    /// `CYCLES[8:0]` — cycles of `clk_ref` per 1 µs TIMER tick.
    pub cycles: u16,
    /// `ENABLE[9]` — tick-generator enable.
    pub enable: bool,
    /// `RUNNING[10]` — mirrors `ENABLE` on read. Kept as a separate
    /// field so a future cycle-accurate model can drop the collapse
    /// without refactoring callers.
    pub running: bool,
    /// SCRATCH0..SCRATCH7 — eight 32-bit RW scratch registers at
    /// offsets 0x0C..0x28. Plain RW: writes store, reads return the
    /// last value. The PicoGUS multifw bootloader reads SCRATCH3 to
    /// pick a firmware slot.
    pub scratch: [u32; 8],
    /// Latched when CTRL.TRIGGER is written.  The bus consumes this at an
    /// instruction boundary; it is never acted on in the middle of a bus
    /// transaction.
    triggered: bool,
}

impl WatchdogTickRegs {
    /// Construct in the post-init state (CYCLES = 12, ENABLE/RUNNING = 0).
    pub fn new() -> Self {
        Self {
            ctrl: 0,
            load: 0,
            reason: 0,
            cycles: CYCLES_RESET,
            enable: false,
            running: false,
            scratch: [0; 8],
            triggered: false,
        }
    }

    /// Reset to power-on defaults. Called from `Emulator::reset()`.
    /// Clears scratch — `Emulator::reset()` is a cold-boot equivalent.
    pub fn reset(&mut self) {
        self.ctrl = 0;
        self.load = 0;
        self.reason = 0;
        self.cycles = CYCLES_RESET;
        self.enable = false;
        self.running = false;
        self.scratch = [0; 8];
        self.triggered = false;
    }

    /// Reset MCU-side watchdog state while retaining scratch and REASON.
    /// The external flash/SD models are owned by the bus and are therefore
    /// unaffected by this operation.
    pub fn warm_reset(&mut self) {
        let scratch = self.scratch;
        let reason = self.reason;
        *self = Self::new();
        self.scratch = scratch;
        self.reason = reason;
    }

    /// Consume an already-latched CTRL trigger.
    pub fn take_trigger(&mut self) -> bool {
        std::mem::take(&mut self.triggered)
    }

    /// Read a register by canonical offset within the watchdog block.
    /// Return the modeled WATCHDOG register image.
    pub fn read32(&self, offset: u32) -> u32 {
        match offset {
            CTRL_OFFSET => self.ctrl & !CTRL_TRIGGER,
            LOAD_OFFSET => self.load,
            REASON_OFFSET => self.reason,
            TICK_OFFSET => {
                let mut v = (self.cycles as u32) & 0x1FF;
                if self.enable {
                    v |= 1 << 9;
                }
                if self.running {
                    v |= 1 << 10;
                }
                v
            }
            o if (SCRATCH0_OFFSET..SCRATCH_END_OFFSET).contains(&o) && (o & 0x3) == 0 => {
                self.scratch[((o - SCRATCH0_OFFSET) >> 2) as usize]
            }
            _ => 0,
        }
    }

    /// Write a register with an APB alias in the normalised 2-bit form
    /// (`0` plain / `1` XOR / `2` BITSET / `3` BITCLR).  Returns true when
    /// CTRL.TRIGGER was asserted by this write.
    ///
    /// RUNNING mirrors ENABLE — any transition on bit 9 transitions
    /// bit 10 on the same cycle. This collapses the "takes effect one
    /// cycle later" silicon delay into an instant transition, which is
    /// sufficient for firmware that polls `RUNNING` after `ENABLE`
    /// (there's no corpus binary distinguishing the two cadences).
    pub fn write32(&mut self, offset: u32, value: u32, alias: u32) -> bool {
        if (SCRATCH0_OFFSET..SCRATCH_END_OFFSET).contains(&offset) && (offset & 0x3) == 0 {
            let idx = ((offset - SCRATCH0_OFFSET) >> 2) as usize;
            apply_alias_rmw(&mut self.scratch[idx], value, alias);
            return false;
        }
        match offset {
            CTRL_OFFSET => {
                let old = self.ctrl;
                let mut word = old;
                apply_alias_rmw(&mut word, value, alias);
                // TRIGGER is write-only and does not remain set in CTRL.
                let trigger = word & CTRL_TRIGGER != 0;
                self.ctrl = word & !CTRL_TRIGGER;
                if trigger {
                    self.reason |= REASON_FORCE;
                    self.triggered = true;
                }
                return trigger;
            }
            LOAD_OFFSET => {
                let mut word = self.load;
                apply_alias_rmw(&mut word, value, alias);
                self.load = word & 0x00FF_FFFF;
                return false;
            }
            REASON_OFFSET => return false,
            TICK_OFFSET => {}
            _ => return false,
        }
        // Rebuild the stored word, apply the alias RMW, then decode
        // back into fields. This keeps the alias math in a single
        // place (the shared helper) rather than re-implementing it
        // per bit field.
        let mut word = (self.cycles as u32) & 0x1FF;
        if self.enable {
            word |= 1 << 9;
        }
        if self.running {
            word |= 1 << 10;
        }
        apply_alias_rmw(&mut word, value, alias);
        self.cycles = (word & 0x1FF) as u16;
        self.enable = (word & (1 << 9)) != 0;
        // RUNNING mirrors ENABLE on the same cycle — see doc comment.
        self.running = self.enable;
        false
    }
}

impl Default for WatchdogTickRegs {
    fn default() -> Self {
        Self::new()
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn reset_defaults_cycles_12_enable_off() {
        let t = WatchdogTickRegs::new();
        assert_eq!(t.cycles, 12);
        assert!(!t.enable);
        assert!(!t.running);
        assert_eq!(t.read32(TICK_OFFSET), 12);
    }

    #[test]
    fn read_non_tick_offset_is_zero() {
        let t = WatchdogTickRegs::new();
        assert_eq!(t.read32(0x00), 0);
        assert_eq!(t.read32(0x04), 0);
        assert_eq!(t.read32(0x30), 0);
    }

    #[test]
    fn plain_write_cycles_roundtrips() {
        let mut t = WatchdogTickRegs::new();
        t.write32(TICK_OFFSET, 0x0000_0041, 0); // CYCLES = 65, no ENABLE
        assert_eq!(t.cycles, 65);
        assert!(!t.enable);
        // Full-word readback (ENABLE off so bit 9/10 are zero).
        assert_eq!(t.read32(TICK_OFFSET), 0x0000_0041);
    }

    #[test]
    fn plain_write_enable_sets_running() {
        let mut t = WatchdogTickRegs::new();
        // CYCLES = 12 (default) + ENABLE bit 9 = 0x200 | 0x0C
        t.write32(TICK_OFFSET, 0x0000_020C, 0);
        assert_eq!(t.cycles, 12);
        assert!(t.enable);
        assert!(t.running);
        // Read-back surfaces RUNNING bit 10 as well.
        let v = t.read32(TICK_OFFSET);
        assert_eq!(v & (1 << 9), 1 << 9);
        assert_eq!(v & (1 << 10), 1 << 10);
        assert_eq!(v & 0x1FF, 12);
    }

    #[test]
    fn bitset_alias_flips_enable_only() {
        let mut t = WatchdogTickRegs::new();
        // BITSET alias (2): assert ENABLE (bit 9) without disturbing CYCLES.
        t.write32(TICK_OFFSET, 1 << 9, 2);
        assert_eq!(t.cycles, CYCLES_RESET);
        assert!(t.enable);
        assert!(t.running);
    }

    #[test]
    fn bitclr_alias_clears_enable_only() {
        let mut t = WatchdogTickRegs::new();
        t.write32(TICK_OFFSET, 1 << 9, 2); // BITSET: enable on
        assert!(t.enable);
        t.write32(TICK_OFFSET, 1 << 9, 3); // BITCLR: clear bit 9
        assert!(!t.enable);
        assert!(!t.running);
        assert_eq!(t.cycles, CYCLES_RESET);
    }

    #[test]
    fn non_tick_offset_write_is_noop() {
        let mut t = WatchdogTickRegs::new();
        t.write32(0x04, 0xDEAD_BEEF, 0);
        assert_eq!(t.cycles, CYCLES_RESET);
        assert!(!t.enable);
    }

    #[test]
    fn reset_restores_post_init_state() {
        let mut t = WatchdogTickRegs::new();
        t.write32(TICK_OFFSET, 0x0000_03FF, 0); // CYCLES=511, ENABLE=1
        assert_eq!(t.cycles, 0x1FF);
        assert!(t.enable);
        t.reset();
        assert_eq!(t.cycles, CYCLES_RESET);
        assert!(!t.enable);
        assert!(!t.running);
    }

    #[test]
    fn scratch_registers_roundtrip_and_clear_on_reset() {
        let mut t = WatchdogTickRegs::new();
        // SCRATCH7 is zero after construction.
        assert_eq!(t.read32(SCRATCH0_OFFSET + 7 * 4), 0);

        // Write CAFEBABE to SCRATCH2 (offset 0x14), read back.
        t.write32(SCRATCH0_OFFSET + 2 * 4, 0xCAFE_BABE, 0);
        assert_eq!(t.read32(SCRATCH0_OFFSET + 2 * 4), 0xCAFE_BABE);
        assert_eq!(t.scratch[2], 0xCAFE_BABE);

        // Write 5 to SCRATCH3 (offset 0x18 — the slot the bootloader reads).
        t.write32(SCRATCH0_OFFSET + 3 * 4, 5, 0);
        assert_eq!(t.read32(SCRATCH0_OFFSET + 3 * 4), 5);
        assert_eq!(t.scratch[3], 5);

        // Other scratch slots remain untouched.
        assert_eq!(t.scratch[0], 0);
        assert_eq!(t.scratch[7], 0);

        // Reset clears scratch.
        t.reset();
        assert_eq!(t.scratch, [0; 8]);
        assert_eq!(t.read32(SCRATCH0_OFFSET + 3 * 4), 0);
    }
}
