<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'cols1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:20.485+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'rows1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:20.485+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:18.063+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:17.969+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:14.766+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:14.657+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2030_p' to 'Block_Mat_exit2030_p'." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:14.251+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2027_p' to 'Block_Mat_exit2027_p'." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:14.235+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2022_p' to 'Block_Mat_exit2022_p'." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:14.235+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit20_pro' to 'Block_Mat_exit20_pro'." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:14.220+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2022_proc55' to 'Block_Mat.exit2022_p' (image_core.cpp:31:2)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:14.220+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2027_proc' to 'Block_Mat.exit2027_p' (image_core.cpp:38:2)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:13.391+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2030_proc' to 'Block_Mat.exit2030_p' (image_core.cpp:39:2)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:13.391+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit20_proc' to 'Block_Mat.exit20_pro' (image_core.cpp:21)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:13.391+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;8, 257, 256, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:13.391+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat&lt;256, 256, unsigned char, 2, 0>' to 'Array2D2Mat' (./type.h:49:26)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:13.376+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;8, 257, 256, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:120:50)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:13.376+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D&lt;256, 256, 0, 4, unsigned char>' to 'Mat2Array2D' (./type.h:78:26)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:13.376+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Resize&lt;256, 256, 256, 256, unsigned char, unsigned char>' to 'Resize' (./imgproc.h:14:26)" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:13.376+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'arr1.val' should be updated in process function 'hls::Resize&lt;256, 256, 256, 256, unsigned char, unsigned char>', otherwise it may not be synthesized correctly." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:11.798+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'arr0.val' should be updated in process function 'Block_Mat.exit2022_proc55', otherwise it may not be synthesized correctly." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:11.782+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mat0.data_stream.V' (image_core.cpp:21)." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:11.314+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mat1.data_stream.V' (image_core.cpp:22)." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:11.189+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:10.782+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: image_core.cpp:32:2" projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:07.876+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'imgproc_ap_sitofp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:47.154+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'imgproc_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:45.717+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'imgproc_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:44.623+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'imgproc_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="PCIE_Rotate" solutionName="solution1" date="2018-11-23T08:52:43.420+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
