{
  "design": {
    "design_info": {
      "boundary_crc": "0x16314D856F116C36",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project_81.gen/sources_1/bd/design_2",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2.2",
      "validated": "true"
    },
    "design_tree": {
      "gen_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "ap_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ap_rst_n_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_2_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_rst_n_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "gst_TDATA_0": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "gst_TVALID_0": {
        "direction": "O"
      }
    },
    "components": {
      "gen_0": {
        "vlnv": "xilinx.com:hls:gen:1.0",
        "xci_name": "design_2_gen_0_0",
        "xci_path": "ip/design_2_gen_0_0/design_2_gen_0_0.xci",
        "inst_hier_path": "gen_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_2_xlconstant_0_0",
        "xci_path": "ip/design_2_xlconstant_0_0/design_2_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk_0",
          "gen_0/ap_clk"
        ]
      },
      "ap_rst_n_0_1": {
        "ports": [
          "ap_rst_n_0",
          "gen_0/ap_rst_n"
        ]
      },
      "gen_0_gst_TDATA": {
        "ports": [
          "gen_0/gst_TDATA",
          "gst_TDATA_0"
        ]
      },
      "gen_0_gst_TVALID": {
        "ports": [
          "gen_0/gst_TVALID",
          "gst_TVALID_0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "gen_0/ap_start",
          "gen_0/gst_TREADY"
        ]
      }
    }
  }
}