<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0')">rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.88</td>
<td class="s7 cl rt"><a href="mod319.html#Line" > 72.41</a></td>
<td class="s5 cl rt"><a href="mod319.html#Cond" > 53.33</a></td>
<td class="s0 cl rt"><a href="mod319.html#Toggle" >  0.90</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod319.html#Branch" > 56.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod319.html#inst_tag_132779"  onclick="showContent('inst_tag_132779')">config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s3 cl rt"> 39.08</td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132779_Line" > 58.62</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132779_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132779_Toggle" >  0.65</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132779_Branch" > 47.06</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod319.html#inst_tag_132780"  onclick="showContent('inst_tag_132780')">config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></td>
<td class="s3 cl rt"> 39.08</td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132780_Line" > 58.62</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132780_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132780_Toggle" >  0.65</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132780_Branch" > 47.06</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod319.html#inst_tag_132778"  onclick="showContent('inst_tag_132778')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></td>
<td class="s4 cl rt"> 40.42</td>
<td class="s6 cl rt"><a href="mod319.html#inst_tag_132778_Line" > 62.07</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132778_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132778_Toggle" >  0.58</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132778_Branch" > 49.02</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod319.html#inst_tag_132777"  onclick="showContent('inst_tag_132777')">config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s4 cl rt"> 40.43</td>
<td class="s6 cl rt"><a href="mod319.html#inst_tag_132777_Line" > 62.07</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132777_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132777_Toggle" >  0.65</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132777_Branch" > 49.02</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod319.html#inst_tag_132781"  onclick="showContent('inst_tag_132781')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s4 cl rt"> 40.43</td>
<td class="s6 cl rt"><a href="mod319.html#inst_tag_132781_Line" > 62.07</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132781_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132781_Toggle" >  0.65</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132781_Branch" > 49.02</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_132779'>
<hr>
<a name="inst_tag_132779"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_132779" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.08</td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132779_Line" > 58.62</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132779_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132779_Toggle" >  0.65</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132779_Branch" > 47.06</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.76</td>
<td class="s7 cl rt"> 75.38</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212302" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_26582" id="tag_urg_inst_26582">Acs</a></td>
<td class="s5 cl rt"> 51.29</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365011" id="tag_urg_inst_365011">Ap</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365012" id="tag_urg_inst_365012">Ap_0</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_1998" id="tag_urg_inst_1998">Wp</a></td>
<td class="s4 cl rt"> 49.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.07</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_416" id="tag_urg_inst_416">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_253038" id="tag_urg_inst_253038">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod835.html#inst_tag_271641" id="tag_urg_inst_271641">udl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_271628" id="tag_urg_inst_271628">udl_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod678.html#inst_tag_216434" id="tag_urg_inst_216434">ues</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298297" id="tag_urg_inst_298297">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298298" id="tag_urg_inst_298298">ur487</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_757" id="tag_urg_inst_757">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_758" id="tag_urg_inst_758">ursrrrg292</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_756" id="tag_urg_inst_756">ursrrrg515</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod912.html#inst_tag_298354" id="tag_urg_inst_298354">ursrsrdx01g</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47934" id="tag_urg_inst_47934">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_132780'>
<hr>
<a name="inst_tag_132780"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_132780" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.08</td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132780_Line" > 58.62</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132780_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132780_Toggle" >  0.65</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132780_Branch" > 47.06</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.76</td>
<td class="s7 cl rt"> 75.38</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212303" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_26583" id="tag_urg_inst_26583">Acs</a></td>
<td class="s5 cl rt"> 51.29</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365013" id="tag_urg_inst_365013">Ap</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365014" id="tag_urg_inst_365014">Ap_0</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_1999" id="tag_urg_inst_1999">Wp</a></td>
<td class="s4 cl rt"> 49.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.07</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_417" id="tag_urg_inst_417">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_253039" id="tag_urg_inst_253039">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod835.html#inst_tag_271642" id="tag_urg_inst_271642">udl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_271629" id="tag_urg_inst_271629">udl_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod678.html#inst_tag_216435" id="tag_urg_inst_216435">ues</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298299" id="tag_urg_inst_298299">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298300" id="tag_urg_inst_298300">ur487</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_760" id="tag_urg_inst_760">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_761" id="tag_urg_inst_761">ursrrrg292</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_759" id="tag_urg_inst_759">ursrrrg515</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod912.html#inst_tag_298355" id="tag_urg_inst_298355">ursrsrdx01g</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47936" id="tag_urg_inst_47936">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_132778'>
<hr>
<a name="inst_tag_132778"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_132778" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.42</td>
<td class="s6 cl rt"><a href="mod319.html#inst_tag_132778_Line" > 62.07</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132778_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132778_Toggle" >  0.58</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132778_Branch" > 49.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.96</td>
<td class="s7 cl rt"> 76.15</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.12</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.41</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212301" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_26580" id="tag_urg_inst_26580">Acs</a></td>
<td class="s5 cl rt"> 50.07</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365009" id="tag_urg_inst_365009">Ap</a></td>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365010" id="tag_urg_inst_365010">Ap_0</a></td>
<td class="s4 cl rt"> 47.65</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.54</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_1997" id="tag_urg_inst_1997">Wp</a></td>
<td class="s4 cl rt"> 49.21</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_412" id="tag_urg_inst_412">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_253037" id="tag_urg_inst_253037">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod835.html#inst_tag_271640" id="tag_urg_inst_271640">udl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_271627" id="tag_urg_inst_271627">udl_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod678.html#inst_tag_216432" id="tag_urg_inst_216432">ues</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298283" id="tag_urg_inst_298283">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298284" id="tag_urg_inst_298284">ur487</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_702" id="tag_urg_inst_702">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_703" id="tag_urg_inst_703">ursrrrg292</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_701" id="tag_urg_inst_701">ursrrrg515</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod912.html#inst_tag_298352" id="tag_urg_inst_298352">ursrsrdx01g</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47926" id="tag_urg_inst_47926">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_132777'>
<hr>
<a name="inst_tag_132777"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_132777" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.43</td>
<td class="s6 cl rt"><a href="mod319.html#inst_tag_132777_Line" > 62.07</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132777_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132777_Toggle" >  0.65</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132777_Branch" > 49.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.11</td>
<td class="s7 cl rt"> 76.15</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.12</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212300" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_26579" id="tag_urg_inst_26579">Acs</a></td>
<td class="s5 cl rt"> 51.29</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365007" id="tag_urg_inst_365007">Ap</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365008" id="tag_urg_inst_365008">Ap_0</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_1996" id="tag_urg_inst_1996">Wp</a></td>
<td class="s4 cl rt"> 49.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.07</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_411" id="tag_urg_inst_411">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_253036" id="tag_urg_inst_253036">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod835.html#inst_tag_271639" id="tag_urg_inst_271639">udl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_271626" id="tag_urg_inst_271626">udl_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod678.html#inst_tag_216431" id="tag_urg_inst_216431">ues</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298281" id="tag_urg_inst_298281">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298282" id="tag_urg_inst_298282">ur487</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_695" id="tag_urg_inst_695">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_696" id="tag_urg_inst_696">ursrrrg292</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_694" id="tag_urg_inst_694">ursrrrg515</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod912.html#inst_tag_298351" id="tag_urg_inst_298351">ursrsrdx01g</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47923" id="tag_urg_inst_47923">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_132781'>
<hr>
<a name="inst_tag_132781"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_132781" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.43</td>
<td class="s6 cl rt"><a href="mod319.html#inst_tag_132781_Line" > 62.07</a></td>
<td class="s5 cl rt"><a href="mod319.html#inst_tag_132781_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod319.html#inst_tag_132781_Toggle" >  0.65</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod319.html#inst_tag_132781_Branch" > 49.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.11</td>
<td class="s7 cl rt"> 76.15</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.12</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod639.html#inst_tag_212304" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_26584" id="tag_urg_inst_26584">Acs</a></td>
<td class="s5 cl rt"> 51.29</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365015" id="tag_urg_inst_365015">Ap</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1164.html#inst_tag_365016" id="tag_urg_inst_365016">Ap_0</a></td>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 77.14</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.20</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_2000" id="tag_urg_inst_2000">Wp</a></td>
<td class="s4 cl rt"> 49.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.07</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_418" id="tag_urg_inst_418">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod765.html#inst_tag_253040" id="tag_urg_inst_253040">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod835.html#inst_tag_271643" id="tag_urg_inst_271643">udl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod830.html#inst_tag_271630" id="tag_urg_inst_271630">udl_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod678.html#inst_tag_216436" id="tag_urg_inst_216436">ues</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298301" id="tag_urg_inst_298301">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298302" id="tag_urg_inst_298302">ur487</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_763" id="tag_urg_inst_763">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_764" id="tag_urg_inst_764">ursrrrg292</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_762" id="tag_urg_inst_762">ursrrrg515</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod912.html#inst_tag_298356" id="tag_urg_inst_298356">ursrsrdx01g</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47938" id="tag_urg_inst_47938">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod319.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>29</td><td>21</td><td>72.41</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>95571</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95582</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>95602</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95619</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95632</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95640</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95675</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95713</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95730</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95747</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95761</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95776</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95790</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95804</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95818</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95832</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95570                   			Cxt_IdR &lt;= #1.0 ( 3'b0 );
95571      1/1          		else if ( Vld_CxtAlloc )
95572      1/1          			Cxt_IdR &lt;= #1.0 ( u_3c96 );
95573      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );</font>
95574      1/1          	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
95575      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
95576                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95577                   		if ( ! Sys_Clk_RstN )
95578                   			Ret_OrdId &lt;= #1.0 ( 4'b0 );
95579                   		else if ( Vld_CxtAlloc )
95580                   			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
95581                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
95582      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95583      1/1          		if ( ! Sys_Clk_RstN )
95584      1/1          			u_5396 &lt;= #1.0 ( 5'b0 );
95585                   		else if ( OrdValEn [7] )
95586                   			u_5396 &lt;= #1.0 ( Ord_Val );
95587                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95588                   		if ( ! Sys_Clk_RstN )
95589                   			u_3573 &lt;= #1.0 ( 5'b0 );
95590                   		else if ( OrdValEn [6] )
95591                   			u_3573 &lt;= #1.0 ( Ord_Val );
95592                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95593                   		if ( ! Sys_Clk_RstN )
95594                   			u_f1fa &lt;= #1.0 ( 5'b0 );
95595                   		else if ( OrdValEn [5] )
95596                   			u_f1fa &lt;= #1.0 ( Ord_Val );
95597                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95598                   		if ( ! Sys_Clk_RstN )
95599                   			u_1424 &lt;= #1.0 ( 5'b0 );
95600                   		else if ( OrdValEn [4] )
95601                   			u_1424 &lt;= #1.0 ( Ord_Val );
95602      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95603      1/1          		if ( ! Sys_Clk_RstN )
95604      1/1          			u_4456 &lt;= #1.0 ( 5'b0 );
95605      <font color = "red">0/1     ==>  		else if ( OrdValEn [3] )</font>
95606      1/1          			u_4456 &lt;= #1.0 ( Ord_Val );
95607                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95608                   		if ( ! Sys_Clk_RstN )
95609                   			u_46d9 &lt;= #1.0 ( 5'b0 );
95610                   		else if ( OrdValEn [2] )
95611                   			u_46d9 &lt;= #1.0 ( Ord_Val );
95612                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95613                   		if ( ! Sys_Clk_RstN )
95614                   			u_dbe9 &lt;= #1.0 ( 5'b0 );
95615                   		else if ( OrdValEn [1] )
95616                   			u_dbe9 &lt;= #1.0 ( Ord_Val );
95617                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95618                   		if ( ! Sys_Clk_RstN )
95619      1/1          			u_1f65 &lt;= #1.0 ( 5'b0 );
95620      1/1          		else if ( OrdValEn [0] )
95621      1/1          			u_1f65 &lt;= #1.0 ( Ord_Val );
95622                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95623                   		if ( ! Sys_Clk_RstN )
95624                   			u_a2d6 &lt;= #1.0 ( 1'b0 );
95625                   		else if ( u_142 )
95626                   			u_a2d6 &lt;= #1.0 ( u_def0 );
95627                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95628                   		if ( ! Sys_Clk_RstN )
95629                   			u_14a &lt;= #1.0 ( 1'b0 );
95630                   		else if ( GenTx_Req_Vld )
95631                   			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
95632      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
95633      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );</font>
95634      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95635      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95636                   			u_660a &lt;= #1.0 ( 5'b0 );
95637                   		else if ( OrdKeyEn [7] )
95638                   			u_660a &lt;= #1.0 ( Ord_Key );
95639                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95640      1/1          		if ( ! Sys_Clk_RstN )
95641      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( 5'b0 );</font>
95642      1/1          		else if ( OrdKeyEn [6] )
95643      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( Ord_Key );</font>
95644                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95645                   		if ( ! Sys_Clk_RstN )
95646                   			u_937e &lt;= #1.0 ( 5'b0 );
95647                   		else if ( OrdKeyEn [5] )
95648                   			u_937e &lt;= #1.0 ( Ord_Key );
95649                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95650                   		if ( ! Sys_Clk_RstN )
95651                   			u_b891 &lt;= #1.0 ( 5'b0 );
95652                   		else if ( OrdKeyEn [4] )
95653                   			u_b891 &lt;= #1.0 ( Ord_Key );
95654                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95655                   		if ( ! Sys_Clk_RstN )
95656                   			u_406b &lt;= #1.0 ( 5'b0 );
95657                   		else if ( OrdKeyEn [3] )
95658                   			u_406b &lt;= #1.0 ( Ord_Key );
95659                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95660                   		if ( ! Sys_Clk_RstN )
95661                   			u_3465 &lt;= #1.0 ( 5'b0 );
95662                   		else if ( OrdKeyEn [2] )
95663                   			u_3465 &lt;= #1.0 ( Ord_Key );
95664                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95665                   		if ( ! Sys_Clk_RstN )
95666                   			u_c975 &lt;= #1.0 ( 5'b0 );
95667                   		else if ( OrdKeyEn [1] )
95668                   			u_c975 &lt;= #1.0 ( Ord_Key );
95669                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95670                   		if ( ! Sys_Clk_RstN )
95671                   			u_9ac8 &lt;= #1.0 ( 5'b0 );
95672                   		else if ( OrdKeyEn [0] )
95673                   			u_9ac8 &lt;= #1.0 ( Ord_Key );
95674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95675      1/1          		if ( ! Sys_Clk_RstN )
95676      1/1          			First &lt;= #1.0 ( 1'b1 );
95677      <font color = "red">0/1     ==>  		else if ( CmdRx_Vld &amp; NextTx )</font>
95678      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( ~ CmdRx_Split );</font>
95679      1/1          	assign CmdTx_Err = CmdRx_Err;
95680                   	assign CmdTx_MatchId = CmdRx_MatchId;
95681                   	assign CmdTx_Split = CmdRx_Split;
95682                   	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
95683                   	assign CmdTx_StrmValid = CmdRx_StrmValid;
95684                   	assign CmdTx_Vld = CmdRx_Vld;
95685      <font color = "grey">unreachable  </font>	assign u_2393 = GenRx_Req_Data;
95686      <font color = "grey">unreachable  </font>	assign u_828c = u_2393;
95687      <font color = "grey">unreachable  </font>	assign upreStrm_Len1W = u_828c [7:0];
95688      <font color = "grey">unreachable  </font>	assign Len1W = upreStrm_Len1W;
                   <font color = "red">==>  MISSING_ELSE</font>
95689      <font color = "grey">unreachable  </font>	assign upreStrm_AddrLsb = u_828c [18:12];
95690      <font color = "grey">unreachable  </font>	assign Addr = upreStrm_AddrLsb;
95691      <font color = "grey">unreachable  </font>	assign u_c4ee = Addr [6:2];
95692                   	assign u_b175 = GenRx_Req_Data [31:28];
                   <font color = "red">==>  MISSING_ELSE</font>
95693                   	assign u_e29d = RxPre &amp; u_b175 == 4'b1101;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95694                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95695                   		if ( ! Sys_Clk_RstN )
95696                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 2'b0 );
95697                   		else if ( u_e29d &amp; CmdRx_Vld &amp; NextTx )
95698                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
95699      <font color = "grey">unreachable  </font>	assign Cxt_StrmRatio = u_df7d &amp; { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
95700      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95701      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
95702      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( 2'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
95703      <font color = "grey">unreachable  </font>		else if ( CmdRx_Vld &amp; NextTx )
95704      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 2 { u_e29d }  } );
95705      <font color = "grey">unreachable  </font>	assign Cxt_StrmType = u_768e &amp; GenRx_Req_Opc == 3'b000;
95706                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
95707                   		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95708                   			u_768e &lt;= #1.0 ( 1'b0 );
95709                   		else if ( CmdRx_Vld &amp; NextTx )
95710                   			u_768e &lt;= #1.0 ( CmdRx_StrmType &amp; u_e29d );
95711                   	assign Cxt_Update_BufId = 1'b0;
95712                   	assign Cxt_Update_PktCnt1 = CmdRx_Vld &amp; ~ First &amp; NextTx &amp; ~ RxPre;
95713      <font color = "grey">unreachable  </font>	assign Cxt_Used = CxtUsed;
95714      <font color = "grey">unreachable  </font>	assign Cxt_Write = Vld_CxtAlloc;
95715      <font color = "grey">unreachable  </font>	assign u_7130 = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; First &amp; ~ Rdy_CxtAlloc;
95716      <font color = "grey">unreachable  </font>	assign u_bcc8 =
                   <font color = "red">==>  MISSING_ELSE</font>
95717      <font color = "grey">unreachable  </font>							CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; First &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
95718      <font color = "grey">unreachable  </font>	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
95719      <font color = "grey">unreachable  </font>	always @(
95720                   			Stall_Ordering_On  or u_7130  or u_bcc8
                   <font color = "red">==>  MISSING_ELSE</font>
95721                   	) begin
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95722                   		if ( u_7130 )
95723                   			DbgStall = 3'b001 ;
95724                   		else if ( u_bcc8 )
95725                   			DbgStall = 3'b011 ;
95726                   		else if ( Stall_Ordering_On )
95727                   			DbgStall = 3'b100 ;
95728                   		else	DbgStall = 3'b000 ;
95729                   	end
95730      <font color = "grey">unreachable  </font>	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
95731      <font color = "grey">unreachable  </font>	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
95732      <font color = "grey">unreachable  </font>	assign GenTx_Req_Be = GenRx_Req_Be;
95733      <font color = "grey">unreachable  </font>	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
                   <font color = "red">==>  MISSING_ELSE</font>
95734      <font color = "grey">unreachable  </font>	assign GenTx_Req_Data = GenRx_Req_Data;
95735      <font color = "grey">unreachable  </font>	assign GenTx_Req_Last = GenRx_Req_Last;
95736      <font color = "grey">unreachable  </font>	assign GenTx_Req_Len1 = GenRx_Req_Len1;
95737                   	assign GenTx_Req_Lock = GenRx_Req_Lock;
                   <font color = "red">==>  MISSING_ELSE</font>
95738                   	assign GenTx_Req_Opc = GenRx_Req_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95739                   	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
95740                   	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
95741                   	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
95742                   	assign GenTx_Req_User = GenRx_Req_User;
95743                   	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 4 { ( CmdRx_MatchId == 4'b1111 ) }  };
95744                   	assign Shortage =
95745                   					( ~ Go_CxtAlloc | ~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre ) )
95746                   				&amp;
95747      <font color = "grey">unreachable  </font>				CmdRx_Vld
95748      <font color = "grey">unreachable  </font>			&amp;
95749      <font color = "grey">unreachable  </font>			GenRx_Req_Vld
95750      <font color = "grey">unreachable  </font>		&amp;	~ RxAbort;
                   <font color = "red">==>  MISSING_ELSE</font>
95751      <font color = "grey">unreachable  </font>	assign u_fe55 = Ord_KeyMatchId [0];
95752      <font color = "grey">unreachable  </font>	assign u_103f = Ord_KeyMatchId [1];
95753      <font color = "grey">unreachable  </font>	assign u_6126 = Ord_KeyMatchId [2];
95754                   	assign u_ee3f = Ord_KeyMatchId [3];
                   <font color = "red">==>  MISSING_ELSE</font>
95755                   	assign u_be31 = Ord_KeyMatchId [4];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95756                   	assign u_aec7 = Ord_KeyMatchId [5];
95757                   	assign u_b54f = Ord_KeyMatchId [6];
95758                   	assign u_9a6b = Ord_KeyMatchId [7];
95759                   	assign Stall_Ordering_Id = u_6cd9;
95760                   	always @(
95761      <font color = "grey">unreachable  </font>			OrdCam_0_Val
95762      <font color = "grey">unreachable  </font>			 or
95763      <font color = "grey">unreachable  </font>			OrdCam_1_Val
95764      <font color = "grey">unreachable  </font>			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95765      <font color = "grey">unreachable  </font>			OrdCam_2_Val
95766      <font color = "grey">unreachable  </font>			 or
95767      <font color = "grey">unreachable  </font>			OrdCam_3_Val
95768                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95769                   			OrdCam_4_Val
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95770                   			 or
95771                   			OrdCam_5_Val
95772                   			 or
95773                   			OrdCam_6_Val
95774                   			 or
95775                   			OrdCam_7_Val
95776      <font color = "grey">unreachable  </font>			 or
95777      <font color = "grey">unreachable  </font>			u_103f
95778      <font color = "grey">unreachable  </font>			 or
95779      <font color = "grey">unreachable  </font>			u_6126
                   <font color = "red">==>  MISSING_ELSE</font>
95780      <font color = "grey">unreachable  </font>			 or
95781      <font color = "grey">unreachable  </font>			u_9a6b
95782      <font color = "grey">unreachable  </font>			 or
95783                   			u_aec7
                   <font color = "red">==>  MISSING_ELSE</font>
95784                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95785                   			u_b54f
95786                   			 or
95787                   			u_be31
95788                   			 or
95789                   			u_ee3f
95790      <font color = "grey">unreachable  </font>			 or
95791      <font color = "grey">unreachable  </font>			u_fe55
95792      <font color = "grey">unreachable  </font>	) begin
95793      <font color = "grey">unreachable  </font>		if ( u_fe55 )
                   <font color = "red">==>  MISSING_ELSE</font>
95794      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_0_Val ;
95795      <font color = "grey">unreachable  </font>		else if ( u_103f )
95796      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_1_Val ;
95797                   		else if ( u_6126 )
                   <font color = "red">==>  MISSING_ELSE</font>
95798                   			u_6cd9 = OrdCam_2_Val ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95799                   		else if ( u_ee3f )
95800                   			u_6cd9 = OrdCam_3_Val ;
95801                   		else if ( u_be31 )
95802                   			u_6cd9 = OrdCam_4_Val ;
95803                   		else if ( u_aec7 )
95804      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_5_Val ;
95805      <font color = "grey">unreachable  </font>		else if ( u_b54f )
95806      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_6_Val ;
95807      <font color = "grey">unreachable  </font>		else if ( u_9a6b )
                   <font color = "red">==>  MISSING_ELSE</font>
95808      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_7_Val ;
95809      <font color = "grey">unreachable  </font>		else	u_6cd9 = 5'b0 ;
95810      <font color = "grey">unreachable  </font>	end
95811                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
95812                   	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95813                   	// synopsys translate_off
95814                   	// synthesis translate_off
95815                   	always @( posedge Sys_Clk )
95816                   		if ( Sys_Clk == 1'b1 )
95817                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
95818      <font color = "grey">unreachable  </font>				dontStop = 0;
95819      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95820      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95821      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95822      <font color = "grey">unreachable  </font>					$stop;
95823      <font color = "grey">unreachable  </font>				end
95824      <font color = "grey">unreachable  </font>			end
95825                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95826                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95827                   	// synopsys translate_off
95828                   	// synthesis translate_off
95829                   	always @( posedge Sys_Clk )
95830                   		if ( Sys_Clk == 1'b1 )
95831                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_14e5 &amp; ~ u_8793 ) !== 1'b0 ) begin
95832      <font color = "grey">unreachable  </font>				dontStop = 0;
95833      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95834      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95835      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95836      <font color = "grey">unreachable  </font>					$stop;
95837      <font color = "grey">unreachable  </font>				end
95838      <font color = "grey">unreachable  </font>			end
95839                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95840                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod319.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95418
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95526
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95531
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95539
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95544
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95551
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95557
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95579
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95593
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95598
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95616
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95625
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95654
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod319.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">245</td>
<td class="rt">4</td>
<td class="rt">1.63  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2774</td>
<td class="rt">25</td>
<td class="rt">0.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1387</td>
<td class="rt">21</td>
<td class="rt">1.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1387</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">11</td>
<td class="rt">2.11  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">7</td>
<td class="rt">2.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">4</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">193</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">14</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">14</td>
<td class="rt">1.24  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1057[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_186</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1ae4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_226</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2891[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_28e4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_411b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b4[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5389[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e00[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_92d8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d1d[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a06b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a375[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_acaf[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b4dd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdd7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c0fa[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c18c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce54[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e20d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f62f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f88[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbGnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAFirst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Normal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiASel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_DataEcc[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstUnaligned</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EndAddr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FixedOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FullLen1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllCrossBound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllFixedExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllSize</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllWrapExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreData[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreDataWd[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreDataWd[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreLen1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SeqIdComp[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SizeLcl[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartOffset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOneWordMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFullLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreData_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreLen1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1057_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1ae4_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ce54_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod319.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">29</td>
<td class="rt">56.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95418</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95526</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95531</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95539</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95544</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">95551</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95557</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95593</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95598</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">95629</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95654</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">95571</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">95582</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">95602</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">95619</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95632</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95640</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95675</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95418      	assign PrvBusy = ~ u_14a;
           	                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95526      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95531      	assign OrdCam_2_Key = u_3465;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95539      		OrdKeyMatchId_7
           		               
95540      		,
           		 
95541      		OrdKeyMatchId_6
           		               
95542      		,
           		 
95543      		OrdKeyMatchId_5
           		               
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "green">-1-</font>  
           			 				 	             <font color = "green">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95579      		else if ( Vld_CxtAlloc )
           		                        
95580      			Ret_OrdId <= #1.0 ( Cxt_OrdPtr );
           			                                 
95581      	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
           	                                                                     
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95583      		if ( ! Sys_Clk_RstN )
           		                     
95584      			u_5396 <= #1.0 ( 5'b0 );
           			                        
95585      		else if ( OrdValEn [7] )
           		                        
95586      			u_5396 <= #1.0 ( Ord_Val );
           			                           
95587      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95588      		if ( ! Sys_Clk_RstN )
           		                     
95589      			u_3573 <= #1.0 ( 5'b0 );
           			                        
95590      		else if ( OrdValEn [6] )
           		                        
95591      			u_3573 <= #1.0 ( Ord_Val );
           			                           
95592      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           -2- (Wr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95571      		else if ( Vld_CxtAlloc )
           		<font color = "red">-1-</font>                        
95572      			Cxt_IdR <= #1.0 ( u_3c96 );
           <font color = "green">			==></font>
95573      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
           <font color = "red">	==></font>
95574      	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
           <font color = "green">	==></font>
95575      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
95583      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
95584      			u_5396 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95603      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
95604      			u_4456 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
95605      		else if ( OrdValEn [3] )
           <font color = "red">		==></font>
95606      			u_4456 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			<font color = "green">-1-</font>                        
95620      		else if ( OrdValEn [0] )
           <font color = "green">		==></font>
95621      			u_1f65 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	<font color = "red">-1-</font>                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           <font color = "red">	==></font>
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
95635      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95640      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95642      		else if ( OrdKeyEn [6] )
           <font color = "green">		==></font>
95643      			u_3e96 <= #1.0 ( Ord_Key );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95675      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95676      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
95677      		else if ( CmdRx_Vld & NextTx )
           <font color = "red">		==></font>
95678      			First <= #1.0 ( ~ CmdRx_Split );
           <font color = "red">			==></font>
95679      	assign CmdTx_Err = CmdRx_Err;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_132779'>
<a name="inst_tag_132779_Line"></a>
<b>Line Coverage for Instance : <a href="mod319.html#inst_tag_132779" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>29</td><td>17</td><td>58.62</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95571</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95582</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95602</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95619</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95632</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95640</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95675</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95713</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95730</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95747</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95761</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95776</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95790</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95804</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95818</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95832</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95570                   			Cxt_IdR &lt;= #1.0 ( 3'b0 );
95571      1/1          		else if ( Vld_CxtAlloc )
95572      1/1          			Cxt_IdR &lt;= #1.0 ( u_3c96 );
95573      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );</font>
95574      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );</font>
95575      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
95576                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95577                   		if ( ! Sys_Clk_RstN )
95578                   			Ret_OrdId &lt;= #1.0 ( 4'b0 );
95579                   		else if ( Vld_CxtAlloc )
95580                   			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
95581                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
95582      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95583      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95584      1/1          			u_5396 &lt;= #1.0 ( 5'b0 );
95585                   		else if ( OrdValEn [7] )
95586                   			u_5396 &lt;= #1.0 ( Ord_Val );
95587                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95588                   		if ( ! Sys_Clk_RstN )
95589                   			u_3573 &lt;= #1.0 ( 5'b0 );
95590                   		else if ( OrdValEn [6] )
95591                   			u_3573 &lt;= #1.0 ( Ord_Val );
95592                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95593                   		if ( ! Sys_Clk_RstN )
95594                   			u_f1fa &lt;= #1.0 ( 5'b0 );
95595                   		else if ( OrdValEn [5] )
95596                   			u_f1fa &lt;= #1.0 ( Ord_Val );
95597                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95598                   		if ( ! Sys_Clk_RstN )
95599                   			u_1424 &lt;= #1.0 ( 5'b0 );
95600                   		else if ( OrdValEn [4] )
95601                   			u_1424 &lt;= #1.0 ( Ord_Val );
95602      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95603      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95604      1/1          			u_4456 &lt;= #1.0 ( 5'b0 );
95605      <font color = "red">0/1     ==>  		else if ( OrdValEn [3] )</font>
95606      1/1          			u_4456 &lt;= #1.0 ( Ord_Val );
95607                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95608                   		if ( ! Sys_Clk_RstN )
95609                   			u_46d9 &lt;= #1.0 ( 5'b0 );
95610                   		else if ( OrdValEn [2] )
95611                   			u_46d9 &lt;= #1.0 ( Ord_Val );
95612                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95613                   		if ( ! Sys_Clk_RstN )
95614                   			u_dbe9 &lt;= #1.0 ( 5'b0 );
95615                   		else if ( OrdValEn [1] )
95616                   			u_dbe9 &lt;= #1.0 ( Ord_Val );
95617                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95618                   		if ( ! Sys_Clk_RstN )
95619      1/1          			u_1f65 &lt;= #1.0 ( 5'b0 );
95620      <font color = "red">0/1     ==>  		else if ( OrdValEn [0] )</font>
95621      1/1          			u_1f65 &lt;= #1.0 ( Ord_Val );
95622                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95623                   		if ( ! Sys_Clk_RstN )
95624                   			u_a2d6 &lt;= #1.0 ( 1'b0 );
95625                   		else if ( u_142 )
95626                   			u_a2d6 &lt;= #1.0 ( u_def0 );
95627                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95628                   		if ( ! Sys_Clk_RstN )
95629                   			u_14a &lt;= #1.0 ( 1'b0 );
95630                   		else if ( GenTx_Req_Vld )
95631                   			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
95632      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
95633      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );</font>
95634      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95635      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95636                   			u_660a &lt;= #1.0 ( 5'b0 );
95637                   		else if ( OrdKeyEn [7] )
95638                   			u_660a &lt;= #1.0 ( Ord_Key );
95639                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95640      1/1          		if ( ! Sys_Clk_RstN )
95641      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( 5'b0 );</font>
95642      1/1          		else if ( OrdKeyEn [6] )
95643      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( Ord_Key );</font>
95644                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95645                   		if ( ! Sys_Clk_RstN )
95646                   			u_937e &lt;= #1.0 ( 5'b0 );
95647                   		else if ( OrdKeyEn [5] )
95648                   			u_937e &lt;= #1.0 ( Ord_Key );
95649                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95650                   		if ( ! Sys_Clk_RstN )
95651                   			u_b891 &lt;= #1.0 ( 5'b0 );
95652                   		else if ( OrdKeyEn [4] )
95653                   			u_b891 &lt;= #1.0 ( Ord_Key );
95654                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95655                   		if ( ! Sys_Clk_RstN )
95656                   			u_406b &lt;= #1.0 ( 5'b0 );
95657                   		else if ( OrdKeyEn [3] )
95658                   			u_406b &lt;= #1.0 ( Ord_Key );
95659                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95660                   		if ( ! Sys_Clk_RstN )
95661                   			u_3465 &lt;= #1.0 ( 5'b0 );
95662                   		else if ( OrdKeyEn [2] )
95663                   			u_3465 &lt;= #1.0 ( Ord_Key );
95664                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95665                   		if ( ! Sys_Clk_RstN )
95666                   			u_c975 &lt;= #1.0 ( 5'b0 );
95667                   		else if ( OrdKeyEn [1] )
95668                   			u_c975 &lt;= #1.0 ( Ord_Key );
95669                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95670                   		if ( ! Sys_Clk_RstN )
95671                   			u_9ac8 &lt;= #1.0 ( 5'b0 );
95672                   		else if ( OrdKeyEn [0] )
95673                   			u_9ac8 &lt;= #1.0 ( Ord_Key );
95674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95675      1/1          		if ( ! Sys_Clk_RstN )
95676      1/1          			First &lt;= #1.0 ( 1'b1 );
95677      <font color = "red">0/1     ==>  		else if ( CmdRx_Vld &amp; NextTx )</font>
95678      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( ~ CmdRx_Split );</font>
95679      1/1          	assign CmdTx_Err = CmdRx_Err;
95680                   	assign CmdTx_MatchId = CmdRx_MatchId;
95681                   	assign CmdTx_Split = CmdRx_Split;
95682                   	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
95683                   	assign CmdTx_StrmValid = CmdRx_StrmValid;
95684                   	assign CmdTx_Vld = CmdRx_Vld;
95685      <font color = "grey">unreachable  </font>	assign u_2393 = GenRx_Req_Data;
95686      <font color = "grey">unreachable  </font>	assign u_828c = u_2393;
95687      <font color = "grey">unreachable  </font>	assign upreStrm_Len1W = u_828c [7:0];
95688      <font color = "grey">unreachable  </font>	assign Len1W = upreStrm_Len1W;
                   <font color = "red">==>  MISSING_ELSE</font>
95689      <font color = "grey">unreachable  </font>	assign upreStrm_AddrLsb = u_828c [18:12];
95690      <font color = "grey">unreachable  </font>	assign Addr = upreStrm_AddrLsb;
95691      <font color = "grey">unreachable  </font>	assign u_c4ee = Addr [6:2];
95692                   	assign u_b175 = GenRx_Req_Data [31:28];
                   <font color = "red">==>  MISSING_ELSE</font>
95693                   	assign u_e29d = RxPre &amp; u_b175 == 4'b1101;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95694                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95695                   		if ( ! Sys_Clk_RstN )
95696                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 2'b0 );
95697                   		else if ( u_e29d &amp; CmdRx_Vld &amp; NextTx )
95698                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
95699      <font color = "grey">unreachable  </font>	assign Cxt_StrmRatio = u_df7d &amp; { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
95700      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95701      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
95702      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( 2'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
95703      <font color = "grey">unreachable  </font>		else if ( CmdRx_Vld &amp; NextTx )
95704      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 2 { u_e29d }  } );
95705      <font color = "grey">unreachable  </font>	assign Cxt_StrmType = u_768e &amp; GenRx_Req_Opc == 3'b000;
95706                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
95707                   		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95708                   			u_768e &lt;= #1.0 ( 1'b0 );
95709                   		else if ( CmdRx_Vld &amp; NextTx )
95710                   			u_768e &lt;= #1.0 ( CmdRx_StrmType &amp; u_e29d );
95711                   	assign Cxt_Update_BufId = 1'b0;
95712                   	assign Cxt_Update_PktCnt1 = CmdRx_Vld &amp; ~ First &amp; NextTx &amp; ~ RxPre;
95713      <font color = "grey">unreachable  </font>	assign Cxt_Used = CxtUsed;
95714      <font color = "grey">unreachable  </font>	assign Cxt_Write = Vld_CxtAlloc;
95715      <font color = "grey">unreachable  </font>	assign u_7130 = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; First &amp; ~ Rdy_CxtAlloc;
95716      <font color = "grey">unreachable  </font>	assign u_bcc8 =
                   <font color = "red">==>  MISSING_ELSE</font>
95717      <font color = "grey">unreachable  </font>							CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; First &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
95718      <font color = "grey">unreachable  </font>	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
95719      <font color = "grey">unreachable  </font>	always @(
95720                   			Stall_Ordering_On  or u_7130  or u_bcc8
                   <font color = "red">==>  MISSING_ELSE</font>
95721                   	) begin
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95722                   		if ( u_7130 )
95723                   			DbgStall = 3'b001 ;
95724                   		else if ( u_bcc8 )
95725                   			DbgStall = 3'b011 ;
95726                   		else if ( Stall_Ordering_On )
95727                   			DbgStall = 3'b100 ;
95728                   		else	DbgStall = 3'b000 ;
95729                   	end
95730      <font color = "grey">unreachable  </font>	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
95731      <font color = "grey">unreachable  </font>	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
95732      <font color = "grey">unreachable  </font>	assign GenTx_Req_Be = GenRx_Req_Be;
95733      <font color = "grey">unreachable  </font>	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
                   <font color = "red">==>  MISSING_ELSE</font>
95734      <font color = "grey">unreachable  </font>	assign GenTx_Req_Data = GenRx_Req_Data;
95735      <font color = "grey">unreachable  </font>	assign GenTx_Req_Last = GenRx_Req_Last;
95736      <font color = "grey">unreachable  </font>	assign GenTx_Req_Len1 = GenRx_Req_Len1;
95737                   	assign GenTx_Req_Lock = GenRx_Req_Lock;
                   <font color = "red">==>  MISSING_ELSE</font>
95738                   	assign GenTx_Req_Opc = GenRx_Req_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95739                   	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
95740                   	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
95741                   	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
95742                   	assign GenTx_Req_User = GenRx_Req_User;
95743                   	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 4 { ( CmdRx_MatchId == 4'b1111 ) }  };
95744                   	assign Shortage =
95745                   					( ~ Go_CxtAlloc | ~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre ) )
95746                   				&amp;
95747      <font color = "grey">unreachable  </font>				CmdRx_Vld
95748      <font color = "grey">unreachable  </font>			&amp;
95749      <font color = "grey">unreachable  </font>			GenRx_Req_Vld
95750      <font color = "grey">unreachable  </font>		&amp;	~ RxAbort;
                   <font color = "red">==>  MISSING_ELSE</font>
95751      <font color = "grey">unreachable  </font>	assign u_fe55 = Ord_KeyMatchId [0];
95752      <font color = "grey">unreachable  </font>	assign u_103f = Ord_KeyMatchId [1];
95753      <font color = "grey">unreachable  </font>	assign u_6126 = Ord_KeyMatchId [2];
95754                   	assign u_ee3f = Ord_KeyMatchId [3];
                   <font color = "red">==>  MISSING_ELSE</font>
95755                   	assign u_be31 = Ord_KeyMatchId [4];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95756                   	assign u_aec7 = Ord_KeyMatchId [5];
95757                   	assign u_b54f = Ord_KeyMatchId [6];
95758                   	assign u_9a6b = Ord_KeyMatchId [7];
95759                   	assign Stall_Ordering_Id = u_6cd9;
95760                   	always @(
95761      <font color = "grey">unreachable  </font>			OrdCam_0_Val
95762      <font color = "grey">unreachable  </font>			 or
95763      <font color = "grey">unreachable  </font>			OrdCam_1_Val
95764      <font color = "grey">unreachable  </font>			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95765      <font color = "grey">unreachable  </font>			OrdCam_2_Val
95766      <font color = "grey">unreachable  </font>			 or
95767      <font color = "grey">unreachable  </font>			OrdCam_3_Val
95768                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95769                   			OrdCam_4_Val
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95770                   			 or
95771                   			OrdCam_5_Val
95772                   			 or
95773                   			OrdCam_6_Val
95774                   			 or
95775                   			OrdCam_7_Val
95776      <font color = "grey">unreachable  </font>			 or
95777      <font color = "grey">unreachable  </font>			u_103f
95778      <font color = "grey">unreachable  </font>			 or
95779      <font color = "grey">unreachable  </font>			u_6126
                   <font color = "red">==>  MISSING_ELSE</font>
95780      <font color = "grey">unreachable  </font>			 or
95781      <font color = "grey">unreachable  </font>			u_9a6b
95782      <font color = "grey">unreachable  </font>			 or
95783                   			u_aec7
                   <font color = "red">==>  MISSING_ELSE</font>
95784                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95785                   			u_b54f
95786                   			 or
95787                   			u_be31
95788                   			 or
95789                   			u_ee3f
95790      <font color = "grey">unreachable  </font>			 or
95791      <font color = "grey">unreachable  </font>			u_fe55
95792      <font color = "grey">unreachable  </font>	) begin
95793      <font color = "grey">unreachable  </font>		if ( u_fe55 )
                   <font color = "red">==>  MISSING_ELSE</font>
95794      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_0_Val ;
95795      <font color = "grey">unreachable  </font>		else if ( u_103f )
95796      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_1_Val ;
95797                   		else if ( u_6126 )
                   <font color = "red">==>  MISSING_ELSE</font>
95798                   			u_6cd9 = OrdCam_2_Val ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95799                   		else if ( u_ee3f )
95800                   			u_6cd9 = OrdCam_3_Val ;
95801                   		else if ( u_be31 )
95802                   			u_6cd9 = OrdCam_4_Val ;
95803                   		else if ( u_aec7 )
95804      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_5_Val ;
95805      <font color = "grey">unreachable  </font>		else if ( u_b54f )
95806      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_6_Val ;
95807      <font color = "grey">unreachable  </font>		else if ( u_9a6b )
                   <font color = "red">==>  MISSING_ELSE</font>
95808      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_7_Val ;
95809      <font color = "grey">unreachable  </font>		else	u_6cd9 = 5'b0 ;
95810      <font color = "grey">unreachable  </font>	end
95811                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
95812                   	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95813                   	// synopsys translate_off
95814                   	// synthesis translate_off
95815                   	always @( posedge Sys_Clk )
95816                   		if ( Sys_Clk == 1'b1 )
95817                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
95818      <font color = "grey">unreachable  </font>				dontStop = 0;
95819      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95820      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95821      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95822      <font color = "grey">unreachable  </font>					$stop;
95823      <font color = "grey">unreachable  </font>				end
95824      <font color = "grey">unreachable  </font>			end
95825                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95826                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95827                   	// synopsys translate_off
95828                   	// synthesis translate_off
95829                   	always @( posedge Sys_Clk )
95830                   		if ( Sys_Clk == 1'b1 )
95831                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_14e5 &amp; ~ u_8793 ) !== 1'b0 ) begin
95832      <font color = "grey">unreachable  </font>				dontStop = 0;
95833      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95834      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95835      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95836      <font color = "grey">unreachable  </font>					$stop;
95837      <font color = "grey">unreachable  </font>				end
95838      <font color = "grey">unreachable  </font>			end
95839                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95840                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_132779_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod319.html#inst_tag_132779" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95418
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95526
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95531
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95539
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95544
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95551
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95557
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95579
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95593
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95598
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95616
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95625
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95654
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_132779_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod319.html#inst_tag_132779" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">245</td>
<td class="rt">4</td>
<td class="rt">1.63  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2774</td>
<td class="rt">18</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1387</td>
<td class="rt">14</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1387</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">10</td>
<td class="rt">1.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">6</td>
<td class="rt">2.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">4</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">193</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">8</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">8</td>
<td class="rt">0.71  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1057[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_186</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1ae4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_226</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2891[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_28e4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_411b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b4[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5389[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e00[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_92d8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d1d[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a06b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a375[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_acaf[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b4dd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdd7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c0fa[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c18c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce54[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e20d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f62f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f88[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbGnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAFirst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Normal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiASel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_DataEcc[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstUnaligned</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EndAddr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FixedOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FullLen1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllCrossBound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllFixedExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllSize</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllWrapExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SeqIdComp[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SizeLcl[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartOffset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOneWordMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFullLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreData_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreLen1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1057_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1ae4_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ce54_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_132779_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod319.html#inst_tag_132779" >config_ss_tb.DUT.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">24</td>
<td class="rt">47.06 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95418</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95526</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95531</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95539</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95544</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95551</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95557</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95593</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95598</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">95629</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95654</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95571</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95582</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95602</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95619</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95632</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95640</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95675</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95418      	assign PrvBusy = ~ u_14a;
           	                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95526      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95531      	assign OrdCam_2_Key = u_3465;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95539      		OrdKeyMatchId_7
           		               
95540      		,
           		 
95541      		OrdKeyMatchId_6
           		               
95542      		,
           		 
95543      		OrdKeyMatchId_5
           		               
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95579      		else if ( Vld_CxtAlloc )
           		                        
95580      			Ret_OrdId <= #1.0 ( Cxt_OrdPtr );
           			                                 
95581      	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
           	                                                                     
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95583      		if ( ! Sys_Clk_RstN )
           		                     
95584      			u_5396 <= #1.0 ( 5'b0 );
           			                        
95585      		else if ( OrdValEn [7] )
           		                        
95586      			u_5396 <= #1.0 ( Ord_Val );
           			                           
95587      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95588      		if ( ! Sys_Clk_RstN )
           		                     
95589      			u_3573 <= #1.0 ( 5'b0 );
           			                        
95590      		else if ( OrdValEn [6] )
           		                        
95591      			u_3573 <= #1.0 ( Ord_Val );
           			                           
95592      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           -2- (Wr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95571      		else if ( Vld_CxtAlloc )
           		<font color = "red">-1-</font>                        
95572      			Cxt_IdR <= #1.0 ( u_3c96 );
           <font color = "green">			==></font>
95573      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
           <font color = "red">	==></font>
95574      	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
           <font color = "red">	==></font>
95575      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95583      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
95584      			u_5396 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95603      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
95604      			u_4456 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
95605      		else if ( OrdValEn [3] )
           <font color = "red">		==></font>
95606      			u_4456 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			<font color = "red">-1-</font>                        
95620      		else if ( OrdValEn [0] )
           <font color = "red">		==></font>
95621      			u_1f65 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	<font color = "red">-1-</font>                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           <font color = "red">	==></font>
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
95635      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95640      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95642      		else if ( OrdKeyEn [6] )
           <font color = "green">		==></font>
95643      			u_3e96 <= #1.0 ( Ord_Key );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95675      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95676      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
95677      		else if ( CmdRx_Vld & NextTx )
           <font color = "red">		==></font>
95678      			First <= #1.0 ( ~ CmdRx_Split );
           <font color = "red">			==></font>
95679      	assign CmdTx_Err = CmdRx_Err;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_132780'>
<a name="inst_tag_132780_Line"></a>
<b>Line Coverage for Instance : <a href="mod319.html#inst_tag_132780" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>29</td><td>17</td><td>58.62</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95571</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95582</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95602</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95619</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95632</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95640</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95675</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95713</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95730</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95747</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95761</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95776</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95790</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95804</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95818</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95832</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95570                   			Cxt_IdR &lt;= #1.0 ( 3'b0 );
95571      1/1          		else if ( Vld_CxtAlloc )
95572      1/1          			Cxt_IdR &lt;= #1.0 ( u_3c96 );
95573      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );</font>
95574      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );</font>
95575      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
95576                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95577                   		if ( ! Sys_Clk_RstN )
95578                   			Ret_OrdId &lt;= #1.0 ( 4'b0 );
95579                   		else if ( Vld_CxtAlloc )
95580                   			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
95581                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
95582      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95583      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95584      1/1          			u_5396 &lt;= #1.0 ( 5'b0 );
95585                   		else if ( OrdValEn [7] )
95586                   			u_5396 &lt;= #1.0 ( Ord_Val );
95587                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95588                   		if ( ! Sys_Clk_RstN )
95589                   			u_3573 &lt;= #1.0 ( 5'b0 );
95590                   		else if ( OrdValEn [6] )
95591                   			u_3573 &lt;= #1.0 ( Ord_Val );
95592                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95593                   		if ( ! Sys_Clk_RstN )
95594                   			u_f1fa &lt;= #1.0 ( 5'b0 );
95595                   		else if ( OrdValEn [5] )
95596                   			u_f1fa &lt;= #1.0 ( Ord_Val );
95597                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95598                   		if ( ! Sys_Clk_RstN )
95599                   			u_1424 &lt;= #1.0 ( 5'b0 );
95600                   		else if ( OrdValEn [4] )
95601                   			u_1424 &lt;= #1.0 ( Ord_Val );
95602      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95603      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95604      1/1          			u_4456 &lt;= #1.0 ( 5'b0 );
95605      <font color = "red">0/1     ==>  		else if ( OrdValEn [3] )</font>
95606      1/1          			u_4456 &lt;= #1.0 ( Ord_Val );
95607                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95608                   		if ( ! Sys_Clk_RstN )
95609                   			u_46d9 &lt;= #1.0 ( 5'b0 );
95610                   		else if ( OrdValEn [2] )
95611                   			u_46d9 &lt;= #1.0 ( Ord_Val );
95612                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95613                   		if ( ! Sys_Clk_RstN )
95614                   			u_dbe9 &lt;= #1.0 ( 5'b0 );
95615                   		else if ( OrdValEn [1] )
95616                   			u_dbe9 &lt;= #1.0 ( Ord_Val );
95617                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95618                   		if ( ! Sys_Clk_RstN )
95619      1/1          			u_1f65 &lt;= #1.0 ( 5'b0 );
95620      <font color = "red">0/1     ==>  		else if ( OrdValEn [0] )</font>
95621      1/1          			u_1f65 &lt;= #1.0 ( Ord_Val );
95622                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95623                   		if ( ! Sys_Clk_RstN )
95624                   			u_a2d6 &lt;= #1.0 ( 1'b0 );
95625                   		else if ( u_142 )
95626                   			u_a2d6 &lt;= #1.0 ( u_def0 );
95627                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95628                   		if ( ! Sys_Clk_RstN )
95629                   			u_14a &lt;= #1.0 ( 1'b0 );
95630                   		else if ( GenTx_Req_Vld )
95631                   			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
95632      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
95633      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );</font>
95634      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95635      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95636                   			u_660a &lt;= #1.0 ( 5'b0 );
95637                   		else if ( OrdKeyEn [7] )
95638                   			u_660a &lt;= #1.0 ( Ord_Key );
95639                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95640      1/1          		if ( ! Sys_Clk_RstN )
95641      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( 5'b0 );</font>
95642      1/1          		else if ( OrdKeyEn [6] )
95643      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( Ord_Key );</font>
95644                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95645                   		if ( ! Sys_Clk_RstN )
95646                   			u_937e &lt;= #1.0 ( 5'b0 );
95647                   		else if ( OrdKeyEn [5] )
95648                   			u_937e &lt;= #1.0 ( Ord_Key );
95649                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95650                   		if ( ! Sys_Clk_RstN )
95651                   			u_b891 &lt;= #1.0 ( 5'b0 );
95652                   		else if ( OrdKeyEn [4] )
95653                   			u_b891 &lt;= #1.0 ( Ord_Key );
95654                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95655                   		if ( ! Sys_Clk_RstN )
95656                   			u_406b &lt;= #1.0 ( 5'b0 );
95657                   		else if ( OrdKeyEn [3] )
95658                   			u_406b &lt;= #1.0 ( Ord_Key );
95659                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95660                   		if ( ! Sys_Clk_RstN )
95661                   			u_3465 &lt;= #1.0 ( 5'b0 );
95662                   		else if ( OrdKeyEn [2] )
95663                   			u_3465 &lt;= #1.0 ( Ord_Key );
95664                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95665                   		if ( ! Sys_Clk_RstN )
95666                   			u_c975 &lt;= #1.0 ( 5'b0 );
95667                   		else if ( OrdKeyEn [1] )
95668                   			u_c975 &lt;= #1.0 ( Ord_Key );
95669                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95670                   		if ( ! Sys_Clk_RstN )
95671                   			u_9ac8 &lt;= #1.0 ( 5'b0 );
95672                   		else if ( OrdKeyEn [0] )
95673                   			u_9ac8 &lt;= #1.0 ( Ord_Key );
95674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95675      1/1          		if ( ! Sys_Clk_RstN )
95676      1/1          			First &lt;= #1.0 ( 1'b1 );
95677      <font color = "red">0/1     ==>  		else if ( CmdRx_Vld &amp; NextTx )</font>
95678      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( ~ CmdRx_Split );</font>
95679      1/1          	assign CmdTx_Err = CmdRx_Err;
95680                   	assign CmdTx_MatchId = CmdRx_MatchId;
95681                   	assign CmdTx_Split = CmdRx_Split;
95682                   	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
95683                   	assign CmdTx_StrmValid = CmdRx_StrmValid;
95684                   	assign CmdTx_Vld = CmdRx_Vld;
95685      <font color = "grey">unreachable  </font>	assign u_2393 = GenRx_Req_Data;
95686      <font color = "grey">unreachable  </font>	assign u_828c = u_2393;
95687      <font color = "grey">unreachable  </font>	assign upreStrm_Len1W = u_828c [7:0];
95688      <font color = "grey">unreachable  </font>	assign Len1W = upreStrm_Len1W;
                   <font color = "red">==>  MISSING_ELSE</font>
95689      <font color = "grey">unreachable  </font>	assign upreStrm_AddrLsb = u_828c [18:12];
95690      <font color = "grey">unreachable  </font>	assign Addr = upreStrm_AddrLsb;
95691      <font color = "grey">unreachable  </font>	assign u_c4ee = Addr [6:2];
95692                   	assign u_b175 = GenRx_Req_Data [31:28];
                   <font color = "red">==>  MISSING_ELSE</font>
95693                   	assign u_e29d = RxPre &amp; u_b175 == 4'b1101;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95694                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95695                   		if ( ! Sys_Clk_RstN )
95696                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 2'b0 );
95697                   		else if ( u_e29d &amp; CmdRx_Vld &amp; NextTx )
95698                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
95699      <font color = "grey">unreachable  </font>	assign Cxt_StrmRatio = u_df7d &amp; { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
95700      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95701      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
95702      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( 2'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
95703      <font color = "grey">unreachable  </font>		else if ( CmdRx_Vld &amp; NextTx )
95704      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 2 { u_e29d }  } );
95705      <font color = "grey">unreachable  </font>	assign Cxt_StrmType = u_768e &amp; GenRx_Req_Opc == 3'b000;
95706                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
95707                   		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95708                   			u_768e &lt;= #1.0 ( 1'b0 );
95709                   		else if ( CmdRx_Vld &amp; NextTx )
95710                   			u_768e &lt;= #1.0 ( CmdRx_StrmType &amp; u_e29d );
95711                   	assign Cxt_Update_BufId = 1'b0;
95712                   	assign Cxt_Update_PktCnt1 = CmdRx_Vld &amp; ~ First &amp; NextTx &amp; ~ RxPre;
95713      <font color = "grey">unreachable  </font>	assign Cxt_Used = CxtUsed;
95714      <font color = "grey">unreachable  </font>	assign Cxt_Write = Vld_CxtAlloc;
95715      <font color = "grey">unreachable  </font>	assign u_7130 = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; First &amp; ~ Rdy_CxtAlloc;
95716      <font color = "grey">unreachable  </font>	assign u_bcc8 =
                   <font color = "red">==>  MISSING_ELSE</font>
95717      <font color = "grey">unreachable  </font>							CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; First &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
95718      <font color = "grey">unreachable  </font>	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
95719      <font color = "grey">unreachable  </font>	always @(
95720                   			Stall_Ordering_On  or u_7130  or u_bcc8
                   <font color = "red">==>  MISSING_ELSE</font>
95721                   	) begin
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95722                   		if ( u_7130 )
95723                   			DbgStall = 3'b001 ;
95724                   		else if ( u_bcc8 )
95725                   			DbgStall = 3'b011 ;
95726                   		else if ( Stall_Ordering_On )
95727                   			DbgStall = 3'b100 ;
95728                   		else	DbgStall = 3'b000 ;
95729                   	end
95730      <font color = "grey">unreachable  </font>	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
95731      <font color = "grey">unreachable  </font>	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
95732      <font color = "grey">unreachable  </font>	assign GenTx_Req_Be = GenRx_Req_Be;
95733      <font color = "grey">unreachable  </font>	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
                   <font color = "red">==>  MISSING_ELSE</font>
95734      <font color = "grey">unreachable  </font>	assign GenTx_Req_Data = GenRx_Req_Data;
95735      <font color = "grey">unreachable  </font>	assign GenTx_Req_Last = GenRx_Req_Last;
95736      <font color = "grey">unreachable  </font>	assign GenTx_Req_Len1 = GenRx_Req_Len1;
95737                   	assign GenTx_Req_Lock = GenRx_Req_Lock;
                   <font color = "red">==>  MISSING_ELSE</font>
95738                   	assign GenTx_Req_Opc = GenRx_Req_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95739                   	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
95740                   	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
95741                   	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
95742                   	assign GenTx_Req_User = GenRx_Req_User;
95743                   	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 4 { ( CmdRx_MatchId == 4'b1111 ) }  };
95744                   	assign Shortage =
95745                   					( ~ Go_CxtAlloc | ~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre ) )
95746                   				&amp;
95747      <font color = "grey">unreachable  </font>				CmdRx_Vld
95748      <font color = "grey">unreachable  </font>			&amp;
95749      <font color = "grey">unreachable  </font>			GenRx_Req_Vld
95750      <font color = "grey">unreachable  </font>		&amp;	~ RxAbort;
                   <font color = "red">==>  MISSING_ELSE</font>
95751      <font color = "grey">unreachable  </font>	assign u_fe55 = Ord_KeyMatchId [0];
95752      <font color = "grey">unreachable  </font>	assign u_103f = Ord_KeyMatchId [1];
95753      <font color = "grey">unreachable  </font>	assign u_6126 = Ord_KeyMatchId [2];
95754                   	assign u_ee3f = Ord_KeyMatchId [3];
                   <font color = "red">==>  MISSING_ELSE</font>
95755                   	assign u_be31 = Ord_KeyMatchId [4];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95756                   	assign u_aec7 = Ord_KeyMatchId [5];
95757                   	assign u_b54f = Ord_KeyMatchId [6];
95758                   	assign u_9a6b = Ord_KeyMatchId [7];
95759                   	assign Stall_Ordering_Id = u_6cd9;
95760                   	always @(
95761      <font color = "grey">unreachable  </font>			OrdCam_0_Val
95762      <font color = "grey">unreachable  </font>			 or
95763      <font color = "grey">unreachable  </font>			OrdCam_1_Val
95764      <font color = "grey">unreachable  </font>			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95765      <font color = "grey">unreachable  </font>			OrdCam_2_Val
95766      <font color = "grey">unreachable  </font>			 or
95767      <font color = "grey">unreachable  </font>			OrdCam_3_Val
95768                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95769                   			OrdCam_4_Val
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95770                   			 or
95771                   			OrdCam_5_Val
95772                   			 or
95773                   			OrdCam_6_Val
95774                   			 or
95775                   			OrdCam_7_Val
95776      <font color = "grey">unreachable  </font>			 or
95777      <font color = "grey">unreachable  </font>			u_103f
95778      <font color = "grey">unreachable  </font>			 or
95779      <font color = "grey">unreachable  </font>			u_6126
                   <font color = "red">==>  MISSING_ELSE</font>
95780      <font color = "grey">unreachable  </font>			 or
95781      <font color = "grey">unreachable  </font>			u_9a6b
95782      <font color = "grey">unreachable  </font>			 or
95783                   			u_aec7
                   <font color = "red">==>  MISSING_ELSE</font>
95784                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95785                   			u_b54f
95786                   			 or
95787                   			u_be31
95788                   			 or
95789                   			u_ee3f
95790      <font color = "grey">unreachable  </font>			 or
95791      <font color = "grey">unreachable  </font>			u_fe55
95792      <font color = "grey">unreachable  </font>	) begin
95793      <font color = "grey">unreachable  </font>		if ( u_fe55 )
                   <font color = "red">==>  MISSING_ELSE</font>
95794      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_0_Val ;
95795      <font color = "grey">unreachable  </font>		else if ( u_103f )
95796      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_1_Val ;
95797                   		else if ( u_6126 )
                   <font color = "red">==>  MISSING_ELSE</font>
95798                   			u_6cd9 = OrdCam_2_Val ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95799                   		else if ( u_ee3f )
95800                   			u_6cd9 = OrdCam_3_Val ;
95801                   		else if ( u_be31 )
95802                   			u_6cd9 = OrdCam_4_Val ;
95803                   		else if ( u_aec7 )
95804      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_5_Val ;
95805      <font color = "grey">unreachable  </font>		else if ( u_b54f )
95806      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_6_Val ;
95807      <font color = "grey">unreachable  </font>		else if ( u_9a6b )
                   <font color = "red">==>  MISSING_ELSE</font>
95808      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_7_Val ;
95809      <font color = "grey">unreachable  </font>		else	u_6cd9 = 5'b0 ;
95810      <font color = "grey">unreachable  </font>	end
95811                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
95812                   	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95813                   	// synopsys translate_off
95814                   	// synthesis translate_off
95815                   	always @( posedge Sys_Clk )
95816                   		if ( Sys_Clk == 1'b1 )
95817                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
95818      <font color = "grey">unreachable  </font>				dontStop = 0;
95819      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95820      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95821      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95822      <font color = "grey">unreachable  </font>					$stop;
95823      <font color = "grey">unreachable  </font>				end
95824      <font color = "grey">unreachable  </font>			end
95825                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95826                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95827                   	// synopsys translate_off
95828                   	// synthesis translate_off
95829                   	always @( posedge Sys_Clk )
95830                   		if ( Sys_Clk == 1'b1 )
95831                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_14e5 &amp; ~ u_8793 ) !== 1'b0 ) begin
95832      <font color = "grey">unreachable  </font>				dontStop = 0;
95833      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95834      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95835      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95836      <font color = "grey">unreachable  </font>					$stop;
95837      <font color = "grey">unreachable  </font>				end
95838      <font color = "grey">unreachable  </font>			end
95839                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95840                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_132780_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod319.html#inst_tag_132780" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95418
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95526
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95531
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95539
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95544
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95551
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95557
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95579
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95593
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95598
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95616
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95625
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95654
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_132780_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod319.html#inst_tag_132780" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">245</td>
<td class="rt">4</td>
<td class="rt">1.63  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2774</td>
<td class="rt">18</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1387</td>
<td class="rt">14</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1387</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">10</td>
<td class="rt">1.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">6</td>
<td class="rt">2.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">4</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">193</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">8</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">8</td>
<td class="rt">0.71  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1057[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_186</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1ae4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_226</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2891[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_28e4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_411b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b4[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5389[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e00[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_92d8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d1d[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a06b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a375[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_acaf[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b4dd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdd7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c0fa[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c18c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce54[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e20d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f62f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f88[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbGnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAFirst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Normal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiASel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_DataEcc[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstUnaligned</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EndAddr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FixedOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FullLen1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllCrossBound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllFixedExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllSize</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllWrapExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreLen1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SeqIdComp[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SizeLcl[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartOffset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOneWordMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFullLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreData_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreLen1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1057_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1ae4_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ce54_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_132780_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod319.html#inst_tag_132780" >config_ss_tb.DUT.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">24</td>
<td class="rt">47.06 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95418</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95526</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95531</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95539</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95544</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95551</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95557</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95593</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95598</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">95629</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95654</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95571</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95582</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95602</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95619</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95632</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95640</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95675</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95418      	assign PrvBusy = ~ u_14a;
           	                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95526      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95531      	assign OrdCam_2_Key = u_3465;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95539      		OrdKeyMatchId_7
           		               
95540      		,
           		 
95541      		OrdKeyMatchId_6
           		               
95542      		,
           		 
95543      		OrdKeyMatchId_5
           		               
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95579      		else if ( Vld_CxtAlloc )
           		                        
95580      			Ret_OrdId <= #1.0 ( Cxt_OrdPtr );
           			                                 
95581      	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
           	                                                                     
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95583      		if ( ! Sys_Clk_RstN )
           		                     
95584      			u_5396 <= #1.0 ( 5'b0 );
           			                        
95585      		else if ( OrdValEn [7] )
           		                        
95586      			u_5396 <= #1.0 ( Ord_Val );
           			                           
95587      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95588      		if ( ! Sys_Clk_RstN )
           		                     
95589      			u_3573 <= #1.0 ( 5'b0 );
           			                        
95590      		else if ( OrdValEn [6] )
           		                        
95591      			u_3573 <= #1.0 ( Ord_Val );
           			                           
95592      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           -2- (Wr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95571      		else if ( Vld_CxtAlloc )
           		<font color = "red">-1-</font>                        
95572      			Cxt_IdR <= #1.0 ( u_3c96 );
           <font color = "green">			==></font>
95573      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
           <font color = "red">	==></font>
95574      	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
           <font color = "red">	==></font>
95575      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95583      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
95584      			u_5396 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95603      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
95604      			u_4456 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
95605      		else if ( OrdValEn [3] )
           <font color = "red">		==></font>
95606      			u_4456 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			<font color = "red">-1-</font>                        
95620      		else if ( OrdValEn [0] )
           <font color = "red">		==></font>
95621      			u_1f65 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	<font color = "red">-1-</font>                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           <font color = "red">	==></font>
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
95635      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95640      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95642      		else if ( OrdKeyEn [6] )
           <font color = "green">		==></font>
95643      			u_3e96 <= #1.0 ( Ord_Key );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95675      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95676      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
95677      		else if ( CmdRx_Vld & NextTx )
           <font color = "red">		==></font>
95678      			First <= #1.0 ( ~ CmdRx_Split );
           <font color = "red">			==></font>
95679      	assign CmdTx_Err = CmdRx_Err;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_132778'>
<a name="inst_tag_132778_Line"></a>
<b>Line Coverage for Instance : <a href="mod319.html#inst_tag_132778" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>29</td><td>18</td><td>62.07</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95571</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95582</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95602</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95619</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95632</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95640</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95675</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95713</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95730</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95747</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95761</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95776</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95790</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95804</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95818</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95832</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95570                   			Cxt_IdR &lt;= #1.0 ( 3'b0 );
95571      1/1          		else if ( Vld_CxtAlloc )
95572      <font color = "red">0/1     ==>  			Cxt_IdR &lt;= #1.0 ( u_3c96 );</font>
95573      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );</font>
95574      1/1          	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
95575      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
95576                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95577                   		if ( ! Sys_Clk_RstN )
95578                   			Ret_OrdId &lt;= #1.0 ( 4'b0 );
95579                   		else if ( Vld_CxtAlloc )
95580                   			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
95581                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
95582      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95583      1/1          		if ( ! Sys_Clk_RstN )
95584      <font color = "red">0/1     ==>  			u_5396 &lt;= #1.0 ( 5'b0 );</font>
95585                   		else if ( OrdValEn [7] )
95586                   			u_5396 &lt;= #1.0 ( Ord_Val );
95587                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95588                   		if ( ! Sys_Clk_RstN )
95589                   			u_3573 &lt;= #1.0 ( 5'b0 );
95590                   		else if ( OrdValEn [6] )
95591                   			u_3573 &lt;= #1.0 ( Ord_Val );
95592                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95593                   		if ( ! Sys_Clk_RstN )
95594                   			u_f1fa &lt;= #1.0 ( 5'b0 );
95595                   		else if ( OrdValEn [5] )
95596                   			u_f1fa &lt;= #1.0 ( Ord_Val );
95597                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95598                   		if ( ! Sys_Clk_RstN )
95599                   			u_1424 &lt;= #1.0 ( 5'b0 );
95600                   		else if ( OrdValEn [4] )
95601                   			u_1424 &lt;= #1.0 ( Ord_Val );
95602      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95603      1/1          		if ( ! Sys_Clk_RstN )
95604      <font color = "red">0/1     ==>  			u_4456 &lt;= #1.0 ( 5'b0 );</font>
95605      <font color = "red">0/1     ==>  		else if ( OrdValEn [3] )</font>
95606      1/1          			u_4456 &lt;= #1.0 ( Ord_Val );
95607                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95608                   		if ( ! Sys_Clk_RstN )
95609                   			u_46d9 &lt;= #1.0 ( 5'b0 );
95610                   		else if ( OrdValEn [2] )
95611                   			u_46d9 &lt;= #1.0 ( Ord_Val );
95612                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95613                   		if ( ! Sys_Clk_RstN )
95614                   			u_dbe9 &lt;= #1.0 ( 5'b0 );
95615                   		else if ( OrdValEn [1] )
95616                   			u_dbe9 &lt;= #1.0 ( Ord_Val );
95617                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95618                   		if ( ! Sys_Clk_RstN )
95619      1/1          			u_1f65 &lt;= #1.0 ( 5'b0 );
95620      1/1          		else if ( OrdValEn [0] )
95621      1/1          			u_1f65 &lt;= #1.0 ( Ord_Val );
95622                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95623                   		if ( ! Sys_Clk_RstN )
95624                   			u_a2d6 &lt;= #1.0 ( 1'b0 );
95625                   		else if ( u_142 )
95626                   			u_a2d6 &lt;= #1.0 ( u_def0 );
95627                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95628                   		if ( ! Sys_Clk_RstN )
95629                   			u_14a &lt;= #1.0 ( 1'b0 );
95630                   		else if ( GenTx_Req_Vld )
95631                   			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
95632      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
95633      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );</font>
95634      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95635      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95636                   			u_660a &lt;= #1.0 ( 5'b0 );
95637                   		else if ( OrdKeyEn [7] )
95638                   			u_660a &lt;= #1.0 ( Ord_Key );
95639                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95640      1/1          		if ( ! Sys_Clk_RstN )
95641      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( 5'b0 );</font>
95642      1/1          		else if ( OrdKeyEn [6] )
95643      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( Ord_Key );</font>
95644                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95645                   		if ( ! Sys_Clk_RstN )
95646                   			u_937e &lt;= #1.0 ( 5'b0 );
95647                   		else if ( OrdKeyEn [5] )
95648                   			u_937e &lt;= #1.0 ( Ord_Key );
95649                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95650                   		if ( ! Sys_Clk_RstN )
95651                   			u_b891 &lt;= #1.0 ( 5'b0 );
95652                   		else if ( OrdKeyEn [4] )
95653                   			u_b891 &lt;= #1.0 ( Ord_Key );
95654                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95655                   		if ( ! Sys_Clk_RstN )
95656                   			u_406b &lt;= #1.0 ( 5'b0 );
95657                   		else if ( OrdKeyEn [3] )
95658                   			u_406b &lt;= #1.0 ( Ord_Key );
95659                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95660                   		if ( ! Sys_Clk_RstN )
95661                   			u_3465 &lt;= #1.0 ( 5'b0 );
95662                   		else if ( OrdKeyEn [2] )
95663                   			u_3465 &lt;= #1.0 ( Ord_Key );
95664                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95665                   		if ( ! Sys_Clk_RstN )
95666                   			u_c975 &lt;= #1.0 ( 5'b0 );
95667                   		else if ( OrdKeyEn [1] )
95668                   			u_c975 &lt;= #1.0 ( Ord_Key );
95669                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95670                   		if ( ! Sys_Clk_RstN )
95671                   			u_9ac8 &lt;= #1.0 ( 5'b0 );
95672                   		else if ( OrdKeyEn [0] )
95673                   			u_9ac8 &lt;= #1.0 ( Ord_Key );
95674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95675      1/1          		if ( ! Sys_Clk_RstN )
95676      1/1          			First &lt;= #1.0 ( 1'b1 );
95677      <font color = "red">0/1     ==>  		else if ( CmdRx_Vld &amp; NextTx )</font>
95678      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( ~ CmdRx_Split );</font>
95679      1/1          	assign CmdTx_Err = CmdRx_Err;
95680                   	assign CmdTx_MatchId = CmdRx_MatchId;
95681                   	assign CmdTx_Split = CmdRx_Split;
95682                   	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
95683                   	assign CmdTx_StrmValid = CmdRx_StrmValid;
95684                   	assign CmdTx_Vld = CmdRx_Vld;
95685      <font color = "grey">unreachable  </font>	assign u_2393 = GenRx_Req_Data;
95686      <font color = "grey">unreachable  </font>	assign u_828c = u_2393;
95687      <font color = "grey">unreachable  </font>	assign upreStrm_Len1W = u_828c [7:0];
95688      <font color = "grey">unreachable  </font>	assign Len1W = upreStrm_Len1W;
                   <font color = "red">==>  MISSING_ELSE</font>
95689      <font color = "grey">unreachable  </font>	assign upreStrm_AddrLsb = u_828c [18:12];
95690      <font color = "grey">unreachable  </font>	assign Addr = upreStrm_AddrLsb;
95691      <font color = "grey">unreachable  </font>	assign u_c4ee = Addr [6:2];
95692                   	assign u_b175 = GenRx_Req_Data [31:28];
                   <font color = "red">==>  MISSING_ELSE</font>
95693                   	assign u_e29d = RxPre &amp; u_b175 == 4'b1101;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95694                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95695                   		if ( ! Sys_Clk_RstN )
95696                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 2'b0 );
95697                   		else if ( u_e29d &amp; CmdRx_Vld &amp; NextTx )
95698                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
95699      <font color = "grey">unreachable  </font>	assign Cxt_StrmRatio = u_df7d &amp; { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
95700      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95701      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
95702      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( 2'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
95703      <font color = "grey">unreachable  </font>		else if ( CmdRx_Vld &amp; NextTx )
95704      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 2 { u_e29d }  } );
95705      <font color = "grey">unreachable  </font>	assign Cxt_StrmType = u_768e &amp; GenRx_Req_Opc == 3'b000;
95706                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
95707                   		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95708                   			u_768e &lt;= #1.0 ( 1'b0 );
95709                   		else if ( CmdRx_Vld &amp; NextTx )
95710                   			u_768e &lt;= #1.0 ( CmdRx_StrmType &amp; u_e29d );
95711                   	assign Cxt_Update_BufId = 1'b0;
95712                   	assign Cxt_Update_PktCnt1 = CmdRx_Vld &amp; ~ First &amp; NextTx &amp; ~ RxPre;
95713      <font color = "grey">unreachable  </font>	assign Cxt_Used = CxtUsed;
95714      <font color = "grey">unreachable  </font>	assign Cxt_Write = Vld_CxtAlloc;
95715      <font color = "grey">unreachable  </font>	assign u_7130 = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; First &amp; ~ Rdy_CxtAlloc;
95716      <font color = "grey">unreachable  </font>	assign u_bcc8 =
                   <font color = "red">==>  MISSING_ELSE</font>
95717      <font color = "grey">unreachable  </font>							CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; First &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
95718      <font color = "grey">unreachable  </font>	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
95719      <font color = "grey">unreachable  </font>	always @(
95720                   			Stall_Ordering_On  or u_7130  or u_bcc8
                   <font color = "red">==>  MISSING_ELSE</font>
95721                   	) begin
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95722                   		if ( u_7130 )
95723                   			DbgStall = 3'b001 ;
95724                   		else if ( u_bcc8 )
95725                   			DbgStall = 3'b011 ;
95726                   		else if ( Stall_Ordering_On )
95727                   			DbgStall = 3'b100 ;
95728                   		else	DbgStall = 3'b000 ;
95729                   	end
95730      <font color = "grey">unreachable  </font>	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
95731      <font color = "grey">unreachable  </font>	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
95732      <font color = "grey">unreachable  </font>	assign GenTx_Req_Be = GenRx_Req_Be;
95733      <font color = "grey">unreachable  </font>	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
                   <font color = "red">==>  MISSING_ELSE</font>
95734      <font color = "grey">unreachable  </font>	assign GenTx_Req_Data = GenRx_Req_Data;
95735      <font color = "grey">unreachable  </font>	assign GenTx_Req_Last = GenRx_Req_Last;
95736      <font color = "grey">unreachable  </font>	assign GenTx_Req_Len1 = GenRx_Req_Len1;
95737                   	assign GenTx_Req_Lock = GenRx_Req_Lock;
                   <font color = "red">==>  MISSING_ELSE</font>
95738                   	assign GenTx_Req_Opc = GenRx_Req_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95739                   	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
95740                   	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
95741                   	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
95742                   	assign GenTx_Req_User = GenRx_Req_User;
95743                   	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 4 { ( CmdRx_MatchId == 4'b1111 ) }  };
95744                   	assign Shortage =
95745                   					( ~ Go_CxtAlloc | ~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre ) )
95746                   				&amp;
95747      <font color = "grey">unreachable  </font>				CmdRx_Vld
95748      <font color = "grey">unreachable  </font>			&amp;
95749      <font color = "grey">unreachable  </font>			GenRx_Req_Vld
95750      <font color = "grey">unreachable  </font>		&amp;	~ RxAbort;
                   <font color = "red">==>  MISSING_ELSE</font>
95751      <font color = "grey">unreachable  </font>	assign u_fe55 = Ord_KeyMatchId [0];
95752      <font color = "grey">unreachable  </font>	assign u_103f = Ord_KeyMatchId [1];
95753      <font color = "grey">unreachable  </font>	assign u_6126 = Ord_KeyMatchId [2];
95754                   	assign u_ee3f = Ord_KeyMatchId [3];
                   <font color = "red">==>  MISSING_ELSE</font>
95755                   	assign u_be31 = Ord_KeyMatchId [4];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95756                   	assign u_aec7 = Ord_KeyMatchId [5];
95757                   	assign u_b54f = Ord_KeyMatchId [6];
95758                   	assign u_9a6b = Ord_KeyMatchId [7];
95759                   	assign Stall_Ordering_Id = u_6cd9;
95760                   	always @(
95761      <font color = "grey">unreachable  </font>			OrdCam_0_Val
95762      <font color = "grey">unreachable  </font>			 or
95763      <font color = "grey">unreachable  </font>			OrdCam_1_Val
95764      <font color = "grey">unreachable  </font>			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95765      <font color = "grey">unreachable  </font>			OrdCam_2_Val
95766      <font color = "grey">unreachable  </font>			 or
95767      <font color = "grey">unreachable  </font>			OrdCam_3_Val
95768                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95769                   			OrdCam_4_Val
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95770                   			 or
95771                   			OrdCam_5_Val
95772                   			 or
95773                   			OrdCam_6_Val
95774                   			 or
95775                   			OrdCam_7_Val
95776      <font color = "grey">unreachable  </font>			 or
95777      <font color = "grey">unreachable  </font>			u_103f
95778      <font color = "grey">unreachable  </font>			 or
95779      <font color = "grey">unreachable  </font>			u_6126
                   <font color = "red">==>  MISSING_ELSE</font>
95780      <font color = "grey">unreachable  </font>			 or
95781      <font color = "grey">unreachable  </font>			u_9a6b
95782      <font color = "grey">unreachable  </font>			 or
95783                   			u_aec7
                   <font color = "red">==>  MISSING_ELSE</font>
95784                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95785                   			u_b54f
95786                   			 or
95787                   			u_be31
95788                   			 or
95789                   			u_ee3f
95790      <font color = "grey">unreachable  </font>			 or
95791      <font color = "grey">unreachable  </font>			u_fe55
95792      <font color = "grey">unreachable  </font>	) begin
95793      <font color = "grey">unreachable  </font>		if ( u_fe55 )
                   <font color = "red">==>  MISSING_ELSE</font>
95794      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_0_Val ;
95795      <font color = "grey">unreachable  </font>		else if ( u_103f )
95796      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_1_Val ;
95797                   		else if ( u_6126 )
                   <font color = "red">==>  MISSING_ELSE</font>
95798                   			u_6cd9 = OrdCam_2_Val ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95799                   		else if ( u_ee3f )
95800                   			u_6cd9 = OrdCam_3_Val ;
95801                   		else if ( u_be31 )
95802                   			u_6cd9 = OrdCam_4_Val ;
95803                   		else if ( u_aec7 )
95804      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_5_Val ;
95805      <font color = "grey">unreachable  </font>		else if ( u_b54f )
95806      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_6_Val ;
95807      <font color = "grey">unreachable  </font>		else if ( u_9a6b )
                   <font color = "red">==>  MISSING_ELSE</font>
95808      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_7_Val ;
95809      <font color = "grey">unreachable  </font>		else	u_6cd9 = 5'b0 ;
95810      <font color = "grey">unreachable  </font>	end
95811                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
95812                   	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95813                   	// synopsys translate_off
95814                   	// synthesis translate_off
95815                   	always @( posedge Sys_Clk )
95816                   		if ( Sys_Clk == 1'b1 )
95817                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
95818      <font color = "grey">unreachable  </font>				dontStop = 0;
95819      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95820      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95821      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95822      <font color = "grey">unreachable  </font>					$stop;
95823      <font color = "grey">unreachable  </font>				end
95824      <font color = "grey">unreachable  </font>			end
95825                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95826                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95827                   	// synopsys translate_off
95828                   	// synthesis translate_off
95829                   	always @( posedge Sys_Clk )
95830                   		if ( Sys_Clk == 1'b1 )
95831                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_14e5 &amp; ~ u_8793 ) !== 1'b0 ) begin
95832      <font color = "grey">unreachable  </font>				dontStop = 0;
95833      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95834      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95835      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95836      <font color = "grey">unreachable  </font>					$stop;
95837      <font color = "grey">unreachable  </font>				end
95838      <font color = "grey">unreachable  </font>			end
95839                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95840                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_132778_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod319.html#inst_tag_132778" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95418
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95526
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95531
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95539
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95544
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95551
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95557
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95579
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95593
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95598
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95616
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95625
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95654
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_132778_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod319.html#inst_tag_132778" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">245</td>
<td class="rt">2</td>
<td class="rt">0.82  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2774</td>
<td class="rt">16</td>
<td class="rt">0.58  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1387</td>
<td class="rt">13</td>
<td class="rt">0.94  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1387</td>
<td class="rt">3</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">2</td>
<td class="rt">3.85  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">8</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">5</td>
<td class="rt">1.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">3</td>
<td class="rt">1.15  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">193</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">8</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">8</td>
<td class="rt">0.71  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1057[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_186</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1ae4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_226</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2891[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_28e4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_411b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b4[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5389[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e00[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_92d8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d1d[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a06b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a375[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_acaf[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b4dd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdd7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c0fa[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c18c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce54[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e20d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f62f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f88[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbGnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAFirst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Normal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiASel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_DataEcc[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstUnaligned</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EndAddr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FixedOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllCrossBound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllFixedExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllSize</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllWrapExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreData[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreDataWd[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreDataWd[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreLen1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SeqIdComp[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SizeLcl[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartOffset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOneWordMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFullLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreData_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreLen1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1057_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1ae4_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ce54_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_132778_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod319.html#inst_tag_132778" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">25</td>
<td class="rt">49.02 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95418</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95526</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95531</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95539</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95544</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95551</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95557</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95593</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95598</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">95629</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95654</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95571</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95582</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95602</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">95619</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95632</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95640</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95675</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95418      	assign PrvBusy = ~ u_14a;
           	                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95526      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95531      	assign OrdCam_2_Key = u_3465;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95539      		OrdKeyMatchId_7
           		               
95540      		,
           		 
95541      		OrdKeyMatchId_6
           		               
95542      		,
           		 
95543      		OrdKeyMatchId_5
           		               
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "green">==></font>  
           			 				 	             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95579      		else if ( Vld_CxtAlloc )
           		                        
95580      			Ret_OrdId <= #1.0 ( Cxt_OrdPtr );
           			                                 
95581      	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
           	                                                                     
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95583      		if ( ! Sys_Clk_RstN )
           		                     
95584      			u_5396 <= #1.0 ( 5'b0 );
           			                        
95585      		else if ( OrdValEn [7] )
           		                        
95586      			u_5396 <= #1.0 ( Ord_Val );
           			                           
95587      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95588      		if ( ! Sys_Clk_RstN )
           		                     
95589      			u_3573 <= #1.0 ( 5'b0 );
           			                        
95590      		else if ( OrdValEn [6] )
           		                        
95591      			u_3573 <= #1.0 ( Ord_Val );
           			                           
95592      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           -2- (Wr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95571      		else if ( Vld_CxtAlloc )
           		<font color = "red">-1-</font>                        
95572      			Cxt_IdR <= #1.0 ( u_3c96 );
           <font color = "red">			==></font>
95573      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
           <font color = "red">	==></font>
95574      	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
           <font color = "green">	==></font>
95575      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95583      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
95584      			u_5396 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95603      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
95604      			u_4456 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95605      		else if ( OrdValEn [3] )
           <font color = "red">		==></font>
95606      			u_4456 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			<font color = "green">-1-</font>                        
95620      		else if ( OrdValEn [0] )
           <font color = "green">		==></font>
95621      			u_1f65 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	<font color = "red">-1-</font>                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           <font color = "red">	==></font>
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
95635      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95640      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95642      		else if ( OrdKeyEn [6] )
           <font color = "green">		==></font>
95643      			u_3e96 <= #1.0 ( Ord_Key );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95675      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95676      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
95677      		else if ( CmdRx_Vld & NextTx )
           <font color = "red">		==></font>
95678      			First <= #1.0 ( ~ CmdRx_Split );
           <font color = "red">			==></font>
95679      	assign CmdTx_Err = CmdRx_Err;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_132777'>
<a name="inst_tag_132777_Line"></a>
<b>Line Coverage for Instance : <a href="mod319.html#inst_tag_132777" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>29</td><td>18</td><td>62.07</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95571</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95582</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95602</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95619</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95632</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95640</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95675</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95713</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95730</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95747</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95761</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95776</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95790</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95804</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95818</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95832</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95570                   			Cxt_IdR &lt;= #1.0 ( 3'b0 );
95571      1/1          		else if ( Vld_CxtAlloc )
95572      <font color = "red">0/1     ==>  			Cxt_IdR &lt;= #1.0 ( u_3c96 );</font>
95573      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );</font>
95574      1/1          	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
95575      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
95576                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95577                   		if ( ! Sys_Clk_RstN )
95578                   			Ret_OrdId &lt;= #1.0 ( 4'b0 );
95579                   		else if ( Vld_CxtAlloc )
95580                   			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
95581                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
95582      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95583      1/1          		if ( ! Sys_Clk_RstN )
95584      <font color = "red">0/1     ==>  			u_5396 &lt;= #1.0 ( 5'b0 );</font>
95585                   		else if ( OrdValEn [7] )
95586                   			u_5396 &lt;= #1.0 ( Ord_Val );
95587                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95588                   		if ( ! Sys_Clk_RstN )
95589                   			u_3573 &lt;= #1.0 ( 5'b0 );
95590                   		else if ( OrdValEn [6] )
95591                   			u_3573 &lt;= #1.0 ( Ord_Val );
95592                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95593                   		if ( ! Sys_Clk_RstN )
95594                   			u_f1fa &lt;= #1.0 ( 5'b0 );
95595                   		else if ( OrdValEn [5] )
95596                   			u_f1fa &lt;= #1.0 ( Ord_Val );
95597                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95598                   		if ( ! Sys_Clk_RstN )
95599                   			u_1424 &lt;= #1.0 ( 5'b0 );
95600                   		else if ( OrdValEn [4] )
95601                   			u_1424 &lt;= #1.0 ( Ord_Val );
95602      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95603      1/1          		if ( ! Sys_Clk_RstN )
95604      <font color = "red">0/1     ==>  			u_4456 &lt;= #1.0 ( 5'b0 );</font>
95605      <font color = "red">0/1     ==>  		else if ( OrdValEn [3] )</font>
95606      1/1          			u_4456 &lt;= #1.0 ( Ord_Val );
95607                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95608                   		if ( ! Sys_Clk_RstN )
95609                   			u_46d9 &lt;= #1.0 ( 5'b0 );
95610                   		else if ( OrdValEn [2] )
95611                   			u_46d9 &lt;= #1.0 ( Ord_Val );
95612                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95613                   		if ( ! Sys_Clk_RstN )
95614                   			u_dbe9 &lt;= #1.0 ( 5'b0 );
95615                   		else if ( OrdValEn [1] )
95616                   			u_dbe9 &lt;= #1.0 ( Ord_Val );
95617                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95618                   		if ( ! Sys_Clk_RstN )
95619      1/1          			u_1f65 &lt;= #1.0 ( 5'b0 );
95620      1/1          		else if ( OrdValEn [0] )
95621      1/1          			u_1f65 &lt;= #1.0 ( Ord_Val );
95622                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95623                   		if ( ! Sys_Clk_RstN )
95624                   			u_a2d6 &lt;= #1.0 ( 1'b0 );
95625                   		else if ( u_142 )
95626                   			u_a2d6 &lt;= #1.0 ( u_def0 );
95627                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95628                   		if ( ! Sys_Clk_RstN )
95629                   			u_14a &lt;= #1.0 ( 1'b0 );
95630                   		else if ( GenTx_Req_Vld )
95631                   			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
95632      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
95633      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );</font>
95634      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95635      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95636                   			u_660a &lt;= #1.0 ( 5'b0 );
95637                   		else if ( OrdKeyEn [7] )
95638                   			u_660a &lt;= #1.0 ( Ord_Key );
95639                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95640      1/1          		if ( ! Sys_Clk_RstN )
95641      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( 5'b0 );</font>
95642      1/1          		else if ( OrdKeyEn [6] )
95643      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( Ord_Key );</font>
95644                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95645                   		if ( ! Sys_Clk_RstN )
95646                   			u_937e &lt;= #1.0 ( 5'b0 );
95647                   		else if ( OrdKeyEn [5] )
95648                   			u_937e &lt;= #1.0 ( Ord_Key );
95649                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95650                   		if ( ! Sys_Clk_RstN )
95651                   			u_b891 &lt;= #1.0 ( 5'b0 );
95652                   		else if ( OrdKeyEn [4] )
95653                   			u_b891 &lt;= #1.0 ( Ord_Key );
95654                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95655                   		if ( ! Sys_Clk_RstN )
95656                   			u_406b &lt;= #1.0 ( 5'b0 );
95657                   		else if ( OrdKeyEn [3] )
95658                   			u_406b &lt;= #1.0 ( Ord_Key );
95659                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95660                   		if ( ! Sys_Clk_RstN )
95661                   			u_3465 &lt;= #1.0 ( 5'b0 );
95662                   		else if ( OrdKeyEn [2] )
95663                   			u_3465 &lt;= #1.0 ( Ord_Key );
95664                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95665                   		if ( ! Sys_Clk_RstN )
95666                   			u_c975 &lt;= #1.0 ( 5'b0 );
95667                   		else if ( OrdKeyEn [1] )
95668                   			u_c975 &lt;= #1.0 ( Ord_Key );
95669                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95670                   		if ( ! Sys_Clk_RstN )
95671                   			u_9ac8 &lt;= #1.0 ( 5'b0 );
95672                   		else if ( OrdKeyEn [0] )
95673                   			u_9ac8 &lt;= #1.0 ( Ord_Key );
95674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95675      1/1          		if ( ! Sys_Clk_RstN )
95676      1/1          			First &lt;= #1.0 ( 1'b1 );
95677      <font color = "red">0/1     ==>  		else if ( CmdRx_Vld &amp; NextTx )</font>
95678      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( ~ CmdRx_Split );</font>
95679      1/1          	assign CmdTx_Err = CmdRx_Err;
95680                   	assign CmdTx_MatchId = CmdRx_MatchId;
95681                   	assign CmdTx_Split = CmdRx_Split;
95682                   	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
95683                   	assign CmdTx_StrmValid = CmdRx_StrmValid;
95684                   	assign CmdTx_Vld = CmdRx_Vld;
95685      <font color = "grey">unreachable  </font>	assign u_2393 = GenRx_Req_Data;
95686      <font color = "grey">unreachable  </font>	assign u_828c = u_2393;
95687      <font color = "grey">unreachable  </font>	assign upreStrm_Len1W = u_828c [7:0];
95688      <font color = "grey">unreachable  </font>	assign Len1W = upreStrm_Len1W;
                   <font color = "red">==>  MISSING_ELSE</font>
95689      <font color = "grey">unreachable  </font>	assign upreStrm_AddrLsb = u_828c [18:12];
95690      <font color = "grey">unreachable  </font>	assign Addr = upreStrm_AddrLsb;
95691      <font color = "grey">unreachable  </font>	assign u_c4ee = Addr [6:2];
95692                   	assign u_b175 = GenRx_Req_Data [31:28];
                   <font color = "red">==>  MISSING_ELSE</font>
95693                   	assign u_e29d = RxPre &amp; u_b175 == 4'b1101;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95694                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95695                   		if ( ! Sys_Clk_RstN )
95696                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 2'b0 );
95697                   		else if ( u_e29d &amp; CmdRx_Vld &amp; NextTx )
95698                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
95699      <font color = "grey">unreachable  </font>	assign Cxt_StrmRatio = u_df7d &amp; { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
95700      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95701      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
95702      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( 2'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
95703      <font color = "grey">unreachable  </font>		else if ( CmdRx_Vld &amp; NextTx )
95704      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 2 { u_e29d }  } );
95705      <font color = "grey">unreachable  </font>	assign Cxt_StrmType = u_768e &amp; GenRx_Req_Opc == 3'b000;
95706                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
95707                   		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95708                   			u_768e &lt;= #1.0 ( 1'b0 );
95709                   		else if ( CmdRx_Vld &amp; NextTx )
95710                   			u_768e &lt;= #1.0 ( CmdRx_StrmType &amp; u_e29d );
95711                   	assign Cxt_Update_BufId = 1'b0;
95712                   	assign Cxt_Update_PktCnt1 = CmdRx_Vld &amp; ~ First &amp; NextTx &amp; ~ RxPre;
95713      <font color = "grey">unreachable  </font>	assign Cxt_Used = CxtUsed;
95714      <font color = "grey">unreachable  </font>	assign Cxt_Write = Vld_CxtAlloc;
95715      <font color = "grey">unreachable  </font>	assign u_7130 = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; First &amp; ~ Rdy_CxtAlloc;
95716      <font color = "grey">unreachable  </font>	assign u_bcc8 =
                   <font color = "red">==>  MISSING_ELSE</font>
95717      <font color = "grey">unreachable  </font>							CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; First &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
95718      <font color = "grey">unreachable  </font>	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
95719      <font color = "grey">unreachable  </font>	always @(
95720                   			Stall_Ordering_On  or u_7130  or u_bcc8
                   <font color = "red">==>  MISSING_ELSE</font>
95721                   	) begin
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95722                   		if ( u_7130 )
95723                   			DbgStall = 3'b001 ;
95724                   		else if ( u_bcc8 )
95725                   			DbgStall = 3'b011 ;
95726                   		else if ( Stall_Ordering_On )
95727                   			DbgStall = 3'b100 ;
95728                   		else	DbgStall = 3'b000 ;
95729                   	end
95730      <font color = "grey">unreachable  </font>	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
95731      <font color = "grey">unreachable  </font>	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
95732      <font color = "grey">unreachable  </font>	assign GenTx_Req_Be = GenRx_Req_Be;
95733      <font color = "grey">unreachable  </font>	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
                   <font color = "red">==>  MISSING_ELSE</font>
95734      <font color = "grey">unreachable  </font>	assign GenTx_Req_Data = GenRx_Req_Data;
95735      <font color = "grey">unreachable  </font>	assign GenTx_Req_Last = GenRx_Req_Last;
95736      <font color = "grey">unreachable  </font>	assign GenTx_Req_Len1 = GenRx_Req_Len1;
95737                   	assign GenTx_Req_Lock = GenRx_Req_Lock;
                   <font color = "red">==>  MISSING_ELSE</font>
95738                   	assign GenTx_Req_Opc = GenRx_Req_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95739                   	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
95740                   	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
95741                   	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
95742                   	assign GenTx_Req_User = GenRx_Req_User;
95743                   	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 4 { ( CmdRx_MatchId == 4'b1111 ) }  };
95744                   	assign Shortage =
95745                   					( ~ Go_CxtAlloc | ~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre ) )
95746                   				&amp;
95747      <font color = "grey">unreachable  </font>				CmdRx_Vld
95748      <font color = "grey">unreachable  </font>			&amp;
95749      <font color = "grey">unreachable  </font>			GenRx_Req_Vld
95750      <font color = "grey">unreachable  </font>		&amp;	~ RxAbort;
                   <font color = "red">==>  MISSING_ELSE</font>
95751      <font color = "grey">unreachable  </font>	assign u_fe55 = Ord_KeyMatchId [0];
95752      <font color = "grey">unreachable  </font>	assign u_103f = Ord_KeyMatchId [1];
95753      <font color = "grey">unreachable  </font>	assign u_6126 = Ord_KeyMatchId [2];
95754                   	assign u_ee3f = Ord_KeyMatchId [3];
                   <font color = "red">==>  MISSING_ELSE</font>
95755                   	assign u_be31 = Ord_KeyMatchId [4];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95756                   	assign u_aec7 = Ord_KeyMatchId [5];
95757                   	assign u_b54f = Ord_KeyMatchId [6];
95758                   	assign u_9a6b = Ord_KeyMatchId [7];
95759                   	assign Stall_Ordering_Id = u_6cd9;
95760                   	always @(
95761      <font color = "grey">unreachable  </font>			OrdCam_0_Val
95762      <font color = "grey">unreachable  </font>			 or
95763      <font color = "grey">unreachable  </font>			OrdCam_1_Val
95764      <font color = "grey">unreachable  </font>			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95765      <font color = "grey">unreachable  </font>			OrdCam_2_Val
95766      <font color = "grey">unreachable  </font>			 or
95767      <font color = "grey">unreachable  </font>			OrdCam_3_Val
95768                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95769                   			OrdCam_4_Val
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95770                   			 or
95771                   			OrdCam_5_Val
95772                   			 or
95773                   			OrdCam_6_Val
95774                   			 or
95775                   			OrdCam_7_Val
95776      <font color = "grey">unreachable  </font>			 or
95777      <font color = "grey">unreachable  </font>			u_103f
95778      <font color = "grey">unreachable  </font>			 or
95779      <font color = "grey">unreachable  </font>			u_6126
                   <font color = "red">==>  MISSING_ELSE</font>
95780      <font color = "grey">unreachable  </font>			 or
95781      <font color = "grey">unreachable  </font>			u_9a6b
95782      <font color = "grey">unreachable  </font>			 or
95783                   			u_aec7
                   <font color = "red">==>  MISSING_ELSE</font>
95784                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95785                   			u_b54f
95786                   			 or
95787                   			u_be31
95788                   			 or
95789                   			u_ee3f
95790      <font color = "grey">unreachable  </font>			 or
95791      <font color = "grey">unreachable  </font>			u_fe55
95792      <font color = "grey">unreachable  </font>	) begin
95793      <font color = "grey">unreachable  </font>		if ( u_fe55 )
                   <font color = "red">==>  MISSING_ELSE</font>
95794      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_0_Val ;
95795      <font color = "grey">unreachable  </font>		else if ( u_103f )
95796      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_1_Val ;
95797                   		else if ( u_6126 )
                   <font color = "red">==>  MISSING_ELSE</font>
95798                   			u_6cd9 = OrdCam_2_Val ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95799                   		else if ( u_ee3f )
95800                   			u_6cd9 = OrdCam_3_Val ;
95801                   		else if ( u_be31 )
95802                   			u_6cd9 = OrdCam_4_Val ;
95803                   		else if ( u_aec7 )
95804      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_5_Val ;
95805      <font color = "grey">unreachable  </font>		else if ( u_b54f )
95806      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_6_Val ;
95807      <font color = "grey">unreachable  </font>		else if ( u_9a6b )
                   <font color = "red">==>  MISSING_ELSE</font>
95808      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_7_Val ;
95809      <font color = "grey">unreachable  </font>		else	u_6cd9 = 5'b0 ;
95810      <font color = "grey">unreachable  </font>	end
95811                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
95812                   	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95813                   	// synopsys translate_off
95814                   	// synthesis translate_off
95815                   	always @( posedge Sys_Clk )
95816                   		if ( Sys_Clk == 1'b1 )
95817                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
95818      <font color = "grey">unreachable  </font>				dontStop = 0;
95819      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95820      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95821      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95822      <font color = "grey">unreachable  </font>					$stop;
95823      <font color = "grey">unreachable  </font>				end
95824      <font color = "grey">unreachable  </font>			end
95825                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95826                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95827                   	// synopsys translate_off
95828                   	// synthesis translate_off
95829                   	always @( posedge Sys_Clk )
95830                   		if ( Sys_Clk == 1'b1 )
95831                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_14e5 &amp; ~ u_8793 ) !== 1'b0 ) begin
95832      <font color = "grey">unreachable  </font>				dontStop = 0;
95833      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95834      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95835      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95836      <font color = "grey">unreachable  </font>					$stop;
95837      <font color = "grey">unreachable  </font>				end
95838      <font color = "grey">unreachable  </font>			end
95839                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95840                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_132777_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod319.html#inst_tag_132777" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95418
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95526
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95531
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95539
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95544
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95551
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95557
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95579
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95593
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95598
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95616
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95625
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95654
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_132777_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod319.html#inst_tag_132777" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">245</td>
<td class="rt">4</td>
<td class="rt">1.63  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2774</td>
<td class="rt">18</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1387</td>
<td class="rt">14</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1387</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">10</td>
<td class="rt">1.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">6</td>
<td class="rt">2.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">4</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">193</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">8</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">8</td>
<td class="rt">0.71  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1057[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_186</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1ae4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_226</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2891[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_28e4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_411b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b4[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5389[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e00[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_92d8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d1d[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a06b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a375[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_acaf[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b4dd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdd7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c0fa[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c18c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce54[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e20d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f62f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f88[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbGnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAFirst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Normal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiASel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_DataEcc[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstUnaligned</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EndAddr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FixedOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllCrossBound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllFixedExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllSize</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllWrapExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreData[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreDataWd[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreDataWd[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreLen1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SeqIdComp[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SizeLcl[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartOffset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOneWordMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFullLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreData_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreLen1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1057_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1ae4_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ce54_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_132777_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod319.html#inst_tag_132777" >config_ss_tb.DUT.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">25</td>
<td class="rt">49.02 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95418</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95526</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95531</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95539</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95544</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95551</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95557</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95593</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95598</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">95629</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95654</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95571</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95582</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95602</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">95619</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95632</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95640</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95675</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95418      	assign PrvBusy = ~ u_14a;
           	                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95526      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95531      	assign OrdCam_2_Key = u_3465;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95539      		OrdKeyMatchId_7
           		               
95540      		,
           		 
95541      		OrdKeyMatchId_6
           		               
95542      		,
           		 
95543      		OrdKeyMatchId_5
           		               
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "green">==></font>  
           			 				 	             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95579      		else if ( Vld_CxtAlloc )
           		                        
95580      			Ret_OrdId <= #1.0 ( Cxt_OrdPtr );
           			                                 
95581      	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
           	                                                                     
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95583      		if ( ! Sys_Clk_RstN )
           		                     
95584      			u_5396 <= #1.0 ( 5'b0 );
           			                        
95585      		else if ( OrdValEn [7] )
           		                        
95586      			u_5396 <= #1.0 ( Ord_Val );
           			                           
95587      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95588      		if ( ! Sys_Clk_RstN )
           		                     
95589      			u_3573 <= #1.0 ( 5'b0 );
           			                        
95590      		else if ( OrdValEn [6] )
           		                        
95591      			u_3573 <= #1.0 ( Ord_Val );
           			                           
95592      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           -2- (Wr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95571      		else if ( Vld_CxtAlloc )
           		<font color = "red">-1-</font>                        
95572      			Cxt_IdR <= #1.0 ( u_3c96 );
           <font color = "red">			==></font>
95573      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
           <font color = "red">	==></font>
95574      	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
           <font color = "green">	==></font>
95575      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95583      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
95584      			u_5396 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95603      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
95604      			u_4456 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95605      		else if ( OrdValEn [3] )
           <font color = "red">		==></font>
95606      			u_4456 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			<font color = "green">-1-</font>                        
95620      		else if ( OrdValEn [0] )
           <font color = "green">		==></font>
95621      			u_1f65 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	<font color = "red">-1-</font>                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           <font color = "red">	==></font>
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
95635      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95640      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95642      		else if ( OrdKeyEn [6] )
           <font color = "green">		==></font>
95643      			u_3e96 <= #1.0 ( Ord_Key );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95675      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95676      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
95677      		else if ( CmdRx_Vld & NextTx )
           <font color = "red">		==></font>
95678      			First <= #1.0 ( ~ CmdRx_Split );
           <font color = "red">			==></font>
95679      	assign CmdTx_Err = CmdRx_Err;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_132781'>
<a name="inst_tag_132781_Line"></a>
<b>Line Coverage for Instance : <a href="mod319.html#inst_tag_132781" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>29</td><td>18</td><td>62.07</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95571</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95582</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95602</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>95619</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95632</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>95640</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95675</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95713</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95730</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95747</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95761</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95776</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95790</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95804</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95818</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>95832</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
95570                   			Cxt_IdR &lt;= #1.0 ( 3'b0 );
95571      1/1          		else if ( Vld_CxtAlloc )
95572      <font color = "red">0/1     ==>  			Cxt_IdR &lt;= #1.0 ( u_3c96 );</font>
95573      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );</font>
95574      1/1          	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
95575      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
95576                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95577                   		if ( ! Sys_Clk_RstN )
95578                   			Ret_OrdId &lt;= #1.0 ( 4'b0 );
95579                   		else if ( Vld_CxtAlloc )
95580                   			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
95581                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
95582      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95583      1/1          		if ( ! Sys_Clk_RstN )
95584      <font color = "red">0/1     ==>  			u_5396 &lt;= #1.0 ( 5'b0 );</font>
95585                   		else if ( OrdValEn [7] )
95586                   			u_5396 &lt;= #1.0 ( Ord_Val );
95587                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95588                   		if ( ! Sys_Clk_RstN )
95589                   			u_3573 &lt;= #1.0 ( 5'b0 );
95590                   		else if ( OrdValEn [6] )
95591                   			u_3573 &lt;= #1.0 ( Ord_Val );
95592                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95593                   		if ( ! Sys_Clk_RstN )
95594                   			u_f1fa &lt;= #1.0 ( 5'b0 );
95595                   		else if ( OrdValEn [5] )
95596                   			u_f1fa &lt;= #1.0 ( Ord_Val );
95597                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95598                   		if ( ! Sys_Clk_RstN )
95599                   			u_1424 &lt;= #1.0 ( 5'b0 );
95600                   		else if ( OrdValEn [4] )
95601                   			u_1424 &lt;= #1.0 ( Ord_Val );
95602      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95603      1/1          		if ( ! Sys_Clk_RstN )
95604      <font color = "red">0/1     ==>  			u_4456 &lt;= #1.0 ( 5'b0 );</font>
95605      <font color = "red">0/1     ==>  		else if ( OrdValEn [3] )</font>
95606      1/1          			u_4456 &lt;= #1.0 ( Ord_Val );
95607                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95608                   		if ( ! Sys_Clk_RstN )
95609                   			u_46d9 &lt;= #1.0 ( 5'b0 );
95610                   		else if ( OrdValEn [2] )
95611                   			u_46d9 &lt;= #1.0 ( Ord_Val );
95612                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95613                   		if ( ! Sys_Clk_RstN )
95614                   			u_dbe9 &lt;= #1.0 ( 5'b0 );
95615                   		else if ( OrdValEn [1] )
95616                   			u_dbe9 &lt;= #1.0 ( Ord_Val );
95617                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95618                   		if ( ! Sys_Clk_RstN )
95619      1/1          			u_1f65 &lt;= #1.0 ( 5'b0 );
95620      1/1          		else if ( OrdValEn [0] )
95621      1/1          			u_1f65 &lt;= #1.0 ( Ord_Val );
95622                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95623                   		if ( ! Sys_Clk_RstN )
95624                   			u_a2d6 &lt;= #1.0 ( 1'b0 );
95625                   		else if ( u_142 )
95626                   			u_a2d6 &lt;= #1.0 ( u_def0 );
95627                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95628                   		if ( ! Sys_Clk_RstN )
95629                   			u_14a &lt;= #1.0 ( 1'b0 );
95630                   		else if ( GenTx_Req_Vld )
95631                   			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
95632      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
95633      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );</font>
95634      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95635      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
95636                   			u_660a &lt;= #1.0 ( 5'b0 );
95637                   		else if ( OrdKeyEn [7] )
95638                   			u_660a &lt;= #1.0 ( Ord_Key );
95639                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95640      1/1          		if ( ! Sys_Clk_RstN )
95641      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( 5'b0 );</font>
95642      1/1          		else if ( OrdKeyEn [6] )
95643      <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( Ord_Key );</font>
95644                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95645                   		if ( ! Sys_Clk_RstN )
95646                   			u_937e &lt;= #1.0 ( 5'b0 );
95647                   		else if ( OrdKeyEn [5] )
95648                   			u_937e &lt;= #1.0 ( Ord_Key );
95649                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95650                   		if ( ! Sys_Clk_RstN )
95651                   			u_b891 &lt;= #1.0 ( 5'b0 );
95652                   		else if ( OrdKeyEn [4] )
95653                   			u_b891 &lt;= #1.0 ( Ord_Key );
95654                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95655                   		if ( ! Sys_Clk_RstN )
95656                   			u_406b &lt;= #1.0 ( 5'b0 );
95657                   		else if ( OrdKeyEn [3] )
95658                   			u_406b &lt;= #1.0 ( Ord_Key );
95659                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95660                   		if ( ! Sys_Clk_RstN )
95661                   			u_3465 &lt;= #1.0 ( 5'b0 );
95662                   		else if ( OrdKeyEn [2] )
95663                   			u_3465 &lt;= #1.0 ( Ord_Key );
95664                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95665                   		if ( ! Sys_Clk_RstN )
95666                   			u_c975 &lt;= #1.0 ( 5'b0 );
95667                   		else if ( OrdKeyEn [1] )
95668                   			u_c975 &lt;= #1.0 ( Ord_Key );
95669                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95670                   		if ( ! Sys_Clk_RstN )
95671                   			u_9ac8 &lt;= #1.0 ( 5'b0 );
95672                   		else if ( OrdKeyEn [0] )
95673                   			u_9ac8 &lt;= #1.0 ( Ord_Key );
95674                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95675      1/1          		if ( ! Sys_Clk_RstN )
95676      1/1          			First &lt;= #1.0 ( 1'b1 );
95677      <font color = "red">0/1     ==>  		else if ( CmdRx_Vld &amp; NextTx )</font>
95678      <font color = "red">0/1     ==>  			First &lt;= #1.0 ( ~ CmdRx_Split );</font>
95679      1/1          	assign CmdTx_Err = CmdRx_Err;
95680                   	assign CmdTx_MatchId = CmdRx_MatchId;
95681                   	assign CmdTx_Split = CmdRx_Split;
95682                   	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
95683                   	assign CmdTx_StrmValid = CmdRx_StrmValid;
95684                   	assign CmdTx_Vld = CmdRx_Vld;
95685      <font color = "grey">unreachable  </font>	assign u_2393 = GenRx_Req_Data;
95686      <font color = "grey">unreachable  </font>	assign u_828c = u_2393;
95687      <font color = "grey">unreachable  </font>	assign upreStrm_Len1W = u_828c [7:0];
95688      <font color = "grey">unreachable  </font>	assign Len1W = upreStrm_Len1W;
                   <font color = "red">==>  MISSING_ELSE</font>
95689      <font color = "grey">unreachable  </font>	assign upreStrm_AddrLsb = u_828c [18:12];
95690      <font color = "grey">unreachable  </font>	assign Addr = upreStrm_AddrLsb;
95691      <font color = "grey">unreachable  </font>	assign u_c4ee = Addr [6:2];
95692                   	assign u_b175 = GenRx_Req_Data [31:28];
                   <font color = "red">==>  MISSING_ELSE</font>
95693                   	assign u_e29d = RxPre &amp; u_b175 == 4'b1101;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95694                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95695                   		if ( ! Sys_Clk_RstN )
95696                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 2'b0 );
95697                   		else if ( u_e29d &amp; CmdRx_Vld &amp; NextTx )
95698                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
95699      <font color = "grey">unreachable  </font>	assign Cxt_StrmRatio = u_df7d &amp; { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
95700      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
95701      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
95702      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( 2'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
95703      <font color = "grey">unreachable  </font>		else if ( CmdRx_Vld &amp; NextTx )
95704      <font color = "grey">unreachable  </font>			u_df7d &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 2 { u_e29d }  } );
95705      <font color = "grey">unreachable  </font>	assign Cxt_StrmType = u_768e &amp; GenRx_Req_Opc == 3'b000;
95706                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
95707                   		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95708                   			u_768e &lt;= #1.0 ( 1'b0 );
95709                   		else if ( CmdRx_Vld &amp; NextTx )
95710                   			u_768e &lt;= #1.0 ( CmdRx_StrmType &amp; u_e29d );
95711                   	assign Cxt_Update_BufId = 1'b0;
95712                   	assign Cxt_Update_PktCnt1 = CmdRx_Vld &amp; ~ First &amp; NextTx &amp; ~ RxPre;
95713      <font color = "grey">unreachable  </font>	assign Cxt_Used = CxtUsed;
95714      <font color = "grey">unreachable  </font>	assign Cxt_Write = Vld_CxtAlloc;
95715      <font color = "grey">unreachable  </font>	assign u_7130 = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; First &amp; ~ Rdy_CxtAlloc;
95716      <font color = "grey">unreachable  </font>	assign u_bcc8 =
                   <font color = "red">==>  MISSING_ELSE</font>
95717      <font color = "grey">unreachable  </font>							CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; First &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
95718      <font color = "grey">unreachable  </font>	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
95719      <font color = "grey">unreachable  </font>	always @(
95720                   			Stall_Ordering_On  or u_7130  or u_bcc8
                   <font color = "red">==>  MISSING_ELSE</font>
95721                   	) begin
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95722                   		if ( u_7130 )
95723                   			DbgStall = 3'b001 ;
95724                   		else if ( u_bcc8 )
95725                   			DbgStall = 3'b011 ;
95726                   		else if ( Stall_Ordering_On )
95727                   			DbgStall = 3'b100 ;
95728                   		else	DbgStall = 3'b000 ;
95729                   	end
95730      <font color = "grey">unreachable  </font>	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
95731      <font color = "grey">unreachable  </font>	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
95732      <font color = "grey">unreachable  </font>	assign GenTx_Req_Be = GenRx_Req_Be;
95733      <font color = "grey">unreachable  </font>	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
                   <font color = "red">==>  MISSING_ELSE</font>
95734      <font color = "grey">unreachable  </font>	assign GenTx_Req_Data = GenRx_Req_Data;
95735      <font color = "grey">unreachable  </font>	assign GenTx_Req_Last = GenRx_Req_Last;
95736      <font color = "grey">unreachable  </font>	assign GenTx_Req_Len1 = GenRx_Req_Len1;
95737                   	assign GenTx_Req_Lock = GenRx_Req_Lock;
                   <font color = "red">==>  MISSING_ELSE</font>
95738                   	assign GenTx_Req_Opc = GenRx_Req_Opc;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95739                   	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
95740                   	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
95741                   	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
95742                   	assign GenTx_Req_User = GenRx_Req_User;
95743                   	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 4 { ( CmdRx_MatchId == 4'b1111 ) }  };
95744                   	assign Shortage =
95745                   					( ~ Go_CxtAlloc | ~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre ) )
95746                   				&amp;
95747      <font color = "grey">unreachable  </font>				CmdRx_Vld
95748      <font color = "grey">unreachable  </font>			&amp;
95749      <font color = "grey">unreachable  </font>			GenRx_Req_Vld
95750      <font color = "grey">unreachable  </font>		&amp;	~ RxAbort;
                   <font color = "red">==>  MISSING_ELSE</font>
95751      <font color = "grey">unreachable  </font>	assign u_fe55 = Ord_KeyMatchId [0];
95752      <font color = "grey">unreachable  </font>	assign u_103f = Ord_KeyMatchId [1];
95753      <font color = "grey">unreachable  </font>	assign u_6126 = Ord_KeyMatchId [2];
95754                   	assign u_ee3f = Ord_KeyMatchId [3];
                   <font color = "red">==>  MISSING_ELSE</font>
95755                   	assign u_be31 = Ord_KeyMatchId [4];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95756                   	assign u_aec7 = Ord_KeyMatchId [5];
95757                   	assign u_b54f = Ord_KeyMatchId [6];
95758                   	assign u_9a6b = Ord_KeyMatchId [7];
95759                   	assign Stall_Ordering_Id = u_6cd9;
95760                   	always @(
95761      <font color = "grey">unreachable  </font>			OrdCam_0_Val
95762      <font color = "grey">unreachable  </font>			 or
95763      <font color = "grey">unreachable  </font>			OrdCam_1_Val
95764      <font color = "grey">unreachable  </font>			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95765      <font color = "grey">unreachable  </font>			OrdCam_2_Val
95766      <font color = "grey">unreachable  </font>			 or
95767      <font color = "grey">unreachable  </font>			OrdCam_3_Val
95768                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
95769                   			OrdCam_4_Val
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95770                   			 or
95771                   			OrdCam_5_Val
95772                   			 or
95773                   			OrdCam_6_Val
95774                   			 or
95775                   			OrdCam_7_Val
95776      <font color = "grey">unreachable  </font>			 or
95777      <font color = "grey">unreachable  </font>			u_103f
95778      <font color = "grey">unreachable  </font>			 or
95779      <font color = "grey">unreachable  </font>			u_6126
                   <font color = "red">==>  MISSING_ELSE</font>
95780      <font color = "grey">unreachable  </font>			 or
95781      <font color = "grey">unreachable  </font>			u_9a6b
95782      <font color = "grey">unreachable  </font>			 or
95783                   			u_aec7
                   <font color = "red">==>  MISSING_ELSE</font>
95784                   			 or
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95785                   			u_b54f
95786                   			 or
95787                   			u_be31
95788                   			 or
95789                   			u_ee3f
95790      <font color = "grey">unreachable  </font>			 or
95791      <font color = "grey">unreachable  </font>			u_fe55
95792      <font color = "grey">unreachable  </font>	) begin
95793      <font color = "grey">unreachable  </font>		if ( u_fe55 )
                   <font color = "red">==>  MISSING_ELSE</font>
95794      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_0_Val ;
95795      <font color = "grey">unreachable  </font>		else if ( u_103f )
95796      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_1_Val ;
95797                   		else if ( u_6126 )
                   <font color = "red">==>  MISSING_ELSE</font>
95798                   			u_6cd9 = OrdCam_2_Val ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95799                   		else if ( u_ee3f )
95800                   			u_6cd9 = OrdCam_3_Val ;
95801                   		else if ( u_be31 )
95802                   			u_6cd9 = OrdCam_4_Val ;
95803                   		else if ( u_aec7 )
95804      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_5_Val ;
95805      <font color = "grey">unreachable  </font>		else if ( u_b54f )
95806      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_6_Val ;
95807      <font color = "grey">unreachable  </font>		else if ( u_9a6b )
                   <font color = "red">==>  MISSING_ELSE</font>
95808      <font color = "grey">unreachable  </font>			u_6cd9 = OrdCam_7_Val ;
95809      <font color = "grey">unreachable  </font>		else	u_6cd9 = 5'b0 ;
95810      <font color = "grey">unreachable  </font>	end
95811                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
95812                   	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95813                   	// synopsys translate_off
95814                   	// synthesis translate_off
95815                   	always @( posedge Sys_Clk )
95816                   		if ( Sys_Clk == 1'b1 )
95817                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
95818      <font color = "grey">unreachable  </font>				dontStop = 0;
95819      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95820      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95821      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95822      <font color = "grey">unreachable  </font>					$stop;
95823      <font color = "grey">unreachable  </font>				end
95824      <font color = "grey">unreachable  </font>			end
95825                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95826                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
95827                   	// synopsys translate_off
95828                   	// synthesis translate_off
95829                   	always @( posedge Sys_Clk )
95830                   		if ( Sys_Clk == 1'b1 )
95831                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_14e5 &amp; ~ u_8793 ) !== 1'b0 ) begin
95832      <font color = "grey">unreachable  </font>				dontStop = 0;
95833      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
95834      <font color = "grey">unreachable  </font>				if (!dontStop) begin
95835      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
95836      <font color = "grey">unreachable  </font>					$stop;
95837      <font color = "grey">unreachable  </font>				end
95838      <font color = "grey">unreachable  </font>			end
95839                   	// synthesis translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
95840                   	// synopsys translate_on
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_132781_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod319.html#inst_tag_132781" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>15</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95418
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95526
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95531
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95539
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95544
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95551
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95557
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95579
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95593
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95598
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95616
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95625
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95629
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95654
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_132781_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod319.html#inst_tag_132781" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">245</td>
<td class="rt">4</td>
<td class="rt">1.63  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2774</td>
<td class="rt">18</td>
<td class="rt">0.65  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1387</td>
<td class="rt">14</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1387</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">10</td>
<td class="rt">1.92  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">6</td>
<td class="rt">2.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">4</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">193</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2252</td>
<td class="rt">8</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1126</td>
<td class="rt">8</td>
<td class="rt">0.71  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1126</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1057[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_186</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1ae4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_226</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2891[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_28e4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_411b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b4[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_48d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5389[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e00[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6320_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6819_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f77_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_92d8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d1d[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a06b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a375[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_acaf[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b4dd[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_10[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb1e_6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bbd0_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdd7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c0fa[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c18c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce54[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e20d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f62f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ee_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f88[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ar1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbGnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ArbReqAw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AssertAxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aw1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AwPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAA_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Fixed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiABurstIs_Wrap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAFirst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiALockIs_Normal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAP_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiASel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAr_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiAw_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_DataEcc[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AxiW_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstLen1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BurstUnaligned</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EndAddr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FixedOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FullLen1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllCrossBound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllFixedExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllSize</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllWrapExcl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreData[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreData[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreDataWd[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreDataWd[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreDataWd[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PreLen1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Preamble</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SeqIdComp[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SizeLcl[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartOffset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>W1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WPipePwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrOnGoing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapOneWordMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFullLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uLen1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreData_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPreLen1_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1057_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1ae4_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ce54_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_132781_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod319.html#inst_tag_132781" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">25</td>
<td class="rt">49.02 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95418</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95526</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95531</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95539</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95544</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95551</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95557</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95593</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95598</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95625</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">95629</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95654</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95571</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95582</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95602</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">95619</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95632</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">95640</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">95675</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95418      	assign PrvBusy = ~ u_14a;
           	                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95526      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95531      	assign OrdCam_2_Key = u_3465;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (AxiASel) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95539      		OrdKeyMatchId_7
           		               
95540      		,
           		 
95541      		OrdKeyMatchId_6
           		               
95542      		,
           		 
95543      		OrdKeyMatchId_5
           		               
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95544      		,
           		 
95545      		OrdKeyMatchId_4
           		               
95546      		,
           		 
95547      		OrdKeyMatchId_3
           		               
95548      		,
           		 
95549      		OrdKeyMatchId_2
           		               
95550      		,
           		 
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95551      		OrdKeyMatchId_1
           		               
95552      		,
           		 
95553      		OrdKeyMatchId_0
           		               
95554      		};
           		  
95555      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
95556      	assign CxtOpen = ~ First;
           	                         
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "green">==></font>  
           			 				 	             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95557      	assign Go_Ord =
           	               
95558      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
95559      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95579      		else if ( Vld_CxtAlloc )
           		                        
95580      			Ret_OrdId <= #1.0 ( Cxt_OrdPtr );
           			                                 
95581      	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud156( .I( Ret_OrdId ) , .O( u_4d61 ) );
           	                                                                     
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95583      		if ( ! Sys_Clk_RstN )
           		                     
95584      			u_5396 <= #1.0 ( 5'b0 );
           			                        
95585      		else if ( OrdValEn [7] )
           		                        
95586      			u_5396 <= #1.0 ( Ord_Val );
           			                           
95587      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95588      		if ( ! Sys_Clk_RstN )
           		                     
95589      			u_3573 <= #1.0 ( 5'b0 );
           			                        
95590      		else if ( OrdValEn [6] )
           		                        
95591      			u_3573 <= #1.0 ( Ord_Val );
           			                           
95592      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95593      		if ( ! Sys_Clk_RstN )
           		                     
95594      			u_f1fa <= #1.0 ( 5'b0 );
           			                        
95595      		else if ( OrdValEn [5] )
           		                        
95596      			u_f1fa <= #1.0 ( Ord_Val );
           			                           
95597      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95598      		if ( ! Sys_Clk_RstN )
           		                     
95599      			u_1424 <= #1.0 ( 5'b0 );
           			                        
95600      		else if ( OrdValEn [4] )
           		                        
95601      			u_1424 <= #1.0 ( Ord_Val );
           			                           
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95603      		if ( ! Sys_Clk_RstN )
           		                     
95604      			u_4456 <= #1.0 ( 5'b0 );
           			                        
95605      		else if ( OrdValEn [3] )
           		                        
95606      			u_4456 <= #1.0 ( Ord_Val );
           			                           
95607      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95608      		if ( ! Sys_Clk_RstN )
           		                     
95609      			u_46d9 <= #1.0 ( 5'b0 );
           			                        
95610      		else if ( OrdValEn [2] )
           		                        
95611      			u_46d9 <= #1.0 ( Ord_Val );
           			                           
95612      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95613      		if ( ! Sys_Clk_RstN )
           		                     
95614      			u_dbe9 <= #1.0 ( 5'b0 );
           			                        
95615      		else if ( OrdValEn [1] )
           		                        
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
95617      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95618      		if ( ! Sys_Clk_RstN )
           		                     
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			                        
95620      		else if ( OrdValEn [0] )
           		                        
95621      			u_1f65 <= #1.0 ( Ord_Val );
           			                           
95622      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95623      		if ( ! Sys_Clk_RstN )
           		                     
95624      			u_a2d6 <= #1.0 ( 1'b0 );
           			                        
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95616      			u_dbe9 <= #1.0 ( Ord_Val );
           			                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95625      		else if ( u_142 )
           		                 
95626      			u_a2d6 <= #1.0 ( u_def0 );
           			                          
95627      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95628      		if ( ! Sys_Clk_RstN )
           		                     
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
95630      		else if ( GenTx_Req_Vld )
           		                         
95631      			u_14a <= #1.0 ( GenTx_Req_Rdy );
           			                                
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           	                                                                     
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95635      		if ( ! Sys_Clk_RstN )
           		                     
95636      			u_660a <= #1.0 ( 5'b0 );
           			                        
95637      		else if ( OrdKeyEn [7] )
           		                        
95638      			u_660a <= #1.0 ( Ord_Key );
           			                           
95639      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95640      		if ( ! Sys_Clk_RstN )
           		                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           			                        
95642      		else if ( OrdKeyEn [6] )
           		                        
95643      			u_3e96 <= #1.0 ( Ord_Key );
           			                           
95644      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95645      		if ( ! Sys_Clk_RstN )
           		                     
95646      			u_937e <= #1.0 ( 5'b0 );
           			                        
95647      		else if ( OrdKeyEn [5] )
           		                        
95648      			u_937e <= #1.0 ( Ord_Key );
           			                           
95649      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95650      		if ( ! Sys_Clk_RstN )
           		                     
95651      			u_b891 <= #1.0 ( 5'b0 );
           			                        
95652      		else if ( OrdKeyEn [4] )
           		                        
95653      			u_b891 <= #1.0 ( Ord_Key );
           			                           
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95629      			u_14a <= #1.0 ( 1'b0 );
           			                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Preamble) ? ...;  
           -2- (Wr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95654      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95655      		if ( ! Sys_Clk_RstN )
           		                     
95656      			u_406b <= #1.0 ( 5'b0 );
           			                        
95657      		else if ( OrdKeyEn [3] )
           		                        
95658      			u_406b <= #1.0 ( Ord_Key );
           			                           
95659      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95660      		if ( ! Sys_Clk_RstN )
           		                     
95661      			u_3465 <= #1.0 ( 5'b0 );
           			                        
95662      		else if ( OrdKeyEn [2] )
           		                        
95663      			u_3465 <= #1.0 ( Ord_Key );
           			                           
95664      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95665      		if ( ! Sys_Clk_RstN )
           		                     
95666      			u_c975 <= #1.0 ( 5'b0 );
           			                        
95667      		else if ( OrdKeyEn [1] )
           		                        
95668      			u_c975 <= #1.0 ( Ord_Key );
           			                           
95669      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95670      		if ( ! Sys_Clk_RstN )
           		                     
95671      			u_9ac8 <= #1.0 ( 5'b0 );
           			                        
95672      		else if ( OrdKeyEn [0] )
           		                        
95673      			u_9ac8 <= #1.0 ( Ord_Key );
           			                           
95674      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95675      		if ( ! Sys_Clk_RstN )
           		                     
95676      			First <= #1.0 ( 1'b1 );
           			                       
95677      		else if ( CmdRx_Vld & NextTx )
           		                              
95678      			First <= #1.0 ( ~ CmdRx_Split );
           			                                
95679      	assign CmdTx_Err = CmdRx_Err;
           	                             
95680      	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
95681      	assign CmdTx_Split = CmdRx_Split;
           	                                 
95682      	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
95683      	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
95684      	assign CmdTx_Vld = CmdRx_Vld;
           	                             
95685      	assign u_2393 = GenRx_Req_Data;
           	                               
95686      	assign u_828c = u_2393;
           	                       
95687      	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
95688      	assign Len1W = upreStrm_Len1W;
           	                              
95689      	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
95690      	assign Addr = upreStrm_AddrLsb;
           	                               
95691      	assign u_c4ee = Addr [6:2];
           	                           
95692      	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
95693      	assign u_e29d = RxPre & u_b175 == 4'b1101;
           	                                          
95694      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
95695      		if ( ! Sys_Clk_RstN )
           		                     
95696      			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
95697      		else if ( u_e29d & CmdRx_Vld & NextTx )
           		                                       
95698      			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "red">==></font>  
           			                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95571      		else if ( Vld_CxtAlloc )
           		<font color = "red">-1-</font>                        
95572      			Cxt_IdR <= #1.0 ( u_3c96 );
           <font color = "red">			==></font>
95573      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
           <font color = "red">	==></font>
95574      	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
           <font color = "green">	==></font>
95575      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue653( .I( Ord_KeyMatchId ) , .O( u_b61f ) );
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95582      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95583      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
95584      			u_5396 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95602      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
95603      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
95604      			u_4456 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95605      		else if ( OrdValEn [3] )
           <font color = "red">		==></font>
95606      			u_4456 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95619      			u_1f65 <= #1.0 ( 5'b0 );
           			<font color = "green">-1-</font>                        
95620      		else if ( OrdValEn [0] )
           <font color = "green">		==></font>
95621      			u_1f65 <= #1.0 ( Ord_Val );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95632      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue117( .I( New_OrdIdDec ) , .O( New_OrdId ) );
           	<font color = "red">-1-</font>                                                                        
95633      	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud154( .I( New_OrdId ) , .O( u_4427 ) );
           <font color = "red">	==></font>
95634      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
95635      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95640      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95641      			u_3e96 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
95642      		else if ( OrdKeyEn [6] )
           <font color = "green">		==></font>
95643      			u_3e96 <= #1.0 ( Ord_Key );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95675      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-1-</font>                     
95676      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
95677      		else if ( CmdRx_Vld & NextTx )
           <font color = "red">		==></font>
95678      			First <= #1.0 ( ~ CmdRx_Split );
           <font color = "red">			==></font>
95679      	assign CmdTx_Err = CmdRx_Err;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_132777">
    <li>
      <a href="#inst_tag_132777_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_132777_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_132777_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_132777_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_132778">
    <li>
      <a href="#inst_tag_132778_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_132778_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_132778_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_132778_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_132779">
    <li>
      <a href="#inst_tag_132779_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_132779_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_132779_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_132779_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_132780">
    <li>
      <a href="#inst_tag_132780_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_132780_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_132780_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_132780_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_132781">
    <li>
      <a href="#inst_tag_132781_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_132781_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_132781_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_132781_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
