
lwip2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e110  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e80  0801e360  0801e360  0001f360  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080211e0  080211e0  000231fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080211e0  080211e0  000221e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080211e8  080211e8  000231fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080211e8  080211e8  000221e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080211ec  080211ec  000221ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  080211f0  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ae08  200001fc  080213ec  000231fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000b004  080213ec  00024004  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000231fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e93c  00000000  00000000  00023232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006bf1  00000000  00000000  00051b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e70  00000000  00000000  00058760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001823  00000000  00000000  0005a5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00040645  00000000  00000000  0005bdf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000301e3  00000000  00000000  0009c438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00165547  00000000  00000000  000cc61b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00231b62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008f04  00000000  00000000  00231ba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0023aaac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001fc 	.word	0x200001fc
 800026c:	00000000 	.word	0x00000000
 8000270:	0801e348 	.word	0x0801e348

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000200 	.word	0x20000200
 800028c:	0801e348 	.word	0x0801e348

08000290 <strcmp>:
 8000290:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000294:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000298:	2a01      	cmp	r2, #1
 800029a:	bf28      	it	cs
 800029c:	429a      	cmpcs	r2, r3
 800029e:	d0f7      	beq.n	8000290 <strcmp>
 80002a0:	1ad0      	subs	r0, r2, r3
 80002a2:	4770      	bx	lr

080002a4 <strlen>:
 80002a4:	4603      	mov	r3, r0
 80002a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d1fb      	bne.n	80002a6 <strlen+0x2>
 80002ae:	1a18      	subs	r0, r3, r0
 80002b0:	3801      	subs	r0, #1
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_drsub>:
 80002b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b8:	e002      	b.n	80002c0 <__adddf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_dsub>:
 80002bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002c0 <__adddf3>:
 80002c0:	b530      	push	{r4, r5, lr}
 80002c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ca:	ea94 0f05 	teq	r4, r5
 80002ce:	bf08      	it	eq
 80002d0:	ea90 0f02 	teqeq	r0, r2
 80002d4:	bf1f      	itttt	ne
 80002d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e6:	f000 80e2 	beq.w	80004ae <__adddf3+0x1ee>
 80002ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f2:	bfb8      	it	lt
 80002f4:	426d      	neglt	r5, r5
 80002f6:	dd0c      	ble.n	8000312 <__adddf3+0x52>
 80002f8:	442c      	add	r4, r5
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	ea82 0000 	eor.w	r0, r2, r0
 8000306:	ea83 0101 	eor.w	r1, r3, r1
 800030a:	ea80 0202 	eor.w	r2, r0, r2
 800030e:	ea81 0303 	eor.w	r3, r1, r3
 8000312:	2d36      	cmp	r5, #54	@ 0x36
 8000314:	bf88      	it	hi
 8000316:	bd30      	pophi	{r4, r5, pc}
 8000318:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800031c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000320:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000324:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x70>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000334:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000338:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x84>
 800033e:	4252      	negs	r2, r2
 8000340:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000344:	ea94 0f05 	teq	r4, r5
 8000348:	f000 80a7 	beq.w	800049a <__adddf3+0x1da>
 800034c:	f1a4 0401 	sub.w	r4, r4, #1
 8000350:	f1d5 0e20 	rsbs	lr, r5, #32
 8000354:	db0d      	blt.n	8000372 <__adddf3+0xb2>
 8000356:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035a:	fa22 f205 	lsr.w	r2, r2, r5
 800035e:	1880      	adds	r0, r0, r2
 8000360:	f141 0100 	adc.w	r1, r1, #0
 8000364:	fa03 f20e 	lsl.w	r2, r3, lr
 8000368:	1880      	adds	r0, r0, r2
 800036a:	fa43 f305 	asr.w	r3, r3, r5
 800036e:	4159      	adcs	r1, r3
 8000370:	e00e      	b.n	8000390 <__adddf3+0xd0>
 8000372:	f1a5 0520 	sub.w	r5, r5, #32
 8000376:	f10e 0e20 	add.w	lr, lr, #32
 800037a:	2a01      	cmp	r2, #1
 800037c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000380:	bf28      	it	cs
 8000382:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	18c0      	adds	r0, r0, r3
 800038c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000390:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000394:	d507      	bpl.n	80003a6 <__adddf3+0xe6>
 8000396:	f04f 0e00 	mov.w	lr, #0
 800039a:	f1dc 0c00 	rsbs	ip, ip, #0
 800039e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003aa:	d31b      	bcc.n	80003e4 <__adddf3+0x124>
 80003ac:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003b0:	d30c      	bcc.n	80003cc <__adddf3+0x10c>
 80003b2:	0849      	lsrs	r1, r1, #1
 80003b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003bc:	f104 0401 	add.w	r4, r4, #1
 80003c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c8:	f080 809a 	bcs.w	8000500 <__adddf3+0x240>
 80003cc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003d0:	bf08      	it	eq
 80003d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d6:	f150 0000 	adcs.w	r0, r0, #0
 80003da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003de:	ea41 0105 	orr.w	r1, r1, r5
 80003e2:	bd30      	pop	{r4, r5, pc}
 80003e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e8:	4140      	adcs	r0, r0
 80003ea:	eb41 0101 	adc.w	r1, r1, r1
 80003ee:	3c01      	subs	r4, #1
 80003f0:	bf28      	it	cs
 80003f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f6:	d2e9      	bcs.n	80003cc <__adddf3+0x10c>
 80003f8:	f091 0f00 	teq	r1, #0
 80003fc:	bf04      	itt	eq
 80003fe:	4601      	moveq	r1, r0
 8000400:	2000      	moveq	r0, #0
 8000402:	fab1 f381 	clz	r3, r1
 8000406:	bf08      	it	eq
 8000408:	3320      	addeq	r3, #32
 800040a:	f1a3 030b 	sub.w	r3, r3, #11
 800040e:	f1b3 0220 	subs.w	r2, r3, #32
 8000412:	da0c      	bge.n	800042e <__adddf3+0x16e>
 8000414:	320c      	adds	r2, #12
 8000416:	dd08      	ble.n	800042a <__adddf3+0x16a>
 8000418:	f102 0c14 	add.w	ip, r2, #20
 800041c:	f1c2 020c 	rsb	r2, r2, #12
 8000420:	fa01 f00c 	lsl.w	r0, r1, ip
 8000424:	fa21 f102 	lsr.w	r1, r1, r2
 8000428:	e00c      	b.n	8000444 <__adddf3+0x184>
 800042a:	f102 0214 	add.w	r2, r2, #20
 800042e:	bfd8      	it	le
 8000430:	f1c2 0c20 	rsble	ip, r2, #32
 8000434:	fa01 f102 	lsl.w	r1, r1, r2
 8000438:	fa20 fc0c 	lsr.w	ip, r0, ip
 800043c:	bfdc      	itt	le
 800043e:	ea41 010c 	orrle.w	r1, r1, ip
 8000442:	4090      	lslle	r0, r2
 8000444:	1ae4      	subs	r4, r4, r3
 8000446:	bfa2      	ittt	ge
 8000448:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800044c:	4329      	orrge	r1, r5
 800044e:	bd30      	popge	{r4, r5, pc}
 8000450:	ea6f 0404 	mvn.w	r4, r4
 8000454:	3c1f      	subs	r4, #31
 8000456:	da1c      	bge.n	8000492 <__adddf3+0x1d2>
 8000458:	340c      	adds	r4, #12
 800045a:	dc0e      	bgt.n	800047a <__adddf3+0x1ba>
 800045c:	f104 0414 	add.w	r4, r4, #20
 8000460:	f1c4 0220 	rsb	r2, r4, #32
 8000464:	fa20 f004 	lsr.w	r0, r0, r4
 8000468:	fa01 f302 	lsl.w	r3, r1, r2
 800046c:	ea40 0003 	orr.w	r0, r0, r3
 8000470:	fa21 f304 	lsr.w	r3, r1, r4
 8000474:	ea45 0103 	orr.w	r1, r5, r3
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f1c4 040c 	rsb	r4, r4, #12
 800047e:	f1c4 0220 	rsb	r2, r4, #32
 8000482:	fa20 f002 	lsr.w	r0, r0, r2
 8000486:	fa01 f304 	lsl.w	r3, r1, r4
 800048a:	ea40 0003 	orr.w	r0, r0, r3
 800048e:	4629      	mov	r1, r5
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	fa21 f004 	lsr.w	r0, r1, r4
 8000496:	4629      	mov	r1, r5
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	f094 0f00 	teq	r4, #0
 800049e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004a2:	bf06      	itte	eq
 80004a4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a8:	3401      	addeq	r4, #1
 80004aa:	3d01      	subne	r5, #1
 80004ac:	e74e      	b.n	800034c <__adddf3+0x8c>
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf18      	it	ne
 80004b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b8:	d029      	beq.n	800050e <__adddf3+0x24e>
 80004ba:	ea94 0f05 	teq	r4, r5
 80004be:	bf08      	it	eq
 80004c0:	ea90 0f02 	teqeq	r0, r2
 80004c4:	d005      	beq.n	80004d2 <__adddf3+0x212>
 80004c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ca:	bf04      	itt	eq
 80004cc:	4619      	moveq	r1, r3
 80004ce:	4610      	moveq	r0, r2
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea91 0f03 	teq	r1, r3
 80004d6:	bf1e      	ittt	ne
 80004d8:	2100      	movne	r1, #0
 80004da:	2000      	movne	r0, #0
 80004dc:	bd30      	popne	{r4, r5, pc}
 80004de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e2:	d105      	bne.n	80004f0 <__adddf3+0x230>
 80004e4:	0040      	lsls	r0, r0, #1
 80004e6:	4149      	adcs	r1, r1
 80004e8:	bf28      	it	cs
 80004ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f4:	bf3c      	itt	cc
 80004f6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004fa:	bd30      	popcc	{r4, r5, pc}
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000504:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000512:	bf1a      	itte	ne
 8000514:	4619      	movne	r1, r3
 8000516:	4610      	movne	r0, r2
 8000518:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800051c:	bf1c      	itt	ne
 800051e:	460b      	movne	r3, r1
 8000520:	4602      	movne	r2, r0
 8000522:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000526:	bf06      	itte	eq
 8000528:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800052c:	ea91 0f03 	teqeq	r1, r3
 8000530:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	bf00      	nop

08000538 <__aeabi_ui2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f04f 0500 	mov.w	r5, #0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e750      	b.n	80003f8 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_i2d>:
 8000558:	f090 0f00 	teq	r0, #0
 800055c:	bf04      	itt	eq
 800055e:	2100      	moveq	r1, #0
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000568:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000570:	bf48      	it	mi
 8000572:	4240      	negmi	r0, r0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e73e      	b.n	80003f8 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_f2d>:
 800057c:	0042      	lsls	r2, r0, #1
 800057e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000582:	ea4f 0131 	mov.w	r1, r1, rrx
 8000586:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058a:	bf1f      	itttt	ne
 800058c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000590:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000594:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000598:	4770      	bxne	lr
 800059a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059e:	bf08      	it	eq
 80005a0:	4770      	bxeq	lr
 80005a2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a6:	bf04      	itt	eq
 80005a8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005bc:	e71c      	b.n	80003f8 <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_ul2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f04f 0500 	mov.w	r5, #0
 80005ce:	e00a      	b.n	80005e6 <__aeabi_l2d+0x16>

080005d0 <__aeabi_l2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005de:	d502      	bpl.n	80005e6 <__aeabi_l2d+0x16>
 80005e0:	4240      	negs	r0, r0
 80005e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ea:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f2:	f43f aed8 	beq.w	80003a6 <__adddf3+0xe6>
 80005f6:	f04f 0203 	mov.w	r2, #3
 80005fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fe:	bf18      	it	ne
 8000600:	3203      	addne	r2, #3
 8000602:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000606:	bf18      	it	ne
 8000608:	3203      	addne	r2, #3
 800060a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060e:	f1c2 0320 	rsb	r3, r2, #32
 8000612:	fa00 fc03 	lsl.w	ip, r0, r3
 8000616:	fa20 f002 	lsr.w	r0, r0, r2
 800061a:	fa01 fe03 	lsl.w	lr, r1, r3
 800061e:	ea40 000e 	orr.w	r0, r0, lr
 8000622:	fa21 f102 	lsr.w	r1, r1, r2
 8000626:	4414      	add	r4, r2
 8000628:	e6bd      	b.n	80003a6 <__adddf3+0xe6>
 800062a:	bf00      	nop

0800062c <__aeabi_dmul>:
 800062c:	b570      	push	{r4, r5, r6, lr}
 800062e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000632:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000636:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063a:	bf1d      	ittte	ne
 800063c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000640:	ea94 0f0c 	teqne	r4, ip
 8000644:	ea95 0f0c 	teqne	r5, ip
 8000648:	f000 f8de 	bleq	8000808 <__aeabi_dmul+0x1dc>
 800064c:	442c      	add	r4, r5
 800064e:	ea81 0603 	eor.w	r6, r1, r3
 8000652:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000656:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065e:	bf18      	it	ne
 8000660:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800066c:	d038      	beq.n	80006e0 <__aeabi_dmul+0xb4>
 800066e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000672:	f04f 0500 	mov.w	r5, #0
 8000676:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000682:	f04f 0600 	mov.w	r6, #0
 8000686:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068a:	f09c 0f00 	teq	ip, #0
 800068e:	bf18      	it	ne
 8000690:	f04e 0e01 	orrne.w	lr, lr, #1
 8000694:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000698:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800069c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006a0:	d204      	bcs.n	80006ac <__aeabi_dmul+0x80>
 80006a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a6:	416d      	adcs	r5, r5
 80006a8:	eb46 0606 	adc.w	r6, r6, r6
 80006ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c4:	bf88      	it	hi
 80006c6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ca:	d81e      	bhi.n	800070a <__aeabi_dmul+0xde>
 80006cc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006d0:	bf08      	it	eq
 80006d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d6:	f150 0000 	adcs.w	r0, r0, #0
 80006da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e4:	ea46 0101 	orr.w	r1, r6, r1
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	ea81 0103 	eor.w	r1, r1, r3
 80006f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f4:	bfc2      	ittt	gt
 80006f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000704:	f04f 0e00 	mov.w	lr, #0
 8000708:	3c01      	subs	r4, #1
 800070a:	f300 80ab 	bgt.w	8000864 <__aeabi_dmul+0x238>
 800070e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000712:	bfde      	ittt	le
 8000714:	2000      	movle	r0, #0
 8000716:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800071a:	bd70      	pople	{r4, r5, r6, pc}
 800071c:	f1c4 0400 	rsb	r4, r4, #0
 8000720:	3c20      	subs	r4, #32
 8000722:	da35      	bge.n	8000790 <__aeabi_dmul+0x164>
 8000724:	340c      	adds	r4, #12
 8000726:	dc1b      	bgt.n	8000760 <__aeabi_dmul+0x134>
 8000728:	f104 0414 	add.w	r4, r4, #20
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f305 	lsl.w	r3, r0, r5
 8000734:	fa20 f004 	lsr.w	r0, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea40 0002 	orr.w	r0, r0, r2
 8000740:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	fa21 f604 	lsr.w	r6, r1, r4
 8000750:	eb42 0106 	adc.w	r1, r2, r6
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f1c4 040c 	rsb	r4, r4, #12
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f304 	lsl.w	r3, r0, r4
 800076c:	fa20 f005 	lsr.w	r0, r0, r5
 8000770:	fa01 f204 	lsl.w	r2, r1, r4
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	f141 0100 	adc.w	r1, r1, #0
 8000784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000788:	bf08      	it	eq
 800078a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078e:	bd70      	pop	{r4, r5, r6, pc}
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f205 	lsl.w	r2, r0, r5
 8000798:	ea4e 0e02 	orr.w	lr, lr, r2
 800079c:	fa20 f304 	lsr.w	r3, r0, r4
 80007a0:	fa01 f205 	lsl.w	r2, r1, r5
 80007a4:	ea43 0302 	orr.w	r3, r3, r2
 80007a8:	fa21 f004 	lsr.w	r0, r1, r4
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	fa21 f204 	lsr.w	r2, r1, r4
 80007b4:	ea20 0002 	bic.w	r0, r0, r2
 80007b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c0:	bf08      	it	eq
 80007c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c6:	bd70      	pop	{r4, r5, r6, pc}
 80007c8:	f094 0f00 	teq	r4, #0
 80007cc:	d10f      	bne.n	80007ee <__aeabi_dmul+0x1c2>
 80007ce:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007d2:	0040      	lsls	r0, r0, #1
 80007d4:	eb41 0101 	adc.w	r1, r1, r1
 80007d8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3c01      	subeq	r4, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1a6>
 80007e2:	ea41 0106 	orr.w	r1, r1, r6
 80007e6:	f095 0f00 	teq	r5, #0
 80007ea:	bf18      	it	ne
 80007ec:	4770      	bxne	lr
 80007ee:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007f2:	0052      	lsls	r2, r2, #1
 80007f4:	eb43 0303 	adc.w	r3, r3, r3
 80007f8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007fc:	bf08      	it	eq
 80007fe:	3d01      	subeq	r5, #1
 8000800:	d0f7      	beq.n	80007f2 <__aeabi_dmul+0x1c6>
 8000802:	ea43 0306 	orr.w	r3, r3, r6
 8000806:	4770      	bx	lr
 8000808:	ea94 0f0c 	teq	r4, ip
 800080c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000810:	bf18      	it	ne
 8000812:	ea95 0f0c 	teqne	r5, ip
 8000816:	d00c      	beq.n	8000832 <__aeabi_dmul+0x206>
 8000818:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081c:	bf18      	it	ne
 800081e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000822:	d1d1      	bne.n	80007c8 <__aeabi_dmul+0x19c>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000836:	bf06      	itte	eq
 8000838:	4610      	moveq	r0, r2
 800083a:	4619      	moveq	r1, r3
 800083c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000840:	d019      	beq.n	8000876 <__aeabi_dmul+0x24a>
 8000842:	ea94 0f0c 	teq	r4, ip
 8000846:	d102      	bne.n	800084e <__aeabi_dmul+0x222>
 8000848:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800084c:	d113      	bne.n	8000876 <__aeabi_dmul+0x24a>
 800084e:	ea95 0f0c 	teq	r5, ip
 8000852:	d105      	bne.n	8000860 <__aeabi_dmul+0x234>
 8000854:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000858:	bf1c      	itt	ne
 800085a:	4610      	movne	r0, r2
 800085c:	4619      	movne	r1, r3
 800085e:	d10a      	bne.n	8000876 <__aeabi_dmul+0x24a>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000870:	f04f 0000 	mov.w	r0, #0
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800087a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087e:	bd70      	pop	{r4, r5, r6, pc}

08000880 <__aeabi_ddiv>:
 8000880:	b570      	push	{r4, r5, r6, lr}
 8000882:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000886:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800088a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088e:	bf1d      	ittte	ne
 8000890:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000894:	ea94 0f0c 	teqne	r4, ip
 8000898:	ea95 0f0c 	teqne	r5, ip
 800089c:	f000 f8a7 	bleq	80009ee <__aeabi_ddiv+0x16e>
 80008a0:	eba4 0405 	sub.w	r4, r4, r5
 80008a4:	ea81 0e03 	eor.w	lr, r1, r3
 80008a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b0:	f000 8088 	beq.w	80009c4 <__aeabi_ddiv+0x144>
 80008b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d8:	429d      	cmp	r5, r3
 80008da:	bf08      	it	eq
 80008dc:	4296      	cmpeq	r6, r2
 80008de:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008e2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e6:	d202      	bcs.n	80008ee <__aeabi_ddiv+0x6e>
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	1ab6      	subs	r6, r6, r2
 80008f0:	eb65 0503 	sbc.w	r5, r5, r3
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fe:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000902:	ebb6 0e02 	subs.w	lr, r6, r2
 8000906:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090a:	bf22      	ittt	cs
 800090c:	1ab6      	subcs	r6, r6, r2
 800090e:	4675      	movcs	r5, lr
 8000910:	ea40 000c 	orrcs.w	r0, r0, ip
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	ebb6 0e02 	subs.w	lr, r6, r2
 800091e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000922:	bf22      	ittt	cs
 8000924:	1ab6      	subcs	r6, r6, r2
 8000926:	4675      	movcs	r5, lr
 8000928:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800092c:	085b      	lsrs	r3, r3, #1
 800092e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000932:	ebb6 0e02 	subs.w	lr, r6, r2
 8000936:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093a:	bf22      	ittt	cs
 800093c:	1ab6      	subcs	r6, r6, r2
 800093e:	4675      	movcs	r5, lr
 8000940:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000944:	085b      	lsrs	r3, r3, #1
 8000946:	ea4f 0232 	mov.w	r2, r2, rrx
 800094a:	ebb6 0e02 	subs.w	lr, r6, r2
 800094e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000952:	bf22      	ittt	cs
 8000954:	1ab6      	subcs	r6, r6, r2
 8000956:	4675      	movcs	r5, lr
 8000958:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800095c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000960:	d018      	beq.n	8000994 <__aeabi_ddiv+0x114>
 8000962:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000966:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000972:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000976:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097e:	d1c0      	bne.n	8000902 <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	d10b      	bne.n	800099e <__aeabi_ddiv+0x11e>
 8000986:	ea41 0100 	orr.w	r1, r1, r0
 800098a:	f04f 0000 	mov.w	r0, #0
 800098e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000992:	e7b6      	b.n	8000902 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	bf04      	itt	eq
 800099a:	4301      	orreq	r1, r0
 800099c:	2000      	moveq	r0, #0
 800099e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009a2:	bf88      	it	hi
 80009a4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a8:	f63f aeaf 	bhi.w	800070a <__aeabi_dmul+0xde>
 80009ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b0:	bf04      	itt	eq
 80009b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ba:	f150 0000 	adcs.w	r0, r0, #0
 80009be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d0:	bfc2      	ittt	gt
 80009d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009da:	bd70      	popgt	{r4, r5, r6, pc}
 80009dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009e0:	f04f 0e00 	mov.w	lr, #0
 80009e4:	3c01      	subs	r4, #1
 80009e6:	e690      	b.n	800070a <__aeabi_dmul+0xde>
 80009e8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ec:	e68d      	b.n	800070a <__aeabi_dmul+0xde>
 80009ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f2:	ea94 0f0c 	teq	r4, ip
 80009f6:	bf08      	it	eq
 80009f8:	ea95 0f0c 	teqeq	r5, ip
 80009fc:	f43f af3b 	beq.w	8000876 <__aeabi_dmul+0x24a>
 8000a00:	ea94 0f0c 	teq	r4, ip
 8000a04:	d10a      	bne.n	8000a1c <__aeabi_ddiv+0x19c>
 8000a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0a:	f47f af34 	bne.w	8000876 <__aeabi_dmul+0x24a>
 8000a0e:	ea95 0f0c 	teq	r5, ip
 8000a12:	f47f af25 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e72c      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a1c:	ea95 0f0c 	teq	r5, ip
 8000a20:	d106      	bne.n	8000a30 <__aeabi_ddiv+0x1b0>
 8000a22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a26:	f43f aefd 	beq.w	8000824 <__aeabi_dmul+0x1f8>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e722      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3a:	f47f aec5 	bne.w	80007c8 <__aeabi_dmul+0x19c>
 8000a3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a42:	f47f af0d 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4a:	f47f aeeb 	bne.w	8000824 <__aeabi_dmul+0x1f8>
 8000a4e:	e712      	b.n	8000876 <__aeabi_dmul+0x24a>

08000a50 <__gedf2>:
 8000a50:	f04f 3cff 	mov.w	ip, #4294967295
 8000a54:	e006      	b.n	8000a64 <__cmpdf2+0x4>
 8000a56:	bf00      	nop

08000a58 <__ledf2>:
 8000a58:	f04f 0c01 	mov.w	ip, #1
 8000a5c:	e002      	b.n	8000a64 <__cmpdf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__cmpdf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7a:	d01b      	beq.n	8000ab4 <__cmpdf2+0x54>
 8000a7c:	b001      	add	sp, #4
 8000a7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a82:	bf0c      	ite	eq
 8000a84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a88:	ea91 0f03 	teqne	r1, r3
 8000a8c:	bf02      	ittt	eq
 8000a8e:	ea90 0f02 	teqeq	r0, r2
 8000a92:	2000      	moveq	r0, #0
 8000a94:	4770      	bxeq	lr
 8000a96:	f110 0f00 	cmn.w	r0, #0
 8000a9a:	ea91 0f03 	teq	r1, r3
 8000a9e:	bf58      	it	pl
 8000aa0:	4299      	cmppl	r1, r3
 8000aa2:	bf08      	it	eq
 8000aa4:	4290      	cmpeq	r0, r2
 8000aa6:	bf2c      	ite	cs
 8000aa8:	17d8      	asrcs	r0, r3, #31
 8000aaa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aae:	f040 0001 	orr.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__cmpdf2+0x64>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d107      	bne.n	8000ad4 <__cmpdf2+0x74>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d1d6      	bne.n	8000a7c <__cmpdf2+0x1c>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d0d3      	beq.n	8000a7c <__cmpdf2+0x1c>
 8000ad4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_cdrcmple>:
 8000adc:	4684      	mov	ip, r0
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4662      	mov	r2, ip
 8000ae2:	468c      	mov	ip, r1
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4663      	mov	r3, ip
 8000ae8:	e000      	b.n	8000aec <__aeabi_cdcmpeq>
 8000aea:	bf00      	nop

08000aec <__aeabi_cdcmpeq>:
 8000aec:	b501      	push	{r0, lr}
 8000aee:	f7ff ffb7 	bl	8000a60 <__cmpdf2>
 8000af2:	2800      	cmp	r0, #0
 8000af4:	bf48      	it	mi
 8000af6:	f110 0f00 	cmnmi.w	r0, #0
 8000afa:	bd01      	pop	{r0, pc}

08000afc <__aeabi_dcmpeq>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff fff4 	bl	8000aec <__aeabi_cdcmpeq>
 8000b04:	bf0c      	ite	eq
 8000b06:	2001      	moveq	r0, #1
 8000b08:	2000      	movne	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmplt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffea 	bl	8000aec <__aeabi_cdcmpeq>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmple>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffe0 	bl	8000aec <__aeabi_cdcmpeq>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpge>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffce 	bl	8000adc <__aeabi_cdrcmple>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpgt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffc4 	bl	8000adc <__aeabi_cdrcmple>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpun>:
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__aeabi_dcmpun+0x10>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d10a      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d102      	bne.n	8000b80 <__aeabi_dcmpun+0x20>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0001 	mov.w	r0, #1
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_uldivmod>:
 8000bdc:	b953      	cbnz	r3, 8000bf4 <__aeabi_uldivmod+0x18>
 8000bde:	b94a      	cbnz	r2, 8000bf4 <__aeabi_uldivmod+0x18>
 8000be0:	2900      	cmp	r1, #0
 8000be2:	bf08      	it	eq
 8000be4:	2800      	cmpeq	r0, #0
 8000be6:	bf1c      	itt	ne
 8000be8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bec:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf0:	f000 b9b0 	b.w	8000f54 <__aeabi_idiv0>
 8000bf4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bfc:	f000 f806 	bl	8000c0c <__udivmoddi4>
 8000c00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c08:	b004      	add	sp, #16
 8000c0a:	4770      	bx	lr

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c10:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c12:	4688      	mov	r8, r1
 8000c14:	4604      	mov	r4, r0
 8000c16:	468e      	mov	lr, r1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d14a      	bne.n	8000cb2 <__udivmoddi4+0xa6>
 8000c1c:	428a      	cmp	r2, r1
 8000c1e:	4617      	mov	r7, r2
 8000c20:	d95f      	bls.n	8000ce2 <__udivmoddi4+0xd6>
 8000c22:	fab2 f682 	clz	r6, r2
 8000c26:	b14e      	cbz	r6, 8000c3c <__udivmoddi4+0x30>
 8000c28:	f1c6 0320 	rsb	r3, r6, #32
 8000c2c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	40b4      	lsls	r4, r6
 8000c34:	fa20 f303 	lsr.w	r3, r0, r3
 8000c38:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c3c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c40:	fa1f fc87 	uxth.w	ip, r7
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fbbe f1f8 	udiv	r1, lr, r8
 8000c4a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d907      	bls.n	8000c6a <__udivmoddi4+0x5e>
 8000c5a:	18fb      	adds	r3, r7, r3
 8000c5c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c60:	d202      	bcs.n	8000c68 <__udivmoddi4+0x5c>
 8000c62:	429a      	cmp	r2, r3
 8000c64:	f200 8154 	bhi.w	8000f10 <__udivmoddi4+0x304>
 8000c68:	4601      	mov	r1, r0
 8000c6a:	1a9b      	subs	r3, r3, r2
 8000c6c:	b2a2      	uxth	r2, r4
 8000c6e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c72:	fb08 3310 	mls	r3, r8, r0, r3
 8000c76:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c7e:	4594      	cmp	ip, r2
 8000c80:	d90b      	bls.n	8000c9a <__udivmoddi4+0x8e>
 8000c82:	18ba      	adds	r2, r7, r2
 8000c84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c88:	bf2c      	ite	cs
 8000c8a:	2401      	movcs	r4, #1
 8000c8c:	2400      	movcc	r4, #0
 8000c8e:	4594      	cmp	ip, r2
 8000c90:	d902      	bls.n	8000c98 <__udivmoddi4+0x8c>
 8000c92:	2c00      	cmp	r4, #0
 8000c94:	f000 813f 	beq.w	8000f16 <__udivmoddi4+0x30a>
 8000c98:	4618      	mov	r0, r3
 8000c9a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9e:	eba2 020c 	sub.w	r2, r2, ip
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa2>
 8000ca6:	40f2      	lsrs	r2, r6
 8000ca8:	2300      	movs	r3, #0
 8000caa:	e9c5 2300 	strd	r2, r3, [r5]
 8000cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xb6>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb0>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa2>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d14e      	bne.n	8000d68 <__udivmoddi4+0x15c>
 8000cca:	4543      	cmp	r3, r8
 8000ccc:	f0c0 8112 	bcc.w	8000ef4 <__udivmoddi4+0x2e8>
 8000cd0:	4282      	cmp	r2, r0
 8000cd2:	f240 810f 	bls.w	8000ef4 <__udivmoddi4+0x2e8>
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	2d00      	cmp	r5, #0
 8000cda:	d0e8      	beq.n	8000cae <__udivmoddi4+0xa2>
 8000cdc:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ce0:	e7e5      	b.n	8000cae <__udivmoddi4+0xa2>
 8000ce2:	2a00      	cmp	r2, #0
 8000ce4:	f000 80ac 	beq.w	8000e40 <__udivmoddi4+0x234>
 8000ce8:	fab2 f682 	clz	r6, r2
 8000cec:	2e00      	cmp	r6, #0
 8000cee:	f040 80bb 	bne.w	8000e68 <__udivmoddi4+0x25c>
 8000cf2:	1a8b      	subs	r3, r1, r2
 8000cf4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000cf8:	b2bc      	uxth	r4, r7
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	0c02      	lsrs	r2, r0, #16
 8000cfe:	b280      	uxth	r0, r0
 8000d00:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d04:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d08:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000d0c:	fb04 f20c 	mul.w	r2, r4, ip
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d90e      	bls.n	8000d32 <__udivmoddi4+0x126>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d1a:	bf2c      	ite	cs
 8000d1c:	f04f 0901 	movcs.w	r9, #1
 8000d20:	f04f 0900 	movcc.w	r9, #0
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d903      	bls.n	8000d30 <__udivmoddi4+0x124>
 8000d28:	f1b9 0f00 	cmp.w	r9, #0
 8000d2c:	f000 80ec 	beq.w	8000f08 <__udivmoddi4+0x2fc>
 8000d30:	46c4      	mov	ip, r8
 8000d32:	1a9b      	subs	r3, r3, r2
 8000d34:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d3c:	fb04 f408 	mul.w	r4, r4, r8
 8000d40:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d44:	4294      	cmp	r4, r2
 8000d46:	d90b      	bls.n	8000d60 <__udivmoddi4+0x154>
 8000d48:	18ba      	adds	r2, r7, r2
 8000d4a:	f108 33ff 	add.w	r3, r8, #4294967295
 8000d4e:	bf2c      	ite	cs
 8000d50:	2001      	movcs	r0, #1
 8000d52:	2000      	movcc	r0, #0
 8000d54:	4294      	cmp	r4, r2
 8000d56:	d902      	bls.n	8000d5e <__udivmoddi4+0x152>
 8000d58:	2800      	cmp	r0, #0
 8000d5a:	f000 80d1 	beq.w	8000f00 <__udivmoddi4+0x2f4>
 8000d5e:	4698      	mov	r8, r3
 8000d60:	1b12      	subs	r2, r2, r4
 8000d62:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d66:	e79d      	b.n	8000ca4 <__udivmoddi4+0x98>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa08 f401 	lsl.w	r4, r8, r1
 8000d72:	fa00 f901 	lsl.w	r9, r0, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	fa28 f806 	lsr.w	r8, r8, r6
 8000d7e:	408a      	lsls	r2, r1
 8000d80:	431f      	orrs	r7, r3
 8000d82:	fa20 f306 	lsr.w	r3, r0, r6
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	4323      	orrs	r3, r4
 8000d8a:	fa1f fc87 	uxth.w	ip, r7
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fbb8 fef0 	udiv	lr, r8, r0
 8000d94:	fb00 881e 	mls	r8, r0, lr, r8
 8000d98:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d9c:	fb0e f80c 	mul.w	r8, lr, ip
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d90e      	bls.n	8000dc2 <__udivmoddi4+0x1b6>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000daa:	bf2c      	ite	cs
 8000dac:	f04f 0b01 	movcs.w	fp, #1
 8000db0:	f04f 0b00 	movcc.w	fp, #0
 8000db4:	45a0      	cmp	r8, r4
 8000db6:	d903      	bls.n	8000dc0 <__udivmoddi4+0x1b4>
 8000db8:	f1bb 0f00 	cmp.w	fp, #0
 8000dbc:	f000 80b8 	beq.w	8000f30 <__udivmoddi4+0x324>
 8000dc0:	46d6      	mov	lr, sl
 8000dc2:	eba4 0408 	sub.w	r4, r4, r8
 8000dc6:	fa1f f883 	uxth.w	r8, r3
 8000dca:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dce:	fb00 4413 	mls	r4, r0, r3, r4
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dda:	45a4      	cmp	ip, r4
 8000ddc:	d90e      	bls.n	8000dfc <__udivmoddi4+0x1f0>
 8000dde:	193c      	adds	r4, r7, r4
 8000de0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de4:	bf2c      	ite	cs
 8000de6:	f04f 0801 	movcs.w	r8, #1
 8000dea:	f04f 0800 	movcc.w	r8, #0
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d903      	bls.n	8000dfa <__udivmoddi4+0x1ee>
 8000df2:	f1b8 0f00 	cmp.w	r8, #0
 8000df6:	f000 809f 	beq.w	8000f38 <__udivmoddi4+0x32c>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e00:	eba4 040c 	sub.w	r4, r4, ip
 8000e04:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e08:	4564      	cmp	r4, ip
 8000e0a:	4673      	mov	r3, lr
 8000e0c:	46e0      	mov	r8, ip
 8000e0e:	d302      	bcc.n	8000e16 <__udivmoddi4+0x20a>
 8000e10:	d107      	bne.n	8000e22 <__udivmoddi4+0x216>
 8000e12:	45f1      	cmp	r9, lr
 8000e14:	d205      	bcs.n	8000e22 <__udivmoddi4+0x216>
 8000e16:	ebbe 0302 	subs.w	r3, lr, r2
 8000e1a:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e1e:	3801      	subs	r0, #1
 8000e20:	46e0      	mov	r8, ip
 8000e22:	b15d      	cbz	r5, 8000e3c <__udivmoddi4+0x230>
 8000e24:	ebb9 0203 	subs.w	r2, r9, r3
 8000e28:	eb64 0408 	sbc.w	r4, r4, r8
 8000e2c:	fa04 f606 	lsl.w	r6, r4, r6
 8000e30:	fa22 f301 	lsr.w	r3, r2, r1
 8000e34:	40cc      	lsrs	r4, r1
 8000e36:	431e      	orrs	r6, r3
 8000e38:	e9c5 6400 	strd	r6, r4, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	e736      	b.n	8000cae <__udivmoddi4+0xa2>
 8000e40:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e44:	0c01      	lsrs	r1, r0, #16
 8000e46:	4614      	mov	r4, r2
 8000e48:	b280      	uxth	r0, r0
 8000e4a:	4696      	mov	lr, r2
 8000e4c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e50:	2620      	movs	r6, #32
 8000e52:	4690      	mov	r8, r2
 8000e54:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e58:	4610      	mov	r0, r2
 8000e5a:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e5e:	eba3 0308 	sub.w	r3, r3, r8
 8000e62:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e66:	e74b      	b.n	8000d00 <__udivmoddi4+0xf4>
 8000e68:	40b7      	lsls	r7, r6
 8000e6a:	f1c6 0320 	rsb	r3, r6, #32
 8000e6e:	fa01 f206 	lsl.w	r2, r1, r6
 8000e72:	fa21 f803 	lsr.w	r8, r1, r3
 8000e76:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e7a:	fa20 f303 	lsr.w	r3, r0, r3
 8000e7e:	b2bc      	uxth	r4, r7
 8000e80:	40b0      	lsls	r0, r6
 8000e82:	4313      	orrs	r3, r2
 8000e84:	0c02      	lsrs	r2, r0, #16
 8000e86:	0c19      	lsrs	r1, r3, #16
 8000e88:	b280      	uxth	r0, r0
 8000e8a:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e8e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e92:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	4588      	cmp	r8, r1
 8000e9c:	d951      	bls.n	8000f42 <__udivmoddi4+0x336>
 8000e9e:	1879      	adds	r1, r7, r1
 8000ea0:	f109 3cff 	add.w	ip, r9, #4294967295
 8000ea4:	bf2c      	ite	cs
 8000ea6:	f04f 0a01 	movcs.w	sl, #1
 8000eaa:	f04f 0a00 	movcc.w	sl, #0
 8000eae:	4588      	cmp	r8, r1
 8000eb0:	d902      	bls.n	8000eb8 <__udivmoddi4+0x2ac>
 8000eb2:	f1ba 0f00 	cmp.w	sl, #0
 8000eb6:	d031      	beq.n	8000f1c <__udivmoddi4+0x310>
 8000eb8:	eba1 0108 	sub.w	r1, r1, r8
 8000ebc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec0:	fb09 f804 	mul.w	r8, r9, r4
 8000ec4:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ece:	4543      	cmp	r3, r8
 8000ed0:	d235      	bcs.n	8000f3e <__udivmoddi4+0x332>
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ed8:	bf2c      	ite	cs
 8000eda:	f04f 0a01 	movcs.w	sl, #1
 8000ede:	f04f 0a00 	movcc.w	sl, #0
 8000ee2:	4543      	cmp	r3, r8
 8000ee4:	d2bb      	bcs.n	8000e5e <__udivmoddi4+0x252>
 8000ee6:	f1ba 0f00 	cmp.w	sl, #0
 8000eea:	d1b8      	bne.n	8000e5e <__udivmoddi4+0x252>
 8000eec:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef0:	443b      	add	r3, r7
 8000ef2:	e7b4      	b.n	8000e5e <__udivmoddi4+0x252>
 8000ef4:	1a84      	subs	r4, r0, r2
 8000ef6:	eb68 0203 	sbc.w	r2, r8, r3
 8000efa:	2001      	movs	r0, #1
 8000efc:	4696      	mov	lr, r2
 8000efe:	e6eb      	b.n	8000cd8 <__udivmoddi4+0xcc>
 8000f00:	443a      	add	r2, r7
 8000f02:	f1a8 0802 	sub.w	r8, r8, #2
 8000f06:	e72b      	b.n	8000d60 <__udivmoddi4+0x154>
 8000f08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f0c:	443b      	add	r3, r7
 8000f0e:	e710      	b.n	8000d32 <__udivmoddi4+0x126>
 8000f10:	3902      	subs	r1, #2
 8000f12:	443b      	add	r3, r7
 8000f14:	e6a9      	b.n	8000c6a <__udivmoddi4+0x5e>
 8000f16:	443a      	add	r2, r7
 8000f18:	3802      	subs	r0, #2
 8000f1a:	e6be      	b.n	8000c9a <__udivmoddi4+0x8e>
 8000f1c:	eba7 0808 	sub.w	r8, r7, r8
 8000f20:	f1a9 0c02 	sub.w	ip, r9, #2
 8000f24:	4441      	add	r1, r8
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	e7c9      	b.n	8000ec4 <__udivmoddi4+0x2b8>
 8000f30:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	e744      	b.n	8000dc2 <__udivmoddi4+0x1b6>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	443c      	add	r4, r7
 8000f3c:	e75e      	b.n	8000dfc <__udivmoddi4+0x1f0>
 8000f3e:	4649      	mov	r1, r9
 8000f40:	e78d      	b.n	8000e5e <__udivmoddi4+0x252>
 8000f42:	eba1 0108 	sub.w	r1, r1, r8
 8000f46:	46cc      	mov	ip, r9
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7b8      	b.n	8000ec4 <__udivmoddi4+0x2b8>
 8000f52:	bf00      	nop

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000f60:	1d39      	adds	r1, r7, #4
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	2201      	movs	r2, #1
 8000f68:	4803      	ldr	r0, [pc, #12]	@ (8000f78 <__io_putchar+0x20>)
 8000f6a:	f009 ff8d 	bl	800ae88 <HAL_UART_Transmit>
  return ch;
 8000f6e:	687b      	ldr	r3, [r7, #4]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000428 	.word	0x20000428

08000f7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f80:	f000 fdc6 	bl	8001b10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f84:	f000 f834 	bl	8000ff0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f88:	f000 f9b4 	bl	80012f4 <MX_GPIO_Init>
  MX_ETH_Init();
 8000f8c:	f000 f906 	bl	800119c <MX_ETH_Init>
  MX_ICACHE_Init();
 8000f90:	f000 f950 	bl	8001234 <MX_ICACHE_Init>
  MX_USART1_UART_Init();
 8000f94:	f000 f962 	bl	800125c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000f98:	f000 f89a 	bl	80010d0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  lwip_init();
 8000f9c:	f00d f956 	bl	800e24c <lwip_init>
  Netif_Config();
 8000fa0:	f000 f9f0 	bl	8001384 <Netif_Config>

  	httpd_init();
 8000fa4:	f00c fcfc 	bl	800d9a0 <httpd_init>
    printf("SSI=%d  Dynamic=%d\n",
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2101      	movs	r1, #1
 8000fac:	480c      	ldr	r0, [pc, #48]	@ (8000fe0 <main+0x64>)
 8000fae:	f01a ffc7 	bl	801bf40 <iprintf>
           LWIP_HTTPD_SSI, LWIP_HTTPD_DYNAMIC_HEADERS);

    httpd_ssi_init_custom();
 8000fb2:	f00a fd89 	bl	800bac8 <httpd_ssi_init_custom>

    printf("HTTP server started on IP: %s\n", ip4addr_ntoa(netif_ip4_addr(&gnetif)));
 8000fb6:	480b      	ldr	r0, [pc, #44]	@ (8000fe4 <main+0x68>)
 8000fb8:	f019 fad0 	bl	801a55c <ip4addr_ntoa>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4809      	ldr	r0, [pc, #36]	@ (8000fe8 <main+0x6c>)
 8000fc2:	f01a ffbd 	bl	801bf40 <iprintf>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* Read a received packet from the Ethernet buffers and send it
	    	               to the lwIP for handling */
	    	              ethernetif_input(&gnetif);
 8000fc6:	4809      	ldr	r0, [pc, #36]	@ (8000fec <main+0x70>)
 8000fc8:	f00a ff6a 	bl	800bea0 <ethernetif_input>
	    	              /* Handle timeouts */
	    	              sys_check_timeouts();
 8000fcc:	f015 f934 	bl	8016238 <sys_check_timeouts>
	    	 #if LWIP_NETIF_LINK_CALLBACK
	    	              Ethernet_Link_Periodic_Handle(&gnetif);
 8000fd0:	4806      	ldr	r0, [pc, #24]	@ (8000fec <main+0x70>)
 8000fd2:	f00a fda3 	bl	800bb1c <Ethernet_Link_Periodic_Handle>
	    	 #endif
	    	 #if LWIP_DHCP
	    	              DHCP_Periodic_Handle(&gnetif);
 8000fd6:	4805      	ldr	r0, [pc, #20]	@ (8000fec <main+0x70>)
 8000fd8:	f00a fe3e 	bl	800bc58 <DHCP_Periodic_Handle>
	    	              ethernetif_input(&gnetif);
 8000fdc:	bf00      	nop
 8000fde:	e7f2      	b.n	8000fc6 <main+0x4a>
 8000fe0:	0801e360 	.word	0x0801e360
 8000fe4:	200004d0 	.word	0x200004d0
 8000fe8:	0801e374 	.word	0x0801e374
 8000fec:	200004cc 	.word	0x200004cc

08000ff0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b09c      	sub	sp, #112	@ 0x70
 8000ff4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff6:	f107 0320 	add.w	r3, r7, #32
 8000ffa:	2250      	movs	r2, #80	@ 0x50
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f01b f946 	bl	801c290 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001004:	f107 0308 	add.w	r3, r7, #8
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
 8001014:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001016:	4b2c      	ldr	r3, [pc, #176]	@ (80010c8 <SystemClock_Config+0xd8>)
 8001018:	691b      	ldr	r3, [r3, #16]
 800101a:	4a2b      	ldr	r2, [pc, #172]	@ (80010c8 <SystemClock_Config+0xd8>)
 800101c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001020:	6113      	str	r3, [r2, #16]
 8001022:	4b29      	ldr	r3, [pc, #164]	@ (80010c8 <SystemClock_Config+0xd8>)
 8001024:	691b      	ldr	r3, [r3, #16]
 8001026:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800102e:	bf00      	nop
 8001030:	4b25      	ldr	r3, [pc, #148]	@ (80010c8 <SystemClock_Config+0xd8>)
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	f003 0308 	and.w	r3, r3, #8
 8001038:	2b08      	cmp	r3, #8
 800103a:	d1f9      	bne.n	8001030 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800103c:	2301      	movs	r3, #1
 800103e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIGITAL;
 8001040:	f44f 13a8 	mov.w	r3, #1376256	@ 0x150000
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001046:	2302      	movs	r3, #2
 8001048:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800104a:	2303      	movs	r3, #3
 800104c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800104e:	2302      	movs	r3, #2
 8001050:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001052:	2328      	movs	r3, #40	@ 0x28
 8001054:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001056:	2302      	movs	r3, #2
 8001058:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800105a:	2302      	movs	r3, #2
 800105c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800105e:	2302      	movs	r3, #2
 8001060:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8001062:	230c      	movs	r3, #12
 8001064:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8001066:	2300      	movs	r3, #0
 8001068:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800106e:	f107 0320 	add.w	r3, r7, #32
 8001072:	4618      	mov	r0, r3
 8001074:	f003 fee6 	bl	8004e44 <HAL_RCC_OscConfig>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800107e:	f000 f9b1 	bl	80013e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001082:	231f      	movs	r3, #31
 8001084:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001086:	2303      	movs	r3, #3
 8001088:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108a:	2300      	movs	r3, #0
 800108c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	2105      	movs	r1, #5
 80010a0:	4618      	mov	r0, r3
 80010a2:	f004 fb07 	bl	80056b4 <HAL_RCC_ClockConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010ac:	f000 f99a 	bl	80013e4 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <SystemClock_Config+0xdc>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80010b8:	4a04      	ldr	r2, [pc, #16]	@ (80010cc <SystemClock_Config+0xdc>)
 80010ba:	f043 0320 	orr.w	r3, r3, #32
 80010be:	6013      	str	r3, [r2, #0]
}
 80010c0:	bf00      	nop
 80010c2:	3770      	adds	r7, #112	@ 0x70
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	44020800 	.word	0x44020800
 80010cc:	40022000 	.word	0x40022000

080010d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010d6:	463b      	mov	r3, r7
 80010d8:	2220      	movs	r2, #32
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f01b f8d7 	bl	801c290 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001190 <MX_ADC1_Init+0xc0>)
 80010e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001194 <MX_ADC1_Init+0xc4>)
 80010e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010e8:	4b29      	ldr	r3, [pc, #164]	@ (8001190 <MX_ADC1_Init+0xc0>)
 80010ea:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010ee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010f0:	4b27      	ldr	r3, [pc, #156]	@ (8001190 <MX_ADC1_Init+0xc0>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010f6:	4b26      	ldr	r3, [pc, #152]	@ (8001190 <MX_ADC1_Init+0xc0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010fc:	4b24      	ldr	r3, [pc, #144]	@ (8001190 <MX_ADC1_Init+0xc0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001102:	4b23      	ldr	r3, [pc, #140]	@ (8001190 <MX_ADC1_Init+0xc0>)
 8001104:	2204      	movs	r2, #4
 8001106:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001108:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <MX_ADC1_Init+0xc0>)
 800110a:	2200      	movs	r2, #0
 800110c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800110e:	4b20      	ldr	r3, [pc, #128]	@ (8001190 <MX_ADC1_Init+0xc0>)
 8001110:	2201      	movs	r2, #1
 8001112:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001114:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <MX_ADC1_Init+0xc0>)
 8001116:	2201      	movs	r2, #1
 8001118:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <MX_ADC1_Init+0xc0>)
 800111c:	2200      	movs	r2, #0
 800111e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001122:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <MX_ADC1_Init+0xc0>)
 8001124:	2200      	movs	r2, #0
 8001126:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001128:	4b19      	ldr	r3, [pc, #100]	@ (8001190 <MX_ADC1_Init+0xc0>)
 800112a:	2200      	movs	r2, #0
 800112c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800112e:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MX_ADC1_Init+0xc0>)
 8001130:	2200      	movs	r2, #0
 8001132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001136:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <MX_ADC1_Init+0xc0>)
 8001138:	2200      	movs	r2, #0
 800113a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800113c:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <MX_ADC1_Init+0xc0>)
 800113e:	2200      	movs	r2, #0
 8001140:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001142:	4b13      	ldr	r3, [pc, #76]	@ (8001190 <MX_ADC1_Init+0xc0>)
 8001144:	2200      	movs	r2, #0
 8001146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800114a:	4811      	ldr	r0, [pc, #68]	@ (8001190 <MX_ADC1_Init+0xc0>)
 800114c:	f001 f806 	bl	800215c <HAL_ADC_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001156:	f000 f945 	bl	80013e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800115a:	4b0f      	ldr	r3, [pc, #60]	@ (8001198 <MX_ADC1_Init+0xc8>)
 800115c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800115e:	2306      	movs	r3, #6
 8001160:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001162:	2300      	movs	r3, #0
 8001164:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001166:	237f      	movs	r3, #127	@ 0x7f
 8001168:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800116a:	2304      	movs	r3, #4
 800116c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001172:	463b      	mov	r3, r7
 8001174:	4619      	mov	r1, r3
 8001176:	4806      	ldr	r0, [pc, #24]	@ (8001190 <MX_ADC1_Init+0xc0>)
 8001178:	f001 fae4 	bl	8002744 <HAL_ADC_ConfigChannel>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001182:	f000 f92f 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	3720      	adds	r7, #32
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000310 	.word	0x20000310
 8001194:	42028000 	.word	0x42028000
 8001198:	c3210000 	.word	0xc3210000

0800119c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
void MX_ETH_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80011a0:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <MX_ETH_Init+0x80>)
 80011a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001220 <MX_ETH_Init+0x84>)
 80011a4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80011a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001224 <MX_ETH_Init+0x88>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80011ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001224 <MX_ETH_Init+0x88>)
 80011ae:	2280      	movs	r2, #128	@ 0x80
 80011b0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80011b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001224 <MX_ETH_Init+0x88>)
 80011b4:	22e1      	movs	r2, #225	@ 0xe1
 80011b6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80011b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001224 <MX_ETH_Init+0x88>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80011be:	4b19      	ldr	r3, [pc, #100]	@ (8001224 <MX_ETH_Init+0x88>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80011c4:	4b17      	ldr	r3, [pc, #92]	@ (8001224 <MX_ETH_Init+0x88>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <MX_ETH_Init+0x80>)
 80011cc:	4a15      	ldr	r2, [pc, #84]	@ (8001224 <MX_ETH_Init+0x88>)
 80011ce:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_ETH_Init+0x80>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80011d6:	4b11      	ldr	r3, [pc, #68]	@ (800121c <MX_ETH_Init+0x80>)
 80011d8:	4a13      	ldr	r2, [pc, #76]	@ (8001228 <MX_ETH_Init+0x8c>)
 80011da:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_ETH_Init+0x80>)
 80011de:	4a13      	ldr	r2, [pc, #76]	@ (800122c <MX_ETH_Init+0x90>)
 80011e0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <MX_ETH_Init+0x80>)
 80011e4:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80011e8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80011ea:	480c      	ldr	r0, [pc, #48]	@ (800121c <MX_ETH_Init+0x80>)
 80011ec:	f002 f8a0 	bl	8003330 <HAL_ETH_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80011f6:	f000 f8f5 	bl	80013e4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfigTypeDef));
 80011fa:	2238      	movs	r2, #56	@ 0x38
 80011fc:	2100      	movs	r1, #0
 80011fe:	480c      	ldr	r0, [pc, #48]	@ (8001230 <MX_ETH_Init+0x94>)
 8001200:	f01b f846 	bl	801c290 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001204:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <MX_ETH_Init+0x94>)
 8001206:	2221      	movs	r2, #33	@ 0x21
 8001208:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800120a:	4b09      	ldr	r3, [pc, #36]	@ (8001230 <MX_ETH_Init+0x94>)
 800120c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001210:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001212:	4b07      	ldr	r3, [pc, #28]	@ (8001230 <MX_ETH_Init+0x94>)
 8001214:	2200      	movs	r2, #0
 8001216:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000378 	.word	0x20000378
 8001220:	40028000 	.word	0x40028000
 8001224:	200004bc 	.word	0x200004bc
 8001228:	200002b0 	.word	0x200002b0
 800122c:	20000250 	.word	0x20000250
 8001230:	20000218 	.word	0x20000218

08001234 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001238:	2000      	movs	r0, #0
 800123a:	f003 fdd3 	bl	8004de4 <HAL_ICACHE_ConfigAssociativityMode>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001244:	f000 f8ce 	bl	80013e4 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001248:	f003 fdec 	bl	8004e24 <HAL_ICACHE_Enable>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8001252:	f000 f8c7 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001260:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 8001262:	4a23      	ldr	r2, [pc, #140]	@ (80012f0 <MX_USART1_UART_Init+0x94>)
 8001264:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001266:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 8001268:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800126c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800126e:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001274:	4b1d      	ldr	r3, [pc, #116]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800127a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001280:	4b1a      	ldr	r3, [pc, #104]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 8001282:	220c      	movs	r2, #12
 8001284:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001286:	4b19      	ldr	r3, [pc, #100]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800128c:	4b17      	ldr	r3, [pc, #92]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001292:	4b16      	ldr	r3, [pc, #88]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 8001294:	2200      	movs	r2, #0
 8001296:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 800129a:	2200      	movs	r2, #0
 800129c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800129e:	4b13      	ldr	r3, [pc, #76]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012a4:	4811      	ldr	r0, [pc, #68]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 80012a6:	f009 fd9f 	bl	800ade8 <HAL_UART_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80012b0:	f000 f898 	bl	80013e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012b4:	2100      	movs	r1, #0
 80012b6:	480d      	ldr	r0, [pc, #52]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 80012b8:	f00a faca 	bl	800b850 <HAL_UARTEx_SetTxFifoThreshold>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012c2:	f000 f88f 	bl	80013e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012c6:	2100      	movs	r1, #0
 80012c8:	4808      	ldr	r0, [pc, #32]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 80012ca:	f00a faff 	bl	800b8cc <HAL_UARTEx_SetRxFifoThreshold>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012d4:	f000 f886 	bl	80013e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012d8:	4804      	ldr	r0, [pc, #16]	@ (80012ec <MX_USART1_UART_Init+0x90>)
 80012da:	f00a fa80 	bl	800b7de <HAL_UARTEx_DisableFifoMode>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012e4:	f000 f87e 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012e8:	bf00      	nop
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000428 	.word	0x20000428
 80012f0:	40013800 	.word	0x40013800

080012f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012fa:	4b21      	ldr	r3, [pc, #132]	@ (8001380 <MX_GPIO_Init+0x8c>)
 80012fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001300:	4a1f      	ldr	r2, [pc, #124]	@ (8001380 <MX_GPIO_Init+0x8c>)
 8001302:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001306:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800130a:	4b1d      	ldr	r3, [pc, #116]	@ (8001380 <MX_GPIO_Init+0x8c>)
 800130c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001318:	4b19      	ldr	r3, [pc, #100]	@ (8001380 <MX_GPIO_Init+0x8c>)
 800131a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800131e:	4a18      	ldr	r2, [pc, #96]	@ (8001380 <MX_GPIO_Init+0x8c>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001328:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <MX_GPIO_Init+0x8c>)
 800132a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001336:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <MX_GPIO_Init+0x8c>)
 8001338:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800133c:	4a10      	ldr	r2, [pc, #64]	@ (8001380 <MX_GPIO_Init+0x8c>)
 800133e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001342:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001346:	4b0e      	ldr	r3, [pc, #56]	@ (8001380 <MX_GPIO_Init+0x8c>)
 8001348:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800134c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001354:	4b0a      	ldr	r3, [pc, #40]	@ (8001380 <MX_GPIO_Init+0x8c>)
 8001356:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800135a:	4a09      	ldr	r2, [pc, #36]	@ (8001380 <MX_GPIO_Init+0x8c>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001364:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <MX_GPIO_Init+0x8c>)
 8001366:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001372:	bf00      	nop
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	44020c00 	.word	0x44020c00

08001384 <Netif_Config>:

/* USER CODE BEGIN 4 */
static void Netif_Config(void) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b088      	sub	sp, #32
 8001388:	af04      	add	r7, sp, #16
      ip_addr_t ipaddr;
      ip_addr_t netmask;
      ip_addr_t gw;
#if LWIP_DHCP
      ip_addr_set_zero_ip4(&ipaddr);
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
      ip_addr_set_zero_ip4(&netmask);
 800138e:	2300      	movs	r3, #0
 8001390:	60bb      	str	r3, [r7, #8]
      ip_addr_set_zero_ip4(&gw);
 8001392:	2300      	movs	r3, #0
 8001394:	607b      	str	r3, [r7, #4]
  IP4_ADDR(&ipaddr, IP_ADDR0, IP_ADDR1, IP_ADDR2, IP_ADDR3);
  IP4_ADDR(&netmask, NETMASK_ADDR0, NETMASK_ADDR1 , NETMASK_ADDR2, NETMASK_ADDR3);
  IP4_ADDR(&gw, GW_ADDR0, GW_ADDR1, GW_ADDR2, GW_ADDR3);
#endif
      /* add the network interface */
      netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init,
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	f107 0208 	add.w	r2, r7, #8
 800139c:	f107 010c 	add.w	r1, r7, #12
 80013a0:	480c      	ldr	r0, [pc, #48]	@ (80013d4 <Netif_Config+0x50>)
 80013a2:	9002      	str	r0, [sp, #8]
 80013a4:	480c      	ldr	r0, [pc, #48]	@ (80013d8 <Netif_Config+0x54>)
 80013a6:	9001      	str	r0, [sp, #4]
 80013a8:	2000      	movs	r0, #0
 80013aa:	9000      	str	r0, [sp, #0]
 80013ac:	480b      	ldr	r0, [pc, #44]	@ (80013dc <Netif_Config+0x58>)
 80013ae:	f00d fc1d 	bl	800ebec <netif_add>
                   &ethernet_input);
      /*  Registers the default network interface */
      netif_set_default(&gnetif);
 80013b2:	480a      	ldr	r0, [pc, #40]	@ (80013dc <Netif_Config+0x58>)
 80013b4:	f00d fdca 	bl	800ef4c <netif_set_default>
#if LWIP_NETIF_LINK_CALLBACK
      netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 80013b8:	4909      	ldr	r1, [pc, #36]	@ (80013e0 <Netif_Config+0x5c>)
 80013ba:	4808      	ldr	r0, [pc, #32]	@ (80013dc <Netif_Config+0x58>)
 80013bc:	f00d fe94 	bl	800f0e8 <netif_set_link_callback>
      dhcp_start(&gnetif);
 80013c0:	4806      	ldr	r0, [pc, #24]	@ (80013dc <Netif_Config+0x58>)
 80013c2:	f016 fa29 	bl	8017818 <dhcp_start>
      ethernet_link_status_updated(&gnetif);
 80013c6:	4805      	ldr	r0, [pc, #20]	@ (80013dc <Netif_Config+0x58>)
 80013c8:	f00a fb8c 	bl	800bae4 <ethernet_link_status_updated>
#endif
}
 80013cc:	bf00      	nop
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	0801b2e5 	.word	0x0801b2e5
 80013d8:	0800bee1 	.word	0x0800bee1
 80013dc:	200004cc 	.word	0x200004cc
 80013e0:	0800bae5 	.word	0x0800bae5

080013e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e8:	b672      	cpsid	i
}
 80013ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <Error_Handler+0x8>

080013f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
	...

08001400 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b0c6      	sub	sp, #280	@ 0x118
 8001404:	af00      	add	r7, sp, #0
 8001406:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800140a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800140e:	6018      	str	r0, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001410:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001414:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001418:	4618      	mov	r0, r3
 800141a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800141e:	461a      	mov	r2, r3
 8001420:	2100      	movs	r1, #0
 8001422:	f01a ff35 	bl	801c290 <memset>
  if(hadc->Instance==ADC1)
 8001426:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800142a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a1d      	ldr	r2, [pc, #116]	@ (80014a8 <HAL_ADC_MspInit+0xa8>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d131      	bne.n	800149c <HAL_ADC_MspInit+0x9c>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001438:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800143c:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8001440:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 800144c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001450:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001454:	2200      	movs	r2, #0
 8001456:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800145a:	f107 0310 	add.w	r3, r7, #16
 800145e:	4618      	mov	r0, r3
 8001460:	f004 fc6a 	bl	8005d38 <HAL_RCCEx_PeriphCLKConfig>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800146a:	f7ff ffbb 	bl	80013e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800146e:	4b0f      	ldr	r3, [pc, #60]	@ (80014ac <HAL_ADC_MspInit+0xac>)
 8001470:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001474:	4a0d      	ldr	r2, [pc, #52]	@ (80014ac <HAL_ADC_MspInit+0xac>)
 8001476:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800147a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800147e:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <HAL_ADC_MspInit+0xac>)
 8001480:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001484:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8001488:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800148c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001496:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800149a:	681b      	ldr	r3, [r3, #0]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800149c:	bf00      	nop
 800149e:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	42028000 	.word	0x42028000
 80014ac:	44020c00 	.word	0x44020c00

080014b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b0cc      	sub	sp, #304	@ 0x130
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014ba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014be:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014d4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014d8:	4618      	mov	r0, r3
 80014da:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80014de:	461a      	mov	r2, r3
 80014e0:	2100      	movs	r1, #0
 80014e2:	f01a fed5 	bl	801c290 <memset>
  if(huart->Instance==USART1)
 80014e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a33      	ldr	r2, [pc, #204]	@ (80015c0 <HAL_UART_MspInit+0x110>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d15d      	bne.n	80015b4 <HAL_UART_MspInit+0x104>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80014f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014fc:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001500:	f04f 0201 	mov.w	r2, #1
 8001504:	f04f 0300 	mov.w	r3, #0
 8001508:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800150c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001510:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001514:	2200      	movs	r2, #0
 8001516:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001518:	f107 0310 	add.w	r3, r7, #16
 800151c:	4618      	mov	r0, r3
 800151e:	f004 fc0b 	bl	8005d38 <HAL_RCCEx_PeriphCLKConfig>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8001528:	f7ff ff5c 	bl	80013e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800152c:	4b25      	ldr	r3, [pc, #148]	@ (80015c4 <HAL_UART_MspInit+0x114>)
 800152e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001532:	4a24      	ldr	r2, [pc, #144]	@ (80015c4 <HAL_UART_MspInit+0x114>)
 8001534:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001538:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800153c:	4b21      	ldr	r3, [pc, #132]	@ (80015c4 <HAL_UART_MspInit+0x114>)
 800153e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001542:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8001546:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800154a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001554:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001558:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800155a:	4b1a      	ldr	r3, [pc, #104]	@ (80015c4 <HAL_UART_MspInit+0x114>)
 800155c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001560:	4a18      	ldr	r2, [pc, #96]	@ (80015c4 <HAL_UART_MspInit+0x114>)
 8001562:	f043 0301 	orr.w	r3, r3, #1
 8001566:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800156a:	4b16      	ldr	r3, [pc, #88]	@ (80015c4 <HAL_UART_MspInit+0x114>)
 800156c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001570:	f003 0201 	and.w	r2, r3, #1
 8001574:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001578:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001582:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001586:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8001588:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800158c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015a2:	2307      	movs	r3, #7
 80015a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80015ac:	4619      	mov	r1, r3
 80015ae:	4806      	ldr	r0, [pc, #24]	@ (80015c8 <HAL_UART_MspInit+0x118>)
 80015b0:	f003 faba 	bl	8004b28 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80015b4:	bf00      	nop
 80015b6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40013800 	.word	0x40013800
 80015c4:	44020c00 	.word	0x44020c00
 80015c8:	42020000 	.word	0x42020000

080015cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <NMI_Handler+0x4>

080015d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <HardFault_Handler+0x4>

080015dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <MemManage_Handler+0x4>

080015e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <BusFault_Handler+0x4>

080015ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <UsageFault_Handler+0x4>

080015f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001622:	f000 fb13 	bl	8001c4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}

0800162a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  return 1;
 800162e:	2301      	movs	r3, #1
}
 8001630:	4618      	mov	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <_kill>:

int _kill(int pid, int sig)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b082      	sub	sp, #8
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001644:	f01a fe96 	bl	801c374 <__errno>
 8001648:	4603      	mov	r3, r0
 800164a:	2216      	movs	r2, #22
 800164c:	601a      	str	r2, [r3, #0]
  return -1;
 800164e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001652:	4618      	mov	r0, r3
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <_exit>:

void _exit (int status)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b082      	sub	sp, #8
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001662:	f04f 31ff 	mov.w	r1, #4294967295
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff ffe7 	bl	800163a <_kill>
  while (1) {}    /* Make sure we hang here */
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <_exit+0x12>

08001670 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]
 8001680:	e00a      	b.n	8001698 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001682:	f3af 8000 	nop.w
 8001686:	4601      	mov	r1, r0
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	60ba      	str	r2, [r7, #8]
 800168e:	b2ca      	uxtb	r2, r1
 8001690:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	3301      	adds	r3, #1
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	697a      	ldr	r2, [r7, #20]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	429a      	cmp	r2, r3
 800169e:	dbf0      	blt.n	8001682 <_read+0x12>
  }

  return len;
 80016a0:	687b      	ldr	r3, [r7, #4]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b086      	sub	sp, #24
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	60f8      	str	r0, [r7, #12]
 80016b2:	60b9      	str	r1, [r7, #8]
 80016b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	e009      	b.n	80016d0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	1c5a      	adds	r2, r3, #1
 80016c0:	60ba      	str	r2, [r7, #8]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff fc47 	bl	8000f58 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	3301      	adds	r3, #1
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	dbf1      	blt.n	80016bc <_write+0x12>
  }
  return len;
 80016d8:	687b      	ldr	r3, [r7, #4]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <_close>:

int _close(int file)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800170a:	605a      	str	r2, [r3, #4]
  return 0;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <_isatty>:

int _isatty(int file)
{
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3714      	adds	r7, #20
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
	...

0800174c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001754:	4a14      	ldr	r2, [pc, #80]	@ (80017a8 <_sbrk+0x5c>)
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <_sbrk+0x60>)
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001760:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <_sbrk+0x64>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d102      	bne.n	800176e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001768:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <_sbrk+0x64>)
 800176a:	4a12      	ldr	r2, [pc, #72]	@ (80017b4 <_sbrk+0x68>)
 800176c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	429a      	cmp	r2, r3
 800177a:	d207      	bcs.n	800178c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800177c:	f01a fdfa 	bl	801c374 <__errno>
 8001780:	4603      	mov	r3, r0
 8001782:	220c      	movs	r2, #12
 8001784:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	e009      	b.n	80017a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800178c:	4b08      	ldr	r3, [pc, #32]	@ (80017b0 <_sbrk+0x64>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001792:	4b07      	ldr	r3, [pc, #28]	@ (80017b0 <_sbrk+0x64>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	4a05      	ldr	r2, [pc, #20]	@ (80017b0 <_sbrk+0x64>)
 800179c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800179e:	68fb      	ldr	r3, [r7, #12]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	200a0000 	.word	0x200a0000
 80017ac:	00000400 	.word	0x00000400
 80017b0:	200004c4 	.word	0x200004c4
 80017b4:	2000b008 	.word	0x2000b008

080017b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017be:	4b35      	ldr	r3, [pc, #212]	@ (8001894 <SystemInit+0xdc>)
 80017c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017c4:	4a33      	ldr	r2, [pc, #204]	@ (8001894 <SystemInit+0xdc>)
 80017c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017ca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80017ce:	4b32      	ldr	r3, [pc, #200]	@ (8001898 <SystemInit+0xe0>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80017d4:	4b30      	ldr	r3, [pc, #192]	@ (8001898 <SystemInit+0xe0>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80017da:	4b2f      	ldr	r3, [pc, #188]	@ (8001898 <SystemInit+0xe0>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80017e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001898 <SystemInit+0xe0>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	492c      	ldr	r1, [pc, #176]	@ (8001898 <SystemInit+0xe0>)
 80017e6:	4b2d      	ldr	r3, [pc, #180]	@ (800189c <SystemInit+0xe4>)
 80017e8:	4013      	ands	r3, r2
 80017ea:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80017ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001898 <SystemInit+0xe0>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80017f2:	4b29      	ldr	r3, [pc, #164]	@ (8001898 <SystemInit+0xe0>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80017f8:	4b27      	ldr	r3, [pc, #156]	@ (8001898 <SystemInit+0xe0>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80017fe:	4b26      	ldr	r3, [pc, #152]	@ (8001898 <SystemInit+0xe0>)
 8001800:	4a27      	ldr	r2, [pc, #156]	@ (80018a0 <SystemInit+0xe8>)
 8001802:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001804:	4b24      	ldr	r3, [pc, #144]	@ (8001898 <SystemInit+0xe0>)
 8001806:	2200      	movs	r2, #0
 8001808:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800180a:	4b23      	ldr	r3, [pc, #140]	@ (8001898 <SystemInit+0xe0>)
 800180c:	4a24      	ldr	r2, [pc, #144]	@ (80018a0 <SystemInit+0xe8>)
 800180e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001810:	4b21      	ldr	r3, [pc, #132]	@ (8001898 <SystemInit+0xe0>)
 8001812:	2200      	movs	r2, #0
 8001814:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001816:	4b20      	ldr	r3, [pc, #128]	@ (8001898 <SystemInit+0xe0>)
 8001818:	4a21      	ldr	r2, [pc, #132]	@ (80018a0 <SystemInit+0xe8>)
 800181a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 800181c:	4b1e      	ldr	r3, [pc, #120]	@ (8001898 <SystemInit+0xe0>)
 800181e:	2200      	movs	r2, #0
 8001820:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001822:	4b1d      	ldr	r3, [pc, #116]	@ (8001898 <SystemInit+0xe0>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a1c      	ldr	r2, [pc, #112]	@ (8001898 <SystemInit+0xe0>)
 8001828:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800182c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800182e:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <SystemInit+0xe0>)
 8001830:	2200      	movs	r2, #0
 8001832:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001834:	4b17      	ldr	r3, [pc, #92]	@ (8001894 <SystemInit+0xdc>)
 8001836:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800183a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800183c:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <SystemInit+0xec>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001844:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800184c:	d003      	beq.n	8001856 <SystemInit+0x9e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001854:	d117      	bne.n	8001886 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001856:	4b13      	ldr	r3, [pc, #76]	@ (80018a4 <SystemInit+0xec>)
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	2b00      	cmp	r3, #0
 8001860:	d005      	beq.n	800186e <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001862:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <SystemInit+0xec>)
 8001864:	4a10      	ldr	r2, [pc, #64]	@ (80018a8 <SystemInit+0xf0>)
 8001866:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001868:	4b0e      	ldr	r3, [pc, #56]	@ (80018a4 <SystemInit+0xec>)
 800186a:	4a10      	ldr	r2, [pc, #64]	@ (80018ac <SystemInit+0xf4>)
 800186c:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800186e:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <SystemInit+0xec>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	4a0c      	ldr	r2, [pc, #48]	@ (80018a4 <SystemInit+0xec>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800187a:	4b0a      	ldr	r3, [pc, #40]	@ (80018a4 <SystemInit+0xec>)
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	4a09      	ldr	r2, [pc, #36]	@ (80018a4 <SystemInit+0xec>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	61d3      	str	r3, [r2, #28]
  }
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	e000ed00 	.word	0xe000ed00
 8001898:	44020c00 	.word	0x44020c00
 800189c:	eae2eae3 	.word	0xeae2eae3
 80018a0:	01010280 	.word	0x01010280
 80018a4:	40022000 	.word	0x40022000
 80018a8:	08192a3b 	.word	0x08192a3b
 80018ac:	4c5d6e7f 	.word	0x4c5d6e7f

080018b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018b0:	480d      	ldr	r0, [pc, #52]	@ (80018e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80018b4:	f7ff ff80 	bl	80017b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018b8:	480c      	ldr	r0, [pc, #48]	@ (80018ec <LoopForever+0x6>)
  ldr r1, =_edata
 80018ba:	490d      	ldr	r1, [pc, #52]	@ (80018f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018bc:	4a0d      	ldr	r2, [pc, #52]	@ (80018f4 <LoopForever+0xe>)
  movs r3, #0
 80018be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c0:	e002      	b.n	80018c8 <LoopCopyDataInit>

080018c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018c6:	3304      	adds	r3, #4

080018c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018cc:	d3f9      	bcc.n	80018c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ce:	4a0a      	ldr	r2, [pc, #40]	@ (80018f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018d0:	4c0a      	ldr	r4, [pc, #40]	@ (80018fc <LoopForever+0x16>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d4:	e001      	b.n	80018da <LoopFillZerobss>

080018d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d8:	3204      	adds	r2, #4

080018da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018dc:	d3fb      	bcc.n	80018d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80018de:	f01a fd4f 	bl	801c380 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018e2:	f7ff fb4b 	bl	8000f7c <main>

080018e6 <LoopForever>:

LoopForever:
    b LoopForever
 80018e6:	e7fe      	b.n	80018e6 <LoopForever>
  ldr   r0, =_estack
 80018e8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80018ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f0:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80018f4:	080211f0 	.word	0x080211f0
  ldr r2, =_sbss
 80018f8:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80018fc:	2000b004 	.word	0x2000b004

08001900 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001900:	e7fe      	b.n	8001900 <ADC1_IRQHandler>

08001902 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001902:	b480      	push	{r7}
 8001904:	b083      	sub	sp, #12
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
 800190a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00b      	beq.n	800192a <LAN8742_RegisterBusIO+0x28>
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d007      	beq.n	800192a <LAN8742_RegisterBusIO+0x28>
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <LAN8742_RegisterBusIO+0x28>
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d102      	bne.n	8001930 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800192a:	f04f 33ff 	mov.w	r3, #4294967295
 800192e:	e014      	b.n	800195a <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	68da      	ldr	r2, [r3, #12]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	691a      	ldr	r2, [r3, #16]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001966:	b580      	push	{r7, lr}
 8001968:	b086      	sub	sp, #24
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d139      	bne.n	80019f6 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d002      	beq.n	8001990 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2220      	movs	r2, #32
 8001994:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001996:	2300      	movs	r3, #0
 8001998:	617b      	str	r3, [r7, #20]
 800199a:	e01c      	b.n	80019d6 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	695b      	ldr	r3, [r3, #20]
 80019a0:	f107 020c 	add.w	r2, r7, #12
 80019a4:	2112      	movs	r1, #18
 80019a6:	6978      	ldr	r0, [r7, #20]
 80019a8:	4798      	blx	r3
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	da03      	bge.n	80019b8 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80019b0:	f06f 0304 	mvn.w	r3, #4
 80019b4:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80019b6:	e00b      	b.n	80019d0 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f003 031f 	and.w	r3, r3, #31
 80019be:	697a      	ldr	r2, [r7, #20]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d105      	bne.n	80019d0 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80019ca:	2300      	movs	r3, #0
 80019cc:	613b      	str	r3, [r7, #16]
         break;
 80019ce:	e005      	b.n	80019dc <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	3301      	adds	r3, #1
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	2b1f      	cmp	r3, #31
 80019da:	d9df      	bls.n	800199c <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2b1f      	cmp	r3, #31
 80019e2:	d902      	bls.n	80019ea <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80019e4:	f06f 0302 	mvn.w	r3, #2
 80019e8:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d102      	bne.n	80019f6 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2201      	movs	r2, #1
 80019f4:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80019f6:	693b      	ldr	r3, [r7, #16]
 }
 80019f8:	4618      	mov	r0, r3
 80019fa:	3718      	adds	r7, #24
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	6810      	ldr	r0, [r2, #0]
 8001a14:	f107 020c 	add.w	r2, r7, #12
 8001a18:	2101      	movs	r1, #1
 8001a1a:	4798      	blx	r3
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	da02      	bge.n	8001a28 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001a22:	f06f 0304 	mvn.w	r3, #4
 8001a26:	e06e      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	695b      	ldr	r3, [r3, #20]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	6810      	ldr	r0, [r2, #0]
 8001a30:	f107 020c 	add.w	r2, r7, #12
 8001a34:	2101      	movs	r1, #1
 8001a36:	4798      	blx	r3
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	da02      	bge.n	8001a44 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001a3e:	f06f 0304 	mvn.w	r3, #4
 8001a42:	e060      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e059      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	6810      	ldr	r0, [r2, #0]
 8001a5a:	f107 020c 	add.w	r2, r7, #12
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4798      	blx	r3
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	da02      	bge.n	8001a6e <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001a68:	f06f 0304 	mvn.w	r3, #4
 8001a6c:	e04b      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d11b      	bne.n	8001ab0 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d006      	beq.n	8001a90 <LAN8742_GetLinkState+0x90>
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	e03a      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e033      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001aa8:	2304      	movs	r3, #4
 8001aaa:	e02c      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001aac:	2305      	movs	r3, #5
 8001aae:	e02a      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	6810      	ldr	r0, [r2, #0]
 8001ab8:	f107 020c 	add.w	r2, r7, #12
 8001abc:	211f      	movs	r1, #31
 8001abe:	4798      	blx	r3
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	da02      	bge.n	8001acc <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001ac6:	f06f 0304 	mvn.w	r3, #4
 8001aca:	e01c      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001ad6:	2306      	movs	r3, #6
 8001ad8:	e015      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f003 031c 	and.w	r3, r3, #28
 8001ae0:	2b18      	cmp	r3, #24
 8001ae2:	d101      	bne.n	8001ae8 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e00e      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f003 031c 	and.w	r3, r3, #28
 8001aee:	2b08      	cmp	r3, #8
 8001af0:	d101      	bne.n	8001af6 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e007      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f003 031c 	and.w	r3, r3, #28
 8001afc:	2b14      	cmp	r3, #20
 8001afe:	d101      	bne.n	8001b04 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001b00:	2304      	movs	r3, #4
 8001b02:	e000      	b.n	8001b06 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001b04:	2305      	movs	r3, #5
    }
  }
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b14:	2003      	movs	r0, #3
 8001b16:	f001 fb36 	bl	8003186 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001b1a:	f003 ff83 	bl	8005a24 <HAL_RCC_GetSysClockFreq>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <HAL_Init+0x44>)
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	f003 030f 	and.w	r3, r3, #15
 8001b28:	490b      	ldr	r1, [pc, #44]	@ (8001b58 <HAL_Init+0x48>)
 8001b2a:	5ccb      	ldrb	r3, [r1, r3]
 8001b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b30:	4a0a      	ldr	r2, [pc, #40]	@ (8001b5c <HAL_Init+0x4c>)
 8001b32:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001b34:	2004      	movs	r0, #4
 8001b36:	f001 fb6d 	bl	8003214 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b3a:	200f      	movs	r0, #15
 8001b3c:	f000 f810 	bl	8001b60 <HAL_InitTick>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e002      	b.n	8001b50 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001b4a:	f7ff fc51 	bl	80013f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	44020c00 	.word	0x44020c00
 8001b58:	08020b88 	.word	0x08020b88
 8001b5c:	20000000 	.word	0x20000000

08001b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001b6c:	4b33      	ldr	r3, [pc, #204]	@ (8001c3c <HAL_InitTick+0xdc>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d101      	bne.n	8001b78 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e05c      	b.n	8001c32 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8001b78:	4b31      	ldr	r3, [pc, #196]	@ (8001c40 <HAL_InitTick+0xe0>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d10c      	bne.n	8001b9e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001b84:	4b2f      	ldr	r3, [pc, #188]	@ (8001c44 <HAL_InitTick+0xe4>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b2c      	ldr	r3, [pc, #176]	@ (8001c3c <HAL_InitTick+0xdc>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	e037      	b.n	8001c0e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001b9e:	f001 fb91 	bl	80032c4 <HAL_SYSTICK_GetCLKSourceConfig>
 8001ba2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d023      	beq.n	8001bf2 <HAL_InitTick+0x92>
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d82d      	bhi.n	8001c0c <HAL_InitTick+0xac>
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <HAL_InitTick+0x5e>
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d00d      	beq.n	8001bd8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001bbc:	e026      	b.n	8001c0c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001bbe:	4b21      	ldr	r3, [pc, #132]	@ (8001c44 <HAL_InitTick+0xe4>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c3c <HAL_InitTick+0xdc>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001bcc:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd4:	60fb      	str	r3, [r7, #12]
        break;
 8001bd6:	e01a      	b.n	8001c0e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001bd8:	4b18      	ldr	r3, [pc, #96]	@ (8001c3c <HAL_InitTick+0xdc>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001be2:	fbb3 f3f2 	udiv	r3, r3, r2
 8001be6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bee:	60fb      	str	r3, [r7, #12]
        break;
 8001bf0:	e00d      	b.n	8001c0e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001bf2:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <HAL_InitTick+0xdc>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bfc:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c00:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c08:	60fb      	str	r3, [r7, #12]
        break;
 8001c0a:	e000      	b.n	8001c0e <HAL_InitTick+0xae>
        break;
 8001c0c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8001c0e:	68f8      	ldr	r0, [r7, #12]
 8001c10:	f001 fade 	bl	80031d0 <HAL_SYSTICK_Config>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e009      	b.n	8001c32 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	6879      	ldr	r1, [r7, #4]
 8001c22:	f04f 30ff 	mov.w	r0, #4294967295
 8001c26:	f001 fab9 	bl	800319c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001c2a:	4a07      	ldr	r2, [pc, #28]	@ (8001c48 <HAL_InitTick+0xe8>)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000008 	.word	0x20000008
 8001c40:	e000e010 	.word	0xe000e010
 8001c44:	20000000 	.word	0x20000000
 8001c48:	20000004 	.word	0x20000004

08001c4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c50:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <HAL_IncTick+0x20>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <HAL_IncTick+0x24>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	4a04      	ldr	r2, [pc, #16]	@ (8001c70 <HAL_IncTick+0x24>)
 8001c5e:	6013      	str	r3, [r2, #0]
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	20000008 	.word	0x20000008
 8001c70:	200004c8 	.word	0x200004c8

08001c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return uwTick;
 8001c78:	4b03      	ldr	r3, [pc, #12]	@ (8001c88 <HAL_GetTick+0x14>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	200004c8 	.word	0x200004c8

08001c8c <HAL_SBS_ETHInterfaceSelect>:
  *   @arg SBS_ETH_MII : Select the Media Independent Interface
  *   @arg SBS_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SBS_ETHInterfaceSelect(uint32_t SBS_ETHInterface)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_ETHERNET_CONFIG(SBS_ETHInterface));

  MODIFY_REG(SBS->PMCR, SBS_PMCR_ETH_SEL_PHY, (uint32_t)(SBS_ETHInterface));
 8001c94:	4b07      	ldr	r3, [pc, #28]	@ (8001cb4 <HAL_SBS_ETHInterfaceSelect+0x28>)
 8001c96:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001c9a:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001c9e:	4905      	ldr	r1, [pc, #20]	@ (8001cb4 <HAL_SBS_ETHInterfaceSelect+0x28>)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr
 8001cb4:	44000400 	.word	0x44000400

08001cb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	609a      	str	r2, [r3, #8]
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
 8001ce6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001d2e:	f043 0201 	orr.w	r2, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8001d4c:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001d4e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001d52:	4a05      	ldr	r2, [pc, #20]	@ (8001d68 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8001d5c:	bf00      	nop
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	42028000 	.word	0x42028000

08001d6c <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b087      	sub	sp, #28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
 8001d78:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	3360      	adds	r3, #96	@ 0x60
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <LL_ADC_SetOffset+0x44>)
 8001d8e:	4013      	ands	r3, r2
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001da4:	bf00      	nop
 8001da6:	371c      	adds	r7, #28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	03fff000 	.word	0x03fff000

08001db4 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	3360      	adds	r3, #96	@ 0x60
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b087      	sub	sp, #28
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	3360      	adds	r3, #96	@ 0x60
 8001df0:	461a      	mov	r2, r3
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	431a      	orrs	r2, r3
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e0a:	bf00      	nop
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b087      	sub	sp, #28
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	60f8      	str	r0, [r7, #12]
 8001e1e:	60b9      	str	r1, [r7, #8]
 8001e20:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	3360      	adds	r3, #96	@ 0x60
 8001e26:	461a      	mov	r2, r3
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001e40:	bf00      	nop
 8001e42:	371c      	adds	r7, #28
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b087      	sub	sp, #28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3360      	adds	r3, #96	@ 0x60
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	431a      	orrs	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001e76:	bf00      	nop
 8001e78:	371c      	adds	r7, #28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	695b      	ldr	r3, [r3, #20]
 8001e90:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	431a      	orrs	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	615a      	str	r2, [r3, #20]
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e000      	b.n	8001ec2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b087      	sub	sp, #28
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	60f8      	str	r0, [r7, #12]
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3330      	adds	r3, #48	@ 0x30
 8001ede:	461a      	mov	r2, r3
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	0a1b      	lsrs	r3, r3, #8
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	f003 030c 	and.w	r3, r3, #12
 8001eea:	4413      	add	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	f003 031f 	and.w	r3, r3, #31
 8001ef8:	211f      	movs	r1, #31
 8001efa:	fa01 f303 	lsl.w	r3, r1, r3
 8001efe:	43db      	mvns	r3, r3
 8001f00:	401a      	ands	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	0e9b      	lsrs	r3, r3, #26
 8001f06:	f003 011f 	and.w	r1, r3, #31
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	f003 031f 	and.w	r3, r3, #31
 8001f10:	fa01 f303 	lsl.w	r3, r1, r3
 8001f14:	431a      	orrs	r2, r3
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f1a:	bf00      	nop
 8001f1c:	371c      	adds	r7, #28
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b087      	sub	sp, #28
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	60f8      	str	r0, [r7, #12]
 8001f2e:	60b9      	str	r1, [r7, #8]
 8001f30:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3314      	adds	r3, #20
 8001f36:	461a      	mov	r2, r3
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	0e5b      	lsrs	r3, r3, #25
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	4413      	add	r3, r2
 8001f44:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	0d1b      	lsrs	r3, r3, #20
 8001f4e:	f003 031f 	and.w	r3, r3, #31
 8001f52:	2107      	movs	r1, #7
 8001f54:	fa01 f303 	lsl.w	r3, r1, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	401a      	ands	r2, r3
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	0d1b      	lsrs	r3, r3, #20
 8001f60:	f003 031f 	and.w	r3, r3, #31
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f70:	bf00      	nop
 8001f72:	371c      	adds	r7, #28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f94:	43db      	mvns	r3, r3
 8001f96:	401a      	ands	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f003 0318 	and.w	r3, r3, #24
 8001f9e:	4908      	ldr	r1, [pc, #32]	@ (8001fc0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001fa0:	40d9      	lsrs	r1, r3
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	400b      	ands	r3, r1
 8001fa6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001faa:	431a      	orrs	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001fb2:	bf00      	nop
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	000fffff 	.word	0x000fffff

08001fc4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 031f 	and.w	r3, r3, #31
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800200c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	6093      	str	r3, [r2, #8]
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002030:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002034:	d101      	bne.n	800203a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002036:	2301      	movs	r3, #1
 8002038:	e000      	b.n	800203c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002058:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800205c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002080:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002084:	d101      	bne.n	800208a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002086:	2301      	movs	r3, #1
 8002088:	e000      	b.n	800208c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80020a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020ac:	f043 0201 	orr.w	r2, r3, #1
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d101      	bne.n	80020d8 <LL_ADC_IsEnabled+0x18>
 80020d4:	2301      	movs	r3, #1
 80020d6:	e000      	b.n	80020da <LL_ADC_IsEnabled+0x1a>
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80020f6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020fa:	f043 0204 	orr.w	r2, r3, #4
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	2b04      	cmp	r3, #4
 8002120:	d101      	bne.n	8002126 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 0308 	and.w	r3, r3, #8
 8002144:	2b08      	cmp	r3, #8
 8002146:	d101      	bne.n	800214c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002148:	2301      	movs	r3, #1
 800214a:	e000      	b.n	800214e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
	...

0800215c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800215c:	b590      	push	{r4, r7, lr}
 800215e:	b089      	sub	sp, #36	@ 0x24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002168:	2300      	movs	r3, #0
 800216a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e136      	b.n	80023e4 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002180:	2b00      	cmp	r3, #0
 8002182:	d109      	bne.n	8002198 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff f93b 	bl	8001400 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff ff3f 	bl	8002020 <LL_ADC_IsDeepPowerDownEnabled>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d004      	beq.n	80021b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff25 	bl	8001ffc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff ff5a 	bl	8002070 <LL_ADC_IsInternalRegulatorEnabled>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d115      	bne.n	80021ee <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff ff3e 	bl	8002048 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021cc:	4b87      	ldr	r3, [pc, #540]	@ (80023ec <HAL_ADC_Init+0x290>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	099b      	lsrs	r3, r3, #6
 80021d2:	4a87      	ldr	r2, [pc, #540]	@ (80023f0 <HAL_ADC_Init+0x294>)
 80021d4:	fba2 2303 	umull	r2, r3, r2, r3
 80021d8:	099b      	lsrs	r3, r3, #6
 80021da:	3301      	adds	r3, #1
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021e0:	e002      	b.n	80021e8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	3b01      	subs	r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f9      	bne.n	80021e2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff ff3c 	bl	8002070 <LL_ADC_IsInternalRegulatorEnabled>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d10d      	bne.n	800221a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002202:	f043 0210 	orr.w	r2, r3, #16
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800220e:	f043 0201 	orr.w	r2, r3, #1
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff ff75 	bl	800210e <LL_ADC_REG_IsConversionOngoing>
 8002224:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	2b00      	cmp	r3, #0
 8002230:	f040 80cf 	bne.w	80023d2 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	2b00      	cmp	r3, #0
 8002238:	f040 80cb 	bne.w	80023d2 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002240:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002244:	f043 0202 	orr.w	r2, r3, #2
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ff35 	bl	80020c0 <LL_ADC_IsEnabled>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d110      	bne.n	800227e <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800225c:	4865      	ldr	r0, [pc, #404]	@ (80023f4 <HAL_ADC_Init+0x298>)
 800225e:	f7ff ff2f 	bl	80020c0 <LL_ADC_IsEnabled>
 8002262:	4604      	mov	r4, r0
 8002264:	4864      	ldr	r0, [pc, #400]	@ (80023f8 <HAL_ADC_Init+0x29c>)
 8002266:	f7ff ff2b 	bl	80020c0 <LL_ADC_IsEnabled>
 800226a:	4603      	mov	r3, r0
 800226c:	4323      	orrs	r3, r4
 800226e:	2b00      	cmp	r3, #0
 8002270:	d105      	bne.n	800227e <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	4619      	mov	r1, r3
 8002278:	4860      	ldr	r0, [pc, #384]	@ (80023fc <HAL_ADC_Init+0x2a0>)
 800227a:	f7ff fd1d 	bl	8001cb8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	7e5b      	ldrb	r3, [r3, #25]
 8002282:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002288:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800228e:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002294:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3020 	ldrb.w	r3, [r3, #32]
 800229c:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d106      	bne.n	80022ba <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b0:	3b01      	subs	r3, #1
 80022b2:	045b      	lsls	r3, r3, #17
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d009      	beq.n	80022d6 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c6:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ce:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	4b48      	ldr	r3, [pc, #288]	@ (8002400 <HAL_ADC_Init+0x2a4>)
 80022de:	4013      	ands	r3, r2
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	69b9      	ldr	r1, [r7, #24]
 80022e6:	430b      	orrs	r3, r1
 80022e8:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff ff15 	bl	8002134 <LL_ADC_INJ_IsConversionOngoing>
 800230a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d13d      	bne.n	800238e <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d13a      	bne.n	800238e <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	7e1b      	ldrb	r3, [r3, #24]
 800231c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002324:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002334:	f023 0302 	bic.w	r3, r3, #2
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	6812      	ldr	r2, [r2, #0]
 800233c:	69b9      	ldr	r1, [r7, #24]
 800233e:	430b      	orrs	r3, r1
 8002340:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002348:	2b01      	cmp	r3, #1
 800234a:	d118      	bne.n	800237e <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002356:	f023 0304 	bic.w	r3, r3, #4
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002362:	4311      	orrs	r1, r2
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002368:	4311      	orrs	r1, r2
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800236e:	430a      	orrs	r2, r1
 8002370:	431a      	orrs	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0201 	orr.w	r2, r2, #1
 800237a:	611a      	str	r2, [r3, #16]
 800237c:	e007      	b.n	800238e <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	691a      	ldr	r2, [r3, #16]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0201 	bic.w	r2, r2, #1
 800238c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d10c      	bne.n	80023b0 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239c:	f023 010f 	bic.w	r1, r3, #15
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	1e5a      	subs	r2, r3, #1
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80023ae:	e007      	b.n	80023c0 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 020f 	bic.w	r2, r2, #15
 80023be:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c4:	f023 0303 	bic.w	r3, r3, #3
 80023c8:	f043 0201 	orr.w	r2, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80023d0:	e007      	b.n	80023e2 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d6:	f043 0210 	orr.w	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80023e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3724      	adds	r7, #36	@ 0x24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd90      	pop	{r4, r7, pc}
 80023ec:	20000000 	.word	0x20000000
 80023f0:	053e2d63 	.word	0x053e2d63
 80023f4:	42028000 	.word	0x42028000
 80023f8:	42028100 	.word	0x42028100
 80023fc:	42028300 	.word	0x42028300
 8002400:	fff04007 	.word	0xfff04007

08002404 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800240c:	4857      	ldr	r0, [pc, #348]	@ (800256c <HAL_ADC_Start+0x168>)
 800240e:	f7ff fdd9 	bl	8001fc4 <LL_ADC_GetMultimode>
 8002412:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fe78 	bl	800210e <LL_ADC_REG_IsConversionOngoing>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	f040 809c 	bne.w	800255e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800242c:	2b01      	cmp	r3, #1
 800242e:	d101      	bne.n	8002434 <HAL_ADC_Start+0x30>
 8002430:	2302      	movs	r3, #2
 8002432:	e097      	b.n	8002564 <HAL_ADC_Start+0x160>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 fd91 	bl	8002f64 <ADC_Enable>
 8002442:	4603      	mov	r3, r0
 8002444:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002446:	7dfb      	ldrb	r3, [r7, #23]
 8002448:	2b00      	cmp	r3, #0
 800244a:	f040 8083 	bne.w	8002554 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002452:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002456:	f023 0301 	bic.w	r3, r3, #1
 800245a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a42      	ldr	r2, [pc, #264]	@ (8002570 <HAL_ADC_Start+0x16c>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d002      	beq.n	8002472 <HAL_ADC_Start+0x6e>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	e000      	b.n	8002474 <HAL_ADC_Start+0x70>
 8002472:	4b40      	ldr	r3, [pc, #256]	@ (8002574 <HAL_ADC_Start+0x170>)
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6812      	ldr	r2, [r2, #0]
 8002478:	4293      	cmp	r3, r2
 800247a:	d002      	beq.n	8002482 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d105      	bne.n	800248e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002486:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002492:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800249a:	d106      	bne.n	80024aa <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a0:	f023 0206 	bic.w	r2, r3, #6
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80024a8:	e002      	b.n	80024b0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	221c      	movs	r2, #28
 80024b6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a2a      	ldr	r2, [pc, #168]	@ (8002570 <HAL_ADC_Start+0x16c>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d002      	beq.n	80024d0 <HAL_ADC_Start+0xcc>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	e000      	b.n	80024d2 <HAL_ADC_Start+0xce>
 80024d0:	4b28      	ldr	r3, [pc, #160]	@ (8002574 <HAL_ADC_Start+0x170>)
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6812      	ldr	r2, [r2, #0]
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d008      	beq.n	80024ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	2b05      	cmp	r3, #5
 80024e4:	d002      	beq.n	80024ec <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	2b09      	cmp	r3, #9
 80024ea:	d114      	bne.n	8002516 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d007      	beq.n	800250a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002502:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fde9 	bl	80020e6 <LL_ADC_REG_StartConversion>
 8002514:	e025      	b.n	8002562 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800251a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a12      	ldr	r2, [pc, #72]	@ (8002570 <HAL_ADC_Start+0x16c>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d002      	beq.n	8002532 <HAL_ADC_Start+0x12e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	e000      	b.n	8002534 <HAL_ADC_Start+0x130>
 8002532:	4b10      	ldr	r3, [pc, #64]	@ (8002574 <HAL_ADC_Start+0x170>)
 8002534:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00f      	beq.n	8002562 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002546:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800254a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	659a      	str	r2, [r3, #88]	@ 0x58
 8002552:	e006      	b.n	8002562 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800255c:	e001      	b.n	8002562 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800255e:	2302      	movs	r3, #2
 8002560:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002562:	7dfb      	ldrb	r3, [r7, #23]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	42028300 	.word	0x42028300
 8002570:	42028100 	.word	0x42028100
 8002574:	42028000 	.word	0x42028000

08002578 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b088      	sub	sp, #32
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002582:	4866      	ldr	r0, [pc, #408]	@ (800271c <HAL_ADC_PollForConversion+0x1a4>)
 8002584:	f7ff fd1e 	bl	8001fc4 <LL_ADC_GetMultimode>
 8002588:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	2b08      	cmp	r3, #8
 8002590:	d102      	bne.n	8002598 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002592:	2308      	movs	r3, #8
 8002594:	61fb      	str	r3, [r7, #28]
 8002596:	e02a      	b.n	80025ee <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2b05      	cmp	r3, #5
 80025a2:	d002      	beq.n	80025aa <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	2b09      	cmp	r3, #9
 80025a8:	d111      	bne.n	80025ce <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d007      	beq.n	80025c8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025bc:	f043 0220 	orr.w	r2, r3, #32
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e0a4      	b.n	8002712 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80025c8:	2304      	movs	r3, #4
 80025ca:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025cc:	e00f      	b.n	80025ee <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80025ce:	4853      	ldr	r0, [pc, #332]	@ (800271c <HAL_ADC_PollForConversion+0x1a4>)
 80025d0:	f7ff fd06 	bl	8001fe0 <LL_ADC_GetMultiDMATransfer>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d007      	beq.n	80025ea <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025de:	f043 0220 	orr.w	r2, r3, #32
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e093      	b.n	8002712 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80025ea:	2304      	movs	r3, #4
 80025ec:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80025ee:	f7ff fb41 	bl	8001c74 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80025f4:	e021      	b.n	800263a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025fc:	d01d      	beq.n	800263a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80025fe:	f7ff fb39 	bl	8001c74 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d302      	bcc.n	8002614 <HAL_ADC_PollForConversion+0x9c>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d112      	bne.n	800263a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	4013      	ands	r3, r2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d10b      	bne.n	800263a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002626:	f043 0204 	orr.w	r2, r3, #4
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e06b      	b.n	8002712 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	4013      	ands	r3, r2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d0d6      	beq.n	80025f6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff fc25 	bl	8001ea8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01c      	beq.n	800269e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	7e5b      	ldrb	r3, [r3, #25]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d118      	bne.n	800269e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b08      	cmp	r3, #8
 8002678:	d111      	bne.n	800269e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800267e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800268a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d105      	bne.n	800269e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002696:	f043 0201 	orr.w	r2, r3, #1
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a1f      	ldr	r2, [pc, #124]	@ (8002720 <HAL_ADC_PollForConversion+0x1a8>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d002      	beq.n	80026ae <HAL_ADC_PollForConversion+0x136>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	e000      	b.n	80026b0 <HAL_ADC_PollForConversion+0x138>
 80026ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002724 <HAL_ADC_PollForConversion+0x1ac>)
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6812      	ldr	r2, [r2, #0]
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d008      	beq.n	80026ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d005      	beq.n	80026ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2b05      	cmp	r3, #5
 80026c2:	d002      	beq.n	80026ca <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	2b09      	cmp	r3, #9
 80026c8:	d104      	bne.n	80026d4 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	61bb      	str	r3, [r7, #24]
 80026d2:	e00c      	b.n	80026ee <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a11      	ldr	r2, [pc, #68]	@ (8002720 <HAL_ADC_PollForConversion+0x1a8>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d002      	beq.n	80026e4 <HAL_ADC_PollForConversion+0x16c>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	e000      	b.n	80026e6 <HAL_ADC_PollForConversion+0x16e>
 80026e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002724 <HAL_ADC_PollForConversion+0x1ac>)
 80026e6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d104      	bne.n	80026fe <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2208      	movs	r2, #8
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	e008      	b.n	8002710 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d103      	bne.n	8002710 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	220c      	movs	r2, #12
 800270e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3720      	adds	r7, #32
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	42028300 	.word	0x42028300
 8002720:	42028100 	.word	0x42028100
 8002724:	42028000 	.word	0x42028000

08002728 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002736:	4618      	mov	r0, r3
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
	...

08002744 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b0b6      	sub	sp, #216	@ 0xd8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800274e:	2300      	movs	r3, #0
 8002750:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800275e:	2b01      	cmp	r3, #1
 8002760:	d101      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x22>
 8002762:	2302      	movs	r3, #2
 8002764:	e3e6      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x7f0>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fccb 	bl	800210e <LL_ADC_REG_IsConversionOngoing>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	f040 83cb 	bne.w	8002f16 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d009      	beq.n	800279c <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4ab0      	ldr	r2, [pc, #704]	@ (8002a50 <HAL_ADC_ConfigChannel+0x30c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d109      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x62>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	4aaf      	ldr	r2, [pc, #700]	@ (8002a54 <HAL_ADC_ConfigChannel+0x310>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d104      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff facf 	bl	8001d44 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	6859      	ldr	r1, [r3, #4]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	461a      	mov	r2, r3
 80027b4:	f7ff fb8b 	bl	8001ece <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff fca6 	bl	800210e <LL_ADC_REG_IsConversionOngoing>
 80027c2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff fcb2 	bl	8002134 <LL_ADC_INJ_IsConversionOngoing>
 80027d0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027d4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f040 81dd 	bne.w	8002b98 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f040 81d8 	bne.w	8002b98 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027f0:	d10f      	bne.n	8002812 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2200      	movs	r2, #0
 80027fc:	4619      	mov	r1, r3
 80027fe:	f7ff fb92 	bl	8001f26 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff fb39 	bl	8001e82 <LL_ADC_SetSamplingTimeCommonConfig>
 8002810:	e00e      	b.n	8002830 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6818      	ldr	r0, [r3, #0]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	6819      	ldr	r1, [r3, #0]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	461a      	mov	r2, r3
 8002820:	f7ff fb81 	bl	8001f26 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2100      	movs	r1, #0
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fb29 	bl	8001e82 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	695a      	ldr	r2, [r3, #20]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	08db      	lsrs	r3, r3, #3
 800283c:	f003 0303 	and.w	r3, r3, #3
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	2b04      	cmp	r3, #4
 8002850:	d022      	beq.n	8002898 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6818      	ldr	r0, [r3, #0]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	6919      	ldr	r1, [r3, #16]
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002862:	f7ff fa83 	bl	8001d6c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6818      	ldr	r0, [r3, #0]
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	6919      	ldr	r1, [r3, #16]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	461a      	mov	r2, r3
 8002874:	f7ff facf 	bl	8001e16 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6818      	ldr	r0, [r3, #0]
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002884:	2b01      	cmp	r3, #1
 8002886:	d102      	bne.n	800288e <HAL_ADC_ConfigChannel+0x14a>
 8002888:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800288c:	e000      	b.n	8002890 <HAL_ADC_ConfigChannel+0x14c>
 800288e:	2300      	movs	r3, #0
 8002890:	461a      	mov	r2, r3
 8002892:	f7ff fadb 	bl	8001e4c <LL_ADC_SetOffsetSaturation>
 8002896:	e17f      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2100      	movs	r1, #0
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff fa88 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 80028a4:	4603      	mov	r3, r0
 80028a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10a      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x180>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2100      	movs	r1, #0
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fa7d 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 80028ba:	4603      	mov	r3, r0
 80028bc:	0e9b      	lsrs	r3, r3, #26
 80028be:	f003 021f 	and.w	r2, r3, #31
 80028c2:	e01e      	b.n	8002902 <HAL_ADC_ConfigChannel+0x1be>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2100      	movs	r1, #0
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff fa72 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 80028d0:	4603      	mov	r3, r0
 80028d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80028da:	fa93 f3a3 	rbit	r3, r3
 80028de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 80028e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80028e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 80028ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 80028f2:	2320      	movs	r3, #32
 80028f4:	e004      	b.n	8002900 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 80028f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80028fa:	fab3 f383 	clz	r3, r3
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800290a:	2b00      	cmp	r3, #0
 800290c:	d105      	bne.n	800291a <HAL_ADC_ConfigChannel+0x1d6>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	0e9b      	lsrs	r3, r3, #26
 8002914:	f003 031f 	and.w	r3, r3, #31
 8002918:	e018      	b.n	800294c <HAL_ADC_ConfigChannel+0x208>
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002922:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002926:	fa93 f3a3 	rbit	r3, r3
 800292a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800292e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002932:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002936:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 800293e:	2320      	movs	r3, #32
 8002940:	e004      	b.n	800294c <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8002942:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002946:	fab3 f383 	clz	r3, r3
 800294a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800294c:	429a      	cmp	r2, r3
 800294e:	d106      	bne.n	800295e <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2200      	movs	r2, #0
 8002956:	2100      	movs	r1, #0
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff fa41 	bl	8001de0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2101      	movs	r1, #1
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff fa25 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 800296a:	4603      	mov	r3, r0
 800296c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10a      	bne.n	800298a <HAL_ADC_ConfigChannel+0x246>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2101      	movs	r1, #1
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff fa1a 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002980:	4603      	mov	r3, r0
 8002982:	0e9b      	lsrs	r3, r3, #26
 8002984:	f003 021f 	and.w	r2, r3, #31
 8002988:	e01e      	b.n	80029c8 <HAL_ADC_ConfigChannel+0x284>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2101      	movs	r1, #1
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff fa0f 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002996:	4603      	mov	r3, r0
 8002998:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80029a0:	fa93 f3a3 	rbit	r3, r3
 80029a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80029a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80029ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80029b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d101      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 80029b8:	2320      	movs	r3, #32
 80029ba:	e004      	b.n	80029c6 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 80029bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029c0:	fab3 f383 	clz	r3, r3
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d105      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x29c>
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	0e9b      	lsrs	r3, r3, #26
 80029da:	f003 031f 	and.w	r3, r3, #31
 80029de:	e018      	b.n	8002a12 <HAL_ADC_ConfigChannel+0x2ce>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80029ec:	fa93 f3a3 	rbit	r3, r3
 80029f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80029f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80029fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d101      	bne.n	8002a08 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002a04:	2320      	movs	r3, #32
 8002a06:	e004      	b.n	8002a12 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8002a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a0c:	fab3 f383 	clz	r3, r3
 8002a10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d106      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff f9de 	bl	8001de0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2102      	movs	r1, #2
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff f9c2 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002a30:	4603      	mov	r3, r0
 8002a32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10e      	bne.n	8002a58 <HAL_ADC_ConfigChannel+0x314>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2102      	movs	r1, #2
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff f9b7 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002a46:	4603      	mov	r3, r0
 8002a48:	0e9b      	lsrs	r3, r3, #26
 8002a4a:	f003 021f 	and.w	r2, r3, #31
 8002a4e:	e022      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x352>
 8002a50:	04300002 	.word	0x04300002
 8002a54:	407f0000 	.word	0x407f0000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2102      	movs	r1, #2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff f9a8 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002a64:	4603      	mov	r3, r0
 8002a66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a6e:	fa93 f3a3 	rbit	r3, r3
 8002a72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002a76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002a7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8002a86:	2320      	movs	r3, #32
 8002a88:	e004      	b.n	8002a94 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002a8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a8e:	fab3 f383 	clz	r3, r3
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d105      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x36a>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	0e9b      	lsrs	r3, r3, #26
 8002aa8:	f003 031f 	and.w	r3, r3, #31
 8002aac:	e016      	b.n	8002adc <HAL_ADC_ConfigChannel+0x398>
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002aba:	fa93 f3a3 	rbit	r3, r3
 8002abe:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002ac0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ac2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002ac6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8002ace:	2320      	movs	r3, #32
 8002ad0:	e004      	b.n	8002adc <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8002ad2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d106      	bne.n	8002aee <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff f979 	bl	8001de0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2103      	movs	r1, #3
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff f95d 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10a      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x3d6>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2103      	movs	r1, #3
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff f952 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002b10:	4603      	mov	r3, r0
 8002b12:	0e9b      	lsrs	r3, r3, #26
 8002b14:	f003 021f 	and.w	r2, r3, #31
 8002b18:	e017      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x406>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2103      	movs	r1, #3
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff f947 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002b26:	4603      	mov	r3, r0
 8002b28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b2c:	fa93 f3a3 	rbit	r3, r3
 8002b30:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002b32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b34:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002b36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002b3c:	2320      	movs	r3, #32
 8002b3e:	e003      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002b40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b42:	fab3 f383 	clz	r3, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d105      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x41e>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	0e9b      	lsrs	r3, r3, #26
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	e011      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x442>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b6a:	fa93 f3a3 	rbit	r3, r3
 8002b6e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002b70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b72:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002b74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8002b7a:	2320      	movs	r3, #32
 8002b7c:	e003      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8002b7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b80:	fab3 f383 	clz	r3, r3
 8002b84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d106      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2103      	movs	r1, #3
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff f924 	bl	8001de0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff fa8f 	bl	80020c0 <LL_ADC_IsEnabled>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f040 813f 	bne.w	8002e28 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6818      	ldr	r0, [r3, #0]
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	6819      	ldr	r1, [r3, #0]
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	f7ff f9e0 	bl	8001f7c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	4a8e      	ldr	r2, [pc, #568]	@ (8002dfc <HAL_ADC_ConfigChannel+0x6b8>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	f040 8130 	bne.w	8002e28 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10b      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x4ac>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	0e9b      	lsrs	r3, r3, #26
 8002bde:	3301      	adds	r3, #1
 8002be0:	f003 031f 	and.w	r3, r3, #31
 8002be4:	2b09      	cmp	r3, #9
 8002be6:	bf94      	ite	ls
 8002be8:	2301      	movls	r3, #1
 8002bea:	2300      	movhi	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	e019      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x4e0>
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bf8:	fa93 f3a3 	rbit	r3, r3
 8002bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002bfe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c00:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002c02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8002c08:	2320      	movs	r3, #32
 8002c0a:	e003      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8002c0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c0e:	fab3 f383 	clz	r3, r3
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	3301      	adds	r3, #1
 8002c16:	f003 031f 	and.w	r3, r3, #31
 8002c1a:	2b09      	cmp	r3, #9
 8002c1c:	bf94      	ite	ls
 8002c1e:	2301      	movls	r3, #1
 8002c20:	2300      	movhi	r3, #0
 8002c22:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d079      	beq.n	8002d1c <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d107      	bne.n	8002c44 <HAL_ADC_ConfigChannel+0x500>
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	0e9b      	lsrs	r3, r3, #26
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	069b      	lsls	r3, r3, #26
 8002c3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c42:	e015      	b.n	8002c70 <HAL_ADC_ConfigChannel+0x52c>
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c4c:	fa93 f3a3 	rbit	r3, r3
 8002c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002c52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c54:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002c56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8002c5c:	2320      	movs	r3, #32
 8002c5e:	e003      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8002c60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	3301      	adds	r3, #1
 8002c6a:	069b      	lsls	r3, r3, #26
 8002c6c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d109      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x54c>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0e9b      	lsrs	r3, r3, #26
 8002c82:	3301      	adds	r3, #1
 8002c84:	f003 031f 	and.w	r3, r3, #31
 8002c88:	2101      	movs	r1, #1
 8002c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8e:	e017      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x57c>
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c98:	fa93 f3a3 	rbit	r3, r3
 8002c9c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002c9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ca0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002ca2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8002ca8:	2320      	movs	r3, #32
 8002caa:	e003      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8002cac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cae:	fab3 f383 	clz	r3, r3
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	f003 031f 	and.w	r3, r3, #31
 8002cba:	2101      	movs	r1, #1
 8002cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc0:	ea42 0103 	orr.w	r1, r2, r3
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10a      	bne.n	8002ce6 <HAL_ADC_ConfigChannel+0x5a2>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	0e9b      	lsrs	r3, r3, #26
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	f003 021f 	and.w	r2, r3, #31
 8002cdc:	4613      	mov	r3, r2
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4413      	add	r3, r2
 8002ce2:	051b      	lsls	r3, r3, #20
 8002ce4:	e018      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x5d4>
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cee:	fa93 f3a3 	rbit	r3, r3
 8002cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8002cfe:	2320      	movs	r3, #32
 8002d00:	e003      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8002d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d04:	fab3 f383 	clz	r3, r3
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	f003 021f 	and.w	r2, r3, #31
 8002d10:	4613      	mov	r3, r2
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	4413      	add	r3, r2
 8002d16:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d18:	430b      	orrs	r3, r1
 8002d1a:	e080      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d107      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x5f4>
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	0e9b      	lsrs	r3, r3, #26
 8002d2e:	3301      	adds	r3, #1
 8002d30:	069b      	lsls	r3, r3, #26
 8002d32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d36:	e015      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x620>
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d40:	fa93 f3a3 	rbit	r3, r3
 8002d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d48:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8002d50:	2320      	movs	r3, #32
 8002d52:	e003      	b.n	8002d5c <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8002d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d56:	fab3 f383 	clz	r3, r3
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	069b      	lsls	r3, r3, #26
 8002d60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d109      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x640>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	0e9b      	lsrs	r3, r3, #26
 8002d76:	3301      	adds	r3, #1
 8002d78:	f003 031f 	and.w	r3, r3, #31
 8002d7c:	2101      	movs	r1, #1
 8002d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d82:	e017      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x670>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8a:	6a3b      	ldr	r3, [r7, #32]
 8002d8c:	fa93 f3a3 	rbit	r3, r3
 8002d90:	61fb      	str	r3, [r7, #28]
  return result;
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8002d9c:	2320      	movs	r3, #32
 8002d9e:	e003      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8002da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da2:	fab3 f383 	clz	r3, r3
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	3301      	adds	r3, #1
 8002daa:	f003 031f 	and.w	r3, r3, #31
 8002dae:	2101      	movs	r1, #1
 8002db0:	fa01 f303 	lsl.w	r3, r1, r3
 8002db4:	ea42 0103 	orr.w	r1, r2, r3
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10d      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x69c>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	0e9b      	lsrs	r3, r3, #26
 8002dca:	3301      	adds	r3, #1
 8002dcc:	f003 021f 	and.w	r2, r3, #31
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	4413      	add	r3, r2
 8002dd6:	3b1e      	subs	r3, #30
 8002dd8:	051b      	lsls	r3, r3, #20
 8002dda:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002dde:	e01d      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x6d8>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	fa93 f3a3 	rbit	r3, r3
 8002dec:	613b      	str	r3, [r7, #16]
  return result;
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d103      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8002df8:	2320      	movs	r3, #32
 8002dfa:	e005      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x6c4>
 8002dfc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	fab3 f383 	clz	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	3301      	adds	r3, #1
 8002e0a:	f003 021f 	and.w	r2, r3, #31
 8002e0e:	4613      	mov	r3, r2
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	4413      	add	r3, r2
 8002e14:	3b1e      	subs	r3, #30
 8002e16:	051b      	lsls	r3, r3, #20
 8002e18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e1c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e22:	4619      	mov	r1, r3
 8002e24:	f7ff f87f 	bl	8001f26 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4b43      	ldr	r3, [pc, #268]	@ (8002f3c <HAL_ADC_ConfigChannel+0x7f8>)
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d079      	beq.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e34:	4842      	ldr	r0, [pc, #264]	@ (8002f40 <HAL_ADC_ConfigChannel+0x7fc>)
 8002e36:	f7fe ff65 	bl	8001d04 <LL_ADC_GetCommonPathInternalCh>
 8002e3a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a40      	ldr	r2, [pc, #256]	@ (8002f44 <HAL_ADC_ConfigChannel+0x800>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d124      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d11e      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a3b      	ldr	r2, [pc, #236]	@ (8002f48 <HAL_ADC_ConfigChannel+0x804>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d164      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e62:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e66:	4619      	mov	r1, r3
 8002e68:	4835      	ldr	r0, [pc, #212]	@ (8002f40 <HAL_ADC_ConfigChannel+0x7fc>)
 8002e6a:	f7fe ff38 	bl	8001cde <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e6e:	4b37      	ldr	r3, [pc, #220]	@ (8002f4c <HAL_ADC_ConfigChannel+0x808>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	099b      	lsrs	r3, r3, #6
 8002e74:	4a36      	ldr	r2, [pc, #216]	@ (8002f50 <HAL_ADC_ConfigChannel+0x80c>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	099b      	lsrs	r3, r3, #6
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e82:	e002      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1f9      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e90:	e04a      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a2f      	ldr	r2, [pc, #188]	@ (8002f54 <HAL_ADC_ConfigChannel+0x810>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d113      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ea0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10d      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a2a      	ldr	r2, [pc, #168]	@ (8002f58 <HAL_ADC_ConfigChannel+0x814>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d13a      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002eb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4820      	ldr	r0, [pc, #128]	@ (8002f40 <HAL_ADC_ConfigChannel+0x7fc>)
 8002ebe:	f7fe ff0e 	bl	8001cde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ec2:	e031      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a24      	ldr	r2, [pc, #144]	@ (8002f5c <HAL_ADC_ConfigChannel+0x818>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d113      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ece:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ed2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10d      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a1a      	ldr	r2, [pc, #104]	@ (8002f48 <HAL_ADC_ConfigChannel+0x804>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d121      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ee8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002eec:	4619      	mov	r1, r3
 8002eee:	4814      	ldr	r0, [pc, #80]	@ (8002f40 <HAL_ADC_ConfigChannel+0x7fc>)
 8002ef0:	f7fe fef5 	bl	8001cde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ef4:	e018      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a19      	ldr	r2, [pc, #100]	@ (8002f60 <HAL_ADC_ConfigChannel+0x81c>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d113      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a10      	ldr	r2, [pc, #64]	@ (8002f48 <HAL_ADC_ConfigChannel+0x804>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d00e      	beq.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7fe ff06 	bl	8001d20 <LL_ADC_EnableChannelVDDcore>
 8002f14:	e008      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	f043 0220 	orr.w	r2, r3, #32
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f30:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	37d8      	adds	r7, #216	@ 0xd8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	80080000 	.word	0x80080000
 8002f40:	42028300 	.word	0x42028300
 8002f44:	c3210000 	.word	0xc3210000
 8002f48:	42028000 	.word	0x42028000
 8002f4c:	20000000 	.word	0x20000000
 8002f50:	053e2d63 	.word	0x053e2d63
 8002f54:	43290000 	.word	0x43290000
 8002f58:	42028100 	.word	0x42028100
 8002f5c:	c7520000 	.word	0xc7520000
 8002f60:	475a0000 	.word	0x475a0000

08002f64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff f8a3 	bl	80020c0 <LL_ADC_IsEnabled>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d166      	bne.n	800304e <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689a      	ldr	r2, [r3, #8]
 8002f86:	4b34      	ldr	r3, [pc, #208]	@ (8003058 <ADC_Enable+0xf4>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00d      	beq.n	8002faa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f92:	f043 0210 	orr.w	r2, r3, #16
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9e:	f043 0201 	orr.w	r2, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e052      	b.n	8003050 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff f872 	bl	8002098 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002fb4:	4829      	ldr	r0, [pc, #164]	@ (800305c <ADC_Enable+0xf8>)
 8002fb6:	f7fe fea5 	bl	8001d04 <LL_ADC_GetCommonPathInternalCh>
 8002fba:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002fbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d010      	beq.n	8002fe6 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fc4:	4b26      	ldr	r3, [pc, #152]	@ (8003060 <ADC_Enable+0xfc>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	099b      	lsrs	r3, r3, #6
 8002fca:	4a26      	ldr	r2, [pc, #152]	@ (8003064 <ADC_Enable+0x100>)
 8002fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd0:	099b      	lsrs	r3, r3, #6
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002fd8:	e002      	b.n	8002fe0 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f9      	bne.n	8002fda <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002fe6:	f7fe fe45 	bl	8001c74 <HAL_GetTick>
 8002fea:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fec:	e028      	b.n	8003040 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff f864 	bl	80020c0 <LL_ADC_IsEnabled>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d104      	bne.n	8003008 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff f848 	bl	8002098 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003008:	f7fe fe34 	bl	8001c74 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d914      	bls.n	8003040 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b01      	cmp	r3, #1
 8003022:	d00d      	beq.n	8003040 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003028:	f043 0210 	orr.w	r2, r3, #16
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003034:	f043 0201 	orr.w	r2, r3, #1
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e007      	b.n	8003050 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b01      	cmp	r3, #1
 800304c:	d1cf      	bne.n	8002fee <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3710      	adds	r7, #16
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	8000003f 	.word	0x8000003f
 800305c:	42028300 	.word	0x42028300
 8003060:	20000000 	.word	0x20000000
 8003064:	053e2d63 	.word	0x053e2d63

08003068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003068:	b480      	push	{r7}
 800306a:	b085      	sub	sp, #20
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003078:	4b0c      	ldr	r3, [pc, #48]	@ (80030ac <__NVIC_SetPriorityGrouping+0x44>)
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800307e:	68ba      	ldr	r2, [r7, #8]
 8003080:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003084:	4013      	ands	r3, r2
 8003086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003090:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800309a:	4a04      	ldr	r2, [pc, #16]	@ (80030ac <__NVIC_SetPriorityGrouping+0x44>)
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	60d3      	str	r3, [r2, #12]
}
 80030a0:	bf00      	nop
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	e000ed00 	.word	0xe000ed00

080030b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b4:	4b04      	ldr	r3, [pc, #16]	@ (80030c8 <__NVIC_GetPriorityGrouping+0x18>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	0a1b      	lsrs	r3, r3, #8
 80030ba:	f003 0307 	and.w	r3, r3, #7
}
 80030be:	4618      	mov	r0, r3
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr
 80030c8:	e000ed00 	.word	0xe000ed00

080030cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	6039      	str	r1, [r7, #0]
 80030d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80030d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	db0a      	blt.n	80030f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	b2da      	uxtb	r2, r3
 80030e4:	490c      	ldr	r1, [pc, #48]	@ (8003118 <__NVIC_SetPriority+0x4c>)
 80030e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030ea:	0112      	lsls	r2, r2, #4
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	440b      	add	r3, r1
 80030f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030f4:	e00a      	b.n	800310c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	4908      	ldr	r1, [pc, #32]	@ (800311c <__NVIC_SetPriority+0x50>)
 80030fc:	88fb      	ldrh	r3, [r7, #6]
 80030fe:	f003 030f 	and.w	r3, r3, #15
 8003102:	3b04      	subs	r3, #4
 8003104:	0112      	lsls	r2, r2, #4
 8003106:	b2d2      	uxtb	r2, r2
 8003108:	440b      	add	r3, r1
 800310a:	761a      	strb	r2, [r3, #24]
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	e000e100 	.word	0xe000e100
 800311c:	e000ed00 	.word	0xe000ed00

08003120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003120:	b480      	push	{r7}
 8003122:	b089      	sub	sp, #36	@ 0x24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	f1c3 0307 	rsb	r3, r3, #7
 800313a:	2b04      	cmp	r3, #4
 800313c:	bf28      	it	cs
 800313e:	2304      	movcs	r3, #4
 8003140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	3304      	adds	r3, #4
 8003146:	2b06      	cmp	r3, #6
 8003148:	d902      	bls.n	8003150 <NVIC_EncodePriority+0x30>
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	3b03      	subs	r3, #3
 800314e:	e000      	b.n	8003152 <NVIC_EncodePriority+0x32>
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003154:	f04f 32ff 	mov.w	r2, #4294967295
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43da      	mvns	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	401a      	ands	r2, r3
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003168:	f04f 31ff 	mov.w	r1, #4294967295
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	fa01 f303 	lsl.w	r3, r1, r3
 8003172:	43d9      	mvns	r1, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003178:	4313      	orrs	r3, r2
         );
}
 800317a:	4618      	mov	r0, r3
 800317c:	3724      	adds	r7, #36	@ 0x24
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7ff ff6a 	bl	8003068 <__NVIC_SetPriorityGrouping>
}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	4603      	mov	r3, r0
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
 80031a8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80031aa:	f7ff ff81 	bl	80030b0 <__NVIC_GetPriorityGrouping>
 80031ae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	68b9      	ldr	r1, [r7, #8]
 80031b4:	6978      	ldr	r0, [r7, #20]
 80031b6:	f7ff ffb3 	bl	8003120 <NVIC_EncodePriority>
 80031ba:	4602      	mov	r2, r0
 80031bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80031c0:	4611      	mov	r1, r2
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7ff ff82 	bl	80030cc <__NVIC_SetPriority>
}
 80031c8:	bf00      	nop
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3b01      	subs	r3, #1
 80031dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031e0:	d301      	bcc.n	80031e6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80031e2:	2301      	movs	r3, #1
 80031e4:	e00d      	b.n	8003202 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80031e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003210 <HAL_SYSTICK_Config+0x40>)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80031ee:	4b08      	ldr	r3, [pc, #32]	@ (8003210 <HAL_SYSTICK_Config+0x40>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80031f4:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <HAL_SYSTICK_Config+0x40>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a05      	ldr	r2, [pc, #20]	@ (8003210 <HAL_SYSTICK_Config+0x40>)
 80031fa:	f043 0303 	orr.w	r3, r3, #3
 80031fe:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	e000e010 	.word	0xe000e010

08003214 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b04      	cmp	r3, #4
 8003220:	d844      	bhi.n	80032ac <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003222:	a201      	add	r2, pc, #4	@ (adr r2, 8003228 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003228:	0800324b 	.word	0x0800324b
 800322c:	08003269 	.word	0x08003269
 8003230:	0800328b 	.word	0x0800328b
 8003234:	080032ad 	.word	0x080032ad
 8003238:	0800323d 	.word	0x0800323d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800323c:	4b1f      	ldr	r3, [pc, #124]	@ (80032bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a1e      	ldr	r2, [pc, #120]	@ (80032bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003242:	f043 0304 	orr.w	r3, r3, #4
 8003246:	6013      	str	r3, [r2, #0]
      break;
 8003248:	e031      	b.n	80032ae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800324a:	4b1c      	ldr	r3, [pc, #112]	@ (80032bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a1b      	ldr	r2, [pc, #108]	@ (80032bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003250:	f023 0304 	bic.w	r3, r3, #4
 8003254:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8003256:	4b1a      	ldr	r3, [pc, #104]	@ (80032c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003258:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800325c:	4a18      	ldr	r2, [pc, #96]	@ (80032c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800325e:	f023 030c 	bic.w	r3, r3, #12
 8003262:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003266:	e022      	b.n	80032ae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003268:	4b14      	ldr	r3, [pc, #80]	@ (80032bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a13      	ldr	r2, [pc, #76]	@ (80032bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800326e:	f023 0304 	bic.w	r3, r3, #4
 8003272:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003274:	4b12      	ldr	r3, [pc, #72]	@ (80032c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003276:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800327a:	f023 030c 	bic.w	r3, r3, #12
 800327e:	4a10      	ldr	r2, [pc, #64]	@ (80032c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003280:	f043 0304 	orr.w	r3, r3, #4
 8003284:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003288:	e011      	b.n	80032ae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800328a:	4b0c      	ldr	r3, [pc, #48]	@ (80032bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a0b      	ldr	r2, [pc, #44]	@ (80032bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003290:	f023 0304 	bic.w	r3, r3, #4
 8003294:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003296:	4b0a      	ldr	r3, [pc, #40]	@ (80032c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003298:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800329c:	f023 030c 	bic.w	r3, r3, #12
 80032a0:	4a07      	ldr	r2, [pc, #28]	@ (80032c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80032a2:	f043 0308 	orr.w	r3, r3, #8
 80032a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80032aa:	e000      	b.n	80032ae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80032ac:	bf00      	nop
  }
}
 80032ae:	bf00      	nop
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	e000e010 	.word	0xe000e010
 80032c0:	44020c00 	.word	0x44020c00

080032c4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80032ca:	4b17      	ldr	r3, [pc, #92]	@ (8003328 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0304 	and.w	r3, r3, #4
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d002      	beq.n	80032dc <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80032d6:	2304      	movs	r3, #4
 80032d8:	607b      	str	r3, [r7, #4]
 80032da:	e01e      	b.n	800331a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80032dc:	4b13      	ldr	r3, [pc, #76]	@ (800332c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80032de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80032e2:	f003 030c 	and.w	r3, r3, #12
 80032e6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	2b08      	cmp	r3, #8
 80032ec:	d00f      	beq.n	800330e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d80f      	bhi.n	8003314 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2b04      	cmp	r3, #4
 80032fe:	d003      	beq.n	8003308 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003300:	e008      	b.n	8003314 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003302:	2300      	movs	r3, #0
 8003304:	607b      	str	r3, [r7, #4]
        break;
 8003306:	e008      	b.n	800331a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003308:	2301      	movs	r3, #1
 800330a:	607b      	str	r3, [r7, #4]
        break;
 800330c:	e005      	b.n	800331a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800330e:	2302      	movs	r3, #2
 8003310:	607b      	str	r3, [r7, #4]
        break;
 8003312:	e002      	b.n	800331a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003314:	2300      	movs	r3, #0
 8003316:	607b      	str	r3, [r7, #4]
        break;
 8003318:	bf00      	nop
    }
  }
  return systick_source;
 800331a:	687b      	ldr	r3, [r7, #4]
}
 800331c:	4618      	mov	r0, r3
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr
 8003328:	e000e010 	.word	0xe000e010
 800332c:	44020c00 	.word	0x44020c00

08003330 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e0e8      	b.n	8003514 <HAL_ETH_Init+0x1e4>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003348:	2b00      	cmp	r3, #0
 800334a:	d106      	bne.n	800335a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2220      	movs	r2, #32
 8003350:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f008 fe13 	bl	800bf80 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SBS_CLK_ENABLE();
 800335a:	4b70      	ldr	r3, [pc, #448]	@ (800351c <HAL_ETH_Init+0x1ec>)
 800335c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003360:	4a6e      	ldr	r2, [pc, #440]	@ (800351c <HAL_ETH_Init+0x1ec>)
 8003362:	f043 0302 	orr.w	r3, r3, #2
 8003366:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800336a:	4b6c      	ldr	r3, [pc, #432]	@ (800351c <HAL_ETH_Init+0x1ec>)
 800336c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	60bb      	str	r3, [r7, #8]
 8003376:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	7a1b      	ldrb	r3, [r3, #8]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d103      	bne.n	8003388 <HAL_ETH_Init+0x58>
  {
    HAL_SBS_ETHInterfaceSelect(SBS_ETH_MII);
 8003380:	2000      	movs	r0, #0
 8003382:	f7fe fc83 	bl	8001c8c <HAL_SBS_ETHInterfaceSelect>
 8003386:	e003      	b.n	8003390 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SBS_ETHInterfaceSelect(SBS_ETH_RMII);
 8003388:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800338c:	f7fe fc7e 	bl	8001c8c <HAL_SBS_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SBS->PMCR;
 8003390:	4b63      	ldr	r3, [pc, #396]	@ (8003520 <HAL_ETH_Init+0x1f0>)
 8003392:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	6812      	ldr	r2, [r2, #0]
 80033a4:	f043 0301 	orr.w	r3, r3, #1
 80033a8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80033ac:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033ae:	f7fe fc61 	bl	8001c74 <HAL_GetTick>
 80033b2:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80033b4:	e011      	b.n	80033da <HAL_ETH_Init+0xaa>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80033b6:	f7fe fc5d 	bl	8001c74 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80033c4:	d909      	bls.n	80033da <HAL_ETH_Init+0xaa>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2204      	movs	r2, #4
 80033ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	22e0      	movs	r2, #224	@ 0xe0
 80033d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e09c      	b.n	8003514 <HAL_ETH_Init+0x1e4>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1e4      	bne.n	80033b6 <HAL_ETH_Init+0x86>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 fdcb 	bl	8003f88 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80033f2:	f002 fc43 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 80033f6:	4603      	mov	r3, r0
 80033f8:	4a4a      	ldr	r2, [pc, #296]	@ (8003524 <HAL_ETH_Init+0x1f4>)
 80033fa:	fba2 2303 	umull	r2, r3, r2, r3
 80033fe:	0c9a      	lsrs	r2, r3, #18
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	3a01      	subs	r2, #1
 8003406:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 ffae 	bl	800436c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003418:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800341c:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6812      	ldr	r2, [r2, #0]
 8003424:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003428:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800342c:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	2b00      	cmp	r3, #0
 800343a:	d009      	beq.n	8003450 <HAL_ETH_Init+0x120>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	22e0      	movs	r2, #224	@ 0xe0
 8003448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e061      	b.n	8003514 <HAL_ETH_Init+0x1e4>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003458:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800345c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003460:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6952      	ldr	r2, [r2, #20]
 8003468:	0051      	lsls	r1, r2, #1
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	430b      	orrs	r3, r1
 8003470:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003474:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f001 f814 	bl	80044a6 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f001 f85a 	bl	8004538 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	3305      	adds	r3, #5
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	021a      	lsls	r2, r3, #8
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	3304      	adds	r3, #4
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	4619      	mov	r1, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	3303      	adds	r3, #3
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	061a      	lsls	r2, r3, #24
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	3302      	adds	r3, #2
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	041b      	lsls	r3, r3, #16
 80034b6:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	3301      	adds	r3, #1
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80034c2:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80034d0:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80034d2:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	4b11      	ldr	r3, [pc, #68]	@ (8003528 <HAL_ETH_Init+0x1f8>)
 80034e4:	430b      	orrs	r3, r1
 80034e6:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f8d3 3710 	ldr.w	r3, [r3, #1808]	@ 0x710
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6812      	ldr	r2, [r2, #0]
 80034f6:	f043 6342 	orr.w	r3, r3, #203423744	@ 0xc200000
 80034fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034fe:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2210      	movs	r2, #16
 800350e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	44020c00 	.word	0x44020c00
 8003520:	44000400 	.word	0x44000400
 8003524:	431bde83 	.word	0x431bde83
 8003528:	0c020060 	.word	0x0c020060

0800352c <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800353a:	2b10      	cmp	r3, #16
 800353c:	d153      	bne.n	80035e6 <HAL_ETH_Start+0xba>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2220      	movs	r2, #32
 8003542:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2204      	movs	r2, #4
 800354a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 fa0b 	bl	8003968 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f042 0202 	orr.w	r2, r2, #2
 8003560:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f042 0201 	orr.w	r2, r2, #1
 8003570:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 0201 	orr.w	r2, r2, #1
 8003582:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800358e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	f043 0301 	orr.w	r3, r3, #1
 800359a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800359e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035aa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6812      	ldr	r2, [r2, #0]
 80035b2:	f043 0301 	orr.w	r3, r3, #1
 80035b6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035ba:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035c6:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6812      	ldr	r2, [r2, #0]
 80035ce:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 80035d2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035d6:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    heth->gState = HAL_ETH_STATE_STARTED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2240      	movs	r2, #64	@ 0x40
 80035de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 80035e2:	2300      	movs	r3, #0
 80035e4:	e000      	b.n	80035e8 <HAL_ETH_Start+0xbc>
  }
  else
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
  }
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_STARTED)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035fe:	2b40      	cmp	r3, #64	@ 0x40
 8003600:	d13f      	bne.n	8003682 <HAL_ETH_Stop+0x92>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2220      	movs	r2, #32
 8003606:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003612:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6812      	ldr	r2, [r2, #0]
 800361a:	f023 0301 	bic.w	r3, r3, #1
 800361e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003622:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800362e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	6812      	ldr	r2, [r2, #0]
 8003636:	f023 0301 	bic.w	r3, r3, #1
 800363a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800363e:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 0201 	bic.w	r2, r2, #1
 8003650:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0201 	orr.w	r2, r2, #1
 8003662:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0202 	bic.w	r2, r2, #2
 8003674:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2210      	movs	r2, #16
 800367a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 800367e:	2300      	movs	r3, #0
 8003680:	e000      	b.n	8003684 <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
  }
}
 8003684:	4618      	mov	r0, r3
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d109      	bne.n	80036b6 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a8:	f043 0201 	orr.w	r2, r3, #1
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e07f      	b.n	80037b6 <HAL_ETH_Transmit+0x126>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036bc:	2b40      	cmp	r3, #64	@ 0x40
 80036be:	d179      	bne.n	80037b4 <HAL_ETH_Transmit+0x124>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 80036c0:	2200      	movs	r2, #0
 80036c2:	68b9      	ldr	r1, [r7, #8]
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 ff94 	bl	80045f2 <ETH_Prepare_Tx_Descriptors>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d009      	beq.n	80036e4 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d6:	f043 0202 	orr.w	r2, r3, #2
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e068      	b.n	80037b6 <HAL_ETH_Transmit+0x126>
  __ASM volatile ("dsb 0xF":::"memory");
 80036e4:	f3bf 8f4f 	dsb	sy
}
 80036e8:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	3206      	adds	r2, #6
 80036f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036f6:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	629a      	str	r2, [r3, #40]	@ 0x28
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003706:	2b03      	cmp	r3, #3
 8003708:	d904      	bls.n	8003714 <HAL_ETH_Transmit+0x84>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800370e:	1f1a      	subs	r2, r3, #4
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	3106      	adds	r1, #6
 8003720:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003724:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003728:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    tickstart = HAL_GetTick();
 800372c:	f7fe faa2 	bl	8001c74 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8003732:	e039      	b.n	80037a8 <HAL_ETH_Transmit+0x118>
    {
      if ((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800373c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8003740:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d012      	beq.n	800376e <HAL_ETH_Transmit+0xde>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800374e:	f043 0208 	orr.w	r2, r3, #8
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003760:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e023      	b.n	80037b6 <HAL_ETH_Transmit+0x126>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003774:	d018      	beq.n	80037a8 <HAL_ETH_Transmit+0x118>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003776:	f7fe fa7d 	bl	8001c74 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	429a      	cmp	r2, r3
 8003784:	d302      	bcc.n	800378c <HAL_ETH_Transmit+0xfc>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10d      	bne.n	80037a8 <HAL_ETH_Transmit+0x118>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003792:	f043 0204 	orr.w	r2, r3, #4
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC3 = (ETH_DMATXNDESCWBF_FD | ETH_DMATXNDESCWBF_LD);
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80037a2:	60da      	str	r2, [r3, #12]
          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e006      	b.n	80037b6 <HAL_ETH_Transmit+0x126>
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	dbc1      	blt.n	8003734 <HAL_ETH_Transmit+0xa4>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 80037b0:	2300      	movs	r3, #0
 80037b2:	e000      	b.n	80037b6 <HAL_ETH_Transmit+0x126>
  }
  else
  {
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
  }
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b08a      	sub	sp, #40	@ 0x28
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
 80037c6:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  uint32_t descidx_next;
  ETH_DMADescTypeDef *dmarxdesc_next;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80037c8:	2300      	movs	r3, #0
 80037ca:	61bb      	str	r3, [r7, #24]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80037cc:	2300      	movs	r3, #0
 80037ce:	75fb      	strb	r3, [r7, #23]

  if (pAppBuff == NULL)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d109      	bne.n	80037ea <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037dc:	f043 0201 	orr.w	r2, r3, #1
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e0ba      	b.n	8003960 <HAL_ETH_ReadData+0x1a2>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f0:	2b40      	cmp	r3, #64	@ 0x40
 80037f2:	d001      	beq.n	80037f8 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e0b3      	b.n	8003960 <HAL_ETH_ReadData+0x1a2>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fc:	627b      	str	r3, [r7, #36]	@ 0x24
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003802:	3212      	adds	r2, #18
 8003804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003808:	61fb      	str	r3, [r7, #28]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800380e:	f1c3 0304 	rsb	r3, r3, #4
 8003812:	613b      	str	r3, [r7, #16]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003814:	e07b      	b.n	800390e <HAL_ETH_ReadData+0x150>
         && (rxdataready == 0U))
  {
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) ||
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d103      	bne.n	800382a <HAL_ETH_ReadData+0x6c>
        (heth->RxDescList.pRxStart != NULL))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) ||
 8003826:	2b00      	cmp	r3, #0
 8003828:	d05f      	beq.n	80038ea <HAL_ETH_ReadData+0x12c>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d005      	beq.n	8003842 <HAL_ETH_ReadData+0x84>
      {
        heth->RxDescList.RxDescCnt = 0;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	60fb      	str	r3, [r7, #12]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d02a      	beq.n	80038b4 <HAL_ETH_ReadData+0xf6>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8003866:	2301      	movs	r3, #1
 8003868:	75fb      	strb	r3, [r7, #23]

        if (READ_BIT(dmarxdesc->DESC1, ETH_DMARXNDESCWBF_TSA) != (uint32_t)RESET)
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d01e      	beq.n	80038b4 <HAL_ETH_ReadData+0xf6>
        {
          descidx_next = descidx;
 8003876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003878:	623b      	str	r3, [r7, #32]
          INCR_RX_DESC_INDEX(descidx_next, 1U);
 800387a:	6a3b      	ldr	r3, [r7, #32]
 800387c:	3301      	adds	r3, #1
 800387e:	623b      	str	r3, [r7, #32]
 8003880:	6a3b      	ldr	r3, [r7, #32]
 8003882:	2b03      	cmp	r3, #3
 8003884:	d902      	bls.n	800388c <HAL_ETH_ReadData+0xce>
 8003886:	6a3b      	ldr	r3, [r7, #32]
 8003888:	3b04      	subs	r3, #4
 800388a:	623b      	str	r3, [r7, #32]

          dmarxdesc_next = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx_next];
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a3a      	ldr	r2, [r7, #32]
 8003890:	3212      	adds	r2, #18
 8003892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003896:	60bb      	str	r3, [r7, #8]

          if (READ_BIT(dmarxdesc_next->DESC3, ETH_DMARXNDESCWBF_CTXT) != (uint32_t)RESET)
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d007      	beq.n	80038b4 <HAL_ETH_ReadData+0xf6>
          {
            /* Get timestamp high */
            heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc_next->DESC1;
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	685a      	ldr	r2, [r3, #4]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	679a      	str	r2, [r3, #120]	@ 0x78
            /* Get timestamp low */
            heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc_next->DESC0;
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	675a      	str	r2, [r3, #116]	@ 0x74
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80038c4:	461a      	mov	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	f008 fd0f 	bl	800c2ec <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	441a      	add	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	2200      	movs	r2, #0
 80038e8:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80038ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ec:	3301      	adds	r3, #1
 80038ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	2b03      	cmp	r3, #3
 80038f4:	d902      	bls.n	80038fc <HAL_ETH_ReadData+0x13e>
 80038f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f8:	3b04      	subs	r3, #4
 80038fa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003900:	3212      	adds	r2, #18
 8003902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003906:	61fb      	str	r3, [r7, #28]
    desccnt++;
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	3301      	adds	r3, #1
 800390c:	61bb      	str	r3, [r7, #24]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8003912:	2b00      	cmp	r3, #0
 8003914:	db07      	blt.n	8003926 <HAL_ETH_ReadData+0x168>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	429a      	cmp	r2, r3
 800391c:	d203      	bcs.n	8003926 <HAL_ETH_ReadData+0x168>
         && (rxdataready == 0U))
 800391e:	7dfb      	ldrb	r3, [r7, #23]
 8003920:	2b00      	cmp	r3, #0
 8003922:	f43f af78 	beq.w	8003816 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	441a      	add	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003936:	2b00      	cmp	r3, #0
 8003938:	d002      	beq.n	8003940 <HAL_ETH_ReadData+0x182>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 f814 	bl	8003968 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003944:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8003946:	7dfb      	ldrb	r3, [r7, #23]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d108      	bne.n	800395e <HAL_ETH_ReadData+0x1a0>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800395a:	2300      	movs	r3, #0
 800395c:	e000      	b.n	8003960 <HAL_ETH_ReadData+0x1a2>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
}
 8003960:	4618      	mov	r0, r3
 8003962:	3728      	adds	r7, #40	@ 0x28
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8003970:	2300      	movs	r3, #0
 8003972:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8003974:	2301      	movs	r3, #1
 8003976:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800397c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	69fa      	ldr	r2, [r7, #28]
 8003982:	3212      	adds	r2, #18
 8003984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003988:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800398e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8003990:	e038      	b.n	8003a04 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d112      	bne.n	80039c0 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800399a:	f107 0308 	add.w	r3, r7, #8
 800399e:	4618      	mov	r0, r3
 80039a0:	f008 fc74 	bl	800c28c <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d102      	bne.n	80039b0 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80039aa:	2300      	movs	r3, #0
 80039ac:	74fb      	strb	r3, [r7, #19]
 80039ae:	e007      	b.n	80039c0 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	461a      	mov	r2, r3
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	461a      	mov	r2, r3
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 80039c0:	7cfb      	ldrb	r3, [r7, #19]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d01e      	beq.n	8003a04 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d004      	beq.n	80039d8 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 80039d4:	60da      	str	r2, [r3, #12]
 80039d6:	e003      	b.n	80039e0 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 80039de:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	3301      	adds	r3, #1
 80039e4:	61fb      	str	r3, [r7, #28]
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	2b03      	cmp	r3, #3
 80039ea:	d902      	bls.n	80039f2 <ETH_UpdateDescriptor+0x8a>
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	3b04      	subs	r3, #4
 80039f0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69fa      	ldr	r2, [r7, #28]
 80039f6:	3212      	adds	r2, #18
 80039f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039fc:	617b      	str	r3, [r7, #20]
      desccount--;
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	3b01      	subs	r3, #1
 8003a02:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <ETH_UpdateDescriptor+0xa8>
 8003a0a:	7cfb      	ldrb	r3, [r7, #19]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1c0      	bne.n	8003992 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d01b      	beq.n	8003a52 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	3303      	adds	r3, #3
 8003a1e:	f003 0303 	and.w	r3, r3, #3
 8003a22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8003a24:	f3bf 8f5f 	dmb	sy
}
 8003a28:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6919      	ldr	r1, [r3, #16]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	4613      	mov	r3, r2
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	4413      	add	r3, r2
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	18ca      	adds	r2, r1, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a42:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69fa      	ldr	r2, [r7, #28]
 8003a4a:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003a52:	bf00      	nop
 8003a54:	3720      	adds	r7, #32
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b086      	sub	sp, #24
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	607a      	str	r2, [r7, #4]
 8003a66:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e03e      	b.n	8003afa <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003a84:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	055b      	lsls	r3, r3, #21
 8003a90:	4313      	orrs	r3, r2
 8003a92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	041b      	lsls	r3, r3, #16
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f043 030c 	orr.w	r3, r3, #12
 8003aa8:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f043 0301 	orr.w	r3, r3, #1
 8003ab0:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8003abc:	f7fe f8da 	bl	8001c74 <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003ac2:	e009      	b.n	8003ad8 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8003ac4:	f7fe f8d6 	bl	8001c74 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ad2:	d901      	bls.n	8003ad8 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e010      	b.n	8003afa <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1ed      	bne.n	8003ac4 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	461a      	mov	r2, r3
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
	...

08003b04 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e03c      	b.n	8003ba0 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003b2e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	055b      	lsls	r3, r3, #21
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	041b      	lsls	r3, r3, #16
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f023 030c 	bic.w	r3, r3, #12
 8003b52:	f043 0304 	orr.w	r3, r3, #4
 8003b56:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	f043 0301 	orr.w	r3, r3, #1
 8003b5e:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	4b10      	ldr	r3, [pc, #64]	@ (8003ba8 <HAL_ETH_WritePHYRegister+0xa4>)
 8003b66:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8003b6a:	4a0f      	ldr	r2, [pc, #60]	@ (8003ba8 <HAL_ETH_WritePHYRegister+0xa4>)
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8003b72:	f7fe f87f 	bl	8001c74 <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003b78:	e009      	b.n	8003b8e <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8003b7a:	f7fe f87b 	bl	8001c74 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b88:	d901      	bls.n	8003b8e <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e008      	b.n	8003ba0 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1ed      	bne.n	8003b7a <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40028000 	.word	0x40028000

08003bac <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d101      	bne.n	8003bc0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e1c3      	b.n	8003f48 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 020c 	and.w	r2, r3, #12
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0310 	and.w	r3, r3, #16
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	bf14      	ite	ne
 8003bdc:	2301      	movne	r3, #1
 8003bde:	2300      	moveq	r3, #0
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	bf0c      	ite	eq
 8003c06:	2301      	moveq	r3, #1
 8003c08:	2300      	movne	r3, #0
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	bf14      	ite	ne
 8003c22:	2301      	movne	r3, #1
 8003c24:	2300      	moveq	r3, #0
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	bf0c      	ite	eq
 8003c3c:	2301      	moveq	r3, #1
 8003c3e:	2300      	movne	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	461a      	mov	r2, r3
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8003c4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	bf14      	ite	ne
 8003c56:	2301      	movne	r3, #1
 8003c58:	2300      	moveq	r3, #0
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	bf14      	ite	ne
 8003c70:	2301      	movne	r3, #1
 8003c72:	2300      	moveq	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	461a      	mov	r2, r3
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	bf14      	ite	ne
 8003ca6:	2301      	movne	r3, #1
 8003ca8:	2300      	moveq	r3, #0
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	461a      	mov	r2, r3
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	bf0c      	ite	eq
 8003cc0:	2301      	moveq	r3, #1
 8003cc2:	2300      	movne	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	bf0c      	ite	eq
 8003cda:	2301      	moveq	r3, #1
 8003cdc:	2300      	movne	r3, #0
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	bf14      	ite	ne
 8003cf4:	2301      	movne	r3, #1
 8003cf6:	2300      	moveq	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	bf14      	ite	ne
 8003d0e:	2301      	movne	r3, #1
 8003d10:	2300      	moveq	r3, #0
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	461a      	mov	r2, r3
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bf14      	ite	ne
 8003d28:	2301      	movne	r3, #1
 8003d2a:	2300      	moveq	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	461a      	mov	r2, r3
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8003d3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	bf14      	ite	ne
 8003d42:	2301      	movne	r3, #1
 8003d44:	2300      	moveq	r3, #0
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	bf14      	ite	ne
 8003d6a:	2301      	movne	r3, #1
 8003d6c:	2300      	moveq	r3, #0
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	461a      	mov	r2, r3
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	bf0c      	ite	eq
 8003da0:	2301      	moveq	r3, #1
 8003da2:	2300      	movne	r3, #0
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	461a      	mov	r2, r3
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	bf14      	ite	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	2300      	moveq	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8003dd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	bf14      	ite	ne
 8003dd8:	2301      	movne	r3, #1
 8003dda:	2300      	moveq	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	bf14      	ite	ne
 8003df4:	2301      	movne	r3, #1
 8003df6:	2300      	moveq	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	0e5b      	lsrs	r3, r3, #25
 8003e0a:	f003 021f 	and.w	r2, r3, #31
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	bf14      	ite	ne
 8003e20:	2301      	movne	r3, #1
 8003e22:	2300      	moveq	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	461a      	mov	r2, r3
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f003 020f 	and.w	r2, r3, #15
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	bf14      	ite	ne
 8003e4a:	2301      	movne	r3, #1
 8003e4c:	2300      	moveq	r3, #0
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	461a      	mov	r2, r3
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	bf0c      	ite	eq
 8003e66:	2301      	moveq	r3, #1
 8003e68:	2300      	movne	r3, #0
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e88:	0c1b      	lsrs	r3, r3, #16
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	bf14      	ite	ne
 8003ea0:	2301      	movne	r3, #1
 8003ea2:	2300      	moveq	r3, #0
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eb6:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	bf14      	ite	ne
 8003ebe:	2301      	movne	r3, #1
 8003ec0:	2300      	moveq	r3, #0
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8003ed4:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8003ee4:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8003ef4:	f003 0308 	and.w	r3, r3, #8
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	bf14      	ite	ne
 8003efc:	2301      	movne	r3, #1
 8003efe:	2300      	moveq	r3, #0
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8003f12:	f003 0310 	and.w	r3, r3, #16
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	bf14      	ite	ne
 8003f1a:	2301      	movne	r3, #1
 8003f1c:	2300      	moveq	r3, #0
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8003f30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	bf0c      	ite	eq
 8003f38:	2301      	moveq	r3, #1
 8003f3a:	2300      	movne	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e00b      	b.n	8003f80 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f6e:	2b10      	cmp	r3, #16
 8003f70:	d105      	bne.n	8003f7e <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003f72:	6839      	ldr	r1, [r7, #0]
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 f857 	bl	8004028 <ETH_SetMACConfig>

    return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	e000      	b.n	8003f80 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
  }
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3708      	adds	r7, #8
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003f98:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003fa0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003fa2:	f001 fe6b 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 8003fa6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	4a1a      	ldr	r2, [pc, #104]	@ (8004014 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d804      	bhi.n	8003fba <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	e022      	b.n	8004000 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	4a16      	ldr	r2, [pc, #88]	@ (8004018 <HAL_ETH_SetMDIOClockRange+0x90>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d204      	bcs.n	8003fcc <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003fc8:	60fb      	str	r3, [r7, #12]
 8003fca:	e019      	b.n	8004000 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	4a13      	ldr	r2, [pc, #76]	@ (800401c <HAL_ETH_SetMDIOClockRange+0x94>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d915      	bls.n	8004000 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	4a12      	ldr	r2, [pc, #72]	@ (8004020 <HAL_ETH_SetMDIOClockRange+0x98>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d804      	bhi.n	8003fe6 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	e00c      	b.n	8004000 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	4a0e      	ldr	r2, [pc, #56]	@ (8004024 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d804      	bhi.n	8003ff8 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ff4:	60fb      	str	r3, [r7, #12]
 8003ff6:	e003      	b.n	8004000 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8003ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800400a:	bf00      	nop
 800400c:	3710      	adds	r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	02160ebf 	.word	0x02160ebf
 8004018:	03938700 	.word	0x03938700
 800401c:	05f5e0ff 	.word	0x05f5e0ff
 8004020:	08f0d17f 	.word	0x08f0d17f
 8004024:	0ee6b27f 	.word	0x0ee6b27f

08004028 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800403a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	791b      	ldrb	r3, [r3, #4]
 8004040:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8004042:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	7b1b      	ldrb	r3, [r3, #12]
 8004048:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800404a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	7b5b      	ldrb	r3, [r3, #13]
 8004050:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004052:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	7b9b      	ldrb	r3, [r3, #14]
 8004058:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800405a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	7bdb      	ldrb	r3, [r3, #15]
 8004060:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004062:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	7c12      	ldrb	r2, [r2, #16]
 8004068:	2a00      	cmp	r2, #0
 800406a:	d102      	bne.n	8004072 <ETH_SetMACConfig+0x4a>
 800406c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004070:	e000      	b.n	8004074 <ETH_SetMACConfig+0x4c>
 8004072:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004074:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	7c52      	ldrb	r2, [r2, #17]
 800407a:	2a00      	cmp	r2, #0
 800407c:	d102      	bne.n	8004084 <ETH_SetMACConfig+0x5c>
 800407e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004082:	e000      	b.n	8004086 <ETH_SetMACConfig+0x5e>
 8004084:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004086:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	7c9b      	ldrb	r3, [r3, #18]
 800408c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800408e:	431a      	orrs	r2, r3
               macconf->Speed |
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8004094:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800409a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	7f1b      	ldrb	r3, [r3, #28]
 80040a0:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80040a2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	7f5b      	ldrb	r3, [r3, #29]
 80040a8:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80040aa:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	7f92      	ldrb	r2, [r2, #30]
 80040b0:	2a00      	cmp	r2, #0
 80040b2:	d102      	bne.n	80040ba <ETH_SetMACConfig+0x92>
 80040b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040b8:	e000      	b.n	80040bc <ETH_SetMACConfig+0x94>
 80040ba:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80040bc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	7fdb      	ldrb	r3, [r3, #31]
 80040c2:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80040c4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80040c6:	683a      	ldr	r2, [r7, #0]
 80040c8:	f892 2020 	ldrb.w	r2, [r2, #32]
 80040cc:	2a00      	cmp	r2, #0
 80040ce:	d102      	bne.n	80040d6 <ETH_SetMACConfig+0xae>
 80040d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040d4:	e000      	b.n	80040d8 <ETH_SetMACConfig+0xb0>
 80040d6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80040d8:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80040de:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80040e6:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80040e8:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 80040ee:	4313      	orrs	r3, r2
 80040f0:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	4b57      	ldr	r3, [pc, #348]	@ (8004258 <ETH_SetMACConfig+0x230>)
 80040fa:	4013      	ands	r3, r2
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	6812      	ldr	r2, [r2, #0]
 8004100:	68f9      	ldr	r1, [r7, #12]
 8004102:	430b      	orrs	r3, r1
 8004104:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800410a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004112:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004114:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800411c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800411e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004126:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004128:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8004130:	2a00      	cmp	r2, #0
 8004132:	d102      	bne.n	800413a <ETH_SetMACConfig+0x112>
 8004134:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004138:	e000      	b.n	800413c <ETH_SetMACConfig+0x114>
 800413a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800413c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004142:	4313      	orrs	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685a      	ldr	r2, [r3, #4]
 800414c:	4b43      	ldr	r3, [pc, #268]	@ (800425c <ETH_SetMACConfig+0x234>)
 800414e:	4013      	ands	r3, r2
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6812      	ldr	r2, [r2, #0]
 8004154:	68f9      	ldr	r1, [r7, #12]
 8004156:	430b      	orrs	r3, r1
 8004158:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004160:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004166:	4313      	orrs	r3, r2
 8004168:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 8004174:	f023 0301 	bic.w	r3, r3, #1
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6812      	ldr	r2, [r2, #0]
 800417c:	68f9      	ldr	r1, [r7, #12]
 800417e:	430b      	orrs	r3, r1
 8004180:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004188:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800418e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004196:	2a00      	cmp	r2, #0
 8004198:	d101      	bne.n	800419e <ETH_SetMACConfig+0x176>
 800419a:	2280      	movs	r2, #128	@ 0x80
 800419c:	e000      	b.n	80041a0 <ETH_SetMACConfig+0x178>
 800419e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80041a0:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041a6:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80041a8:	4313      	orrs	r3, r2
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80041b2:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 80041b6:	4013      	ands	r3, r2
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	68f9      	ldr	r1, [r7, #12]
 80041be:	430b      	orrs	r3, r1
 80041c0:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80041c8:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80041d0:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80041d2:	4313      	orrs	r3, r2
 80041d4:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041de:	f023 0103 	bic.w	r1, r3, #3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 80041f6:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8004212:	2a00      	cmp	r2, #0
 8004214:	d101      	bne.n	800421a <ETH_SetMACConfig+0x1f2>
 8004216:	2240      	movs	r2, #64	@ 0x40
 8004218:	e000      	b.n	800421c <ETH_SetMACConfig+0x1f4>
 800421a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 800421c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8004224:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004226:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800422e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8004230:	4313      	orrs	r3, r2
 8004232:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800423c:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	430a      	orrs	r2, r1
 8004248:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 800424c:	bf00      	nop
 800424e:	3714      	adds	r7, #20
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	00048083 	.word	0x00048083
 800425c:	c0f88000 	.word	0xc0f88000

08004260 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004260:	b480      	push	{r7}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f423 43f0 	bic.w	r3, r3, #30720	@ 0x7800
 8004278:	f023 0302 	bic.w	r3, r3, #2
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	6811      	ldr	r1, [r2, #0]
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	6812      	ldr	r2, [r2, #0]
 8004284:	430b      	orrs	r3, r1
 8004286:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800428a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	791b      	ldrb	r3, [r3, #4]
 8004290:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004296:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	7b1b      	ldrb	r3, [r3, #12]
 800429c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800429e:	4313      	orrs	r3, r2
 80042a0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f423 4350 	bic.w	r3, r3, #53248	@ 0xd000
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	6812      	ldr	r2, [r2, #0]
 80042b8:	68f9      	ldr	r1, [r7, #12]
 80042ba:	430b      	orrs	r3, r1
 80042bc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80042c0:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	7b5b      	ldrb	r3, [r3, #13]
 80042c6:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80042cc:	4313      	orrs	r3, r2
 80042ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042d8:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80042dc:	4b21      	ldr	r3, [pc, #132]	@ (8004364 <ETH_SetDMAConfig+0x104>)
 80042de:	4013      	ands	r3, r2
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6812      	ldr	r2, [r2, #0]
 80042e4:	68f9      	ldr	r1, [r7, #12]
 80042e6:	430b      	orrs	r3, r1
 80042e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80042ec:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	7d1b      	ldrb	r3, [r3, #20]
 80042f8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80042fa:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	7f5b      	ldrb	r3, [r3, #29]
 8004300:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8004302:	4313      	orrs	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800430e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8004312:	4b15      	ldr	r3, [pc, #84]	@ (8004368 <ETH_SetDMAConfig+0x108>)
 8004314:	4013      	ands	r3, r2
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	6812      	ldr	r2, [r2, #0]
 800431a:	68f9      	ldr	r1, [r7, #12]
 800431c:	430b      	orrs	r3, r1
 800431e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004322:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	7f1b      	ldrb	r3, [r3, #28]
 800432a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004330:	4313      	orrs	r3, r2
 8004332:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800433c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004340:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004344:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6812      	ldr	r2, [r2, #0]
 800434c:	68f9      	ldr	r1, [r7, #12]
 800434e:	430b      	orrs	r3, r1
 8004350:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004354:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8004358:	bf00      	nop
 800435a:	3714      	adds	r7, #20
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr
 8004364:	fffec000 	.word	0xfffec000
 8004368:	ffc0efef 	.word	0xffc0efef

0800436c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b0a4      	sub	sp, #144	@ 0x90
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004374:	2301      	movs	r3, #1
 8004376:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800437a:	2300      	movs	r3, #0
 800437c:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800437e:	2300      	movs	r3, #0
 8004380:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004384:	2300      	movs	r3, #0
 8004386:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800438a:	2301      	movs	r3, #1
 800438c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004396:	2301      	movs	r3, #1
 8004398:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800439c:	2300      	movs	r3, #0
 800439e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80043a2:	2301      	movs	r3, #1
 80043a4:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80043a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043ac:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80043ae:	2300      	movs	r3, #0
 80043b0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80043b8:	2300      	movs	r3, #0
 80043ba:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80043be:	2300      	movs	r3, #0
 80043c0:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 80043c4:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 80043c8:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80043ca:	2300      	movs	r3, #0
 80043cc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80043d0:	2300      	movs	r3, #0
 80043d2:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80043da:	2300      	movs	r3, #0
 80043dc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80043e0:	2300      	movs	r3, #0
 80043e2:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80043e6:	2300      	movs	r3, #0
 80043e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80043ee:	2300      	movs	r3, #0
 80043f0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80043f2:	2300      	movs	r3, #0
 80043f4:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80043f8:	2300      	movs	r3, #0
 80043fa:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80043fe:	2301      	movs	r3, #1
 8004400:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8004404:	2320      	movs	r3, #32
 8004406:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800440a:	2301      	movs	r3, #1
 800440c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8004410:	2300      	movs	r3, #0
 8004412:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8004416:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800441a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800441c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004420:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8004422:	2300      	movs	r3, #0
 8004424:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8004428:	2302      	movs	r3, #2
 800442a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800442e:	2300      	movs	r3, #0
 8004430:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004434:	2300      	movs	r3, #0
 8004436:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800443a:	2300      	movs	r3, #0
 800443c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8004440:	2301      	movs	r3, #1
 8004442:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8004446:	2300      	movs	r3, #0
 8004448:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800444a:	2301      	movs	r3, #1
 800444c:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004450:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004454:	4619      	mov	r1, r3
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f7ff fde6 	bl	8004028 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800445c:	2301      	movs	r3, #1
 800445e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004460:	2301      	movs	r3, #1
 8004462:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8004464:	2300      	movs	r3, #0
 8004466:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8004468:	2300      	movs	r3, #0
 800446a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800446e:	2300      	movs	r3, #0
 8004470:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8004472:	2300      	movs	r3, #0
 8004474:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004476:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800447a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800447c:	2300      	movs	r3, #0
 800447e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004480:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004484:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8004486:	2300      	movs	r3, #0
 8004488:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 800448c:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8004490:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004492:	f107 0308 	add.w	r3, r7, #8
 8004496:	4619      	mov	r1, r3
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f7ff fee1 	bl	8004260 <ETH_SetDMAConfig>
}
 800449e:	bf00      	nop
 80044a0:	3790      	adds	r7, #144	@ 0x90
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b085      	sub	sp, #20
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80044ae:	2300      	movs	r3, #0
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	e01d      	b.n	80044f0 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68d9      	ldr	r1, [r3, #12]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	4613      	mov	r3, r2
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	4413      	add	r3, r2
 80044c0:	00db      	lsls	r3, r3, #3
 80044c2:	440b      	add	r3, r1
 80044c4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2200      	movs	r2, #0
 80044d0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2200      	movs	r2, #0
 80044d6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2200      	movs	r2, #0
 80044dc:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80044de:	68b9      	ldr	r1, [r7, #8]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	3206      	adds	r2, #6
 80044e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	3301      	adds	r3, #1
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2b03      	cmp	r3, #3
 80044f4:	d9de      	bls.n	80044b4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004504:	461a      	mov	r2, r3
 8004506:	2303      	movs	r3, #3
 8004508:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68da      	ldr	r2, [r3, #12]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004518:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004528:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 800452c:	bf00      	nop
 800452e:	3714      	adds	r7, #20
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004540:	2300      	movs	r3, #0
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	e023      	b.n	800458e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6919      	ldr	r1, [r3, #16]
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	4613      	mov	r3, r2
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4413      	add	r3, r2
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	440b      	add	r3, r1
 8004556:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	2200      	movs	r2, #0
 8004562:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2200      	movs	r2, #0
 8004568:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2200      	movs	r2, #0
 800456e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2200      	movs	r2, #0
 8004574:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	2200      	movs	r2, #0
 800457a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800457c:	68b9      	ldr	r1, [r7, #8]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	3212      	adds	r2, #18
 8004584:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	3301      	adds	r3, #1
 800458c:	60fb      	str	r3, [r7, #12]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2b03      	cmp	r3, #3
 8004592:	d9d8      	bls.n	8004546 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045ba:	461a      	mov	r2, r3
 80045bc:	2303      	movs	r3, #3
 80045be:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691a      	ldr	r2, [r3, #16]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045ce:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045e2:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 80045e6:	bf00      	nop
 80045e8:	3714      	adds	r7, #20
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b091      	sub	sp, #68	@ 0x44
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	60f8      	str	r0, [r7, #12]
 80045fa:	60b9      	str	r1, [r7, #8]
 80045fc:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	3318      	adds	r3, #24
 8004602:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8004604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8004610:	2300      	movs	r3, #0
 8004612:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004616:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800461c:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8004624:	2300      	movs	r3, #0
 8004626:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8004628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004630:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004634:	d007      	beq.n	8004646 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004638:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800463a:	3304      	adds	r3, #4
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	4413      	add	r3, r2
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8004646:	2302      	movs	r3, #2
 8004648:	e267      	b.n	8004b1a <ETH_Prepare_Tx_Descriptors+0x528>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0304 	and.w	r3, r3, #4
 8004652:	2b00      	cmp	r3, #0
 8004654:	d044      	beq.n	80046e0 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8004656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	0c1b      	lsrs	r3, r3, #16
 800465c:	041b      	lsls	r3, r3, #16
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004662:	431a      	orrs	r2, r3
 8004664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004666:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8004668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004672:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004682:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b00      	cmp	r3, #0
 800468e:	d027      	beq.n	80046e0 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8004690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	b29a      	uxth	r2, r3
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469a:	041b      	lsls	r3, r3, #16
 800469c:	431a      	orrs	r2, r3
 800469e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a0:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 80046a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80046aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ac:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80046ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ba:	431a      	orrs	r2, r3
 80046bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046be:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80046ce:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80046de:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0310 	and.w	r3, r3, #16
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d010      	beq.n	800470e <ETH_Prepare_Tx_Descriptors+0x11c>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80046ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80046f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80046f8:	68ba      	ldr	r2, [r7, #8]
 80046fa:	6992      	ldr	r2, [r2, #24]
 80046fc:	431a      	orrs	r2, r3
 80046fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004700:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8004702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800470a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800470c:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0304 	and.w	r3, r3, #4
 8004716:	2b00      	cmp	r3, #0
 8004718:	d105      	bne.n	8004726 <ETH_Prepare_Tx_Descriptors+0x134>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0310 	and.w	r3, r3, #16
 8004722:	2b00      	cmp	r3, #0
 8004724:	d036      	beq.n	8004794 <ETH_Prepare_Tx_Descriptors+0x1a2>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8004726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004730:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8004732:	f3bf 8f5f 	dmb	sy
}
 8004736:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8004738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004742:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8004744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004746:	3301      	adds	r3, #1
 8004748:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800474a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800474c:	2b03      	cmp	r3, #3
 800474e:	d902      	bls.n	8004756 <ETH_Prepare_Tx_Descriptors+0x164>
 8004750:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004752:	3b04      	subs	r3, #4
 8004754:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004758:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800475a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800475e:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 8004760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004762:	3301      	adds	r3, #1
 8004764:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8004766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800476e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004772:	d10f      	bne.n	8004794 <ETH_Prepare_Tx_Descriptors+0x1a2>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8004774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004776:	6a3a      	ldr	r2, [r7, #32]
 8004778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800477c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800477e:	f3bf 8f5f 	dmb	sy
}
 8004782:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8004784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800478c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800478e:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8004790:	2302      	movs	r3, #2
 8004792:	e1c2      	b.n	8004b1a <ETH_Prepare_Tx_Descriptors+0x528>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8004794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004796:	3301      	adds	r3, #1
 8004798:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800479a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	461a      	mov	r2, r3
 80047a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a2:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80047a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80047ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047b2:	6852      	ldr	r2, [r2, #4]
 80047b4:	431a      	orrs	r2, r3
 80047b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b8:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 80047ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d014      	beq.n	80047ec <ETH_Prepare_Tx_Descriptors+0x1fa>
  {
    txbuffer = txbuffer->next;
 80047c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80047c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d0:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80047d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f023 537f 	bic.w	r3, r3, #1069547520	@ 0x3fc00000
 80047da:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80047de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047e0:	6852      	ldr	r2, [r2, #4]
 80047e2:	0412      	lsls	r2, r2, #16
 80047e4:	431a      	orrs	r2, r3
 80047e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e8:	609a      	str	r2, [r3, #8]
 80047ea:	e00a      	b.n	8004802 <ETH_Prepare_Tx_Descriptors+0x210>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80047ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ee:	2200      	movs	r2, #0
 80047f0:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80047f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f023 537f 	bic.w	r3, r3, #1069547520	@ 0x3fc00000
 80047fa:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80047fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004800:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0310 	and.w	r3, r3, #16
 800480a:	2b00      	cmp	r3, #0
 800480c:	d019      	beq.n	8004842 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800480e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	04db      	lsls	r3, r3, #19
 800481c:	431a      	orrs	r2, r3
 800481e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004820:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8004822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	0c9b      	lsrs	r3, r3, #18
 8004828:	049b      	lsls	r3, r3, #18
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	69d2      	ldr	r2, [r2, #28]
 800482e:	431a      	orrs	r2, r3
 8004830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004832:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800483c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483e:	60da      	str	r2, [r3, #12]
 8004840:	e028      	b.n	8004894 <ETH_Prepare_Tx_Descriptors+0x2a2>
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8004842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800484a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	6852      	ldr	r2, [r2, #4]
 8004852:	431a      	orrs	r2, r3
 8004854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004856:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	2b00      	cmp	r3, #0
 8004862:	d008      	beq.n	8004876 <ETH_Prepare_Tx_Descriptors+0x284>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8004864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	695b      	ldr	r3, [r3, #20]
 8004870:	431a      	orrs	r2, r3
 8004872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004874:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b00      	cmp	r3, #0
 8004880:	d008      	beq.n	8004894 <ETH_Prepare_Tx_Descriptors+0x2a2>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8004882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	431a      	orrs	r2, r3
 8004890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004892:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0304 	and.w	r3, r3, #4
 800489c:	2b00      	cmp	r3, #0
 800489e:	d008      	beq.n	80048b2 <ETH_Prepare_Tx_Descriptors+0x2c0>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 80048a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ac:	431a      	orrs	r2, r3
 80048ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b0:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80048b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80048ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048bc:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80048be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80048c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c8:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80048ca:	f3bf 8f5f 	dmb	sy
}
 80048ce:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80048d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80048d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048da:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 80d9 	beq.w	8004a9c <ETH_Prepare_Tx_Descriptors+0x4aa>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80048ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	431a      	orrs	r2, r3
 80048f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fa:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80048fc:	e0ce      	b.n	8004a9c <ETH_Prepare_Tx_Descriptors+0x4aa>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80048fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004908:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800490a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800490c:	3301      	adds	r3, #1
 800490e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004912:	2b03      	cmp	r3, #3
 8004914:	d902      	bls.n	800491c <ETH_Prepare_Tx_Descriptors+0x32a>
 8004916:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004918:	3b04      	subs	r3, #4
 800491a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800491c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004924:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8004926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800492e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004930:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8004932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800493a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800493e:	d007      	beq.n	8004950 <ETH_Prepare_Tx_Descriptors+0x35e>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004944:	3304      	adds	r3, #4
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	4413      	add	r3, r2
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d029      	beq.n	80049a4 <ETH_Prepare_Tx_Descriptors+0x3b2>
    {
      descidx = firstdescidx;
 8004950:	6a3b      	ldr	r3, [r7, #32]
 8004952:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004956:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800495c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 800495e:	2300      	movs	r3, #0
 8004960:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004962:	e019      	b.n	8004998 <ETH_Prepare_Tx_Descriptors+0x3a6>
  __ASM volatile ("dmb 0xF":::"memory");
 8004964:	f3bf 8f5f 	dmb	sy
}
 8004968:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800496a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8004976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004978:	3301      	adds	r3, #1
 800497a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800497c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800497e:	2b03      	cmp	r3, #3
 8004980:	d902      	bls.n	8004988 <ETH_Prepare_Tx_Descriptors+0x396>
 8004982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004984:	3b04      	subs	r3, #4
 8004986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800498c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004990:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8004992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004994:	3301      	adds	r3, #1
 8004996:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004998:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800499a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800499c:	429a      	cmp	r2, r3
 800499e:	d3e1      	bcc.n	8004964 <ETH_Prepare_Tx_Descriptors+0x372>
      }

      return HAL_ETH_ERROR_BUSY;
 80049a0:	2302      	movs	r3, #2
 80049a2:	e0ba      	b.n	8004b1a <ETH_Prepare_Tx_Descriptors+0x528>
    }

    descnbr += 1U;
 80049a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a6:	3301      	adds	r3, #1
 80049a8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80049aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80049b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	461a      	mov	r2, r3
 80049b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b8:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80049ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80049c2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80049c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049c8:	6852      	ldr	r2, [r2, #4]
 80049ca:	431a      	orrs	r2, r3
 80049cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ce:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 80049d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d014      	beq.n	8004a02 <ETH_Prepare_Tx_Descriptors+0x410>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 80049d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80049de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	461a      	mov	r2, r3
 80049e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e6:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80049e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f023 537f 	bic.w	r3, r3, #1069547520	@ 0x3fc00000
 80049f0:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80049f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049f6:	6852      	ldr	r2, [r2, #4]
 80049f8:	0412      	lsls	r2, r2, #16
 80049fa:	431a      	orrs	r2, r3
 80049fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fe:	609a      	str	r2, [r3, #8]
 8004a00:	e00a      	b.n	8004a18 <ETH_Prepare_Tx_Descriptors+0x426>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a04:	2200      	movs	r2, #0
 8004a06:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8004a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f023 537f 	bic.w	r3, r3, #1069547520	@ 0x3fc00000
 8004a10:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8004a14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a16:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0310 	and.w	r3, r3, #16
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00f      	beq.n	8004a44 <ETH_Prepare_Tx_Descriptors+0x452>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8004a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	0c9b      	lsrs	r3, r3, #18
 8004a2a:	049b      	lsls	r3, r3, #18
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	69d2      	ldr	r2, [r2, #28]
 8004a30:	431a      	orrs	r2, r3
 8004a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a34:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a40:	60da      	str	r2, [r3, #12]
 8004a42:	e019      	b.n	8004a78 <ETH_Prepare_Tx_Descriptors+0x486>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8004a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004a4c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004a50:	68ba      	ldr	r2, [r7, #8]
 8004a52:	6852      	ldr	r2, [r2, #4]
 8004a54:	431a      	orrs	r2, r3
 8004a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a58:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d008      	beq.n	8004a78 <ETH_Prepare_Tx_Descriptors+0x486>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8004a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	431a      	orrs	r2, r3
 8004a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a76:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8004a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8004a7e:	f3bf 8f5f 	dmb	sy
}
 8004a82:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a8e:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8004a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a9a:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8004a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f47f af2c 	bne.w	80048fe <ETH_Prepare_Tx_Descriptors+0x30c>
  }

  if (ItMode != ((uint32_t)RESET))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d006      	beq.n	8004aba <ETH_Prepare_Tx_Descriptors+0x4c8>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8004aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab6:	609a      	str	r2, [r3, #8]
 8004ab8:	e005      	b.n	8004ac6 <ETH_Prepare_Tx_Descriptors+0x4d4>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8004aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac4:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8004ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad0:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ad6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ada:	3304      	adds	r3, #4
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	440b      	add	r3, r1
 8004ae0:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ae6:	611a      	str	r2, [r3, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8004aec:	61bb      	str	r3, [r7, #24]
  return(result);
 8004aee:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8004af0:	61fb      	str	r3, [r7, #28]
 8004af2:	2301      	movs	r3, #1
 8004af4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	f383 8810 	msr	PRIMASK, r3
}
 8004afc:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8004afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b04:	4413      	add	r3, r2
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	f383 8810 	msr	PRIMASK, r3
}
 8004b16:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3744      	adds	r7, #68	@ 0x44
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
	...

08004b28 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b087      	sub	sp, #28
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004b36:	e142      	b.n	8004dbe <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	fa01 f303 	lsl.w	r3, r1, r3
 8004b44:	4013      	ands	r3, r2
 8004b46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f000 8134 	beq.w	8004db8 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d003      	beq.n	8004b60 <HAL_GPIO_Init+0x38>
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	2b12      	cmp	r3, #18
 8004b5e:	d125      	bne.n	8004bac <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	08da      	lsrs	r2, r3, #3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3208      	adds	r2, #8
 8004b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b6c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	f003 0307 	and.w	r3, r3, #7
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	220f      	movs	r2, #15
 8004b78:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7c:	43db      	mvns	r3, r3
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	4013      	ands	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	f003 020f 	and.w	r2, r3, #15
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	f003 0307 	and.w	r3, r3, #7
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	fa02 f303 	lsl.w	r3, r2, r3
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	08da      	lsrs	r2, r3, #3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	3208      	adds	r2, #8
 8004ba6:	6979      	ldr	r1, [r7, #20]
 8004ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	2203      	movs	r2, #3
 8004bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbc:	43db      	mvns	r3, r3
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f003 0203 	and.w	r2, r3, #3
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d00b      	beq.n	8004c00 <HAL_GPIO_Init+0xd8>
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d007      	beq.n	8004c00 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004bf4:	2b11      	cmp	r3, #17
 8004bf6:	d003      	beq.n	8004c00 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	2b12      	cmp	r3, #18
 8004bfe:	d130      	bne.n	8004c62 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	005b      	lsls	r3, r3, #1
 8004c0a:	2203      	movs	r2, #3
 8004c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c10:	43db      	mvns	r3, r3
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	4013      	ands	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	68da      	ldr	r2, [r3, #12]
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	005b      	lsls	r3, r3, #1
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c36:	2201      	movs	r2, #1
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	4013      	ands	r3, r2
 8004c44:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	091b      	lsrs	r3, r3, #4
 8004c4c:	f003 0201 	and.w	r2, r3, #1
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	fa02 f303 	lsl.w	r3, r2, r3
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f003 0303 	and.w	r3, r3, #3
 8004c6a:	2b03      	cmp	r3, #3
 8004c6c:	d109      	bne.n	8004c82 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8004c76:	2b03      	cmp	r3, #3
 8004c78:	d11b      	bne.n	8004cb2 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d017      	beq.n	8004cb2 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	2203      	movs	r2, #3
 8004c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c92:	43db      	mvns	r3, r3
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	4013      	ands	r3, r2
 8004c98:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	689a      	ldr	r2, [r3, #8]
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d07c      	beq.n	8004db8 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004cbe:	4a47      	ldr	r2, [pc, #284]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	089b      	lsrs	r3, r3, #2
 8004cc4:	3318      	adds	r3, #24
 8004cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cca:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	f003 0303 	and.w	r3, r3, #3
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	220f      	movs	r2, #15
 8004cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cda:	43db      	mvns	r3, r3
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	0a9a      	lsrs	r2, r3, #10
 8004ce6:	4b3e      	ldr	r3, [pc, #248]	@ (8004de0 <HAL_GPIO_Init+0x2b8>)
 8004ce8:	4013      	ands	r3, r2
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	f002 0203 	and.w	r2, r2, #3
 8004cf0:	00d2      	lsls	r2, r2, #3
 8004cf2:	4093      	lsls	r3, r2
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004cfa:	4938      	ldr	r1, [pc, #224]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	089b      	lsrs	r3, r3, #2
 8004d00:	3318      	adds	r3, #24
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004d08:	4b34      	ldr	r3, [pc, #208]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	43db      	mvns	r3, r3
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	4013      	ands	r3, r2
 8004d16:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8004d2c:	4a2b      	ldr	r2, [pc, #172]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8004d32:	4b2a      	ldr	r3, [pc, #168]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8004d56:	4a21      	ldr	r2, [pc, #132]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004d5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d62:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	43db      	mvns	r3, r3
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8004d82:	4a16      	ldr	r2, [pc, #88]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004d8a:	4b14      	ldr	r3, [pc, #80]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d90:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	43db      	mvns	r3, r3
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d003      	beq.n	8004db0 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8004db0:	4a0a      	ldr	r2, [pc, #40]	@ (8004ddc <HAL_GPIO_Init+0x2b4>)
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	3301      	adds	r3, #1
 8004dbc:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f47f aeb5 	bne.w	8004b38 <HAL_GPIO_Init+0x10>
  }
}
 8004dce:	bf00      	nop
 8004dd0:	bf00      	nop
 8004dd2:	371c      	adds	r7, #28
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	44022000 	.word	0x44022000
 8004de0:	002f7f7f 	.word	0x002f7f7f

08004de4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8004df0:	4b0b      	ldr	r3, [pc, #44]	@ (8004e20 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0301 	and.w	r3, r3, #1
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d002      	beq.n	8004e02 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	73fb      	strb	r3, [r7, #15]
 8004e00:	e007      	b.n	8004e12 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8004e02:	4b07      	ldr	r3, [pc, #28]	@ (8004e20 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f023 0204 	bic.w	r2, r3, #4
 8004e0a:	4905      	ldr	r1, [pc, #20]	@ (8004e20 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	600b      	str	r3, [r1, #0]
  }

  return status;
 8004e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	40030400 	.word	0x40030400

08004e24 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8004e24:	b480      	push	{r7}
 8004e26:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8004e28:	4b05      	ldr	r3, [pc, #20]	@ (8004e40 <HAL_ICACHE_Enable+0x1c>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a04      	ldr	r2, [pc, #16]	@ (8004e40 <HAL_ICACHE_Enable+0x1c>)
 8004e2e:	f043 0301 	orr.w	r3, r3, #1
 8004e32:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr
 8004e40:	40030400 	.word	0x40030400

08004e44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b088      	sub	sp, #32
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d102      	bne.n	8004e58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	f000 bc28 	b.w	80056a8 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e58:	4b94      	ldr	r3, [pc, #592]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004e5a:	69db      	ldr	r3, [r3, #28]
 8004e5c:	f003 0318 	and.w	r3, r3, #24
 8004e60:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8004e62:	4b92      	ldr	r3, [pc, #584]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e66:	f003 0303 	and.w	r3, r3, #3
 8004e6a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0310 	and.w	r3, r3, #16
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d05b      	beq.n	8004f30 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	2b08      	cmp	r3, #8
 8004e7c:	d005      	beq.n	8004e8a <HAL_RCC_OscConfig+0x46>
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	2b18      	cmp	r3, #24
 8004e82:	d114      	bne.n	8004eae <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d111      	bne.n	8004eae <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d102      	bne.n	8004e98 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	f000 bc08 	b.w	80056a8 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8004e98:	4b84      	ldr	r3, [pc, #528]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	041b      	lsls	r3, r3, #16
 8004ea6:	4981      	ldr	r1, [pc, #516]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8004eac:	e040      	b.n	8004f30 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	69db      	ldr	r3, [r3, #28]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d023      	beq.n	8004efe <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004eb6:	4b7d      	ldr	r3, [pc, #500]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a7c      	ldr	r2, [pc, #496]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004ebc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec2:	f7fc fed7 	bl	8001c74 <HAL_GetTick>
 8004ec6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8004ec8:	e008      	b.n	8004edc <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8004eca:	f7fc fed3 	bl	8001c74 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d901      	bls.n	8004edc <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e3e5      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8004edc:	4b73      	ldr	r3, [pc, #460]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0f0      	beq.n	8004eca <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8004ee8:	4b70      	ldr	r3, [pc, #448]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	041b      	lsls	r3, r3, #16
 8004ef6:	496d      	ldr	r1, [pc, #436]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	618b      	str	r3, [r1, #24]
 8004efc:	e018      	b.n	8004f30 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004efe:	4b6b      	ldr	r3, [pc, #428]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a6a      	ldr	r2, [pc, #424]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f0a:	f7fc feb3 	bl	8001c74 <HAL_GetTick>
 8004f0e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004f10:	e008      	b.n	8004f24 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8004f12:	f7fc feaf 	bl	8001c74 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e3c1      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004f24:	4b61      	ldr	r3, [pc, #388]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1f0      	bne.n	8004f12 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 80a0 	beq.w	800507e <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	2b10      	cmp	r3, #16
 8004f42:	d005      	beq.n	8004f50 <HAL_RCC_OscConfig+0x10c>
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	2b18      	cmp	r3, #24
 8004f48:	d109      	bne.n	8004f5e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	2b03      	cmp	r3, #3
 8004f4e:	d106      	bne.n	8004f5e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f040 8092 	bne.w	800507e <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e3a4      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f66:	d106      	bne.n	8004f76 <HAL_RCC_OscConfig+0x132>
 8004f68:	4b50      	ldr	r3, [pc, #320]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a4f      	ldr	r2, [pc, #316]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f72:	6013      	str	r3, [r2, #0]
 8004f74:	e058      	b.n	8005028 <HAL_RCC_OscConfig+0x1e4>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d112      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x160>
 8004f7e:	4b4b      	ldr	r3, [pc, #300]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a4a      	ldr	r2, [pc, #296]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f88:	6013      	str	r3, [r2, #0]
 8004f8a:	4b48      	ldr	r3, [pc, #288]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a47      	ldr	r2, [pc, #284]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f90:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	4b45      	ldr	r3, [pc, #276]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a44      	ldr	r2, [pc, #272]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004f9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	e041      	b.n	8005028 <HAL_RCC_OscConfig+0x1e4>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fac:	d112      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x190>
 8004fae:	4b3f      	ldr	r3, [pc, #252]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a3e      	ldr	r2, [pc, #248]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fb8:	6013      	str	r3, [r2, #0]
 8004fba:	4b3c      	ldr	r3, [pc, #240]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a3b      	ldr	r2, [pc, #236]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fc0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004fc4:	6013      	str	r3, [r2, #0]
 8004fc6:	4b39      	ldr	r3, [pc, #228]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a38      	ldr	r2, [pc, #224]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd0:	6013      	str	r3, [r2, #0]
 8004fd2:	e029      	b.n	8005028 <HAL_RCC_OscConfig+0x1e4>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004fdc:	d112      	bne.n	8005004 <HAL_RCC_OscConfig+0x1c0>
 8004fde:	4b33      	ldr	r3, [pc, #204]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a32      	ldr	r2, [pc, #200]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fe8:	6013      	str	r3, [r2, #0]
 8004fea:	4b30      	ldr	r3, [pc, #192]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a2f      	ldr	r2, [pc, #188]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004ff0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ff4:	6013      	str	r3, [r2, #0]
 8004ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8004ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005000:	6013      	str	r3, [r2, #0]
 8005002:	e011      	b.n	8005028 <HAL_RCC_OscConfig+0x1e4>
 8005004:	4b29      	ldr	r3, [pc, #164]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a28      	ldr	r2, [pc, #160]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 800500a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	4b26      	ldr	r3, [pc, #152]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a25      	ldr	r2, [pc, #148]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8005016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	4b23      	ldr	r3, [pc, #140]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a22      	ldr	r2, [pc, #136]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8005022:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005026:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d013      	beq.n	8005058 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005030:	f7fc fe20 	bl	8001c74 <HAL_GetTick>
 8005034:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005036:	e008      	b.n	800504a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005038:	f7fc fe1c 	bl	8001c74 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b64      	cmp	r3, #100	@ 0x64
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e32e      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800504a:	4b18      	ldr	r3, [pc, #96]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0f0      	beq.n	8005038 <HAL_RCC_OscConfig+0x1f4>
 8005056:	e012      	b.n	800507e <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005058:	f7fc fe0c 	bl	8001c74 <HAL_GetTick>
 800505c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005060:	f7fc fe08 	bl	8001c74 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b64      	cmp	r3, #100	@ 0x64
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e31a      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005072:	4b0e      	ldr	r3, [pc, #56]	@ (80050ac <HAL_RCC_OscConfig+0x268>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	f000 809a 	beq.w	80051c0 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d005      	beq.n	800509e <HAL_RCC_OscConfig+0x25a>
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	2b18      	cmp	r3, #24
 8005096:	d149      	bne.n	800512c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d146      	bne.n	800512c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d104      	bne.n	80050b0 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e2fe      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
 80050aa:	bf00      	nop
 80050ac:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d11c      	bne.n	80050f0 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80050b6:	4b9a      	ldr	r3, [pc, #616]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0218 	and.w	r2, r3, #24
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d014      	beq.n	80050f0 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80050c6:	4b96      	ldr	r3, [pc, #600]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f023 0218 	bic.w	r2, r3, #24
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	4993      	ldr	r1, [pc, #588]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80050d8:	f000 fdd0 	bl	8005c7c <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80050dc:	4b91      	ldr	r3, [pc, #580]	@ (8005324 <HAL_RCC_OscConfig+0x4e0>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7fc fd3d 	bl	8001b60 <HAL_InitTick>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e2db      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f0:	f7fc fdc0 	bl	8001c74 <HAL_GetTick>
 80050f4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050f6:	e008      	b.n	800510a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80050f8:	f7fc fdbc 	bl	8001c74 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e2ce      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800510a:	4b85      	ldr	r3, [pc, #532]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d0f0      	beq.n	80050f8 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005116:	4b82      	ldr	r3, [pc, #520]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	695b      	ldr	r3, [r3, #20]
 8005122:	041b      	lsls	r3, r3, #16
 8005124:	497e      	ldr	r1, [pc, #504]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005126:	4313      	orrs	r3, r2
 8005128:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800512a:	e049      	b.n	80051c0 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d02c      	beq.n	800518e <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005134:	4b7a      	ldr	r3, [pc, #488]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f023 0218 	bic.w	r2, r3, #24
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	4977      	ldr	r1, [pc, #476]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005142:	4313      	orrs	r3, r2
 8005144:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8005146:	4b76      	ldr	r3, [pc, #472]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a75      	ldr	r2, [pc, #468]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 800514c:	f043 0301 	orr.w	r3, r3, #1
 8005150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005152:	f7fc fd8f 	bl	8001c74 <HAL_GetTick>
 8005156:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005158:	e008      	b.n	800516c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800515a:	f7fc fd8b 	bl	8001c74 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d901      	bls.n	800516c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e29d      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800516c:	4b6c      	ldr	r3, [pc, #432]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0f0      	beq.n	800515a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005178:	4b69      	ldr	r3, [pc, #420]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	695b      	ldr	r3, [r3, #20]
 8005184:	041b      	lsls	r3, r3, #16
 8005186:	4966      	ldr	r1, [pc, #408]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005188:	4313      	orrs	r3, r2
 800518a:	610b      	str	r3, [r1, #16]
 800518c:	e018      	b.n	80051c0 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800518e:	4b64      	ldr	r3, [pc, #400]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a63      	ldr	r2, [pc, #396]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005194:	f023 0301 	bic.w	r3, r3, #1
 8005198:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519a:	f7fc fd6b 	bl	8001c74 <HAL_GetTick>
 800519e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051a0:	e008      	b.n	80051b4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80051a2:	f7fc fd67 	bl	8001c74 <HAL_GetTick>
 80051a6:	4602      	mov	r2, r0
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d901      	bls.n	80051b4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e279      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051b4:	4b5a      	ldr	r3, [pc, #360]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0302 	and.w	r3, r3, #2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1f0      	bne.n	80051a2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 0308 	and.w	r3, r3, #8
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d03c      	beq.n	8005246 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d01c      	beq.n	800520e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051d4:	4b52      	ldr	r3, [pc, #328]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80051d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051da:	4a51      	ldr	r2, [pc, #324]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80051dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80051e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051e4:	f7fc fd46 	bl	8001c74 <HAL_GetTick>
 80051e8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80051ea:	e008      	b.n	80051fe <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80051ec:	f7fc fd42 	bl	8001c74 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d901      	bls.n	80051fe <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e254      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80051fe:	4b48      	ldr	r3, [pc, #288]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005200:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005204:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d0ef      	beq.n	80051ec <HAL_RCC_OscConfig+0x3a8>
 800520c:	e01b      	b.n	8005246 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800520e:	4b44      	ldr	r3, [pc, #272]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005210:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005214:	4a42      	ldr	r2, [pc, #264]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005216:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800521a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800521e:	f7fc fd29 	bl	8001c74 <HAL_GetTick>
 8005222:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005224:	e008      	b.n	8005238 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005226:	f7fc fd25 	bl	8001c74 <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	2b02      	cmp	r3, #2
 8005232:	d901      	bls.n	8005238 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e237      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005238:	4b39      	ldr	r3, [pc, #228]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 800523a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800523e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1ef      	bne.n	8005226 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0304 	and.w	r3, r3, #4
 800524e:	2b00      	cmp	r3, #0
 8005250:	f000 80d2 	beq.w	80053f8 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005254:	4b34      	ldr	r3, [pc, #208]	@ (8005328 <HAL_RCC_OscConfig+0x4e4>)
 8005256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005258:	f003 0301 	and.w	r3, r3, #1
 800525c:	2b00      	cmp	r3, #0
 800525e:	d118      	bne.n	8005292 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005260:	4b31      	ldr	r3, [pc, #196]	@ (8005328 <HAL_RCC_OscConfig+0x4e4>)
 8005262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005264:	4a30      	ldr	r2, [pc, #192]	@ (8005328 <HAL_RCC_OscConfig+0x4e4>)
 8005266:	f043 0301 	orr.w	r3, r3, #1
 800526a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800526c:	f7fc fd02 	bl	8001c74 <HAL_GetTick>
 8005270:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005272:	e008      	b.n	8005286 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005274:	f7fc fcfe 	bl	8001c74 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e210      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005286:	4b28      	ldr	r3, [pc, #160]	@ (8005328 <HAL_RCC_OscConfig+0x4e4>)
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0f0      	beq.n	8005274 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d108      	bne.n	80052ac <HAL_RCC_OscConfig+0x468>
 800529a:	4b21      	ldr	r3, [pc, #132]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 800529c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052a0:	4a1f      	ldr	r2, [pc, #124]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052a2:	f043 0301 	orr.w	r3, r3, #1
 80052a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80052aa:	e074      	b.n	8005396 <HAL_RCC_OscConfig+0x552>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d118      	bne.n	80052e6 <HAL_RCC_OscConfig+0x4a2>
 80052b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052ba:	4a19      	ldr	r2, [pc, #100]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052bc:	f023 0301 	bic.w	r3, r3, #1
 80052c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80052c4:	4b16      	ldr	r3, [pc, #88]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052ca:	4a15      	ldr	r2, [pc, #84]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052d0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80052d4:	4b12      	ldr	r3, [pc, #72]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052da:	4a11      	ldr	r2, [pc, #68]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052dc:	f023 0304 	bic.w	r3, r3, #4
 80052e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80052e4:	e057      	b.n	8005396 <HAL_RCC_OscConfig+0x552>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	2b05      	cmp	r3, #5
 80052ec:	d11e      	bne.n	800532c <HAL_RCC_OscConfig+0x4e8>
 80052ee:	4b0c      	ldr	r3, [pc, #48]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052f4:	4a0a      	ldr	r2, [pc, #40]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 80052f6:	f043 0304 	orr.w	r3, r3, #4
 80052fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80052fe:	4b08      	ldr	r3, [pc, #32]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005300:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005304:	4a06      	ldr	r2, [pc, #24]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005306:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800530a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800530e:	4b04      	ldr	r3, [pc, #16]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005310:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005314:	4a02      	ldr	r2, [pc, #8]	@ (8005320 <HAL_RCC_OscConfig+0x4dc>)
 8005316:	f043 0301 	orr.w	r3, r3, #1
 800531a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800531e:	e03a      	b.n	8005396 <HAL_RCC_OscConfig+0x552>
 8005320:	44020c00 	.word	0x44020c00
 8005324:	20000004 	.word	0x20000004
 8005328:	44020800 	.word	0x44020800
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	2b85      	cmp	r3, #133	@ 0x85
 8005332:	d118      	bne.n	8005366 <HAL_RCC_OscConfig+0x522>
 8005334:	4ba2      	ldr	r3, [pc, #648]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005336:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800533a:	4aa1      	ldr	r2, [pc, #644]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800533c:	f043 0304 	orr.w	r3, r3, #4
 8005340:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005344:	4b9e      	ldr	r3, [pc, #632]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005346:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800534a:	4a9d      	ldr	r2, [pc, #628]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800534c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005350:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005354:	4b9a      	ldr	r3, [pc, #616]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005356:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800535a:	4a99      	ldr	r2, [pc, #612]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800535c:	f043 0301 	orr.w	r3, r3, #1
 8005360:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005364:	e017      	b.n	8005396 <HAL_RCC_OscConfig+0x552>
 8005366:	4b96      	ldr	r3, [pc, #600]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005368:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800536c:	4a94      	ldr	r2, [pc, #592]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800536e:	f023 0301 	bic.w	r3, r3, #1
 8005372:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005376:	4b92      	ldr	r3, [pc, #584]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005378:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800537c:	4a90      	ldr	r2, [pc, #576]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800537e:	f023 0304 	bic.w	r3, r3, #4
 8005382:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005386:	4b8e      	ldr	r3, [pc, #568]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005388:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800538c:	4a8c      	ldr	r2, [pc, #560]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800538e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005392:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d016      	beq.n	80053cc <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800539e:	f7fc fc69 	bl	8001c74 <HAL_GetTick>
 80053a2:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053a4:	e00a      	b.n	80053bc <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053a6:	f7fc fc65 	bl	8001c74 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d901      	bls.n	80053bc <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e175      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053bc:	4b80      	ldr	r3, [pc, #512]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 80053be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0ed      	beq.n	80053a6 <HAL_RCC_OscConfig+0x562>
 80053ca:	e015      	b.n	80053f8 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053cc:	f7fc fc52 	bl	8001c74 <HAL_GetTick>
 80053d0:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053d2:	e00a      	b.n	80053ea <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053d4:	f7fc fc4e 	bl	8001c74 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e15e      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053ea:	4b75      	ldr	r3, [pc, #468]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 80053ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80053f0:	f003 0302 	and.w	r3, r3, #2
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1ed      	bne.n	80053d4 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0320 	and.w	r3, r3, #32
 8005400:	2b00      	cmp	r3, #0
 8005402:	d036      	beq.n	8005472 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	2b00      	cmp	r3, #0
 800540a:	d019      	beq.n	8005440 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800540c:	4b6c      	ldr	r3, [pc, #432]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a6b      	ldr	r2, [pc, #428]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005412:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005416:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005418:	f7fc fc2c 	bl	8001c74 <HAL_GetTick>
 800541c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800541e:	e008      	b.n	8005432 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005420:	f7fc fc28 	bl	8001c74 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b02      	cmp	r3, #2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e13a      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005432:	4b63      	ldr	r3, [pc, #396]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d0f0      	beq.n	8005420 <HAL_RCC_OscConfig+0x5dc>
 800543e:	e018      	b.n	8005472 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005440:	4b5f      	ldr	r3, [pc, #380]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a5e      	ldr	r2, [pc, #376]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005446:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800544a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800544c:	f7fc fc12 	bl	8001c74 <HAL_GetTick>
 8005450:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005452:	e008      	b.n	8005466 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005454:	f7fc fc0e 	bl	8001c74 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	2b02      	cmp	r3, #2
 8005460:	d901      	bls.n	8005466 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e120      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005466:	4b56      	ldr	r3, [pc, #344]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1f0      	bne.n	8005454 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005476:	2b00      	cmp	r3, #0
 8005478:	f000 8115 	beq.w	80056a6 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	2b18      	cmp	r3, #24
 8005480:	f000 80af 	beq.w	80055e2 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005488:	2b02      	cmp	r3, #2
 800548a:	f040 8086 	bne.w	800559a <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800548e:	4b4c      	ldr	r3, [pc, #304]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a4b      	ldr	r2, [pc, #300]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005494:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549a:	f7fc fbeb 	bl	8001c74 <HAL_GetTick>
 800549e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80054a0:	e008      	b.n	80054b4 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80054a2:	f7fc fbe7 	bl	8001c74 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d901      	bls.n	80054b4 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e0f9      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80054b4:	4b42      	ldr	r3, [pc, #264]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1f0      	bne.n	80054a2 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80054c0:	4b3f      	ldr	r3, [pc, #252]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 80054c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80054c8:	f023 0303 	bic.w	r3, r3, #3
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80054d4:	0212      	lsls	r2, r2, #8
 80054d6:	430a      	orrs	r2, r1
 80054d8:	4939      	ldr	r1, [pc, #228]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	628b      	str	r3, [r1, #40]	@ 0x28
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054e2:	3b01      	subs	r3, #1
 80054e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	3b01      	subs	r3, #1
 80054ee:	025b      	lsls	r3, r3, #9
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	431a      	orrs	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f8:	3b01      	subs	r3, #1
 80054fa:	041b      	lsls	r3, r3, #16
 80054fc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005500:	431a      	orrs	r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005506:	3b01      	subs	r3, #1
 8005508:	061b      	lsls	r3, r3, #24
 800550a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800550e:	492c      	ldr	r1, [pc, #176]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005510:	4313      	orrs	r3, r2
 8005512:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005514:	4b2a      	ldr	r3, [pc, #168]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005518:	4a29      	ldr	r2, [pc, #164]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800551a:	f023 0310 	bic.w	r3, r3, #16
 800551e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005524:	4a26      	ldr	r2, [pc, #152]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800552a:	4b25      	ldr	r3, [pc, #148]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800552c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552e:	4a24      	ldr	r2, [pc, #144]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005530:	f043 0310 	orr.w	r3, r3, #16
 8005534:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8005536:	4b22      	ldr	r3, [pc, #136]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553a:	f023 020c 	bic.w	r2, r3, #12
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005542:	491f      	ldr	r1, [pc, #124]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005544:	4313      	orrs	r3, r2
 8005546:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8005548:	4b1d      	ldr	r3, [pc, #116]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	f023 0220 	bic.w	r2, r3, #32
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005554:	491a      	ldr	r1, [pc, #104]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005556:	4313      	orrs	r3, r2
 8005558:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800555a:	4b19      	ldr	r3, [pc, #100]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800555c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555e:	4a18      	ldr	r2, [pc, #96]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005564:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8005566:	4b16      	ldr	r3, [pc, #88]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a15      	ldr	r2, [pc, #84]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800556c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005570:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005572:	f7fc fb7f 	bl	8001c74 <HAL_GetTick>
 8005576:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005578:	e008      	b.n	800558c <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800557a:	f7fc fb7b 	bl	8001c74 <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	2b02      	cmp	r3, #2
 8005586:	d901      	bls.n	800558c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e08d      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800558c:	4b0c      	ldr	r3, [pc, #48]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0f0      	beq.n	800557a <HAL_RCC_OscConfig+0x736>
 8005598:	e085      	b.n	80056a6 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800559a:	4b09      	ldr	r3, [pc, #36]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a08      	ldr	r2, [pc, #32]	@ (80055c0 <HAL_RCC_OscConfig+0x77c>)
 80055a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80055a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a6:	f7fc fb65 	bl	8001c74 <HAL_GetTick>
 80055aa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80055ac:	e00a      	b.n	80055c4 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80055ae:	f7fc fb61 	bl	8001c74 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d903      	bls.n	80055c4 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e073      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
 80055c0:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80055c4:	4b3a      	ldr	r3, [pc, #232]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1ee      	bne.n	80055ae <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80055d0:	4b37      	ldr	r3, [pc, #220]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 80055d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d4:	4a36      	ldr	r2, [pc, #216]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 80055d6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80055da:	f023 0303 	bic.w	r3, r3, #3
 80055de:	6293      	str	r3, [r2, #40]	@ 0x28
 80055e0:	e061      	b.n	80056a6 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80055e2:	4b33      	ldr	r3, [pc, #204]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 80055e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80055e8:	4b31      	ldr	r3, [pc, #196]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 80055ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ec:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d031      	beq.n	800565a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f003 0203 	and.w	r2, r3, #3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005600:	429a      	cmp	r2, r3
 8005602:	d12a      	bne.n	800565a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	0a1b      	lsrs	r3, r3, #8
 8005608:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005610:	429a      	cmp	r2, r3
 8005612:	d122      	bne.n	800565a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800561e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005620:	429a      	cmp	r2, r3
 8005622:	d11a      	bne.n	800565a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	0a5b      	lsrs	r3, r3, #9
 8005628:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005630:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005632:	429a      	cmp	r2, r3
 8005634:	d111      	bne.n	800565a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	0c1b      	lsrs	r3, r3, #16
 800563a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005642:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005644:	429a      	cmp	r2, r3
 8005646:	d108      	bne.n	800565a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	0e1b      	lsrs	r3, r3, #24
 800564c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005654:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005656:	429a      	cmp	r2, r3
 8005658:	d001      	beq.n	800565e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e024      	b.n	80056a8 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800565e:	4b14      	ldr	r3, [pc, #80]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 8005660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005662:	08db      	lsrs	r3, r3, #3
 8005664:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800566c:	429a      	cmp	r2, r3
 800566e:	d01a      	beq.n	80056a6 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005670:	4b0f      	ldr	r3, [pc, #60]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 8005672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005674:	4a0e      	ldr	r2, [pc, #56]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 8005676:	f023 0310 	bic.w	r3, r3, #16
 800567a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800567c:	f7fc fafa 	bl	8001c74 <HAL_GetTick>
 8005680:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8005682:	bf00      	nop
 8005684:	f7fc faf6 	bl	8001c74 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	4293      	cmp	r3, r2
 800568e:	d0f9      	beq.n	8005684 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005694:	4a06      	ldr	r2, [pc, #24]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800569a:	4b05      	ldr	r3, [pc, #20]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 800569c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800569e:	4a04      	ldr	r2, [pc, #16]	@ (80056b0 <HAL_RCC_OscConfig+0x86c>)
 80056a0:	f043 0310 	orr.w	r3, r3, #16
 80056a4:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3720      	adds	r7, #32
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	44020c00 	.word	0x44020c00

080056b4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e19e      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80056c8:	4b83      	ldr	r3, [pc, #524]	@ (80058d8 <HAL_RCC_ClockConfig+0x224>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 030f 	and.w	r3, r3, #15
 80056d0:	683a      	ldr	r2, [r7, #0]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d910      	bls.n	80056f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056d6:	4b80      	ldr	r3, [pc, #512]	@ (80058d8 <HAL_RCC_ClockConfig+0x224>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f023 020f 	bic.w	r2, r3, #15
 80056de:	497e      	ldr	r1, [pc, #504]	@ (80058d8 <HAL_RCC_ClockConfig+0x224>)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056e6:	4b7c      	ldr	r3, [pc, #496]	@ (80058d8 <HAL_RCC_ClockConfig+0x224>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 030f 	and.w	r3, r3, #15
 80056ee:	683a      	ldr	r2, [r7, #0]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d001      	beq.n	80056f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e186      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0310 	and.w	r3, r3, #16
 8005700:	2b00      	cmp	r3, #0
 8005702:	d012      	beq.n	800572a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	695a      	ldr	r2, [r3, #20]
 8005708:	4b74      	ldr	r3, [pc, #464]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 800570a:	6a1b      	ldr	r3, [r3, #32]
 800570c:	0a1b      	lsrs	r3, r3, #8
 800570e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005712:	429a      	cmp	r2, r3
 8005714:	d909      	bls.n	800572a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8005716:	4b71      	ldr	r3, [pc, #452]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	021b      	lsls	r3, r3, #8
 8005724:	496d      	ldr	r1, [pc, #436]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005726:	4313      	orrs	r3, r2
 8005728:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0308 	and.w	r3, r3, #8
 8005732:	2b00      	cmp	r3, #0
 8005734:	d012      	beq.n	800575c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	691a      	ldr	r2, [r3, #16]
 800573a:	4b68      	ldr	r3, [pc, #416]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	091b      	lsrs	r3, r3, #4
 8005740:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005744:	429a      	cmp	r2, r3
 8005746:	d909      	bls.n	800575c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8005748:	4b64      	ldr	r3, [pc, #400]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 800574a:	6a1b      	ldr	r3, [r3, #32]
 800574c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	011b      	lsls	r3, r3, #4
 8005756:	4961      	ldr	r1, [pc, #388]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005758:	4313      	orrs	r3, r2
 800575a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0304 	and.w	r3, r3, #4
 8005764:	2b00      	cmp	r3, #0
 8005766:	d010      	beq.n	800578a <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68da      	ldr	r2, [r3, #12]
 800576c:	4b5b      	ldr	r3, [pc, #364]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 800576e:	6a1b      	ldr	r3, [r3, #32]
 8005770:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005774:	429a      	cmp	r2, r3
 8005776:	d908      	bls.n	800578a <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8005778:	4b58      	ldr	r3, [pc, #352]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	4955      	ldr	r1, [pc, #340]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005786:	4313      	orrs	r3, r2
 8005788:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d010      	beq.n	80057b8 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689a      	ldr	r2, [r3, #8]
 800579a:	4b50      	ldr	r3, [pc, #320]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	f003 030f 	and.w	r3, r3, #15
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d908      	bls.n	80057b8 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80057a6:	4b4d      	ldr	r3, [pc, #308]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	f023 020f 	bic.w	r2, r3, #15
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	494a      	ldr	r1, [pc, #296]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 8093 	beq.w	80058ec <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	2b03      	cmp	r3, #3
 80057cc:	d107      	bne.n	80057de <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80057ce:	4b43      	ldr	r3, [pc, #268]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d121      	bne.n	800581e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e113      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d107      	bne.n	80057f6 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057e6:	4b3d      	ldr	r3, [pc, #244]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d115      	bne.n	800581e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e107      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d107      	bne.n	800580e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80057fe:	4b37      	ldr	r3, [pc, #220]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005806:	2b00      	cmp	r3, #0
 8005808:	d109      	bne.n	800581e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e0fb      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800580e:	4b33      	ldr	r3, [pc, #204]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e0f3      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800581e:	4b2f      	ldr	r3, [pc, #188]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	f023 0203 	bic.w	r2, r3, #3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	492c      	ldr	r1, [pc, #176]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 800582c:	4313      	orrs	r3, r2
 800582e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005830:	f7fc fa20 	bl	8001c74 <HAL_GetTick>
 8005834:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	2b03      	cmp	r3, #3
 800583c:	d112      	bne.n	8005864 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800583e:	e00a      	b.n	8005856 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8005840:	f7fc fa18 	bl	8001c74 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800584e:	4293      	cmp	r3, r2
 8005850:	d901      	bls.n	8005856 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e0d7      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005856:	4b21      	ldr	r3, [pc, #132]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005858:	69db      	ldr	r3, [r3, #28]
 800585a:	f003 0318 	and.w	r3, r3, #24
 800585e:	2b18      	cmp	r3, #24
 8005860:	d1ee      	bne.n	8005840 <HAL_RCC_ClockConfig+0x18c>
 8005862:	e043      	b.n	80058ec <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	2b02      	cmp	r3, #2
 800586a:	d112      	bne.n	8005892 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800586c:	e00a      	b.n	8005884 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800586e:	f7fc fa01 	bl	8001c74 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	f241 3288 	movw	r2, #5000	@ 0x1388
 800587c:	4293      	cmp	r3, r2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e0c0      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005884:	4b15      	ldr	r3, [pc, #84]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 8005886:	69db      	ldr	r3, [r3, #28]
 8005888:	f003 0318 	and.w	r3, r3, #24
 800588c:	2b10      	cmp	r3, #16
 800588e:	d1ee      	bne.n	800586e <HAL_RCC_ClockConfig+0x1ba>
 8005890:	e02c      	b.n	80058ec <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	2b01      	cmp	r3, #1
 8005898:	d122      	bne.n	80058e0 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800589a:	e00a      	b.n	80058b2 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800589c:	f7fc f9ea 	bl	8001c74 <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d901      	bls.n	80058b2 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e0a9      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80058b2:	4b0a      	ldr	r3, [pc, #40]	@ (80058dc <HAL_RCC_ClockConfig+0x228>)
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	f003 0318 	and.w	r3, r3, #24
 80058ba:	2b08      	cmp	r3, #8
 80058bc:	d1ee      	bne.n	800589c <HAL_RCC_ClockConfig+0x1e8>
 80058be:	e015      	b.n	80058ec <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80058c0:	f7fc f9d8 	bl	8001c74 <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d906      	bls.n	80058e0 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e097      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
 80058d6:	bf00      	nop
 80058d8:	40022000 	.word	0x40022000
 80058dc:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80058e0:	4b4b      	ldr	r3, [pc, #300]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 80058e2:	69db      	ldr	r3, [r3, #28]
 80058e4:	f003 0318 	and.w	r3, r3, #24
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1e9      	bne.n	80058c0 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d010      	beq.n	800591a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	4b44      	ldr	r3, [pc, #272]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	f003 030f 	and.w	r3, r3, #15
 8005904:	429a      	cmp	r2, r3
 8005906:	d208      	bcs.n	800591a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8005908:	4b41      	ldr	r3, [pc, #260]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	f023 020f 	bic.w	r2, r3, #15
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	493e      	ldr	r1, [pc, #248]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 8005916:	4313      	orrs	r3, r2
 8005918:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800591a:	4b3e      	ldr	r3, [pc, #248]	@ (8005a14 <HAL_RCC_ClockConfig+0x360>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 030f 	and.w	r3, r3, #15
 8005922:	683a      	ldr	r2, [r7, #0]
 8005924:	429a      	cmp	r2, r3
 8005926:	d210      	bcs.n	800594a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005928:	4b3a      	ldr	r3, [pc, #232]	@ (8005a14 <HAL_RCC_ClockConfig+0x360>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f023 020f 	bic.w	r2, r3, #15
 8005930:	4938      	ldr	r1, [pc, #224]	@ (8005a14 <HAL_RCC_ClockConfig+0x360>)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	4313      	orrs	r3, r2
 8005936:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005938:	4b36      	ldr	r3, [pc, #216]	@ (8005a14 <HAL_RCC_ClockConfig+0x360>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 030f 	and.w	r3, r3, #15
 8005940:	683a      	ldr	r2, [r7, #0]
 8005942:	429a      	cmp	r2, r3
 8005944:	d001      	beq.n	800594a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e05d      	b.n	8005a06 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0304 	and.w	r3, r3, #4
 8005952:	2b00      	cmp	r3, #0
 8005954:	d010      	beq.n	8005978 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	4b2d      	ldr	r3, [pc, #180]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005962:	429a      	cmp	r2, r3
 8005964:	d208      	bcs.n	8005978 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8005966:	4b2a      	ldr	r3, [pc, #168]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	4927      	ldr	r1, [pc, #156]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 8005974:	4313      	orrs	r3, r2
 8005976:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0308 	and.w	r3, r3, #8
 8005980:	2b00      	cmp	r3, #0
 8005982:	d012      	beq.n	80059aa <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	691a      	ldr	r2, [r3, #16]
 8005988:	4b21      	ldr	r3, [pc, #132]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 800598a:	6a1b      	ldr	r3, [r3, #32]
 800598c:	091b      	lsrs	r3, r3, #4
 800598e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005992:	429a      	cmp	r2, r3
 8005994:	d209      	bcs.n	80059aa <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8005996:	4b1e      	ldr	r3, [pc, #120]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	691b      	ldr	r3, [r3, #16]
 80059a2:	011b      	lsls	r3, r3, #4
 80059a4:	491a      	ldr	r1, [pc, #104]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0310 	and.w	r3, r3, #16
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d012      	beq.n	80059dc <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	695a      	ldr	r2, [r3, #20]
 80059ba:	4b15      	ldr	r3, [pc, #84]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	0a1b      	lsrs	r3, r3, #8
 80059c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d209      	bcs.n	80059dc <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80059c8:	4b11      	ldr	r3, [pc, #68]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 80059ca:	6a1b      	ldr	r3, [r3, #32]
 80059cc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	695b      	ldr	r3, [r3, #20]
 80059d4:	021b      	lsls	r3, r3, #8
 80059d6:	490e      	ldr	r1, [pc, #56]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80059dc:	f000 f822 	bl	8005a24 <HAL_RCC_GetSysClockFreq>
 80059e0:	4602      	mov	r2, r0
 80059e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005a10 <HAL_RCC_ClockConfig+0x35c>)
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	490b      	ldr	r1, [pc, #44]	@ (8005a18 <HAL_RCC_ClockConfig+0x364>)
 80059ec:	5ccb      	ldrb	r3, [r1, r3]
 80059ee:	fa22 f303 	lsr.w	r3, r2, r3
 80059f2:	4a0a      	ldr	r2, [pc, #40]	@ (8005a1c <HAL_RCC_ClockConfig+0x368>)
 80059f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80059f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005a20 <HAL_RCC_ClockConfig+0x36c>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7fc f8b0 	bl	8001b60 <HAL_InitTick>
 8005a00:	4603      	mov	r3, r0
 8005a02:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8005a04:	7afb      	ldrb	r3, [r7, #11]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	44020c00 	.word	0x44020c00
 8005a14:	40022000 	.word	0x40022000
 8005a18:	08020b88 	.word	0x08020b88
 8005a1c:	20000000 	.word	0x20000000
 8005a20:	20000004 	.word	0x20000004

08005a24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b089      	sub	sp, #36	@ 0x24
 8005a28:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8005a2a:	4b8c      	ldr	r3, [pc, #560]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	f003 0318 	and.w	r3, r3, #24
 8005a32:	2b08      	cmp	r3, #8
 8005a34:	d102      	bne.n	8005a3c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005a36:	4b8a      	ldr	r3, [pc, #552]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x23c>)
 8005a38:	61fb      	str	r3, [r7, #28]
 8005a3a:	e107      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a3c:	4b87      	ldr	r3, [pc, #540]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005a3e:	69db      	ldr	r3, [r3, #28]
 8005a40:	f003 0318 	and.w	r3, r3, #24
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d112      	bne.n	8005a6e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8005a48:	4b84      	ldr	r3, [pc, #528]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0320 	and.w	r3, r3, #32
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d009      	beq.n	8005a68 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005a54:	4b81      	ldr	r3, [pc, #516]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	08db      	lsrs	r3, r3, #3
 8005a5a:	f003 0303 	and.w	r3, r3, #3
 8005a5e:	4a81      	ldr	r2, [pc, #516]	@ (8005c64 <HAL_RCC_GetSysClockFreq+0x240>)
 8005a60:	fa22 f303 	lsr.w	r3, r2, r3
 8005a64:	61fb      	str	r3, [r7, #28]
 8005a66:	e0f1      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8005a68:	4b7e      	ldr	r3, [pc, #504]	@ (8005c64 <HAL_RCC_GetSysClockFreq+0x240>)
 8005a6a:	61fb      	str	r3, [r7, #28]
 8005a6c:	e0ee      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a6e:	4b7b      	ldr	r3, [pc, #492]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	f003 0318 	and.w	r3, r3, #24
 8005a76:	2b10      	cmp	r3, #16
 8005a78:	d102      	bne.n	8005a80 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a7a:	4b7b      	ldr	r3, [pc, #492]	@ (8005c68 <HAL_RCC_GetSysClockFreq+0x244>)
 8005a7c:	61fb      	str	r3, [r7, #28]
 8005a7e:	e0e5      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a80:	4b76      	ldr	r3, [pc, #472]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005a82:	69db      	ldr	r3, [r3, #28]
 8005a84:	f003 0318 	and.w	r3, r3, #24
 8005a88:	2b18      	cmp	r3, #24
 8005a8a:	f040 80dd 	bne.w	8005c48 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005a8e:	4b73      	ldr	r3, [pc, #460]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8005a98:	4b70      	ldr	r3, [pc, #448]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9c:	0a1b      	lsrs	r3, r3, #8
 8005a9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005aa2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005aa4:	4b6d      	ldr	r3, [pc, #436]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa8:	091b      	lsrs	r3, r3, #4
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8005ab4:	08db      	lsrs	r3, r3, #3
 8005ab6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	fb02 f303 	mul.w	r3, r2, r3
 8005ac0:	ee07 3a90 	vmov	s15, r3
 8005ac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ac8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	f000 80b7 	beq.w	8005c42 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d003      	beq.n	8005ae2 <HAL_RCC_GetSysClockFreq+0xbe>
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	2b03      	cmp	r3, #3
 8005ade:	d056      	beq.n	8005b8e <HAL_RCC_GetSysClockFreq+0x16a>
 8005ae0:	e077      	b.n	8005bd2 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8005ae2:	4b5e      	ldr	r3, [pc, #376]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0320 	and.w	r3, r3, #32
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d02d      	beq.n	8005b4a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005aee:	4b5b      	ldr	r3, [pc, #364]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	08db      	lsrs	r3, r3, #3
 8005af4:	f003 0303 	and.w	r3, r3, #3
 8005af8:	4a5a      	ldr	r2, [pc, #360]	@ (8005c64 <HAL_RCC_GetSysClockFreq+0x240>)
 8005afa:	fa22 f303 	lsr.w	r3, r2, r3
 8005afe:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	ee07 3a90 	vmov	s15, r3
 8005b06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	ee07 3a90 	vmov	s15, r3
 8005b10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b18:	4b50      	ldr	r3, [pc, #320]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b20:	ee07 3a90 	vmov	s15, r3
 8005b24:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b28:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b2c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8005c6c <HAL_RCC_GetSysClockFreq+0x248>
 8005b30:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b34:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b44:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8005b48:	e065      	b.n	8005c16 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	ee07 3a90 	vmov	s15, r3
 8005b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b54:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8005c70 <HAL_RCC_GetSysClockFreq+0x24c>
 8005b58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b5c:	4b3f      	ldr	r3, [pc, #252]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b64:	ee07 3a90 	vmov	s15, r3
 8005b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b70:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005c6c <HAL_RCC_GetSysClockFreq+0x248>
 8005b74:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b78:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b7c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b80:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b88:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8005b8c:	e043      	b.n	8005c16 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	ee07 3a90 	vmov	s15, r3
 8005b94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b98:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8005c74 <HAL_RCC_GetSysClockFreq+0x250>
 8005b9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ba0:	4b2e      	ldr	r3, [pc, #184]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ba8:	ee07 3a90 	vmov	s15, r3
 8005bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005bb0:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bb4:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8005c6c <HAL_RCC_GetSysClockFreq+0x248>
 8005bb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005bbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005bc0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005bc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bcc:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8005bd0:	e021      	b.n	8005c16 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	ee07 3a90 	vmov	s15, r3
 8005bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bdc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005c78 <HAL_RCC_GetSysClockFreq+0x254>
 8005be0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005be4:	4b1d      	ldr	r3, [pc, #116]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005be8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bec:	ee07 3a90 	vmov	s15, r3
 8005bf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005bf4:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bf8:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8005c6c <HAL_RCC_GetSysClockFreq+0x248>
 8005bfc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005c00:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c04:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c08:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005c0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c10:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8005c14:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8005c16:	4b11      	ldr	r3, [pc, #68]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x238>)
 8005c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c1a:	0a5b      	lsrs	r3, r3, #9
 8005c1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c20:	3301      	adds	r3, #1
 8005c22:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	ee07 3a90 	vmov	s15, r3
 8005c2a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005c2e:	edd7 6a06 	vldr	s13, [r7, #24]
 8005c32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c3a:	ee17 3a90 	vmov	r3, s15
 8005c3e:	61fb      	str	r3, [r7, #28]
 8005c40:	e004      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8005c42:	2300      	movs	r3, #0
 8005c44:	61fb      	str	r3, [r7, #28]
 8005c46:	e001      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8005c48:	4b06      	ldr	r3, [pc, #24]	@ (8005c64 <HAL_RCC_GetSysClockFreq+0x240>)
 8005c4a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8005c4c:	69fb      	ldr	r3, [r7, #28]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3724      	adds	r7, #36	@ 0x24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	44020c00 	.word	0x44020c00
 8005c60:	003d0900 	.word	0x003d0900
 8005c64:	03d09000 	.word	0x03d09000
 8005c68:	017d7840 	.word	0x017d7840
 8005c6c:	46000000 	.word	0x46000000
 8005c70:	4c742400 	.word	0x4c742400
 8005c74:	4bbebc20 	.word	0x4bbebc20
 8005c78:	4a742400 	.word	0x4a742400

08005c7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005c80:	f7ff fed0 	bl	8005a24 <HAL_RCC_GetSysClockFreq>
 8005c84:	4602      	mov	r2, r0
 8005c86:	4b08      	ldr	r3, [pc, #32]	@ (8005ca8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005c88:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8005c8a:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005c8e:	4907      	ldr	r1, [pc, #28]	@ (8005cac <HAL_RCC_GetHCLKFreq+0x30>)
 8005c90:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8005c92:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8005c96:	fa22 f303 	lsr.w	r3, r2, r3
 8005c9a:	4a05      	ldr	r2, [pc, #20]	@ (8005cb0 <HAL_RCC_GetHCLKFreq+0x34>)
 8005c9c:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8005c9e:	4b04      	ldr	r3, [pc, #16]	@ (8005cb0 <HAL_RCC_GetHCLKFreq+0x34>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	44020c00 	.word	0x44020c00
 8005cac:	08020b88 	.word	0x08020b88
 8005cb0:	20000000 	.word	0x20000000

08005cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8005cb8:	f7ff ffe0 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	4b06      	ldr	r3, [pc, #24]	@ (8005cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	091b      	lsrs	r3, r3, #4
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	4904      	ldr	r1, [pc, #16]	@ (8005cdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8005cca:	5ccb      	ldrb	r3, [r1, r3]
 8005ccc:	f003 031f 	and.w	r3, r3, #31
 8005cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	44020c00 	.word	0x44020c00
 8005cdc:	08020b98 	.word	0x08020b98

08005ce0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8005ce4:	f7ff ffca 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	4b06      	ldr	r3, [pc, #24]	@ (8005d04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	0a1b      	lsrs	r3, r3, #8
 8005cf0:	f003 0307 	and.w	r3, r3, #7
 8005cf4:	4904      	ldr	r1, [pc, #16]	@ (8005d08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005cf6:	5ccb      	ldrb	r3, [r1, r3]
 8005cf8:	f003 031f 	and.w	r3, r3, #31
 8005cfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	44020c00 	.word	0x44020c00
 8005d08:	08020b98 	.word	0x08020b98

08005d0c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8005d10:	f7ff ffb4 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 8005d14:	4602      	mov	r2, r0
 8005d16:	4b06      	ldr	r3, [pc, #24]	@ (8005d30 <HAL_RCC_GetPCLK3Freq+0x24>)
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	0b1b      	lsrs	r3, r3, #12
 8005d1c:	f003 0307 	and.w	r3, r3, #7
 8005d20:	4904      	ldr	r1, [pc, #16]	@ (8005d34 <HAL_RCC_GetPCLK3Freq+0x28>)
 8005d22:	5ccb      	ldrb	r3, [r1, r3]
 8005d24:	f003 031f 	and.w	r3, r3, #31
 8005d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	44020c00 	.word	0x44020c00
 8005d34:	08020b98 	.word	0x08020b98

08005d38 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8005d38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d3c:	b0d8      	sub	sp, #352	@ 0x160
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d44:	2300      	movs	r3, #0
 8005d46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005d50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d58:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8005d5c:	2500      	movs	r5, #0
 8005d5e:	ea54 0305 	orrs.w	r3, r4, r5
 8005d62:	d00b      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8005d64:	4bcd      	ldr	r3, [pc, #820]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005d66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d6a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8005d6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d74:	4ac9      	ldr	r2, [pc, #804]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005d76:	430b      	orrs	r3, r1
 8005d78:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d84:	f002 0801 	and.w	r8, r2, #1
 8005d88:	f04f 0900 	mov.w	r9, #0
 8005d8c:	ea58 0309 	orrs.w	r3, r8, r9
 8005d90:	d042      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8005d92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d98:	2b05      	cmp	r3, #5
 8005d9a:	d823      	bhi.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8005d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005da4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8005d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005da2:	bf00      	nop
 8005da4:	08005ded 	.word	0x08005ded
 8005da8:	08005dbd 	.word	0x08005dbd
 8005dac:	08005dd1 	.word	0x08005dd1
 8005db0:	08005ded 	.word	0x08005ded
 8005db4:	08005ded 	.word	0x08005ded
 8005db8:	08005ded 	.word	0x08005ded
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005dbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dc0:	3308      	adds	r3, #8
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f004 fee0 	bl	800ab88 <RCCEx_PLL2_Config>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8005dce:	e00e      	b.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005dd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dd4:	3330      	adds	r3, #48	@ 0x30
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	f004 ff6e 	bl	800acb8 <RCCEx_PLL3_Config>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8005de2:	e004      	b.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005dea:	e000      	b.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8005dec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d10c      	bne.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8005df6:	4ba9      	ldr	r3, [pc, #676]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005df8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005dfc:	f023 0107 	bic.w	r1, r3, #7
 8005e00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e06:	4aa5      	ldr	r2, [pc, #660]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005e08:	430b      	orrs	r3, r1
 8005e0a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005e0e:	e003      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e14:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e20:	f002 0a02 	and.w	sl, r2, #2
 8005e24:	f04f 0b00 	mov.w	fp, #0
 8005e28:	ea5a 030b 	orrs.w	r3, sl, fp
 8005e2c:	f000 8088 	beq.w	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8005e30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e36:	2b28      	cmp	r3, #40	@ 0x28
 8005e38:	d868      	bhi.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8005e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e40 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8005e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e40:	08005f15 	.word	0x08005f15
 8005e44:	08005f0d 	.word	0x08005f0d
 8005e48:	08005f0d 	.word	0x08005f0d
 8005e4c:	08005f0d 	.word	0x08005f0d
 8005e50:	08005f0d 	.word	0x08005f0d
 8005e54:	08005f0d 	.word	0x08005f0d
 8005e58:	08005f0d 	.word	0x08005f0d
 8005e5c:	08005f0d 	.word	0x08005f0d
 8005e60:	08005ee5 	.word	0x08005ee5
 8005e64:	08005f0d 	.word	0x08005f0d
 8005e68:	08005f0d 	.word	0x08005f0d
 8005e6c:	08005f0d 	.word	0x08005f0d
 8005e70:	08005f0d 	.word	0x08005f0d
 8005e74:	08005f0d 	.word	0x08005f0d
 8005e78:	08005f0d 	.word	0x08005f0d
 8005e7c:	08005f0d 	.word	0x08005f0d
 8005e80:	08005ef9 	.word	0x08005ef9
 8005e84:	08005f0d 	.word	0x08005f0d
 8005e88:	08005f0d 	.word	0x08005f0d
 8005e8c:	08005f0d 	.word	0x08005f0d
 8005e90:	08005f0d 	.word	0x08005f0d
 8005e94:	08005f0d 	.word	0x08005f0d
 8005e98:	08005f0d 	.word	0x08005f0d
 8005e9c:	08005f0d 	.word	0x08005f0d
 8005ea0:	08005f15 	.word	0x08005f15
 8005ea4:	08005f0d 	.word	0x08005f0d
 8005ea8:	08005f0d 	.word	0x08005f0d
 8005eac:	08005f0d 	.word	0x08005f0d
 8005eb0:	08005f0d 	.word	0x08005f0d
 8005eb4:	08005f0d 	.word	0x08005f0d
 8005eb8:	08005f0d 	.word	0x08005f0d
 8005ebc:	08005f0d 	.word	0x08005f0d
 8005ec0:	08005f15 	.word	0x08005f15
 8005ec4:	08005f0d 	.word	0x08005f0d
 8005ec8:	08005f0d 	.word	0x08005f0d
 8005ecc:	08005f0d 	.word	0x08005f0d
 8005ed0:	08005f0d 	.word	0x08005f0d
 8005ed4:	08005f0d 	.word	0x08005f0d
 8005ed8:	08005f0d 	.word	0x08005f0d
 8005edc:	08005f0d 	.word	0x08005f0d
 8005ee0:	08005f15 	.word	0x08005f15
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ee4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ee8:	3308      	adds	r3, #8
 8005eea:	4618      	mov	r0, r3
 8005eec:	f004 fe4c 	bl	800ab88 <RCCEx_PLL2_Config>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8005ef6:	e00e      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005ef8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005efc:	3330      	adds	r3, #48	@ 0x30
 8005efe:	4618      	mov	r0, r3
 8005f00:	f004 feda 	bl	800acb8 <RCCEx_PLL3_Config>
 8005f04:	4603      	mov	r3, r0
 8005f06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8005f0a:	e004      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f12:	e000      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8005f14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f16:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d10c      	bne.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8005f1e:	4b5f      	ldr	r3, [pc, #380]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005f20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005f24:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005f28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f2e:	4a5b      	ldr	r2, [pc, #364]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005f30:	430b      	orrs	r3, r1
 8005f32:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005f36:	e003      	b.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f38:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f3c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f48:	f002 0304 	and.w	r3, r2, #4
 8005f4c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8005f50:	2300      	movs	r3, #0
 8005f52:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8005f56:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	d04e      	beq.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8005f60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f66:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005f6a:	d02c      	beq.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8005f6c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005f70:	d825      	bhi.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f76:	d028      	beq.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f7c:	d81f      	bhi.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005f7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f80:	d025      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x296>
 8005f82:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f84:	d81b      	bhi.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005f86:	2b80      	cmp	r3, #128	@ 0x80
 8005f88:	d00f      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x272>
 8005f8a:	2b80      	cmp	r3, #128	@ 0x80
 8005f8c:	d817      	bhi.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d01f      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8005f92:	2b40      	cmp	r3, #64	@ 0x40
 8005f94:	d113      	bne.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f9a:	3308      	adds	r3, #8
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f004 fdf3 	bl	800ab88 <RCCEx_PLL2_Config>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8005fa8:	e014      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005faa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fae:	3330      	adds	r3, #48	@ 0x30
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f004 fe81 	bl	800acb8 <RCCEx_PLL3_Config>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8005fbc:	e00a      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005fc4:	e006      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005fc6:	bf00      	nop
 8005fc8:	e004      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005fca:	bf00      	nop
 8005fcc:	e002      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005fce:	bf00      	nop
 8005fd0:	e000      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005fd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fd4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10c      	bne.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005fdc:	4b2f      	ldr	r3, [pc, #188]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005fde:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005fe2:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005fe6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fec:	4a2b      	ldr	r2, [pc, #172]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005fee:	430b      	orrs	r3, r1
 8005ff0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005ff4:	e003      	b.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ff6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ffa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ffe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006006:	f002 0308 	and.w	r3, r2, #8
 800600a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800600e:	2300      	movs	r3, #0
 8006010:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8006014:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8006018:	460b      	mov	r3, r1
 800601a:	4313      	orrs	r3, r2
 800601c:	d056      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800601e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006022:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006024:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006028:	d031      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x356>
 800602a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800602e:	d82a      	bhi.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006030:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006034:	d02d      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8006036:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800603a:	d824      	bhi.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800603c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006040:	d029      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8006042:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006046:	d81e      	bhi.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006048:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800604c:	d011      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800604e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006052:	d818      	bhi.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006054:	2b00      	cmp	r3, #0
 8006056:	d023      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800605c:	d113      	bne.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800605e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006062:	3308      	adds	r3, #8
 8006064:	4618      	mov	r0, r3
 8006066:	f004 fd8f 	bl	800ab88 <RCCEx_PLL2_Config>
 800606a:	4603      	mov	r3, r0
 800606c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8006070:	e017      	b.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006072:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006076:	3330      	adds	r3, #48	@ 0x30
 8006078:	4618      	mov	r0, r3
 800607a:	f004 fe1d 	bl	800acb8 <RCCEx_PLL3_Config>
 800607e:	4603      	mov	r3, r0
 8006080:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8006084:	e00d      	b.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800608c:	e009      	b.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800608e:	bf00      	nop
 8006090:	e007      	b.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006092:	bf00      	nop
 8006094:	e005      	b.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006096:	bf00      	nop
 8006098:	e003      	b.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800609a:	bf00      	nop
 800609c:	44020c00 	.word	0x44020c00
        break;
 80060a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060a2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d10c      	bne.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80060aa:	4bbb      	ldr	r3, [pc, #748]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80060ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80060b0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80060b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060ba:	4ab7      	ldr	r2, [pc, #732]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80060bc:	430b      	orrs	r3, r1
 80060be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80060c2:	e003      	b.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d4:	f002 0310 	and.w	r3, r2, #16
 80060d8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80060dc:	2300      	movs	r3, #0
 80060de:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80060e2:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 80060e6:	460b      	mov	r3, r1
 80060e8:	4313      	orrs	r3, r2
 80060ea:	d053      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 80060ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060f2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80060f6:	d031      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x424>
 80060f8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80060fc:	d82a      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80060fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006102:	d02d      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006104:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006108:	d824      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800610a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800610e:	d029      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8006110:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006114:	d81e      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006116:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800611a:	d011      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800611c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006120:	d818      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006122:	2b00      	cmp	r3, #0
 8006124:	d020      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8006126:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800612a:	d113      	bne.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800612c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006130:	3308      	adds	r3, #8
 8006132:	4618      	mov	r0, r3
 8006134:	f004 fd28 	bl	800ab88 <RCCEx_PLL2_Config>
 8006138:	4603      	mov	r3, r0
 800613a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800613e:	e014      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006140:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006144:	3330      	adds	r3, #48	@ 0x30
 8006146:	4618      	mov	r0, r3
 8006148:	f004 fdb6 	bl	800acb8 <RCCEx_PLL3_Config>
 800614c:	4603      	mov	r3, r0
 800614e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8006152:	e00a      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800615a:	e006      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800615c:	bf00      	nop
 800615e:	e004      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006160:	bf00      	nop
 8006162:	e002      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006164:	bf00      	nop
 8006166:	e000      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006168:	bf00      	nop
    }

    if (ret == HAL_OK)
 800616a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10c      	bne.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006172:	4b89      	ldr	r3, [pc, #548]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006174:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006178:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800617c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006182:	4a85      	ldr	r2, [pc, #532]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006184:	430b      	orrs	r3, r1
 8006186:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800618a:	e003      	b.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800618c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006190:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006194:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619c:	f002 0320 	and.w	r3, r2, #32
 80061a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80061a4:	2300      	movs	r3, #0
 80061a6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80061aa:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 80061ae:	460b      	mov	r3, r1
 80061b0:	4313      	orrs	r3, r2
 80061b2:	d053      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 80061b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061ba:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80061be:	d031      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 80061c0:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80061c4:	d82a      	bhi.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80061c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061ca:	d02d      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80061cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061d0:	d824      	bhi.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80061d2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80061d6:	d029      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80061d8:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80061dc:	d81e      	bhi.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80061de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061e2:	d011      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80061e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061e8:	d818      	bhi.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d020      	beq.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 80061ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061f2:	d113      	bne.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80061f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061f8:	3308      	adds	r3, #8
 80061fa:	4618      	mov	r0, r3
 80061fc:	f004 fcc4 	bl	800ab88 <RCCEx_PLL2_Config>
 8006200:	4603      	mov	r3, r0
 8006202:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8006206:	e014      	b.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006208:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800620c:	3330      	adds	r3, #48	@ 0x30
 800620e:	4618      	mov	r0, r3
 8006210:	f004 fd52 	bl	800acb8 <RCCEx_PLL3_Config>
 8006214:	4603      	mov	r3, r0
 8006216:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800621a:	e00a      	b.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006222:	e006      	b.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006224:	bf00      	nop
 8006226:	e004      	b.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006228:	bf00      	nop
 800622a:	e002      	b.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800622c:	bf00      	nop
 800622e:	e000      	b.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006230:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006232:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006236:	2b00      	cmp	r3, #0
 8006238:	d10c      	bne.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800623a:	4b57      	ldr	r3, [pc, #348]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800623c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006240:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8006244:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800624a:	4a53      	ldr	r2, [pc, #332]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800624c:	430b      	orrs	r3, r1
 800624e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006252:	e003      	b.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006254:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006258:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800625c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006264:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006268:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800626c:	2300      	movs	r3, #0
 800626e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006272:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8006276:	460b      	mov	r3, r1
 8006278:	4313      	orrs	r3, r2
 800627a:	d053      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 800627c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006282:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006286:	d031      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8006288:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800628c:	d82a      	bhi.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800628e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006292:	d02d      	beq.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8006294:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006298:	d824      	bhi.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800629a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800629e:	d029      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80062a0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80062a4:	d81e      	bhi.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80062a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80062aa:	d011      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80062ac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80062b0:	d818      	bhi.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d020      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80062b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062ba:	d113      	bne.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80062bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062c0:	3308      	adds	r3, #8
 80062c2:	4618      	mov	r0, r3
 80062c4:	f004 fc60 	bl	800ab88 <RCCEx_PLL2_Config>
 80062c8:	4603      	mov	r3, r0
 80062ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 80062ce:	e014      	b.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80062d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80062d4:	3330      	adds	r3, #48	@ 0x30
 80062d6:	4618      	mov	r0, r3
 80062d8:	f004 fcee 	bl	800acb8 <RCCEx_PLL3_Config>
 80062dc:	4603      	mov	r3, r0
 80062de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 80062e2:	e00a      	b.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062ea:	e006      	b.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80062ec:	bf00      	nop
 80062ee:	e004      	b.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80062f0:	bf00      	nop
 80062f2:	e002      	b.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80062f4:	bf00      	nop
 80062f6:	e000      	b.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80062f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062fa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d10c      	bne.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8006302:	4b25      	ldr	r3, [pc, #148]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006304:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006308:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 800630c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006312:	4a21      	ldr	r2, [pc, #132]	@ (8006398 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006314:	430b      	orrs	r3, r1
 8006316:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800631a:	e003      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800631c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006320:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006324:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006330:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8006334:	2300      	movs	r3, #0
 8006336:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800633a:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 800633e:	460b      	mov	r3, r1
 8006340:	4313      	orrs	r3, r2
 8006342:	d055      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8006344:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006348:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800634a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800634e:	d033      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8006350:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006354:	d82c      	bhi.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006356:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800635a:	d02f      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x684>
 800635c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006360:	d826      	bhi.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006362:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006366:	d02b      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8006368:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800636c:	d820      	bhi.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800636e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006372:	d013      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006374:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006378:	d81a      	bhi.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 800637a:	2b00      	cmp	r3, #0
 800637c:	d022      	beq.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 800637e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006382:	d115      	bne.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006384:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006388:	3308      	adds	r3, #8
 800638a:	4618      	mov	r0, r3
 800638c:	f004 fbfc 	bl	800ab88 <RCCEx_PLL2_Config>
 8006390:	4603      	mov	r3, r0
 8006392:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8006396:	e016      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8006398:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800639c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063a0:	3330      	adds	r3, #48	@ 0x30
 80063a2:	4618      	mov	r0, r3
 80063a4:	f004 fc88 	bl	800acb8 <RCCEx_PLL3_Config>
 80063a8:	4603      	mov	r3, r0
 80063aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 80063ae:	e00a      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80063b6:	e006      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80063b8:	bf00      	nop
 80063ba:	e004      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80063bc:	bf00      	nop
 80063be:	e002      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80063c0:	bf00      	nop
 80063c2:	e000      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80063c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10c      	bne.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 80063ce:	4bbb      	ldr	r3, [pc, #748]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80063d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80063d4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80063d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063de:	4ab7      	ldr	r2, [pc, #732]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80063e0:	430b      	orrs	r3, r1
 80063e2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80063e6:	e003      	b.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80063ec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 80063f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80063fc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8006400:	2300      	movs	r3, #0
 8006402:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8006406:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800640a:	460b      	mov	r3, r1
 800640c:	4313      	orrs	r3, r2
 800640e:	d053      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8006410:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006414:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006416:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800641a:	d031      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x748>
 800641c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006420:	d82a      	bhi.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006422:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006426:	d02d      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8006428:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800642c:	d824      	bhi.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800642e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006432:	d029      	beq.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8006434:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006438:	d81e      	bhi.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800643a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800643e:	d011      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8006440:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006444:	d818      	bhi.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006446:	2b00      	cmp	r3, #0
 8006448:	d020      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x754>
 800644a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800644e:	d113      	bne.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006450:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006454:	3308      	adds	r3, #8
 8006456:	4618      	mov	r0, r3
 8006458:	f004 fb96 	bl	800ab88 <RCCEx_PLL2_Config>
 800645c:	4603      	mov	r3, r0
 800645e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8006462:	e014      	b.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006464:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006468:	3330      	adds	r3, #48	@ 0x30
 800646a:	4618      	mov	r0, r3
 800646c:	f004 fc24 	bl	800acb8 <RCCEx_PLL3_Config>
 8006470:	4603      	mov	r3, r0
 8006472:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8006476:	e00a      	b.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800647e:	e006      	b.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006480:	bf00      	nop
 8006482:	e004      	b.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006484:	bf00      	nop
 8006486:	e002      	b.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006488:	bf00      	nop
 800648a:	e000      	b.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800648c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800648e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006492:	2b00      	cmp	r3, #0
 8006494:	d10c      	bne.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8006496:	4b89      	ldr	r3, [pc, #548]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006498:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800649c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80064a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064a6:	4a85      	ldr	r2, [pc, #532]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80064a8:	430b      	orrs	r3, r1
 80064aa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80064ae:	e003      	b.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064b4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 80064b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80064c4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80064c8:	2300      	movs	r3, #0
 80064ca:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80064ce:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80064d2:	460b      	mov	r3, r1
 80064d4:	4313      	orrs	r3, r2
 80064d6:	d055      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 80064d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064e0:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80064e4:	d031      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x812>
 80064e6:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80064ea:	d82a      	bhi.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80064ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064f0:	d02d      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x816>
 80064f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064f6:	d824      	bhi.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80064f8:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80064fc:	d029      	beq.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 80064fe:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006502:	d81e      	bhi.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006504:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006508:	d011      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800650a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800650e:	d818      	bhi.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006510:	2b00      	cmp	r3, #0
 8006512:	d020      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8006514:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006518:	d113      	bne.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800651a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800651e:	3308      	adds	r3, #8
 8006520:	4618      	mov	r0, r3
 8006522:	f004 fb31 	bl	800ab88 <RCCEx_PLL2_Config>
 8006526:	4603      	mov	r3, r0
 8006528:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800652c:	e014      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800652e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006532:	3330      	adds	r3, #48	@ 0x30
 8006534:	4618      	mov	r0, r3
 8006536:	f004 fbbf 	bl	800acb8 <RCCEx_PLL3_Config>
 800653a:	4603      	mov	r3, r0
 800653c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8006540:	e00a      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006548:	e006      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800654a:	bf00      	nop
 800654c:	e004      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800654e:	bf00      	nop
 8006550:	e002      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006552:	bf00      	nop
 8006554:	e000      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006556:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006558:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10d      	bne.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8006560:	4b56      	ldr	r3, [pc, #344]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006562:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006566:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 800656a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800656e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006572:	4a52      	ldr	r2, [pc, #328]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006574:	430b      	orrs	r3, r1
 8006576:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800657a:	e003      	b.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800657c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006580:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8006584:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800658c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006590:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006594:	2300      	movs	r3, #0
 8006596:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800659a:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800659e:	460b      	mov	r3, r1
 80065a0:	4313      	orrs	r3, r2
 80065a2:	d044      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 80065a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065ac:	2b05      	cmp	r3, #5
 80065ae:	d823      	bhi.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 80065b0:	a201      	add	r2, pc, #4	@ (adr r2, 80065b8 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80065b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b6:	bf00      	nop
 80065b8:	08006601 	.word	0x08006601
 80065bc:	080065d1 	.word	0x080065d1
 80065c0:	080065e5 	.word	0x080065e5
 80065c4:	08006601 	.word	0x08006601
 80065c8:	08006601 	.word	0x08006601
 80065cc:	08006601 	.word	0x08006601
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80065d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065d4:	3308      	adds	r3, #8
 80065d6:	4618      	mov	r0, r3
 80065d8:	f004 fad6 	bl	800ab88 <RCCEx_PLL2_Config>
 80065dc:	4603      	mov	r3, r0
 80065de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 80065e2:	e00e      	b.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80065e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065e8:	3330      	adds	r3, #48	@ 0x30
 80065ea:	4618      	mov	r0, r3
 80065ec:	f004 fb64 	bl	800acb8 <RCCEx_PLL3_Config>
 80065f0:	4603      	mov	r3, r0
 80065f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 80065f6:	e004      	b.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80065fe:	e000      	b.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8006600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006602:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10d      	bne.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800660a:	4b2c      	ldr	r3, [pc, #176]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800660c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006610:	f023 0107 	bic.w	r1, r3, #7
 8006614:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006618:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800661c:	4a27      	ldr	r2, [pc, #156]	@ (80066bc <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800661e:	430b      	orrs	r3, r1
 8006620:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006624:	e003      	b.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006626:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800662a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800662e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006636:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800663a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800663e:	2300      	movs	r3, #0
 8006640:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006644:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006648:	460b      	mov	r3, r1
 800664a:	4313      	orrs	r3, r2
 800664c:	d04f      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 800664e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006656:	2b50      	cmp	r3, #80	@ 0x50
 8006658:	d029      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x976>
 800665a:	2b50      	cmp	r3, #80	@ 0x50
 800665c:	d823      	bhi.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800665e:	2b40      	cmp	r3, #64	@ 0x40
 8006660:	d027      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8006662:	2b40      	cmp	r3, #64	@ 0x40
 8006664:	d81f      	bhi.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006666:	2b30      	cmp	r3, #48	@ 0x30
 8006668:	d025      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 800666a:	2b30      	cmp	r3, #48	@ 0x30
 800666c:	d81b      	bhi.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800666e:	2b20      	cmp	r3, #32
 8006670:	d00f      	beq.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006672:	2b20      	cmp	r3, #32
 8006674:	d817      	bhi.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006676:	2b00      	cmp	r3, #0
 8006678:	d022      	beq.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x988>
 800667a:	2b10      	cmp	r3, #16
 800667c:	d113      	bne.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800667e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006682:	3308      	adds	r3, #8
 8006684:	4618      	mov	r0, r3
 8006686:	f004 fa7f 	bl	800ab88 <RCCEx_PLL2_Config>
 800668a:	4603      	mov	r3, r0
 800668c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8006690:	e017      	b.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006692:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006696:	3330      	adds	r3, #48	@ 0x30
 8006698:	4618      	mov	r0, r3
 800669a:	f004 fb0d 	bl	800acb8 <RCCEx_PLL3_Config>
 800669e:	4603      	mov	r3, r0
 80066a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 80066a4:	e00d      	b.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80066ac:	e009      	b.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 80066ae:	bf00      	nop
 80066b0:	e007      	b.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 80066b2:	bf00      	nop
 80066b4:	e005      	b.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 80066b6:	bf00      	nop
 80066b8:	e003      	b.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 80066ba:	bf00      	nop
 80066bc:	44020c00 	.word	0x44020c00
        break;
 80066c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10d      	bne.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 80066ca:	4baf      	ldr	r3, [pc, #700]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80066cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80066d0:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80066d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066dc:	4aaa      	ldr	r2, [pc, #680]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80066de:	430b      	orrs	r3, r1
 80066e0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80066e4:	e003      	b.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80066ea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80066ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80066fa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80066fe:	2300      	movs	r3, #0
 8006700:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006704:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006708:	460b      	mov	r3, r1
 800670a:	4313      	orrs	r3, r2
 800670c:	d055      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800670e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006712:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006716:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800671a:	d031      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 800671c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006720:	d82a      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006722:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006726:	d02d      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8006728:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800672c:	d824      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800672e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006732:	d029      	beq.n	8006788 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8006734:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006738:	d81e      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800673a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800673e:	d011      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8006740:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006744:	d818      	bhi.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8006746:	2b00      	cmp	r3, #0
 8006748:	d020      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800674a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800674e:	d113      	bne.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006750:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006754:	3308      	adds	r3, #8
 8006756:	4618      	mov	r0, r3
 8006758:	f004 fa16 	bl	800ab88 <RCCEx_PLL2_Config>
 800675c:	4603      	mov	r3, r0
 800675e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006762:	e014      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006764:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006768:	3330      	adds	r3, #48	@ 0x30
 800676a:	4618      	mov	r0, r3
 800676c:	f004 faa4 	bl	800acb8 <RCCEx_PLL3_Config>
 8006770:	4603      	mov	r3, r0
 8006772:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006776:	e00a      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800677e:	e006      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006780:	bf00      	nop
 8006782:	e004      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006784:	bf00      	nop
 8006786:	e002      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8006788:	bf00      	nop
 800678a:	e000      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800678c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800678e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10d      	bne.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006796:	4b7c      	ldr	r3, [pc, #496]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800679c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80067a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067a8:	4a77      	ldr	r2, [pc, #476]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80067aa:	430b      	orrs	r3, r1
 80067ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80067b0:	e003      	b.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80067c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067ca:	2300      	movs	r3, #0
 80067cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80067d0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80067d4:	460b      	mov	r3, r1
 80067d6:	4313      	orrs	r3, r2
 80067d8:	d03d      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80067da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80067e6:	d01b      	beq.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 80067e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80067ec:	d814      	bhi.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80067ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067f2:	d017      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80067f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067f8:	d80e      	bhi.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d014      	beq.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 80067fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006802:	d109      	bne.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006804:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006808:	3330      	adds	r3, #48	@ 0x30
 800680a:	4618      	mov	r0, r3
 800680c:	f004 fa54 	bl	800acb8 <RCCEx_PLL3_Config>
 8006810:	4603      	mov	r3, r0
 8006812:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8006816:	e008      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800681e:	e004      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006820:	bf00      	nop
 8006822:	e002      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006824:	bf00      	nop
 8006826:	e000      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8006828:	bf00      	nop
    }

    if (ret == HAL_OK)
 800682a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10d      	bne.n	800684e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006832:	4b55      	ldr	r3, [pc, #340]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006834:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006838:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800683c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006844:	4a50      	ldr	r2, [pc, #320]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8006846:	430b      	orrs	r3, r1
 8006848:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800684c:	e003      	b.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800684e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006852:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006856:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800685a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006862:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006866:	2300      	movs	r3, #0
 8006868:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800686c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006870:	460b      	mov	r3, r1
 8006872:	4313      	orrs	r3, r2
 8006874:	d03d      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8006876:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800687a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800687e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006882:	d01b      	beq.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8006884:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006888:	d814      	bhi.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800688a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800688e:	d017      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8006890:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006894:	d80e      	bhi.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8006896:	2b00      	cmp	r3, #0
 8006898:	d014      	beq.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800689a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800689e:	d109      	bne.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80068a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068a4:	3330      	adds	r3, #48	@ 0x30
 80068a6:	4618      	mov	r0, r3
 80068a8:	f004 fa06 	bl	800acb8 <RCCEx_PLL3_Config>
 80068ac:	4603      	mov	r3, r0
 80068ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80068b2:	e008      	b.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80068ba:	e004      	b.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80068bc:	bf00      	nop
 80068be:	e002      	b.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80068c0:	bf00      	nop
 80068c2:	e000      	b.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 80068c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10d      	bne.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80068ce:	4b2e      	ldr	r3, [pc, #184]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80068d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80068d4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80068d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068e0:	4a29      	ldr	r2, [pc, #164]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80068e2:	430b      	orrs	r3, r1
 80068e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80068e8:	e003      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068ee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80068f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fa:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80068fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006902:	2300      	movs	r3, #0
 8006904:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006908:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800690c:	460b      	mov	r3, r1
 800690e:	4313      	orrs	r3, r2
 8006910:	d040      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8006912:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006916:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800691a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800691e:	d01b      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8006920:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006924:	d814      	bhi.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006926:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800692a:	d017      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800692c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006930:	d80e      	bhi.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8006932:	2b00      	cmp	r3, #0
 8006934:	d014      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8006936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800693a:	d109      	bne.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800693c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006940:	3330      	adds	r3, #48	@ 0x30
 8006942:	4618      	mov	r0, r3
 8006944:	f004 f9b8 	bl	800acb8 <RCCEx_PLL3_Config>
 8006948:	4603      	mov	r3, r0
 800694a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 800694e:	e008      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006956:	e004      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006958:	bf00      	nop
 800695a:	e002      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800695c:	bf00      	nop
 800695e:	e000      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8006960:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006962:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006966:	2b00      	cmp	r3, #0
 8006968:	d110      	bne.n	800698c <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800696a:	4b07      	ldr	r3, [pc, #28]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800696c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006970:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006974:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006978:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800697c:	4a02      	ldr	r2, [pc, #8]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800697e:	430b      	orrs	r3, r1
 8006980:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006984:	e006      	b.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8006986:	bf00      	nop
 8006988:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800698c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006990:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006994:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699c:	2100      	movs	r1, #0
 800699e:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80069a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80069aa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80069ae:	460b      	mov	r3, r1
 80069b0:	4313      	orrs	r3, r2
 80069b2:	d03d      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 80069b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80069c0:	d01b      	beq.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 80069c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80069c6:	d814      	bhi.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80069c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80069cc:	d017      	beq.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 80069ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80069d2:	d80e      	bhi.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d014      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 80069d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069dc:	d109      	bne.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80069de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069e2:	3330      	adds	r3, #48	@ 0x30
 80069e4:	4618      	mov	r0, r3
 80069e6:	f004 f967 	bl	800acb8 <RCCEx_PLL3_Config>
 80069ea:	4603      	mov	r3, r0
 80069ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 80069f0:	e008      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80069f8:	e004      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80069fa:	bf00      	nop
 80069fc:	e002      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80069fe:	bf00      	nop
 8006a00:	e000      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8006a02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a04:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d10d      	bne.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006a0c:	4bbe      	ldr	r3, [pc, #760]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006a0e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a12:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006a16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a1e:	4aba      	ldr	r2, [pc, #744]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006a20:	430b      	orrs	r3, r1
 8006a22:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006a26:	e003      	b.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a28:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a2c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8006a30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a38:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006a3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a40:	2300      	movs	r3, #0
 8006a42:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006a46:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	d035      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8006a50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a5c:	d015      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8006a5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a62:	d80e      	bhi.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d012      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8006a68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a6c:	d109      	bne.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a72:	3330      	adds	r3, #48	@ 0x30
 8006a74:	4618      	mov	r0, r3
 8006a76:	f004 f91f 	bl	800acb8 <RCCEx_PLL3_Config>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8006a80:	e006      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a88:	e002      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8006a8a:	bf00      	nop
 8006a8c:	e000      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8006a8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10d      	bne.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8006a98:	4b9b      	ldr	r3, [pc, #620]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006a9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a9e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8006aa2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006aa6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006aaa:	4a97      	ldr	r2, [pc, #604]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006aac:	430b      	orrs	r3, r1
 8006aae:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006ab2:	e003      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ab8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006abc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8006aca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ace:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ad2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	d00e      	beq.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8006adc:	4b8a      	ldr	r3, [pc, #552]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006ade:	69db      	ldr	r3, [r3, #28]
 8006ae0:	4a89      	ldr	r2, [pc, #548]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006ae2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006ae6:	61d3      	str	r3, [r2, #28]
 8006ae8:	4b87      	ldr	r3, [pc, #540]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006aea:	69d9      	ldr	r1, [r3, #28]
 8006aec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006af0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006af4:	4a84      	ldr	r2, [pc, #528]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006af6:	430b      	orrs	r3, r1
 8006af8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006afa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b02:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006b06:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006b10:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006b14:	460b      	mov	r3, r1
 8006b16:	4313      	orrs	r3, r2
 8006b18:	d055      	beq.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8006b1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b1e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006b22:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006b26:	d031      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8006b28:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006b2c:	d82a      	bhi.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b32:	d02d      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8006b34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b38:	d824      	bhi.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006b3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b3e:	d029      	beq.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8006b40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b44:	d81e      	bhi.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006b46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b4a:	d011      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8006b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b50:	d818      	bhi.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d020      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8006b56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b5a:	d113      	bne.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b60:	3308      	adds	r3, #8
 8006b62:	4618      	mov	r0, r3
 8006b64:	f004 f810 	bl	800ab88 <RCCEx_PLL2_Config>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006b6e:	e014      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006b70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b74:	3330      	adds	r3, #48	@ 0x30
 8006b76:	4618      	mov	r0, r3
 8006b78:	f004 f89e 	bl	800acb8 <RCCEx_PLL3_Config>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006b82:	e00a      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006b8a:	e006      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006b8c:	bf00      	nop
 8006b8e:	e004      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006b90:	bf00      	nop
 8006b92:	e002      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006b94:	bf00      	nop
 8006b96:	e000      	b.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8006b98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b9a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10d      	bne.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006ba2:	4b59      	ldr	r3, [pc, #356]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006ba4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006ba8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006bac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bb0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006bb4:	4a54      	ldr	r2, [pc, #336]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006bb6:	430b      	orrs	r3, r1
 8006bb8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006bbc:	e003      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bbe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006bc2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006bc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006bd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bdc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006be0:	460b      	mov	r3, r1
 8006be2:	4313      	orrs	r3, r2
 8006be4:	d055      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8006be6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006bee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006bf2:	d031      	beq.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8006bf4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006bf8:	d82a      	bhi.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8006bfa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bfe:	d02d      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8006c00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c04:	d824      	bhi.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8006c06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c0a:	d029      	beq.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8006c0c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c10:	d81e      	bhi.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8006c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c16:	d011      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8006c18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c1c:	d818      	bhi.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d020      	beq.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006c22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c26:	d113      	bne.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c2c:	3308      	adds	r3, #8
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f003 ffaa 	bl	800ab88 <RCCEx_PLL2_Config>
 8006c34:	4603      	mov	r3, r0
 8006c36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8006c3a:	e014      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c40:	3330      	adds	r3, #48	@ 0x30
 8006c42:	4618      	mov	r0, r3
 8006c44:	f004 f838 	bl	800acb8 <RCCEx_PLL3_Config>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8006c4e:	e00a      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006c56:	e006      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006c58:	bf00      	nop
 8006c5a:	e004      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006c5c:	bf00      	nop
 8006c5e:	e002      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006c60:	bf00      	nop
 8006c62:	e000      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8006c64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10d      	bne.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006c6e:	4b26      	ldr	r3, [pc, #152]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006c70:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006c74:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006c78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c7c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c80:	4a21      	ldr	r2, [pc, #132]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8006c82:	430b      	orrs	r3, r1
 8006c84:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006c88:	e003      	b.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c8a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c8e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8006c92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8006ca0:	f003 0320 	and.w	r3, r3, #32
 8006ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ca8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006cac:	460b      	mov	r3, r1
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	d057      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8006cb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cb6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006cba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006cbe:	d033      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8006cc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006cc4:	d82c      	bhi.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8006cc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006cca:	d02f      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8006ccc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006cd0:	d826      	bhi.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8006cd2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006cd6:	d02b      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8006cd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006cdc:	d820      	bhi.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8006cde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ce2:	d013      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006ce4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ce8:	d81a      	bhi.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d022      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8006cee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cf2:	d115      	bne.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006cf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cf8:	3308      	adds	r3, #8
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f003 ff44 	bl	800ab88 <RCCEx_PLL2_Config>
 8006d00:	4603      	mov	r3, r0
 8006d02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8006d06:	e016      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8006d08:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d10:	3330      	adds	r3, #48	@ 0x30
 8006d12:	4618      	mov	r0, r3
 8006d14:	f003 ffd0 	bl	800acb8 <RCCEx_PLL3_Config>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8006d1e:	e00a      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d26:	e006      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006d28:	bf00      	nop
 8006d2a:	e004      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006d2c:	bf00      	nop
 8006d2e:	e002      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006d30:	bf00      	nop
 8006d32:	e000      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8006d34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d36:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10d      	bne.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8006d3e:	4bbb      	ldr	r3, [pc, #748]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006d40:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006d44:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006d48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d4c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006d50:	4ab6      	ldr	r2, [pc, #728]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006d52:	430b      	orrs	r3, r1
 8006d54:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006d58:	e003      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d5a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d5e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8006d62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8006d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006d78:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	d055      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8006d82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d86:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d8a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006d8e:	d031      	beq.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8006d90:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006d94:	d82a      	bhi.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006d96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d9a:	d02d      	beq.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8006d9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006da0:	d824      	bhi.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006da2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006da6:	d029      	beq.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8006da8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006dac:	d81e      	bhi.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006dae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006db2:	d011      	beq.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8006db4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006db8:	d818      	bhi.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d020      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8006dbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dc2:	d113      	bne.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006dc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006dc8:	3308      	adds	r3, #8
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f003 fedc 	bl	800ab88 <RCCEx_PLL2_Config>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8006dd6:	e014      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ddc:	3330      	adds	r3, #48	@ 0x30
 8006dde:	4618      	mov	r0, r3
 8006de0:	f003 ff6a 	bl	800acb8 <RCCEx_PLL3_Config>
 8006de4:	4603      	mov	r3, r0
 8006de6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8006dea:	e00a      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006df2:	e006      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8006df4:	bf00      	nop
 8006df6:	e004      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8006df8:	bf00      	nop
 8006dfa:	e002      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8006dfc:	bf00      	nop
 8006dfe:	e000      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8006e00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d10d      	bne.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8006e0a:	4b88      	ldr	r3, [pc, #544]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006e0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006e10:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8006e14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e18:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006e1c:	4a83      	ldr	r2, [pc, #524]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006e1e:	430b      	orrs	r3, r1
 8006e20:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006e24:	e003      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e2a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8006e2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e36:	2100      	movs	r1, #0
 8006e38:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8006e3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006e44:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006e48:	460b      	mov	r3, r1
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	d055      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8006e4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e52:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006e56:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006e5a:	d031      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8006e5c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006e60:	d82a      	bhi.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8006e62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e66:	d02d      	beq.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8006e68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e6c:	d824      	bhi.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8006e6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006e72:	d029      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8006e74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006e78:	d81e      	bhi.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8006e7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e7e:	d011      	beq.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8006e80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e84:	d818      	bhi.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d020      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8006e8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e8e:	d113      	bne.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006e90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e94:	3308      	adds	r3, #8
 8006e96:	4618      	mov	r0, r3
 8006e98:	f003 fe76 	bl	800ab88 <RCCEx_PLL2_Config>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8006ea2:	e014      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ea4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ea8:	3330      	adds	r3, #48	@ 0x30
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f003 ff04 	bl	800acb8 <RCCEx_PLL3_Config>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8006eb6:	e00a      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006ebe:	e006      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006ec0:	bf00      	nop
 8006ec2:	e004      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006ec4:	bf00      	nop
 8006ec6:	e002      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006ec8:	bf00      	nop
 8006eca:	e000      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8006ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ece:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10d      	bne.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8006ed6:	4b55      	ldr	r3, [pc, #340]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006ed8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006edc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006ee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ee4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006ee8:	4a50      	ldr	r2, [pc, #320]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006eea:	430b      	orrs	r3, r1
 8006eec:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006ef0:	e003      	b.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ef2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ef6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8006efa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f02:	2100      	movs	r1, #0
 8006f04:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8006f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006f10:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006f14:	460b      	mov	r3, r1
 8006f16:	4313      	orrs	r3, r2
 8006f18:	d055      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8006f1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f1e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006f22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f26:	d031      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8006f28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f2c:	d82a      	bhi.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f32:	d02d      	beq.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8006f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f38:	d824      	bhi.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006f3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f3e:	d029      	beq.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8006f40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f44:	d81e      	bhi.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006f46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f4a:	d011      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8006f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f50:	d818      	bhi.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d020      	beq.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8006f56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f5a:	d113      	bne.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006f5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f60:	3308      	adds	r3, #8
 8006f62:	4618      	mov	r0, r3
 8006f64:	f003 fe10 	bl	800ab88 <RCCEx_PLL2_Config>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8006f6e:	e014      	b.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006f70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f74:	3330      	adds	r3, #48	@ 0x30
 8006f76:	4618      	mov	r0, r3
 8006f78:	f003 fe9e 	bl	800acb8 <RCCEx_PLL3_Config>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8006f82:	e00a      	b.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006f8a:	e006      	b.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006f8c:	bf00      	nop
 8006f8e:	e004      	b.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006f90:	bf00      	nop
 8006f92:	e002      	b.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006f94:	bf00      	nop
 8006f96:	e000      	b.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8006f98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f9a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10d      	bne.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8006fa2:	4b22      	ldr	r3, [pc, #136]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006fa4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006fa8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006fac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fb0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006fb4:	4a1d      	ldr	r2, [pc, #116]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006fb6:	430b      	orrs	r3, r1
 8006fb8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006fbc:	e003      	b.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fbe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006fc2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006fc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fce:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006fd2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006fdc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	d055      	beq.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006fe6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006fee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006ff2:	d035      	beq.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8006ff4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006ff8:	d82e      	bhi.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8006ffa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ffe:	d031      	beq.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8007000:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007004:	d828      	bhi.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8007006:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800700a:	d01b      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 800700c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007010:	d822      	bhi.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8007012:	2b00      	cmp	r3, #0
 8007014:	d003      	beq.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8007016:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800701a:	d009      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 800701c:	e01c      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800701e:	4b03      	ldr	r3, [pc, #12]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007022:	4a02      	ldr	r2, [pc, #8]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007024:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007028:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800702a:	e01c      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 800702c:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007030:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007034:	3308      	adds	r3, #8
 8007036:	4618      	mov	r0, r3
 8007038:	f003 fda6 	bl	800ab88 <RCCEx_PLL2_Config>
 800703c:	4603      	mov	r3, r0
 800703e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007042:	e010      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007044:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007048:	3330      	adds	r3, #48	@ 0x30
 800704a:	4618      	mov	r0, r3
 800704c:	f003 fe34 	bl	800acb8 <RCCEx_PLL3_Config>
 8007050:	4603      	mov	r3, r0
 8007052:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007056:	e006      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800705e:	e002      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8007060:	bf00      	nop
 8007062:	e000      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8007064:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007066:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10d      	bne.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800706e:	4bc3      	ldr	r3, [pc, #780]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007070:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007074:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007078:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800707c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007080:	4abe      	ldr	r2, [pc, #760]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007082:	430b      	orrs	r3, r1
 8007084:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007088:	e003      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800708a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800708e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8007092:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800709a:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800709e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80070a2:	2300      	movs	r3, #0
 80070a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80070a8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80070ac:	460b      	mov	r3, r1
 80070ae:	4313      	orrs	r3, r2
 80070b0:	d051      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80070b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80070ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070be:	d033      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80070c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070c4:	d82c      	bhi.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80070c6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80070ca:	d02d      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 80070cc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80070d0:	d826      	bhi.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80070d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070d6:	d019      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 80070d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070dc:	d820      	bhi.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d003      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 80070e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80070e6:	d007      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 80070e8:	e01a      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070ea:	4ba4      	ldr	r3, [pc, #656]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80070ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ee:	4aa3      	ldr	r2, [pc, #652]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80070f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070f4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80070f6:	e018      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80070f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070fc:	3308      	adds	r3, #8
 80070fe:	4618      	mov	r0, r3
 8007100:	f003 fd42 	bl	800ab88 <RCCEx_PLL2_Config>
 8007104:	4603      	mov	r3, r0
 8007106:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800710a:	e00e      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800710c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007110:	3330      	adds	r3, #48	@ 0x30
 8007112:	4618      	mov	r0, r3
 8007114:	f003 fdd0 	bl	800acb8 <RCCEx_PLL3_Config>
 8007118:	4603      	mov	r3, r0
 800711a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800711e:	e004      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007126:	e000      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8007128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800712a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10d      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8007132:	4b92      	ldr	r3, [pc, #584]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007134:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007138:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 800713c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007140:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007144:	4a8d      	ldr	r2, [pc, #564]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007146:	430b      	orrs	r3, r1
 8007148:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800714c:	e003      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800714e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007152:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8007156:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800715a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007162:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007164:	2300      	movs	r3, #0
 8007166:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007168:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800716c:	460b      	mov	r3, r1
 800716e:	4313      	orrs	r3, r2
 8007170:	d032      	beq.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8007172:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007176:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800717a:	2b05      	cmp	r3, #5
 800717c:	d80f      	bhi.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x1466>
 800717e:	2b03      	cmp	r3, #3
 8007180:	d211      	bcs.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8007182:	2b01      	cmp	r3, #1
 8007184:	d911      	bls.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8007186:	2b02      	cmp	r3, #2
 8007188:	d109      	bne.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800718a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800718e:	3308      	adds	r3, #8
 8007190:	4618      	mov	r0, r3
 8007192:	f003 fcf9 	bl	800ab88 <RCCEx_PLL2_Config>
 8007196:	4603      	mov	r3, r0
 8007198:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800719c:	e006      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80071a4:	e002      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 80071a6:	bf00      	nop
 80071a8:	e000      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 80071aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071ac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10d      	bne.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80071b4:	4b71      	ldr	r3, [pc, #452]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80071b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071ba:	f023 0107 	bic.w	r1, r3, #7
 80071be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80071c6:	4a6d      	ldr	r2, [pc, #436]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80071c8:	430b      	orrs	r3, r1
 80071ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80071ce:	e003      	b.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80071d4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80071d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e0:	2100      	movs	r1, #0
 80071e2:	6739      	str	r1, [r7, #112]	@ 0x70
 80071e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071e8:	677b      	str	r3, [r7, #116]	@ 0x74
 80071ea:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80071ee:	460b      	mov	r3, r1
 80071f0:	4313      	orrs	r3, r2
 80071f2:	d024      	beq.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80071f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d005      	beq.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8007200:	2b08      	cmp	r3, #8
 8007202:	d005      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800720a:	e002      	b.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800720c:	bf00      	nop
 800720e:	e000      	b.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8007210:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007212:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007216:	2b00      	cmp	r3, #0
 8007218:	d10d      	bne.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800721a:	4b58      	ldr	r3, [pc, #352]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800721c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007220:	f023 0108 	bic.w	r1, r3, #8
 8007224:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007228:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800722c:	4a53      	ldr	r2, [pc, #332]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800722e:	430b      	orrs	r3, r1
 8007230:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007234:	e003      	b.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007236:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800723a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800723e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007246:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800724a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800724c:	2300      	movs	r3, #0
 800724e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007250:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007254:	460b      	mov	r3, r1
 8007256:	4313      	orrs	r3, r2
 8007258:	f000 80b9 	beq.w	80073ce <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800725c:	4b48      	ldr	r3, [pc, #288]	@ (8007380 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800725e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007260:	4a47      	ldr	r2, [pc, #284]	@ (8007380 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007262:	f043 0301 	orr.w	r3, r3, #1
 8007266:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007268:	f7fa fd04 	bl	8001c74 <HAL_GetTick>
 800726c:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007270:	e00b      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007272:	f7fa fcff 	bl	8001c74 <HAL_GetTick>
 8007276:	4602      	mov	r2, r0
 8007278:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800727c:	1ad3      	subs	r3, r2, r3
 800727e:	2b02      	cmp	r3, #2
 8007280:	d903      	bls.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007288:	e005      	b.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800728a:	4b3d      	ldr	r3, [pc, #244]	@ (8007380 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800728c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	2b00      	cmp	r3, #0
 8007294:	d0ed      	beq.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8007296:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800729a:	2b00      	cmp	r3, #0
 800729c:	f040 8093 	bne.w	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80072a0:	4b36      	ldr	r3, [pc, #216]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80072a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072aa:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80072ae:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d023      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 80072b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072ba:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 80072be:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d01b      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80072c6:	4b2d      	ldr	r3, [pc, #180]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80072c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072d0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072d4:	4b29      	ldr	r3, [pc, #164]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80072d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072da:	4a28      	ldr	r2, [pc, #160]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80072dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80072e4:	4b25      	ldr	r3, [pc, #148]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80072e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072ea:	4a24      	ldr	r2, [pc, #144]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80072ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80072f4:	4a21      	ldr	r2, [pc, #132]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80072f6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80072fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80072fe:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d019      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800730a:	f7fa fcb3 	bl	8001c74 <HAL_GetTick>
 800730e:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007312:	e00d      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007314:	f7fa fcae 	bl	8001c74 <HAL_GetTick>
 8007318:	4602      	mov	r2, r0
 800731a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800731e:	1ad2      	subs	r2, r2, r3
 8007320:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007324:	429a      	cmp	r2, r3
 8007326:	d903      	bls.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 800732e:	e006      	b.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007330:	4b12      	ldr	r3, [pc, #72]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007332:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007336:	f003 0302 	and.w	r3, r3, #2
 800733a:	2b00      	cmp	r3, #0
 800733c:	d0ea      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 800733e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007342:	2b00      	cmp	r3, #0
 8007344:	d13a      	bne.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007346:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800734a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800734e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007352:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007356:	d115      	bne.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8007358:	4b08      	ldr	r3, [pc, #32]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800735a:	69db      	ldr	r3, [r3, #28]
 800735c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007360:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007364:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007368:	091b      	lsrs	r3, r3, #4
 800736a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800736e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007372:	4a02      	ldr	r2, [pc, #8]	@ (800737c <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007374:	430b      	orrs	r3, r1
 8007376:	61d3      	str	r3, [r2, #28]
 8007378:	e00a      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 800737a:	bf00      	nop
 800737c:	44020c00 	.word	0x44020c00
 8007380:	44020800 	.word	0x44020800
 8007384:	4b9f      	ldr	r3, [pc, #636]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007386:	69db      	ldr	r3, [r3, #28]
 8007388:	4a9e      	ldr	r2, [pc, #632]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800738a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800738e:	61d3      	str	r3, [r2, #28]
 8007390:	4b9c      	ldr	r3, [pc, #624]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007392:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007396:	4a9b      	ldr	r2, [pc, #620]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007398:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800739c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80073a0:	4b98      	ldr	r3, [pc, #608]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80073a2:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80073a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073aa:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80073ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073b2:	4a94      	ldr	r2, [pc, #592]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80073b4:	430b      	orrs	r3, r1
 80073b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80073ba:	e008      	b.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073bc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80073c0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 80073c4:	e003      	b.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80073ca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80073ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d6:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80073da:	663b      	str	r3, [r7, #96]	@ 0x60
 80073dc:	2300      	movs	r3, #0
 80073de:	667b      	str	r3, [r7, #100]	@ 0x64
 80073e0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80073e4:	460b      	mov	r3, r1
 80073e6:	4313      	orrs	r3, r2
 80073e8:	d035      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80073ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80073f2:	2b30      	cmp	r3, #48	@ 0x30
 80073f4:	d014      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 80073f6:	2b30      	cmp	r3, #48	@ 0x30
 80073f8:	d80e      	bhi.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 80073fa:	2b20      	cmp	r3, #32
 80073fc:	d012      	beq.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 80073fe:	2b20      	cmp	r3, #32
 8007400:	d80a      	bhi.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007402:	2b00      	cmp	r3, #0
 8007404:	d010      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8007406:	2b10      	cmp	r3, #16
 8007408:	d106      	bne.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800740a:	4b7e      	ldr	r3, [pc, #504]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800740c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800740e:	4a7d      	ldr	r2, [pc, #500]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007414:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8007416:	e008      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800741e:	e004      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007420:	bf00      	nop
 8007422:	e002      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007424:	bf00      	nop
 8007426:	e000      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007428:	bf00      	nop
    }

    if (ret == HAL_OK)
 800742a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10d      	bne.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007432:	4b74      	ldr	r3, [pc, #464]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007434:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007438:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800743c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007440:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007444:	4a6f      	ldr	r2, [pc, #444]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007446:	430b      	orrs	r3, r1
 8007448:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800744c:	e003      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800744e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007452:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007456:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007462:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007464:	2300      	movs	r3, #0
 8007466:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007468:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800746c:	460b      	mov	r3, r1
 800746e:	4313      	orrs	r3, r2
 8007470:	d033      	beq.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8007472:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007476:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 800747e:	2b40      	cmp	r3, #64	@ 0x40
 8007480:	d007      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8007482:	e010      	b.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007484:	4b5f      	ldr	r3, [pc, #380]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007488:	4a5e      	ldr	r2, [pc, #376]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800748a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800748e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8007490:	e00d      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007492:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007496:	3308      	adds	r3, #8
 8007498:	4618      	mov	r0, r3
 800749a:	f003 fb75 	bl	800ab88 <RCCEx_PLL2_Config>
 800749e:	4603      	mov	r3, r0
 80074a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80074a4:	e003      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80074ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d10d      	bne.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 80074b6:	4b53      	ldr	r3, [pc, #332]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80074b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80074bc:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80074c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074c4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80074c8:	4a4e      	ldr	r2, [pc, #312]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80074ca:	430b      	orrs	r3, r1
 80074cc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80074d0:	e003      	b.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80074d6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80074da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80074e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80074e8:	2300      	movs	r3, #0
 80074ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80074ec:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80074f0:	460b      	mov	r3, r1
 80074f2:	4313      	orrs	r3, r2
 80074f4:	d033      	beq.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 80074f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074fa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d002      	beq.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8007502:	2b80      	cmp	r3, #128	@ 0x80
 8007504:	d007      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8007506:	e010      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007508:	4b3e      	ldr	r3, [pc, #248]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800750a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800750c:	4a3d      	ldr	r2, [pc, #244]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800750e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007512:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8007514:	e00d      	b.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007516:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800751a:	3308      	adds	r3, #8
 800751c:	4618      	mov	r0, r3
 800751e:	f003 fb33 	bl	800ab88 <RCCEx_PLL2_Config>
 8007522:	4603      	mov	r3, r0
 8007524:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8007528:	e003      	b.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007530:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007532:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007536:	2b00      	cmp	r3, #0
 8007538:	d10d      	bne.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 800753a:	4b32      	ldr	r3, [pc, #200]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800753c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007540:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8007544:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007548:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800754c:	4a2d      	ldr	r2, [pc, #180]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800754e:	430b      	orrs	r3, r1
 8007550:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007554:	e003      	b.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007556:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800755a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800755e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007566:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800756a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800756c:	2300      	movs	r3, #0
 800756e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007570:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007574:	460b      	mov	r3, r1
 8007576:	4313      	orrs	r3, r2
 8007578:	d04a      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 800757a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800757e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007582:	2b04      	cmp	r3, #4
 8007584:	d827      	bhi.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8007586:	a201      	add	r2, pc, #4	@ (adr r2, 800758c <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8007588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758c:	080075a1 	.word	0x080075a1
 8007590:	080075af 	.word	0x080075af
 8007594:	080075c3 	.word	0x080075c3
 8007598:	080075df 	.word	0x080075df
 800759c:	080075df 	.word	0x080075df
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075a0:	4b18      	ldr	r3, [pc, #96]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80075a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a4:	4a17      	ldr	r2, [pc, #92]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80075a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075aa:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80075ac:	e018      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80075ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075b2:	3308      	adds	r3, #8
 80075b4:	4618      	mov	r0, r3
 80075b6:	f003 fae7 	bl	800ab88 <RCCEx_PLL2_Config>
 80075ba:	4603      	mov	r3, r0
 80075bc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80075c0:	e00e      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80075c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075c6:	3330      	adds	r3, #48	@ 0x30
 80075c8:	4618      	mov	r0, r3
 80075ca:	f003 fb75 	bl	800acb8 <RCCEx_PLL3_Config>
 80075ce:	4603      	mov	r3, r0
 80075d0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80075d4:	e004      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80075dc:	e000      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 80075de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10f      	bne.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80075e8:	4b06      	ldr	r3, [pc, #24]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80075ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075ee:	f023 0107 	bic.w	r1, r3, #7
 80075f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075fa:	4a02      	ldr	r2, [pc, #8]	@ (8007604 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80075fc:	430b      	orrs	r3, r1
 80075fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007602:	e005      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8007604:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007608:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800760c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007610:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007618:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800761c:	643b      	str	r3, [r7, #64]	@ 0x40
 800761e:	2300      	movs	r3, #0
 8007620:	647b      	str	r3, [r7, #68]	@ 0x44
 8007622:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007626:	460b      	mov	r3, r1
 8007628:	4313      	orrs	r3, r2
 800762a:	f000 8081 	beq.w	8007730 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800762e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007632:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007636:	2b20      	cmp	r3, #32
 8007638:	d85f      	bhi.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 800763a:	a201      	add	r2, pc, #4	@ (adr r2, 8007640 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 800763c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007640:	080076c5 	.word	0x080076c5
 8007644:	080076fb 	.word	0x080076fb
 8007648:	080076fb 	.word	0x080076fb
 800764c:	080076fb 	.word	0x080076fb
 8007650:	080076fb 	.word	0x080076fb
 8007654:	080076fb 	.word	0x080076fb
 8007658:	080076fb 	.word	0x080076fb
 800765c:	080076fb 	.word	0x080076fb
 8007660:	080076d3 	.word	0x080076d3
 8007664:	080076fb 	.word	0x080076fb
 8007668:	080076fb 	.word	0x080076fb
 800766c:	080076fb 	.word	0x080076fb
 8007670:	080076fb 	.word	0x080076fb
 8007674:	080076fb 	.word	0x080076fb
 8007678:	080076fb 	.word	0x080076fb
 800767c:	080076fb 	.word	0x080076fb
 8007680:	080076e7 	.word	0x080076e7
 8007684:	080076fb 	.word	0x080076fb
 8007688:	080076fb 	.word	0x080076fb
 800768c:	080076fb 	.word	0x080076fb
 8007690:	080076fb 	.word	0x080076fb
 8007694:	080076fb 	.word	0x080076fb
 8007698:	080076fb 	.word	0x080076fb
 800769c:	080076fb 	.word	0x080076fb
 80076a0:	08007703 	.word	0x08007703
 80076a4:	080076fb 	.word	0x080076fb
 80076a8:	080076fb 	.word	0x080076fb
 80076ac:	080076fb 	.word	0x080076fb
 80076b0:	080076fb 	.word	0x080076fb
 80076b4:	080076fb 	.word	0x080076fb
 80076b8:	080076fb 	.word	0x080076fb
 80076bc:	080076fb 	.word	0x080076fb
 80076c0:	08007703 	.word	0x08007703
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076c4:	4bab      	ldr	r3, [pc, #684]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80076c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c8:	4aaa      	ldr	r2, [pc, #680]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80076ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076ce:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80076d0:	e018      	b.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80076d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076d6:	3308      	adds	r3, #8
 80076d8:	4618      	mov	r0, r3
 80076da:	f003 fa55 	bl	800ab88 <RCCEx_PLL2_Config>
 80076de:	4603      	mov	r3, r0
 80076e0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80076e4:	e00e      	b.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80076e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076ea:	3330      	adds	r3, #48	@ 0x30
 80076ec:	4618      	mov	r0, r3
 80076ee:	f003 fae3 	bl	800acb8 <RCCEx_PLL3_Config>
 80076f2:	4603      	mov	r3, r0
 80076f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80076f8:	e004      	b.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007700:	e000      	b.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8007702:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007704:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007708:	2b00      	cmp	r3, #0
 800770a:	d10d      	bne.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800770c:	4b99      	ldr	r3, [pc, #612]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800770e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007712:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007716:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800771a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800771e:	4a95      	ldr	r2, [pc, #596]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007720:	430b      	orrs	r3, r1
 8007722:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007726:	e003      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007728:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800772c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007730:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007738:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800773c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800773e:	2300      	movs	r3, #0
 8007740:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007742:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007746:	460b      	mov	r3, r1
 8007748:	4313      	orrs	r3, r2
 800774a:	d04e      	beq.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800774c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007750:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007754:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007758:	d02e      	beq.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 800775a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800775e:	d827      	bhi.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007760:	2bc0      	cmp	r3, #192	@ 0xc0
 8007762:	d02b      	beq.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8007764:	2bc0      	cmp	r3, #192	@ 0xc0
 8007766:	d823      	bhi.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007768:	2b80      	cmp	r3, #128	@ 0x80
 800776a:	d017      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 800776c:	2b80      	cmp	r3, #128	@ 0x80
 800776e:	d81f      	bhi.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8007774:	2b40      	cmp	r3, #64	@ 0x40
 8007776:	d007      	beq.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8007778:	e01a      	b.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800777a:	4b7e      	ldr	r3, [pc, #504]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800777c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777e:	4a7d      	ldr	r2, [pc, #500]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007780:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007784:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8007786:	e01a      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007788:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800778c:	3308      	adds	r3, #8
 800778e:	4618      	mov	r0, r3
 8007790:	f003 f9fa 	bl	800ab88 <RCCEx_PLL2_Config>
 8007794:	4603      	mov	r3, r0
 8007796:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800779a:	e010      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800779c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077a0:	3330      	adds	r3, #48	@ 0x30
 80077a2:	4618      	mov	r0, r3
 80077a4:	f003 fa88 	bl	800acb8 <RCCEx_PLL3_Config>
 80077a8:	4603      	mov	r3, r0
 80077aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80077ae:	e006      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80077b6:	e002      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 80077b8:	bf00      	nop
 80077ba:	e000      	b.n	80077be <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 80077bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d10d      	bne.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80077c6:	4b6b      	ldr	r3, [pc, #428]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80077c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80077cc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80077d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80077d8:	4a66      	ldr	r2, [pc, #408]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80077da:	430b      	orrs	r3, r1
 80077dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80077e0:	e003      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80077e6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80077ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80077f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80077f8:	2300      	movs	r3, #0
 80077fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80077fc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007800:	460b      	mov	r3, r1
 8007802:	4313      	orrs	r3, r2
 8007804:	d055      	beq.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8007806:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800780a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800780e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007812:	d031      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8007814:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007818:	d82a      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800781a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800781e:	d02d      	beq.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8007820:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007824:	d824      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007826:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800782a:	d029      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 800782c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007830:	d81e      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8007832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007836:	d011      	beq.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8007838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800783c:	d818      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800783e:	2b00      	cmp	r3, #0
 8007840:	d020      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8007842:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007846:	d113      	bne.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007848:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800784c:	3308      	adds	r3, #8
 800784e:	4618      	mov	r0, r3
 8007850:	f003 f99a 	bl	800ab88 <RCCEx_PLL2_Config>
 8007854:	4603      	mov	r3, r0
 8007856:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800785a:	e014      	b.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800785c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007860:	3330      	adds	r3, #48	@ 0x30
 8007862:	4618      	mov	r0, r3
 8007864:	f003 fa28 	bl	800acb8 <RCCEx_PLL3_Config>
 8007868:	4603      	mov	r3, r0
 800786a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800786e:	e00a      	b.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007876:	e006      	b.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007878:	bf00      	nop
 800787a:	e004      	b.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800787c:	bf00      	nop
 800787e:	e002      	b.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007880:	bf00      	nop
 8007882:	e000      	b.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8007884:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007886:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800788a:	2b00      	cmp	r3, #0
 800788c:	d10d      	bne.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800788e:	4b39      	ldr	r3, [pc, #228]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007890:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007894:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8007898:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800789c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80078a0:	4a34      	ldr	r2, [pc, #208]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80078a2:	430b      	orrs	r3, r1
 80078a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80078a8:	e003      	b.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80078ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 80078b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ba:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80078be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078c0:	2300      	movs	r3, #0
 80078c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078c4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80078c8:	460b      	mov	r3, r1
 80078ca:	4313      	orrs	r3, r2
 80078cc:	d058      	beq.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 80078ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078d6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80078da:	d031      	beq.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 80078dc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80078e0:	d82a      	bhi.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80078e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80078e6:	d02d      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 80078e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80078ec:	d824      	bhi.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80078ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80078f2:	d029      	beq.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 80078f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80078f8:	d81e      	bhi.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80078fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078fe:	d011      	beq.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8007900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007904:	d818      	bhi.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8007906:	2b00      	cmp	r3, #0
 8007908:	d020      	beq.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800790a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800790e:	d113      	bne.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007910:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007914:	3308      	adds	r3, #8
 8007916:	4618      	mov	r0, r3
 8007918:	f003 f936 	bl	800ab88 <RCCEx_PLL2_Config>
 800791c:	4603      	mov	r3, r0
 800791e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8007922:	e014      	b.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007924:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007928:	3330      	adds	r3, #48	@ 0x30
 800792a:	4618      	mov	r0, r3
 800792c:	f003 f9c4 	bl	800acb8 <RCCEx_PLL3_Config>
 8007930:	4603      	mov	r3, r0
 8007932:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8007936:	e00a      	b.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800793e:	e006      	b.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007940:	bf00      	nop
 8007942:	e004      	b.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007944:	bf00      	nop
 8007946:	e002      	b.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8007948:	bf00      	nop
 800794a:	e000      	b.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800794c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800794e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007952:	2b00      	cmp	r3, #0
 8007954:	d110      	bne.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8007956:	4b07      	ldr	r3, [pc, #28]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8007958:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800795c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8007960:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007964:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007968:	4902      	ldr	r1, [pc, #8]	@ (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800796a:	4313      	orrs	r3, r2
 800796c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007970:	e006      	b.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8007972:	bf00      	nop
 8007974:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007978:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800797c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007980:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007988:	2100      	movs	r1, #0
 800798a:	6239      	str	r1, [r7, #32]
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	627b      	str	r3, [r7, #36]	@ 0x24
 8007992:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007996:	460b      	mov	r3, r1
 8007998:	4313      	orrs	r3, r2
 800799a:	d055      	beq.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800799c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80079a4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80079a8:	d031      	beq.n	8007a0e <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 80079aa:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80079ae:	d82a      	bhi.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80079b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079b4:	d02d      	beq.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 80079b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079ba:	d824      	bhi.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80079bc:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80079c0:	d029      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 80079c2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80079c6:	d81e      	bhi.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80079c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079cc:	d011      	beq.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 80079ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079d2:	d818      	bhi.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d020      	beq.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 80079d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079dc:	d113      	bne.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80079de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079e2:	3308      	adds	r3, #8
 80079e4:	4618      	mov	r0, r3
 80079e6:	f003 f8cf 	bl	800ab88 <RCCEx_PLL2_Config>
 80079ea:	4603      	mov	r3, r0
 80079ec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80079f0:	e014      	b.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80079f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079f6:	3330      	adds	r3, #48	@ 0x30
 80079f8:	4618      	mov	r0, r3
 80079fa:	f003 f95d 	bl	800acb8 <RCCEx_PLL3_Config>
 80079fe:	4603      	mov	r3, r0
 8007a00:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007a04:	e00a      	b.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007a0c:	e006      	b.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007a0e:	bf00      	nop
 8007a10:	e004      	b.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007a12:	bf00      	nop
 8007a14:	e002      	b.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007a16:	bf00      	nop
 8007a18:	e000      	b.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8007a1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a1c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d10d      	bne.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8007a24:	4b88      	ldr	r3, [pc, #544]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007a2a:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8007a2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a36:	4984      	ldr	r1, [pc, #528]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007a3e:	e003      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a40:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a44:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007a48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a50:	2100      	movs	r1, #0
 8007a52:	61b9      	str	r1, [r7, #24]
 8007a54:	f003 0302 	and.w	r3, r3, #2
 8007a58:	61fb      	str	r3, [r7, #28]
 8007a5a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007a5e:	460b      	mov	r3, r1
 8007a60:	4313      	orrs	r3, r2
 8007a62:	d03d      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8007a64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a68:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d81c      	bhi.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8007a70:	a201      	add	r2, pc, #4	@ (adr r2, 8007a78 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8007a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a76:	bf00      	nop
 8007a78:	08007ab3 	.word	0x08007ab3
 8007a7c:	08007a89 	.word	0x08007a89
 8007a80:	08007a97 	.word	0x08007a97
 8007a84:	08007ab3 	.word	0x08007ab3
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a88:	4b6f      	ldr	r3, [pc, #444]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8c:	4a6e      	ldr	r2, [pc, #440]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007a8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a92:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007a94:	e00e      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007a96:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a9a:	3308      	adds	r3, #8
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f003 f873 	bl	800ab88 <RCCEx_PLL2_Config>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8007aa8:	e004      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007ab0:	e000      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8007ab2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ab4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d10d      	bne.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007abc:	4b62      	ldr	r3, [pc, #392]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007abe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ac2:	f023 0203 	bic.w	r2, r3, #3
 8007ac6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007aca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007ace:	495e      	ldr	r1, [pc, #376]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007ad6:	e003      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ad8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007adc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ae0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae8:	2100      	movs	r1, #0
 8007aea:	6139      	str	r1, [r7, #16]
 8007aec:	f003 0304 	and.w	r3, r3, #4
 8007af0:	617b      	str	r3, [r7, #20]
 8007af2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007af6:	460b      	mov	r3, r1
 8007af8:	4313      	orrs	r3, r2
 8007afa:	d03a      	beq.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8007afc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b00:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007b04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b08:	d00e      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8007b0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b0e:	d815      	bhi.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d017      	beq.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8007b14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b18:	d110      	bne.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b1a:	4b4b      	ldr	r3, [pc, #300]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1e:	4a4a      	ldr	r2, [pc, #296]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007b20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b24:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8007b26:	e00e      	b.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b2c:	3308      	adds	r3, #8
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f003 f82a 	bl	800ab88 <RCCEx_PLL2_Config>
 8007b34:	4603      	mov	r3, r0
 8007b36:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8007b3a:	e004      	b.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007b42:	e000      	b.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8007b44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10d      	bne.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8007b4e:	4b3e      	ldr	r3, [pc, #248]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007b50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007b54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b5c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007b60:	4939      	ldr	r1, [pc, #228]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007b62:	4313      	orrs	r3, r2
 8007b64:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8007b68:	e003      	b.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b6a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b6e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007b72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7a:	2100      	movs	r1, #0
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	f003 0310 	and.w	r3, r3, #16
 8007b82:	60fb      	str	r3, [r7, #12]
 8007b84:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007b88:	460b      	mov	r3, r1
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	d038      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8007b8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b92:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8007b96:	2b30      	cmp	r3, #48	@ 0x30
 8007b98:	d01b      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8007b9a:	2b30      	cmp	r3, #48	@ 0x30
 8007b9c:	d815      	bhi.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8007b9e:	2b10      	cmp	r3, #16
 8007ba0:	d002      	beq.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8007ba2:	2b20      	cmp	r3, #32
 8007ba4:	d007      	beq.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8007ba6:	e010      	b.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ba8:	4b27      	ldr	r3, [pc, #156]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bac:	4a26      	ldr	r2, [pc, #152]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007bae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bb2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8007bb4:	e00e      	b.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007bb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bba:	3330      	adds	r3, #48	@ 0x30
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f003 f87b 	bl	800acb8 <RCCEx_PLL3_Config>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8007bc8:	e004      	b.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007bd0:	e000      	b.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8007bd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bd4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10d      	bne.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8007bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007bde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007be2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007be6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bea:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8007bee:	4916      	ldr	r1, [pc, #88]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007bf6:	e003      	b.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bf8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007bfc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007c00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c08:	2100      	movs	r1, #0
 8007c0a:	6039      	str	r1, [r7, #0]
 8007c0c:	f003 0308 	and.w	r3, r3, #8
 8007c10:	607b      	str	r3, [r7, #4]
 8007c12:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007c16:	460b      	mov	r3, r1
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	d00c      	beq.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8007c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007c1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007c26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c2a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8007c2e:	4906      	ldr	r1, [pc, #24]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8007c30:	4313      	orrs	r3, r2
 8007c32:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8007c36:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8007c40:	46bd      	mov	sp, r7
 8007c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c46:	bf00      	nop
 8007c48:	44020c00 	.word	0x44020c00

08007c4c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b08b      	sub	sp, #44	@ 0x2c
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8007c54:	4bae      	ldr	r3, [pc, #696]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c5c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007c5e:	4bac      	ldr	r3, [pc, #688]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c62:	f003 0303 	and.w	r3, r3, #3
 8007c66:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8007c68:	4ba9      	ldr	r3, [pc, #676]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c6c:	0a1b      	lsrs	r3, r3, #8
 8007c6e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c72:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007c74:	4ba6      	ldr	r3, [pc, #664]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c78:	091b      	lsrs	r3, r3, #4
 8007c7a:	f003 0301 	and.w	r3, r3, #1
 8007c7e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007c80:	4ba3      	ldr	r3, [pc, #652]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c84:	08db      	lsrs	r3, r3, #3
 8007c86:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	fb02 f303 	mul.w	r3, r2, r3
 8007c90:	ee07 3a90 	vmov	s15, r3
 8007c94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c98:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f000 8126 	beq.w	8007ef0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8007ca4:	69fb      	ldr	r3, [r7, #28]
 8007ca6:	2b03      	cmp	r3, #3
 8007ca8:	d053      	beq.n	8007d52 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	2b03      	cmp	r3, #3
 8007cae:	d86f      	bhi.n	8007d90 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d003      	beq.n	8007cbe <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	2b02      	cmp	r3, #2
 8007cba:	d02b      	beq.n	8007d14 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8007cbc:	e068      	b.n	8007d90 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007cbe:	4b94      	ldr	r3, [pc, #592]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	08db      	lsrs	r3, r3, #3
 8007cc4:	f003 0303 	and.w	r3, r3, #3
 8007cc8:	4a92      	ldr	r2, [pc, #584]	@ (8007f14 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8007cca:	fa22 f303 	lsr.w	r3, r2, r3
 8007cce:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	ee07 3a90 	vmov	s15, r3
 8007cd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	ee07 3a90 	vmov	s15, r3
 8007ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ce4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ce8:	6a3b      	ldr	r3, [r7, #32]
 8007cea:	ee07 3a90 	vmov	s15, r3
 8007cee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cf2:	ed97 6a04 	vldr	s12, [r7, #16]
 8007cf6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007f18 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007cfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d0e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007d12:	e068      	b.n	8007de6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007d14:	69bb      	ldr	r3, [r7, #24]
 8007d16:	ee07 3a90 	vmov	s15, r3
 8007d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d1e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007f1c <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8007d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d26:	6a3b      	ldr	r3, [r7, #32]
 8007d28:	ee07 3a90 	vmov	s15, r3
 8007d2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d30:	ed97 6a04 	vldr	s12, [r7, #16]
 8007d34:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007f18 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007d38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d4c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007d50:	e049      	b.n	8007de6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007d52:	69bb      	ldr	r3, [r7, #24]
 8007d54:	ee07 3a90 	vmov	s15, r3
 8007d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d5c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007f20 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8007d60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d64:	6a3b      	ldr	r3, [r7, #32]
 8007d66:	ee07 3a90 	vmov	s15, r3
 8007d6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d6e:	ed97 6a04 	vldr	s12, [r7, #16]
 8007d72:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007f18 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007d76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d8a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007d8e:	e02a      	b.n	8007de6 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d90:	4b5f      	ldr	r3, [pc, #380]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	08db      	lsrs	r3, r3, #3
 8007d96:	f003 0303 	and.w	r3, r3, #3
 8007d9a:	4a5e      	ldr	r2, [pc, #376]	@ (8007f14 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8007d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8007da0:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	ee07 3a90 	vmov	s15, r3
 8007da8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dac:	69bb      	ldr	r3, [r7, #24]
 8007dae:	ee07 3a90 	vmov	s15, r3
 8007db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dba:	6a3b      	ldr	r3, [r7, #32]
 8007dbc:	ee07 3a90 	vmov	s15, r3
 8007dc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dc4:	ed97 6a04 	vldr	s12, [r7, #16]
 8007dc8:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007f18 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007dcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dd4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007de0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007de4:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007de6:	4b4a      	ldr	r3, [pc, #296]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007df2:	d121      	bne.n	8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8007df4:	4b46      	ldr	r3, [pc, #280]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d017      	beq.n	8007e30 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007e00:	4b43      	ldr	r3, [pc, #268]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e04:	0a5b      	lsrs	r3, r3, #9
 8007e06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e0a:	ee07 3a90 	vmov	s15, r3
 8007e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8007e12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e16:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007e1a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007e1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e26:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	601a      	str	r2, [r3, #0]
 8007e2e:	e006      	b.n	8007e3e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	601a      	str	r2, [r3, #0]
 8007e36:	e002      	b.n	8007e3e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007e3e:	4b34      	ldr	r3, [pc, #208]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e4a:	d121      	bne.n	8007e90 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8007e4c:	4b30      	ldr	r3, [pc, #192]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d017      	beq.n	8007e88 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007e58:	4b2d      	ldr	r3, [pc, #180]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e5c:	0c1b      	lsrs	r3, r3, #16
 8007e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e62:	ee07 3a90 	vmov	s15, r3
 8007e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8007e6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e6e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007e72:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e7e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	605a      	str	r2, [r3, #4]
 8007e86:	e006      	b.n	8007e96 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	605a      	str	r2, [r3, #4]
 8007e8e:	e002      	b.n	8007e96 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007e96:	4b1e      	ldr	r3, [pc, #120]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007ea2:	d121      	bne.n	8007ee8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8007ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d017      	beq.n	8007ee0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007eb0:	4b17      	ldr	r3, [pc, #92]	@ (8007f10 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007eb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eb4:	0e1b      	lsrs	r3, r3, #24
 8007eb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007eba:	ee07 3a90 	vmov	s15, r3
 8007ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8007ec2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ec6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007eca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007ece:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ed2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ed6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007ede:	e010      	b.n	8007f02 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	609a      	str	r2, [r3, #8]
}
 8007ee6:	e00c      	b.n	8007f02 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	609a      	str	r2, [r3, #8]
}
 8007eee:	e008      	b.n	8007f02 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	609a      	str	r2, [r3, #8]
}
 8007f02:	bf00      	nop
 8007f04:	372c      	adds	r7, #44	@ 0x2c
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	44020c00 	.word	0x44020c00
 8007f14:	03d09000 	.word	0x03d09000
 8007f18:	46000000 	.word	0x46000000
 8007f1c:	4a742400 	.word	0x4a742400
 8007f20:	4bbebc20 	.word	0x4bbebc20

08007f24 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b08b      	sub	sp, #44	@ 0x2c
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007f2c:	4bae      	ldr	r3, [pc, #696]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f34:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8007f36:	4bac      	ldr	r3, [pc, #688]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3a:	f003 0303 	and.w	r3, r3, #3
 8007f3e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8007f40:	4ba9      	ldr	r3, [pc, #676]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f44:	0a1b      	lsrs	r3, r3, #8
 8007f46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f4a:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8007f4c:	4ba6      	ldr	r3, [pc, #664]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f50:	091b      	lsrs	r3, r3, #4
 8007f52:	f003 0301 	and.w	r3, r3, #1
 8007f56:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8007f58:	4ba3      	ldr	r3, [pc, #652]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5c:	08db      	lsrs	r3, r3, #3
 8007f5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f62:	697a      	ldr	r2, [r7, #20]
 8007f64:	fb02 f303 	mul.w	r3, r2, r3
 8007f68:	ee07 3a90 	vmov	s15, r3
 8007f6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f70:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f000 8126 	beq.w	80081c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	2b03      	cmp	r3, #3
 8007f80:	d053      	beq.n	800802a <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	2b03      	cmp	r3, #3
 8007f86:	d86f      	bhi.n	8008068 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d003      	beq.n	8007f96 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8007f8e:	69fb      	ldr	r3, [r7, #28]
 8007f90:	2b02      	cmp	r3, #2
 8007f92:	d02b      	beq.n	8007fec <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8007f94:	e068      	b.n	8008068 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f96:	4b94      	ldr	r3, [pc, #592]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	08db      	lsrs	r3, r3, #3
 8007f9c:	f003 0303 	and.w	r3, r3, #3
 8007fa0:	4a92      	ldr	r2, [pc, #584]	@ (80081ec <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8007fa2:	fa22 f303 	lsr.w	r3, r2, r3
 8007fa6:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	ee07 3a90 	vmov	s15, r3
 8007fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fb2:	69bb      	ldr	r3, [r7, #24]
 8007fb4:	ee07 3a90 	vmov	s15, r3
 8007fb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fc0:	6a3b      	ldr	r3, [r7, #32]
 8007fc2:	ee07 3a90 	vmov	s15, r3
 8007fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fca:	ed97 6a04 	vldr	s12, [r7, #16]
 8007fce:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80081f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fe6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007fea:	e068      	b.n	80080be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	ee07 3a90 	vmov	s15, r3
 8007ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ff6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80081f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8007ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ffe:	6a3b      	ldr	r3, [r7, #32]
 8008000:	ee07 3a90 	vmov	s15, r3
 8008004:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008008:	ed97 6a04 	vldr	s12, [r7, #16]
 800800c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80081f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008010:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008014:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008018:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800801c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008024:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008028:	e049      	b.n	80080be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	ee07 3a90 	vmov	s15, r3
 8008030:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008034:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80081f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8008038:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800803c:	6a3b      	ldr	r3, [r7, #32]
 800803e:	ee07 3a90 	vmov	s15, r3
 8008042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008046:	ed97 6a04 	vldr	s12, [r7, #16]
 800804a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80081f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800804e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800805a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800805e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008062:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008066:	e02a      	b.n	80080be <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008068:	4b5f      	ldr	r3, [pc, #380]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	08db      	lsrs	r3, r3, #3
 800806e:	f003 0303 	and.w	r3, r3, #3
 8008072:	4a5e      	ldr	r2, [pc, #376]	@ (80081ec <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8008074:	fa22 f303 	lsr.w	r3, r2, r3
 8008078:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	ee07 3a90 	vmov	s15, r3
 8008080:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	ee07 3a90 	vmov	s15, r3
 800808a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800808e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008092:	6a3b      	ldr	r3, [r7, #32]
 8008094:	ee07 3a90 	vmov	s15, r3
 8008098:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800809c:	ed97 6a04 	vldr	s12, [r7, #16]
 80080a0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80081f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80080a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080b8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80080bc:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80080be:	4b4a      	ldr	r3, [pc, #296]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080ca:	d121      	bne.n	8008110 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80080cc:	4b46      	ldr	r3, [pc, #280]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80080ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d017      	beq.n	8008108 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80080d8:	4b43      	ldr	r3, [pc, #268]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80080da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080dc:	0a5b      	lsrs	r3, r3, #9
 80080de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080e2:	ee07 3a90 	vmov	s15, r3
 80080e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80080ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80080ee:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80080f2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80080f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080fe:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	e006      	b.n	8008116 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	601a      	str	r2, [r3, #0]
 800810e:	e002      	b.n	8008116 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008116:	4b34      	ldr	r3, [pc, #208]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800811e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008122:	d121      	bne.n	8008168 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8008124:	4b30      	ldr	r3, [pc, #192]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800812c:	2b00      	cmp	r3, #0
 800812e:	d017      	beq.n	8008160 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008130:	4b2d      	ldr	r3, [pc, #180]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008134:	0c1b      	lsrs	r3, r3, #16
 8008136:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800813a:	ee07 3a90 	vmov	s15, r3
 800813e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8008142:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008146:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800814a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800814e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008152:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008156:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	605a      	str	r2, [r3, #4]
 800815e:	e006      	b.n	800816e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	605a      	str	r2, [r3, #4]
 8008166:	e002      	b.n	800816e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800816e:	4b1e      	ldr	r3, [pc, #120]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008176:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800817a:	d121      	bne.n	80081c0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800817c:	4b1a      	ldr	r3, [pc, #104]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800817e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008180:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d017      	beq.n	80081b8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008188:	4b17      	ldr	r3, [pc, #92]	@ (80081e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800818a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800818c:	0e1b      	lsrs	r3, r3, #24
 800818e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008192:	ee07 3a90 	vmov	s15, r3
 8008196:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800819a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800819e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80081a2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80081a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081ae:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80081b6:	e010      	b.n	80081da <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	609a      	str	r2, [r3, #8]
}
 80081be:	e00c      	b.n	80081da <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	609a      	str	r2, [r3, #8]
}
 80081c6:	e008      	b.n	80081da <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2200      	movs	r2, #0
 80081d8:	609a      	str	r2, [r3, #8]
}
 80081da:	bf00      	nop
 80081dc:	372c      	adds	r7, #44	@ 0x2c
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	44020c00 	.word	0x44020c00
 80081ec:	03d09000 	.word	0x03d09000
 80081f0:	46000000 	.word	0x46000000
 80081f4:	4a742400 	.word	0x4a742400
 80081f8:	4bbebc20 	.word	0x4bbebc20

080081fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b08b      	sub	sp, #44	@ 0x2c
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8008204:	4bae      	ldr	r3, [pc, #696]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008208:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800820c:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800820e:	4bac      	ldr	r3, [pc, #688]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008212:	f003 0303 	and.w	r3, r3, #3
 8008216:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8008218:	4ba9      	ldr	r3, [pc, #676]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800821a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800821c:	0a1b      	lsrs	r3, r3, #8
 800821e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008222:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8008224:	4ba6      	ldr	r3, [pc, #664]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008228:	091b      	lsrs	r3, r3, #4
 800822a:	f003 0301 	and.w	r3, r3, #1
 800822e:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8008230:	4ba3      	ldr	r3, [pc, #652]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008234:	08db      	lsrs	r3, r3, #3
 8008236:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800823a:	697a      	ldr	r2, [r7, #20]
 800823c:	fb02 f303 	mul.w	r3, r2, r3
 8008240:	ee07 3a90 	vmov	s15, r3
 8008244:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008248:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 800824c:	69bb      	ldr	r3, [r7, #24]
 800824e:	2b00      	cmp	r3, #0
 8008250:	f000 8126 	beq.w	80084a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8008254:	69fb      	ldr	r3, [r7, #28]
 8008256:	2b03      	cmp	r3, #3
 8008258:	d053      	beq.n	8008302 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800825a:	69fb      	ldr	r3, [r7, #28]
 800825c:	2b03      	cmp	r3, #3
 800825e:	d86f      	bhi.n	8008340 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	2b01      	cmp	r3, #1
 8008264:	d003      	beq.n	800826e <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8008266:	69fb      	ldr	r3, [r7, #28]
 8008268:	2b02      	cmp	r3, #2
 800826a:	d02b      	beq.n	80082c4 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800826c:	e068      	b.n	8008340 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800826e:	4b94      	ldr	r3, [pc, #592]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	08db      	lsrs	r3, r3, #3
 8008274:	f003 0303 	and.w	r3, r3, #3
 8008278:	4a92      	ldr	r2, [pc, #584]	@ (80084c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800827a:	fa22 f303 	lsr.w	r3, r2, r3
 800827e:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	ee07 3a90 	vmov	s15, r3
 8008286:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	ee07 3a90 	vmov	s15, r3
 8008290:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008294:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008298:	6a3b      	ldr	r3, [r7, #32]
 800829a:	ee07 3a90 	vmov	s15, r3
 800829e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082a2:	ed97 6a04 	vldr	s12, [r7, #16]
 80082a6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80084c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80082aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80082c2:	e068      	b.n	8008396 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80082c4:	69bb      	ldr	r3, [r7, #24]
 80082c6:	ee07 3a90 	vmov	s15, r3
 80082ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ce:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80084cc <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 80082d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082d6:	6a3b      	ldr	r3, [r7, #32]
 80082d8:	ee07 3a90 	vmov	s15, r3
 80082dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082e0:	ed97 6a04 	vldr	s12, [r7, #16]
 80082e4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80084c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80082e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082fc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008300:	e049      	b.n	8008396 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	ee07 3a90 	vmov	s15, r3
 8008308:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800830c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80084d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8008310:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008314:	6a3b      	ldr	r3, [r7, #32]
 8008316:	ee07 3a90 	vmov	s15, r3
 800831a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800831e:	ed97 6a04 	vldr	s12, [r7, #16]
 8008322:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80084c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800832a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800832e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800833a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800833e:	e02a      	b.n	8008396 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008340:	4b5f      	ldr	r3, [pc, #380]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	08db      	lsrs	r3, r3, #3
 8008346:	f003 0303 	and.w	r3, r3, #3
 800834a:	4a5e      	ldr	r2, [pc, #376]	@ (80084c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800834c:	fa22 f303 	lsr.w	r3, r2, r3
 8008350:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	ee07 3a90 	vmov	s15, r3
 8008358:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800835c:	69bb      	ldr	r3, [r7, #24]
 800835e:	ee07 3a90 	vmov	s15, r3
 8008362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800836a:	6a3b      	ldr	r3, [r7, #32]
 800836c:	ee07 3a90 	vmov	s15, r3
 8008370:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008374:	ed97 6a04 	vldr	s12, [r7, #16]
 8008378:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80084c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800837c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008380:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008384:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008388:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800838c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008390:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008394:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008396:	4b4a      	ldr	r3, [pc, #296]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800839e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083a2:	d121      	bne.n	80083e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80083a4:	4b46      	ldr	r3, [pc, #280]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80083a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d017      	beq.n	80083e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80083b0:	4b43      	ldr	r3, [pc, #268]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80083b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083b4:	0a5b      	lsrs	r3, r3, #9
 80083b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083ba:	ee07 3a90 	vmov	s15, r3
 80083be:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 80083c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083c6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80083ca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80083ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083d6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	601a      	str	r2, [r3, #0]
 80083de:	e006      	b.n	80083ee <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	601a      	str	r2, [r3, #0]
 80083e6:	e002      	b.n	80083ee <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80083ee:	4b34      	ldr	r3, [pc, #208]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083fa:	d121      	bne.n	8008440 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80083fc:	4b30      	ldr	r3, [pc, #192]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80083fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008404:	2b00      	cmp	r3, #0
 8008406:	d017      	beq.n	8008438 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008408:	4b2d      	ldr	r3, [pc, #180]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800840a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800840c:	0c1b      	lsrs	r3, r3, #16
 800840e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008412:	ee07 3a90 	vmov	s15, r3
 8008416:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800841a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800841e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008422:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008426:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800842a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800842e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	605a      	str	r2, [r3, #4]
 8008436:	e006      	b.n	8008446 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	605a      	str	r2, [r3, #4]
 800843e:	e002      	b.n	8008446 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008446:	4b1e      	ldr	r3, [pc, #120]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800844e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008452:	d121      	bne.n	8008498 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8008454:	4b1a      	ldr	r3, [pc, #104]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008458:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800845c:	2b00      	cmp	r3, #0
 800845e:	d017      	beq.n	8008490 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008460:	4b17      	ldr	r3, [pc, #92]	@ (80084c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008464:	0e1b      	lsrs	r3, r3, #24
 8008466:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800846a:	ee07 3a90 	vmov	s15, r3
 800846e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8008472:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008476:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800847a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800847e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008482:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008486:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800848e:	e010      	b.n	80084b2 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	609a      	str	r2, [r3, #8]
}
 8008496:	e00c      	b.n	80084b2 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	609a      	str	r2, [r3, #8]
}
 800849e:	e008      	b.n	80084b2 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	609a      	str	r2, [r3, #8]
}
 80084b2:	bf00      	nop
 80084b4:	372c      	adds	r7, #44	@ 0x2c
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop
 80084c0:	44020c00 	.word	0x44020c00
 80084c4:	03d09000 	.word	0x03d09000
 80084c8:	46000000 	.word	0x46000000
 80084cc:	4a742400 	.word	0x4a742400
 80084d0:	4bbebc20 	.word	0x4bbebc20

080084d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80084d4:	b590      	push	{r4, r7, lr}
 80084d6:	b08f      	sub	sp, #60	@ 0x3c
 80084d8:	af00      	add	r7, sp, #0
 80084da:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80084de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084e2:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 80084e6:	4321      	orrs	r1, r4
 80084e8:	d150      	bne.n	800858c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80084ea:	4b26      	ldr	r3, [pc, #152]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80084ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084f4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80084f6:	4b23      	ldr	r3, [pc, #140]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80084f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084fc:	f003 0302 	and.w	r3, r3, #2
 8008500:	2b02      	cmp	r3, #2
 8008502:	d108      	bne.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800850a:	d104      	bne.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800850c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008510:	637b      	str	r3, [r7, #52]	@ 0x34
 8008512:	f002 bb2a 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8008516:	4b1b      	ldr	r3, [pc, #108]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008518:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800851c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008520:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008524:	d108      	bne.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8008526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800852c:	d104      	bne.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800852e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008532:	637b      	str	r3, [r7, #52]	@ 0x34
 8008534:	f002 bb19 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8008538:	4b12      	ldr	r3, [pc, #72]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008540:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008544:	d119      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800854c:	d115      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800854e:	4b0d      	ldr	r3, [pc, #52]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008550:	69db      	ldr	r3, [r3, #28]
 8008552:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8008556:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800855a:	d30a      	bcc.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800855c:	4b09      	ldr	r3, [pc, #36]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800855e:	69db      	ldr	r3, [r3, #28]
 8008560:	0a1b      	lsrs	r3, r3, #8
 8008562:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008566:	4a08      	ldr	r2, [pc, #32]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008568:	fbb2 f3f3 	udiv	r3, r2, r3
 800856c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800856e:	f002 bafc 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8008572:	2300      	movs	r3, #0
 8008574:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8008576:	f002 baf8 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800857a:	2300      	movs	r3, #0
 800857c:	637b      	str	r3, [r7, #52]	@ 0x34
 800857e:	f002 baf4 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008582:	bf00      	nop
 8008584:	44020c00 	.word	0x44020c00
 8008588:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800858c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008590:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8008594:	ea50 0104 	orrs.w	r1, r0, r4
 8008598:	f001 8275 	beq.w	8009a86 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 800859c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085a0:	2801      	cmp	r0, #1
 80085a2:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 80085a6:	f082 82dd 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80085aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085ae:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 80085b2:	ea50 0104 	orrs.w	r1, r0, r4
 80085b6:	f001 816c 	beq.w	8009892 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 80085ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085be:	2801      	cmp	r0, #1
 80085c0:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 80085c4:	f082 82ce 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80085c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085cc:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 80085d0:	ea50 0104 	orrs.w	r1, r0, r4
 80085d4:	f001 8602 	beq.w	800a1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 80085d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085dc:	2801      	cmp	r0, #1
 80085de:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 80085e2:	f082 82bf 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80085e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085ea:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 80085ee:	ea50 0104 	orrs.w	r1, r0, r4
 80085f2:	f001 854c 	beq.w	800a08e <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 80085f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085fa:	2801      	cmp	r0, #1
 80085fc:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8008600:	f082 82b0 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008604:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008608:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 800860c:	ea50 0104 	orrs.w	r1, r0, r4
 8008610:	f001 849e 	beq.w	8009f50 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8008614:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008618:	2801      	cmp	r0, #1
 800861a:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 800861e:	f082 82a1 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008622:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008626:	f1a1 0420 	sub.w	r4, r1, #32
 800862a:	ea50 0104 	orrs.w	r1, r0, r4
 800862e:	f001 83e8 	beq.w	8009e02 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8008632:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008636:	2801      	cmp	r0, #1
 8008638:	f171 0120 	sbcs.w	r1, r1, #32
 800863c:	f082 8292 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008640:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008644:	f1a1 0410 	sub.w	r4, r1, #16
 8008648:	ea50 0104 	orrs.w	r1, r0, r4
 800864c:	f002 8256 	beq.w	800aafc <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8008650:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008654:	2801      	cmp	r0, #1
 8008656:	f171 0110 	sbcs.w	r1, r1, #16
 800865a:	f082 8283 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800865e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008662:	f1a1 0408 	sub.w	r4, r1, #8
 8008666:	ea50 0104 	orrs.w	r1, r0, r4
 800866a:	f002 81cc 	beq.w	800aa06 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 800866e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008672:	2801      	cmp	r0, #1
 8008674:	f171 0108 	sbcs.w	r1, r1, #8
 8008678:	f082 8274 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800867c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008680:	1f0c      	subs	r4, r1, #4
 8008682:	ea50 0104 	orrs.w	r1, r0, r4
 8008686:	f001 8648 	beq.w	800a31a <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 800868a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800868e:	2801      	cmp	r0, #1
 8008690:	f171 0104 	sbcs.w	r1, r1, #4
 8008694:	f082 8266 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008698:	e9d7 0100 	ldrd	r0, r1, [r7]
 800869c:	1e8c      	subs	r4, r1, #2
 800869e:	ea50 0104 	orrs.w	r1, r0, r4
 80086a2:	f002 8143 	beq.w	800a92c <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 80086a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086aa:	2801      	cmp	r0, #1
 80086ac:	f171 0102 	sbcs.w	r1, r1, #2
 80086b0:	f082 8258 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80086b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086b8:	1e4c      	subs	r4, r1, #1
 80086ba:	ea50 0104 	orrs.w	r1, r0, r4
 80086be:	f002 80ce 	beq.w	800a85e <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 80086c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086c6:	2801      	cmp	r0, #1
 80086c8:	f171 0101 	sbcs.w	r1, r1, #1
 80086cc:	f082 824a 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80086d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086d4:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 80086d8:	4321      	orrs	r1, r4
 80086da:	f002 8059 	beq.w	800a790 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 80086de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086e2:	4cd9      	ldr	r4, [pc, #868]	@ (8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80086e4:	42a0      	cmp	r0, r4
 80086e6:	f171 0100 	sbcs.w	r1, r1, #0
 80086ea:	f082 823b 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80086ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086f2:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 80086f6:	4321      	orrs	r1, r4
 80086f8:	f001 87d9 	beq.w	800a6ae <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 80086fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008700:	4cd2      	ldr	r4, [pc, #840]	@ (8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8008702:	42a0      	cmp	r0, r4
 8008704:	f171 0100 	sbcs.w	r1, r1, #0
 8008708:	f082 822c 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800870c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008710:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8008714:	4321      	orrs	r1, r4
 8008716:	f001 8751 	beq.w	800a5bc <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 800871a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800871e:	4ccc      	ldr	r4, [pc, #816]	@ (8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8008720:	42a0      	cmp	r0, r4
 8008722:	f171 0100 	sbcs.w	r1, r1, #0
 8008726:	f082 821d 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800872a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800872e:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8008732:	4321      	orrs	r1, r4
 8008734:	f001 869a 	beq.w	800a46c <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8008738:	e9d7 0100 	ldrd	r0, r1, [r7]
 800873c:	4cc5      	ldr	r4, [pc, #788]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 800873e:	42a0      	cmp	r0, r4
 8008740:	f171 0100 	sbcs.w	r1, r1, #0
 8008744:	f082 820e 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008748:	e9d7 0100 	ldrd	r0, r1, [r7]
 800874c:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8008750:	4321      	orrs	r1, r4
 8008752:	f001 8612 	beq.w	800a37a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8008756:	e9d7 0100 	ldrd	r0, r1, [r7]
 800875a:	4cbf      	ldr	r4, [pc, #764]	@ (8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 800875c:	42a0      	cmp	r0, r4
 800875e:	f171 0100 	sbcs.w	r1, r1, #0
 8008762:	f082 81ff 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008766:	e9d7 0100 	ldrd	r0, r1, [r7]
 800876a:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800876e:	4321      	orrs	r1, r4
 8008770:	f002 817e 	beq.w	800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8008774:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008778:	4cb8      	ldr	r4, [pc, #736]	@ (8008a5c <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800877a:	42a0      	cmp	r0, r4
 800877c:	f171 0100 	sbcs.w	r1, r1, #0
 8008780:	f082 81f0 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008784:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008788:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 800878c:	4321      	orrs	r1, r4
 800878e:	f000 829e 	beq.w	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8008792:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008796:	4cb2      	ldr	r4, [pc, #712]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008798:	42a0      	cmp	r0, r4
 800879a:	f171 0100 	sbcs.w	r1, r1, #0
 800879e:	f082 81e1 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80087a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087a6:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 80087aa:	4321      	orrs	r1, r4
 80087ac:	f000 826d 	beq.w	8008c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 80087b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087b4:	4cab      	ldr	r4, [pc, #684]	@ (8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80087b6:	42a0      	cmp	r0, r4
 80087b8:	f171 0100 	sbcs.w	r1, r1, #0
 80087bc:	f082 81d2 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80087c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087c4:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 80087c8:	4321      	orrs	r1, r4
 80087ca:	f001 800d 	beq.w	80097e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 80087ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087d2:	4ca5      	ldr	r4, [pc, #660]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80087d4:	42a0      	cmp	r0, r4
 80087d6:	f171 0100 	sbcs.w	r1, r1, #0
 80087da:	f082 81c3 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80087de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087e2:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 80087e6:	4321      	orrs	r1, r4
 80087e8:	f000 81d0 	beq.w	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 80087ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80087f0:	4c9e      	ldr	r4, [pc, #632]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80087f2:	42a0      	cmp	r0, r4
 80087f4:	f171 0100 	sbcs.w	r1, r1, #0
 80087f8:	f082 81b4 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80087fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008800:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8008804:	4321      	orrs	r1, r4
 8008806:	f000 8142 	beq.w	8008a8e <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 800880a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800880e:	4c98      	ldr	r4, [pc, #608]	@ (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008810:	42a0      	cmp	r0, r4
 8008812:	f171 0100 	sbcs.w	r1, r1, #0
 8008816:	f082 81a5 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800881a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800881e:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8008822:	4321      	orrs	r1, r4
 8008824:	f001 824e 	beq.w	8009cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8008828:	e9d7 0100 	ldrd	r0, r1, [r7]
 800882c:	4c91      	ldr	r4, [pc, #580]	@ (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800882e:	42a0      	cmp	r0, r4
 8008830:	f171 0100 	sbcs.w	r1, r1, #0
 8008834:	f082 8196 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008838:	e9d7 0100 	ldrd	r0, r1, [r7]
 800883c:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8008840:	4321      	orrs	r1, r4
 8008842:	f001 8197 	beq.w	8009b74 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8008846:	e9d7 0100 	ldrd	r0, r1, [r7]
 800884a:	4c8b      	ldr	r4, [pc, #556]	@ (8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800884c:	42a0      	cmp	r0, r4
 800884e:	f171 0100 	sbcs.w	r1, r1, #0
 8008852:	f082 8187 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008856:	e9d7 0100 	ldrd	r0, r1, [r7]
 800885a:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800885e:	4321      	orrs	r1, r4
 8008860:	f001 8154 	beq.w	8009b0c <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8008864:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008868:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 800886c:	f171 0100 	sbcs.w	r1, r1, #0
 8008870:	f082 8178 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008874:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008878:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 800887c:	4321      	orrs	r1, r4
 800887e:	f001 80b7 	beq.w	80099f0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8008882:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008886:	f248 0401 	movw	r4, #32769	@ 0x8001
 800888a:	42a0      	cmp	r0, r4
 800888c:	f171 0100 	sbcs.w	r1, r1, #0
 8008890:	f082 8168 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008894:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008898:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800889c:	4321      	orrs	r1, r4
 800889e:	f001 8064 	beq.w	800996a <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 80088a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088a6:	f244 0401 	movw	r4, #16385	@ 0x4001
 80088aa:	42a0      	cmp	r0, r4
 80088ac:	f171 0100 	sbcs.w	r1, r1, #0
 80088b0:	f082 8158 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80088b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088b8:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 80088bc:	4321      	orrs	r1, r4
 80088be:	f001 8011 	beq.w	80098e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 80088c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088c6:	f242 0401 	movw	r4, #8193	@ 0x2001
 80088ca:	42a0      	cmp	r0, r4
 80088cc:	f171 0100 	sbcs.w	r1, r1, #0
 80088d0:	f082 8148 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80088d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088d8:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 80088dc:	4321      	orrs	r1, r4
 80088de:	f000 871e 	beq.w	800971e <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 80088e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088e6:	f241 0401 	movw	r4, #4097	@ 0x1001
 80088ea:	42a0      	cmp	r0, r4
 80088ec:	f171 0100 	sbcs.w	r1, r1, #0
 80088f0:	f082 8138 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80088f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088f8:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 80088fc:	4321      	orrs	r1, r4
 80088fe:	f000 86a8 	beq.w	8009652 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8008902:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008906:	f640 0401 	movw	r4, #2049	@ 0x801
 800890a:	42a0      	cmp	r0, r4
 800890c:	f171 0100 	sbcs.w	r1, r1, #0
 8008910:	f082 8128 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008914:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008918:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 800891c:	4321      	orrs	r1, r4
 800891e:	f000 8632 	beq.w	8009586 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8008922:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008926:	f240 4401 	movw	r4, #1025	@ 0x401
 800892a:	42a0      	cmp	r0, r4
 800892c:	f171 0100 	sbcs.w	r1, r1, #0
 8008930:	f082 8118 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008934:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008938:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 800893c:	4321      	orrs	r1, r4
 800893e:	f000 85b0 	beq.w	80094a2 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8008942:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008946:	f240 2401 	movw	r4, #513	@ 0x201
 800894a:	42a0      	cmp	r0, r4
 800894c:	f171 0100 	sbcs.w	r1, r1, #0
 8008950:	f082 8108 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008954:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008958:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 800895c:	4321      	orrs	r1, r4
 800895e:	f000 8535 	beq.w	80093cc <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8008962:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008966:	f240 1401 	movw	r4, #257	@ 0x101
 800896a:	42a0      	cmp	r0, r4
 800896c:	f171 0100 	sbcs.w	r1, r1, #0
 8008970:	f082 80f8 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008974:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008978:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 800897c:	4321      	orrs	r1, r4
 800897e:	f000 84ba 	beq.w	80092f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8008982:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008986:	2881      	cmp	r0, #129	@ 0x81
 8008988:	f171 0100 	sbcs.w	r1, r1, #0
 800898c:	f082 80ea 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008990:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008994:	2821      	cmp	r0, #33	@ 0x21
 8008996:	f171 0100 	sbcs.w	r1, r1, #0
 800899a:	d26f      	bcs.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800899c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089a0:	4301      	orrs	r1, r0
 80089a2:	f002 80df 	beq.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80089a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089aa:	1e42      	subs	r2, r0, #1
 80089ac:	f141 33ff 	adc.w	r3, r1, #4294967295
 80089b0:	2a20      	cmp	r2, #32
 80089b2:	f173 0100 	sbcs.w	r1, r3, #0
 80089b6:	f082 80d5 	bcs.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80089ba:	2a1f      	cmp	r2, #31
 80089bc:	f202 80d2 	bhi.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80089c0:	a101      	add	r1, pc, #4	@ (adr r1, 80089c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 80089c2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80089c6:	bf00      	nop
 80089c8:	08008d29 	.word	0x08008d29
 80089cc:	08008df5 	.word	0x08008df5
 80089d0:	0800ab65 	.word	0x0800ab65
 80089d4:	08008eb5 	.word	0x08008eb5
 80089d8:	0800ab65 	.word	0x0800ab65
 80089dc:	0800ab65 	.word	0x0800ab65
 80089e0:	0800ab65 	.word	0x0800ab65
 80089e4:	08008f85 	.word	0x08008f85
 80089e8:	0800ab65 	.word	0x0800ab65
 80089ec:	0800ab65 	.word	0x0800ab65
 80089f0:	0800ab65 	.word	0x0800ab65
 80089f4:	0800ab65 	.word	0x0800ab65
 80089f8:	0800ab65 	.word	0x0800ab65
 80089fc:	0800ab65 	.word	0x0800ab65
 8008a00:	0800ab65 	.word	0x0800ab65
 8008a04:	08009067 	.word	0x08009067
 8008a08:	0800ab65 	.word	0x0800ab65
 8008a0c:	0800ab65 	.word	0x0800ab65
 8008a10:	0800ab65 	.word	0x0800ab65
 8008a14:	0800ab65 	.word	0x0800ab65
 8008a18:	0800ab65 	.word	0x0800ab65
 8008a1c:	0800ab65 	.word	0x0800ab65
 8008a20:	0800ab65 	.word	0x0800ab65
 8008a24:	0800ab65 	.word	0x0800ab65
 8008a28:	0800ab65 	.word	0x0800ab65
 8008a2c:	0800ab65 	.word	0x0800ab65
 8008a30:	0800ab65 	.word	0x0800ab65
 8008a34:	0800ab65 	.word	0x0800ab65
 8008a38:	0800ab65 	.word	0x0800ab65
 8008a3c:	0800ab65 	.word	0x0800ab65
 8008a40:	0800ab65 	.word	0x0800ab65
 8008a44:	0800913d 	.word	0x0800913d
 8008a48:	80000001 	.word	0x80000001
 8008a4c:	40000001 	.word	0x40000001
 8008a50:	20000001 	.word	0x20000001
 8008a54:	10000001 	.word	0x10000001
 8008a58:	08000001 	.word	0x08000001
 8008a5c:	04000001 	.word	0x04000001
 8008a60:	00800001 	.word	0x00800001
 8008a64:	00400001 	.word	0x00400001
 8008a68:	00200001 	.word	0x00200001
 8008a6c:	00100001 	.word	0x00100001
 8008a70:	00080001 	.word	0x00080001
 8008a74:	00040001 	.word	0x00040001
 8008a78:	00020001 	.word	0x00020001
 8008a7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a80:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8008a84:	430b      	orrs	r3, r1
 8008a86:	f000 83c4 	beq.w	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8008a8a:	f002 b86b 	b.w	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8008a8e:	4ba1      	ldr	r3, [pc, #644]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008a90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a94:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008a98:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008aa0:	d036      	beq.n	8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8008aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008aa8:	d86b      	bhi.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008ab0:	d02b      	beq.n	8008b0a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008ab8:	d863      	bhi.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8008aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ac0:	d01b      	beq.n	8008afa <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ac8:	d85b      	bhi.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8008aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d004      	beq.n	8008ada <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8008ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ad6:	d008      	beq.n	8008aea <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8008ad8:	e053      	b.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ada:	f107 0320 	add.w	r3, r7, #32
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f7ff f8b4 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ae8:	e04e      	b.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008aea:	f107 0314 	add.w	r3, r7, #20
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7ff fa18 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008af8:	e046      	b.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008afa:	f107 0308 	add.w	r3, r7, #8
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7ff fb7c 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b08:	e03e      	b.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008b0a:	4b83      	ldr	r3, [pc, #524]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8008b0c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b0e:	e03b      	b.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b10:	4b80      	ldr	r3, [pc, #512]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b16:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b1c:	4b7d      	ldr	r3, [pc, #500]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f003 0302 	and.w	r3, r3, #2
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d10c      	bne.n	8008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8008b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d109      	bne.n	8008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b2e:	4b79      	ldr	r3, [pc, #484]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	08db      	lsrs	r3, r3, #3
 8008b34:	f003 0303 	and.w	r3, r3, #3
 8008b38:	4a78      	ldr	r2, [pc, #480]	@ (8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8008b3a:	fa22 f303 	lsr.w	r3, r2, r3
 8008b3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b40:	e01e      	b.n	8008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b42:	4b74      	ldr	r3, [pc, #464]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b4e:	d106      	bne.n	8008b5e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b56:	d102      	bne.n	8008b5e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008b58:	4b71      	ldr	r3, [pc, #452]	@ (8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8008b5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b5c:	e010      	b.n	8008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b5e:	4b6d      	ldr	r3, [pc, #436]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b6a:	d106      	bne.n	8008b7a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8008b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b72:	d102      	bne.n	8008b7a <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008b74:	4b6b      	ldr	r3, [pc, #428]	@ (8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8008b76:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b78:	e002      	b.n	8008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008b7e:	e003      	b.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8008b80:	e002      	b.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8008b82:	2300      	movs	r3, #0
 8008b84:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b86:	bf00      	nop
          }
        }
        break;
 8008b88:	f001 bfef 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008b8c:	4b61      	ldr	r3, [pc, #388]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008b8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b92:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8008b96:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008b9e:	d036      	beq.n	8008c0e <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8008ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008ba6:	d86b      	bhi.n	8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8008ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008baa:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008bae:	d02b      	beq.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8008bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008bb6:	d863      	bhi.n	8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8008bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bbe:	d01b      	beq.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bc6:	d85b      	bhi.n	8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8008bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d004      	beq.n	8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008bd4:	d008      	beq.n	8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8008bd6:	e053      	b.n	8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008bd8:	f107 0320 	add.w	r3, r7, #32
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f7ff f835 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008be6:	e04e      	b.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008be8:	f107 0314 	add.w	r3, r7, #20
 8008bec:	4618      	mov	r0, r3
 8008bee:	f7ff f999 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008bf6:	e046      	b.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008bf8:	f107 0308 	add.w	r3, r7, #8
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f7ff fafd 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c06:	e03e      	b.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008c08:	4b43      	ldr	r3, [pc, #268]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8008c0a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c0c:	e03b      	b.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c0e:	4b41      	ldr	r3, [pc, #260]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008c10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c14:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008c18:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c1a:	4b3e      	ldr	r3, [pc, #248]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f003 0302 	and.w	r3, r3, #2
 8008c22:	2b02      	cmp	r3, #2
 8008c24:	d10c      	bne.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 8008c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d109      	bne.n	8008c40 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c2c:	4b39      	ldr	r3, [pc, #228]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	08db      	lsrs	r3, r3, #3
 8008c32:	f003 0303 	and.w	r3, r3, #3
 8008c36:	4a39      	ldr	r2, [pc, #228]	@ (8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8008c38:	fa22 f303 	lsr.w	r3, r2, r3
 8008c3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c3e:	e01e      	b.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c40:	4b34      	ldr	r3, [pc, #208]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c4c:	d106      	bne.n	8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c54:	d102      	bne.n	8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008c56:	4b32      	ldr	r3, [pc, #200]	@ (8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8008c58:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c5a:	e010      	b.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c5c:	4b2d      	ldr	r3, [pc, #180]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c68:	d106      	bne.n	8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8008c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c70:	d102      	bne.n	8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008c72:	4b2c      	ldr	r3, [pc, #176]	@ (8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8008c74:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c76:	e002      	b.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008c7c:	e003      	b.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8008c7e:	e002      	b.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8008c80:	2300      	movs	r3, #0
 8008c82:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c84:	bf00      	nop
          }
        }
        break;
 8008c86:	f001 bf70 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8008c8a:	4b22      	ldr	r3, [pc, #136]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008c8c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c94:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8008c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d108      	bne.n	8008cae <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c9c:	f107 0320 	add.w	r3, r7, #32
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f7fe ffd3 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008caa:	f001 bf5e 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8008cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb0:	2b40      	cmp	r3, #64	@ 0x40
 8008cb2:	d108      	bne.n	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cb4:	f107 0314 	add.w	r3, r7, #20
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f7ff f933 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cc2:	f001 bf52 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cca:	f001 bf4e 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8008cce:	4b11      	ldr	r3, [pc, #68]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008cd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008cd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cd8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8008cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d108      	bne.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ce0:	f107 0320 	add.w	r3, r7, #32
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f7fe ffb1 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cec:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008cee:	f001 bf3c 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 8008cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf4:	2b80      	cmp	r3, #128	@ 0x80
 8008cf6:	d108      	bne.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cf8:	f107 0314 	add.w	r3, r7, #20
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7ff f911 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008d02:	69fb      	ldr	r3, [r7, #28]
 8008d04:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d06:	f001 bf30 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d0e:	f001 bf2c 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d12:	bf00      	nop
 8008d14:	44020c00 	.word	0x44020c00
 8008d18:	00bb8000 	.word	0x00bb8000
 8008d1c:	03d09000 	.word	0x03d09000
 8008d20:	003d0900 	.word	0x003d0900
 8008d24:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008d28:	4b9d      	ldr	r3, [pc, #628]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008d2a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008d2e:	f003 0307 	and.w	r3, r3, #7
 8008d32:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d104      	bne.n	8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008d3a:	f7fc ffd1 	bl	8005ce0 <HAL_RCC_GetPCLK2Freq>
 8008d3e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008d40:	f001 bf13 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8008d44:	4b96      	ldr	r3, [pc, #600]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d50:	d10a      	bne.n	8008d68 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8008d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	d107      	bne.n	8008d68 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d58:	f107 0314 	add.w	r3, r7, #20
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f7ff f8e1 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d66:	e043      	b.n	8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8008d68:	4b8d      	ldr	r3, [pc, #564]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d74:	d10a      	bne.n	8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8008d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d78:	2b02      	cmp	r3, #2
 8008d7a:	d107      	bne.n	8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d7c:	f107 0308 	add.w	r3, r7, #8
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7ff fa3b 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d8a:	e031      	b.n	8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008d8c:	4b84      	ldr	r3, [pc, #528]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f003 0302 	and.w	r3, r3, #2
 8008d94:	2b02      	cmp	r3, #2
 8008d96:	d10c      	bne.n	8008db2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9a:	2b03      	cmp	r3, #3
 8008d9c:	d109      	bne.n	8008db2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d9e:	4b80      	ldr	r3, [pc, #512]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	08db      	lsrs	r3, r3, #3
 8008da4:	f003 0303 	and.w	r3, r3, #3
 8008da8:	4a7e      	ldr	r2, [pc, #504]	@ (8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8008daa:	fa22 f303 	lsr.w	r3, r2, r3
 8008dae:	637b      	str	r3, [r7, #52]	@ 0x34
 8008db0:	e01e      	b.n	8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8008db2:	4b7b      	ldr	r3, [pc, #492]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008dba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dbe:	d105      	bne.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8008dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc2:	2b04      	cmp	r3, #4
 8008dc4:	d102      	bne.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8008dc6:	4b78      	ldr	r3, [pc, #480]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8008dc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dca:	e011      	b.n	8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008dcc:	4b74      	ldr	r3, [pc, #464]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008dce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008dd2:	f003 0302 	and.w	r3, r3, #2
 8008dd6:	2b02      	cmp	r3, #2
 8008dd8:	d106      	bne.n	8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8008dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ddc:	2b05      	cmp	r3, #5
 8008dde:	d103      	bne.n	8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8008de0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008de6:	e003      	b.n	8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8008de8:	2300      	movs	r3, #0
 8008dea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008dec:	f001 bebd 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008df0:	f001 bebb 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008df4:	4b6a      	ldr	r3, [pc, #424]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008df6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008dfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008dfe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d104      	bne.n	8008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e06:	f7fc ff55 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8008e0a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8008e0c:	f001 bead 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8008e10:	4b63      	ldr	r3, [pc, #396]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e1c:	d10a      	bne.n	8008e34 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8008e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e20:	2b08      	cmp	r3, #8
 8008e22:	d107      	bne.n	8008e34 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e24:	f107 0314 	add.w	r3, r7, #20
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f7ff f87b 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e32:	e03d      	b.n	8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8008e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e36:	2b10      	cmp	r3, #16
 8008e38:	d108      	bne.n	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e3a:	f107 0308 	add.w	r3, r7, #8
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7ff f9dc 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e48:	f001 be8f 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008e4c:	4b54      	ldr	r3, [pc, #336]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f003 0302 	and.w	r3, r3, #2
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	d10c      	bne.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8008e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5a:	2b18      	cmp	r3, #24
 8008e5c:	d109      	bne.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e5e:	4b50      	ldr	r3, [pc, #320]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	08db      	lsrs	r3, r3, #3
 8008e64:	f003 0303 	and.w	r3, r3, #3
 8008e68:	4a4e      	ldr	r2, [pc, #312]	@ (8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8008e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e70:	e01e      	b.n	8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8008e72:	4b4b      	ldr	r3, [pc, #300]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e7e:	d105      	bne.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e82:	2b20      	cmp	r3, #32
 8008e84:	d102      	bne.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8008e86:	4b48      	ldr	r3, [pc, #288]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8008e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e8a:	e011      	b.n	8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008e8c:	4b44      	ldr	r3, [pc, #272]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008e8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e92:	f003 0302 	and.w	r3, r3, #2
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d106      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8008e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9c:	2b28      	cmp	r3, #40	@ 0x28
 8008e9e:	d103      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8008ea0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ea4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea6:	e003      	b.n	8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008eac:	f001 be5d 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008eb0:	f001 be5b 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008eb4:	4b3a      	ldr	r3, [pc, #232]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008eb6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008eba:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008ebe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d104      	bne.n	8008ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008ec6:	f7fc fef5 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8008eca:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8008ecc:	f001 be4d 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8008ed0:	4b33      	ldr	r3, [pc, #204]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ed8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008edc:	d10a      	bne.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8008ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee0:	2b40      	cmp	r3, #64	@ 0x40
 8008ee2:	d107      	bne.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ee4:	f107 0314 	add.w	r3, r7, #20
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f7ff f81b 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ef2:	e045      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8008ef4:	4b2a      	ldr	r3, [pc, #168]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008efc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f00:	d10a      	bne.n	8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8008f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f04:	2b80      	cmp	r3, #128	@ 0x80
 8008f06:	d107      	bne.n	8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f08:	f107 0308 	add.w	r3, r7, #8
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f7ff f975 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f16:	e033      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8008f18:	4b21      	ldr	r3, [pc, #132]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f003 0302 	and.w	r3, r3, #2
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d10c      	bne.n	8008f3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8008f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f26:	2bc0      	cmp	r3, #192	@ 0xc0
 8008f28:	d109      	bne.n	8008f3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	08db      	lsrs	r3, r3, #3
 8008f30:	f003 0303 	and.w	r3, r3, #3
 8008f34:	4a1b      	ldr	r2, [pc, #108]	@ (8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8008f36:	fa22 f303 	lsr.w	r3, r2, r3
 8008f3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f3c:	e020      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8008f3e:	4b18      	ldr	r3, [pc, #96]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f4a:	d106      	bne.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8008f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f52:	d102      	bne.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8008f54:	4b14      	ldr	r3, [pc, #80]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8008f56:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f58:	e012      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8008f5a:	4b11      	ldr	r3, [pc, #68]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008f5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f60:	f003 0302 	and.w	r3, r3, #2
 8008f64:	2b02      	cmp	r3, #2
 8008f66:	d107      	bne.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8008f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008f6e:	d103      	bne.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8008f70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f74:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f76:	e003      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f7c:	f001 bdf5 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f80:	f001 bdf3 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008f84:	4b06      	ldr	r3, [pc, #24]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8008f86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008f8a:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008f8e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d10a      	bne.n	8008fac <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f96:	f7fc fe8d 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8008f9a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8008f9c:	f001 bde5 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008fa0:	44020c00 	.word	0x44020c00
 8008fa4:	03d09000 	.word	0x03d09000
 8008fa8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8008fac:	4ba0      	ldr	r3, [pc, #640]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fb8:	d10b      	bne.n	8008fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8008fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fc0:	d107      	bne.n	8008fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fc2:	f107 0314 	add.w	r3, r7, #20
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f7fe ffac 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008fcc:	69bb      	ldr	r3, [r7, #24]
 8008fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fd0:	e047      	b.n	8009062 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8008fd2:	4b97      	ldr	r3, [pc, #604]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fde:	d10b      	bne.n	8008ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8008fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fe6:	d107      	bne.n	8008ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fe8:	f107 0308 	add.w	r3, r7, #8
 8008fec:	4618      	mov	r0, r3
 8008fee:	f7ff f905 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ff6:	e034      	b.n	8009062 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8008ff8:	4b8d      	ldr	r3, [pc, #564]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f003 0302 	and.w	r3, r3, #2
 8009000:	2b02      	cmp	r3, #2
 8009002:	d10d      	bne.n	8009020 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8009004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009006:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800900a:	d109      	bne.n	8009020 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800900c:	4b88      	ldr	r3, [pc, #544]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	08db      	lsrs	r3, r3, #3
 8009012:	f003 0303 	and.w	r3, r3, #3
 8009016:	4a87      	ldr	r2, [pc, #540]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009018:	fa22 f303 	lsr.w	r3, r2, r3
 800901c:	637b      	str	r3, [r7, #52]	@ 0x34
 800901e:	e020      	b.n	8009062 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8009020:	4b83      	ldr	r3, [pc, #524]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800902c:	d106      	bne.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800902e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009030:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009034:	d102      	bne.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8009036:	4b80      	ldr	r3, [pc, #512]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009038:	637b      	str	r3, [r7, #52]	@ 0x34
 800903a:	e012      	b.n	8009062 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800903c:	4b7c      	ldr	r3, [pc, #496]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800903e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009042:	f003 0302 	and.w	r3, r3, #2
 8009046:	2b02      	cmp	r3, #2
 8009048:	d107      	bne.n	800905a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800904a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8009050:	d103      	bne.n	800905a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8009052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009056:	637b      	str	r3, [r7, #52]	@ 0x34
 8009058:	e003      	b.n	8009062 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800905a:	2300      	movs	r3, #0
 800905c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800905e:	f001 bd84 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009062:	f001 bd82 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8009066:	4b72      	ldr	r3, [pc, #456]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009068:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800906c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009070:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8009072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009074:	2b00      	cmp	r3, #0
 8009076:	d104      	bne.n	8009082 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009078:	f7fc fe1c 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 800907c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800907e:	f001 bd74 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8009082:	4b6b      	ldr	r3, [pc, #428]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800908a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800908e:	d10b      	bne.n	80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8009090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009096:	d107      	bne.n	80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009098:	f107 0314 	add.w	r3, r7, #20
 800909c:	4618      	mov	r0, r3
 800909e:	f7fe ff41 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80090a6:	e047      	b.n	8009138 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 80090a8:	4b61      	ldr	r3, [pc, #388]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090b4:	d10b      	bne.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 80090b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090bc:	d107      	bne.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090be:	f107 0308 	add.w	r3, r7, #8
 80090c2:	4618      	mov	r0, r3
 80090c4:	f7ff f89a 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80090cc:	e034      	b.n	8009138 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80090ce:	4b58      	ldr	r3, [pc, #352]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f003 0302 	and.w	r3, r3, #2
 80090d6:	2b02      	cmp	r3, #2
 80090d8:	d10d      	bne.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80090da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090e0:	d109      	bne.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80090e2:	4b53      	ldr	r3, [pc, #332]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	08db      	lsrs	r3, r3, #3
 80090e8:	f003 0303 	and.w	r3, r3, #3
 80090ec:	4a51      	ldr	r2, [pc, #324]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80090ee:	fa22 f303 	lsr.w	r3, r2, r3
 80090f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80090f4:	e020      	b.n	8009138 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 80090f6:	4b4e      	ldr	r3, [pc, #312]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009102:	d106      	bne.n	8009112 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8009104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009106:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800910a:	d102      	bne.n	8009112 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 800910c:	4b4a      	ldr	r3, [pc, #296]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800910e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009110:	e012      	b.n	8009138 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8009112:	4b47      	ldr	r3, [pc, #284]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009114:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009118:	f003 0302 	and.w	r3, r3, #2
 800911c:	2b02      	cmp	r3, #2
 800911e:	d107      	bne.n	8009130 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8009120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009122:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009126:	d103      	bne.n	8009130 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8009128:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800912c:	637b      	str	r3, [r7, #52]	@ 0x34
 800912e:	e003      	b.n	8009138 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8009130:	2300      	movs	r3, #0
 8009132:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009134:	f001 bd19 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009138:	f001 bd17 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800913c:	4b3c      	ldr	r3, [pc, #240]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800913e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009142:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8009146:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8009148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914a:	2b00      	cmp	r3, #0
 800914c:	d104      	bne.n	8009158 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800914e:	f7fc fdb1 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8009152:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8009154:	f001 bd09 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8009158:	4b35      	ldr	r3, [pc, #212]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009160:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009164:	d10b      	bne.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8009166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009168:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800916c:	d107      	bne.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800916e:	f107 0314 	add.w	r3, r7, #20
 8009172:	4618      	mov	r0, r3
 8009174:	f7fe fed6 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	637b      	str	r3, [r7, #52]	@ 0x34
 800917c:	e047      	b.n	800920e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800917e:	4b2c      	ldr	r3, [pc, #176]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009186:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800918a:	d10b      	bne.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 800918c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800918e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009192:	d107      	bne.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009194:	f107 0308 	add.w	r3, r7, #8
 8009198:	4618      	mov	r0, r3
 800919a:	f7ff f82f 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80091a2:	e034      	b.n	800920e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 80091a4:	4b22      	ldr	r3, [pc, #136]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f003 0302 	and.w	r3, r3, #2
 80091ac:	2b02      	cmp	r3, #2
 80091ae:	d10d      	bne.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 80091b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80091b6:	d109      	bne.n	80091cc <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80091b8:	4b1d      	ldr	r3, [pc, #116]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	08db      	lsrs	r3, r3, #3
 80091be:	f003 0303 	and.w	r3, r3, #3
 80091c2:	4a1c      	ldr	r2, [pc, #112]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80091c4:	fa22 f303 	lsr.w	r3, r2, r3
 80091c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80091ca:	e020      	b.n	800920e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 80091cc:	4b18      	ldr	r3, [pc, #96]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091d8:	d106      	bne.n	80091e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80091da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091e0:	d102      	bne.n	80091e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 80091e2:	4b15      	ldr	r3, [pc, #84]	@ (8009238 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80091e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80091e6:	e012      	b.n	800920e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 80091e8:	4b11      	ldr	r3, [pc, #68]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80091ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80091ee:	f003 0302 	and.w	r3, r3, #2
 80091f2:	2b02      	cmp	r3, #2
 80091f4:	d107      	bne.n	8009206 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 80091f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80091fc:	d103      	bne.n	8009206 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 80091fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009202:	637b      	str	r3, [r7, #52]	@ 0x34
 8009204:	e003      	b.n	800920e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8009206:	2300      	movs	r3, #0
 8009208:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800920a:	f001 bcae 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800920e:	f001 bcac 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8009212:	4b07      	ldr	r3, [pc, #28]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009214:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009218:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 800921c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800921e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009220:	2b00      	cmp	r3, #0
 8009222:	d10b      	bne.n	800923c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009224:	f7fc fd46 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8009228:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800922a:	f001 bc9e 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800922e:	bf00      	nop
 8009230:	44020c00 	.word	0x44020c00
 8009234:	03d09000 	.word	0x03d09000
 8009238:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800923c:	4ba0      	ldr	r3, [pc, #640]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009244:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009248:	d10b      	bne.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 800924a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009250:	d107      	bne.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009252:	f107 0314 	add.w	r3, r7, #20
 8009256:	4618      	mov	r0, r3
 8009258:	f7fe fe64 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009260:	e047      	b.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8009262:	4b97      	ldr	r3, [pc, #604]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800926a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800926e:	d10b      	bne.n	8009288 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8009270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009272:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009276:	d107      	bne.n	8009288 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009278:	f107 0308 	add.w	r3, r7, #8
 800927c:	4618      	mov	r0, r3
 800927e:	f7fe ffbd 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	637b      	str	r3, [r7, #52]	@ 0x34
 8009286:	e034      	b.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8009288:	4b8d      	ldr	r3, [pc, #564]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f003 0302 	and.w	r3, r3, #2
 8009290:	2b02      	cmp	r3, #2
 8009292:	d10d      	bne.n	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8009294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009296:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800929a:	d109      	bne.n	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800929c:	4b88      	ldr	r3, [pc, #544]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	08db      	lsrs	r3, r3, #3
 80092a2:	f003 0303 	and.w	r3, r3, #3
 80092a6:	4a87      	ldr	r2, [pc, #540]	@ (80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80092a8:	fa22 f303 	lsr.w	r3, r2, r3
 80092ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ae:	e020      	b.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 80092b0:	4b83      	ldr	r3, [pc, #524]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092bc:	d106      	bne.n	80092cc <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 80092be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092c4:	d102      	bne.n	80092cc <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 80092c6:	4b80      	ldr	r3, [pc, #512]	@ (80094c8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80092c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ca:	e012      	b.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 80092cc:	4b7c      	ldr	r3, [pc, #496]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80092ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092d2:	f003 0302 	and.w	r3, r3, #2
 80092d6:	2b02      	cmp	r3, #2
 80092d8:	d107      	bne.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 80092da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092dc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80092e0:	d103      	bne.n	80092ea <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 80092e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80092e8:	e003      	b.n	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 80092ea:	2300      	movs	r3, #0
 80092ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80092ee:	f001 bc3c 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80092f2:	f001 bc3a 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 80092f6:	4b72      	ldr	r3, [pc, #456]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80092f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80092fc:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009300:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8009302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009304:	2b00      	cmp	r3, #0
 8009306:	d104      	bne.n	8009312 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009308:	f7fc fcd4 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 800930c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800930e:	f001 bc2c 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8009312:	4b6b      	ldr	r3, [pc, #428]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800931a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800931e:	d10b      	bne.n	8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8009320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009322:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009326:	d107      	bne.n	8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009328:	f107 0314 	add.w	r3, r7, #20
 800932c:	4618      	mov	r0, r3
 800932e:	f7fe fdf9 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	637b      	str	r3, [r7, #52]	@ 0x34
 8009336:	e047      	b.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8009338:	4b61      	ldr	r3, [pc, #388]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009340:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009344:	d10b      	bne.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8009346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009348:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800934c:	d107      	bne.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800934e:	f107 0308 	add.w	r3, r7, #8
 8009352:	4618      	mov	r0, r3
 8009354:	f7fe ff52 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	637b      	str	r3, [r7, #52]	@ 0x34
 800935c:	e034      	b.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800935e:	4b58      	ldr	r3, [pc, #352]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f003 0302 	and.w	r3, r3, #2
 8009366:	2b02      	cmp	r3, #2
 8009368:	d10d      	bne.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 800936a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800936c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009370:	d109      	bne.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009372:	4b53      	ldr	r3, [pc, #332]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	08db      	lsrs	r3, r3, #3
 8009378:	f003 0303 	and.w	r3, r3, #3
 800937c:	4a51      	ldr	r2, [pc, #324]	@ (80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800937e:	fa22 f303 	lsr.w	r3, r2, r3
 8009382:	637b      	str	r3, [r7, #52]	@ 0x34
 8009384:	e020      	b.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8009386:	4b4e      	ldr	r3, [pc, #312]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800938e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009392:	d106      	bne.n	80093a2 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8009394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009396:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800939a:	d102      	bne.n	80093a2 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 800939c:	4b4a      	ldr	r3, [pc, #296]	@ (80094c8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800939e:	637b      	str	r3, [r7, #52]	@ 0x34
 80093a0:	e012      	b.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 80093a2:	4b47      	ldr	r3, [pc, #284]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80093a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80093a8:	f003 0302 	and.w	r3, r3, #2
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d107      	bne.n	80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 80093b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093b2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80093b6:	d103      	bne.n	80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 80093b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80093be:	e003      	b.n	80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093c4:	f001 bbd1 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80093c8:	f001 bbcf 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 80093cc:	4b3c      	ldr	r3, [pc, #240]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80093ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80093d2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80093d6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 80093d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d104      	bne.n	80093e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80093de:	f7fc fc69 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 80093e2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 80093e4:	f001 bbc1 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 80093e8:	4b35      	ldr	r3, [pc, #212]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80093f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80093f4:	d10b      	bne.n	800940e <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 80093f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80093fc:	d107      	bne.n	800940e <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093fe:	f107 0314 	add.w	r3, r7, #20
 8009402:	4618      	mov	r0, r3
 8009404:	f7fe fd8e 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009408:	69bb      	ldr	r3, [r7, #24]
 800940a:	637b      	str	r3, [r7, #52]	@ 0x34
 800940c:	e047      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800940e:	4b2c      	ldr	r3, [pc, #176]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009416:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800941a:	d10b      	bne.n	8009434 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 800941c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800941e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009422:	d107      	bne.n	8009434 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009424:	f107 0308 	add.w	r3, r7, #8
 8009428:	4618      	mov	r0, r3
 800942a:	f7fe fee7 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	637b      	str	r3, [r7, #52]	@ 0x34
 8009432:	e034      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8009434:	4b22      	ldr	r3, [pc, #136]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 0302 	and.w	r3, r3, #2
 800943c:	2b02      	cmp	r3, #2
 800943e:	d10d      	bne.n	800945c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8009440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009442:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009446:	d109      	bne.n	800945c <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009448:	4b1d      	ldr	r3, [pc, #116]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	08db      	lsrs	r3, r3, #3
 800944e:	f003 0303 	and.w	r3, r3, #3
 8009452:	4a1c      	ldr	r2, [pc, #112]	@ (80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8009454:	fa22 f303 	lsr.w	r3, r2, r3
 8009458:	637b      	str	r3, [r7, #52]	@ 0x34
 800945a:	e020      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800945c:	4b18      	ldr	r3, [pc, #96]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009468:	d106      	bne.n	8009478 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 800946a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009470:	d102      	bne.n	8009478 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8009472:	4b15      	ldr	r3, [pc, #84]	@ (80094c8 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009474:	637b      	str	r3, [r7, #52]	@ 0x34
 8009476:	e012      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8009478:	4b11      	ldr	r3, [pc, #68]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800947a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800947e:	f003 0302 	and.w	r3, r3, #2
 8009482:	2b02      	cmp	r3, #2
 8009484:	d107      	bne.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8009486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009488:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800948c:	d103      	bne.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 800948e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009492:	637b      	str	r3, [r7, #52]	@ 0x34
 8009494:	e003      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8009496:	2300      	movs	r3, #0
 8009498:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800949a:	f001 bb66 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800949e:	f001 bb64 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 80094a2:	4b07      	ldr	r3, [pc, #28]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80094a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80094a8:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 80094ac:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 80094ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d10b      	bne.n	80094cc <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80094b4:	f7fc fbfe 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 80094b8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 80094ba:	f001 bb56 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80094be:	bf00      	nop
 80094c0:	44020c00 	.word	0x44020c00
 80094c4:	03d09000 	.word	0x03d09000
 80094c8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 80094cc:	4ba1      	ldr	r3, [pc, #644]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094d8:	d10b      	bne.n	80094f2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 80094da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094e0:	d107      	bne.n	80094f2 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094e2:	f107 0314 	add.w	r3, r7, #20
 80094e6:	4618      	mov	r0, r3
 80094e8:	f7fe fd1c 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80094ec:	69bb      	ldr	r3, [r7, #24]
 80094ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80094f0:	e047      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 80094f2:	4b98      	ldr	r3, [pc, #608]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80094fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80094fe:	d10b      	bne.n	8009518 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8009500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009502:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009506:	d107      	bne.n	8009518 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009508:	f107 0308 	add.w	r3, r7, #8
 800950c:	4618      	mov	r0, r3
 800950e:	f7fe fe75 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	637b      	str	r3, [r7, #52]	@ 0x34
 8009516:	e034      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8009518:	4b8e      	ldr	r3, [pc, #568]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 0302 	and.w	r3, r3, #2
 8009520:	2b02      	cmp	r3, #2
 8009522:	d10d      	bne.n	8009540 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8009524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009526:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800952a:	d109      	bne.n	8009540 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800952c:	4b89      	ldr	r3, [pc, #548]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	08db      	lsrs	r3, r3, #3
 8009532:	f003 0303 	and.w	r3, r3, #3
 8009536:	4a88      	ldr	r2, [pc, #544]	@ (8009758 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009538:	fa22 f303 	lsr.w	r3, r2, r3
 800953c:	637b      	str	r3, [r7, #52]	@ 0x34
 800953e:	e020      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8009540:	4b84      	ldr	r3, [pc, #528]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009548:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800954c:	d106      	bne.n	800955c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 800954e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009550:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009554:	d102      	bne.n	800955c <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8009556:	4b81      	ldr	r3, [pc, #516]	@ (800975c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009558:	637b      	str	r3, [r7, #52]	@ 0x34
 800955a:	e012      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800955c:	4b7d      	ldr	r3, [pc, #500]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800955e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009562:	f003 0302 	and.w	r3, r3, #2
 8009566:	2b02      	cmp	r3, #2
 8009568:	d107      	bne.n	800957a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 800956a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8009570:	d103      	bne.n	800957a <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8009572:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009576:	637b      	str	r3, [r7, #52]	@ 0x34
 8009578:	e003      	b.n	8009582 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 800957a:	2300      	movs	r3, #0
 800957c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800957e:	f001 baf4 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009582:	f001 baf2 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8009586:	4b73      	ldr	r3, [pc, #460]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009588:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800958c:	f003 0307 	and.w	r3, r3, #7
 8009590:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8009592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009594:	2b00      	cmp	r3, #0
 8009596:	d104      	bne.n	80095a2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009598:	f7fc fb8c 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 800959c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800959e:	f001 bae4 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 80095a2:	4b6c      	ldr	r3, [pc, #432]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80095ae:	d10a      	bne.n	80095c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 80095b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d107      	bne.n	80095c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095b6:	f107 0314 	add.w	r3, r7, #20
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe fcb2 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80095c4:	e043      	b.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 80095c6:	4b63      	ldr	r3, [pc, #396]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80095ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095d2:	d10a      	bne.n	80095ea <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 80095d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d6:	2b02      	cmp	r3, #2
 80095d8:	d107      	bne.n	80095ea <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80095da:	f107 0308 	add.w	r3, r7, #8
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe fe0c 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80095e8:	e031      	b.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 80095ea:	4b5a      	ldr	r3, [pc, #360]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f003 0302 	and.w	r3, r3, #2
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	d10c      	bne.n	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 80095f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f8:	2b03      	cmp	r3, #3
 80095fa:	d109      	bne.n	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80095fc:	4b55      	ldr	r3, [pc, #340]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	08db      	lsrs	r3, r3, #3
 8009602:	f003 0303 	and.w	r3, r3, #3
 8009606:	4a54      	ldr	r2, [pc, #336]	@ (8009758 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009608:	fa22 f303 	lsr.w	r3, r2, r3
 800960c:	637b      	str	r3, [r7, #52]	@ 0x34
 800960e:	e01e      	b.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8009610:	4b50      	ldr	r3, [pc, #320]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009618:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800961c:	d105      	bne.n	800962a <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800961e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009620:	2b04      	cmp	r3, #4
 8009622:	d102      	bne.n	800962a <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8009624:	4b4d      	ldr	r3, [pc, #308]	@ (800975c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009626:	637b      	str	r3, [r7, #52]	@ 0x34
 8009628:	e011      	b.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800962a:	4b4a      	ldr	r3, [pc, #296]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800962c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009630:	f003 0302 	and.w	r3, r3, #2
 8009634:	2b02      	cmp	r3, #2
 8009636:	d106      	bne.n	8009646 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8009638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963a:	2b05      	cmp	r3, #5
 800963c:	d103      	bne.n	8009646 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 800963e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009642:	637b      	str	r3, [r7, #52]	@ 0x34
 8009644:	e003      	b.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8009646:	2300      	movs	r3, #0
 8009648:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800964a:	f001 ba8e 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800964e:	f001 ba8c 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8009652:	4b40      	ldr	r3, [pc, #256]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009654:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009658:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800965c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800965e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009660:	2b00      	cmp	r3, #0
 8009662:	d104      	bne.n	800966e <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009664:	f7fc fb26 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8009668:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800966a:	f001 ba7e 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800966e:	4b39      	ldr	r3, [pc, #228]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009676:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800967a:	d10a      	bne.n	8009692 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 800967c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967e:	2b10      	cmp	r3, #16
 8009680:	d107      	bne.n	8009692 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009682:	f107 0314 	add.w	r3, r7, #20
 8009686:	4618      	mov	r0, r3
 8009688:	f7fe fc4c 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009690:	e043      	b.n	800971a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8009692:	4b30      	ldr	r3, [pc, #192]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800969a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800969e:	d10a      	bne.n	80096b6 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 80096a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a2:	2b20      	cmp	r3, #32
 80096a4:	d107      	bne.n	80096b6 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096a6:	f107 0308 	add.w	r3, r7, #8
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7fe fda6 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80096b4:	e031      	b.n	800971a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 80096b6:	4b27      	ldr	r3, [pc, #156]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f003 0302 	and.w	r3, r3, #2
 80096be:	2b02      	cmp	r3, #2
 80096c0:	d10c      	bne.n	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 80096c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c4:	2b30      	cmp	r3, #48	@ 0x30
 80096c6:	d109      	bne.n	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80096c8:	4b22      	ldr	r3, [pc, #136]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	08db      	lsrs	r3, r3, #3
 80096ce:	f003 0303 	and.w	r3, r3, #3
 80096d2:	4a21      	ldr	r2, [pc, #132]	@ (8009758 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 80096d4:	fa22 f303 	lsr.w	r3, r2, r3
 80096d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80096da:	e01e      	b.n	800971a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 80096dc:	4b1d      	ldr	r3, [pc, #116]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096e8:	d105      	bne.n	80096f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 80096ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ec:	2b40      	cmp	r3, #64	@ 0x40
 80096ee:	d102      	bne.n	80096f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 80096f0:	4b1a      	ldr	r3, [pc, #104]	@ (800975c <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80096f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80096f4:	e011      	b.n	800971a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 80096f6:	4b17      	ldr	r3, [pc, #92]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80096f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096fc:	f003 0302 	and.w	r3, r3, #2
 8009700:	2b02      	cmp	r3, #2
 8009702:	d106      	bne.n	8009712 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8009704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009706:	2b50      	cmp	r3, #80	@ 0x50
 8009708:	d103      	bne.n	8009712 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 800970a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800970e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009710:	e003      	b.n	800971a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8009712:	2300      	movs	r3, #0
 8009714:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009716:	f001 ba28 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800971a:	f001 ba26 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800971e:	4b0d      	ldr	r3, [pc, #52]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009720:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009724:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009728:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800972a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800972c:	2b00      	cmp	r3, #0
 800972e:	d104      	bne.n	800973a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009730:	f7fc faec 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 8009734:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009736:	f001 ba18 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800973a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009740:	d10e      	bne.n	8009760 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009742:	f107 0314 	add.w	r3, r7, #20
 8009746:	4618      	mov	r0, r3
 8009748:	f7fe fbec 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800974c:	69bb      	ldr	r3, [r7, #24]
 800974e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009750:	f001 ba0b 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009754:	44020c00 	.word	0x44020c00
 8009758:	03d09000 	.word	0x03d09000
 800975c:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8009760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009762:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009766:	d108      	bne.n	800977a <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009768:	f107 0308 	add.w	r3, r7, #8
 800976c:	4618      	mov	r0, r3
 800976e:	f7fe fd45 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009776:	f001 b9f8 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800977a:	4ba4      	ldr	r3, [pc, #656]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f003 0302 	and.w	r3, r3, #2
 8009782:	2b02      	cmp	r3, #2
 8009784:	d10d      	bne.n	80097a2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8009786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009788:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800978c:	d109      	bne.n	80097a2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800978e:	4b9f      	ldr	r3, [pc, #636]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	08db      	lsrs	r3, r3, #3
 8009794:	f003 0303 	and.w	r3, r3, #3
 8009798:	4a9d      	ldr	r2, [pc, #628]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800979a:	fa22 f303 	lsr.w	r3, r2, r3
 800979e:	637b      	str	r3, [r7, #52]	@ 0x34
 80097a0:	e020      	b.n	80097e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80097a2:	4b9a      	ldr	r3, [pc, #616]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097ae:	d106      	bne.n	80097be <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 80097b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80097b6:	d102      	bne.n	80097be <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 80097b8:	4b96      	ldr	r3, [pc, #600]	@ (8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80097ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80097bc:	e012      	b.n	80097e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80097be:	4b93      	ldr	r3, [pc, #588]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80097c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80097c4:	f003 0302 	and.w	r3, r3, #2
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d107      	bne.n	80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 80097cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ce:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80097d2:	d103      	bne.n	80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 80097d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80097da:	e003      	b.n	80097e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 80097dc:	2300      	movs	r3, #0
 80097de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097e0:	f001 b9c3 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80097e4:	f001 b9c1 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80097e8:	4b88      	ldr	r3, [pc, #544]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80097ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80097ee:	f003 0307 	and.w	r3, r3, #7
 80097f2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80097f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d104      	bne.n	8009804 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80097fa:	f7fc fa3f 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 80097fe:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8009800:	f001 b9b3 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8009804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009806:	2b01      	cmp	r3, #1
 8009808:	d104      	bne.n	8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800980a:	f7fc f90b 	bl	8005a24 <HAL_RCC_GetSysClockFreq>
 800980e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009810:	f001 b9ab 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8009814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009816:	2b02      	cmp	r3, #2
 8009818:	d108      	bne.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800981a:	f107 0314 	add.w	r3, r7, #20
 800981e:	4618      	mov	r0, r3
 8009820:	f7fe fb80 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009824:	69fb      	ldr	r3, [r7, #28]
 8009826:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009828:	f001 b99f 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800982c:	4b77      	ldr	r3, [pc, #476]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009834:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009838:	d105      	bne.n	8009846 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800983a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800983c:	2b03      	cmp	r3, #3
 800983e:	d102      	bne.n	8009846 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8009840:	4b75      	ldr	r3, [pc, #468]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8009842:	637b      	str	r3, [r7, #52]	@ 0x34
 8009844:	e023      	b.n	800988e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8009846:	4b71      	ldr	r3, [pc, #452]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f003 0302 	and.w	r3, r3, #2
 800984e:	2b02      	cmp	r3, #2
 8009850:	d10c      	bne.n	800986c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8009852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009854:	2b04      	cmp	r3, #4
 8009856:	d109      	bne.n	800986c <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009858:	4b6c      	ldr	r3, [pc, #432]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	08db      	lsrs	r3, r3, #3
 800985e:	f003 0303 	and.w	r3, r3, #3
 8009862:	4a6b      	ldr	r2, [pc, #428]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8009864:	fa22 f303 	lsr.w	r3, r2, r3
 8009868:	637b      	str	r3, [r7, #52]	@ 0x34
 800986a:	e010      	b.n	800988e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800986c:	4b67      	ldr	r3, [pc, #412]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009874:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009878:	d105      	bne.n	8009886 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800987a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987c:	2b05      	cmp	r3, #5
 800987e:	d102      	bne.n	8009886 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8009880:	4b64      	ldr	r3, [pc, #400]	@ (8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8009882:	637b      	str	r3, [r7, #52]	@ 0x34
 8009884:	e003      	b.n	800988e <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8009886:	2300      	movs	r3, #0
 8009888:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800988a:	f001 b96e 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800988e:	f001 b96c 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8009892:	4b5e      	ldr	r3, [pc, #376]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009894:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009898:	f003 0308 	and.w	r3, r3, #8
 800989c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800989e:	4b5b      	ldr	r3, [pc, #364]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80098a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098a4:	f003 0302 	and.w	r3, r3, #2
 80098a8:	2b02      	cmp	r3, #2
 80098aa:	d106      	bne.n	80098ba <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 80098ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d103      	bne.n	80098ba <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 80098b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80098b8:	e012      	b.n	80098e0 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80098ba:	4b54      	ldr	r3, [pc, #336]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80098bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098c8:	d106      	bne.n	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 80098ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098cc:	2b08      	cmp	r3, #8
 80098ce:	d103      	bne.n	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 80098d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80098d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80098d6:	e003      	b.n	80098e0 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80098d8:	2300      	movs	r3, #0
 80098da:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80098dc:	f001 b945 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80098e0:	f001 b943 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80098e4:	4b49      	ldr	r3, [pc, #292]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80098e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80098ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80098ee:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80098f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d104      	bne.n	8009900 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80098f6:	f7fc f9dd 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 80098fa:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80098fc:	f001 b935 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8009900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009902:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009906:	d108      	bne.n	800991a <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009908:	f107 0308 	add.w	r3, r7, #8
 800990c:	4618      	mov	r0, r3
 800990e:	f7fe fc75 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009916:	f001 b928 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800991a:	4b3c      	ldr	r3, [pc, #240]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f003 0302 	and.w	r3, r3, #2
 8009922:	2b02      	cmp	r3, #2
 8009924:	d10d      	bne.n	8009942 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8009926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009928:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800992c:	d109      	bne.n	8009942 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800992e:	4b37      	ldr	r3, [pc, #220]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	08db      	lsrs	r3, r3, #3
 8009934:	f003 0303 	and.w	r3, r3, #3
 8009938:	4a35      	ldr	r2, [pc, #212]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800993a:	fa22 f303 	lsr.w	r3, r2, r3
 800993e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009940:	e011      	b.n	8009966 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8009942:	4b32      	ldr	r3, [pc, #200]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800994a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800994e:	d106      	bne.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8009950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009952:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009956:	d102      	bne.n	800995e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8009958:	4b2e      	ldr	r3, [pc, #184]	@ (8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800995a:	637b      	str	r3, [r7, #52]	@ 0x34
 800995c:	e003      	b.n	8009966 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800995e:	2300      	movs	r3, #0
 8009960:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009962:	f001 b902 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009966:	f001 b900 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800996a:	4b28      	ldr	r3, [pc, #160]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800996c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009970:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009974:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8009976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009978:	2b00      	cmp	r3, #0
 800997a:	d104      	bne.n	8009986 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800997c:	f7fc f99a 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8009980:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8009982:	f001 b8f2 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8009986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009988:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800998c:	d108      	bne.n	80099a0 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800998e:	f107 0308 	add.w	r3, r7, #8
 8009992:	4618      	mov	r0, r3
 8009994:	f7fe fc32 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800999c:	f001 b8e5 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80099a0:	4b1a      	ldr	r3, [pc, #104]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f003 0302 	and.w	r3, r3, #2
 80099a8:	2b02      	cmp	r3, #2
 80099aa:	d10d      	bne.n	80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 80099ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80099b2:	d109      	bne.n	80099c8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80099b4:	4b15      	ldr	r3, [pc, #84]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	08db      	lsrs	r3, r3, #3
 80099ba:	f003 0303 	and.w	r3, r3, #3
 80099be:	4a14      	ldr	r2, [pc, #80]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80099c0:	fa22 f303 	lsr.w	r3, r2, r3
 80099c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80099c6:	e011      	b.n	80099ec <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80099c8:	4b10      	ldr	r3, [pc, #64]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099d4:	d106      	bne.n	80099e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 80099d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80099dc:	d102      	bne.n	80099e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 80099de:	4b0d      	ldr	r3, [pc, #52]	@ (8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80099e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80099e2:	e003      	b.n	80099ec <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 80099e4:	2300      	movs	r3, #0
 80099e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099e8:	f001 b8bf 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80099ec:	f001 b8bd 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80099f0:	4b06      	ldr	r3, [pc, #24]	@ (8009a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80099f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80099f6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80099fa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 80099fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d10c      	bne.n	8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009a02:	f7fc f983 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 8009a06:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8009a08:	f001 b8af 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009a0c:	44020c00 	.word	0x44020c00
 8009a10:	03d09000 	.word	0x03d09000
 8009a14:	003d0900 	.word	0x003d0900
 8009a18:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8009a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a22:	d108      	bne.n	8009a36 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a24:	f107 0308 	add.w	r3, r7, #8
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f7fe fbe7 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a32:	f001 b89a 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8009a36:	4b9f      	ldr	r3, [pc, #636]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f003 0302 	and.w	r3, r3, #2
 8009a3e:	2b02      	cmp	r3, #2
 8009a40:	d10d      	bne.n	8009a5e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8009a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a48:	d109      	bne.n	8009a5e <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a4a:	4b9a      	ldr	r3, [pc, #616]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	08db      	lsrs	r3, r3, #3
 8009a50:	f003 0303 	and.w	r3, r3, #3
 8009a54:	4a98      	ldr	r2, [pc, #608]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009a56:	fa22 f303 	lsr.w	r3, r2, r3
 8009a5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a5c:	e011      	b.n	8009a82 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8009a5e:	4b95      	ldr	r3, [pc, #596]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a6a:	d106      	bne.n	8009a7a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8009a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009a72:	d102      	bne.n	8009a7a <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8009a74:	4b91      	ldr	r3, [pc, #580]	@ (8009cbc <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8009a76:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a78:	e003      	b.n	8009a82 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a7e:	f001 b874 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009a82:	f001 b872 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8009a86:	4b8b      	ldr	r3, [pc, #556]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009a88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009a8c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8009a90:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8009a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d104      	bne.n	8009aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009a98:	f7fc f938 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 8009a9c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8009a9e:	f001 b864 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8009aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009aa8:	d108      	bne.n	8009abc <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009aaa:	f107 0308 	add.w	r3, r7, #8
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f7fe fba4 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ab8:	f001 b857 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8009abc:	4b7d      	ldr	r3, [pc, #500]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 0302 	and.w	r3, r3, #2
 8009ac4:	2b02      	cmp	r3, #2
 8009ac6:	d10d      	bne.n	8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8009ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009ace:	d109      	bne.n	8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009ad0:	4b78      	ldr	r3, [pc, #480]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	08db      	lsrs	r3, r3, #3
 8009ad6:	f003 0303 	and.w	r3, r3, #3
 8009ada:	4a77      	ldr	r2, [pc, #476]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009adc:	fa22 f303 	lsr.w	r3, r2, r3
 8009ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ae2:	e011      	b.n	8009b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8009ae4:	4b73      	ldr	r3, [pc, #460]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009af0:	d106      	bne.n	8009b00 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8009af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009af8:	d102      	bne.n	8009b00 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8009afa:	4b70      	ldr	r3, [pc, #448]	@ (8009cbc <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8009afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009afe:	e003      	b.n	8009b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8009b00:	2300      	movs	r3, #0
 8009b02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b04:	f001 b831 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009b08:	f001 b82f 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8009b0c:	4b69      	ldr	r3, [pc, #420]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009b0e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009b12:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8009b16:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8009b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d104      	bne.n	8009b28 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009b1e:	f7fc f8c9 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8009b22:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009b24:	f001 b821 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8009b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009b2e:	d108      	bne.n	8009b42 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b30:	f107 0308 	add.w	r3, r7, #8
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7fe fb61 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b3e:	f001 b814 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8009b42:	4b5c      	ldr	r3, [pc, #368]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f003 0302 	and.w	r3, r3, #2
 8009b4a:	2b02      	cmp	r3, #2
 8009b4c:	d10e      	bne.n	8009b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 8009b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b54:	d10a      	bne.n	8009b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009b56:	4b57      	ldr	r3, [pc, #348]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	08db      	lsrs	r3, r3, #3
 8009b5c:	f003 0303 	and.w	r3, r3, #3
 8009b60:	4a55      	ldr	r2, [pc, #340]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009b62:	fa22 f303 	lsr.w	r3, r2, r3
 8009b66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b68:	f000 bfff 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009b70:	f000 bffb 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009b74:	4b4f      	ldr	r3, [pc, #316]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009b76:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009b7a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009b7e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b82:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009b86:	d056      	beq.n	8009c36 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8009b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009b8e:	f200 808b 	bhi.w	8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b98:	d03e      	beq.n	8009c18 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ba0:	f200 8082 	bhi.w	8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009baa:	d027      	beq.n	8009bfc <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8009bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009bb2:	d879      	bhi.n	8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bba:	d017      	beq.n	8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8009bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bc2:	d871      	bhi.n	8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8009bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d004      	beq.n	8009bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8009bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bd0:	d004      	beq.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 8009bd2:	e069      	b.n	8009ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009bd4:	f7fc f89a 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 8009bd8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009bda:	e068      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bdc:	f107 0314 	add.w	r3, r7, #20
 8009be0:	4618      	mov	r0, r3
 8009be2:	f7fe f99f 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009bea:	e060      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009bec:	f107 0308 	add.w	r3, r7, #8
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f7fe fb03 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009bfa:	e058      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009bfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c02:	f003 0302 	and.w	r3, r3, #2
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	d103      	bne.n	8009c12 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8009c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c0e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009c10:	e04d      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8009c12:	2300      	movs	r3, #0
 8009c14:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c16:	e04a      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009c18:	4b26      	ldr	r3, [pc, #152]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009c1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c26:	d103      	bne.n	8009c30 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8009c28:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009c2c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009c2e:	e03e      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8009c30:	2300      	movs	r3, #0
 8009c32:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009c34:	e03b      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009c36:	4b1f      	ldr	r3, [pc, #124]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009c38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009c3c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009c40:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009c42:	4b1c      	ldr	r3, [pc, #112]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f003 0302 	and.w	r3, r3, #2
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d10c      	bne.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 8009c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d109      	bne.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009c54:	4b17      	ldr	r3, [pc, #92]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	08db      	lsrs	r3, r3, #3
 8009c5a:	f003 0303 	and.w	r3, r3, #3
 8009c5e:	4a16      	ldr	r2, [pc, #88]	@ (8009cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8009c60:	fa22 f303 	lsr.w	r3, r2, r3
 8009c64:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c66:	e01e      	b.n	8009ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009c68:	4b12      	ldr	r3, [pc, #72]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c74:	d106      	bne.n	8009c84 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 8009c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c7c:	d102      	bne.n	8009c84 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8009cbc <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8009c80:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c82:	e010      	b.n	8009ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009c84:	4b0b      	ldr	r3, [pc, #44]	@ (8009cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c90:	d106      	bne.n	8009ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8009c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c98:	d102      	bne.n	8009ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009c9a:	4b09      	ldr	r3, [pc, #36]	@ (8009cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8009c9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c9e:	e002      	b.n	8009ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009ca4:	e003      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8009ca6:	e002      	b.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009cac:	bf00      	nop
          }
        }
        break;
 8009cae:	f000 bf5c 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009cb2:	bf00      	nop
 8009cb4:	44020c00 	.word	0x44020c00
 8009cb8:	03d09000 	.word	0x03d09000
 8009cbc:	003d0900 	.word	0x003d0900
 8009cc0:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009cc4:	4b9e      	ldr	r3, [pc, #632]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009cc6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009cca:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009cce:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009cd6:	d056      	beq.n	8009d86 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8009cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cda:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009cde:	f200 808b 	bhi.w	8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8009ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ce4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ce8:	d03e      	beq.n	8009d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8009cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009cf0:	f200 8082 	bhi.w	8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8009cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009cfa:	d027      	beq.n	8009d4c <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8009cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cfe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009d02:	d879      	bhi.n	8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8009d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d0a:	d017      	beq.n	8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8009d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d12:	d871      	bhi.n	8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8009d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d004      	beq.n	8009d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8009d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d20:	d004      	beq.n	8009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 8009d22:	e069      	b.n	8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8009d24:	f7fb ffc6 	bl	8005cb4 <HAL_RCC_GetPCLK1Freq>
 8009d28:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009d2a:	e068      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d2c:	f107 0314 	add.w	r3, r7, #20
 8009d30:	4618      	mov	r0, r3
 8009d32:	f7fe f8f7 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d3a:	e060      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d3c:	f107 0308 	add.w	r3, r7, #8
 8009d40:	4618      	mov	r0, r3
 8009d42:	f7fe fa5b 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d4a:	e058      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009d4c:	4b7c      	ldr	r3, [pc, #496]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009d4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009d52:	f003 0302 	and.w	r3, r3, #2
 8009d56:	2b02      	cmp	r3, #2
 8009d58:	d103      	bne.n	8009d62 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 8009d5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d5e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009d60:	e04d      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8009d62:	2300      	movs	r3, #0
 8009d64:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d66:	e04a      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009d68:	4b75      	ldr	r3, [pc, #468]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009d6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009d6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d76:	d103      	bne.n	8009d80 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8009d78:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009d7c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009d7e:	e03e      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8009d80:	2300      	movs	r3, #0
 8009d82:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009d84:	e03b      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d86:	4b6e      	ldr	r3, [pc, #440]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009d88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009d8c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009d90:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d92:	4b6b      	ldr	r3, [pc, #428]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f003 0302 	and.w	r3, r3, #2
 8009d9a:	2b02      	cmp	r3, #2
 8009d9c:	d10c      	bne.n	8009db8 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8009d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d109      	bne.n	8009db8 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009da4:	4b66      	ldr	r3, [pc, #408]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	08db      	lsrs	r3, r3, #3
 8009daa:	f003 0303 	and.w	r3, r3, #3
 8009dae:	4a65      	ldr	r2, [pc, #404]	@ (8009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8009db0:	fa22 f303 	lsr.w	r3, r2, r3
 8009db4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009db6:	e01e      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009db8:	4b61      	ldr	r3, [pc, #388]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dc4:	d106      	bne.n	8009dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8009dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dcc:	d102      	bne.n	8009dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009dce:	4b5e      	ldr	r3, [pc, #376]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8009dd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dd2:	e010      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009dd4:	4b5a      	ldr	r3, [pc, #360]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ddc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009de0:	d106      	bne.n	8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8009de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009de4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009de8:	d102      	bne.n	8009df0 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009dea:	4b58      	ldr	r3, [pc, #352]	@ (8009f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8009dec:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dee:	e002      	b.n	8009df6 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009df0:	2300      	movs	r3, #0
 8009df2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009df4:	e003      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8009df6:	e002      	b.n	8009dfe <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009dfc:	bf00      	nop
          }
        }
        break;
 8009dfe:	f000 beb4 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8009e02:	4b4f      	ldr	r3, [pc, #316]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009e04:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009e08:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009e0c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009e14:	d056      	beq.n	8009ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8009e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009e1c:	f200 808b 	bhi.w	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e26:	d03e      	beq.n	8009ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8009e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e2a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e2e:	f200 8082 	bhi.w	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e34:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009e38:	d027      	beq.n	8009e8a <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 8009e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009e40:	d879      	bhi.n	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e48:	d017      	beq.n	8009e7a <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 8009e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e50:	d871      	bhi.n	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8009e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d004      	beq.n	8009e62 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8009e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e5e:	d004      	beq.n	8009e6a <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8009e60:	e069      	b.n	8009f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009e62:	f7fb ff53 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 8009e66:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009e68:	e068      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e6a:	f107 0314 	add.w	r3, r7, #20
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7fe f858 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e78:	e060      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e7a:	f107 0308 	add.w	r3, r7, #8
 8009e7e:	4618      	mov	r0, r3
 8009e80:	f7fe f9bc 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009e88:	e058      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009e8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009e90:	f003 0302 	and.w	r3, r3, #2
 8009e94:	2b02      	cmp	r3, #2
 8009e96:	d103      	bne.n	8009ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8009e98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e9c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009e9e:	e04d      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ea4:	e04a      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009ea6:	4b26      	ldr	r3, [pc, #152]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009ea8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009eac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009eb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009eb4:	d103      	bne.n	8009ebe <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8009eb6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009eba:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009ebc:	e03e      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ec2:	e03b      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009ec6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009eca:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009ece:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f003 0302 	and.w	r3, r3, #2
 8009ed8:	2b02      	cmp	r3, #2
 8009eda:	d10c      	bne.n	8009ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8009edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d109      	bne.n	8009ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009ee2:	4b17      	ldr	r3, [pc, #92]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	08db      	lsrs	r3, r3, #3
 8009ee8:	f003 0303 	and.w	r3, r3, #3
 8009eec:	4a15      	ldr	r2, [pc, #84]	@ (8009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8009eee:	fa22 f303 	lsr.w	r3, r2, r3
 8009ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ef4:	e01e      	b.n	8009f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009ef6:	4b12      	ldr	r3, [pc, #72]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009efe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f02:	d106      	bne.n	8009f12 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8009f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f0a:	d102      	bne.n	8009f12 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8009f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f10:	e010      	b.n	8009f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009f12:	4b0b      	ldr	r3, [pc, #44]	@ (8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f1e:	d106      	bne.n	8009f2e <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8009f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f26:	d102      	bne.n	8009f2e <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009f28:	4b08      	ldr	r3, [pc, #32]	@ (8009f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8009f2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f2c:	e002      	b.n	8009f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009f32:	e003      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8009f34:	e002      	b.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8009f36:	2300      	movs	r3, #0
 8009f38:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f3a:	bf00      	nop
          }
        }
        break;
 8009f3c:	f000 be15 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009f40:	44020c00 	.word	0x44020c00
 8009f44:	03d09000 	.word	0x03d09000
 8009f48:	003d0900 	.word	0x003d0900
 8009f4c:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8009f50:	4b9e      	ldr	r3, [pc, #632]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009f52:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009f56:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8009f5a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f5e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8009f62:	d056      	beq.n	800a012 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8009f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f66:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8009f6a:	f200 808b 	bhi.w	800a084 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f74:	d03e      	beq.n	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8009f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f7c:	f200 8082 	bhi.w	800a084 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f82:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009f86:	d027      	beq.n	8009fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8009f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f8a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009f8e:	d879      	bhi.n	800a084 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009f96:	d017      	beq.n	8009fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8009f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009f9e:	d871      	bhi.n	800a084 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8009fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d004      	beq.n	8009fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8009fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fac:	d004      	beq.n	8009fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8009fae:	e069      	b.n	800a084 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009fb0:	f7fb feac 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 8009fb4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009fb6:	e068      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fb8:	f107 0314 	add.w	r3, r7, #20
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f7fd ffb1 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009fc6:	e060      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fc8:	f107 0308 	add.w	r3, r7, #8
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f7fe f915 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009fd6:	e058      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009fd8:	4b7c      	ldr	r3, [pc, #496]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009fda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009fde:	f003 0302 	and.w	r3, r3, #2
 8009fe2:	2b02      	cmp	r3, #2
 8009fe4:	d103      	bne.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8009fe6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fea:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009fec:	e04d      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ff2:	e04a      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009ff4:	4b75      	ldr	r3, [pc, #468]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009ff6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ffa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ffe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a002:	d103      	bne.n	800a00c <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800a004:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a008:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a00a:	e03e      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800a00c:	2300      	movs	r3, #0
 800a00e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a010:	e03b      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a012:	4b6e      	ldr	r3, [pc, #440]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a014:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a018:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a01c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a01e:	4b6b      	ldr	r3, [pc, #428]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f003 0302 	and.w	r3, r3, #2
 800a026:	2b02      	cmp	r3, #2
 800a028:	d10c      	bne.n	800a044 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800a02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d109      	bne.n	800a044 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a030:	4b66      	ldr	r3, [pc, #408]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	08db      	lsrs	r3, r3, #3
 800a036:	f003 0303 	and.w	r3, r3, #3
 800a03a:	4a65      	ldr	r2, [pc, #404]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800a03c:	fa22 f303 	lsr.w	r3, r2, r3
 800a040:	637b      	str	r3, [r7, #52]	@ 0x34
 800a042:	e01e      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a044:	4b61      	ldr	r3, [pc, #388]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a04c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a050:	d106      	bne.n	800a060 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 800a052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a058:	d102      	bne.n	800a060 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a05a:	4b5e      	ldr	r3, [pc, #376]	@ (800a1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800a05c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a05e:	e010      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a060:	4b5a      	ldr	r3, [pc, #360]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a068:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a06c:	d106      	bne.n	800a07c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800a06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a070:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a074:	d102      	bne.n	800a07c <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a076:	4b58      	ldr	r3, [pc, #352]	@ (800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800a078:	637b      	str	r3, [r7, #52]	@ 0x34
 800a07a:	e002      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a07c:	2300      	movs	r3, #0
 800a07e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a080:	e003      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 800a082:	e002      	b.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 800a084:	2300      	movs	r3, #0
 800a086:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a088:	bf00      	nop
          }
        }
        break;
 800a08a:	f000 bd6e 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800a08e:	4b4f      	ldr	r3, [pc, #316]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a090:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a094:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a098:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800a09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a0a0:	d056      	beq.n	800a150 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800a0a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a0a8:	f200 808b 	bhi.w	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a0ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a0b2:	d03e      	beq.n	800a132 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800a0b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a0ba:	f200 8082 	bhi.w	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a0c4:	d027      	beq.n	800a116 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800a0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a0cc:	d879      	bhi.n	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a0d4:	d017      	beq.n	800a106 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800a0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a0dc:	d871      	bhi.n	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800a0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d004      	beq.n	800a0ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0ea:	d004      	beq.n	800a0f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800a0ec:	e069      	b.n	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a0ee:	f7fb fe0d 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 800a0f2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a0f4:	e068      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0f6:	f107 0314 	add.w	r3, r7, #20
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f7fd ff12 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a104:	e060      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a106:	f107 0308 	add.w	r3, r7, #8
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe f876 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a114:	e058      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a116:	4b2d      	ldr	r3, [pc, #180]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a118:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a11c:	f003 0302 	and.w	r3, r3, #2
 800a120:	2b02      	cmp	r3, #2
 800a122:	d103      	bne.n	800a12c <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 800a124:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a128:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a12a:	e04d      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800a12c:	2300      	movs	r3, #0
 800a12e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a130:	e04a      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a132:	4b26      	ldr	r3, [pc, #152]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a134:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a138:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a13c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a140:	d103      	bne.n	800a14a <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800a142:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a146:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a148:	e03e      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800a14a:	2300      	movs	r3, #0
 800a14c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a14e:	e03b      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a150:	4b1e      	ldr	r3, [pc, #120]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a152:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a156:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a15a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a15c:	4b1b      	ldr	r3, [pc, #108]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f003 0302 	and.w	r3, r3, #2
 800a164:	2b02      	cmp	r3, #2
 800a166:	d10c      	bne.n	800a182 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 800a168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d109      	bne.n	800a182 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a16e:	4b17      	ldr	r3, [pc, #92]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	08db      	lsrs	r3, r3, #3
 800a174:	f003 0303 	and.w	r3, r3, #3
 800a178:	4a15      	ldr	r2, [pc, #84]	@ (800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800a17a:	fa22 f303 	lsr.w	r3, r2, r3
 800a17e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a180:	e01e      	b.n	800a1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a182:	4b12      	ldr	r3, [pc, #72]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a18a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a18e:	d106      	bne.n	800a19e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800a190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a196:	d102      	bne.n	800a19e <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a198:	4b0e      	ldr	r3, [pc, #56]	@ (800a1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800a19a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a19c:	e010      	b.n	800a1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a19e:	4b0b      	ldr	r3, [pc, #44]	@ (800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1aa:	d106      	bne.n	800a1ba <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800a1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a1b2:	d102      	bne.n	800a1ba <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a1b4:	4b08      	ldr	r3, [pc, #32]	@ (800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800a1b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1b8:	e002      	b.n	800a1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a1be:	e003      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800a1c0:	e002      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a1c6:	bf00      	nop
          }
        }
        break;
 800a1c8:	f000 bccf 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a1cc:	44020c00 	.word	0x44020c00
 800a1d0:	03d09000 	.word	0x03d09000
 800a1d4:	003d0900 	.word	0x003d0900
 800a1d8:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800a1dc:	4b9e      	ldr	r3, [pc, #632]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a1de:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a1e2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a1e6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800a1e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a1ee:	d056      	beq.n	800a29e <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800a1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a1f6:	f200 808b 	bhi.w	800a310 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a200:	d03e      	beq.n	800a280 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800a202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a204:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a208:	f200 8082 	bhi.w	800a310 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a212:	d027      	beq.n	800a264 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 800a214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a216:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a21a:	d879      	bhi.n	800a310 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a21e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a222:	d017      	beq.n	800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 800a224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a226:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a22a:	d871      	bhi.n	800a310 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800a22c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d004      	beq.n	800a23c <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800a232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a234:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a238:	d004      	beq.n	800a244 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 800a23a:	e069      	b.n	800a310 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a23c:	f7fb fd66 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 800a240:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a242:	e068      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a244:	f107 0314 	add.w	r3, r7, #20
 800a248:	4618      	mov	r0, r3
 800a24a:	f7fd fe6b 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a252:	e060      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a254:	f107 0308 	add.w	r3, r7, #8
 800a258:	4618      	mov	r0, r3
 800a25a:	f7fd ffcf 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a262:	e058      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a264:	4b7c      	ldr	r3, [pc, #496]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a266:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a26a:	f003 0302 	and.w	r3, r3, #2
 800a26e:	2b02      	cmp	r3, #2
 800a270:	d103      	bne.n	800a27a <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800a272:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a276:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a278:	e04d      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800a27a:	2300      	movs	r3, #0
 800a27c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a27e:	e04a      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a280:	4b75      	ldr	r3, [pc, #468]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a282:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a286:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a28a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a28e:	d103      	bne.n	800a298 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 800a290:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a294:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a296:	e03e      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800a298:	2300      	movs	r3, #0
 800a29a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a29c:	e03b      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a29e:	4b6e      	ldr	r3, [pc, #440]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a2a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a2a4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a2a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a2aa:	4b6b      	ldr	r3, [pc, #428]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f003 0302 	and.w	r3, r3, #2
 800a2b2:	2b02      	cmp	r3, #2
 800a2b4:	d10c      	bne.n	800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800a2b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d109      	bne.n	800a2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a2bc:	4b66      	ldr	r3, [pc, #408]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	08db      	lsrs	r3, r3, #3
 800a2c2:	f003 0303 	and.w	r3, r3, #3
 800a2c6:	4a65      	ldr	r2, [pc, #404]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800a2c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a2cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2ce:	e01e      	b.n	800a30e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a2d0:	4b61      	ldr	r3, [pc, #388]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2dc:	d106      	bne.n	800a2ec <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800a2de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2e4:	d102      	bne.n	800a2ec <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a2e6:	4b5e      	ldr	r3, [pc, #376]	@ (800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800a2e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2ea:	e010      	b.n	800a30e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a2ec:	4b5a      	ldr	r3, [pc, #360]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2f8:	d106      	bne.n	800a308 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800a2fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a300:	d102      	bne.n	800a308 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a302:	4b58      	ldr	r3, [pc, #352]	@ (800a464 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800a304:	637b      	str	r3, [r7, #52]	@ 0x34
 800a306:	e002      	b.n	800a30e <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a308:	2300      	movs	r3, #0
 800a30a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a30c:	e003      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800a30e:	e002      	b.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800a310:	2300      	movs	r3, #0
 800a312:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a314:	bf00      	nop
          }
        }
        break;
 800a316:	f000 bc28 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a31a:	4b4f      	ldr	r3, [pc, #316]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a31c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a320:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a324:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800a326:	4b4c      	ldr	r3, [pc, #304]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a32e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a332:	d106      	bne.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 800a334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a336:	2b00      	cmp	r3, #0
 800a338:	d103      	bne.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 800a33a:	4b4a      	ldr	r3, [pc, #296]	@ (800a464 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800a33c:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800a33e:	f000 bc14 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800a342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a344:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a348:	d108      	bne.n	800a35c <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a34a:	f107 0320 	add.w	r3, r7, #32
 800a34e:	4618      	mov	r0, r3
 800a350:	f7fd fc7c 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a356:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a358:	f000 bc07 	b.w	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800a35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a35e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a362:	d107      	bne.n	800a374 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a364:	f107 0314 	add.w	r3, r7, #20
 800a368:	4618      	mov	r0, r3
 800a36a:	f7fd fddb 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a372:	e3fa      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800a374:	2300      	movs	r3, #0
 800a376:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a378:	e3f7      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800a37a:	4b37      	ldr	r3, [pc, #220]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a37c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a380:	f003 0307 	and.w	r3, r3, #7
 800a384:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800a386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a388:	2b04      	cmp	r3, #4
 800a38a:	d861      	bhi.n	800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 800a38c:	a201      	add	r2, pc, #4	@ (adr r2, 800a394 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800a38e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a392:	bf00      	nop
 800a394:	0800a3a9 	.word	0x0800a3a9
 800a398:	0800a3b9 	.word	0x0800a3b9
 800a39c:	0800a3c9 	.word	0x0800a3c9
 800a3a0:	0800a3d9 	.word	0x0800a3d9
 800a3a4:	0800a3df 	.word	0x0800a3df
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a3a8:	f107 0320 	add.w	r3, r7, #32
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f7fd fc4d 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a3b6:	e04e      	b.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3b8:	f107 0314 	add.w	r3, r7, #20
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f7fd fdb1 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a3c6:	e046      	b.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3c8:	f107 0308 	add.w	r3, r7, #8
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f7fd ff15 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a3d6:	e03e      	b.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800a3d8:	4b23      	ldr	r3, [pc, #140]	@ (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800a3da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a3dc:	e03b      	b.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a3de:	4b1e      	ldr	r3, [pc, #120]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a3e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a3e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a3e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a3ea:	4b1b      	ldr	r3, [pc, #108]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f003 0302 	and.w	r3, r3, #2
 800a3f2:	2b02      	cmp	r3, #2
 800a3f4:	d10c      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800a3f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d109      	bne.n	800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a3fc:	4b16      	ldr	r3, [pc, #88]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	08db      	lsrs	r3, r3, #3
 800a402:	f003 0303 	and.w	r3, r3, #3
 800a406:	4a15      	ldr	r2, [pc, #84]	@ (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800a408:	fa22 f303 	lsr.w	r3, r2, r3
 800a40c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a40e:	e01e      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a410:	4b11      	ldr	r3, [pc, #68]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a41c:	d106      	bne.n	800a42c <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800a41e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a424:	d102      	bne.n	800a42c <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a426:	4b0e      	ldr	r3, [pc, #56]	@ (800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800a428:	637b      	str	r3, [r7, #52]	@ 0x34
 800a42a:	e010      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a42c:	4b0a      	ldr	r3, [pc, #40]	@ (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a434:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a438:	d106      	bne.n	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 800a43a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a43c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a440:	d102      	bne.n	800a448 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a442:	4b08      	ldr	r3, [pc, #32]	@ (800a464 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800a444:	637b      	str	r3, [r7, #52]	@ 0x34
 800a446:	e002      	b.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a448:	2300      	movs	r3, #0
 800a44a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a44c:	e003      	b.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 800a44e:	e002      	b.n	800a456 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 800a450:	2300      	movs	r3, #0
 800a452:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a454:	bf00      	nop
          }
        }
        break;
 800a456:	e388      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a458:	44020c00 	.word	0x44020c00
 800a45c:	03d09000 	.word	0x03d09000
 800a460:	003d0900 	.word	0x003d0900
 800a464:	017d7840 	.word	0x017d7840
 800a468:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800a46c:	4ba9      	ldr	r3, [pc, #676]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a46e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a472:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a476:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800a478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47a:	2b20      	cmp	r3, #32
 800a47c:	f200 809a 	bhi.w	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 800a480:	a201      	add	r2, pc, #4	@ (adr r2, 800a488 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 800a482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a486:	bf00      	nop
 800a488:	0800a50d 	.word	0x0800a50d
 800a48c:	0800a5b5 	.word	0x0800a5b5
 800a490:	0800a5b5 	.word	0x0800a5b5
 800a494:	0800a5b5 	.word	0x0800a5b5
 800a498:	0800a5b5 	.word	0x0800a5b5
 800a49c:	0800a5b5 	.word	0x0800a5b5
 800a4a0:	0800a5b5 	.word	0x0800a5b5
 800a4a4:	0800a5b5 	.word	0x0800a5b5
 800a4a8:	0800a51d 	.word	0x0800a51d
 800a4ac:	0800a5b5 	.word	0x0800a5b5
 800a4b0:	0800a5b5 	.word	0x0800a5b5
 800a4b4:	0800a5b5 	.word	0x0800a5b5
 800a4b8:	0800a5b5 	.word	0x0800a5b5
 800a4bc:	0800a5b5 	.word	0x0800a5b5
 800a4c0:	0800a5b5 	.word	0x0800a5b5
 800a4c4:	0800a5b5 	.word	0x0800a5b5
 800a4c8:	0800a52d 	.word	0x0800a52d
 800a4cc:	0800a5b5 	.word	0x0800a5b5
 800a4d0:	0800a5b5 	.word	0x0800a5b5
 800a4d4:	0800a5b5 	.word	0x0800a5b5
 800a4d8:	0800a5b5 	.word	0x0800a5b5
 800a4dc:	0800a5b5 	.word	0x0800a5b5
 800a4e0:	0800a5b5 	.word	0x0800a5b5
 800a4e4:	0800a5b5 	.word	0x0800a5b5
 800a4e8:	0800a53d 	.word	0x0800a53d
 800a4ec:	0800a5b5 	.word	0x0800a5b5
 800a4f0:	0800a5b5 	.word	0x0800a5b5
 800a4f4:	0800a5b5 	.word	0x0800a5b5
 800a4f8:	0800a5b5 	.word	0x0800a5b5
 800a4fc:	0800a5b5 	.word	0x0800a5b5
 800a500:	0800a5b5 	.word	0x0800a5b5
 800a504:	0800a5b5 	.word	0x0800a5b5
 800a508:	0800a543 	.word	0x0800a543
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a50c:	f107 0320 	add.w	r3, r7, #32
 800a510:	4618      	mov	r0, r3
 800a512:	f7fd fb9b 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a518:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a51a:	e04e      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a51c:	f107 0314 	add.w	r3, r7, #20
 800a520:	4618      	mov	r0, r3
 800a522:	f7fd fcff 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a52a:	e046      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a52c:	f107 0308 	add.w	r3, r7, #8
 800a530:	4618      	mov	r0, r3
 800a532:	f7fd fe63 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a53a:	e03e      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800a53c:	4b76      	ldr	r3, [pc, #472]	@ (800a718 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800a53e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a540:	e03b      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a542:	4b74      	ldr	r3, [pc, #464]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a544:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a548:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a54c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a54e:	4b71      	ldr	r3, [pc, #452]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f003 0302 	and.w	r3, r3, #2
 800a556:	2b02      	cmp	r3, #2
 800a558:	d10c      	bne.n	800a574 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 800a55a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d109      	bne.n	800a574 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a560:	4b6c      	ldr	r3, [pc, #432]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	08db      	lsrs	r3, r3, #3
 800a566:	f003 0303 	and.w	r3, r3, #3
 800a56a:	4a6c      	ldr	r2, [pc, #432]	@ (800a71c <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800a56c:	fa22 f303 	lsr.w	r3, r2, r3
 800a570:	637b      	str	r3, [r7, #52]	@ 0x34
 800a572:	e01e      	b.n	800a5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a574:	4b67      	ldr	r3, [pc, #412]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a57c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a580:	d106      	bne.n	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800a582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a584:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a588:	d102      	bne.n	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a58a:	4b65      	ldr	r3, [pc, #404]	@ (800a720 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800a58c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a58e:	e010      	b.n	800a5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a590:	4b60      	ldr	r3, [pc, #384]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a598:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a59c:	d106      	bne.n	800a5ac <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800a59e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5a4:	d102      	bne.n	800a5ac <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a5a6:	4b5f      	ldr	r3, [pc, #380]	@ (800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800a5a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5aa:	e002      	b.n	800a5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a5b0:	e003      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800a5b2:	e002      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a5b8:	bf00      	nop
          }
        }
        break;
 800a5ba:	e2d6      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800a5bc:	4b55      	ldr	r3, [pc, #340]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a5be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a5c2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a5c6:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800a5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5ce:	d031      	beq.n	800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800a5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5d6:	d866      	bhi.n	800a6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800a5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5da:	2bc0      	cmp	r3, #192	@ 0xc0
 800a5dc:	d027      	beq.n	800a62e <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800a5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e0:	2bc0      	cmp	r3, #192	@ 0xc0
 800a5e2:	d860      	bhi.n	800a6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800a5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e6:	2b80      	cmp	r3, #128	@ 0x80
 800a5e8:	d019      	beq.n	800a61e <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800a5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ec:	2b80      	cmp	r3, #128	@ 0x80
 800a5ee:	d85a      	bhi.n	800a6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800a5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d003      	beq.n	800a5fe <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800a5f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f8:	2b40      	cmp	r3, #64	@ 0x40
 800a5fa:	d008      	beq.n	800a60e <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 800a5fc:	e053      	b.n	800a6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a5fe:	f107 0320 	add.w	r3, r7, #32
 800a602:	4618      	mov	r0, r3
 800a604:	f7fd fb22 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a60a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a60c:	e04e      	b.n	800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a60e:	f107 0314 	add.w	r3, r7, #20
 800a612:	4618      	mov	r0, r3
 800a614:	f7fd fc86 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a61c:	e046      	b.n	800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a61e:	f107 0308 	add.w	r3, r7, #8
 800a622:	4618      	mov	r0, r3
 800a624:	f7fd fdea 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a62c:	e03e      	b.n	800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800a62e:	4b3a      	ldr	r3, [pc, #232]	@ (800a718 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800a630:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a632:	e03b      	b.n	800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a634:	4b37      	ldr	r3, [pc, #220]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a636:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a63a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a63e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a640:	4b34      	ldr	r3, [pc, #208]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f003 0302 	and.w	r3, r3, #2
 800a648:	2b02      	cmp	r3, #2
 800a64a:	d10c      	bne.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 800a64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d109      	bne.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a652:	4b30      	ldr	r3, [pc, #192]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	08db      	lsrs	r3, r3, #3
 800a658:	f003 0303 	and.w	r3, r3, #3
 800a65c:	4a2f      	ldr	r2, [pc, #188]	@ (800a71c <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800a65e:	fa22 f303 	lsr.w	r3, r2, r3
 800a662:	637b      	str	r3, [r7, #52]	@ 0x34
 800a664:	e01e      	b.n	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a666:	4b2b      	ldr	r3, [pc, #172]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a66e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a672:	d106      	bne.n	800a682 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 800a674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a676:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a67a:	d102      	bne.n	800a682 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a67c:	4b28      	ldr	r3, [pc, #160]	@ (800a720 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800a67e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a680:	e010      	b.n	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a682:	4b24      	ldr	r3, [pc, #144]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a68a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a68e:	d106      	bne.n	800a69e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 800a690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a692:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a696:	d102      	bne.n	800a69e <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a698:	4b22      	ldr	r3, [pc, #136]	@ (800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800a69a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a69c:	e002      	b.n	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a69e:	2300      	movs	r3, #0
 800a6a0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a6a2:	e003      	b.n	800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 800a6a4:	e002      	b.n	800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a6aa:	bf00      	nop
          }
        }
        break;
 800a6ac:	e25d      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800a6ae:	4b19      	ldr	r3, [pc, #100]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a6b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a6b4:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800a6b8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800a6ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d103      	bne.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800a6c0:	f7fb fb0e 	bl	8005ce0 <HAL_RCC_GetPCLK2Freq>
 800a6c4:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800a6c6:	e250      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800a6c8:	4b12      	ldr	r3, [pc, #72]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6d4:	d10b      	bne.n	800a6ee <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800a6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6dc:	d107      	bne.n	800a6ee <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6de:	f107 0314 	add.w	r3, r7, #20
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7fd fc1e 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6ec:	e04f      	b.n	800a78e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800a6ee:	4b09      	ldr	r3, [pc, #36]	@ (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6fa:	d115      	bne.n	800a728 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800a6fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a702:	d111      	bne.n	800a728 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a704:	f107 0308 	add.w	r3, r7, #8
 800a708:	4618      	mov	r0, r3
 800a70a:	f7fd fd77 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	637b      	str	r3, [r7, #52]	@ 0x34
 800a712:	e03c      	b.n	800a78e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800a714:	44020c00 	.word	0x44020c00
 800a718:	00bb8000 	.word	0x00bb8000
 800a71c:	03d09000 	.word	0x03d09000
 800a720:	003d0900 	.word	0x003d0900
 800a724:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800a728:	4b94      	ldr	r3, [pc, #592]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f003 0302 	and.w	r3, r3, #2
 800a730:	2b02      	cmp	r3, #2
 800a732:	d10d      	bne.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800a734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a736:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a73a:	d109      	bne.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a73c:	4b8f      	ldr	r3, [pc, #572]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	08db      	lsrs	r3, r3, #3
 800a742:	f003 0303 	and.w	r3, r3, #3
 800a746:	4a8e      	ldr	r2, [pc, #568]	@ (800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a748:	fa22 f303 	lsr.w	r3, r2, r3
 800a74c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a74e:	e01e      	b.n	800a78e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800a750:	4b8a      	ldr	r3, [pc, #552]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a75c:	d106      	bne.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800a75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a760:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a764:	d102      	bne.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800a766:	4b87      	ldr	r3, [pc, #540]	@ (800a984 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a768:	637b      	str	r3, [r7, #52]	@ 0x34
 800a76a:	e010      	b.n	800a78e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800a76c:	4b83      	ldr	r3, [pc, #524]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a774:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a778:	d106      	bne.n	800a788 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800a77a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a780:	d102      	bne.n	800a788 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800a782:	4b81      	ldr	r3, [pc, #516]	@ (800a988 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a784:	637b      	str	r3, [r7, #52]	@ 0x34
 800a786:	e002      	b.n	800a78e <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800a788:	2300      	movs	r3, #0
 800a78a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a78c:	e1ed      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a78e:	e1ec      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800a790:	4b7a      	ldr	r3, [pc, #488]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a792:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a796:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a79a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800a79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d103      	bne.n	800a7aa <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a7a2:	f7fb fab3 	bl	8005d0c <HAL_RCC_GetPCLK3Freq>
 800a7a6:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800a7a8:	e1df      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800a7aa:	4b74      	ldr	r3, [pc, #464]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7b6:	d10b      	bne.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800a7b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7be:	d107      	bne.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7c0:	f107 0314 	add.w	r3, r7, #20
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f7fd fbad 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a7ca:	69bb      	ldr	r3, [r7, #24]
 800a7cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7ce:	e045      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800a7d0:	4b6a      	ldr	r3, [pc, #424]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a7d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7dc:	d10b      	bne.n	800a7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800a7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a7e4:	d107      	bne.n	800a7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7e6:	f107 0308 	add.w	r3, r7, #8
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7fd fd06 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7f4:	e032      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800a7f6:	4b61      	ldr	r3, [pc, #388]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f003 0302 	and.w	r3, r3, #2
 800a7fe:	2b02      	cmp	r3, #2
 800a800:	d10d      	bne.n	800a81e <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800a802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a804:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a808:	d109      	bne.n	800a81e <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a80a:	4b5c      	ldr	r3, [pc, #368]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	08db      	lsrs	r3, r3, #3
 800a810:	f003 0303 	and.w	r3, r3, #3
 800a814:	4a5a      	ldr	r2, [pc, #360]	@ (800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a816:	fa22 f303 	lsr.w	r3, r2, r3
 800a81a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a81c:	e01e      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800a81e:	4b57      	ldr	r3, [pc, #348]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a826:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a82a:	d106      	bne.n	800a83a <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800a82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a82e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a832:	d102      	bne.n	800a83a <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800a834:	4b53      	ldr	r3, [pc, #332]	@ (800a984 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a836:	637b      	str	r3, [r7, #52]	@ 0x34
 800a838:	e010      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800a83a:	4b50      	ldr	r3, [pc, #320]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a842:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a846:	d106      	bne.n	800a856 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800a848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a84a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a84e:	d102      	bne.n	800a856 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800a850:	4b4d      	ldr	r3, [pc, #308]	@ (800a988 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a852:	637b      	str	r3, [r7, #52]	@ 0x34
 800a854:	e002      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800a856:	2300      	movs	r3, #0
 800a858:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a85a:	e186      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a85c:	e185      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a85e:	4b47      	ldr	r3, [pc, #284]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a864:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800a868:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800a86a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d103      	bne.n	800a878 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800a870:	f7fb fa36 	bl	8005ce0 <HAL_RCC_GetPCLK2Freq>
 800a874:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800a876:	e178      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800a878:	4b40      	ldr	r3, [pc, #256]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a880:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a884:	d10b      	bne.n	800a89e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800a886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a888:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a88c:	d107      	bne.n	800a89e <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a88e:	f107 0314 	add.w	r3, r7, #20
 800a892:	4618      	mov	r0, r3
 800a894:	f7fd fb46 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a898:	69bb      	ldr	r3, [r7, #24]
 800a89a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a89c:	e045      	b.n	800a92a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800a89e:	4b37      	ldr	r3, [pc, #220]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a8a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8aa:	d10b      	bne.n	800a8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800a8ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a8b2:	d107      	bne.n	800a8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8b4:	f107 0308 	add.w	r3, r7, #8
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f7fd fc9f 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8c2:	e032      	b.n	800a92a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800a8c4:	4b2d      	ldr	r3, [pc, #180]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f003 0302 	and.w	r3, r3, #2
 800a8cc:	2b02      	cmp	r3, #2
 800a8ce:	d10d      	bne.n	800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800a8d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d2:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a8d6:	d109      	bne.n	800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a8d8:	4b28      	ldr	r3, [pc, #160]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	08db      	lsrs	r3, r3, #3
 800a8de:	f003 0303 	and.w	r3, r3, #3
 800a8e2:	4a27      	ldr	r2, [pc, #156]	@ (800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800a8e4:	fa22 f303 	lsr.w	r3, r2, r3
 800a8e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8ea:	e01e      	b.n	800a92a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800a8ec:	4b23      	ldr	r3, [pc, #140]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a8f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8f8:	d106      	bne.n	800a908 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800a8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a900:	d102      	bne.n	800a908 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800a902:	4b20      	ldr	r3, [pc, #128]	@ (800a984 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800a904:	637b      	str	r3, [r7, #52]	@ 0x34
 800a906:	e010      	b.n	800a92a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800a908:	4b1c      	ldr	r3, [pc, #112]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a910:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a914:	d106      	bne.n	800a924 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800a916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a918:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a91c:	d102      	bne.n	800a924 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800a91e:	4b1a      	ldr	r3, [pc, #104]	@ (800a988 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800a920:	637b      	str	r3, [r7, #52]	@ 0x34
 800a922:	e002      	b.n	800a92a <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800a924:	2300      	movs	r3, #0
 800a926:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a928:	e11f      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a92a:	e11e      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800a92c:	4b13      	ldr	r3, [pc, #76]	@ (800a97c <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800a92e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a932:	f003 0303 	and.w	r3, r3, #3
 800a936:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800a938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a93a:	2b03      	cmp	r3, #3
 800a93c:	d85f      	bhi.n	800a9fe <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800a93e:	a201      	add	r2, pc, #4	@ (adr r2, 800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800a940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a944:	0800a955 	.word	0x0800a955
 800a948:	0800a95d 	.word	0x0800a95d
 800a94c:	0800a96d 	.word	0x0800a96d
 800a950:	0800a98d 	.word	0x0800a98d
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800a954:	f7fb f992 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 800a958:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a95a:	e053      	b.n	800aa04 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a95c:	f107 0320 	add.w	r3, r7, #32
 800a960:	4618      	mov	r0, r3
 800a962:	f7fd f973 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800a966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a968:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a96a:	e04b      	b.n	800aa04 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a96c:	f107 0314 	add.w	r3, r7, #20
 800a970:	4618      	mov	r0, r3
 800a972:	f7fd fad7 	bl	8007f24 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a97a:	e043      	b.n	800aa04 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800a97c:	44020c00 	.word	0x44020c00
 800a980:	03d09000 	.word	0x03d09000
 800a984:	003d0900 	.word	0x003d0900
 800a988:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a98c:	4b79      	ldr	r3, [pc, #484]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a98e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a992:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a996:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a998:	4b76      	ldr	r3, [pc, #472]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f003 0302 	and.w	r3, r3, #2
 800a9a0:	2b02      	cmp	r3, #2
 800a9a2:	d10c      	bne.n	800a9be <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800a9a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d109      	bne.n	800a9be <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a9aa:	4b72      	ldr	r3, [pc, #456]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	08db      	lsrs	r3, r3, #3
 800a9b0:	f003 0303 	and.w	r3, r3, #3
 800a9b4:	4a70      	ldr	r2, [pc, #448]	@ (800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800a9b6:	fa22 f303 	lsr.w	r3, r2, r3
 800a9ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9bc:	e01e      	b.n	800a9fc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a9be:	4b6d      	ldr	r3, [pc, #436]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9ca:	d106      	bne.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800a9cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9d2:	d102      	bne.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a9d4:	4b69      	ldr	r3, [pc, #420]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800a9d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9d8:	e010      	b.n	800a9fc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a9da:	4b66      	ldr	r3, [pc, #408]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9e6:	d106      	bne.n	800a9f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800a9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a9ee:	d102      	bne.n	800a9f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a9f0:	4b63      	ldr	r3, [pc, #396]	@ (800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800a9f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9f4:	e002      	b.n	800a9fc <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a9fa:	e003      	b.n	800aa04 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800a9fc:	e002      	b.n	800aa04 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa02:	bf00      	nop
          }
        }
        break;
 800aa04:	e0b1      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800aa06:	4b5b      	ldr	r3, [pc, #364]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aa08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aa0c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800aa10:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800aa12:	4b58      	ldr	r3, [pc, #352]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aa14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aa18:	f003 0302 	and.w	r3, r3, #2
 800aa1c:	2b02      	cmp	r3, #2
 800aa1e:	d106      	bne.n	800aa2e <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800aa20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d103      	bne.n	800aa2e <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800aa26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa2a:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa2c:	e01f      	b.n	800aa6e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800aa2e:	4b51      	ldr	r3, [pc, #324]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aa30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aa34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa3c:	d106      	bne.n	800aa4c <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800aa3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa40:	2b40      	cmp	r3, #64	@ 0x40
 800aa42:	d103      	bne.n	800aa4c <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800aa44:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800aa48:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa4a:	e010      	b.n	800aa6e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800aa4c:	4b49      	ldr	r3, [pc, #292]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa58:	d106      	bne.n	800aa68 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800aa5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa5c:	2b80      	cmp	r3, #128	@ 0x80
 800aa5e:	d103      	bne.n	800aa68 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800aa60:	f248 0312 	movw	r3, #32786	@ 0x8012
 800aa64:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa66:	e002      	b.n	800aa6e <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800aa6c:	e07d      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800aa6e:	e07c      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800aa70:	4b40      	ldr	r3, [pc, #256]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aa72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aa76:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800aa7a:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800aa7c:	4b3d      	ldr	r3, [pc, #244]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa88:	d105      	bne.n	800aa96 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800aa8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d102      	bne.n	800aa96 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800aa90:	4b3c      	ldr	r3, [pc, #240]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800aa92:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa94:	e031      	b.n	800aafa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800aa96:	4b37      	ldr	r3, [pc, #220]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aaa2:	d10a      	bne.n	800aaba <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800aaa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa6:	2b10      	cmp	r3, #16
 800aaa8:	d107      	bne.n	800aaba <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aaaa:	f107 0320 	add.w	r3, r7, #32
 800aaae:	4618      	mov	r0, r3
 800aab0:	f7fd f8cc 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab6:	637b      	str	r3, [r7, #52]	@ 0x34
 800aab8:	e01f      	b.n	800aafa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800aaba:	4b2e      	ldr	r3, [pc, #184]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aabc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aac0:	f003 0302 	and.w	r3, r3, #2
 800aac4:	2b02      	cmp	r3, #2
 800aac6:	d106      	bne.n	800aad6 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800aac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaca:	2b20      	cmp	r3, #32
 800aacc:	d103      	bne.n	800aad6 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800aace:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aad2:	637b      	str	r3, [r7, #52]	@ 0x34
 800aad4:	e011      	b.n	800aafa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800aad6:	4b27      	ldr	r3, [pc, #156]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aad8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aadc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aae0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aae4:	d106      	bne.n	800aaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800aae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae8:	2b30      	cmp	r3, #48	@ 0x30
 800aaea:	d103      	bne.n	800aaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800aaec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800aaf0:	637b      	str	r3, [r7, #52]	@ 0x34
 800aaf2:	e002      	b.n	800aafa <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800aaf8:	e037      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800aafa:	e036      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800aafc:	4b1d      	ldr	r3, [pc, #116]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800aafe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ab02:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ab06:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800ab08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab0a:	2b10      	cmp	r3, #16
 800ab0c:	d107      	bne.n	800ab1e <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab0e:	f107 0320 	add.w	r3, r7, #32
 800ab12:	4618      	mov	r0, r3
 800ab14:	f7fd f89a 	bl	8007c4c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab1a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800ab1c:	e025      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800ab1e:	4b15      	ldr	r3, [pc, #84]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab2a:	d10a      	bne.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800ab2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab2e:	2b20      	cmp	r3, #32
 800ab30:	d107      	bne.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab32:	f107 0308 	add.w	r3, r7, #8
 800ab36:	4618      	mov	r0, r3
 800ab38:	f7fd fb60 	bl	80081fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab40:	e00f      	b.n	800ab62 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800ab42:	4b0c      	ldr	r3, [pc, #48]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ab4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab4e:	d105      	bne.n	800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800ab50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab52:	2b30      	cmp	r3, #48	@ 0x30
 800ab54:	d102      	bne.n	800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800ab56:	4b0b      	ldr	r3, [pc, #44]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800ab58:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab5a:	e002      	b.n	800ab62 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800ab60:	e003      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ab62:	e002      	b.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800ab64:	2300      	movs	r3, #0
 800ab66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab68:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800ab6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	373c      	adds	r7, #60	@ 0x3c
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd90      	pop	{r4, r7, pc}
 800ab74:	44020c00 	.word	0x44020c00
 800ab78:	03d09000 	.word	0x03d09000
 800ab7c:	003d0900 	.word	0x003d0900
 800ab80:	017d7840 	.word	0x017d7840
 800ab84:	02dc6c00 	.word	0x02dc6c00

0800ab88 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b084      	sub	sp, #16
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800ab90:	4b48      	ldr	r3, [pc, #288]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	4a47      	ldr	r2, [pc, #284]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ab96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ab9a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ab9c:	f7f7 f86a 	bl	8001c74 <HAL_GetTick>
 800aba0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800aba2:	e008      	b.n	800abb6 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800aba4:	f7f7 f866 	bl	8001c74 <HAL_GetTick>
 800aba8:	4602      	mov	r2, r0
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	1ad3      	subs	r3, r2, r3
 800abae:	2b02      	cmp	r3, #2
 800abb0:	d901      	bls.n	800abb6 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800abb2:	2303      	movs	r3, #3
 800abb4:	e07a      	b.n	800acac <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800abb6:	4b3f      	ldr	r3, [pc, #252]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d1f0      	bne.n	800aba4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800abc2:	4b3c      	ldr	r3, [pc, #240]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800abc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800abca:	f023 0303 	bic.w	r3, r3, #3
 800abce:	687a      	ldr	r2, [r7, #4]
 800abd0:	6811      	ldr	r1, [r2, #0]
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	6852      	ldr	r2, [r2, #4]
 800abd6:	0212      	lsls	r2, r2, #8
 800abd8:	430a      	orrs	r2, r1
 800abda:	4936      	ldr	r1, [pc, #216]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800abdc:	4313      	orrs	r3, r2
 800abde:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	689b      	ldr	r3, [r3, #8]
 800abe4:	3b01      	subs	r3, #1
 800abe6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	3b01      	subs	r3, #1
 800abf0:	025b      	lsls	r3, r3, #9
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	431a      	orrs	r2, r3
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	691b      	ldr	r3, [r3, #16]
 800abfa:	3b01      	subs	r3, #1
 800abfc:	041b      	lsls	r3, r3, #16
 800abfe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ac02:	431a      	orrs	r2, r3
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	695b      	ldr	r3, [r3, #20]
 800ac08:	3b01      	subs	r3, #1
 800ac0a:	061b      	lsls	r3, r3, #24
 800ac0c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ac10:	4928      	ldr	r1, [pc, #160]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac12:	4313      	orrs	r3, r2
 800ac14:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800ac16:	4b27      	ldr	r3, [pc, #156]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac1a:	f023 020c 	bic.w	r2, r3, #12
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	699b      	ldr	r3, [r3, #24]
 800ac22:	4924      	ldr	r1, [pc, #144]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac24:	4313      	orrs	r3, r2
 800ac26:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800ac28:	4b22      	ldr	r3, [pc, #136]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac2c:	f023 0220 	bic.w	r2, r3, #32
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	69db      	ldr	r3, [r3, #28]
 800ac34:	491f      	ldr	r1, [pc, #124]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac36:	4313      	orrs	r3, r2
 800ac38:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800ac3a:	4b1e      	ldr	r3, [pc, #120]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac42:	491c      	ldr	r1, [pc, #112]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac44:	4313      	orrs	r3, r2
 800ac46:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800ac48:	4b1a      	ldr	r3, [pc, #104]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac4c:	4a19      	ldr	r2, [pc, #100]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac4e:	f023 0310 	bic.w	r3, r3, #16
 800ac52:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800ac54:	4b17      	ldr	r3, [pc, #92]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac58:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ac5c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800ac60:	687a      	ldr	r2, [r7, #4]
 800ac62:	6a12      	ldr	r2, [r2, #32]
 800ac64:	00d2      	lsls	r2, r2, #3
 800ac66:	4913      	ldr	r1, [pc, #76]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800ac6c:	4b11      	ldr	r3, [pc, #68]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac70:	4a10      	ldr	r2, [pc, #64]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac72:	f043 0310 	orr.w	r3, r3, #16
 800ac76:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800ac78:	4b0e      	ldr	r3, [pc, #56]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4a0d      	ldr	r2, [pc, #52]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800ac7e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ac82:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ac84:	f7f6 fff6 	bl	8001c74 <HAL_GetTick>
 800ac88:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ac8a:	e008      	b.n	800ac9e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ac8c:	f7f6 fff2 	bl	8001c74 <HAL_GetTick>
 800ac90:	4602      	mov	r2, r0
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	1ad3      	subs	r3, r2, r3
 800ac96:	2b02      	cmp	r3, #2
 800ac98:	d901      	bls.n	800ac9e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800ac9a:	2303      	movs	r3, #3
 800ac9c:	e006      	b.n	800acac <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ac9e:	4b05      	ldr	r3, [pc, #20]	@ (800acb4 <RCCEx_PLL2_Config+0x12c>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d0f0      	beq.n	800ac8c <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800acaa:	2300      	movs	r3, #0

}
 800acac:	4618      	mov	r0, r3
 800acae:	3710      	adds	r7, #16
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	44020c00 	.word	0x44020c00

0800acb8 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b084      	sub	sp, #16
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800acc0:	4b48      	ldr	r3, [pc, #288]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a47      	ldr	r2, [pc, #284]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800acc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800acca:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800accc:	f7f6 ffd2 	bl	8001c74 <HAL_GetTick>
 800acd0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800acd2:	e008      	b.n	800ace6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800acd4:	f7f6 ffce 	bl	8001c74 <HAL_GetTick>
 800acd8:	4602      	mov	r2, r0
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	1ad3      	subs	r3, r2, r3
 800acde:	2b02      	cmp	r3, #2
 800ace0:	d901      	bls.n	800ace6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800ace2:	2303      	movs	r3, #3
 800ace4:	e07a      	b.n	800addc <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ace6:	4b3f      	ldr	r3, [pc, #252]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1f0      	bne.n	800acd4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800acf2:	4b3c      	ldr	r3, [pc, #240]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800acf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acf6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800acfa:	f023 0303 	bic.w	r3, r3, #3
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	6811      	ldr	r1, [r2, #0]
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	6852      	ldr	r2, [r2, #4]
 800ad06:	0212      	lsls	r2, r2, #8
 800ad08:	430a      	orrs	r2, r1
 800ad0a:	4936      	ldr	r1, [pc, #216]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	630b      	str	r3, [r1, #48]	@ 0x30
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	3b01      	subs	r3, #1
 800ad16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	3b01      	subs	r3, #1
 800ad20:	025b      	lsls	r3, r3, #9
 800ad22:	b29b      	uxth	r3, r3
 800ad24:	431a      	orrs	r2, r3
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	691b      	ldr	r3, [r3, #16]
 800ad2a:	3b01      	subs	r3, #1
 800ad2c:	041b      	lsls	r3, r3, #16
 800ad2e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ad32:	431a      	orrs	r2, r3
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	695b      	ldr	r3, [r3, #20]
 800ad38:	3b01      	subs	r3, #1
 800ad3a:	061b      	lsls	r3, r3, #24
 800ad3c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ad40:	4928      	ldr	r1, [pc, #160]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad42:	4313      	orrs	r3, r2
 800ad44:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ad46:	4b27      	ldr	r3, [pc, #156]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad4a:	f023 020c 	bic.w	r2, r3, #12
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	699b      	ldr	r3, [r3, #24]
 800ad52:	4924      	ldr	r1, [pc, #144]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad54:	4313      	orrs	r3, r2
 800ad56:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800ad58:	4b22      	ldr	r3, [pc, #136]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad5c:	f023 0220 	bic.w	r2, r3, #32
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	69db      	ldr	r3, [r3, #28]
 800ad64:	491f      	ldr	r1, [pc, #124]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad66:	4313      	orrs	r3, r2
 800ad68:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800ad6a:	4b1e      	ldr	r3, [pc, #120]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad72:	491c      	ldr	r1, [pc, #112]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad74:	4313      	orrs	r3, r2
 800ad76:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800ad78:	4b1a      	ldr	r3, [pc, #104]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad7c:	4a19      	ldr	r2, [pc, #100]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad7e:	f023 0310 	bic.w	r3, r3, #16
 800ad82:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800ad84:	4b17      	ldr	r3, [pc, #92]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad88:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ad8c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	6a12      	ldr	r2, [r2, #32]
 800ad94:	00d2      	lsls	r2, r2, #3
 800ad96:	4913      	ldr	r1, [pc, #76]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800ad9c:	4b11      	ldr	r3, [pc, #68]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ad9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ada0:	4a10      	ldr	r2, [pc, #64]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800ada2:	f043 0310 	orr.w	r3, r3, #16
 800ada6:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800ada8:	4b0e      	ldr	r3, [pc, #56]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4a0d      	ldr	r2, [pc, #52]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800adae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800adb2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800adb4:	f7f6 ff5e 	bl	8001c74 <HAL_GetTick>
 800adb8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800adba:	e008      	b.n	800adce <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800adbc:	f7f6 ff5a 	bl	8001c74 <HAL_GetTick>
 800adc0:	4602      	mov	r2, r0
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	1ad3      	subs	r3, r2, r3
 800adc6:	2b02      	cmp	r3, #2
 800adc8:	d901      	bls.n	800adce <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800adca:	2303      	movs	r3, #3
 800adcc:	e006      	b.n	800addc <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800adce:	4b05      	ldr	r3, [pc, #20]	@ (800ade4 <RCCEx_PLL3_Config+0x12c>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800add6:	2b00      	cmp	r3, #0
 800add8:	d0f0      	beq.n	800adbc <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800adda:	2300      	movs	r3, #0
}
 800addc:	4618      	mov	r0, r3
 800adde:	3710      	adds	r7, #16
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}
 800ade4:	44020c00 	.word	0x44020c00

0800ade8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d101      	bne.n	800adfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	e042      	b.n	800ae80 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d106      	bne.n	800ae12 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2200      	movs	r2, #0
 800ae08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f7f6 fb4f 	bl	80014b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2224      	movs	r2, #36	@ 0x24
 800ae16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	681a      	ldr	r2, [r3, #0]
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f022 0201 	bic.w	r2, r2, #1
 800ae28:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d002      	beq.n	800ae38 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fab4 	bl	800b3a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 f8c3 	bl	800afc4 <UART_SetConfig>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b01      	cmp	r3, #1
 800ae42:	d101      	bne.n	800ae48 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ae44:	2301      	movs	r3, #1
 800ae46:	e01b      	b.n	800ae80 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	685a      	ldr	r2, [r3, #4]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ae56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	689a      	ldr	r2, [r3, #8]
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ae66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	681a      	ldr	r2, [r3, #0]
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f042 0201 	orr.w	r2, r2, #1
 800ae76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f000 fb33 	bl	800b4e4 <UART_CheckIdleState>
 800ae7e:	4603      	mov	r3, r0
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3708      	adds	r7, #8
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b08a      	sub	sp, #40	@ 0x28
 800ae8c:	af02      	add	r7, sp, #8
 800ae8e:	60f8      	str	r0, [r7, #12]
 800ae90:	60b9      	str	r1, [r7, #8]
 800ae92:	603b      	str	r3, [r7, #0]
 800ae94:	4613      	mov	r3, r2
 800ae96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae9e:	2b20      	cmp	r3, #32
 800aea0:	f040 808b 	bne.w	800afba <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d002      	beq.n	800aeb0 <HAL_UART_Transmit+0x28>
 800aeaa:	88fb      	ldrh	r3, [r7, #6]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d101      	bne.n	800aeb4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	e083      	b.n	800afbc <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	689b      	ldr	r3, [r3, #8]
 800aeba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aebe:	2b80      	cmp	r3, #128	@ 0x80
 800aec0:	d107      	bne.n	800aed2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	689a      	ldr	r2, [r3, #8]
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800aed0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	2200      	movs	r2, #0
 800aed6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	2221      	movs	r2, #33	@ 0x21
 800aede:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800aee2:	f7f6 fec7 	bl	8001c74 <HAL_GetTick>
 800aee6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	88fa      	ldrh	r2, [r7, #6]
 800aeec:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	88fa      	ldrh	r2, [r7, #6]
 800aef4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	689b      	ldr	r3, [r3, #8]
 800aefc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af00:	d108      	bne.n	800af14 <HAL_UART_Transmit+0x8c>
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	691b      	ldr	r3, [r3, #16]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d104      	bne.n	800af14 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800af0a:	2300      	movs	r3, #0
 800af0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	61bb      	str	r3, [r7, #24]
 800af12:	e003      	b.n	800af1c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800af18:	2300      	movs	r3, #0
 800af1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800af1c:	e030      	b.n	800af80 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	9300      	str	r3, [sp, #0]
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	2200      	movs	r2, #0
 800af26:	2180      	movs	r1, #128	@ 0x80
 800af28:	68f8      	ldr	r0, [r7, #12]
 800af2a:	f000 fb85 	bl	800b638 <UART_WaitOnFlagUntilTimeout>
 800af2e:	4603      	mov	r3, r0
 800af30:	2b00      	cmp	r3, #0
 800af32:	d005      	beq.n	800af40 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	2220      	movs	r2, #32
 800af38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800af3c:	2303      	movs	r3, #3
 800af3e:	e03d      	b.n	800afbc <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d10b      	bne.n	800af5e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800af46:	69bb      	ldr	r3, [r7, #24]
 800af48:	881b      	ldrh	r3, [r3, #0]
 800af4a:	461a      	mov	r2, r3
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af54:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	3302      	adds	r3, #2
 800af5a:	61bb      	str	r3, [r7, #24]
 800af5c:	e007      	b.n	800af6e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800af5e:	69fb      	ldr	r3, [r7, #28]
 800af60:	781a      	ldrb	r2, [r3, #0]
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800af68:	69fb      	ldr	r3, [r7, #28]
 800af6a:	3301      	adds	r3, #1
 800af6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af74:	b29b      	uxth	r3, r3
 800af76:	3b01      	subs	r3, #1
 800af78:	b29a      	uxth	r2, r3
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af86:	b29b      	uxth	r3, r3
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d1c8      	bne.n	800af1e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	9300      	str	r3, [sp, #0]
 800af90:	697b      	ldr	r3, [r7, #20]
 800af92:	2200      	movs	r2, #0
 800af94:	2140      	movs	r1, #64	@ 0x40
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	f000 fb4e 	bl	800b638 <UART_WaitOnFlagUntilTimeout>
 800af9c:	4603      	mov	r3, r0
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d005      	beq.n	800afae <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2220      	movs	r2, #32
 800afa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800afaa:	2303      	movs	r3, #3
 800afac:	e006      	b.n	800afbc <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2220      	movs	r2, #32
 800afb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800afb6:	2300      	movs	r3, #0
 800afb8:	e000      	b.n	800afbc <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800afba:	2302      	movs	r3, #2
  }
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3720      	adds	r7, #32
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800afc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800afc8:	b094      	sub	sp, #80	@ 0x50
 800afca:	af00      	add	r7, sp, #0
 800afcc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800afce:	2300      	movs	r3, #0
 800afd0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800afd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	4b78      	ldr	r3, [pc, #480]	@ (800b1bc <UART_SetConfig+0x1f8>)
 800afda:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800afdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afde:	689a      	ldr	r2, [r3, #8]
 800afe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe2:	691b      	ldr	r3, [r3, #16]
 800afe4:	431a      	orrs	r2, r3
 800afe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe8:	695b      	ldr	r3, [r3, #20]
 800afea:	431a      	orrs	r2, r3
 800afec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afee:	69db      	ldr	r3, [r3, #28]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800aff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4971      	ldr	r1, [pc, #452]	@ (800b1c0 <UART_SetConfig+0x1fc>)
 800affc:	4019      	ands	r1, r3
 800affe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b000:	681a      	ldr	r2, [r3, #0]
 800b002:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b004:	430b      	orrs	r3, r1
 800b006:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b014:	68d9      	ldr	r1, [r3, #12]
 800b016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b018:	681a      	ldr	r2, [r3, #0]
 800b01a:	ea40 0301 	orr.w	r3, r0, r1
 800b01e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b022:	699b      	ldr	r3, [r3, #24]
 800b024:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b028:	681a      	ldr	r2, [r3, #0]
 800b02a:	4b64      	ldr	r3, [pc, #400]	@ (800b1bc <UART_SetConfig+0x1f8>)
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d009      	beq.n	800b044 <UART_SetConfig+0x80>
 800b030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	4b63      	ldr	r3, [pc, #396]	@ (800b1c4 <UART_SetConfig+0x200>)
 800b036:	429a      	cmp	r2, r3
 800b038:	d004      	beq.n	800b044 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b03a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b03c:	6a1a      	ldr	r2, [r3, #32]
 800b03e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b040:	4313      	orrs	r3, r2
 800b042:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800b04e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800b052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b054:	681a      	ldr	r2, [r3, #0]
 800b056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b058:	430b      	orrs	r3, r1
 800b05a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b062:	f023 000f 	bic.w	r0, r3, #15
 800b066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b068:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b06c:	681a      	ldr	r2, [r3, #0]
 800b06e:	ea40 0301 	orr.w	r3, r0, r1
 800b072:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b076:	681a      	ldr	r2, [r3, #0]
 800b078:	4b53      	ldr	r3, [pc, #332]	@ (800b1c8 <UART_SetConfig+0x204>)
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d102      	bne.n	800b084 <UART_SetConfig+0xc0>
 800b07e:	2301      	movs	r3, #1
 800b080:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b082:	e066      	b.n	800b152 <UART_SetConfig+0x18e>
 800b084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b086:	681a      	ldr	r2, [r3, #0]
 800b088:	4b50      	ldr	r3, [pc, #320]	@ (800b1cc <UART_SetConfig+0x208>)
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d102      	bne.n	800b094 <UART_SetConfig+0xd0>
 800b08e:	2302      	movs	r3, #2
 800b090:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b092:	e05e      	b.n	800b152 <UART_SetConfig+0x18e>
 800b094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b096:	681a      	ldr	r2, [r3, #0]
 800b098:	4b4d      	ldr	r3, [pc, #308]	@ (800b1d0 <UART_SetConfig+0x20c>)
 800b09a:	429a      	cmp	r2, r3
 800b09c:	d102      	bne.n	800b0a4 <UART_SetConfig+0xe0>
 800b09e:	2304      	movs	r3, #4
 800b0a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0a2:	e056      	b.n	800b152 <UART_SetConfig+0x18e>
 800b0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0a6:	681a      	ldr	r2, [r3, #0]
 800b0a8:	4b4a      	ldr	r3, [pc, #296]	@ (800b1d4 <UART_SetConfig+0x210>)
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d102      	bne.n	800b0b4 <UART_SetConfig+0xf0>
 800b0ae:	2308      	movs	r3, #8
 800b0b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0b2:	e04e      	b.n	800b152 <UART_SetConfig+0x18e>
 800b0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	4b47      	ldr	r3, [pc, #284]	@ (800b1d8 <UART_SetConfig+0x214>)
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d102      	bne.n	800b0c4 <UART_SetConfig+0x100>
 800b0be:	2310      	movs	r3, #16
 800b0c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0c2:	e046      	b.n	800b152 <UART_SetConfig+0x18e>
 800b0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c6:	681a      	ldr	r2, [r3, #0]
 800b0c8:	4b44      	ldr	r3, [pc, #272]	@ (800b1dc <UART_SetConfig+0x218>)
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d102      	bne.n	800b0d4 <UART_SetConfig+0x110>
 800b0ce:	2320      	movs	r3, #32
 800b0d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0d2:	e03e      	b.n	800b152 <UART_SetConfig+0x18e>
 800b0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	4b41      	ldr	r3, [pc, #260]	@ (800b1e0 <UART_SetConfig+0x21c>)
 800b0da:	429a      	cmp	r2, r3
 800b0dc:	d102      	bne.n	800b0e4 <UART_SetConfig+0x120>
 800b0de:	2340      	movs	r3, #64	@ 0x40
 800b0e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0e2:	e036      	b.n	800b152 <UART_SetConfig+0x18e>
 800b0e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	4b3e      	ldr	r3, [pc, #248]	@ (800b1e4 <UART_SetConfig+0x220>)
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	d102      	bne.n	800b0f4 <UART_SetConfig+0x130>
 800b0ee:	2380      	movs	r3, #128	@ 0x80
 800b0f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0f2:	e02e      	b.n	800b152 <UART_SetConfig+0x18e>
 800b0f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0f6:	681a      	ldr	r2, [r3, #0]
 800b0f8:	4b3b      	ldr	r3, [pc, #236]	@ (800b1e8 <UART_SetConfig+0x224>)
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d103      	bne.n	800b106 <UART_SetConfig+0x142>
 800b0fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b102:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b104:	e025      	b.n	800b152 <UART_SetConfig+0x18e>
 800b106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b108:	681a      	ldr	r2, [r3, #0]
 800b10a:	4b38      	ldr	r3, [pc, #224]	@ (800b1ec <UART_SetConfig+0x228>)
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d103      	bne.n	800b118 <UART_SetConfig+0x154>
 800b110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b114:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b116:	e01c      	b.n	800b152 <UART_SetConfig+0x18e>
 800b118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b11a:	681a      	ldr	r2, [r3, #0]
 800b11c:	4b34      	ldr	r3, [pc, #208]	@ (800b1f0 <UART_SetConfig+0x22c>)
 800b11e:	429a      	cmp	r2, r3
 800b120:	d103      	bne.n	800b12a <UART_SetConfig+0x166>
 800b122:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b126:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b128:	e013      	b.n	800b152 <UART_SetConfig+0x18e>
 800b12a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b12c:	681a      	ldr	r2, [r3, #0]
 800b12e:	4b31      	ldr	r3, [pc, #196]	@ (800b1f4 <UART_SetConfig+0x230>)
 800b130:	429a      	cmp	r2, r3
 800b132:	d103      	bne.n	800b13c <UART_SetConfig+0x178>
 800b134:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b138:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b13a:	e00a      	b.n	800b152 <UART_SetConfig+0x18e>
 800b13c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	4b1e      	ldr	r3, [pc, #120]	@ (800b1bc <UART_SetConfig+0x1f8>)
 800b142:	429a      	cmp	r2, r3
 800b144:	d103      	bne.n	800b14e <UART_SetConfig+0x18a>
 800b146:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b14a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b14c:	e001      	b.n	800b152 <UART_SetConfig+0x18e>
 800b14e:	2300      	movs	r3, #0
 800b150:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b154:	681a      	ldr	r2, [r3, #0]
 800b156:	4b19      	ldr	r3, [pc, #100]	@ (800b1bc <UART_SetConfig+0x1f8>)
 800b158:	429a      	cmp	r2, r3
 800b15a:	d005      	beq.n	800b168 <UART_SetConfig+0x1a4>
 800b15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b15e:	681a      	ldr	r2, [r3, #0]
 800b160:	4b18      	ldr	r3, [pc, #96]	@ (800b1c4 <UART_SetConfig+0x200>)
 800b162:	429a      	cmp	r2, r3
 800b164:	f040 8094 	bne.w	800b290 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b168:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b16a:	2200      	movs	r2, #0
 800b16c:	623b      	str	r3, [r7, #32]
 800b16e:	627a      	str	r2, [r7, #36]	@ 0x24
 800b170:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b174:	f7fd f9ae 	bl	80084d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800b178:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800b17a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	f000 80f7 	beq.w	800b370 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b186:	4a1c      	ldr	r2, [pc, #112]	@ (800b1f8 <UART_SetConfig+0x234>)
 800b188:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b18c:	461a      	mov	r2, r3
 800b18e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b190:	fbb3 f3f2 	udiv	r3, r3, r2
 800b194:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b198:	685a      	ldr	r2, [r3, #4]
 800b19a:	4613      	mov	r3, r2
 800b19c:	005b      	lsls	r3, r3, #1
 800b19e:	4413      	add	r3, r2
 800b1a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	d305      	bcc.n	800b1b2 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1a8:	685b      	ldr	r3, [r3, #4]
 800b1aa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d924      	bls.n	800b1fc <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b1b8:	e069      	b.n	800b28e <UART_SetConfig+0x2ca>
 800b1ba:	bf00      	nop
 800b1bc:	44002400 	.word	0x44002400
 800b1c0:	cfff69f3 	.word	0xcfff69f3
 800b1c4:	54002400 	.word	0x54002400
 800b1c8:	40013800 	.word	0x40013800
 800b1cc:	40004400 	.word	0x40004400
 800b1d0:	40004800 	.word	0x40004800
 800b1d4:	40004c00 	.word	0x40004c00
 800b1d8:	40005000 	.word	0x40005000
 800b1dc:	40006400 	.word	0x40006400
 800b1e0:	40007800 	.word	0x40007800
 800b1e4:	40007c00 	.word	0x40007c00
 800b1e8:	40008000 	.word	0x40008000
 800b1ec:	40006800 	.word	0x40006800
 800b1f0:	40006c00 	.word	0x40006c00
 800b1f4:	40008400 	.word	0x40008400
 800b1f8:	08020ba0 	.word	0x08020ba0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1fe:	2200      	movs	r2, #0
 800b200:	61bb      	str	r3, [r7, #24]
 800b202:	61fa      	str	r2, [r7, #28]
 800b204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b208:	4a64      	ldr	r2, [pc, #400]	@ (800b39c <UART_SetConfig+0x3d8>)
 800b20a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b20e:	b29b      	uxth	r3, r3
 800b210:	2200      	movs	r2, #0
 800b212:	613b      	str	r3, [r7, #16]
 800b214:	617a      	str	r2, [r7, #20]
 800b216:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b21a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b21e:	f7f5 fcdd 	bl	8000bdc <__aeabi_uldivmod>
 800b222:	4602      	mov	r2, r0
 800b224:	460b      	mov	r3, r1
 800b226:	4610      	mov	r0, r2
 800b228:	4619      	mov	r1, r3
 800b22a:	f04f 0200 	mov.w	r2, #0
 800b22e:	f04f 0300 	mov.w	r3, #0
 800b232:	020b      	lsls	r3, r1, #8
 800b234:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b238:	0202      	lsls	r2, r0, #8
 800b23a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b23c:	6849      	ldr	r1, [r1, #4]
 800b23e:	0849      	lsrs	r1, r1, #1
 800b240:	2000      	movs	r0, #0
 800b242:	460c      	mov	r4, r1
 800b244:	4605      	mov	r5, r0
 800b246:	eb12 0804 	adds.w	r8, r2, r4
 800b24a:	eb43 0905 	adc.w	r9, r3, r5
 800b24e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	2200      	movs	r2, #0
 800b254:	60bb      	str	r3, [r7, #8]
 800b256:	60fa      	str	r2, [r7, #12]
 800b258:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b25c:	4640      	mov	r0, r8
 800b25e:	4649      	mov	r1, r9
 800b260:	f7f5 fcbc 	bl	8000bdc <__aeabi_uldivmod>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4613      	mov	r3, r2
 800b26a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b26c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b26e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b272:	d308      	bcc.n	800b286 <UART_SetConfig+0x2c2>
 800b274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b276:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b27a:	d204      	bcs.n	800b286 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800b27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b282:	60da      	str	r2, [r3, #12]
 800b284:	e003      	b.n	800b28e <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800b286:	2301      	movs	r3, #1
 800b288:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800b28c:	e070      	b.n	800b370 <UART_SetConfig+0x3ac>
 800b28e:	e06f      	b.n	800b370 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b292:	69db      	ldr	r3, [r3, #28]
 800b294:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b298:	d13c      	bne.n	800b314 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b29a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b29c:	2200      	movs	r2, #0
 800b29e:	603b      	str	r3, [r7, #0]
 800b2a0:	607a      	str	r2, [r7, #4]
 800b2a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2a6:	f7fd f915 	bl	80084d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800b2aa:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b2ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d05e      	beq.n	800b370 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b2b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2b6:	4a39      	ldr	r2, [pc, #228]	@ (800b39c <UART_SetConfig+0x3d8>)
 800b2b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2bc:	461a      	mov	r2, r3
 800b2be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b2c4:	005a      	lsls	r2, r3, #1
 800b2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2c8:	685b      	ldr	r3, [r3, #4]
 800b2ca:	085b      	lsrs	r3, r3, #1
 800b2cc:	441a      	add	r2, r3
 800b2ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2da:	2b0f      	cmp	r3, #15
 800b2dc:	d916      	bls.n	800b30c <UART_SetConfig+0x348>
 800b2de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2e4:	d212      	bcs.n	800b30c <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b2e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	f023 030f 	bic.w	r3, r3, #15
 800b2ee:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b2f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2f2:	085b      	lsrs	r3, r3, #1
 800b2f4:	b29b      	uxth	r3, r3
 800b2f6:	f003 0307 	and.w	r3, r3, #7
 800b2fa:	b29a      	uxth	r2, r3
 800b2fc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b2fe:	4313      	orrs	r3, r2
 800b300:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800b302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b308:	60da      	str	r2, [r3, #12]
 800b30a:	e031      	b.n	800b370 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b30c:	2301      	movs	r3, #1
 800b30e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b312:	e02d      	b.n	800b370 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b314:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b316:	2200      	movs	r2, #0
 800b318:	469a      	mov	sl, r3
 800b31a:	4693      	mov	fp, r2
 800b31c:	4650      	mov	r0, sl
 800b31e:	4659      	mov	r1, fp
 800b320:	f7fd f8d8 	bl	80084d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800b324:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800b326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d021      	beq.n	800b370 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b32c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b32e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b330:	4a1a      	ldr	r2, [pc, #104]	@ (800b39c <UART_SetConfig+0x3d8>)
 800b332:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b336:	461a      	mov	r2, r3
 800b338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b33a:	fbb3 f2f2 	udiv	r2, r3, r2
 800b33e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b340:	685b      	ldr	r3, [r3, #4]
 800b342:	085b      	lsrs	r3, r3, #1
 800b344:	441a      	add	r2, r3
 800b346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b348:	685b      	ldr	r3, [r3, #4]
 800b34a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b34e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b352:	2b0f      	cmp	r3, #15
 800b354:	d909      	bls.n	800b36a <UART_SetConfig+0x3a6>
 800b356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b35c:	d205      	bcs.n	800b36a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b35e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b360:	b29a      	uxth	r2, r3
 800b362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	60da      	str	r2, [r3, #12]
 800b368:	e002      	b.n	800b370 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b36a:	2301      	movs	r3, #1
 800b36c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b372:	2201      	movs	r2, #1
 800b374:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b37a:	2201      	movs	r2, #1
 800b37c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b382:	2200      	movs	r2, #0
 800b384:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b388:	2200      	movs	r2, #0
 800b38a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b38c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b390:	4618      	mov	r0, r3
 800b392:	3750      	adds	r7, #80	@ 0x50
 800b394:	46bd      	mov	sp, r7
 800b396:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b39a:	bf00      	nop
 800b39c:	08020ba0 	.word	0x08020ba0

0800b3a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	b083      	sub	sp, #12
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3ac:	f003 0308 	and.w	r3, r3, #8
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d00a      	beq.n	800b3ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	430a      	orrs	r2, r1
 800b3c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3ce:	f003 0301 	and.w	r3, r3, #1
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d00a      	beq.n	800b3ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	430a      	orrs	r2, r1
 800b3ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3f0:	f003 0302 	and.w	r3, r3, #2
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d00a      	beq.n	800b40e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	430a      	orrs	r2, r1
 800b40c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b412:	f003 0304 	and.w	r3, r3, #4
 800b416:	2b00      	cmp	r3, #0
 800b418:	d00a      	beq.n	800b430 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	685b      	ldr	r3, [r3, #4]
 800b420:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	430a      	orrs	r2, r1
 800b42e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b434:	f003 0310 	and.w	r3, r3, #16
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d00a      	beq.n	800b452 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	689b      	ldr	r3, [r3, #8]
 800b442:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	430a      	orrs	r2, r1
 800b450:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b456:	f003 0320 	and.w	r3, r3, #32
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d00a      	beq.n	800b474 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	430a      	orrs	r2, r1
 800b472:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d01a      	beq.n	800b4b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	685b      	ldr	r3, [r3, #4]
 800b486:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	430a      	orrs	r2, r1
 800b494:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b49a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b49e:	d10a      	bne.n	800b4b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	430a      	orrs	r2, r1
 800b4b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d00a      	beq.n	800b4d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	685b      	ldr	r3, [r3, #4]
 800b4c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	430a      	orrs	r2, r1
 800b4d6:	605a      	str	r2, [r3, #4]
  }
}
 800b4d8:	bf00      	nop
 800b4da:	370c      	adds	r7, #12
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b098      	sub	sp, #96	@ 0x60
 800b4e8:	af02      	add	r7, sp, #8
 800b4ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b4f4:	f7f6 fbbe 	bl	8001c74 <HAL_GetTick>
 800b4f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f003 0308 	and.w	r3, r3, #8
 800b504:	2b08      	cmp	r3, #8
 800b506:	d12f      	bne.n	800b568 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b508:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b50c:	9300      	str	r3, [sp, #0]
 800b50e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b510:	2200      	movs	r2, #0
 800b512:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f000 f88e 	bl	800b638 <UART_WaitOnFlagUntilTimeout>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d022      	beq.n	800b568 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b52a:	e853 3f00 	ldrex	r3, [r3]
 800b52e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b532:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b536:	653b      	str	r3, [r7, #80]	@ 0x50
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	461a      	mov	r2, r3
 800b53e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b540:	647b      	str	r3, [r7, #68]	@ 0x44
 800b542:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b544:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b546:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b548:	e841 2300 	strex	r3, r2, [r1]
 800b54c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b54e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b550:	2b00      	cmp	r3, #0
 800b552:	d1e6      	bne.n	800b522 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2220      	movs	r2, #32
 800b558:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2200      	movs	r2, #0
 800b560:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b564:	2303      	movs	r3, #3
 800b566:	e063      	b.n	800b630 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f003 0304 	and.w	r3, r3, #4
 800b572:	2b04      	cmp	r3, #4
 800b574:	d149      	bne.n	800b60a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b576:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b57a:	9300      	str	r3, [sp, #0]
 800b57c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b57e:	2200      	movs	r2, #0
 800b580:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f000 f857 	bl	800b638 <UART_WaitOnFlagUntilTimeout>
 800b58a:	4603      	mov	r3, r0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d03c      	beq.n	800b60a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b598:	e853 3f00 	ldrex	r3, [r3]
 800b59c:	623b      	str	r3, [r7, #32]
   return(result);
 800b59e:	6a3b      	ldr	r3, [r7, #32]
 800b5a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b5a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	461a      	mov	r2, r3
 800b5ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5ae:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5b6:	e841 2300 	strex	r3, r2, [r1]
 800b5ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d1e6      	bne.n	800b590 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	3308      	adds	r3, #8
 800b5c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	e853 3f00 	ldrex	r3, [r3]
 800b5d0:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	f023 0301 	bic.w	r3, r3, #1
 800b5d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	3308      	adds	r3, #8
 800b5e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b5e2:	61fa      	str	r2, [r7, #28]
 800b5e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5e6:	69b9      	ldr	r1, [r7, #24]
 800b5e8:	69fa      	ldr	r2, [r7, #28]
 800b5ea:	e841 2300 	strex	r3, r2, [r1]
 800b5ee:	617b      	str	r3, [r7, #20]
   return(result);
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d1e5      	bne.n	800b5c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2220      	movs	r2, #32
 800b5fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2200      	movs	r2, #0
 800b602:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b606:	2303      	movs	r3, #3
 800b608:	e012      	b.n	800b630 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2220      	movs	r2, #32
 800b60e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2220      	movs	r2, #32
 800b616:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	2200      	movs	r2, #0
 800b61e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2200      	movs	r2, #0
 800b624:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2200      	movs	r2, #0
 800b62a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b62e:	2300      	movs	r3, #0
}
 800b630:	4618      	mov	r0, r3
 800b632:	3758      	adds	r7, #88	@ 0x58
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b084      	sub	sp, #16
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	60f8      	str	r0, [r7, #12]
 800b640:	60b9      	str	r1, [r7, #8]
 800b642:	603b      	str	r3, [r7, #0]
 800b644:	4613      	mov	r3, r2
 800b646:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b648:	e04f      	b.n	800b6ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b650:	d04b      	beq.n	800b6ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b652:	f7f6 fb0f 	bl	8001c74 <HAL_GetTick>
 800b656:	4602      	mov	r2, r0
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	1ad3      	subs	r3, r2, r3
 800b65c:	69ba      	ldr	r2, [r7, #24]
 800b65e:	429a      	cmp	r2, r3
 800b660:	d302      	bcc.n	800b668 <UART_WaitOnFlagUntilTimeout+0x30>
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d101      	bne.n	800b66c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b668:	2303      	movs	r3, #3
 800b66a:	e04e      	b.n	800b70a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	f003 0304 	and.w	r3, r3, #4
 800b676:	2b00      	cmp	r3, #0
 800b678:	d037      	beq.n	800b6ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	2b80      	cmp	r3, #128	@ 0x80
 800b67e:	d034      	beq.n	800b6ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800b680:	68bb      	ldr	r3, [r7, #8]
 800b682:	2b40      	cmp	r3, #64	@ 0x40
 800b684:	d031      	beq.n	800b6ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	69db      	ldr	r3, [r3, #28]
 800b68c:	f003 0308 	and.w	r3, r3, #8
 800b690:	2b08      	cmp	r3, #8
 800b692:	d110      	bne.n	800b6b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	2208      	movs	r2, #8
 800b69a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b69c:	68f8      	ldr	r0, [r7, #12]
 800b69e:	f000 f838 	bl	800b712 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	2208      	movs	r2, #8
 800b6a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e029      	b.n	800b70a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	69db      	ldr	r3, [r3, #28]
 800b6bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b6c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6c4:	d111      	bne.n	800b6ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b6ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6d0:	68f8      	ldr	r0, [r7, #12]
 800b6d2:	f000 f81e 	bl	800b712 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2220      	movs	r2, #32
 800b6da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b6e6:	2303      	movs	r3, #3
 800b6e8:	e00f      	b.n	800b70a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	69da      	ldr	r2, [r3, #28]
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	4013      	ands	r3, r2
 800b6f4:	68ba      	ldr	r2, [r7, #8]
 800b6f6:	429a      	cmp	r2, r3
 800b6f8:	bf0c      	ite	eq
 800b6fa:	2301      	moveq	r3, #1
 800b6fc:	2300      	movne	r3, #0
 800b6fe:	b2db      	uxtb	r3, r3
 800b700:	461a      	mov	r2, r3
 800b702:	79fb      	ldrb	r3, [r7, #7]
 800b704:	429a      	cmp	r2, r3
 800b706:	d0a0      	beq.n	800b64a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b708:	2300      	movs	r3, #0
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3710      	adds	r7, #16
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}

0800b712 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b712:	b480      	push	{r7}
 800b714:	b095      	sub	sp, #84	@ 0x54
 800b716:	af00      	add	r7, sp, #0
 800b718:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b722:	e853 3f00 	ldrex	r3, [r3]
 800b726:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b72a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b72e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	461a      	mov	r2, r3
 800b736:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b738:	643b      	str	r3, [r7, #64]	@ 0x40
 800b73a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b73c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b73e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b740:	e841 2300 	strex	r3, r2, [r1]
 800b744:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d1e6      	bne.n	800b71a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	3308      	adds	r3, #8
 800b752:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b754:	6a3b      	ldr	r3, [r7, #32]
 800b756:	e853 3f00 	ldrex	r3, [r3]
 800b75a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b75c:	69fb      	ldr	r3, [r7, #28]
 800b75e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b762:	f023 0301 	bic.w	r3, r3, #1
 800b766:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	3308      	adds	r3, #8
 800b76e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b770:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b772:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b774:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b778:	e841 2300 	strex	r3, r2, [r1]
 800b77c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b780:	2b00      	cmp	r3, #0
 800b782:	d1e3      	bne.n	800b74c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d118      	bne.n	800b7be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	e853 3f00 	ldrex	r3, [r3]
 800b798:	60bb      	str	r3, [r7, #8]
   return(result);
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	f023 0310 	bic.w	r3, r3, #16
 800b7a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7aa:	61bb      	str	r3, [r7, #24]
 800b7ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ae:	6979      	ldr	r1, [r7, #20]
 800b7b0:	69ba      	ldr	r2, [r7, #24]
 800b7b2:	e841 2300 	strex	r3, r2, [r1]
 800b7b6:	613b      	str	r3, [r7, #16]
   return(result);
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d1e6      	bne.n	800b78c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2220      	movs	r2, #32
 800b7c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b7d2:	bf00      	nop
 800b7d4:	3754      	adds	r7, #84	@ 0x54
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr

0800b7de <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b7de:	b480      	push	{r7}
 800b7e0:	b085      	sub	sp, #20
 800b7e2:	af00      	add	r7, sp, #0
 800b7e4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d101      	bne.n	800b7f4 <HAL_UARTEx_DisableFifoMode+0x16>
 800b7f0:	2302      	movs	r3, #2
 800b7f2:	e027      	b.n	800b844 <HAL_UARTEx_DisableFifoMode+0x66>
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2224      	movs	r2, #36	@ 0x24
 800b800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	681a      	ldr	r2, [r3, #0]
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f022 0201 	bic.w	r2, r2, #1
 800b81a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b822:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2200      	movs	r2, #0
 800b828:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	68fa      	ldr	r2, [r7, #12]
 800b830:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	2220      	movs	r2, #32
 800b836:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b842:	2300      	movs	r3, #0
}
 800b844:	4618      	mov	r0, r3
 800b846:	3714      	adds	r7, #20
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr

0800b850 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b084      	sub	sp, #16
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
 800b858:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b860:	2b01      	cmp	r3, #1
 800b862:	d101      	bne.n	800b868 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b864:	2302      	movs	r3, #2
 800b866:	e02d      	b.n	800b8c4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2201      	movs	r2, #1
 800b86c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2224      	movs	r2, #36	@ 0x24
 800b874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	681a      	ldr	r2, [r3, #0]
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	f022 0201 	bic.w	r2, r2, #1
 800b88e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	689b      	ldr	r3, [r3, #8]
 800b896:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	683a      	ldr	r2, [r7, #0]
 800b8a0:	430a      	orrs	r2, r1
 800b8a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 f84f 	bl	800b948 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	68fa      	ldr	r2, [r7, #12]
 800b8b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2220      	movs	r2, #32
 800b8b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b8c2:	2300      	movs	r3, #0
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3710      	adds	r7, #16
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	bd80      	pop	{r7, pc}

0800b8cc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b084      	sub	sp, #16
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8dc:	2b01      	cmp	r3, #1
 800b8de:	d101      	bne.n	800b8e4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b8e0:	2302      	movs	r3, #2
 800b8e2:	e02d      	b.n	800b940 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2224      	movs	r2, #36	@ 0x24
 800b8f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	681a      	ldr	r2, [r3, #0]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f022 0201 	bic.w	r2, r2, #1
 800b90a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	689b      	ldr	r3, [r3, #8]
 800b912:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	683a      	ldr	r2, [r7, #0]
 800b91c:	430a      	orrs	r2, r1
 800b91e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	f000 f811 	bl	800b948 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	68fa      	ldr	r2, [r7, #12]
 800b92c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2220      	movs	r2, #32
 800b932:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2200      	movs	r2, #0
 800b93a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b93e:	2300      	movs	r3, #0
}
 800b940:	4618      	mov	r0, r3
 800b942:	3710      	adds	r7, #16
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b948:	b480      	push	{r7}
 800b94a:	b085      	sub	sp, #20
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b954:	2b00      	cmp	r3, #0
 800b956:	d108      	bne.n	800b96a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2201      	movs	r2, #1
 800b95c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2201      	movs	r2, #1
 800b964:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b968:	e031      	b.n	800b9ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b96a:	2308      	movs	r3, #8
 800b96c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b96e:	2308      	movs	r3, #8
 800b970:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	689b      	ldr	r3, [r3, #8]
 800b978:	0e5b      	lsrs	r3, r3, #25
 800b97a:	b2db      	uxtb	r3, r3
 800b97c:	f003 0307 	and.w	r3, r3, #7
 800b980:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	689b      	ldr	r3, [r3, #8]
 800b988:	0f5b      	lsrs	r3, r3, #29
 800b98a:	b2db      	uxtb	r3, r3
 800b98c:	f003 0307 	and.w	r3, r3, #7
 800b990:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b992:	7bbb      	ldrb	r3, [r7, #14]
 800b994:	7b3a      	ldrb	r2, [r7, #12]
 800b996:	4911      	ldr	r1, [pc, #68]	@ (800b9dc <UARTEx_SetNbDataToProcess+0x94>)
 800b998:	5c8a      	ldrb	r2, [r1, r2]
 800b99a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b99e:	7b3a      	ldrb	r2, [r7, #12]
 800b9a0:	490f      	ldr	r1, [pc, #60]	@ (800b9e0 <UARTEx_SetNbDataToProcess+0x98>)
 800b9a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9a8:	b29a      	uxth	r2, r3
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9b0:	7bfb      	ldrb	r3, [r7, #15]
 800b9b2:	7b7a      	ldrb	r2, [r7, #13]
 800b9b4:	4909      	ldr	r1, [pc, #36]	@ (800b9dc <UARTEx_SetNbDataToProcess+0x94>)
 800b9b6:	5c8a      	ldrb	r2, [r1, r2]
 800b9b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b9bc:	7b7a      	ldrb	r2, [r7, #13]
 800b9be:	4908      	ldr	r1, [pc, #32]	@ (800b9e0 <UARTEx_SetNbDataToProcess+0x98>)
 800b9c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9c2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9c6:	b29a      	uxth	r2, r3
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b9ce:	bf00      	nop
 800b9d0:	3714      	adds	r7, #20
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d8:	4770      	bx	lr
 800b9da:	bf00      	nop
 800b9dc:	08020bb8 	.word	0x08020bb8
 800b9e0:	08020bc0 	.word	0x08020bc0

0800b9e4 <Read_Temperature>:

extern ADC_HandleTypeDef hadc1;


float Read_Temperature(void)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b084      	sub	sp, #16
 800b9e8:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 800b9ea:	481a      	ldr	r0, [pc, #104]	@ (800ba54 <Read_Temperature+0x70>)
 800b9ec:	f7f6 fd0a 	bl	8002404 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800b9f0:	f04f 31ff 	mov.w	r1, #4294967295
 800b9f4:	4817      	ldr	r0, [pc, #92]	@ (800ba54 <Read_Temperature+0x70>)
 800b9f6:	f7f6 fdbf 	bl	8002578 <HAL_ADC_PollForConversion>
    uint32_t raw = HAL_ADC_GetValue(&hadc1);
 800b9fa:	4816      	ldr	r0, [pc, #88]	@ (800ba54 <Read_Temperature+0x70>)
 800b9fc:	f7f6 fe94 	bl	8002728 <HAL_ADC_GetValue>
 800ba00:	60f8      	str	r0, [r7, #12]

    float vref = 3.3f;
 800ba02:	4b15      	ldr	r3, [pc, #84]	@ (800ba58 <Read_Temperature+0x74>)
 800ba04:	60bb      	str	r3, [r7, #8]
    float voltage = (raw * vref) / 4095.0f;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	ee07 3a90 	vmov	s15, r3
 800ba0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ba10:	edd7 7a02 	vldr	s15, [r7, #8]
 800ba14:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba18:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800ba5c <Read_Temperature+0x78>
 800ba1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ba20:	edc7 7a01 	vstr	s15, [r7, #4]
    float temp = (voltage - 0.76f) / 0.0025f + 25.0f;  // typical STM32 formula
 800ba24:	edd7 7a01 	vldr	s15, [r7, #4]
 800ba28:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800ba60 <Read_Temperature+0x7c>
 800ba2c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ba30:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800ba64 <Read_Temperature+0x80>
 800ba34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ba38:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800ba3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ba40:	edc7 7a00 	vstr	s15, [r7]
    return temp;
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	ee07 3a90 	vmov	s15, r3
}
 800ba4a:	eeb0 0a67 	vmov.f32	s0, s15
 800ba4e:	3710      	adds	r7, #16
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}
 800ba54:	20000310 	.word	0x20000310
 800ba58:	40533333 	.word	0x40533333
 800ba5c:	457ff000 	.word	0x457ff000
 800ba60:	3f428f5c 	.word	0x3f428f5c
 800ba64:	3b23d70a 	.word	0x3b23d70a

0800ba68 <ssi_handler>:
/* Tag list: must match <!--#temp--> in HTML */
static const char *ssi_tags[] = {"temp"};

/* Replace tag with current temperature string */
u16_t ssi_handler(int iIndex, char *pcInsert, int iInsertLen)
{
 800ba68:	b590      	push	{r4, r7, lr}
 800ba6a:	b089      	sub	sp, #36	@ 0x24
 800ba6c:	af02      	add	r7, sp, #8
 800ba6e:	60f8      	str	r0, [r7, #12]
 800ba70:	60b9      	str	r1, [r7, #8]
 800ba72:	607a      	str	r2, [r7, #4]
    if (iIndex == 0)
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d118      	bne.n	800baac <ssi_handler+0x44>
    {
        float temp = Read_Temperature();   // your ADC read function
 800ba7a:	f7ff ffb3 	bl	800b9e4 <Read_Temperature>
 800ba7e:	ed87 0a05 	vstr	s0, [r7, #20]
//        snprintf(pcInsert, iInsertLen, "TEMP %.0f", HAL_GetTick() / 1000.0f);

        snprintf(pcInsert, iInsertLen, "%.2f &deg;C", temp);
 800ba82:	687c      	ldr	r4, [r7, #4]
 800ba84:	6978      	ldr	r0, [r7, #20]
 800ba86:	f7f4 fd79 	bl	800057c <__aeabi_f2d>
 800ba8a:	4602      	mov	r2, r0
 800ba8c:	460b      	mov	r3, r1
 800ba8e:	e9cd 2300 	strd	r2, r3, [sp]
 800ba92:	4a0b      	ldr	r2, [pc, #44]	@ (800bac0 <ssi_handler+0x58>)
 800ba94:	4621      	mov	r1, r4
 800ba96:	68b8      	ldr	r0, [r7, #8]
 800ba98:	f010 fac2 	bl	801c020 <sniprintf>
        printf("SSI called, temp = %.2f\r\n", temp);
 800ba9c:	6978      	ldr	r0, [r7, #20]
 800ba9e:	f7f4 fd6d 	bl	800057c <__aeabi_f2d>
 800baa2:	4602      	mov	r2, r0
 800baa4:	460b      	mov	r3, r1
 800baa6:	4807      	ldr	r0, [pc, #28]	@ (800bac4 <ssi_handler+0x5c>)
 800baa8:	f010 fa4a 	bl	801bf40 <iprintf>

    }
    return strlen(pcInsert);
 800baac:	68b8      	ldr	r0, [r7, #8]
 800baae:	f7f4 fbf9 	bl	80002a4 <strlen>
 800bab2:	4603      	mov	r3, r0
 800bab4:	b29b      	uxth	r3, r3
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	371c      	adds	r7, #28
 800baba:	46bd      	mov	sp, r7
 800babc:	bd90      	pop	{r4, r7, pc}
 800babe:	bf00      	nop
 800bac0:	0801e39c 	.word	0x0801e39c
 800bac4:	0801e3a8 	.word	0x0801e3a8

0800bac8 <httpd_ssi_init_custom>:

/* Register SSI handler */
void httpd_ssi_init_custom(void)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	af00      	add	r7, sp, #0

    http_set_ssi_handler(ssi_handler, ssi_tags, 1);
 800bacc:	2201      	movs	r2, #1
 800bace:	4903      	ldr	r1, [pc, #12]	@ (800badc <httpd_ssi_init_custom+0x14>)
 800bad0:	4803      	ldr	r0, [pc, #12]	@ (800bae0 <httpd_ssi_init_custom+0x18>)
 800bad2:	f001 ff85 	bl	800d9e0 <http_set_ssi_handler>
}
 800bad6:	bf00      	nop
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	2000000c 	.word	0x2000000c
 800bae0:	0800ba69 	.word	0x0800ba69

0800bae4 <ethernet_link_status_updated>:
uint32_t DHCPfineTimer = 0;
uint8_t DHCP_state = DHCP_OFF;
#endif

void ethernet_link_status_updated(struct netif *netif)
{
 800bae4:	b480      	push	{r7}
 800bae6:	b083      	sub	sp, #12
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  if (netif_is_link_up(netif))
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800baf2:	089b      	lsrs	r3, r3, #2
 800baf4:	f003 0301 	and.w	r3, r3, #1
 800baf8:	b2db      	uxtb	r3, r3
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d003      	beq.n	800bb06 <ethernet_link_status_updated+0x22>
 {
    /* Update DHCP state machine */
    DHCP_state = DHCP_START;
 800bafe:	4b06      	ldr	r3, [pc, #24]	@ (800bb18 <ethernet_link_status_updated+0x34>)
 800bb00:	2201      	movs	r2, #1
 800bb02:	701a      	strb	r2, [r3, #0]
  else
  {
    /* Update DHCP state machine */
    DHCP_state = DHCP_LINK_DOWN;
  }
}
 800bb04:	e002      	b.n	800bb0c <ethernet_link_status_updated+0x28>
    DHCP_state = DHCP_LINK_DOWN;
 800bb06:	4b04      	ldr	r3, [pc, #16]	@ (800bb18 <ethernet_link_status_updated+0x34>)
 800bb08:	2205      	movs	r2, #5
 800bb0a:	701a      	strb	r2, [r3, #0]
}
 800bb0c:	bf00      	nop
 800bb0e:	370c      	adds	r7, #12
 800bb10:	46bd      	mov	sp, r7
 800bb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb16:	4770      	bx	lr
 800bb18:	20000514 	.word	0x20000514

0800bb1c <Ethernet_Link_Periodic_Handle>:
  * @brief  Ethernet Link periodic check
  *   netif
  * @retval None
  */
void Ethernet_Link_Periodic_Handle(struct netif *netif)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b082      	sub	sp, #8
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
  /* Ethernet Link every 100ms */
  if (HAL_GetTick() - EthernetLinkTimer >= 100)
 800bb24:	f7f6 f8a6 	bl	8001c74 <HAL_GetTick>
 800bb28:	4602      	mov	r2, r0
 800bb2a:	4b08      	ldr	r3, [pc, #32]	@ (800bb4c <Ethernet_Link_Periodic_Handle+0x30>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	1ad3      	subs	r3, r2, r3
 800bb30:	2b63      	cmp	r3, #99	@ 0x63
 800bb32:	d907      	bls.n	800bb44 <Ethernet_Link_Periodic_Handle+0x28>
  {
    EthernetLinkTimer = HAL_GetTick();
 800bb34:	f7f6 f89e 	bl	8001c74 <HAL_GetTick>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	4a04      	ldr	r2, [pc, #16]	@ (800bb4c <Ethernet_Link_Periodic_Handle+0x30>)
 800bb3c:	6013      	str	r3, [r2, #0]
    ethernet_link_check_state(netif);
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f000 fb18 	bl	800c174 <ethernet_link_check_state>
  }
}
 800bb44:	bf00      	nop
 800bb46:	3708      	adds	r7, #8
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}
 800bb4c:	2000050c 	.word	0x2000050c

0800bb50 <DHCP_Process>:
  * @brief  DHCP_Process_Handle
  *   None
  * @retval None
  */
void DHCP_Process(struct netif *netif)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b08e      	sub	sp, #56	@ 0x38
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
  ip_addr_t ipaddr;
  ip_addr_t netmask;
  ip_addr_t gw;
  struct dhcp *dhcp;
  switch (DHCP_state)
 800bb58:	4b38      	ldr	r3, [pc, #224]	@ (800bc3c <DHCP_Process+0xec>)
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	2b05      	cmp	r3, #5
 800bb5e:	d061      	beq.n	800bc24 <DHCP_Process+0xd4>
 800bb60:	2b05      	cmp	r3, #5
 800bb62:	dc63      	bgt.n	800bc2c <DHCP_Process+0xdc>
 800bb64:	2b01      	cmp	r3, #1
 800bb66:	d002      	beq.n	800bb6e <DHCP_Process+0x1e>
 800bb68:	2b02      	cmp	r3, #2
 800bb6a:	d013      	beq.n	800bb94 <DHCP_Process+0x44>
      DHCP_state = DHCP_OFF;
//             HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
//             HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_SET);
    }
    break;
  default: break;
 800bb6c:	e05e      	b.n	800bc2c <DHCP_Process+0xdc>
             printf("State: Looking for DHCP server ...\n");
 800bb6e:	4834      	ldr	r0, [pc, #208]	@ (800bc40 <DHCP_Process+0xf0>)
 800bb70:	f010 fa4e 	bl	801c010 <puts>
      ip_addr_set_zero_ip4(&netif->ip_addr);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2200      	movs	r2, #0
 800bb78:	605a      	str	r2, [r3, #4]
      ip_addr_set_zero_ip4(&netif->netmask);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	609a      	str	r2, [r3, #8]
      ip_addr_set_zero_ip4(&netif->gw);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2200      	movs	r2, #0
 800bb84:	60da      	str	r2, [r3, #12]
      dhcp_start(netif);
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f00b fe46 	bl	8017818 <dhcp_start>
      DHCP_state = DHCP_WAIT_ADDRESS;
 800bb8c:	4b2b      	ldr	r3, [pc, #172]	@ (800bc3c <DHCP_Process+0xec>)
 800bb8e:	2202      	movs	r2, #2
 800bb90:	701a      	strb	r2, [r3, #0]
    break;
 800bb92:	e04e      	b.n	800bc32 <DHCP_Process+0xe2>
      if (dhcp_supplied_address(netif))
 800bb94:	6878      	ldr	r0, [r7, #4]
 800bb96:	f00d f85d 	bl	8018c54 <dhcp_supplied_address>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d015      	beq.n	800bbcc <DHCP_Process+0x7c>
        DHCP_state = DHCP_ADDRESS_ASSIGNED;
 800bba0:	4b26      	ldr	r3, [pc, #152]	@ (800bc3c <DHCP_Process+0xec>)
 800bba2:	2203      	movs	r2, #3
 800bba4:	701a      	strb	r2, [r3, #0]
        ip4_addr_set_u32(&ipaddr, netif_ip4_addr(netif)->addr);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	3304      	adds	r3, #4
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	633b      	str	r3, [r7, #48]	@ 0x30
        ip4addr_ntoa_r(&ipaddr, ip_str, sizeof(ip_str));
 800bbae:	f107 0118 	add.w	r1, r7, #24
 800bbb2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bbb6:	2210      	movs	r2, #16
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f00e fcdf 	bl	801a57c <ip4addr_ntoa_r>
        printf("IPv4 address: %s\n", ip_str);
 800bbbe:	f107 0318 	add.w	r3, r7, #24
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	481f      	ldr	r0, [pc, #124]	@ (800bc44 <DHCP_Process+0xf4>)
 800bbc6:	f010 f9bb 	bl	801bf40 <iprintf>
    break;
 800bbca:	e031      	b.n	800bc30 <DHCP_Process+0xe0>
        dhcp = (struct dhcp *)netif_get_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbd0:	637b      	str	r3, [r7, #52]	@ 0x34
        if (dhcp->tries > MAX_DHCP_TRIES)
 800bbd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbd4:	799b      	ldrb	r3, [r3, #6]
 800bbd6:	2b04      	cmp	r3, #4
 800bbd8:	d92a      	bls.n	800bc30 <DHCP_Process+0xe0>
          DHCP_state = DHCP_TIMEOUT;
 800bbda:	4b18      	ldr	r3, [pc, #96]	@ (800bc3c <DHCP_Process+0xec>)
 800bbdc:	2204      	movs	r2, #4
 800bbde:	701a      	strb	r2, [r3, #0]
          IP_ADDR4(&ipaddr, IP_ADDR0 ,IP_ADDR1 , IP_ADDR2 , IP_ADDR3 );
 800bbe0:	4b19      	ldr	r3, [pc, #100]	@ (800bc48 <DHCP_Process+0xf8>)
 800bbe2:	633b      	str	r3, [r7, #48]	@ 0x30
          IP_ADDR4(&netmask, NETMASK_ADDR0, NETMASK_ADDR1, NETMASK_ADDR2, NETMASK_ADDR3);
 800bbe4:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 800bbe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          IP_ADDR4(&gw, GW_ADDR0, GW_ADDR1, GW_ADDR2, GW_ADDR3);
 800bbea:	4b18      	ldr	r3, [pc, #96]	@ (800bc4c <DHCP_Process+0xfc>)
 800bbec:	62bb      	str	r3, [r7, #40]	@ 0x28
          netif_set_addr(netif, &ipaddr, &netmask, &gw);
 800bbee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800bbf2:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800bbf6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f003 f95c 	bl	800eeb8 <netif_set_addr>
          ip4addr_ntoa_r(&ipaddr, ip_str, sizeof(ip_str));
 800bc00:	f107 0108 	add.w	r1, r7, #8
 800bc04:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bc08:	2210      	movs	r2, #16
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f00e fcb6 	bl	801a57c <ip4addr_ntoa_r>
                   printf("DHCP Timeout !! \n");
 800bc10:	480f      	ldr	r0, [pc, #60]	@ (800bc50 <DHCP_Process+0x100>)
 800bc12:	f010 f9fd 	bl	801c010 <puts>
                   printf("Static IP address: %s\n", ip_str);
 800bc16:	f107 0308 	add.w	r3, r7, #8
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	480d      	ldr	r0, [pc, #52]	@ (800bc54 <DHCP_Process+0x104>)
 800bc1e:	f010 f98f 	bl	801bf40 <iprintf>
    break;
 800bc22:	e005      	b.n	800bc30 <DHCP_Process+0xe0>
      DHCP_state = DHCP_OFF;
 800bc24:	4b05      	ldr	r3, [pc, #20]	@ (800bc3c <DHCP_Process+0xec>)
 800bc26:	2200      	movs	r2, #0
 800bc28:	701a      	strb	r2, [r3, #0]
    break;
 800bc2a:	e002      	b.n	800bc32 <DHCP_Process+0xe2>
  default: break;
 800bc2c:	bf00      	nop
 800bc2e:	e000      	b.n	800bc32 <DHCP_Process+0xe2>
    break;
 800bc30:	bf00      	nop
  }
}
 800bc32:	bf00      	nop
 800bc34:	3738      	adds	r7, #56	@ 0x38
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}
 800bc3a:	bf00      	nop
 800bc3c:	20000514 	.word	0x20000514
 800bc40:	0801e3c4 	.word	0x0801e3c4
 800bc44:	0801e3e8 	.word	0x0801e3e8
 800bc48:	0ab3a8c0 	.word	0x0ab3a8c0
 800bc4c:	01b3a8c0 	.word	0x01b3a8c0
 800bc50:	0801e3fc 	.word	0x0801e3fc
 800bc54:	0801e410 	.word	0x0801e410

0800bc58 <DHCP_Periodic_Handle>:
  * @brief  DHCP periodic check
  *   netif
  * @retval None
  */
void DHCP_Periodic_Handle(struct netif *netif)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b082      	sub	sp, #8
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
  /* Fine DHCP periodic process every 500ms */
  if (HAL_GetTick() - DHCPfineTimer >= DHCP_FINE_TIMER_MSECS)
 800bc60:	f7f6 f808 	bl	8001c74 <HAL_GetTick>
 800bc64:	4602      	mov	r2, r0
 800bc66:	4b09      	ldr	r3, [pc, #36]	@ (800bc8c <DHCP_Periodic_Handle+0x34>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	1ad3      	subs	r3, r2, r3
 800bc6c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800bc70:	d307      	bcc.n	800bc82 <DHCP_Periodic_Handle+0x2a>
  {
    DHCPfineTimer =  HAL_GetTick();
 800bc72:	f7f5 ffff 	bl	8001c74 <HAL_GetTick>
 800bc76:	4603      	mov	r3, r0
 800bc78:	4a04      	ldr	r2, [pc, #16]	@ (800bc8c <DHCP_Periodic_Handle+0x34>)
 800bc7a:	6013      	str	r3, [r2, #0]
    /* process DHCP state machine */
    DHCP_Process(netif);
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f7ff ff67 	bl	800bb50 <DHCP_Process>
  }
}
 800bc82:	bf00      	nop
 800bc84:	3708      	adds	r7, #8
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}
 800bc8a:	bf00      	nop
 800bc8c:	20000510 	.word	0x20000510

0800bc90 <low_level_init>:
  *
  * @param netif the already initialized lwip network interface structure
  *        for this ethernetif
  */
static void low_level_init(struct netif *netif)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b082      	sub	sp, #8
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
	  MX_ETH_Init();
 800bc98:	f7f5 fa80 	bl	800119c <MX_ETH_Init>
	  heth.Instance = ETH;
 800bc9c:	4b28      	ldr	r3, [pc, #160]	@ (800bd40 <low_level_init+0xb0>)
 800bc9e:	4a29      	ldr	r2, [pc, #164]	@ (800bd44 <low_level_init+0xb4>)
 800bca0:	601a      	str	r2, [r3, #0]
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2206      	movs	r2, #6
 800bca6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* set MAC hardware address */
   netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800bcaa:	4b25      	ldr	r3, [pc, #148]	@ (800bd40 <low_level_init+0xb0>)
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	781a      	ldrb	r2, [r3, #0]
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
   netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800bcb6:	4b22      	ldr	r3, [pc, #136]	@ (800bd40 <low_level_init+0xb0>)
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	785a      	ldrb	r2, [r3, #1]
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800bcc2:	4b1f      	ldr	r3, [pc, #124]	@ (800bd40 <low_level_init+0xb0>)
 800bcc4:	685b      	ldr	r3, [r3, #4]
 800bcc6:	789a      	ldrb	r2, [r3, #2]
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
   netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800bcce:	4b1c      	ldr	r3, [pc, #112]	@ (800bd40 <low_level_init+0xb0>)
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	78da      	ldrb	r2, [r3, #3]
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
   netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800bcda:	4b19      	ldr	r3, [pc, #100]	@ (800bd40 <low_level_init+0xb0>)
 800bcdc:	685b      	ldr	r3, [r3, #4]
 800bcde:	791a      	ldrb	r2, [r3, #4]
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
   netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800bce6:	4b16      	ldr	r3, [pc, #88]	@ (800bd40 <low_level_init+0xb0>)
 800bce8:	685b      	ldr	r3, [r3, #4]
 800bcea:	795a      	ldrb	r2, [r3, #5]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800bcf8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  /* device capabilities */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800bd00:	f043 030a 	orr.w	r3, r3, #10
 800bd04:	b2da      	uxtb	r2, r3
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800bd0c:	480e      	ldr	r0, [pc, #56]	@ (800bd48 <low_level_init+0xb8>)
 800bd0e:	f002 fe4f 	bl	800e9b0 <memp_init_pool>

    /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800bd12:	490e      	ldr	r1, [pc, #56]	@ (800bd4c <low_level_init+0xbc>)
 800bd14:	480e      	ldr	r0, [pc, #56]	@ (800bd50 <low_level_init+0xc0>)
 800bd16:	f7f5 fdf4 	bl	8001902 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800bd1a:	480d      	ldr	r0, [pc, #52]	@ (800bd50 <low_level_init+0xc0>)
 800bd1c:	f7f5 fe23 	bl	8001966 <LAN8742_Init>
 800bd20:	4603      	mov	r3, r0
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d006      	beq.n	800bd34 <low_level_init+0xa4>
  {
    netif_set_link_down(netif);
 800bd26:	6878      	ldr	r0, [r7, #4]
 800bd28:	f003 f9b9 	bl	800f09e <netif_set_link_down>
    netif_set_down(netif);
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f003 f969 	bl	800f004 <netif_set_down>
    return;
 800bd32:	e002      	b.n	800bd3a <low_level_init+0xaa>
  }

  ethernet_link_check_state(netif);
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	f000 fa1d 	bl	800c174 <ethernet_link_check_state>
}
 800bd3a:	3708      	adds	r7, #8
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}
 800bd40:	20000378 	.word	0x20000378
 800bd44:	40028000 	.word	0x40028000
 800bd48:	08020cb8 	.word	0x08020cb8
 800bd4c:	20000010 	.word	0x20000010
 800bd50:	200036a4 	.word	0x200036a4

0800bd54 <low_level_output>:
  *       strange results. You might consider waiting for space in the DMA queue
  *       to become available since the stack doesn't retry to send a packet
  *       dropped because of memory failure (except for the TCP timers).
  */
static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b092      	sub	sp, #72	@ 0x48
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
 800bd5c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800bd62:	2300      	movs	r3, #0
 800bd64:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800bd66:	2300      	movs	r3, #0
 800bd68:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800bd6c:	f107 030c 	add.w	r3, r7, #12
 800bd70:	2230      	movs	r2, #48	@ 0x30
 800bd72:	2100      	movs	r1, #0
 800bd74:	4618      	mov	r0, r3
 800bd76:	f010 fa8b 	bl	801c290 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800bd7a:	f107 030c 	add.w	r3, r7, #12
 800bd7e:	2230      	movs	r2, #48	@ 0x30
 800bd80:	2100      	movs	r1, #0
 800bd82:	4618      	mov	r0, r3
 800bd84:	f010 fa84 	bl	801c290 <memset>

  for(q = p; q != NULL; q = q->next)
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	643b      	str	r3, [r7, #64]	@ 0x40
 800bd8c:	e045      	b.n	800be1a <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800bd8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd90:	2b03      	cmp	r3, #3
 800bd92:	d902      	bls.n	800bd9a <low_level_output+0x46>
      return ERR_IF;
 800bd94:	f06f 030b 	mvn.w	r3, #11
 800bd98:	e05f      	b.n	800be5a <low_level_output+0x106>

    Txbuffer[i].buffer = q->payload;
 800bd9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd9c:	6859      	ldr	r1, [r3, #4]
 800bd9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bda0:	4613      	mov	r3, r2
 800bda2:	005b      	lsls	r3, r3, #1
 800bda4:	4413      	add	r3, r2
 800bda6:	009b      	lsls	r3, r3, #2
 800bda8:	3348      	adds	r3, #72	@ 0x48
 800bdaa:	443b      	add	r3, r7
 800bdac:	3b3c      	subs	r3, #60	@ 0x3c
 800bdae:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800bdb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdb2:	895b      	ldrh	r3, [r3, #10]
 800bdb4:	4619      	mov	r1, r3
 800bdb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdb8:	4613      	mov	r3, r2
 800bdba:	005b      	lsls	r3, r3, #1
 800bdbc:	4413      	add	r3, r2
 800bdbe:	009b      	lsls	r3, r3, #2
 800bdc0:	3348      	adds	r3, #72	@ 0x48
 800bdc2:	443b      	add	r3, r7
 800bdc4:	3b38      	subs	r3, #56	@ 0x38
 800bdc6:	6019      	str	r1, [r3, #0]

    if(i>0)
 800bdc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d011      	beq.n	800bdf2 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800bdce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdd0:	1e5a      	subs	r2, r3, #1
 800bdd2:	f107 000c 	add.w	r0, r7, #12
 800bdd6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bdd8:	460b      	mov	r3, r1
 800bdda:	005b      	lsls	r3, r3, #1
 800bddc:	440b      	add	r3, r1
 800bdde:	009b      	lsls	r3, r3, #2
 800bde0:	18c1      	adds	r1, r0, r3
 800bde2:	4613      	mov	r3, r2
 800bde4:	005b      	lsls	r3, r3, #1
 800bde6:	4413      	add	r3, r2
 800bde8:	009b      	lsls	r3, r3, #2
 800bdea:	3348      	adds	r3, #72	@ 0x48
 800bdec:	443b      	add	r3, r7
 800bdee:	3b34      	subs	r3, #52	@ 0x34
 800bdf0:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800bdf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d109      	bne.n	800be0e <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800bdfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdfc:	4613      	mov	r3, r2
 800bdfe:	005b      	lsls	r3, r3, #1
 800be00:	4413      	add	r3, r2
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	3348      	adds	r3, #72	@ 0x48
 800be06:	443b      	add	r3, r7
 800be08:	3b34      	subs	r3, #52	@ 0x34
 800be0a:	2200      	movs	r2, #0
 800be0c:	601a      	str	r2, [r3, #0]
    }

    i++;
 800be0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be10:	3301      	adds	r3, #1
 800be12:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800be14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	643b      	str	r3, [r7, #64]	@ 0x40
 800be1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d1b6      	bne.n	800bd8e <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	891b      	ldrh	r3, [r3, #8]
 800be24:	461a      	mov	r2, r3
 800be26:	4b0f      	ldr	r3, [pc, #60]	@ (800be64 <low_level_output+0x110>)
 800be28:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800be2a:	4a0e      	ldr	r2, [pc, #56]	@ (800be64 <low_level_output+0x110>)
 800be2c:	f107 030c 	add.w	r3, r7, #12
 800be30:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800be32:	4a0c      	ldr	r2, [pc, #48]	@ (800be64 <low_level_output+0x110>)
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	6353      	str	r3, [r2, #52]	@ 0x34

  if( HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT)== HAL_OK )
 800be38:	2214      	movs	r2, #20
 800be3a:	490a      	ldr	r1, [pc, #40]	@ (800be64 <low_level_output+0x110>)
 800be3c:	480a      	ldr	r0, [pc, #40]	@ (800be68 <low_level_output+0x114>)
 800be3e:	f7f7 fc27 	bl	8003690 <HAL_ETH_Transmit>
 800be42:	4603      	mov	r3, r0
 800be44:	2b00      	cmp	r3, #0
 800be46:	d103      	bne.n	800be50 <low_level_output+0xfc>
  {
    errval = ERR_OK;
 800be48:	2300      	movs	r3, #0
 800be4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800be4e:	e002      	b.n	800be56 <low_level_output+0x102>
  }
  else
  {
    errval = ERR_IF;
 800be50:	23f4      	movs	r3, #244	@ 0xf4
 800be52:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return errval;
 800be56:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	3748      	adds	r7, #72	@ 0x48
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}
 800be62:	bf00      	nop
 800be64:	20000218 	.word	0x20000218
 800be68:	20000378 	.word	0x20000378

0800be6c <low_level_input>:
  * @param netif the lwip network interface structure for this ethernetif
  * @return a pbuf filled with the received packet (including MAC header)
  *         NULL on memory error
  */
static struct pbuf * low_level_input(struct netif *netif)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b084      	sub	sp, #16
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800be74:	2300      	movs	r3, #0
 800be76:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800be78:	4b07      	ldr	r3, [pc, #28]	@ (800be98 <low_level_input+0x2c>)
 800be7a:	781b      	ldrb	r3, [r3, #0]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d105      	bne.n	800be8c <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800be80:	f107 030c 	add.w	r3, r7, #12
 800be84:	4619      	mov	r1, r3
 800be86:	4805      	ldr	r0, [pc, #20]	@ (800be9c <low_level_input+0x30>)
 800be88:	f7f7 fc99 	bl	80037be <HAL_ETH_ReadData>
  }
  return p;
 800be8c:	68fb      	ldr	r3, [r7, #12]

}
 800be8e:	4618      	mov	r0, r3
 800be90:	3710      	adds	r7, #16
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}
 800be96:	bf00      	nop
 800be98:	200036a0 	.word	0x200036a0
 800be9c:	20000378 	.word	0x20000378

0800bea0 <ethernetif_input>:
  * the appropriate input function is called.
  *
  * @param netif the lwip network interface structure for this ethernetif
  */
void ethernetif_input(struct netif *netif)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800bea8:	2300      	movs	r3, #0
 800beaa:	60fb      	str	r3, [r7, #12]

    do
    {
      p = low_level_input( netif );
 800beac:	6878      	ldr	r0, [r7, #4]
 800beae:	f7ff ffdd 	bl	800be6c <low_level_input>
 800beb2:	60f8      	str	r0, [r7, #12]
      if (p != NULL)
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d00a      	beq.n	800bed0 <ethernetif_input+0x30>
      {
        if (netif->input( p, netif) != ERR_OK )
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	691b      	ldr	r3, [r3, #16]
 800bebe:	6879      	ldr	r1, [r7, #4]
 800bec0:	68f8      	ldr	r0, [r7, #12]
 800bec2:	4798      	blx	r3
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d002      	beq.n	800bed0 <ethernetif_input+0x30>
        {
          pbuf_free(p);
 800beca:	68f8      	ldr	r0, [r7, #12]
 800becc:	f003 fc8e 	bl	800f7ec <pbuf_free>
        }
      }

    } while(p!=NULL);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d1ea      	bne.n	800beac <ethernetif_input+0xc>

}
 800bed6:	bf00      	nop
 800bed8:	bf00      	nop
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}

0800bee0 <ethernetif_init>:
  * @return ERR_OK if the loopif is initialized
  *         ERR_MEM if private data couldn't be allocated
  *         any other err_t on error
  */
err_t ethernetif_init(struct netif *netif)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b082      	sub	sp, #8
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d106      	bne.n	800befc <ethernetif_init+0x1c>
 800beee:	4b0e      	ldr	r3, [pc, #56]	@ (800bf28 <ethernetif_init+0x48>)
 800bef0:	f240 121b 	movw	r2, #283	@ 0x11b
 800bef4:	490d      	ldr	r1, [pc, #52]	@ (800bf2c <ethernetif_init+0x4c>)
 800bef6:	480e      	ldr	r0, [pc, #56]	@ (800bf30 <ethernetif_init+0x50>)
 800bef8:	f010 f822 	bl	801bf40 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2273      	movs	r2, #115	@ 0x73
 800bf00:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  netif->name[1] = IFNAME1;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2274      	movs	r2, #116	@ 0x74
 800bf08:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
  /* We directly use etharp_output() here to save a function call.
   * You can instead declare your own function an call etharp_output()
   * from it if you have to do some checks before sending (e.g. if link
   * is available...) */
  netif->output = etharp_output;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	4a09      	ldr	r2, [pc, #36]	@ (800bf34 <ethernetif_init+0x54>)
 800bf10:	615a      	str	r2, [r3, #20]
  netif->linkoutput = low_level_output;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	4a08      	ldr	r2, [pc, #32]	@ (800bf38 <ethernetif_init+0x58>)
 800bf16:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f7ff feb9 	bl	800bc90 <low_level_init>

  return ERR_OK;
 800bf1e:	2300      	movs	r3, #0
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3708      	adds	r7, #8
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}
 800bf28:	0801e428 	.word	0x0801e428
 800bf2c:	0801e444 	.word	0x0801e444
 800bf30:	0801e454 	.word	0x0801e454
 800bf34:	08019545 	.word	0x08019545
 800bf38:	0800bd55 	.word	0x0800bd55

0800bf3c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800bf48:	68f9      	ldr	r1, [r7, #12]
 800bf4a:	4807      	ldr	r0, [pc, #28]	@ (800bf68 <pbuf_free_custom+0x2c>)
 800bf4c:	f002 fe06 	bl	800eb5c <memp_free_pool>
   /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */
  if (RxAllocStatus == RX_ALLOC_ERROR)
 800bf50:	4b06      	ldr	r3, [pc, #24]	@ (800bf6c <pbuf_free_custom+0x30>)
 800bf52:	781b      	ldrb	r3, [r3, #0]
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	d102      	bne.n	800bf5e <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800bf58:	4b04      	ldr	r3, [pc, #16]	@ (800bf6c <pbuf_free_custom+0x30>)
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	701a      	strb	r2, [r3, #0]
  }
}
 800bf5e:	bf00      	nop
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
 800bf66:	bf00      	nop
 800bf68:	08020cb8 	.word	0x08020cb8
 800bf6c:	200036a0 	.word	0x200036a0

0800bf70 <sys_now>:
  *         when LWIP_TIMERS == 1 and NO_SYS == 1
  * @param  None
  * @retval Current Time value
  */
u32_t sys_now(void)
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bf74:	f7f5 fe7e 	bl	8001c74 <HAL_GetTick>
 800bf78:	4603      	mov	r3, r0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	bd80      	pop	{r7, pc}
	...

0800bf80 <HAL_ETH_MspInit>:
  * @brief  Initializes the ETH MSP.
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b08e      	sub	sp, #56	@ 0x38
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	601a      	str	r2, [r3, #0]
 800bf90:	605a      	str	r2, [r3, #4]
 800bf92:	609a      	str	r2, [r3, #8]
 800bf94:	60da      	str	r2, [r3, #12]
 800bf96:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	4a49      	ldr	r2, [pc, #292]	@ (800c0c4 <HAL_ETH_MspInit+0x144>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	f040 808b 	bne.w	800c0ba <HAL_ETH_MspInit+0x13a>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800bfa4:	4b48      	ldr	r3, [pc, #288]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bfa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfaa:	4a47      	ldr	r2, [pc, #284]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bfac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bfb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800bfb4:	4b44      	ldr	r3, [pc, #272]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bfb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bfbe:	623b      	str	r3, [r7, #32]
 800bfc0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETHTX_CLK_ENABLE();
 800bfc2:	4b41      	ldr	r3, [pc, #260]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bfc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfc8:	4a3f      	ldr	r2, [pc, #252]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bfca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bfce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800bfd2:	4b3d      	ldr	r3, [pc, #244]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bfd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bfdc:	61fb      	str	r3, [r7, #28]
 800bfde:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETHRX_CLK_ENABLE();
 800bfe0:	4b39      	ldr	r3, [pc, #228]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bfe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfe6:	4a38      	ldr	r2, [pc, #224]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bfe8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bfec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800bff0:	4b35      	ldr	r3, [pc, #212]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800bff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bff6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bffa:	61bb      	str	r3, [r7, #24]
 800bffc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800bffe:	4b32      	ldr	r3, [pc, #200]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c004:	4a30      	ldr	r2, [pc, #192]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c006:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c00a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800c00e:	4b2e      	ldr	r3, [pc, #184]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c010:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c018:	617b      	str	r3, [r7, #20]
 800c01a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c01c:	4b2a      	ldr	r3, [pc, #168]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c01e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c022:	4a29      	ldr	r2, [pc, #164]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c024:	f043 0304 	orr.w	r3, r3, #4
 800c028:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800c02c:	4b26      	ldr	r3, [pc, #152]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c02e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c032:	f003 0304 	and.w	r3, r3, #4
 800c036:	613b      	str	r3, [r7, #16]
 800c038:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c03a:	4b23      	ldr	r3, [pc, #140]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c03c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c040:	4a21      	ldr	r2, [pc, #132]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c042:	f043 0301 	orr.w	r3, r3, #1
 800c046:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800c04a:	4b1f      	ldr	r3, [pc, #124]	@ (800c0c8 <HAL_ETH_MspInit+0x148>)
 800c04c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c050:	f003 0301 	and.w	r3, r3, #1
 800c054:	60fb      	str	r3, [r7, #12]
 800c056:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ETH_MDIO
    PC4     ------> ETH_RXD0
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
 800c058:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800c05c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c05e:	2302      	movs	r3, #2
 800c060:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c062:	2300      	movs	r3, #0
 800c064:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c066:	2302      	movs	r3, #2
 800c068:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c06a:	230b      	movs	r3, #11
 800c06c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c06e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c072:	4619      	mov	r1, r3
 800c074:	4815      	ldr	r0, [pc, #84]	@ (800c0cc <HAL_ETH_MspInit+0x14c>)
 800c076:	f7f8 fd57 	bl	8004b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800c07a:	2332      	movs	r3, #50	@ 0x32
 800c07c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c07e:	2302      	movs	r3, #2
 800c080:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c082:	2300      	movs	r3, #0
 800c084:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c086:	2302      	movs	r3, #2
 800c088:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c08a:	230b      	movs	r3, #11
 800c08c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c08e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c092:	4619      	mov	r1, r3
 800c094:	480e      	ldr	r0, [pc, #56]	@ (800c0d0 <HAL_ETH_MspInit+0x150>)
 800c096:	f7f8 fd47 	bl	8004b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800c09a:	2386      	movs	r3, #134	@ 0x86
 800c09c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c09e:	2302      	movs	r3, #2
 800c0a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c0a6:	2302      	movs	r3, #2
 800c0a8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c0aa:	230b      	movs	r3, #11
 800c0ac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c0ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c0b2:	4619      	mov	r1, r3
 800c0b4:	4807      	ldr	r0, [pc, #28]	@ (800c0d4 <HAL_ETH_MspInit+0x154>)
 800c0b6:	f7f8 fd37 	bl	8004b28 <HAL_GPIO_Init>

    /* USER CODE BEGIN ETH_MspInit 1 */

    /* USER CODE END ETH_MspInit 1 */
  }
}
 800c0ba:	bf00      	nop
 800c0bc:	3738      	adds	r7, #56	@ 0x38
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}
 800c0c2:	bf00      	nop
 800c0c4:	40028000 	.word	0x40028000
 800c0c8:	44020c00 	.word	0x44020c00
 800c0cc:	42021800 	.word	0x42021800
 800c0d0:	42020800 	.word	0x42020800
 800c0d4:	42020000 	.word	0x42020000

0800c0d8 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800c0dc:	4802      	ldr	r0, [pc, #8]	@ (800c0e8 <ETH_PHY_IO_Init+0x10>)
 800c0de:	f7f7 ff53 	bl	8003f88 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800c0e2:	2300      	movs	r3, #0
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	bd80      	pop	{r7, pc}
 800c0e8:	20000378 	.word	0x20000378

0800c0ec <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	af00      	add	r7, sp, #0
  return 0;
 800c0f0:	2300      	movs	r3, #0
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fa:	4770      	bx	lr

0800c0fc <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	60f8      	str	r0, [r7, #12]
 800c104:	60b9      	str	r1, [r7, #8]
 800c106:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	68ba      	ldr	r2, [r7, #8]
 800c10c:	68f9      	ldr	r1, [r7, #12]
 800c10e:	4807      	ldr	r0, [pc, #28]	@ (800c12c <ETH_PHY_IO_ReadReg+0x30>)
 800c110:	f7f7 fca3 	bl	8003a5a <HAL_ETH_ReadPHYRegister>
 800c114:	4603      	mov	r3, r0
 800c116:	2b00      	cmp	r3, #0
 800c118:	d002      	beq.n	800c120 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800c11a:	f04f 33ff 	mov.w	r3, #4294967295
 800c11e:	e000      	b.n	800c122 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800c120:	2300      	movs	r3, #0
}
 800c122:	4618      	mov	r0, r3
 800c124:	3710      	adds	r7, #16
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}
 800c12a:	bf00      	nop
 800c12c:	20000378 	.word	0x20000378

0800c130 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b084      	sub	sp, #16
 800c134:	af00      	add	r7, sp, #0
 800c136:	60f8      	str	r0, [r7, #12]
 800c138:	60b9      	str	r1, [r7, #8]
 800c13a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	68ba      	ldr	r2, [r7, #8]
 800c140:	68f9      	ldr	r1, [r7, #12]
 800c142:	4807      	ldr	r0, [pc, #28]	@ (800c160 <ETH_PHY_IO_WriteReg+0x30>)
 800c144:	f7f7 fcde 	bl	8003b04 <HAL_ETH_WritePHYRegister>
 800c148:	4603      	mov	r3, r0
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d002      	beq.n	800c154 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800c14e:	f04f 33ff 	mov.w	r3, #4294967295
 800c152:	e000      	b.n	800c156 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800c154:	2300      	movs	r3, #0
}
 800c156:	4618      	mov	r0, r3
 800c158:	3710      	adds	r7, #16
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	20000378 	.word	0x20000378

0800c164 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c168:	f7f5 fd84 	bl	8001c74 <HAL_GetTick>
 800c16c:	4603      	mov	r3, r0
}
 800c16e:	4618      	mov	r0, r3
 800c170:	bd80      	pop	{r7, pc}
	...

0800c174 <ethernet_link_check_state>:
/**
  * @brief
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b0a0      	sub	sp, #128	@ 0x80
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800c17c:	f107 030c 	add.w	r3, r7, #12
 800c180:	2264      	movs	r2, #100	@ 0x64
 800c182:	2100      	movs	r1, #0
 800c184:	4618      	mov	r0, r3
 800c186:	f010 f883 	bl	801c290 <memset>
  int32_t PHYLinkState = 0U;
 800c18a:	2300      	movs	r3, #0
 800c18c:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex =0U;
 800c18e:	2300      	movs	r3, #0
 800c190:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c192:	2300      	movs	r3, #0
 800c194:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c196:	2300      	movs	r3, #0
 800c198:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800c19a:	483a      	ldr	r0, [pc, #232]	@ (800c284 <ethernet_link_check_state+0x110>)
 800c19c:	f7f5 fc30 	bl	8001a00 <LAN8742_GetLinkState>
 800c1a0:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800c1a8:	089b      	lsrs	r3, r3, #2
 800c1aa:	f003 0301 	and.w	r3, r3, #1
 800c1ae:	b2db      	uxtb	r3, r3
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d00c      	beq.n	800c1ce <ethernet_link_check_state+0x5a>
 800c1b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	dc09      	bgt.n	800c1ce <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800c1ba:	4833      	ldr	r0, [pc, #204]	@ (800c288 <ethernet_link_check_state+0x114>)
 800c1bc:	f7f7 fa18 	bl	80035f0 <HAL_ETH_Stop>
    netif_set_down(netif);
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f002 ff1f 	bl	800f004 <netif_set_down>
    netif_set_link_down(netif);
 800c1c6:	6878      	ldr	r0, [r7, #4]
 800c1c8:	f002 ff69 	bl	800f09e <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800c1cc:	e055      	b.n	800c27a <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800c1d4:	f003 0304 	and.w	r3, r3, #4
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d14e      	bne.n	800c27a <ethernet_link_check_state+0x106>
 800c1dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	dd4b      	ble.n	800c27a <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800c1e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1e4:	3b02      	subs	r3, #2
 800c1e6:	2b03      	cmp	r3, #3
 800c1e8:	d82a      	bhi.n	800c240 <ethernet_link_check_state+0xcc>
 800c1ea:	a201      	add	r2, pc, #4	@ (adr r2, 800c1f0 <ethernet_link_check_state+0x7c>)
 800c1ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1f0:	0800c201 	.word	0x0800c201
 800c1f4:	0800c213 	.word	0x0800c213
 800c1f8:	0800c223 	.word	0x0800c223
 800c1fc:	0800c233 	.word	0x0800c233
      duplex = ETH_FULLDUPLEX_MODE;
 800c200:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c204:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800c206:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c20a:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800c20c:	2301      	movs	r3, #1
 800c20e:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800c210:	e017      	b.n	800c242 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800c212:	2300      	movs	r3, #0
 800c214:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800c216:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c21a:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800c21c:	2301      	movs	r3, #1
 800c21e:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800c220:	e00f      	b.n	800c242 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800c222:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c226:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800c228:	2300      	movs	r3, #0
 800c22a:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800c22c:	2301      	movs	r3, #1
 800c22e:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800c230:	e007      	b.n	800c242 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800c232:	2300      	movs	r3, #0
 800c234:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800c236:	2300      	movs	r3, #0
 800c238:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800c23a:	2301      	movs	r3, #1
 800c23c:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800c23e:	e000      	b.n	800c242 <ethernet_link_check_state+0xce>
      break;
 800c240:	bf00      	nop
    if(linkchanged)
 800c242:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c244:	2b00      	cmp	r3, #0
 800c246:	d018      	beq.n	800c27a <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800c248:	f107 030c 	add.w	r3, r7, #12
 800c24c:	4619      	mov	r1, r3
 800c24e:	480e      	ldr	r0, [pc, #56]	@ (800c288 <ethernet_link_check_state+0x114>)
 800c250:	f7f7 fcac 	bl	8003bac <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800c254:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c256:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 800c258:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c25a:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800c25c:	f107 030c 	add.w	r3, r7, #12
 800c260:	4619      	mov	r1, r3
 800c262:	4809      	ldr	r0, [pc, #36]	@ (800c288 <ethernet_link_check_state+0x114>)
 800c264:	f7f7 fe76 	bl	8003f54 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800c268:	4807      	ldr	r0, [pc, #28]	@ (800c288 <ethernet_link_check_state+0x114>)
 800c26a:	f7f7 f95f 	bl	800352c <HAL_ETH_Start>
      netif_set_up(netif);
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f002 fe7c 	bl	800ef6c <netif_set_up>
      netif_set_link_up(netif);
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f002 fee9 	bl	800f04c <netif_set_link_up>
}
 800c27a:	bf00      	nop
 800c27c:	3780      	adds	r7, #128	@ 0x80
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}
 800c282:	bf00      	nop
 800c284:	200036a4 	.word	0x200036a4
 800c288:	20000378 	.word	0x20000378

0800c28c <HAL_ETH_RxAllocateCallback>:
void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b086      	sub	sp, #24
 800c290:	af02      	add	r7, sp, #8
 800c292:	6078      	str	r0, [r7, #4]
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800c294:	4812      	ldr	r0, [pc, #72]	@ (800c2e0 <HAL_ETH_RxAllocateCallback+0x54>)
 800c296:	f002 fbff 	bl	800ea98 <memp_malloc_pool>
 800c29a:	60f8      	str	r0, [r7, #12]
  if (p)
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d014      	beq.n	800c2cc <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	f103 0220 	add.w	r2, r3, #32
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	4a0d      	ldr	r2, [pc, #52]	@ (800c2e4 <HAL_ETH_RxAllocateCallback+0x58>)
 800c2b0:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c2ba:	9201      	str	r2, [sp, #4]
 800c2bc:	9300      	str	r3, [sp, #0]
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	2241      	movs	r2, #65	@ 0x41
 800c2c2:	2100      	movs	r1, #0
 800c2c4:	2000      	movs	r0, #0
 800c2c6:	f003 f8d5 	bl	800f474 <pbuf_alloced_custom>
  else
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
}
 800c2ca:	e005      	b.n	800c2d8 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800c2cc:	4b06      	ldr	r3, [pc, #24]	@ (800c2e8 <HAL_ETH_RxAllocateCallback+0x5c>)
 800c2ce:	2201      	movs	r2, #1
 800c2d0:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	601a      	str	r2, [r3, #0]
}
 800c2d8:	bf00      	nop
 800c2da:	3710      	adds	r7, #16
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	bd80      	pop	{r7, pc}
 800c2e0:	08020cb8 	.word	0x08020cb8
 800c2e4:	0800bf3d 	.word	0x0800bf3d
 800c2e8:	200036a0 	.word	0x200036a0

0800c2ec <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b089      	sub	sp, #36	@ 0x24
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	60f8      	str	r0, [r7, #12]
 800c2f4:	60b9      	str	r1, [r7, #8]
 800c2f6:	607a      	str	r2, [r7, #4]
 800c2f8:	807b      	strh	r3, [r7, #2]
  struct pbuf **ppStart = (struct pbuf **)pStart;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800c302:	2300      	movs	r3, #0
 800c304:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	3b20      	subs	r3, #32
 800c30a:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800c30c:	69fb      	ldr	r3, [r7, #28]
 800c30e:	2200      	movs	r2, #0
 800c310:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800c312:	69fb      	ldr	r3, [r7, #28]
 800c314:	2200      	movs	r2, #0
 800c316:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800c318:	69fb      	ldr	r3, [r7, #28]
 800c31a:	887a      	ldrh	r2, [r7, #2]
 800c31c:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d103      	bne.n	800c32e <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800c326:	69bb      	ldr	r3, [r7, #24]
 800c328:	69fa      	ldr	r2, [r7, #28]
 800c32a:	601a      	str	r2, [r3, #0]
 800c32c:	e003      	b.n	800c336 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800c32e:	697b      	ldr	r3, [r7, #20]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	69fa      	ldr	r2, [r7, #28]
 800c334:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	69fa      	ldr	r2, [r7, #28]
 800c33a:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800c33c:	69bb      	ldr	r3, [r7, #24]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	61fb      	str	r3, [r7, #28]
 800c342:	e009      	b.n	800c358 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800c344:	69fb      	ldr	r3, [r7, #28]
 800c346:	891a      	ldrh	r2, [r3, #8]
 800c348:	887b      	ldrh	r3, [r7, #2]
 800c34a:	4413      	add	r3, r2
 800c34c:	b29a      	uxth	r2, r3
 800c34e:	69fb      	ldr	r3, [r7, #28]
 800c350:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800c352:	69fb      	ldr	r3, [r7, #28]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	61fb      	str	r3, [r7, #28]
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d1f2      	bne.n	800c344 <HAL_ETH_RxLinkCallback+0x58>
  }
}
 800c35e:	bf00      	nop
 800c360:	bf00      	nop
 800c362:	3724      	adds	r7, #36	@ 0x24
 800c364:	46bd      	mov	sp, r7
 800c366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36a:	4770      	bx	lr

0800c36c <fs_open>:

/*-----------------------------------------------------------------------------------*/
extern const char index_html[];  // our in-RAM HTML page

err_t fs_open(struct fs_file *file, const char *name)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b082      	sub	sp, #8
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	6039      	str	r1, [r7, #0]
    if ((file == NULL) || (name == NULL))
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d002      	beq.n	800c382 <fs_open+0x16>
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d102      	bne.n	800c388 <fs_open+0x1c>
        return ERR_ARG;
 800c382:	f06f 030f 	mvn.w	r3, #15
 800c386:	e028      	b.n	800c3da <fs_open+0x6e>

    /* Match "/" or "/index.html" or "/index.shtml" */
    if ((strcmp(name, "/") == 0) ||
 800c388:	4916      	ldr	r1, [pc, #88]	@ (800c3e4 <fs_open+0x78>)
 800c38a:	6838      	ldr	r0, [r7, #0]
 800c38c:	f7f3 ff80 	bl	8000290 <strcmp>
 800c390:	4603      	mov	r3, r0
 800c392:	2b00      	cmp	r3, #0
 800c394:	d00d      	beq.n	800c3b2 <fs_open+0x46>
        (strcmp(name, "/index.html") == 0) ||
 800c396:	4914      	ldr	r1, [pc, #80]	@ (800c3e8 <fs_open+0x7c>)
 800c398:	6838      	ldr	r0, [r7, #0]
 800c39a:	f7f3 ff79 	bl	8000290 <strcmp>
 800c39e:	4603      	mov	r3, r0
    if ((strcmp(name, "/") == 0) ||
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d006      	beq.n	800c3b2 <fs_open+0x46>
        (strcmp(name, "/index.shtml") == 0))
 800c3a4:	4911      	ldr	r1, [pc, #68]	@ (800c3ec <fs_open+0x80>)
 800c3a6:	6838      	ldr	r0, [r7, #0]
 800c3a8:	f7f3 ff72 	bl	8000290 <strcmp>
 800c3ac:	4603      	mov	r3, r0
        (strcmp(name, "/index.html") == 0) ||
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d111      	bne.n	800c3d6 <fs_open+0x6a>
    {
        file->data  = index_html;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	4a0e      	ldr	r2, [pc, #56]	@ (800c3f0 <fs_open+0x84>)
 800c3b6:	601a      	str	r2, [r3, #0]
        file->index = 0;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	609a      	str	r2, [r3, #8]
        file->flags = FS_FILE_FLAGS_SSI;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2208      	movs	r2, #8
 800c3c2:	741a      	strb	r2, [r3, #16]
        file->len   = strlen(index_html);
 800c3c4:	480a      	ldr	r0, [pc, #40]	@ (800c3f0 <fs_open+0x84>)
 800c3c6:	f7f3 ff6d 	bl	80002a4 <strlen>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	461a      	mov	r2, r3
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	605a      	str	r2, [r3, #4]


        return ERR_OK;
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	e001      	b.n	800c3da <fs_open+0x6e>
    }

    /* File not found */
    return ERR_VAL;
 800c3d6:	f06f 0305 	mvn.w	r3, #5
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3708      	adds	r7, #8
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	0801e47c 	.word	0x0801e47c
 800c3e8:	0801e480 	.word	0x0801e480
 800c3ec:	0801e48c 	.word	0x0801e48c
 800c3f0:	08020bc8 	.word	0x08020bc8

0800c3f4 <fs_close>:


/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b083      	sub	sp, #12
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
//#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 800c3fc:	bf00      	nop
 800c3fe:	370c      	adds	r7, #12
 800c400:	46bd      	mov	sp, r7
 800c402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c406:	4770      	bx	lr

0800c408 <fs_bytes_left>:
}
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
 800c408:	b480      	push	{r7}
 800c40a:	b083      	sub	sp, #12
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
  return file->len - file->index;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	685a      	ldr	r2, [r3, #4]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	689b      	ldr	r3, [r3, #8]
 800c418:	1ad3      	subs	r3, r2, r3
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	370c      	adds	r7, #12
 800c41e:	46bd      	mov	sp, r7
 800c420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c424:	4770      	bx	lr

0800c426 <http_ssi_state_alloc>:

#if LWIP_HTTPD_SSI
/** Allocate as struct http_ssi_state. */
static struct http_ssi_state *
http_ssi_state_alloc(void)
{
 800c426:	b580      	push	{r7, lr}
 800c428:	b082      	sub	sp, #8
 800c42a:	af00      	add	r7, sp, #0
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 800c42c:	20e0      	movs	r0, #224	@ 0xe0
 800c42e:	f002 f9c5 	bl	800e7bc <mem_malloc>
 800c432:	6078      	str	r0, [r7, #4]
  if (ret == NULL) {
    http_kill_oldest_connection(1);
    ret = HTTP_ALLOC_SSI_STATE();
  }
#endif /* LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED */
  if (ret != NULL) {
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d004      	beq.n	800c444 <http_ssi_state_alloc+0x1e>
    memset(ret, 0, sizeof(struct http_ssi_state));
 800c43a:	22e0      	movs	r2, #224	@ 0xe0
 800c43c:	2100      	movs	r1, #0
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f00f ff26 	bl	801c290 <memset>
  }
  return ret;
 800c444:	687b      	ldr	r3, [r7, #4]
}
 800c446:	4618      	mov	r0, r3
 800c448:	3708      	adds	r7, #8
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}

0800c44e <http_ssi_state_free>:

/** Free a struct http_ssi_state. */
static void
http_ssi_state_free(struct http_ssi_state *ssi)
{
 800c44e:	b580      	push	{r7, lr}
 800c450:	b082      	sub	sp, #8
 800c452:	af00      	add	r7, sp, #0
 800c454:	6078      	str	r0, [r7, #4]
  if (ssi != NULL) {
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d002      	beq.n	800c462 <http_ssi_state_free+0x14>
    HTTP_FREE_SSI_STATE(ssi);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f002 f847 	bl	800e4f0 <mem_free>
  }
}
 800c462:	bf00      	nop
 800c464:	3708      	adds	r7, #8
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}

0800c46a <http_state_init>:

/** Initialize a struct http_state.
 */
static void
http_state_init(struct http_state *hs)
{
 800c46a:	b580      	push	{r7, lr}
 800c46c:	b082      	sub	sp, #8
 800c46e:	af00      	add	r7, sp, #0
 800c470:	6078      	str	r0, [r7, #4]
  /* Initialize the structure. */
  memset(hs, 0, sizeof(struct http_state));
 800c472:	22b0      	movs	r2, #176	@ 0xb0
 800c474:	2100      	movs	r1, #0
 800c476:	6878      	ldr	r0, [r7, #4]
 800c478:	f00f ff0a 	bl	801c290 <memset>
#if LWIP_HTTPD_DYNAMIC_HEADERS
  /* Indicate that the headers are not yet valid */
  hs->hdr_index = NUM_FILE_HDR_STRINGS;
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */
}
 800c47c:	bf00      	nop
 800c47e:	3708      	adds	r7, #8
 800c480:	46bd      	mov	sp, r7
 800c482:	bd80      	pop	{r7, pc}

0800c484 <http_state_alloc>:

/** Allocate a struct http_state. */
static struct http_state *
http_state_alloc(void)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b082      	sub	sp, #8
 800c488:	af00      	add	r7, sp, #0
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 800c48a:	20b0      	movs	r0, #176	@ 0xb0
 800c48c:	f002 f996 	bl	800e7bc <mem_malloc>
 800c490:	6078      	str	r0, [r7, #4]
  if (ret == NULL) {
    http_kill_oldest_connection(0);
    ret = HTTP_ALLOC_HTTP_STATE();
  }
#endif /* LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED */
  if (ret != NULL) {
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d002      	beq.n	800c49e <http_state_alloc+0x1a>
    http_state_init(ret);
 800c498:	6878      	ldr	r0, [r7, #4]
 800c49a:	f7ff ffe6 	bl	800c46a <http_state_init>
    http_add_connection(ret);
  }
  return ret;
 800c49e:	687b      	ldr	r3, [r7, #4]
}
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	3708      	adds	r7, #8
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	bd80      	pop	{r7, pc}

0800c4a8 <http_state_eof>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_eof(struct http_state *hs)
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b082      	sub	sp, #8
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
  if (hs->handle) {
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	695b      	ldr	r3, [r3, #20]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d007      	beq.n	800c4c8 <http_state_eof+0x20>
    u32_t ms_needed = sys_now() - hs->time_started;
    u32_t needed = LWIP_MAX(1, (ms_needed / 100));
    LWIP_DEBUGF(HTTPD_DEBUG_TIMING, ("httpd: needed %"U32_F" ms to send file of %d bytes -> %"U32_F" bytes/sec\n",
                                     ms_needed, hs->handle->len, ((((u32_t)hs->handle->len) * 10) / needed)));
#endif /* LWIP_HTTPD_TIMING */
    fs_close(hs->handle);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	695b      	ldr	r3, [r3, #20]
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7ff ff99 	bl	800c3f4 <fs_close>
    hs->handle = NULL;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	615a      	str	r2, [r3, #20]
    mem_free(hs->buf);
    hs->buf = NULL;
  }
#endif /* LWIP_HTTPD_DYNAMIC_FILE_READ */
#if LWIP_HTTPD_SSI
  if (hs->ssi) {
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d007      	beq.n	800c4e0 <http_state_eof+0x38>
    http_ssi_state_free(hs->ssi);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f7ff ffba 	bl	800c44e <http_ssi_state_free>
    hs->ssi = NULL;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	2200      	movs	r2, #0
 800c4de:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
#endif /* LWIP_HTTPD_SSI */
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  if (hs->req) {
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6a1b      	ldr	r3, [r3, #32]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d007      	beq.n	800c4f8 <http_state_eof+0x50>
    pbuf_free(hs->req);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6a1b      	ldr	r3, [r3, #32]
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f003 f97d 	bl	800f7ec <pbuf_free>
    hs->req = NULL;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	621a      	str	r2, [r3, #32]
  }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
}
 800c4f8:	bf00      	nop
 800c4fa:	3708      	adds	r7, #8
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}

0800c500 <http_state_free>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_free(struct http_state *hs)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  if (hs != NULL) {
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d005      	beq.n	800c51a <http_state_free+0x1a>
    http_state_eof(hs);
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f7ff ffca 	bl	800c4a8 <http_state_eof>
    http_remove_connection(hs);
    HTTP_FREE_HTTP_STATE(hs);
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f001 ffeb 	bl	800e4f0 <mem_free>
  }
}
 800c51a:	bf00      	nop
 800c51c:	3708      	adds	r7, #8
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
	...

0800c524 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b086      	sub	sp, #24
 800c528:	af00      	add	r7, sp, #0
 800c52a:	60f8      	str	r0, [r7, #12]
 800c52c:	60b9      	str	r1, [r7, #8]
 800c52e:	607a      	str	r2, [r7, #4]
 800c530:	70fb      	strb	r3, [r7, #3]
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d106      	bne.n	800c546 <http_write+0x22>
 800c538:	4b2c      	ldr	r3, [pc, #176]	@ (800c5ec <http_write+0xc8>)
 800c53a:	f240 2219 	movw	r2, #537	@ 0x219
 800c53e:	492c      	ldr	r1, [pc, #176]	@ (800c5f0 <http_write+0xcc>)
 800c540:	482c      	ldr	r0, [pc, #176]	@ (800c5f4 <http_write+0xd0>)
 800c542:	f00f fcfd 	bl	801bf40 <iprintf>
  len = *length;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	881b      	ldrh	r3, [r3, #0]
 800c54a:	82fb      	strh	r3, [r7, #22]
  if (len == 0) {
 800c54c:	8afb      	ldrh	r3, [r7, #22]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d101      	bne.n	800c556 <http_write+0x32>
    return ERR_OK;
 800c552:	2300      	movs	r3, #0
 800c554:	e045      	b.n	800c5e2 <http_write+0xbe>
  }
  /* We cannot send more data than space available in the send buffer. */
  max_len = altcp_sndbuf(pcb);
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c55c:	82bb      	strh	r3, [r7, #20]
  if (max_len < len) {
 800c55e:	8aba      	ldrh	r2, [r7, #20]
 800c560:	8afb      	ldrh	r3, [r7, #22]
 800c562:	429a      	cmp	r2, r3
 800c564:	d201      	bcs.n	800c56a <http_write+0x46>
    len = max_len;
 800c566:	8abb      	ldrh	r3, [r7, #20]
 800c568:	82fb      	strh	r3, [r7, #22]
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c56e:	005b      	lsls	r3, r3, #1
 800c570:	82bb      	strh	r3, [r7, #20]
  if (len > max_len) {
 800c572:	8afa      	ldrh	r2, [r7, #22]
 800c574:	8abb      	ldrh	r3, [r7, #20]
 800c576:	429a      	cmp	r2, r3
 800c578:	d901      	bls.n	800c57e <http_write+0x5a>
    len = max_len;
 800c57a:	8abb      	ldrh	r3, [r7, #20]
 800c57c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 800c57e:	78fb      	ldrb	r3, [r7, #3]
 800c580:	8afa      	ldrh	r2, [r7, #22]
 800c582:	68b9      	ldr	r1, [r7, #8]
 800c584:	68f8      	ldr	r0, [r7, #12]
 800c586:	f007 ff91 	bl	80144ac <tcp_write>
 800c58a:	4603      	mov	r3, r0
 800c58c:	74fb      	strb	r3, [r7, #19]
    if (err == ERR_MEM) {
 800c58e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c592:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c596:	d10f      	bne.n	800c5b8 <http_write+0x94>
      if ((altcp_sndbuf(pcb) == 0) ||
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d004      	beq.n	800c5ac <http_write+0x88>
          (altcp_sndqueuelen(pcb) >= TCP_SND_QUEUELEN)) {
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      if ((altcp_sndbuf(pcb) == 0) ||
 800c5a8:	2b0f      	cmp	r3, #15
 800c5aa:	d902      	bls.n	800c5b2 <http_write+0x8e>
        /* no need to try smaller sizes */
        len = 1;
 800c5ac:	2301      	movs	r3, #1
 800c5ae:	82fb      	strh	r3, [r7, #22]
 800c5b0:	e002      	b.n	800c5b8 <http_write+0x94>
      } else {
        len /= 2;
 800c5b2:	8afb      	ldrh	r3, [r7, #22]
 800c5b4:	085b      	lsrs	r3, r3, #1
 800c5b6:	82fb      	strh	r3, [r7, #22]
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));
 800c5b8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c5bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5c0:	d102      	bne.n	800c5c8 <http_write+0xa4>
 800c5c2:	8afb      	ldrh	r3, [r7, #22]
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	d8da      	bhi.n	800c57e <http_write+0x5a>

  if (err == ERR_OK) {
 800c5c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d103      	bne.n	800c5d8 <http_write+0xb4>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	8afa      	ldrh	r2, [r7, #22]
 800c5d4:	801a      	strh	r2, [r3, #0]
 800c5d6:	e002      	b.n	800c5de <http_write+0xba>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	801a      	strh	r2, [r3, #0]
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
#endif

  return err;
 800c5de:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3718      	adds	r7, #24
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}
 800c5ea:	bf00      	nop
 800c5ec:	0801e518 	.word	0x0801e518
 800c5f0:	0801e534 	.word	0x0801e534
 800c5f4:	0801e544 	.word	0x0801e544

0800c5f8 <http_close_or_abort_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b086      	sub	sp, #24
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	60f8      	str	r0, [r7, #12]
 800c600:	60b9      	str	r1, [r7, #8]
 800c602:	4613      	mov	r3, r2
 800c604:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_POST*/


  altcp_arg(pcb, NULL);
 800c606:	2100      	movs	r1, #0
 800c608:	68f8      	ldr	r0, [r7, #12]
 800c60a:	f005 f80d 	bl	8011628 <tcp_arg>
  altcp_recv(pcb, NULL);
 800c60e:	2100      	movs	r1, #0
 800c610:	68f8      	ldr	r0, [r7, #12]
 800c612:	f005 f81b 	bl	801164c <tcp_recv>
  altcp_err(pcb, NULL);
 800c616:	2100      	movs	r1, #0
 800c618:	68f8      	ldr	r0, [r7, #12]
 800c61a:	f005 f85b 	bl	80116d4 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 800c61e:	2200      	movs	r2, #0
 800c620:	2100      	movs	r1, #0
 800c622:	68f8      	ldr	r0, [r7, #12]
 800c624:	f005 f890 	bl	8011748 <tcp_poll>
  altcp_sent(pcb, NULL);
 800c628:	2100      	movs	r1, #0
 800c62a:	68f8      	ldr	r0, [r7, #12]
 800c62c:	f005 f830 	bl	8011690 <tcp_sent>
  if (hs != NULL) {
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d002      	beq.n	800c63c <http_close_or_abort_conn+0x44>
    http_state_free(hs);
 800c636:	68b8      	ldr	r0, [r7, #8]
 800c638:	f7ff ff62 	bl	800c500 <http_state_free>
  }

  if (abort_conn) {
 800c63c:	79fb      	ldrb	r3, [r7, #7]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d004      	beq.n	800c64c <http_close_or_abort_conn+0x54>
    altcp_abort(pcb);
 800c642:	68f8      	ldr	r0, [r7, #12]
 800c644:	f003 ff8c 	bl	8010560 <tcp_abort>
    return ERR_OK;
 800c648:	2300      	movs	r3, #0
 800c64a:	e00f      	b.n	800c66c <http_close_or_abort_conn+0x74>
  }
  err = altcp_close(pcb);
 800c64c:	68f8      	ldr	r0, [r7, #12]
 800c64e:	f003 feb5 	bl	80103bc <tcp_close>
 800c652:	4603      	mov	r3, r0
 800c654:	75fb      	strb	r3, [r7, #23]
  if (err != ERR_OK) {
 800c656:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d004      	beq.n	800c668 <http_close_or_abort_conn+0x70>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Error %d closing %p\n", err, (void *)pcb));
    /* error closing, try again later in poll */
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 800c65e:	2204      	movs	r2, #4
 800c660:	4904      	ldr	r1, [pc, #16]	@ (800c674 <http_close_or_abort_conn+0x7c>)
 800c662:	68f8      	ldr	r0, [r7, #12]
 800c664:	f005 f870 	bl	8011748 <tcp_poll>
  }
  return err;
 800c668:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3718      	adds	r7, #24
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}
 800c674:	0800d713 	.word	0x0800d713

0800c678 <http_close_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_conn(struct altcp_pcb *pcb, struct http_state *hs)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
 800c680:	6039      	str	r1, [r7, #0]
  return http_close_or_abort_conn(pcb, hs, 0);
 800c682:	2200      	movs	r2, #0
 800c684:	6839      	ldr	r1, [r7, #0]
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f7ff ffb6 	bl	800c5f8 <http_close_or_abort_conn>
 800c68c:	4603      	mov	r3, r0
}
 800c68e:	4618      	mov	r0, r3
 800c690:	3708      	adds	r7, #8
 800c692:	46bd      	mov	sp, r7
 800c694:	bd80      	pop	{r7, pc}

0800c696 <http_eof>:
/** End of file: either close the connection (Connection: close) or
 * close the file (Connection: keep-alive)
 */
static void
http_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 800c696:	b580      	push	{r7, lr}
 800c698:	b082      	sub	sp, #8
 800c69a:	af00      	add	r7, sp, #0
 800c69c:	6078      	str	r0, [r7, #4]
 800c69e:	6039      	str	r1, [r7, #0]
    /* ensure nagle doesn't interfere with sending all data as fast as possible: */
    altcp_nagle_disable(pcb);
  } else
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  {
    http_close_conn(pcb, hs);
 800c6a0:	6839      	ldr	r1, [r7, #0]
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f7ff ffe8 	bl	800c678 <http_close_conn>
  }
}
 800c6a8:	bf00      	nop
 800c6aa:	3708      	adds	r7, #8
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <extract_uri_parameters>:
 * @param params pointer to the NULL-terminated parameter string from the URI
 * @return number of parameters extracted
 */
static int
extract_uri_parameters(struct http_state *hs, char *params)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b086      	sub	sp, #24
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
 800c6b8:	6039      	str	r1, [r7, #0]
  int loop;

  LWIP_UNUSED_ARG(hs);

  /* If we have no parameters at all, return immediately. */
  if (!params || (params[0] == '\0')) {
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d003      	beq.n	800c6c8 <extract_uri_parameters+0x18>
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	781b      	ldrb	r3, [r3, #0]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d101      	bne.n	800c6cc <extract_uri_parameters+0x1c>
    return (0);
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	e04b      	b.n	800c764 <extract_uri_parameters+0xb4>
  }

  /* Get a pointer to our first parameter */
  pair = params;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	617b      	str	r3, [r7, #20]

  /* Parse up to LWIP_HTTPD_MAX_CGI_PARAMETERS from the passed string and ignore the
   * remainder (if any) */
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	613b      	str	r3, [r7, #16]
 800c6d4:	e03f      	b.n	800c756 <extract_uri_parameters+0xa6>

    /* Save the name of the parameter */
    http_cgi_params[loop] = pair;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	693a      	ldr	r2, [r7, #16]
 800c6da:	320c      	adds	r2, #12
 800c6dc:	6979      	ldr	r1, [r7, #20]
 800c6de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Remember the start of this name=value pair */
    equals = pair;
 800c6e2:	697b      	ldr	r3, [r7, #20]
 800c6e4:	60fb      	str	r3, [r7, #12]

    /* Find the start of the next name=value pair and replace the delimiter
     * with a 0 to terminate the previous pair string. */
    pair = strchr(pair, '&');
 800c6e6:	2126      	movs	r1, #38	@ 0x26
 800c6e8:	6978      	ldr	r0, [r7, #20]
 800c6ea:	f00f fdd9 	bl	801c2a0 <strchr>
 800c6ee:	6178      	str	r0, [r7, #20]
    if (pair) {
 800c6f0:	697b      	ldr	r3, [r7, #20]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d006      	beq.n	800c704 <extract_uri_parameters+0x54>
      *pair = '\0';
 800c6f6:	697b      	ldr	r3, [r7, #20]
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	701a      	strb	r2, [r3, #0]
      pair++;
 800c6fc:	697b      	ldr	r3, [r7, #20]
 800c6fe:	3301      	adds	r3, #1
 800c700:	617b      	str	r3, [r7, #20]
 800c702:	e00c      	b.n	800c71e <extract_uri_parameters+0x6e>
    } else {
      /* We didn't find a new parameter so find the end of the URI and
       * replace the space with a '\0' */
      pair = strchr(equals, ' ');
 800c704:	2120      	movs	r1, #32
 800c706:	68f8      	ldr	r0, [r7, #12]
 800c708:	f00f fdca 	bl	801c2a0 <strchr>
 800c70c:	6178      	str	r0, [r7, #20]
      if (pair) {
 800c70e:	697b      	ldr	r3, [r7, #20]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d002      	beq.n	800c71a <extract_uri_parameters+0x6a>
        *pair = '\0';
 800c714:	697b      	ldr	r3, [r7, #20]
 800c716:	2200      	movs	r2, #0
 800c718:	701a      	strb	r2, [r3, #0]
      }

      /* Revert to NULL so that we exit the loop as expected. */
      pair = NULL;
 800c71a:	2300      	movs	r3, #0
 800c71c:	617b      	str	r3, [r7, #20]
    }

    /* Now find the '=' in the previous pair, replace it with '\0' and save
     * the parameter value string. */
    equals = strchr(equals, '=');
 800c71e:	213d      	movs	r1, #61	@ 0x3d
 800c720:	68f8      	ldr	r0, [r7, #12]
 800c722:	f00f fdbd 	bl	801c2a0 <strchr>
 800c726:	60f8      	str	r0, [r7, #12]
    if (equals) {
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d00a      	beq.n	800c744 <extract_uri_parameters+0x94>
      *equals = '\0';
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2200      	movs	r2, #0
 800c732:	701a      	strb	r2, [r3, #0]
      http_cgi_param_vals[loop] = equals + 1;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	1c59      	adds	r1, r3, #1
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	693a      	ldr	r2, [r7, #16]
 800c73c:	321c      	adds	r2, #28
 800c73e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c742:	e005      	b.n	800c750 <extract_uri_parameters+0xa0>
    } else {
      http_cgi_param_vals[loop] = NULL;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	693a      	ldr	r2, [r7, #16]
 800c748:	321c      	adds	r2, #28
 800c74a:	2100      	movs	r1, #0
 800c74c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 800c750:	693b      	ldr	r3, [r7, #16]
 800c752:	3301      	adds	r3, #1
 800c754:	613b      	str	r3, [r7, #16]
 800c756:	693b      	ldr	r3, [r7, #16]
 800c758:	2b0f      	cmp	r3, #15
 800c75a:	dc02      	bgt.n	800c762 <extract_uri_parameters+0xb2>
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d1b9      	bne.n	800c6d6 <extract_uri_parameters+0x26>
    }
  }

  return loop;
 800c762:	693b      	ldr	r3, [r7, #16]
}
 800c764:	4618      	mov	r0, r3
 800c766:	3718      	adds	r7, #24
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}

0800c76c <get_tag_insert>:
 *
 * @param hs http connection state
 */
static void
get_tag_insert(struct http_state *hs)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b086      	sub	sp, #24
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
  struct http_ssi_state *ssi;
#if LWIP_HTTPD_SSI_MULTIPART
  u16_t current_tag_part;
#endif /* LWIP_HTTPD_SSI_MULTIPART */

  LWIP_ASSERT("hs != NULL", hs != NULL);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d106      	bne.n	800c788 <get_tag_insert+0x1c>
 800c77a:	4b51      	ldr	r3, [pc, #324]	@ (800c8c0 <get_tag_insert+0x154>)
 800c77c:	f44f 7241 	mov.w	r2, #772	@ 0x304
 800c780:	4950      	ldr	r1, [pc, #320]	@ (800c8c4 <get_tag_insert+0x158>)
 800c782:	4851      	ldr	r0, [pc, #324]	@ (800c8c8 <get_tag_insert+0x15c>)
 800c784:	f00f fbdc 	bl	801bf40 <iprintf>
  ssi = hs->ssi;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c78c:	613b      	str	r3, [r7, #16]
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 800c78e:	693b      	ldr	r3, [r7, #16]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d106      	bne.n	800c7a2 <get_tag_insert+0x36>
 800c794:	4b4a      	ldr	r3, [pc, #296]	@ (800c8c0 <get_tag_insert+0x154>)
 800c796:	f240 3206 	movw	r2, #774	@ 0x306
 800c79a:	494c      	ldr	r1, [pc, #304]	@ (800c8cc <get_tag_insert+0x160>)
 800c79c:	484a      	ldr	r0, [pc, #296]	@ (800c8c8 <get_tag_insert+0x15c>)
 800c79e:	f00f fbcf 	bl	801bf40 <iprintf>
#endif /* LWIP_HTTPD_SSI_MULTIPART */
#if LWIP_HTTPD_SSI_RAW
  tag = ssi->tag_name;
#endif

  if (httpd_ssi_handler
 800c7a2:	4b4b      	ldr	r3, [pc, #300]	@ (800c8d0 <get_tag_insert+0x164>)
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d02e      	beq.n	800c808 <get_tag_insert+0x9c>
#if !LWIP_HTTPD_SSI_RAW
      && httpd_tags && httpd_num_tags
 800c7aa:	4b4a      	ldr	r3, [pc, #296]	@ (800c8d4 <get_tag_insert+0x168>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d02a      	beq.n	800c808 <get_tag_insert+0x9c>
 800c7b2:	4b49      	ldr	r3, [pc, #292]	@ (800c8d8 <get_tag_insert+0x16c>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d026      	beq.n	800c808 <get_tag_insert+0x9c>

    /* Find this tag in the list we have been provided. */
#if LWIP_HTTPD_SSI_RAW
    {
#else /* LWIP_HTTPD_SSI_RAW */
    for (tag = 0; tag < httpd_num_tags; tag++) {
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	617b      	str	r3, [r7, #20]
 800c7be:	e01e      	b.n	800c7fe <get_tag_insert+0x92>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	f103 0012 	add.w	r0, r3, #18
 800c7c6:	4b43      	ldr	r3, [pc, #268]	@ (800c8d4 <get_tag_insert+0x168>)
 800c7c8:	681a      	ldr	r2, [r3, #0]
 800c7ca:	697b      	ldr	r3, [r7, #20]
 800c7cc:	009b      	lsls	r3, r3, #2
 800c7ce:	4413      	add	r3, r2
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	4619      	mov	r1, r3
 800c7d4:	f7f3 fd5c 	bl	8000290 <strcmp>
 800c7d8:	4603      	mov	r3, r0
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d10c      	bne.n	800c7f8 <get_tag_insert+0x8c>
#endif /* LWIP_HTTPD_SSI_RAW */
      {
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 800c7de:	4b3c      	ldr	r3, [pc, #240]	@ (800c8d0 <get_tag_insert+0x164>)
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	693a      	ldr	r2, [r7, #16]
 800c7e4:	f102 011b 	add.w	r1, r2, #27
 800c7e8:	22c0      	movs	r2, #192	@ 0xc0
 800c7ea:	6978      	ldr	r0, [r7, #20]
 800c7ec:	4798      	blx	r3
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	693b      	ldr	r3, [r7, #16]
 800c7f4:	81da      	strh	r2, [r3, #14]
                                             );
#if LWIP_HTTPD_SSI_RAW
        if (ssi->tag_insert_len != HTTPD_SSI_TAG_UNKNOWN)
#endif /* LWIP_HTTPD_SSI_RAW */
        {
          return;
 800c7f6:	e060      	b.n	800c8ba <get_tag_insert+0x14e>
    for (tag = 0; tag < httpd_num_tags; tag++) {
 800c7f8:	697b      	ldr	r3, [r7, #20]
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	617b      	str	r3, [r7, #20]
 800c7fe:	4b36      	ldr	r3, [pc, #216]	@ (800c8d8 <get_tag_insert+0x16c>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	697a      	ldr	r2, [r7, #20]
 800c804:	429a      	cmp	r2, r3
 800c806:	dbdb      	blt.n	800c7c0 <get_tag_insert+0x54>
   * marker. */
#define UNKNOWN_TAG1_TEXT "<b>***UNKNOWN TAG "
#define UNKNOWN_TAG1_LEN  18
#define UNKNOWN_TAG2_TEXT "***</b>"
#define UNKNOWN_TAG2_LEN  7
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	3312      	adds	r3, #18
 800c80c:	4618      	mov	r0, r3
 800c80e:	f7f3 fd49 	bl	80002a4 <strlen>
 800c812:	4603      	mov	r3, r0
 800c814:	2ba6      	cmp	r3, #166	@ 0xa6
 800c816:	d818      	bhi.n	800c84a <get_tag_insert+0xde>
 800c818:	693b      	ldr	r3, [r7, #16]
 800c81a:	3312      	adds	r3, #18
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7f3 fd41 	bl	80002a4 <strlen>
 800c822:	4603      	mov	r3, r0
 800c824:	2b09      	cmp	r3, #9
 800c826:	d810      	bhi.n	800c84a <get_tag_insert+0xde>
 800c828:	693b      	ldr	r3, [r7, #16]
 800c82a:	3312      	adds	r3, #18
 800c82c:	4618      	mov	r0, r3
 800c82e:	f7f3 fd39 	bl	80002a4 <strlen>
 800c832:	4603      	mov	r3, r0
 800c834:	2ba6      	cmp	r3, #166	@ 0xa6
 800c836:	d806      	bhi.n	800c846 <get_tag_insert+0xda>
 800c838:	693b      	ldr	r3, [r7, #16]
 800c83a:	3312      	adds	r3, #18
 800c83c:	4618      	mov	r0, r3
 800c83e:	f7f3 fd31 	bl	80002a4 <strlen>
 800c842:	4603      	mov	r3, r0
 800c844:	e002      	b.n	800c84c <get_tag_insert+0xe0>
 800c846:	23a7      	movs	r3, #167	@ 0xa7
 800c848:	e000      	b.n	800c84c <get_tag_insert+0xe0>
 800c84a:	2309      	movs	r3, #9
 800c84c:	60fb      	str	r3, [r7, #12]
                 LWIP_HTTPD_MAX_TAG_INSERT_LEN - (UNKNOWN_TAG1_LEN + UNKNOWN_TAG2_LEN)));
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 800c84e:	693b      	ldr	r3, [r7, #16]
 800c850:	331b      	adds	r3, #27
 800c852:	2212      	movs	r2, #18
 800c854:	4921      	ldr	r1, [pc, #132]	@ (800c8dc <get_tag_insert+0x170>)
 800c856:	4618      	mov	r0, r3
 800c858:	f00f fdc7 	bl	801c3ea <memcpy>
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	f103 002d 	add.w	r0, r3, #45	@ 0x2d
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	3312      	adds	r3, #18
 800c866:	68fa      	ldr	r2, [r7, #12]
 800c868:	4619      	mov	r1, r3
 800c86a:	f00f fdbe 	bl	801c3ea <memcpy>
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	3312      	adds	r3, #18
 800c872:	3318      	adds	r3, #24
 800c874:	693a      	ldr	r2, [r7, #16]
 800c876:	4413      	add	r3, r2
 800c878:	3303      	adds	r3, #3
 800c87a:	2207      	movs	r2, #7
 800c87c:	4918      	ldr	r1, [pc, #96]	@ (800c8e0 <get_tag_insert+0x174>)
 800c87e:	4618      	mov	r0, r3
 800c880:	f00f fdb3 	bl	801c3ea <memcpy>
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	3319      	adds	r3, #25
 800c888:	693a      	ldr	r2, [r7, #16]
 800c88a:	4413      	add	r3, r2
 800c88c:	2200      	movs	r2, #0
 800c88e:	76da      	strb	r2, [r3, #27]

  len = strlen(ssi->tag_insert);
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	331b      	adds	r3, #27
 800c894:	4618      	mov	r0, r3
 800c896:	f7f3 fd05 	bl	80002a4 <strlen>
 800c89a:	60f8      	str	r0, [r7, #12]
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c8a2:	d306      	bcc.n	800c8b2 <get_tag_insert+0x146>
 800c8a4:	4b06      	ldr	r3, [pc, #24]	@ (800c8c0 <get_tag_insert+0x154>)
 800c8a6:	f240 323f 	movw	r2, #831	@ 0x33f
 800c8aa:	490e      	ldr	r1, [pc, #56]	@ (800c8e4 <get_tag_insert+0x178>)
 800c8ac:	4806      	ldr	r0, [pc, #24]	@ (800c8c8 <get_tag_insert+0x15c>)
 800c8ae:	f00f fb47 	bl	801bf40 <iprintf>
  ssi->tag_insert_len = (u16_t)len;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	b29a      	uxth	r2, r3
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	81da      	strh	r2, [r3, #14]
}
 800c8ba:	3718      	adds	r7, #24
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}
 800c8c0:	0801e518 	.word	0x0801e518
 800c8c4:	0801e56c 	.word	0x0801e56c
 800c8c8:	0801e544 	.word	0x0801e544
 800c8cc:	0801e578 	.word	0x0801e578
 800c8d0:	20003b04 	.word	0x20003b04
 800c8d4:	20003b0c 	.word	0x20003b0c
 800c8d8:	20003b08 	.word	0x20003b08
 800c8dc:	0801e584 	.word	0x0801e584
 800c8e0:	0801e598 	.word	0x0801e598
 800c8e4:	0801e5a0 	.word	0x0801e5a0

0800c8e8 <http_check_eof>:
 * @returns: 0 if the file is finished or no data has been read
 *           1 if the file is not finished and data has been read
 */
static u8_t
http_check_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b084      	sub	sp, #16
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
 800c8f0:	6039      	str	r1, [r7, #0]
  int max_write_len;
#endif /* HTTPD_MAX_WRITE_LEN */
#endif /* LWIP_HTTPD_DYNAMIC_FILE_READ */

  /* Do we have a valid file handle? */
  if (hs->handle == NULL) {
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	695b      	ldr	r3, [r3, #20]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d105      	bne.n	800c906 <http_check_eof+0x1e>
    /* No - close the connection. */
    http_eof(pcb, hs);
 800c8fa:	6839      	ldr	r1, [r7, #0]
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f7ff feca 	bl	800c696 <http_eof>
    return 0;
 800c902:	2300      	movs	r3, #0
 800c904:	e016      	b.n	800c934 <http_check_eof+0x4c>
  }
  bytes_left = fs_bytes_left(hs->handle);
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	695b      	ldr	r3, [r3, #20]
 800c90a:	4618      	mov	r0, r3
 800c90c:	f7ff fd7c 	bl	800c408 <fs_bytes_left>
 800c910:	60f8      	str	r0, [r7, #12]
  if (bytes_left <= 0) {
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	2b00      	cmp	r3, #0
 800c916:	dc05      	bgt.n	800c924 <http_check_eof+0x3c>
    /* We reached the end of the file so this request is done. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 800c918:	6839      	ldr	r1, [r7, #0]
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f7ff febb 	bl	800c696 <http_eof>
    return 0;
 800c920:	2300      	movs	r3, #0
 800c922:	e007      	b.n	800c934 <http_check_eof+0x4c>
    hs->ssi->parse_left = count;
    hs->ssi->parsed = hs->buf;
  }
#endif /* LWIP_HTTPD_SSI */
#else /* LWIP_HTTPD_DYNAMIC_FILE_READ */
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 800c924:	4b05      	ldr	r3, [pc, #20]	@ (800c93c <http_check_eof+0x54>)
 800c926:	f240 429d 	movw	r2, #1181	@ 0x49d
 800c92a:	4905      	ldr	r1, [pc, #20]	@ (800c940 <http_check_eof+0x58>)
 800c92c:	4805      	ldr	r0, [pc, #20]	@ (800c944 <http_check_eof+0x5c>)
 800c92e:	f00f fb07 	bl	801bf40 <iprintf>
#endif /* LWIP_HTTPD_SSI || LWIP_HTTPD_DYNAMIC_HEADERS */
  return 1;
 800c932:	2301      	movs	r3, #1
}
 800c934:	4618      	mov	r0, r3
 800c936:	3710      	adds	r7, #16
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}
 800c93c:	0801e518 	.word	0x0801e518
 800c940:	0801e5b0 	.word	0x0801e5b0
 800c944:	0801e544 	.word	0x0801e544

0800c948 <http_send_data_nonssi>:
 * @returns: - 1: data has been written (so call tcp_ouput)
 *           - 0: no data has been written (no need to call tcp_output)
 */
static u8_t
http_send_data_nonssi(struct altcp_pcb *pcb, struct http_state *hs)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b084      	sub	sp, #16
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
  err_t err;
  u16_t len;
  u8_t data_to_send = 0;
 800c952:	2300      	movs	r3, #0
 800c954:	73fb      	strb	r3, [r7, #15]

  /* We are not processing an SHTML file so no tag checking is necessary.
   * Just send the data as we received it from the file. */
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c95a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800c95e:	4293      	cmp	r3, r2
 800c960:	d803      	bhi.n	800c96a <http_send_data_nonssi+0x22>
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c966:	b29b      	uxth	r3, r3
 800c968:	e001      	b.n	800c96e <http_send_data_nonssi+0x26>
 800c96a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c96e:	81bb      	strh	r3, [r7, #12]

  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	6999      	ldr	r1, [r3, #24]
 800c974:	f107 020c 	add.w	r2, r7, #12
 800c978:	2300      	movs	r3, #0
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	f7ff fdd2 	bl	800c524 <http_write>
 800c980:	4603      	mov	r3, r0
 800c982:	73bb      	strb	r3, [r7, #14]
  if (err == ERR_OK) {
 800c984:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d10d      	bne.n	800c9a8 <http_send_data_nonssi+0x60>
    data_to_send = 1;
 800c98c:	2301      	movs	r3, #1
 800c98e:	73fb      	strb	r3, [r7, #15]
    hs->file += len;
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	699b      	ldr	r3, [r3, #24]
 800c994:	89ba      	ldrh	r2, [r7, #12]
 800c996:	441a      	add	r2, r3
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	619a      	str	r2, [r3, #24]
    hs->left -= len;
 800c99c:	683b      	ldr	r3, [r7, #0]
 800c99e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9a0:	89ba      	ldrh	r2, [r7, #12]
 800c9a2:	1a9a      	subs	r2, r3, r2
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  return data_to_send;
 800c9a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3710      	adds	r7, #16
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}
	...

0800c9b4 <http_send_data_ssi>:
 * @returns: - 1: data has been written (so call tcp_ouput)
 *           - 0: no data has been written (no need to call tcp_output)
 */
static u8_t
http_send_data_ssi(struct altcp_pcb *pcb, struct http_state *hs)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b086      	sub	sp, #24
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
 800c9bc:	6039      	str	r1, [r7, #0]
  err_t err = ERR_OK;
 800c9be:	2300      	movs	r3, #0
 800c9c0:	75fb      	strb	r3, [r7, #23]
  u16_t len;
  u8_t data_to_send = 0;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	75bb      	strb	r3, [r7, #22]
  u8_t tag_type;

  struct http_ssi_state *ssi = hs->ssi;
 800c9c6:	683b      	ldr	r3, [r7, #0]
 800c9c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9ca:	613b      	str	r3, [r7, #16]
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d106      	bne.n	800c9e0 <http_send_data_ssi+0x2c>
 800c9d2:	4b87      	ldr	r3, [pc, #540]	@ (800cbf0 <http_send_data_ssi+0x23c>)
 800c9d4:	f240 42cb 	movw	r2, #1227	@ 0x4cb
 800c9d8:	4986      	ldr	r1, [pc, #536]	@ (800cbf4 <http_send_data_ssi+0x240>)
 800c9da:	4887      	ldr	r0, [pc, #540]	@ (800cbf8 <http_send_data_ssi+0x244>)
 800c9dc:	f00f fab0 	bl	801bf40 <iprintf>
   * them with insert strings. We need to be careful here since a tag may
   * straddle the boundary of two blocks read from the file and we may also
   * have to split the insert string between two tcp_write operations. */

  /* How much data could we send? */
  len = altcp_sndbuf(pcb);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c9e6:	81fb      	strh	r3, [r7, #14]

  /* Do we have remaining data to send before parsing more? */
  if (ssi->parsed > hs->file) {
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	681a      	ldr	r2, [r3, #0]
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	699b      	ldr	r3, [r3, #24]
 800c9f0:	429a      	cmp	r2, r3
 800c9f2:	f240 8273 	bls.w	800cedc <http_send_data_ssi+0x528>
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	681a      	ldr	r2, [r3, #0]
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	699b      	ldr	r3, [r3, #24]
 800c9fe:	1ad3      	subs	r3, r2, r3
 800ca00:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ca04:	4293      	cmp	r3, r2
 800ca06:	dc06      	bgt.n	800ca16 <http_send_data_ssi+0x62>
 800ca08:	693b      	ldr	r3, [r7, #16]
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	699b      	ldr	r3, [r3, #24]
 800ca10:	1ad3      	subs	r3, r2, r3
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	e001      	b.n	800ca1a <http_send_data_ssi+0x66>
 800ca16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ca1a:	81fb      	strh	r3, [r7, #14]

    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	6999      	ldr	r1, [r3, #24]
 800ca20:	f107 020e 	add.w	r2, r7, #14
 800ca24:	2300      	movs	r3, #0
 800ca26:	6878      	ldr	r0, [r7, #4]
 800ca28:	f7ff fd7c 	bl	800c524 <http_write>
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	75fb      	strb	r3, [r7, #23]
    if (err == ERR_OK) {
 800ca30:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d10d      	bne.n	800ca54 <http_send_data_ssi+0xa0>
      data_to_send = 1;
 800ca38:	2301      	movs	r3, #1
 800ca3a:	75bb      	strb	r3, [r7, #22]
      hs->file += len;
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	699b      	ldr	r3, [r3, #24]
 800ca40:	89fa      	ldrh	r2, [r7, #14]
 800ca42:	441a      	add	r2, r3
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	619a      	str	r2, [r3, #24]
      hs->left -= len;
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca4c:	89fa      	ldrh	r2, [r7, #14]
 800ca4e:	1a9a      	subs	r2, r3, r2
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* If the send buffer is full, return now. */
    if (altcp_sndbuf(pcb) == 0) {
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	f040 823e 	bne.w	800cedc <http_send_data_ssi+0x528>
      return data_to_send;
 800ca60:	7dbb      	ldrb	r3, [r7, #22]
 800ca62:	e284      	b.n	800cf6e <http_send_data_ssi+0x5ba>
  LWIP_DEBUGF(HTTPD_DEBUG, ("State %d, %d left\n", ssi->tag_state, (int)ssi->parse_left));

  /* We have sent all the data that was already parsed so continue parsing
   * the buffer contents looking for SSI tags. */
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
    if (len == 0) {
 800ca64:	89fb      	ldrh	r3, [r7, #14]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d101      	bne.n	800ca6e <http_send_data_ssi+0xba>
      return data_to_send;
 800ca6a:	7dbb      	ldrb	r3, [r7, #22]
 800ca6c:	e27f      	b.n	800cf6e <http_send_data_ssi+0x5ba>
    }
    switch (ssi->tag_state) {
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800ca74:	2b04      	cmp	r3, #4
 800ca76:	f200 822c 	bhi.w	800ced2 <http_send_data_ssi+0x51e>
 800ca7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca80 <http_send_data_ssi+0xcc>)
 800ca7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca80:	0800ca95 	.word	0x0800ca95
 800ca84:	0800cae7 	.word	0x0800cae7
 800ca88:	0800cb59 	.word	0x0800cb59
 800ca8c:	0800cca1 	.word	0x0800cca1
 800ca90:	0800cde9 	.word	0x0800cde9
      case TAG_NONE:
        /* We are not currently processing an SSI tag so scan for the
         * start of the lead-in marker. */
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 800ca94:	2300      	movs	r3, #0
 800ca96:	757b      	strb	r3, [r7, #21]
 800ca98:	e017      	b.n	800caca <http_send_data_ssi+0x116>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	781a      	ldrb	r2, [r3, #0]
 800caa0:	7d7b      	ldrb	r3, [r7, #21]
 800caa2:	4956      	ldr	r1, [pc, #344]	@ (800cbfc <http_send_data_ssi+0x248>)
 800caa4:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800caa8:	781b      	ldrb	r3, [r3, #0]
 800caaa:	429a      	cmp	r2, r3
 800caac:	d10a      	bne.n	800cac4 <http_send_data_ssi+0x110>
            /* We found what could be the lead-in for a new tag so change
             * state appropriately. */
            ssi->tag_type = tag_type;
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	7d7a      	ldrb	r2, [r7, #21]
 800cab2:	741a      	strb	r2, [r3, #16]
            ssi->tag_state = TAG_LEADIN;
 800cab4:	693b      	ldr	r3, [r7, #16]
 800cab6:	2201      	movs	r2, #1
 800cab8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            ssi->tag_index = 1;
 800cabc:	693b      	ldr	r3, [r7, #16]
 800cabe:	2201      	movs	r2, #1
 800cac0:	819a      	strh	r2, [r3, #12]
  #if !LWIP_HTTPD_SSI_INCLUDE_TAG
            ssi->tag_started = ssi->parsed;
  #endif /* !LWIP_HTTPD_SSI_INCLUDE_TAG */
            break;
 800cac2:	e005      	b.n	800cad0 <http_send_data_ssi+0x11c>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 800cac4:	7d7b      	ldrb	r3, [r7, #21]
 800cac6:	3301      	adds	r3, #1
 800cac8:	757b      	strb	r3, [r7, #21]
 800caca:	7d7b      	ldrb	r3, [r7, #21]
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d9e4      	bls.n	800ca9a <http_send_data_ssi+0xe6>
          }
        }

        /* Move on to the next character in the buffer */
        ssi->parse_left--;
 800cad0:	693b      	ldr	r3, [r7, #16]
 800cad2:	689b      	ldr	r3, [r3, #8]
 800cad4:	1e5a      	subs	r2, r3, #1
 800cad6:	693b      	ldr	r3, [r7, #16]
 800cad8:	609a      	str	r2, [r3, #8]
        ssi->parsed++;
 800cada:	693b      	ldr	r3, [r7, #16]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	1c5a      	adds	r2, r3, #1
 800cae0:	693b      	ldr	r3, [r7, #16]
 800cae2:	601a      	str	r2, [r3, #0]
        break;
 800cae4:	e1fa      	b.n	800cedc <http_send_data_ssi+0x528>
      case TAG_LEADIN:
        /* We are processing the lead-in marker, looking for the start of
         * the tag name. */

        /* Have we reached the end of the leadin? */
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	7c1b      	ldrb	r3, [r3, #16]
 800caea:	461a      	mov	r2, r3
 800caec:	4b43      	ldr	r3, [pc, #268]	@ (800cbfc <http_send_data_ssi+0x248>)
 800caee:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800caf2:	693a      	ldr	r2, [r7, #16]
 800caf4:	8992      	ldrh	r2, [r2, #12]
 800caf6:	4413      	add	r3, r2
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d107      	bne.n	800cb0e <http_send_data_ssi+0x15a>
          ssi->tag_index = 0;
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	2200      	movs	r2, #0
 800cb02:	819a      	strh	r2, [r3, #12]
          ssi->tag_state = TAG_FOUND;
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	2202      	movs	r2, #2
 800cb08:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

          /* Move on to the next character in the buffer */
          ssi->parse_left--;
          ssi->parsed++;
        }
        break;
 800cb0c:	e1e6      	b.n	800cedc <http_send_data_ssi+0x528>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 800cb0e:	693b      	ldr	r3, [r7, #16]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	781a      	ldrb	r2, [r3, #0]
 800cb14:	693b      	ldr	r3, [r7, #16]
 800cb16:	7c1b      	ldrb	r3, [r3, #16]
 800cb18:	4619      	mov	r1, r3
 800cb1a:	4b38      	ldr	r3, [pc, #224]	@ (800cbfc <http_send_data_ssi+0x248>)
 800cb1c:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
 800cb20:	6939      	ldr	r1, [r7, #16]
 800cb22:	8989      	ldrh	r1, [r1, #12]
 800cb24:	440b      	add	r3, r1
 800cb26:	781b      	ldrb	r3, [r3, #0]
 800cb28:	429a      	cmp	r2, r3
 800cb2a:	d106      	bne.n	800cb3a <http_send_data_ssi+0x186>
            ssi->tag_index++;
 800cb2c:	693b      	ldr	r3, [r7, #16]
 800cb2e:	899b      	ldrh	r3, [r3, #12]
 800cb30:	3301      	adds	r3, #1
 800cb32:	b29a      	uxth	r2, r3
 800cb34:	693b      	ldr	r3, [r7, #16]
 800cb36:	819a      	strh	r2, [r3, #12]
 800cb38:	e003      	b.n	800cb42 <http_send_data_ssi+0x18e>
            ssi->tag_state = TAG_NONE;
 800cb3a:	693b      	ldr	r3, [r7, #16]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
          ssi->parse_left--;
 800cb42:	693b      	ldr	r3, [r7, #16]
 800cb44:	689b      	ldr	r3, [r3, #8]
 800cb46:	1e5a      	subs	r2, r3, #1
 800cb48:	693b      	ldr	r3, [r7, #16]
 800cb4a:	609a      	str	r2, [r3, #8]
          ssi->parsed++;
 800cb4c:	693b      	ldr	r3, [r7, #16]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	1c5a      	adds	r2, r3, #1
 800cb52:	693b      	ldr	r3, [r7, #16]
 800cb54:	601a      	str	r2, [r3, #0]
        break;
 800cb56:	e1c1      	b.n	800cedc <http_send_data_ssi+0x528>
        /* We are reading the tag name, looking for the start of the
         * lead-out marker and removing any whitespace found. */

        /* Remove leading whitespace between the tag leading and the first
         * tag name character. */
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	899b      	ldrh	r3, [r3, #12]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d11e      	bne.n	800cb9e <http_send_data_ssi+0x1ea>
 800cb60:	693b      	ldr	r3, [r7, #16]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	781b      	ldrb	r3, [r3, #0]
 800cb66:	2b20      	cmp	r3, #32
 800cb68:	d00e      	beq.n	800cb88 <http_send_data_ssi+0x1d4>
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 800cb6a:	693b      	ldr	r3, [r7, #16]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	781b      	ldrb	r3, [r3, #0]
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 800cb70:	2b09      	cmp	r3, #9
 800cb72:	d009      	beq.n	800cb88 <http_send_data_ssi+0x1d4>
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	781b      	ldrb	r3, [r3, #0]
 800cb7a:	2b0a      	cmp	r3, #10
 800cb7c:	d004      	beq.n	800cb88 <http_send_data_ssi+0x1d4>
                                      (*ssi->parsed == '\r'))) {
 800cb7e:	693b      	ldr	r3, [r7, #16]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	781b      	ldrb	r3, [r3, #0]
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 800cb84:	2b0d      	cmp	r3, #13
 800cb86:	d10a      	bne.n	800cb9e <http_send_data_ssi+0x1ea>
          /* Move on to the next character in the buffer */
          ssi->parse_left--;
 800cb88:	693b      	ldr	r3, [r7, #16]
 800cb8a:	689b      	ldr	r3, [r3, #8]
 800cb8c:	1e5a      	subs	r2, r3, #1
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	609a      	str	r2, [r3, #8]
          ssi->parsed++;
 800cb92:	693b      	ldr	r3, [r7, #16]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	1c5a      	adds	r2, r3, #1
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	601a      	str	r2, [r3, #0]
          break;
 800cb9c:	e19e      	b.n	800cedc <http_send_data_ssi+0x528>
        }

        /* Have we found the end of the tag name? This is signalled by
         * us finding the first leadout character or whitespace */
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 800cb9e:	693b      	ldr	r3, [r7, #16]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	781a      	ldrb	r2, [r3, #0]
 800cba4:	693b      	ldr	r3, [r7, #16]
 800cba6:	7c1b      	ldrb	r3, [r3, #16]
 800cba8:	4914      	ldr	r1, [pc, #80]	@ (800cbfc <http_send_data_ssi+0x248>)
 800cbaa:	00db      	lsls	r3, r3, #3
 800cbac:	440b      	add	r3, r1
 800cbae:	685b      	ldr	r3, [r3, #4]
 800cbb0:	781b      	ldrb	r3, [r3, #0]
 800cbb2:	429a      	cmp	r2, r3
 800cbb4:	d013      	beq.n	800cbde <http_send_data_ssi+0x22a>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 800cbb6:	693b      	ldr	r3, [r7, #16]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	781b      	ldrb	r3, [r3, #0]
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 800cbbc:	2b20      	cmp	r3, #32
 800cbbe:	d00e      	beq.n	800cbde <http_send_data_ssi+0x22a>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 800cbc0:	693b      	ldr	r3, [r7, #16]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	781b      	ldrb	r3, [r3, #0]
 800cbc6:	2b09      	cmp	r3, #9
 800cbc8:	d009      	beq.n	800cbde <http_send_data_ssi+0x22a>
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 800cbca:	693b      	ldr	r3, [r7, #16]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	781b      	ldrb	r3, [r3, #0]
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 800cbd0:	2b0a      	cmp	r3, #10
 800cbd2:	d004      	beq.n	800cbde <http_send_data_ssi+0x22a>
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	781b      	ldrb	r3, [r3, #0]
 800cbda:	2b0d      	cmp	r3, #13
 800cbdc:	d13f      	bne.n	800cc5e <http_send_data_ssi+0x2aa>

          if (ssi->tag_index == 0) {
 800cbde:	693b      	ldr	r3, [r7, #16]
 800cbe0:	899b      	ldrh	r3, [r3, #12]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d10c      	bne.n	800cc00 <http_send_data_ssi+0x24c>
            /* We read a zero length tag so ignore it. */
            ssi->tag_state = TAG_NONE;
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
          if (ssi->tag_index == 0) {
 800cbee:	e04c      	b.n	800cc8a <http_send_data_ssi+0x2d6>
 800cbf0:	0801e518 	.word	0x0801e518
 800cbf4:	0801e578 	.word	0x0801e578
 800cbf8:	0801e544 	.word	0x0801e544
 800cbfc:	08020d00 	.word	0x08020d00
          } else {
            /* We read a non-empty tag so go ahead and look for the
             * leadout string. */
            ssi->tag_state = TAG_LEADOUT;
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	2203      	movs	r2, #3
 800cc04:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 800cc08:	693b      	ldr	r3, [r7, #16]
 800cc0a:	899b      	ldrh	r3, [r3, #12]
 800cc0c:	2bff      	cmp	r3, #255	@ 0xff
 800cc0e:	d906      	bls.n	800cc1e <http_send_data_ssi+0x26a>
 800cc10:	4b93      	ldr	r3, [pc, #588]	@ (800ce60 <http_send_data_ssi+0x4ac>)
 800cc12:	f240 524a 	movw	r2, #1354	@ 0x54a
 800cc16:	4993      	ldr	r1, [pc, #588]	@ (800ce64 <http_send_data_ssi+0x4b0>)
 800cc18:	4893      	ldr	r0, [pc, #588]	@ (800ce68 <http_send_data_ssi+0x4b4>)
 800cc1a:	f00f f991 	bl	801bf40 <iprintf>
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	899b      	ldrh	r3, [r3, #12]
 800cc22:	b2da      	uxtb	r2, r3
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	745a      	strb	r2, [r3, #17]
            ssi->tag_name[ssi->tag_index] = '\0';
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	899b      	ldrh	r3, [r3, #12]
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	693b      	ldr	r3, [r7, #16]
 800cc30:	4413      	add	r3, r2
 800cc32:	2200      	movs	r2, #0
 800cc34:	749a      	strb	r2, [r3, #18]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	781a      	ldrb	r2, [r3, #0]
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	7c1b      	ldrb	r3, [r3, #16]
 800cc40:	498a      	ldr	r1, [pc, #552]	@ (800ce6c <http_send_data_ssi+0x4b8>)
 800cc42:	00db      	lsls	r3, r3, #3
 800cc44:	440b      	add	r3, r1
 800cc46:	685b      	ldr	r3, [r3, #4]
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	d103      	bne.n	800cc56 <http_send_data_ssi+0x2a2>
              ssi->tag_index = 1;
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	2201      	movs	r2, #1
 800cc52:	819a      	strh	r2, [r3, #12]
          if (ssi->tag_index == 0) {
 800cc54:	e019      	b.n	800cc8a <http_send_data_ssi+0x2d6>
            } else {
              ssi->tag_index = 0;
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	2200      	movs	r2, #0
 800cc5a:	819a      	strh	r2, [r3, #12]
          if (ssi->tag_index == 0) {
 800cc5c:	e015      	b.n	800cc8a <http_send_data_ssi+0x2d6>
            }
          }
        } else {
          /* This character is part of the tag name so save it */
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	899b      	ldrh	r3, [r3, #12]
 800cc62:	2b07      	cmp	r3, #7
 800cc64:	d80d      	bhi.n	800cc82 <http_send_data_ssi+0x2ce>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 800cc66:	693b      	ldr	r3, [r7, #16]
 800cc68:	681a      	ldr	r2, [r3, #0]
 800cc6a:	693b      	ldr	r3, [r7, #16]
 800cc6c:	899b      	ldrh	r3, [r3, #12]
 800cc6e:	1c59      	adds	r1, r3, #1
 800cc70:	b288      	uxth	r0, r1
 800cc72:	6939      	ldr	r1, [r7, #16]
 800cc74:	8188      	strh	r0, [r1, #12]
 800cc76:	4619      	mov	r1, r3
 800cc78:	7812      	ldrb	r2, [r2, #0]
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	440b      	add	r3, r1
 800cc7e:	749a      	strb	r2, [r3, #18]
 800cc80:	e003      	b.n	800cc8a <http_send_data_ssi+0x2d6>
          } else {
            /* The tag was too long so ignore it. */
            ssi->tag_state = TAG_NONE;
 800cc82:	693b      	ldr	r3, [r7, #16]
 800cc84:	2200      	movs	r2, #0
 800cc86:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
          }
        }

        /* Move on to the next character in the buffer */
        ssi->parse_left--;
 800cc8a:	693b      	ldr	r3, [r7, #16]
 800cc8c:	689b      	ldr	r3, [r3, #8]
 800cc8e:	1e5a      	subs	r2, r3, #1
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	609a      	str	r2, [r3, #8]
        ssi->parsed++;
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	1c5a      	adds	r2, r3, #1
 800cc9a:	693b      	ldr	r3, [r7, #16]
 800cc9c:	601a      	str	r2, [r3, #0]

        break;
 800cc9e:	e11d      	b.n	800cedc <http_send_data_ssi+0x528>

      /* We are looking for the end of the lead-out marker. */
      case TAG_LEADOUT:
        /* Remove leading whitespace between the tag leading and the first
         * tag leadout character. */
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 800cca0:	693b      	ldr	r3, [r7, #16]
 800cca2:	899b      	ldrh	r3, [r3, #12]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d11e      	bne.n	800cce6 <http_send_data_ssi+0x332>
 800cca8:	693b      	ldr	r3, [r7, #16]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	781b      	ldrb	r3, [r3, #0]
 800ccae:	2b20      	cmp	r3, #32
 800ccb0:	d00e      	beq.n	800ccd0 <http_send_data_ssi+0x31c>
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 800ccb2:	693b      	ldr	r3, [r7, #16]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	781b      	ldrb	r3, [r3, #0]
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 800ccb8:	2b09      	cmp	r3, #9
 800ccba:	d009      	beq.n	800ccd0 <http_send_data_ssi+0x31c>
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	781b      	ldrb	r3, [r3, #0]
 800ccc2:	2b0a      	cmp	r3, #10
 800ccc4:	d004      	beq.n	800ccd0 <http_send_data_ssi+0x31c>
                                      (*ssi->parsed == '\r'))) {
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	781b      	ldrb	r3, [r3, #0]
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 800cccc:	2b0d      	cmp	r3, #13
 800ccce:	d10a      	bne.n	800cce6 <http_send_data_ssi+0x332>
          /* Move on to the next character in the buffer */
          ssi->parse_left--;
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	689b      	ldr	r3, [r3, #8]
 800ccd4:	1e5a      	subs	r2, r3, #1
 800ccd6:	693b      	ldr	r3, [r7, #16]
 800ccd8:	609a      	str	r2, [r3, #8]
          ssi->parsed++;
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	1c5a      	adds	r2, r3, #1
 800cce0:	693b      	ldr	r3, [r7, #16]
 800cce2:	601a      	str	r2, [r3, #0]
          break;
 800cce4:	e0fa      	b.n	800cedc <http_send_data_ssi+0x528>
        }

        /* Have we found the next character we expect for the tag leadout? */
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	781a      	ldrb	r2, [r3, #0]
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	7c1b      	ldrb	r3, [r3, #16]
 800ccf0:	495e      	ldr	r1, [pc, #376]	@ (800ce6c <http_send_data_ssi+0x4b8>)
 800ccf2:	00db      	lsls	r3, r3, #3
 800ccf4:	440b      	add	r3, r1
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	6939      	ldr	r1, [r7, #16]
 800ccfa:	8989      	ldrh	r1, [r1, #12]
 800ccfc:	440b      	add	r3, r1
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d162      	bne.n	800cdca <http_send_data_ssi+0x416>
          /* Yes - move to the next one unless we have found the complete
           * leadout, in which case we need to call the client to process
           * the tag. */

          /* Move on to the next character in the buffer */
          ssi->parse_left--;
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	689b      	ldr	r3, [r3, #8]
 800cd08:	1e5a      	subs	r2, r3, #1
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	609a      	str	r2, [r3, #8]
          ssi->parsed++;
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	1c5a      	adds	r2, r3, #1
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	601a      	str	r2, [r3, #0]
          ssi->tag_index++;
 800cd18:	693b      	ldr	r3, [r7, #16]
 800cd1a:	899b      	ldrh	r3, [r3, #12]
 800cd1c:	3301      	adds	r3, #1
 800cd1e:	b29a      	uxth	r2, r3
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	819a      	strh	r2, [r3, #12]

          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	7c1b      	ldrb	r3, [r3, #16]
 800cd28:	4a50      	ldr	r2, [pc, #320]	@ (800ce6c <http_send_data_ssi+0x4b8>)
 800cd2a:	00db      	lsls	r3, r3, #3
 800cd2c:	4413      	add	r3, r2
 800cd2e:	685b      	ldr	r3, [r3, #4]
 800cd30:	693a      	ldr	r2, [r7, #16]
 800cd32:	8992      	ldrh	r2, [r2, #12]
 800cd34:	4413      	add	r3, r2
 800cd36:	781b      	ldrb	r3, [r3, #0]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	f040 80cc 	bne.w	800ced6 <http_send_data_ssi+0x522>
            /* Call the client to ask for the insert string for the
             * tag we just found. */
#if LWIP_HTTPD_SSI_MULTIPART
            ssi->tag_part = 0; /* start with tag part 0 */
#endif /* LWIP_HTTPD_SSI_MULTIPART */
            get_tag_insert(hs);
 800cd3e:	6838      	ldr	r0, [r7, #0]
 800cd40:	f7ff fd14 	bl	800c76c <get_tag_insert>

            /* Next time through, we are going to be sending data
             * immediately, either the end of the block we start
             * sending here or the insert string. */
            ssi->tag_index = 0;
 800cd44:	693b      	ldr	r3, [r7, #16]
 800cd46:	2200      	movs	r2, #0
 800cd48:	819a      	strh	r2, [r3, #12]
            ssi->tag_state = TAG_SENDING;
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	2204      	movs	r2, #4
 800cd4e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            ssi->tag_end = ssi->parsed;
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	681a      	ldr	r2, [r3, #0]
 800cd56:	693b      	ldr	r3, [r7, #16]
 800cd58:	605a      	str	r2, [r3, #4]
            ssi->parsed = ssi->tag_started;
#endif /* !LWIP_HTTPD_SSI_INCLUDE_TAG*/

            /* If there is any unsent data in the buffer prior to the
             * tag, we need to send it now. */
            if (ssi->tag_end > hs->file) {
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	685a      	ldr	r2, [r3, #4]
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	699b      	ldr	r3, [r3, #24]
 800cd62:	429a      	cmp	r2, r3
 800cd64:	f240 80b7 	bls.w	800ced6 <http_send_data_ssi+0x522>
              /* How much of the data can we send? */
#if LWIP_HTTPD_SSI_INCLUDE_TAG
              len = (u16_t)LWIP_MIN(ssi->tag_end - hs->file, 0xffff);
 800cd68:	693b      	ldr	r3, [r7, #16]
 800cd6a:	685a      	ldr	r2, [r3, #4]
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	699b      	ldr	r3, [r3, #24]
 800cd70:	1ad3      	subs	r3, r2, r3
 800cd72:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800cd76:	4293      	cmp	r3, r2
 800cd78:	dc06      	bgt.n	800cd88 <http_send_data_ssi+0x3d4>
 800cd7a:	693b      	ldr	r3, [r7, #16]
 800cd7c:	685a      	ldr	r2, [r3, #4]
 800cd7e:	683b      	ldr	r3, [r7, #0]
 800cd80:	699b      	ldr	r3, [r3, #24]
 800cd82:	1ad3      	subs	r3, r2, r3
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	e001      	b.n	800cd8c <http_send_data_ssi+0x3d8>
 800cd88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cd8c:	81fb      	strh	r3, [r7, #14]
#else /* LWIP_HTTPD_SSI_INCLUDE_TAG*/
              /* we would include the tag in sending */
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
#endif /* LWIP_HTTPD_SSI_INCLUDE_TAG*/

              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	6999      	ldr	r1, [r3, #24]
 800cd92:	f107 020e 	add.w	r2, r7, #14
 800cd96:	2300      	movs	r3, #0
 800cd98:	6878      	ldr	r0, [r7, #4]
 800cd9a:	f7ff fbc3 	bl	800c524 <http_write>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	75fb      	strb	r3, [r7, #23]
              if (err == ERR_OK) {
 800cda2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	f040 8095 	bne.w	800ced6 <http_send_data_ssi+0x522>
                data_to_send = 1;
 800cdac:	2301      	movs	r3, #1
 800cdae:	75bb      	strb	r3, [r7, #22]
                if (ssi->tag_started <= hs->file) {
                  /* pretend to have sent the tag, too */
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
                }
#endif /* !LWIP_HTTPD_SSI_INCLUDE_TAG*/
                hs->file += len;
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	699b      	ldr	r3, [r3, #24]
 800cdb4:	89fa      	ldrh	r2, [r7, #14]
 800cdb6:	441a      	add	r2, r3
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	619a      	str	r2, [r3, #24]
                hs->left -= len;
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdc0:	89fa      	ldrh	r2, [r7, #14]
 800cdc2:	1a9a      	subs	r2, r3, r2
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	625a      	str	r2, [r3, #36]	@ 0x24
           * back to idle state. */
          ssi->parse_left--;
          ssi->parsed++;
          ssi->tag_state = TAG_NONE;
        }
        break;
 800cdc8:	e085      	b.n	800ced6 <http_send_data_ssi+0x522>
          ssi->parse_left--;
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	689b      	ldr	r3, [r3, #8]
 800cdce:	1e5a      	subs	r2, r3, #1
 800cdd0:	693b      	ldr	r3, [r7, #16]
 800cdd2:	609a      	str	r2, [r3, #8]
          ssi->parsed++;
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	1c5a      	adds	r2, r3, #1
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	601a      	str	r2, [r3, #0]
          ssi->tag_state = TAG_NONE;
 800cdde:	693b      	ldr	r3, [r7, #16]
 800cde0:	2200      	movs	r2, #0
 800cde2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
        break;
 800cde6:	e076      	b.n	800ced6 <http_send_data_ssi+0x522>
       * from the file prior to the insert point or the insert string itself.
       */
      case TAG_SENDING:
        /* Do we have any remaining file data to send from the buffer prior
         * to the tag? */
        if (ssi->tag_end > hs->file) {
 800cde8:	693b      	ldr	r3, [r7, #16]
 800cdea:	685a      	ldr	r2, [r3, #4]
 800cdec:	683b      	ldr	r3, [r7, #0]
 800cdee:	699b      	ldr	r3, [r3, #24]
 800cdf0:	429a      	cmp	r2, r3
 800cdf2:	d93d      	bls.n	800ce70 <http_send_data_ssi+0x4bc>
          /* How much of the data can we send? */
#if LWIP_HTTPD_SSI_INCLUDE_TAG
          len = (u16_t)LWIP_MIN(ssi->tag_end - hs->file, 0xffff);
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	685a      	ldr	r2, [r3, #4]
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	699b      	ldr	r3, [r3, #24]
 800cdfc:	1ad3      	subs	r3, r2, r3
 800cdfe:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ce02:	4293      	cmp	r3, r2
 800ce04:	dc06      	bgt.n	800ce14 <http_send_data_ssi+0x460>
 800ce06:	693b      	ldr	r3, [r7, #16]
 800ce08:	685a      	ldr	r2, [r3, #4]
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	699b      	ldr	r3, [r3, #24]
 800ce0e:	1ad3      	subs	r3, r2, r3
 800ce10:	b29b      	uxth	r3, r3
 800ce12:	e001      	b.n	800ce18 <http_send_data_ssi+0x464>
 800ce14:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ce18:	81fb      	strh	r3, [r7, #14]
#else /* LWIP_HTTPD_SSI_INCLUDE_TAG*/
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
          /* we would include the tag in sending */
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
#endif /* LWIP_HTTPD_SSI_INCLUDE_TAG*/
          if (len != 0) {
 800ce1a:	89fb      	ldrh	r3, [r7, #14]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d00a      	beq.n	800ce36 <http_send_data_ssi+0x482>
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	6999      	ldr	r1, [r3, #24]
 800ce24:	f107 020e 	add.w	r2, r7, #14
 800ce28:	2300      	movs	r3, #0
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f7ff fb7a 	bl	800c524 <http_write>
 800ce30:	4603      	mov	r3, r0
 800ce32:	75fb      	strb	r3, [r7, #23]
 800ce34:	e001      	b.n	800ce3a <http_send_data_ssi+0x486>
          } else {
            err = ERR_OK;
 800ce36:	2300      	movs	r3, #0
 800ce38:	75fb      	strb	r3, [r7, #23]
          }
          if (err == ERR_OK) {
 800ce3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d14c      	bne.n	800cedc <http_send_data_ssi+0x528>
            data_to_send = 1;
 800ce42:	2301      	movs	r3, #1
 800ce44:	75bb      	strb	r3, [r7, #22]
            if (ssi->tag_started <= hs->file) {
              /* pretend to have sent the tag, too */
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
            }
#endif /* !LWIP_HTTPD_SSI_INCLUDE_TAG*/
            hs->file += len;
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	699b      	ldr	r3, [r3, #24]
 800ce4a:	89fa      	ldrh	r2, [r7, #14]
 800ce4c:	441a      	add	r2, r3
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	619a      	str	r2, [r3, #24]
            hs->left -= len;
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce56:	89fa      	ldrh	r2, [r7, #14]
 800ce58:	1a9a      	subs	r2, r3, r2
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	625a      	str	r2, [r3, #36]	@ 0x24
 800ce5e:	e03d      	b.n	800cedc <http_send_data_ssi+0x528>
 800ce60:	0801e518 	.word	0x0801e518
 800ce64:	0801e5e8 	.word	0x0801e5e8
 800ce68:	0801e544 	.word	0x0801e544
 800ce6c:	08020d00 	.word	0x08020d00
            }
          }
#endif /* LWIP_HTTPD_SSI_MULTIPART */

          /* Do we still have insert data left to send? */
          if (ssi->tag_index < ssi->tag_insert_len) {
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	899a      	ldrh	r2, [r3, #12]
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	89db      	ldrh	r3, [r3, #14]
 800ce78:	429a      	cmp	r2, r3
 800ce7a:	d222      	bcs.n	800cec2 <http_send_data_ssi+0x50e>
            /* We are sending the insert string itself. How much of the
             * insert can we send? */
            len = (ssi->tag_insert_len - ssi->tag_index);
 800ce7c:	693b      	ldr	r3, [r7, #16]
 800ce7e:	89da      	ldrh	r2, [r3, #14]
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	899b      	ldrh	r3, [r3, #12]
 800ce84:	1ad3      	subs	r3, r2, r3
 800ce86:	b29b      	uxth	r3, r3
 800ce88:	81fb      	strh	r3, [r7, #14]

            /* Note that we set the copy flag here since we only have a
             * single tag insert buffer per connection. If we don't do
             * this, insert corruption can occur if more than one insert
             * is processed before we call tcp_output. */
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	899b      	ldrh	r3, [r3, #12]
 800ce8e:	3318      	adds	r3, #24
 800ce90:	693a      	ldr	r2, [r7, #16]
 800ce92:	4413      	add	r3, r2
 800ce94:	1cd9      	adds	r1, r3, #3
 800ce96:	f107 020e 	add.w	r2, r7, #14
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	6878      	ldr	r0, [r7, #4]
 800ce9e:	f7ff fb41 	bl	800c524 <http_write>
 800cea2:	4603      	mov	r3, r0
 800cea4:	75fb      	strb	r3, [r7, #23]
                             HTTP_IS_TAG_VOLATILE(hs));
            if (err == ERR_OK) {
 800cea6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d115      	bne.n	800ceda <http_send_data_ssi+0x526>
              data_to_send = 1;
 800ceae:	2301      	movs	r3, #1
 800ceb0:	75bb      	strb	r3, [r7, #22]
              ssi->tag_index += len;
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	899a      	ldrh	r2, [r3, #12]
 800ceb6:	89fb      	ldrh	r3, [r7, #14]
 800ceb8:	4413      	add	r3, r2
 800ceba:	b29a      	uxth	r2, r3
 800cebc:	693b      	ldr	r3, [r7, #16]
 800cebe:	819a      	strh	r2, [r3, #12]
#if !LWIP_HTTPD_SSI_INCLUDE_TAG
              ssi->parsed = ssi->tag_end;
#endif /* !LWIP_HTTPD_SSI_INCLUDE_TAG*/
            }
          }
          break;
 800cec0:	e00b      	b.n	800ceda <http_send_data_ssi+0x526>
              ssi->tag_index = 0;
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	2200      	movs	r2, #0
 800cec6:	819a      	strh	r2, [r3, #12]
              ssi->tag_state = TAG_NONE;
 800cec8:	693b      	ldr	r3, [r7, #16]
 800ceca:	2200      	movs	r2, #0
 800cecc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
          break;
 800ced0:	e003      	b.n	800ceda <http_send_data_ssi+0x526>
        default:
          break;
 800ced2:	bf00      	nop
 800ced4:	e002      	b.n	800cedc <http_send_data_ssi+0x528>
        break;
 800ced6:	bf00      	nop
 800ced8:	e000      	b.n	800cedc <http_send_data_ssi+0x528>
          break;
 800ceda:	bf00      	nop
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800cee2:	2b04      	cmp	r3, #4
 800cee4:	d003      	beq.n	800ceee <http_send_data_ssi+0x53a>
 800cee6:	693b      	ldr	r3, [r7, #16]
 800cee8:	689b      	ldr	r3, [r3, #8]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d004      	beq.n	800cef8 <http_send_data_ssi+0x544>
 800ceee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	f43f adb6 	beq.w	800ca64 <http_send_data_ssi+0xb0>
  }

  /* If we drop out of the end of the for loop, this implies we must have
   * file data to send so send it now. In TAG_SENDING state, we've already
   * handled this so skip the send if that's the case. */
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800cefe:	2b04      	cmp	r3, #4
 800cf00:	d034      	beq.n	800cf6c <http_send_data_ssi+0x5b8>
 800cf02:	693b      	ldr	r3, [r7, #16]
 800cf04:	681a      	ldr	r2, [r3, #0]
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	699b      	ldr	r3, [r3, #24]
 800cf0a:	429a      	cmp	r2, r3
 800cf0c:	d92e      	bls.n	800cf6c <http_send_data_ssi+0x5b8>
      ssi->parsed = ssi->tag_started;
      ssi->tag_started = hs->buf;
    } else
#endif /* LWIP_HTTPD_DYNAMIC_FILE_READ && !LWIP_HTTPD_SSI_INCLUDE_TAG */
    {
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	681a      	ldr	r2, [r3, #0]
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	699b      	ldr	r3, [r3, #24]
 800cf16:	1ad3      	subs	r3, r2, r3
 800cf18:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	dc06      	bgt.n	800cf2e <http_send_data_ssi+0x57a>
 800cf20:	693b      	ldr	r3, [r7, #16]
 800cf22:	681a      	ldr	r2, [r3, #0]
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	699b      	ldr	r3, [r3, #24]
 800cf28:	1ad3      	subs	r3, r2, r3
 800cf2a:	b29b      	uxth	r3, r3
 800cf2c:	e001      	b.n	800cf32 <http_send_data_ssi+0x57e>
 800cf2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cf32:	81fb      	strh	r3, [r7, #14]
    }

    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	6999      	ldr	r1, [r3, #24]
 800cf38:	f107 020e 	add.w	r2, r7, #14
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f7ff faf0 	bl	800c524 <http_write>
 800cf44:	4603      	mov	r3, r0
 800cf46:	75fb      	strb	r3, [r7, #23]
    if (err == ERR_OK) {
 800cf48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d10d      	bne.n	800cf6c <http_send_data_ssi+0x5b8>
      data_to_send = 1;
 800cf50:	2301      	movs	r3, #1
 800cf52:	75bb      	strb	r3, [r7, #22]
      hs->file += len;
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	699b      	ldr	r3, [r3, #24]
 800cf58:	89fa      	ldrh	r2, [r7, #14]
 800cf5a:	441a      	add	r2, r3
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	619a      	str	r2, [r3, #24]
      hs->left -= len;
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf64:	89fa      	ldrh	r2, [r7, #14]
 800cf66:	1a9a      	subs	r2, r3, r2
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }
  return data_to_send;
 800cf6c:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf6e:	4618      	mov	r0, r3
 800cf70:	3718      	adds	r7, #24
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}
 800cf76:	bf00      	nop

0800cf78 <http_send>:
 * @param pcb the pcb to send data
 * @param hs connection state
 */
static u8_t
http_send(struct altcp_pcb *pcb, struct http_state *hs)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b084      	sub	sp, #16
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
 800cf80:	6039      	str	r1, [r7, #0]
  u8_t data_to_send = HTTP_NO_DATA_TO_SEND;
 800cf82:	2300      	movs	r3, #0
 800cf84:	73fb      	strb	r3, [r7, #15]
    return 0;
  }
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */

  /* If we were passed a NULL state structure pointer, ignore the call. */
  if (hs == NULL) {
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d101      	bne.n	800cf90 <http_send+0x18>
    return 0;
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	e041      	b.n	800d014 <http_send+0x9c>
    }
  }
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */

#if LWIP_HTTPD_SSI
  if (hs->ssi && (hs->ssi->tag_state == TAG_SENDING)) {
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d005      	beq.n	800cfa4 <http_send+0x2c>
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf9c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800cfa0:	2b04      	cmp	r3, #4
 800cfa2:	d00c      	beq.n	800cfbe <http_send+0x46>
    /* do not check the condition below */
  } else
#endif
  /* Have we run out of file data to send? If so, we need to read the next
   * block from the file. */
  if (hs->left == 0) {
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d108      	bne.n	800cfbe <http_send+0x46>
    if (!http_check_eof(pcb, hs)) {
 800cfac:	6839      	ldr	r1, [r7, #0]
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f7ff fc9a 	bl	800c8e8 <http_check_eof>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d101      	bne.n	800cfbe <http_send+0x46>
      return 0;
 800cfba:	2300      	movs	r3, #0
 800cfbc:	e02a      	b.n	800d014 <http_send+0x9c>
    }
  }

#if LWIP_HTTPD_SSI
  if (hs->ssi) {
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d00d      	beq.n	800cfe2 <http_send+0x6a>
    data_to_send = http_send_data_ssi(pcb, hs);
 800cfc6:	6839      	ldr	r1, [r7, #0]
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f7ff fcf3 	bl	800c9b4 <http_send_data_ssi>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	73fb      	strb	r3, [r7, #15]
    if (hs->ssi->tag_state == TAG_SENDING) {
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfd6:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800cfda:	2b04      	cmp	r3, #4
 800cfdc:	d107      	bne.n	800cfee <http_send+0x76>
      return data_to_send;
 800cfde:	7bfb      	ldrb	r3, [r7, #15]
 800cfe0:	e018      	b.n	800d014 <http_send+0x9c>
    }
  } else
#endif /* LWIP_HTTPD_SSI */
  {
    data_to_send = http_send_data_nonssi(pcb, hs);
 800cfe2:	6839      	ldr	r1, [r7, #0]
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f7ff fcaf 	bl	800c948 <http_send_data_nonssi>
 800cfea:	4603      	mov	r3, r0
 800cfec:	73fb      	strb	r3, [r7, #15]
  }

  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d10d      	bne.n	800d012 <http_send+0x9a>
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	695b      	ldr	r3, [r3, #20]
 800cffa:	4618      	mov	r0, r3
 800cffc:	f7ff fa04 	bl	800c408 <fs_bytes_left>
 800d000:	4603      	mov	r3, r0
 800d002:	2b00      	cmp	r3, #0
 800d004:	dc05      	bgt.n	800d012 <http_send+0x9a>
    /* We reached the end of the file so this request is done.
     * This adds the FIN flag right into the last data segment. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 800d006:	6839      	ldr	r1, [r7, #0]
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	f7ff fb44 	bl	800c696 <http_eof>
    return 0;
 800d00e:	2300      	movs	r3, #0
 800d010:	e000      	b.n	800d014 <http_send+0x9c>
  }
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("send_data end.\n"));
  return data_to_send;
 800d012:	7bfb      	ldrb	r3, [r7, #15]
}
 800d014:	4618      	mov	r0, r3
 800d016:	3710      	adds	r7, #16
 800d018:	46bd      	mov	sp, r7
 800d01a:	bd80      	pop	{r7, pc}

0800d01c <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 800d01c:	b580      	push	{r7, lr}
 800d01e:	b084      	sub	sp, #16
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
 800d024:	6039      	str	r1, [r7, #0]
  err_t err;

  *uri = "/404.html";
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	4a1c      	ldr	r2, [pc, #112]	@ (800d09c <http_get_404_file+0x80>)
 800d02a:	601a      	str	r2, [r3, #0]
  err = fs_open(&hs->file_handle, *uri);
 800d02c:	687a      	ldr	r2, [r7, #4]
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	4619      	mov	r1, r3
 800d034:	4610      	mov	r0, r2
 800d036:	f7ff f999 	bl	800c36c <fs_open>
 800d03a:	4603      	mov	r3, r0
 800d03c:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800d03e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d024      	beq.n	800d090 <http_get_404_file+0x74>
    /* 404.html doesn't exist. Try 404.htm instead. */
    *uri = "/404.htm";
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	4a15      	ldr	r2, [pc, #84]	@ (800d0a0 <http_get_404_file+0x84>)
 800d04a:	601a      	str	r2, [r3, #0]
    err = fs_open(&hs->file_handle, *uri);
 800d04c:	687a      	ldr	r2, [r7, #4]
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	4619      	mov	r1, r3
 800d054:	4610      	mov	r0, r2
 800d056:	f7ff f989 	bl	800c36c <fs_open>
 800d05a:	4603      	mov	r3, r0
 800d05c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800d05e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d014      	beq.n	800d090 <http_get_404_file+0x74>
      /* 404.htm doesn't exist either. Try 404.shtml instead. */
      *uri = "/404.shtml";
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	4a0e      	ldr	r2, [pc, #56]	@ (800d0a4 <http_get_404_file+0x88>)
 800d06a:	601a      	str	r2, [r3, #0]
      err = fs_open(&hs->file_handle, *uri);
 800d06c:	687a      	ldr	r2, [r7, #4]
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	4619      	mov	r1, r3
 800d074:	4610      	mov	r0, r2
 800d076:	f7ff f979 	bl	800c36c <fs_open>
 800d07a:	4603      	mov	r3, r0
 800d07c:	73fb      	strb	r3, [r7, #15]
      if (err != ERR_OK) {
 800d07e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d004      	beq.n	800d090 <http_get_404_file+0x74>
        /* 404.htm doesn't exist either. Indicate to the caller that it should
         * send back a default 404 page.
         */
        *uri = NULL;
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	2200      	movs	r2, #0
 800d08a:	601a      	str	r2, [r3, #0]
        return NULL;
 800d08c:	2300      	movs	r3, #0
 800d08e:	e000      	b.n	800d092 <http_get_404_file+0x76>
      }
    }
  }

  return &hs->file_handle;
 800d090:	687b      	ldr	r3, [r7, #4]
}
 800d092:	4618      	mov	r0, r3
 800d094:	3710      	adds	r7, #16
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	0801e600 	.word	0x0801e600
 800d0a0:	0801e60c 	.word	0x0801e60c
 800d0a4:	0801e618 	.word	0x0801e618

0800d0a8 <http_parse_request>:
 *         ERR_INPROGRESS if request was OK so far but not fully received
 *         another err_t otherwise
 */
static err_t
http_parse_request(struct pbuf *inp, struct http_state *hs, struct altcp_pcb *pcb)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b08e      	sub	sp, #56	@ 0x38
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	60f8      	str	r0, [r7, #12]
 800d0b0:	60b9      	str	r1, [r7, #8]
 800d0b2:	607a      	str	r2, [r7, #4]
  char *data;
  char *crlf;
  u16_t data_len;
  struct pbuf *p = inp;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	627b      	str	r3, [r7, #36]	@ 0x24
#if LWIP_HTTPD_SUPPORT_POST
  err_t err;
#endif /* LWIP_HTTPD_SUPPORT_POST */

  LWIP_UNUSED_ARG(pcb); /* only used for post */
  LWIP_ASSERT("p != NULL", p != NULL);
 800d0b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d106      	bne.n	800d0cc <http_parse_request+0x24>
 800d0be:	4b65      	ldr	r3, [pc, #404]	@ (800d254 <http_parse_request+0x1ac>)
 800d0c0:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 800d0c4:	4964      	ldr	r1, [pc, #400]	@ (800d258 <http_parse_request+0x1b0>)
 800d0c6:	4865      	ldr	r0, [pc, #404]	@ (800d25c <http_parse_request+0x1b4>)
 800d0c8:	f00e ff3a 	bl	801bf40 <iprintf>
  LWIP_ASSERT("hs != NULL", hs != NULL);
 800d0cc:	68bb      	ldr	r3, [r7, #8]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d106      	bne.n	800d0e0 <http_parse_request+0x38>
 800d0d2:	4b60      	ldr	r3, [pc, #384]	@ (800d254 <http_parse_request+0x1ac>)
 800d0d4:	f240 72c7 	movw	r2, #1991	@ 0x7c7
 800d0d8:	4961      	ldr	r1, [pc, #388]	@ (800d260 <http_parse_request+0x1b8>)
 800d0da:	4860      	ldr	r0, [pc, #384]	@ (800d25c <http_parse_request+0x1b4>)
 800d0dc:	f00e ff30 	bl	801bf40 <iprintf>

  if ((hs->handle != NULL) || (hs->file != NULL)) {
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	695b      	ldr	r3, [r3, #20]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d103      	bne.n	800d0f0 <http_parse_request+0x48>
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	699b      	ldr	r3, [r3, #24]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d002      	beq.n	800d0f6 <http_parse_request+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Received data while sending a file\n"));
    /* already sending a file */
    /* @todo: abort? */
    return ERR_USE;
 800d0f0:	f06f 0307 	mvn.w	r3, #7
 800d0f4:	e0a9      	b.n	800d24a <http_parse_request+0x1a2>
  LWIP_DEBUGF(HTTPD_DEBUG, ("Received %"U16_F" bytes\n", p->tot_len));

  /* first check allowed characters in this pbuf? */

  /* enqueue the pbuf */
  if (hs->req == NULL) {
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	6a1b      	ldr	r3, [r3, #32]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d103      	bne.n	800d106 <http_parse_request+0x5e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("First pbuf\n"));
    hs->req = p;
 800d0fe:	68bb      	ldr	r3, [r7, #8]
 800d100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d102:	621a      	str	r2, [r3, #32]
 800d104:	e005      	b.n	800d112 <http_parse_request+0x6a>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG, ("pbuf enqueued\n"));
    pbuf_cat(hs->req, p);
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	6a1b      	ldr	r3, [r3, #32]
 800d10a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d10c:	4618      	mov	r0, r3
 800d10e:	f002 fc2f 	bl	800f970 <pbuf_cat>
  }
  /* increase pbuf ref counter as it is freed when we return but we want to
     keep it on the req list */
  pbuf_ref(p);
 800d112:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d114:	f002 fc0a 	bl	800f92c <pbuf_ref>

  if (hs->req->next != NULL) {
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	6a1b      	ldr	r3, [r3, #32]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d012      	beq.n	800d148 <http_parse_request+0xa0>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 800d122:	68bb      	ldr	r3, [r7, #8]
 800d124:	6a1b      	ldr	r3, [r3, #32]
 800d126:	891b      	ldrh	r3, [r3, #8]
 800d128:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800d12c:	4293      	cmp	r3, r2
 800d12e:	bf28      	it	cs
 800d130:	4613      	movcs	r3, r2
 800d132:	867b      	strh	r3, [r7, #50]	@ 0x32
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	6a18      	ldr	r0, [r3, #32]
 800d138:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800d13a:	2300      	movs	r3, #0
 800d13c:	4949      	ldr	r1, [pc, #292]	@ (800d264 <http_parse_request+0x1bc>)
 800d13e:	f002 fd5f 	bl	800fc00 <pbuf_copy_partial>
    data = httpd_req_buf;
 800d142:	4b48      	ldr	r3, [pc, #288]	@ (800d264 <http_parse_request+0x1bc>)
 800d144:	637b      	str	r3, [r7, #52]	@ 0x34
 800d146:	e005      	b.n	800d154 <http_parse_request+0xac>
  } else
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
  {
    data = (char *)p->payload;
 800d148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d14a:	685b      	ldr	r3, [r3, #4]
 800d14c:	637b      	str	r3, [r7, #52]	@ 0x34
    data_len = p->len;
 800d14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d150:	895b      	ldrh	r3, [r3, #10]
 800d152:	867b      	strh	r3, [r7, #50]	@ 0x32
      LWIP_DEBUGF(HTTPD_DEBUG, ("Warning: incomplete header due to chained pbufs\n"));
    }
  }

  /* received enough data for minimal request? */
  if (data_len >= MIN_REQ_LEN) {
 800d154:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d156:	2b06      	cmp	r3, #6
 800d158:	d962      	bls.n	800d220 <http_parse_request+0x178>
    /* wait for CRLF before parsing anything */
    crlf = lwip_strnstr(data, CRLF, data_len);
 800d15a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d15c:	461a      	mov	r2, r3
 800d15e:	4942      	ldr	r1, [pc, #264]	@ (800d268 <http_parse_request+0x1c0>)
 800d160:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d162:	f000 fcae 	bl	800dac2 <lwip_strnstr>
 800d166:	6238      	str	r0, [r7, #32]
    if (crlf != NULL) {
 800d168:	6a3b      	ldr	r3, [r7, #32]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d058      	beq.n	800d220 <http_parse_request+0x178>
#if LWIP_HTTPD_SUPPORT_POST
      int is_post = 0;
#endif /* LWIP_HTTPD_SUPPORT_POST */
      int is_09 = 0;
 800d16e:	2300      	movs	r3, #0
 800d170:	62fb      	str	r3, [r7, #44]	@ 0x2c
      char *sp1, *sp2;
      u16_t left_len, uri_len;
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("CRLF received, parsing request\n"));
      /* parse method */
      if (!strncmp(data, "GET ", 4)) {
 800d172:	2204      	movs	r2, #4
 800d174:	493d      	ldr	r1, [pc, #244]	@ (800d26c <http_parse_request+0x1c4>)
 800d176:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d178:	f00f f89f 	bl	801c2ba <strncmp>
 800d17c:	4603      	mov	r3, r0
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d116      	bne.n	800d1b0 <http_parse_request+0x108>
        sp1 = data + 3;
 800d182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d184:	3303      	adds	r3, #3
 800d186:	61fb      	str	r3, [r7, #28]
        LWIP_DEBUGF(HTTPD_DEBUG, ("Unsupported request method (not implemented): \"%s\"\n",
                                  data));
        return http_find_error_file(hs, 501);
      }
      /* if we come here, method is OK, parse URI */
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 800d188:	69fb      	ldr	r3, [r7, #28]
 800d18a:	1c5a      	adds	r2, r3, #1
 800d18c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d18e:	1ad3      	subs	r3, r2, r3
 800d190:	b29b      	uxth	r3, r3
 800d192:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800d194:	1ad3      	subs	r3, r2, r3
 800d196:	837b      	strh	r3, [r7, #26]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 800d198:	69fb      	ldr	r3, [r7, #28]
 800d19a:	3301      	adds	r3, #1
 800d19c:	8b7a      	ldrh	r2, [r7, #26]
 800d19e:	4934      	ldr	r1, [pc, #208]	@ (800d270 <http_parse_request+0x1c8>)
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	f000 fc8e 	bl	800dac2 <lwip_strnstr>
 800d1a6:	62b8      	str	r0, [r7, #40]	@ 0x28
#if LWIP_HTTPD_SUPPORT_V09
      if (sp2 == NULL) {
 800d1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d111      	bne.n	800d1d2 <http_parse_request+0x12a>
 800d1ae:	e006      	b.n	800d1be <http_parse_request+0x116>
        data[4] = 0;
 800d1b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1b2:	3304      	adds	r3, #4
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	701a      	strb	r2, [r3, #0]
        return http_find_error_file(hs, 501);
 800d1b8:	f06f 030f 	mvn.w	r3, #15
 800d1bc:	e045      	b.n	800d24a <http_parse_request+0x1a2>
        /* HTTP 0.9: respond with correct protocol version */
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 800d1be:	69fb      	ldr	r3, [r7, #28]
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	8b7a      	ldrh	r2, [r7, #26]
 800d1c4:	4928      	ldr	r1, [pc, #160]	@ (800d268 <http_parse_request+0x1c0>)
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f000 fc7b 	bl	800dac2 <lwip_strnstr>
 800d1cc:	62b8      	str	r0, [r7, #40]	@ 0x28
        is_09 = 1;
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          goto badrequest;
        }
#endif /* LWIP_HTTPD_SUPPORT_POST */
      }
#endif /* LWIP_HTTPD_SUPPORT_V09 */
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 800d1d2:	69fb      	ldr	r3, [r7, #28]
 800d1d4:	3301      	adds	r3, #1
 800d1d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d1d8:	1ad3      	subs	r3, r2, r3
 800d1da:	833b      	strh	r3, [r7, #24]
      if ((sp2 != NULL) && (sp2 > sp1)) {
 800d1dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d01e      	beq.n	800d220 <http_parse_request+0x178>
 800d1e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d1e4:	69fb      	ldr	r3, [r7, #28]
 800d1e6:	429a      	cmp	r2, r3
 800d1e8:	d91a      	bls.n	800d220 <http_parse_request+0x178>
        /* wait for CRLFCRLF (indicating end of HTTP headers) before parsing anything */
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 800d1ea:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d1ec:	461a      	mov	r2, r3
 800d1ee:	4921      	ldr	r1, [pc, #132]	@ (800d274 <http_parse_request+0x1cc>)
 800d1f0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d1f2:	f000 fc66 	bl	800dac2 <lwip_strnstr>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d011      	beq.n	800d220 <http_parse_request+0x178>
          char *uri = sp1 + 1;
 800d1fc:	69fb      	ldr	r3, [r7, #28]
 800d1fe:	3301      	adds	r3, #1
 800d200:	617b      	str	r3, [r7, #20]
          } else {
            hs->keepalive = 0;
          }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
          /* null-terminate the METHOD (pbuf is freed anyway wen returning) */
          *sp1 = 0;
 800d202:	69fb      	ldr	r3, [r7, #28]
 800d204:	2200      	movs	r2, #0
 800d206:	701a      	strb	r2, [r3, #0]
          uri[uri_len] = 0;
 800d208:	8b3b      	ldrh	r3, [r7, #24]
 800d20a:	697a      	ldr	r2, [r7, #20]
 800d20c:	4413      	add	r3, r2
 800d20e:	2200      	movs	r2, #0
 800d210:	701a      	strb	r2, [r3, #0]
            }
            return err;
          } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
          {
            return http_find_file(hs, uri, is_09);
 800d212:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d214:	6979      	ldr	r1, [r7, #20]
 800d216:	68b8      	ldr	r0, [r7, #8]
 800d218:	f000 f880 	bl	800d31c <http_find_file>
 800d21c:	4603      	mov	r3, r0
 800d21e:	e014      	b.n	800d24a <http_parse_request+0x1a2>
      }
    }
  }

#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  clen = pbuf_clen(hs->req);
 800d220:	68bb      	ldr	r3, [r7, #8]
 800d222:	6a1b      	ldr	r3, [r3, #32]
 800d224:	4618      	mov	r0, r3
 800d226:	f002 fb69 	bl	800f8fc <pbuf_clen>
 800d22a:	4603      	mov	r3, r0
 800d22c:	827b      	strh	r3, [r7, #18]
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	6a1b      	ldr	r3, [r3, #32]
 800d232:	891b      	ldrh	r3, [r3, #8]
 800d234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d238:	d205      	bcs.n	800d246 <http_parse_request+0x19e>
 800d23a:	8a7b      	ldrh	r3, [r7, #18]
 800d23c:	2b05      	cmp	r3, #5
 800d23e:	d802      	bhi.n	800d246 <http_parse_request+0x19e>
      (clen <= LWIP_HTTPD_REQ_QUEUELEN)) {
    /* request not fully received (too short or CRLF is missing) */
    return ERR_INPROGRESS;
 800d240:	f06f 0304 	mvn.w	r3, #4
 800d244:	e001      	b.n	800d24a <http_parse_request+0x1a2>
#if LWIP_HTTPD_SUPPORT_POST
badrequest:
#endif /* LWIP_HTTPD_SUPPORT_POST */
    LWIP_DEBUGF(HTTPD_DEBUG, ("bad request\n"));
    /* could not parse request */
    return http_find_error_file(hs, 400);
 800d246:	f06f 030f 	mvn.w	r3, #15
  }
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3738      	adds	r7, #56	@ 0x38
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd80      	pop	{r7, pc}
 800d252:	bf00      	nop
 800d254:	0801e518 	.word	0x0801e518
 800d258:	0801e624 	.word	0x0801e624
 800d25c:	0801e544 	.word	0x0801e544
 800d260:	0801e56c 	.word	0x0801e56c
 800d264:	200036c4 	.word	0x200036c4
 800d268:	0801e630 	.word	0x0801e630
 800d26c:	0801e634 	.word	0x0801e634
 800d270:	0801e63c 	.word	0x0801e63c
 800d274:	0801e640 	.word	0x0801e640

0800d278 <http_uri_is_ssi>:
 *
 * @return 1 for SSI, 0 for standard files
 */
static u8_t
http_uri_is_ssi(struct fs_file *file, const char *uri)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b088      	sub	sp, #32
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
 800d280:	6039      	str	r1, [r7, #0]
  size_t loop;
  u8_t tag_check = 0;
 800d282:	2300      	movs	r3, #0
 800d284:	76fb      	strb	r3, [r7, #27]
  if (file != NULL) {
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d040      	beq.n	800d30e <http_uri_is_ssi+0x96>
    /* See if we have been asked for an shtml file and, if so,
        enable tag checking. */
    const char *ext = NULL, *sub;
 800d28c:	2300      	movs	r3, #0
 800d28e:	617b      	str	r3, [r7, #20]
    char *param = (char *)strstr(uri, "?");
 800d290:	213f      	movs	r1, #63	@ 0x3f
 800d292:	6838      	ldr	r0, [r7, #0]
 800d294:	f00f f804 	bl	801c2a0 <strchr>
 800d298:	60f8      	str	r0, [r7, #12]
    if (param != NULL) {
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d002      	beq.n	800d2a6 <http_uri_is_ssi+0x2e>
      /* separate uri from parameters for now, set back later */
      *param = 0;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	701a      	strb	r2, [r3, #0]
    }
    sub = uri;
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	613b      	str	r3, [r7, #16]
    ext = uri;
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	617b      	str	r3, [r7, #20]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 800d2ae:	212e      	movs	r1, #46	@ 0x2e
 800d2b0:	6938      	ldr	r0, [r7, #16]
 800d2b2:	f00e fff5 	bl	801c2a0 <strchr>
 800d2b6:	6138      	str	r0, [r7, #16]
 800d2b8:	e009      	b.n	800d2ce <http_uri_is_ssi+0x56>
      ext = sub;
 800d2ba:	693b      	ldr	r3, [r7, #16]
 800d2bc:	617b      	str	r3, [r7, #20]
      sub++;
 800d2be:	693b      	ldr	r3, [r7, #16]
 800d2c0:	3301      	adds	r3, #1
 800d2c2:	613b      	str	r3, [r7, #16]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 800d2c4:	212e      	movs	r1, #46	@ 0x2e
 800d2c6:	6938      	ldr	r0, [r7, #16]
 800d2c8:	f00e ffea 	bl	801c2a0 <strchr>
 800d2cc:	6138      	str	r0, [r7, #16]
 800d2ce:	693b      	ldr	r3, [r7, #16]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d1f2      	bne.n	800d2ba <http_uri_is_ssi+0x42>
    }
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	61fb      	str	r3, [r7, #28]
 800d2d8:	e010      	b.n	800d2fc <http_uri_is_ssi+0x84>
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 800d2da:	4a0f      	ldr	r2, [pc, #60]	@ (800d318 <http_uri_is_ssi+0xa0>)
 800d2dc:	69fb      	ldr	r3, [r7, #28]
 800d2de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2e2:	4619      	mov	r1, r3
 800d2e4:	6978      	ldr	r0, [r7, #20]
 800d2e6:	f000 fc22 	bl	800db2e <lwip_stricmp>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d102      	bne.n	800d2f6 <http_uri_is_ssi+0x7e>
        tag_check = 1;
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	76fb      	strb	r3, [r7, #27]
        break;
 800d2f4:	e005      	b.n	800d302 <http_uri_is_ssi+0x8a>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 800d2f6:	69fb      	ldr	r3, [r7, #28]
 800d2f8:	3301      	adds	r3, #1
 800d2fa:	61fb      	str	r3, [r7, #28]
 800d2fc:	69fb      	ldr	r3, [r7, #28]
 800d2fe:	2b04      	cmp	r3, #4
 800d300:	d9eb      	bls.n	800d2da <http_uri_is_ssi+0x62>
      }
    }
    if (param != NULL) {
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d002      	beq.n	800d30e <http_uri_is_ssi+0x96>
      *param = '?';
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	223f      	movs	r2, #63	@ 0x3f
 800d30c:	701a      	strb	r2, [r3, #0]
    }
  }
  return tag_check;
 800d30e:	7efb      	ldrb	r3, [r7, #27]
}
 800d310:	4618      	mov	r0, r3
 800d312:	3720      	adds	r7, #32
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}
 800d318:	08020cc4 	.word	0x08020cc4

0800d31c <http_find_file>:
 * @return ERR_OK if file was found and hs has been initialized correctly
 *         another err_t otherwise
 */
static err_t
http_find_file(struct http_state *hs, const char *uri, int is_09)
{
 800d31c:	b590      	push	{r4, r7, lr}
 800d31e:	b093      	sub	sp, #76	@ 0x4c
 800d320:	af02      	add	r7, sp, #8
 800d322:	60f8      	str	r0, [r7, #12]
 800d324:	60b9      	str	r1, [r7, #8]
 800d326:	607a      	str	r2, [r7, #4]
  size_t loop;
  struct fs_file *file = NULL;
 800d328:	2300      	movs	r3, #0
 800d32a:	63bb      	str	r3, [r7, #56]	@ 0x38
  char *params = NULL;
 800d32c:	2300      	movs	r3, #0
 800d32e:	637b      	str	r3, [r7, #52]	@ 0x34
#endif /* LWIP_HTTPD_CGI */
#if !LWIP_HTTPD_SSI
  const
#endif /* !LWIP_HTTPD_SSI */
  /* By default, assume we will not be processing server-side-includes tags */
  u8_t tag_check = 0;
 800d330:	2300      	movs	r3, #0
 800d332:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Have we been asked for the default file (in root or a directory) ? */
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
  size_t uri_len = strlen(uri);
 800d336:	68bb      	ldr	r3, [r7, #8]
 800d338:	4618      	mov	r0, r3
 800d33a:	f7f2 ffb3 	bl	80002a4 <strlen>
 800d33e:	6278      	str	r0, [r7, #36]	@ 0x24
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 800d340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d342:	2b00      	cmp	r3, #0
 800d344:	d072      	beq.n	800d42c <http_find_file+0x110>
 800d346:	68ba      	ldr	r2, [r7, #8]
 800d348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d34a:	3b01      	subs	r3, #1
 800d34c:	4413      	add	r3, r2
 800d34e:	781b      	ldrb	r3, [r3, #0]
 800d350:	2b2f      	cmp	r3, #47	@ 0x2f
 800d352:	d16b      	bne.n	800d42c <http_find_file+0x110>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 800d354:	68bb      	ldr	r3, [r7, #8]
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 800d356:	4a80      	ldr	r2, [pc, #512]	@ (800d558 <http_find_file+0x23c>)
 800d358:	4293      	cmp	r3, r2
 800d35a:	d102      	bne.n	800d362 <http_find_file+0x46>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 800d35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d35e:	2b01      	cmp	r3, #1
 800d360:	d164      	bne.n	800d42c <http_find_file+0x110>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 800d362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d364:	3b01      	subs	r3, #1
 800d366:	2b3f      	cmp	r3, #63	@ 0x3f
 800d368:	bf28      	it	cs
 800d36a:	233f      	movcs	r3, #63	@ 0x3f
 800d36c:	623b      	str	r3, [r7, #32]
    if (copy_len > 0) {
 800d36e:	6a3b      	ldr	r3, [r7, #32]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d00a      	beq.n	800d38a <http_find_file+0x6e>
      MEMCPY(http_uri_buf, uri, copy_len);
 800d374:	68bb      	ldr	r3, [r7, #8]
 800d376:	6a3a      	ldr	r2, [r7, #32]
 800d378:	4619      	mov	r1, r3
 800d37a:	4877      	ldr	r0, [pc, #476]	@ (800d558 <http_find_file+0x23c>)
 800d37c:	f00f f835 	bl	801c3ea <memcpy>
      http_uri_buf[copy_len] = 0;
 800d380:	4a75      	ldr	r2, [pc, #468]	@ (800d558 <http_find_file+0x23c>)
 800d382:	6a3b      	ldr	r3, [r7, #32]
 800d384:	4413      	add	r3, r2
 800d386:	2200      	movs	r2, #0
 800d388:	701a      	strb	r2, [r3, #0]
#else /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
  if ((uri[0] == '/') &&  (uri[1] == 0)) {
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
    /* Try each of the configured default filenames until we find one
       that exists. */
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 800d38a:	2300      	movs	r3, #0
 800d38c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d38e:	e04a      	b.n	800d426 <http_find_file+0x10a>
      const char *file_name;
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
      if (copy_len > 0) {
 800d390:	6a3b      	ldr	r3, [r7, #32]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d028      	beq.n	800d3e8 <http_find_file+0xcc>
        size_t len_left = sizeof(http_uri_buf) - copy_len - 1;
 800d396:	6a3b      	ldr	r3, [r7, #32]
 800d398:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 800d39c:	61fb      	str	r3, [r7, #28]
        if (len_left > 0) {
 800d39e:	69fb      	ldr	r3, [r7, #28]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d01e      	beq.n	800d3e2 <http_find_file+0xc6>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 800d3a4:	4a6d      	ldr	r2, [pc, #436]	@ (800d55c <http_find_file+0x240>)
 800d3a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	f7f2 ff79 	bl	80002a4 <strlen>
 800d3b2:	61b8      	str	r0, [r7, #24]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 800d3b4:	69ba      	ldr	r2, [r7, #24]
 800d3b6:	69fb      	ldr	r3, [r7, #28]
 800d3b8:	4293      	cmp	r3, r2
 800d3ba:	bf28      	it	cs
 800d3bc:	4613      	movcs	r3, r2
 800d3be:	617b      	str	r3, [r7, #20]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 800d3c0:	6a3b      	ldr	r3, [r7, #32]
 800d3c2:	4a65      	ldr	r2, [pc, #404]	@ (800d558 <http_find_file+0x23c>)
 800d3c4:	1898      	adds	r0, r3, r2
 800d3c6:	4a65      	ldr	r2, [pc, #404]	@ (800d55c <http_find_file+0x240>)
 800d3c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3ca:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d3ce:	697a      	ldr	r2, [r7, #20]
 800d3d0:	4619      	mov	r1, r3
 800d3d2:	f00f f80a 	bl	801c3ea <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 800d3d6:	6a3a      	ldr	r2, [r7, #32]
 800d3d8:	697b      	ldr	r3, [r7, #20]
 800d3da:	4413      	add	r3, r2
 800d3dc:	4a5e      	ldr	r2, [pc, #376]	@ (800d558 <http_find_file+0x23c>)
 800d3de:	2100      	movs	r1, #0
 800d3e0:	54d1      	strb	r1, [r2, r3]
        }
        file_name = http_uri_buf;
 800d3e2:	4b5d      	ldr	r3, [pc, #372]	@ (800d558 <http_find_file+0x23c>)
 800d3e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d3e6:	e004      	b.n	800d3f2 <http_find_file+0xd6>
      } else
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
      {
        file_name = httpd_default_filenames[loop].name;
 800d3e8:	4a5c      	ldr	r2, [pc, #368]	@ (800d55c <http_find_file+0x240>)
 800d3ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d3f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Looking for %s...\n", file_name));
      err = fs_open(&hs->file_handle, file_name);
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	f7fe ffb8 	bl	800c36c <fs_open>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	74fb      	strb	r3, [r7, #19]
      if (err == ERR_OK) {
 800d400:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d10b      	bne.n	800d420 <http_find_file+0x104>
        uri = file_name;
 800d408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d40a:	60bb      	str	r3, [r7, #8]
        file = &hs->file_handle;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	63bb      	str	r3, [r7, #56]	@ 0x38
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opened.\n"));
#if LWIP_HTTPD_SSI
        tag_check = httpd_default_filenames[loop].shtml;
 800d410:	4a52      	ldr	r2, [pc, #328]	@ (800d55c <http_find_file+0x240>)
 800d412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d414:	00db      	lsls	r3, r3, #3
 800d416:	4413      	add	r3, r2
 800d418:	791b      	ldrb	r3, [r3, #4]
 800d41a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#endif /* LWIP_HTTPD_SSI */
        break;
 800d41e:	e005      	b.n	800d42c <http_find_file+0x110>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 800d420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d422:	3301      	adds	r3, #1
 800d424:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d428:	2b04      	cmp	r3, #4
 800d42a:	d9b1      	bls.n	800d390 <http_find_file+0x74>
      }
    }
  }
  if (file == NULL) {
 800d42c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d176      	bne.n	800d520 <http_find_file+0x204>
    /* No - we've been asked for a specific file. */
    /* First, isolate the base URI (without any parameters) */
    params = (char *)strchr(uri, '?');
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	213f      	movs	r1, #63	@ 0x3f
 800d436:	4618      	mov	r0, r3
 800d438:	f00e ff32 	bl	801c2a0 <strchr>
 800d43c:	6378      	str	r0, [r7, #52]	@ 0x34
    if (params != NULL) {
 800d43e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d440:	2b00      	cmp	r3, #0
 800d442:	d005      	beq.n	800d450 <http_find_file+0x134>
      /* URI contains parameters. NULL-terminate the base URI */
      *params = '\0';
 800d444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d446:	2200      	movs	r2, #0
 800d448:	701a      	strb	r2, [r3, #0]
      params++;
 800d44a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d44c:	3301      	adds	r3, #1
 800d44e:	637b      	str	r3, [r7, #52]	@ 0x34
    }

#if LWIP_HTTPD_CGI
    http_cgi_paramcount = -1;
 800d450:	4b43      	ldr	r3, [pc, #268]	@ (800d560 <http_find_file+0x244>)
 800d452:	f04f 32ff 	mov.w	r2, #4294967295
 800d456:	601a      	str	r2, [r3, #0]
    /* Does the base URI we have isolated correspond to a CGI handler? */
    if (httpd_num_cgis && httpd_cgis) {
 800d458:	4b42      	ldr	r3, [pc, #264]	@ (800d564 <http_find_file+0x248>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d034      	beq.n	800d4ca <http_find_file+0x1ae>
 800d460:	4b41      	ldr	r3, [pc, #260]	@ (800d568 <http_find_file+0x24c>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d030      	beq.n	800d4ca <http_find_file+0x1ae>
      for (i = 0; i < httpd_num_cgis; i++) {
 800d468:	2300      	movs	r3, #0
 800d46a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d46c:	e028      	b.n	800d4c0 <http_find_file+0x1a4>
        if (strcmp(uri, httpd_cgis[i].pcCGIName) == 0) {
 800d46e:	68b8      	ldr	r0, [r7, #8]
 800d470:	4b3d      	ldr	r3, [pc, #244]	@ (800d568 <http_find_file+0x24c>)
 800d472:	681a      	ldr	r2, [r3, #0]
 800d474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d476:	00db      	lsls	r3, r3, #3
 800d478:	4413      	add	r3, r2
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	4619      	mov	r1, r3
 800d47e:	f7f2 ff07 	bl	8000290 <strcmp>
 800d482:	4603      	mov	r3, r0
 800d484:	2b00      	cmp	r3, #0
 800d486:	d118      	bne.n	800d4ba <http_find_file+0x19e>
          /*
           * We found a CGI that handles this URI so extract the
           * parameters and call the handler.
           */
          http_cgi_paramcount = extract_uri_parameters(hs, params);
 800d488:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d48a:	68f8      	ldr	r0, [r7, #12]
 800d48c:	f7ff f910 	bl	800c6b0 <extract_uri_parameters>
 800d490:	4603      	mov	r3, r0
 800d492:	4a33      	ldr	r2, [pc, #204]	@ (800d560 <http_find_file+0x244>)
 800d494:	6013      	str	r3, [r2, #0]
          uri = httpd_cgis[i].pfnCGIHandler(i, http_cgi_paramcount, hs->params,
 800d496:	4b34      	ldr	r3, [pc, #208]	@ (800d568 <http_find_file+0x24c>)
 800d498:	681a      	ldr	r2, [r3, #0]
 800d49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d49c:	00db      	lsls	r3, r3, #3
 800d49e:	4413      	add	r3, r2
 800d4a0:	685c      	ldr	r4, [r3, #4]
 800d4a2:	4b2f      	ldr	r3, [pc, #188]	@ (800d560 <http_find_file+0x244>)
 800d4a4:	6819      	ldr	r1, [r3, #0]
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
                                         hs->param_vals);
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	3370      	adds	r3, #112	@ 0x70
          uri = httpd_cgis[i].pfnCGIHandler(i, http_cgi_paramcount, hs->params,
 800d4b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d4b2:	47a0      	blx	r4
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	60bb      	str	r3, [r7, #8]
          break;
 800d4b8:	e007      	b.n	800d4ca <http_find_file+0x1ae>
      for (i = 0; i < httpd_num_cgis; i++) {
 800d4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4bc:	3301      	adds	r3, #1
 800d4be:	633b      	str	r3, [r7, #48]	@ 0x30
 800d4c0:	4b28      	ldr	r3, [pc, #160]	@ (800d564 <http_find_file+0x248>)
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d4c6:	429a      	cmp	r2, r3
 800d4c8:	dbd1      	blt.n	800d46e <http_find_file+0x152>
    }
#endif /* LWIP_HTTPD_CGI */

    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opening %s\n", uri));

    err = fs_open(&hs->file_handle, uri);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	68ba      	ldr	r2, [r7, #8]
 800d4ce:	4611      	mov	r1, r2
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	f7fe ff4b 	bl	800c36c <fs_open>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	74fb      	strb	r3, [r7, #19]
    if (err == ERR_OK) {
 800d4da:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d102      	bne.n	800d4e8 <http_find_file+0x1cc>
      file = &hs->file_handle;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d4e6:	e006      	b.n	800d4f6 <http_find_file+0x1da>
    } else {
      file = http_get_404_file(hs, &uri);
 800d4e8:	f107 0308 	add.w	r3, r7, #8
 800d4ec:	4619      	mov	r1, r3
 800d4ee:	68f8      	ldr	r0, [r7, #12]
 800d4f0:	f7ff fd94 	bl	800d01c <http_get_404_file>
 800d4f4:	63b8      	str	r0, [r7, #56]	@ 0x38
    }
#if LWIP_HTTPD_SSI
    if (file != NULL) {
 800d4f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d011      	beq.n	800d520 <http_find_file+0x204>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 800d4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4fe:	7c1b      	ldrb	r3, [r3, #16]
 800d500:	f003 0308 	and.w	r3, r3, #8
 800d504:	2b00      	cmp	r3, #0
 800d506:	d003      	beq.n	800d510 <http_find_file+0x1f4>
        tag_check = 1;
 800d508:	2301      	movs	r3, #1
 800d50a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d50e:	e007      	b.n	800d520 <http_find_file+0x204>
      } else {
#if LWIP_HTTPD_SSI_BY_FILE_EXTENSION
        tag_check = http_uri_is_ssi(file, uri);
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	4619      	mov	r1, r3
 800d514:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d516:	f7ff feaf 	bl	800d278 <http_uri_is_ssi>
 800d51a:	4603      	mov	r3, r0
 800d51c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#endif /* LWIP_HTTPD_SSI_BY_FILE_EXTENSION */
      }
    }
#endif /* LWIP_HTTPD_SSI */
  }
  if (file == NULL) {
 800d520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d522:	2b00      	cmp	r3, #0
 800d524:	d106      	bne.n	800d534 <http_find_file+0x218>
    /* None of the default filenames exist so send back a 404 page */
    file = http_get_404_file(hs, &uri);
 800d526:	f107 0308 	add.w	r3, r7, #8
 800d52a:	4619      	mov	r1, r3
 800d52c:	68f8      	ldr	r0, [r7, #12]
 800d52e:	f7ff fd75 	bl	800d01c <http_get_404_file>
 800d532:	63b8      	str	r0, [r7, #56]	@ 0x38
  }
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 800d534:	68ba      	ldr	r2, [r7, #8]
 800d536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d538:	9301      	str	r3, [sp, #4]
 800d53a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d53e:	9300      	str	r3, [sp, #0]
 800d540:	4613      	mov	r3, r2
 800d542:	687a      	ldr	r2, [r7, #4]
 800d544:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d546:	68f8      	ldr	r0, [r7, #12]
 800d548:	f000 f810 	bl	800d56c <http_init_file>
 800d54c:	4603      	mov	r3, r0
}
 800d54e:	4618      	mov	r0, r3
 800d550:	3744      	adds	r7, #68	@ 0x44
 800d552:	46bd      	mov	sp, r7
 800d554:	bd90      	pop	{r4, r7, pc}
 800d556:	bf00      	nop
 800d558:	20003ac4 	.word	0x20003ac4
 800d55c:	08020cd8 	.word	0x08020cd8
 800d560:	20003b18 	.word	0x20003b18
 800d564:	20003b14 	.word	0x20003b14
 800d568:	20003b10 	.word	0x20003b10

0800d56c <http_init_file>:
 *         another err_t otherwise
 */
static err_t
http_init_file(struct http_state *hs, struct fs_file *file, int is_09, const char *uri,
               u8_t tag_check, char *params)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b088      	sub	sp, #32
 800d570:	af00      	add	r7, sp, #0
 800d572:	60f8      	str	r0, [r7, #12]
 800d574:	60b9      	str	r1, [r7, #8]
 800d576:	607a      	str	r2, [r7, #4]
 800d578:	603b      	str	r3, [r7, #0]
#if !LWIP_HTTPD_SUPPORT_V09
  LWIP_UNUSED_ARG(is_09);
#endif
  if (file != NULL) {
 800d57a:	68bb      	ldr	r3, [r7, #8]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d07d      	beq.n	800d67c <http_init_file+0x110>
    /* file opened, initialise struct http_state */
#if !LWIP_HTTPD_DYNAMIC_FILE_READ
    /* If dynamic read is disabled, file data must be in one piece and available now */
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 800d580:	68bb      	ldr	r3, [r7, #8]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d106      	bne.n	800d596 <http_init_file+0x2a>
 800d588:	4b45      	ldr	r3, [pc, #276]	@ (800d6a0 <http_init_file+0x134>)
 800d58a:	f640 1223 	movw	r2, #2339	@ 0x923
 800d58e:	4945      	ldr	r1, [pc, #276]	@ (800d6a4 <http_init_file+0x138>)
 800d590:	4845      	ldr	r0, [pc, #276]	@ (800d6a8 <http_init_file+0x13c>)
 800d592:	f00e fcd5 	bl	801bf40 <iprintf>
#endif

#if LWIP_HTTPD_SSI
    if (tag_check) {
 800d596:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d01c      	beq.n	800d5d8 <http_init_file+0x6c>
      struct http_ssi_state *ssi = http_ssi_state_alloc();
 800d59e:	f7fe ff42 	bl	800c426 <http_ssi_state_alloc>
 800d5a2:	61f8      	str	r0, [r7, #28]
      if (ssi != NULL) {
 800d5a4:	69fb      	ldr	r3, [r7, #28]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d016      	beq.n	800d5d8 <http_init_file+0x6c>
        ssi->tag_index = 0;
 800d5aa:	69fb      	ldr	r3, [r7, #28]
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	819a      	strh	r2, [r3, #12]
        ssi->tag_state = TAG_NONE;
 800d5b0:	69fb      	ldr	r3, [r7, #28]
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
        ssi->parsed = file->data;
 800d5b8:	68bb      	ldr	r3, [r7, #8]
 800d5ba:	681a      	ldr	r2, [r3, #0]
 800d5bc:	69fb      	ldr	r3, [r7, #28]
 800d5be:	601a      	str	r2, [r3, #0]
        ssi->parse_left = file->len;
 800d5c0:	68bb      	ldr	r3, [r7, #8]
 800d5c2:	685b      	ldr	r3, [r3, #4]
 800d5c4:	461a      	mov	r2, r3
 800d5c6:	69fb      	ldr	r3, [r7, #28]
 800d5c8:	609a      	str	r2, [r3, #8]
        ssi->tag_end = file->data;
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	69fb      	ldr	r3, [r7, #28]
 800d5d0:	605a      	str	r2, [r3, #4]
        hs->ssi = ssi;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	69fa      	ldr	r2, [r7, #28]
 800d5d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
#else /* LWIP_HTTPD_SSI */
    LWIP_UNUSED_ARG(tag_check);
#endif /* LWIP_HTTPD_SSI */
    hs->handle = file;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	68ba      	ldr	r2, [r7, #8]
 800d5dc:	615a      	str	r2, [r3, #20]
                       );
    }
#else /* LWIP_HTTPD_CGI_SSI */
    LWIP_UNUSED_ARG(params);
#endif /* LWIP_HTTPD_CGI_SSI */
    hs->file = file->data;
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	681a      	ldr	r2, [r3, #0]
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	619a      	str	r2, [r3, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 800d5e6:	68bb      	ldr	r3, [r7, #8]
 800d5e8:	685b      	ldr	r3, [r3, #4]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	da06      	bge.n	800d5fc <http_init_file+0x90>
 800d5ee:	4b2c      	ldr	r3, [pc, #176]	@ (800d6a0 <http_init_file+0x134>)
 800d5f0:	f640 124c 	movw	r2, #2380	@ 0x94c
 800d5f4:	492d      	ldr	r1, [pc, #180]	@ (800d6ac <http_init_file+0x140>)
 800d5f6:	482c      	ldr	r0, [pc, #176]	@ (800d6a8 <http_init_file+0x13c>)
 800d5f8:	f00e fca2 	bl	801bf40 <iprintf>
      /* custom file, need to read data first (via fs_read_custom) */
      hs->left = 0;
    } else
#endif /* LWIP_HTTPD_CUSTOM_FILES */
    {
      hs->left = (u32_t)file->len;
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	685b      	ldr	r3, [r3, #4]
 800d600:	461a      	mov	r2, r3
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    hs->retries = 0;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	2200      	movs	r2, #0
 800d60a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
#if LWIP_HTTPD_TIMING
    hs->time_started = sys_now();
#endif /* LWIP_HTTPD_TIMING */
#if !LWIP_HTTPD_DYNAMIC_HEADERS
    LWIP_ASSERT("HTTP headers not included in file system",
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	695b      	ldr	r3, [r3, #20]
 800d612:	7c1b      	ldrb	r3, [r3, #16]
 800d614:	f003 0301 	and.w	r3, r3, #1
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d106      	bne.n	800d62a <http_init_file+0xbe>
 800d61c:	4b20      	ldr	r3, [pc, #128]	@ (800d6a0 <http_init_file+0x134>)
 800d61e:	f640 125b 	movw	r2, #2395	@ 0x95b
 800d622:	4923      	ldr	r1, [pc, #140]	@ (800d6b0 <http_init_file+0x144>)
 800d624:	4820      	ldr	r0, [pc, #128]	@ (800d6a8 <http_init_file+0x13c>)
 800d626:	f00e fc8b 	bl	801bf40 <iprintf>
                (hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0);
#endif /* !LWIP_HTTPD_DYNAMIC_HEADERS */
#if LWIP_HTTPD_SUPPORT_V09
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d032      	beq.n	800d696 <http_init_file+0x12a>
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	695b      	ldr	r3, [r3, #20]
 800d634:	7c1b      	ldrb	r3, [r3, #16]
 800d636:	f003 0301 	and.w	r3, r3, #1
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d02b      	beq.n	800d696 <http_init_file+0x12a>
      /* HTTP/0.9 responses are sent without HTTP header,
         search for the end of the header. */
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	6998      	ldr	r0, [r3, #24]
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d646:	461a      	mov	r2, r3
 800d648:	491a      	ldr	r1, [pc, #104]	@ (800d6b4 <http_init_file+0x148>)
 800d64a:	f000 fa3a 	bl	800dac2 <lwip_strnstr>
 800d64e:	61b8      	str	r0, [r7, #24]
      if (file_start != NULL) {
 800d650:	69bb      	ldr	r3, [r7, #24]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d01f      	beq.n	800d696 <http_init_file+0x12a>
        int diff = file_start + 4 - hs->file;
 800d656:	69bb      	ldr	r3, [r7, #24]
 800d658:	1d1a      	adds	r2, r3, #4
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	699b      	ldr	r3, [r3, #24]
 800d65e:	1ad3      	subs	r3, r2, r3
 800d660:	617b      	str	r3, [r7, #20]
        hs->file += diff;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	699a      	ldr	r2, [r3, #24]
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	441a      	add	r2, r3
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	619a      	str	r2, [r3, #24]
        hs->left -= (u32_t)diff;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	1ad2      	subs	r2, r2, r3
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	625a      	str	r2, [r3, #36]	@ 0x24
 800d67a:	e00c      	b.n	800d696 <http_init_file+0x12a>
      }
    }
#endif /* LWIP_HTTPD_SUPPORT_V09*/
  } else {
    hs->handle = NULL;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	2200      	movs	r2, #0
 800d680:	615a      	str	r2, [r3, #20]
    hs->file = NULL;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	2200      	movs	r2, #0
 800d686:	619a      	str	r2, [r3, #24]
    hs->left = 0;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	2200      	movs	r2, #0
 800d68c:	625a      	str	r2, [r3, #36]	@ 0x24
    hs->retries = 0;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	2200      	movs	r2, #0
 800d692:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        hs->keepalive = 0;
      }
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  return ERR_OK;
 800d696:	2300      	movs	r3, #0
}
 800d698:	4618      	mov	r0, r3
 800d69a:	3720      	adds	r7, #32
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}
 800d6a0:	0801e518 	.word	0x0801e518
 800d6a4:	0801e648 	.word	0x0801e648
 800d6a8:	0801e544 	.word	0x0801e544
 800d6ac:	0801e65c 	.word	0x0801e65c
 800d6b0:	0801e67c 	.word	0x0801e67c
 800d6b4:	0801e640 	.word	0x0801e640

0800d6b8 <http_err>:
 * The pcb had an error and is already deallocated.
 * The argument might still be valid (if != NULL).
 */
static void
http_err(void *arg, err_t err)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b084      	sub	sp, #16
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	460b      	mov	r3, r1
 800d6c2:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err);

  LWIP_DEBUGF(HTTPD_DEBUG, ("http_err: %s\n", lwip_strerr(err)));

  if (hs != NULL) {
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d002      	beq.n	800d6d4 <http_err+0x1c>
    http_state_free(hs);
 800d6ce:	68f8      	ldr	r0, [r7, #12]
 800d6d0:	f7fe ff16 	bl	800c500 <http_state_free>
  }
}
 800d6d4:	bf00      	nop
 800d6d6:	3710      	adds	r7, #16
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <http_sent>:
 * Data has been sent and acknowledged by the remote host.
 * This means that more data can be sent.
 */
static err_t
http_sent(void *arg, struct altcp_pcb *pcb, u16_t len)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b086      	sub	sp, #24
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	60f8      	str	r0, [r7, #12]
 800d6e4:	60b9      	str	r1, [r7, #8]
 800d6e6:	4613      	mov	r3, r2
 800d6e8:	80fb      	strh	r3, [r7, #6]
  struct http_state *hs = (struct http_state *)arg;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	617b      	str	r3, [r7, #20]

  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_sent %p\n", (void *)pcb));

  LWIP_UNUSED_ARG(len);

  if (hs == NULL) {
 800d6ee:	697b      	ldr	r3, [r7, #20]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d101      	bne.n	800d6f8 <http_sent+0x1c>
    return ERR_OK;
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	e008      	b.n	800d70a <http_sent+0x2e>
  }

  hs->retries = 0;
 800d6f8:	697b      	ldr	r3, [r7, #20]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  http_send(pcb, hs);
 800d700:	6979      	ldr	r1, [r7, #20]
 800d702:	68b8      	ldr	r0, [r7, #8]
 800d704:	f7ff fc38 	bl	800cf78 <http_send>

  return ERR_OK;
 800d708:	2300      	movs	r3, #0
}
 800d70a:	4618      	mov	r0, r3
 800d70c:	3718      	adds	r7, #24
 800d70e:	46bd      	mov	sp, r7
 800d710:	bd80      	pop	{r7, pc}

0800d712 <http_poll>:
 *
 * This could be increased, but we don't want to waste resources for bad connections.
 */
static err_t
http_poll(void *arg, struct altcp_pcb *pcb)
{
 800d712:	b580      	push	{r7, lr}
 800d714:	b084      	sub	sp, #16
 800d716:	af00      	add	r7, sp, #0
 800d718:	6078      	str	r0, [r7, #4]
 800d71a:	6039      	str	r1, [r7, #0]
  struct http_state *hs = (struct http_state *)arg;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: pcb=%p hs=%p pcb_state=%s\n",
              (void *)pcb, (void *)hs, tcp_debug_state_str(altcp_dbg_get_tcp_state(pcb))));

  if (hs == NULL) {
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d107      	bne.n	800d736 <http_poll+0x24>
    err_t closed;
    /* arg is null, close. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: arg is NULL, close\n"));
    closed = http_close_conn(pcb, NULL);
 800d726:	2100      	movs	r1, #0
 800d728:	6838      	ldr	r0, [r7, #0]
 800d72a:	f7fe ffa5 	bl	800c678 <http_close_conn>
 800d72e:	4603      	mov	r3, r0
 800d730:	72fb      	strb	r3, [r7, #11]
    if (closed == ERR_MEM) {
      altcp_abort(pcb);
      return ERR_ABRT;
    }
#endif /* LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR */
    return ERR_OK;
 800d732:	2300      	movs	r3, #0
 800d734:	e021      	b.n	800d77a <http_poll+0x68>
  } else {
    hs->retries++;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d73c:	3301      	adds	r3, #1
 800d73e:	b2da      	uxtb	r2, r3
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d74c:	2b04      	cmp	r3, #4
 800d74e:	d105      	bne.n	800d75c <http_poll+0x4a>
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: too many retries, close\n"));
      http_close_conn(pcb, hs);
 800d750:	68f9      	ldr	r1, [r7, #12]
 800d752:	6838      	ldr	r0, [r7, #0]
 800d754:	f7fe ff90 	bl	800c678 <http_close_conn>
      return ERR_OK;
 800d758:	2300      	movs	r3, #0
 800d75a:	e00e      	b.n	800d77a <http_poll+0x68>
    }

    /* If this connection has a file open, try to send some more data. If
     * it has not yet received a GET request, don't do this since it will
     * cause the connection to close immediately. */
    if (hs->handle) {
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	695b      	ldr	r3, [r3, #20]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d009      	beq.n	800d778 <http_poll+0x66>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: try to send more data\n"));
      if (http_send(pcb, hs)) {
 800d764:	68f9      	ldr	r1, [r7, #12]
 800d766:	6838      	ldr	r0, [r7, #0]
 800d768:	f7ff fc06 	bl	800cf78 <http_send>
 800d76c:	4603      	mov	r3, r0
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d002      	beq.n	800d778 <http_poll+0x66>
        /* If we wrote anything to be sent, go ahead and send it now. */
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("tcp_output\n"));
        altcp_output(pcb);
 800d772:	6838      	ldr	r0, [r7, #0]
 800d774:	f007 fc76 	bl	8015064 <tcp_output>
      }
    }
  }

  return ERR_OK;
 800d778:	2300      	movs	r3, #0
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3710      	adds	r7, #16
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
	...

0800d784 <http_recv>:
 * Data has been received on this pcb.
 * For HTTP 1.0, this should normally only happen once (if the request fits in one packet).
 */
static err_t
http_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	60f8      	str	r0, [r7, #12]
 800d78c:	60b9      	str	r1, [r7, #8]
 800d78e:	607a      	str	r2, [r7, #4]
 800d790:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: pcb=%p pbuf=%p err=%s\n", (void *)pcb,
              (void *)p, lwip_strerr(err)));

  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 800d796:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d105      	bne.n	800d7aa <http_recv+0x26>
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d002      	beq.n	800d7aa <http_recv+0x26>
 800d7a4:	697b      	ldr	r3, [r7, #20]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d111      	bne.n	800d7ce <http_recv+0x4a>
    /* error or closed by other side? */
    if (p != NULL) {
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d008      	beq.n	800d7c2 <http_recv+0x3e>
      /* Inform TCP that we have taken the data. */
      altcp_recved(pcb, p->tot_len);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	891b      	ldrh	r3, [r3, #8]
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	68b8      	ldr	r0, [r7, #8]
 800d7b8:	f003 f880 	bl	80108bc <tcp_recved>
      pbuf_free(p);
 800d7bc:	6878      	ldr	r0, [r7, #4]
 800d7be:	f002 f815 	bl	800f7ec <pbuf_free>
    }
    if (hs == NULL) {
      /* this should not happen, only to be robust */
      LWIP_DEBUGF(HTTPD_DEBUG, ("Error, http_recv: hs is NULL, close\n"));
    }
    http_close_conn(pcb, hs);
 800d7c2:	6979      	ldr	r1, [r7, #20]
 800d7c4:	68b8      	ldr	r0, [r7, #8]
 800d7c6:	f7fe ff57 	bl	800c678 <http_close_conn>
    return ERR_OK;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	e055      	b.n	800d87a <http_recv+0xf6>
    hs->unrecved_bytes += p->tot_len;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */
  {
    /* Inform TCP that we have taken the data. */
    altcp_recved(pcb, p->tot_len);
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	891b      	ldrh	r3, [r3, #8]
 800d7d2:	4619      	mov	r1, r3
 800d7d4:	68b8      	ldr	r0, [r7, #8]
 800d7d6:	f003 f871 	bl	80108bc <tcp_recved>
    }
    return ERR_OK;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
  {
    if (hs->handle == NULL) {
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	695b      	ldr	r3, [r3, #20]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d147      	bne.n	800d872 <http_recv+0xee>
      err_t parsed = http_parse_request(p, hs, pcb);
 800d7e2:	68ba      	ldr	r2, [r7, #8]
 800d7e4:	6979      	ldr	r1, [r7, #20]
 800d7e6:	6878      	ldr	r0, [r7, #4]
 800d7e8:	f7ff fc5e 	bl	800d0a8 <http_parse_request>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	74fb      	strb	r3, [r7, #19]
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 800d7f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d015      	beq.n	800d824 <http_recv+0xa0>
 800d7f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d7fc:	f113 0f05 	cmn.w	r3, #5
 800d800:	d010      	beq.n	800d824 <http_recv+0xa0>
 800d802:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d806:	f113 0f10 	cmn.w	r3, #16
 800d80a:	d00b      	beq.n	800d824 <http_recv+0xa0>
 800d80c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d810:	f113 0f08 	cmn.w	r3, #8
 800d814:	d006      	beq.n	800d824 <http_recv+0xa0>
 800d816:	4b1b      	ldr	r3, [pc, #108]	@ (800d884 <http_recv+0x100>)
 800d818:	f640 221c 	movw	r2, #2588	@ 0xa1c
 800d81c:	491a      	ldr	r1, [pc, #104]	@ (800d888 <http_recv+0x104>)
 800d81e:	481b      	ldr	r0, [pc, #108]	@ (800d88c <http_recv+0x108>)
 800d820:	f00e fb8e 	bl	801bf40 <iprintf>
                  || parsed == ERR_INPROGRESS || parsed == ERR_ARG || parsed == ERR_USE);
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
      if (parsed != ERR_INPROGRESS) {
 800d824:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d828:	f113 0f05 	cmn.w	r3, #5
 800d82c:	d00b      	beq.n	800d846 <http_recv+0xc2>
        /* request fully parsed or error */
        if (hs->req != NULL) {
 800d82e:	697b      	ldr	r3, [r7, #20]
 800d830:	6a1b      	ldr	r3, [r3, #32]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d007      	beq.n	800d846 <http_recv+0xc2>
          pbuf_free(hs->req);
 800d836:	697b      	ldr	r3, [r7, #20]
 800d838:	6a1b      	ldr	r3, [r3, #32]
 800d83a:	4618      	mov	r0, r3
 800d83c:	f001 ffd6 	bl	800f7ec <pbuf_free>
          hs->req = NULL;
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	2200      	movs	r2, #0
 800d844:	621a      	str	r2, [r3, #32]
        }
      }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
      pbuf_free(p);
 800d846:	6878      	ldr	r0, [r7, #4]
 800d848:	f001 ffd0 	bl	800f7ec <pbuf_free>
      if (parsed == ERR_OK) {
 800d84c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d104      	bne.n	800d85e <http_recv+0xda>
#if LWIP_HTTPD_SUPPORT_POST
        if (hs->post_content_len_left == 0)
#endif /* LWIP_HTTPD_SUPPORT_POST */
        {
          LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: data %p len %"S32_F"\n", (const void *)hs->file, hs->left));
          http_send(pcb, hs);
 800d854:	6979      	ldr	r1, [r7, #20]
 800d856:	68b8      	ldr	r0, [r7, #8]
 800d858:	f7ff fb8e 	bl	800cf78 <http_send>
 800d85c:	e00c      	b.n	800d878 <http_recv+0xf4>
        }
      } else if (parsed == ERR_ARG) {
 800d85e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d862:	f113 0f10 	cmn.w	r3, #16
 800d866:	d107      	bne.n	800d878 <http_recv+0xf4>
        /* @todo: close on ERR_USE? */
        http_close_conn(pcb, hs);
 800d868:	6979      	ldr	r1, [r7, #20]
 800d86a:	68b8      	ldr	r0, [r7, #8]
 800d86c:	f7fe ff04 	bl	800c678 <http_close_conn>
 800d870:	e002      	b.n	800d878 <http_recv+0xf4>
      }
    } else {
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_recv: already sending data\n"));
      /* already sending but still receiving data, we might want to RST here? */
      pbuf_free(p);
 800d872:	6878      	ldr	r0, [r7, #4]
 800d874:	f001 ffba 	bl	800f7ec <pbuf_free>
    }
  }
  return ERR_OK;
 800d878:	2300      	movs	r3, #0
}
 800d87a:	4618      	mov	r0, r3
 800d87c:	3718      	adds	r7, #24
 800d87e:	46bd      	mov	sp, r7
 800d880:	bd80      	pop	{r7, pc}
 800d882:	bf00      	nop
 800d884:	0801e518 	.word	0x0801e518
 800d888:	0801e6a8 	.word	0x0801e6a8
 800d88c:	0801e544 	.word	0x0801e544

0800d890 <http_accept>:
/**
 * A new incoming connection has been accepted.
 */
static err_t
http_accept(void *arg, struct altcp_pcb *pcb, err_t err)
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b086      	sub	sp, #24
 800d894:	af00      	add	r7, sp, #0
 800d896:	60f8      	str	r0, [r7, #12]
 800d898:	60b9      	str	r1, [r7, #8]
 800d89a:	4613      	mov	r3, r2
 800d89c:	71fb      	strb	r3, [r7, #7]
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 800d89e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d102      	bne.n	800d8ac <http_accept+0x1c>
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d102      	bne.n	800d8b2 <http_accept+0x22>
    return ERR_VAL;
 800d8ac:	f06f 0305 	mvn.w	r3, #5
 800d8b0:	e025      	b.n	800d8fe <http_accept+0x6e>
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 800d8b2:	2101      	movs	r1, #1
 800d8b4:	68b8      	ldr	r0, [r7, #8]
 800d8b6:	f003 fcd2 	bl	801125e <tcp_setprio>

  /* Allocate memory for the structure that holds the state of the
     connection - initialized by that function. */
  hs = http_state_alloc();
 800d8ba:	f7fe fde3 	bl	800c484 <http_state_alloc>
 800d8be:	6178      	str	r0, [r7, #20]
  if (hs == NULL) {
 800d8c0:	697b      	ldr	r3, [r7, #20]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d102      	bne.n	800d8cc <http_accept+0x3c>
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept: Out of memory, RST\n"));
    return ERR_MEM;
 800d8c6:	f04f 33ff 	mov.w	r3, #4294967295
 800d8ca:	e018      	b.n	800d8fe <http_accept+0x6e>
  }
  hs->pcb = pcb;
 800d8cc:	697b      	ldr	r3, [r7, #20]
 800d8ce:	68ba      	ldr	r2, [r7, #8]
 800d8d0:	61da      	str	r2, [r3, #28]

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 800d8d2:	6979      	ldr	r1, [r7, #20]
 800d8d4:	68b8      	ldr	r0, [r7, #8]
 800d8d6:	f003 fea7 	bl	8011628 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 800d8da:	490b      	ldr	r1, [pc, #44]	@ (800d908 <http_accept+0x78>)
 800d8dc:	68b8      	ldr	r0, [r7, #8]
 800d8de:	f003 feb5 	bl	801164c <tcp_recv>
  altcp_err(pcb, http_err);
 800d8e2:	490a      	ldr	r1, [pc, #40]	@ (800d90c <http_accept+0x7c>)
 800d8e4:	68b8      	ldr	r0, [r7, #8]
 800d8e6:	f003 fef5 	bl	80116d4 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 800d8ea:	2204      	movs	r2, #4
 800d8ec:	4908      	ldr	r1, [pc, #32]	@ (800d910 <http_accept+0x80>)
 800d8ee:	68b8      	ldr	r0, [r7, #8]
 800d8f0:	f003 ff2a 	bl	8011748 <tcp_poll>
  altcp_sent(pcb, http_sent);
 800d8f4:	4907      	ldr	r1, [pc, #28]	@ (800d914 <http_accept+0x84>)
 800d8f6:	68b8      	ldr	r0, [r7, #8]
 800d8f8:	f003 feca 	bl	8011690 <tcp_sent>

  return ERR_OK;
 800d8fc:	2300      	movs	r3, #0
}
 800d8fe:	4618      	mov	r0, r3
 800d900:	3718      	adds	r7, #24
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}
 800d906:	bf00      	nop
 800d908:	0800d785 	.word	0x0800d785
 800d90c:	0800d6b9 	.word	0x0800d6b9
 800d910:	0800d713 	.word	0x0800d713
 800d914:	0800d6dd 	.word	0x0800d6dd

0800d918 <httpd_init_pcb>:

static void
httpd_init_pcb(struct altcp_pcb *pcb, u16_t port)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b084      	sub	sp, #16
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
 800d920:	460b      	mov	r3, r1
 800d922:	807b      	strh	r3, [r7, #2]
  err_t err;

  if (pcb) {
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d029      	beq.n	800d97e <httpd_init_pcb+0x66>
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 800d92a:	2101      	movs	r1, #1
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f003 fc96 	bl	801125e <tcp_setprio>
    /* set SOF_REUSEADDR here to explicitly bind httpd to multiple interfaces */
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 800d932:	887b      	ldrh	r3, [r7, #2]
 800d934:	461a      	mov	r2, r3
 800d936:	4914      	ldr	r1, [pc, #80]	@ (800d988 <httpd_init_pcb+0x70>)
 800d938:	6878      	ldr	r0, [r7, #4]
 800d93a:	f002 fe1d 	bl	8010578 <tcp_bind>
 800d93e:	4603      	mov	r3, r0
 800d940:	73fb      	strb	r3, [r7, #15]
    LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 800d942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d006      	beq.n	800d958 <httpd_init_pcb+0x40>
 800d94a:	4b10      	ldr	r3, [pc, #64]	@ (800d98c <httpd_init_pcb+0x74>)
 800d94c:	f640 226f 	movw	r2, #2671	@ 0xa6f
 800d950:	490f      	ldr	r1, [pc, #60]	@ (800d990 <httpd_init_pcb+0x78>)
 800d952:	4810      	ldr	r0, [pc, #64]	@ (800d994 <httpd_init_pcb+0x7c>)
 800d954:	f00e faf4 	bl	801bf40 <iprintf>
    pcb = altcp_listen(pcb);
 800d958:	21ff      	movs	r1, #255	@ 0xff
 800d95a:	6878      	ldr	r0, [r7, #4]
 800d95c:	f002 feae 	bl	80106bc <tcp_listen_with_backlog>
 800d960:	6078      	str	r0, [r7, #4]
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d106      	bne.n	800d976 <httpd_init_pcb+0x5e>
 800d968:	4b08      	ldr	r3, [pc, #32]	@ (800d98c <httpd_init_pcb+0x74>)
 800d96a:	f640 2271 	movw	r2, #2673	@ 0xa71
 800d96e:	490a      	ldr	r1, [pc, #40]	@ (800d998 <httpd_init_pcb+0x80>)
 800d970:	4808      	ldr	r0, [pc, #32]	@ (800d994 <httpd_init_pcb+0x7c>)
 800d972:	f00e fae5 	bl	801bf40 <iprintf>
    altcp_accept(pcb, http_accept);
 800d976:	4909      	ldr	r1, [pc, #36]	@ (800d99c <httpd_init_pcb+0x84>)
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f003 fecd 	bl	8011718 <tcp_accept>
  }
}
 800d97e:	bf00      	nop
 800d980:	3710      	adds	r7, #16
 800d982:	46bd      	mov	sp, r7
 800d984:	bd80      	pop	{r7, pc}
 800d986:	bf00      	nop
 800d988:	08020e00 	.word	0x08020e00
 800d98c:	0801e518 	.word	0x0801e518
 800d990:	0801e6d4 	.word	0x0801e6d4
 800d994:	0801e544 	.word	0x0801e544
 800d998:	0801e6f0 	.word	0x0801e6f0
 800d99c:	0800d891 	.word	0x0800d891

0800d9a0 <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b082      	sub	sp, #8
 800d9a4:	af00      	add	r7, sp, #0
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 800d9a6:	202e      	movs	r0, #46	@ 0x2e
 800d9a8:	f003 fe30 	bl	801160c <tcp_new_ip_type>
 800d9ac:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d106      	bne.n	800d9c2 <httpd_init+0x22>
 800d9b4:	4b07      	ldr	r3, [pc, #28]	@ (800d9d4 <httpd_init+0x34>)
 800d9b6:	f640 228a 	movw	r2, #2698	@ 0xa8a
 800d9ba:	4907      	ldr	r1, [pc, #28]	@ (800d9d8 <httpd_init+0x38>)
 800d9bc:	4807      	ldr	r0, [pc, #28]	@ (800d9dc <httpd_init+0x3c>)
 800d9be:	f00e fabf 	bl	801bf40 <iprintf>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 800d9c2:	2150      	movs	r1, #80	@ 0x50
 800d9c4:	6878      	ldr	r0, [r7, #4]
 800d9c6:	f7ff ffa7 	bl	800d918 <httpd_init_pcb>
}
 800d9ca:	bf00      	nop
 800d9cc:	3708      	adds	r7, #8
 800d9ce:	46bd      	mov	sp, r7
 800d9d0:	bd80      	pop	{r7, pc}
 800d9d2:	bf00      	nop
 800d9d4:	0801e518 	.word	0x0801e518
 800d9d8:	0801e710 	.word	0x0801e710
 800d9dc:	0801e544 	.word	0x0801e544

0800d9e0 <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b084      	sub	sp, #16
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	60f8      	str	r0, [r7, #12]
 800d9e8:	60b9      	str	r1, [r7, #8]
 800d9ea:	607a      	str	r2, [r7, #4]
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d106      	bne.n	800da00 <http_set_ssi_handler+0x20>
 800d9f2:	4b14      	ldr	r3, [pc, #80]	@ (800da44 <http_set_ssi_handler+0x64>)
 800d9f4:	f640 22af 	movw	r2, #2735	@ 0xaaf
 800d9f8:	4913      	ldr	r1, [pc, #76]	@ (800da48 <http_set_ssi_handler+0x68>)
 800d9fa:	4814      	ldr	r0, [pc, #80]	@ (800da4c <http_set_ssi_handler+0x6c>)
 800d9fc:	f00e faa0 	bl	801bf40 <iprintf>
  httpd_ssi_handler = ssi_handler;
 800da00:	4a13      	ldr	r2, [pc, #76]	@ (800da50 <http_set_ssi_handler+0x70>)
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	6013      	str	r3, [r2, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 800da06:	68bb      	ldr	r3, [r7, #8]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d106      	bne.n	800da1a <http_set_ssi_handler+0x3a>
 800da0c:	4b0d      	ldr	r3, [pc, #52]	@ (800da44 <http_set_ssi_handler+0x64>)
 800da0e:	f640 22b6 	movw	r2, #2742	@ 0xab6
 800da12:	4910      	ldr	r1, [pc, #64]	@ (800da54 <http_set_ssi_handler+0x74>)
 800da14:	480d      	ldr	r0, [pc, #52]	@ (800da4c <http_set_ssi_handler+0x6c>)
 800da16:	f00e fa93 	bl	801bf40 <iprintf>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	dc06      	bgt.n	800da2e <http_set_ssi_handler+0x4e>
 800da20:	4b08      	ldr	r3, [pc, #32]	@ (800da44 <http_set_ssi_handler+0x64>)
 800da22:	f640 22b7 	movw	r2, #2743	@ 0xab7
 800da26:	490c      	ldr	r1, [pc, #48]	@ (800da58 <http_set_ssi_handler+0x78>)
 800da28:	4808      	ldr	r0, [pc, #32]	@ (800da4c <http_set_ssi_handler+0x6c>)
 800da2a:	f00e fa89 	bl	801bf40 <iprintf>

  httpd_tags = tags;
 800da2e:	4a0b      	ldr	r2, [pc, #44]	@ (800da5c <http_set_ssi_handler+0x7c>)
 800da30:	68bb      	ldr	r3, [r7, #8]
 800da32:	6013      	str	r3, [r2, #0]
  httpd_num_tags = num_tags;
 800da34:	4a0a      	ldr	r2, [pc, #40]	@ (800da60 <http_set_ssi_handler+0x80>)
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	6013      	str	r3, [r2, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 800da3a:	bf00      	nop
 800da3c:	3710      	adds	r7, #16
 800da3e:	46bd      	mov	sp, r7
 800da40:	bd80      	pop	{r7, pc}
 800da42:	bf00      	nop
 800da44:	0801e518 	.word	0x0801e518
 800da48:	0801e72c 	.word	0x0801e72c
 800da4c:	0801e544 	.word	0x0801e544
 800da50:	20003b04 	.word	0x20003b04
 800da54:	0801e744 	.word	0x0801e744
 800da58:	0801e754 	.word	0x0801e754
 800da5c:	20003b0c 	.word	0x20003b0c
 800da60:	20003b08 	.word	0x20003b08

0800da64 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800da64:	b480      	push	{r7}
 800da66:	b083      	sub	sp, #12
 800da68:	af00      	add	r7, sp, #0
 800da6a:	4603      	mov	r3, r0
 800da6c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800da6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800da72:	021b      	lsls	r3, r3, #8
 800da74:	b21a      	sxth	r2, r3
 800da76:	88fb      	ldrh	r3, [r7, #6]
 800da78:	0a1b      	lsrs	r3, r3, #8
 800da7a:	b29b      	uxth	r3, r3
 800da7c:	b21b      	sxth	r3, r3
 800da7e:	4313      	orrs	r3, r2
 800da80:	b21b      	sxth	r3, r3
 800da82:	b29b      	uxth	r3, r3
}
 800da84:	4618      	mov	r0, r3
 800da86:	370c      	adds	r7, #12
 800da88:	46bd      	mov	sp, r7
 800da8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8e:	4770      	bx	lr

0800da90 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800da90:	b480      	push	{r7}
 800da92:	b083      	sub	sp, #12
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	061a      	lsls	r2, r3, #24
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	021b      	lsls	r3, r3, #8
 800daa0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800daa4:	431a      	orrs	r2, r3
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	0a1b      	lsrs	r3, r3, #8
 800daaa:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800daae:	431a      	orrs	r2, r3
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	0e1b      	lsrs	r3, r3, #24
 800dab4:	4313      	orrs	r3, r2
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	370c      	adds	r7, #12
 800daba:	46bd      	mov	sp, r7
 800dabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac0:	4770      	bx	lr

0800dac2 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 800dac2:	b580      	push	{r7, lr}
 800dac4:	b086      	sub	sp, #24
 800dac6:	af00      	add	r7, sp, #0
 800dac8:	60f8      	str	r0, [r7, #12]
 800daca:	60b9      	str	r1, [r7, #8]
 800dacc:	607a      	str	r2, [r7, #4]
  const char *p;
  size_t tokenlen = strlen(token);
 800dace:	68b8      	ldr	r0, [r7, #8]
 800dad0:	f7f2 fbe8 	bl	80002a4 <strlen>
 800dad4:	6138      	str	r0, [r7, #16]
  if (tokenlen == 0) {
 800dad6:	693b      	ldr	r3, [r7, #16]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d101      	bne.n	800dae0 <lwip_strnstr+0x1e>
    return LWIP_CONST_CAST(char *, buffer);
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	e022      	b.n	800db26 <lwip_strnstr+0x64>
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	617b      	str	r3, [r7, #20]
 800dae4:	e012      	b.n	800db0c <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 800dae6:	697b      	ldr	r3, [r7, #20]
 800dae8:	781a      	ldrb	r2, [r3, #0]
 800daea:	68bb      	ldr	r3, [r7, #8]
 800daec:	781b      	ldrb	r3, [r3, #0]
 800daee:	429a      	cmp	r2, r3
 800daf0:	d109      	bne.n	800db06 <lwip_strnstr+0x44>
 800daf2:	693a      	ldr	r2, [r7, #16]
 800daf4:	68b9      	ldr	r1, [r7, #8]
 800daf6:	6978      	ldr	r0, [r7, #20]
 800daf8:	f00e fbdf 	bl	801c2ba <strncmp>
 800dafc:	4603      	mov	r3, r0
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d101      	bne.n	800db06 <lwip_strnstr+0x44>
      return LWIP_CONST_CAST(char *, p);
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	e00f      	b.n	800db26 <lwip_strnstr+0x64>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	3301      	adds	r3, #1
 800db0a:	617b      	str	r3, [r7, #20]
 800db0c:	697b      	ldr	r3, [r7, #20]
 800db0e:	781b      	ldrb	r3, [r3, #0]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d007      	beq.n	800db24 <lwip_strnstr+0x62>
 800db14:	697a      	ldr	r2, [r7, #20]
 800db16:	693b      	ldr	r3, [r7, #16]
 800db18:	441a      	add	r2, r3
 800db1a:	68f9      	ldr	r1, [r7, #12]
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	440b      	add	r3, r1
 800db20:	429a      	cmp	r2, r3
 800db22:	d9e0      	bls.n	800dae6 <lwip_strnstr+0x24>
    }
  }
  return NULL;
 800db24:	2300      	movs	r3, #0
}
 800db26:	4618      	mov	r0, r3
 800db28:	3718      	adds	r7, #24
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}

0800db2e <lwip_stricmp>:
 * lwIP default implementation for stricmp() non-standard function.
 * This can be \#defined to stricmp() depending on your platform port.
 */
int
lwip_stricmp(const char *str1, const char *str2)
{
 800db2e:	b480      	push	{r7}
 800db30:	b085      	sub	sp, #20
 800db32:	af00      	add	r7, sp, #0
 800db34:	6078      	str	r0, [r7, #4]
 800db36:	6039      	str	r1, [r7, #0]
  char c1, c2;

  do {
    c1 = *str1++;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	1c5a      	adds	r2, r3, #1
 800db3c:	607a      	str	r2, [r7, #4]
 800db3e:	781b      	ldrb	r3, [r3, #0]
 800db40:	73fb      	strb	r3, [r7, #15]
    c2 = *str2++;
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	1c5a      	adds	r2, r3, #1
 800db46:	603a      	str	r2, [r7, #0]
 800db48:	781b      	ldrb	r3, [r3, #0]
 800db4a:	73bb      	strb	r3, [r7, #14]
    if (c1 != c2) {
 800db4c:	7bfa      	ldrb	r2, [r7, #15]
 800db4e:	7bbb      	ldrb	r3, [r7, #14]
 800db50:	429a      	cmp	r2, r3
 800db52:	d016      	beq.n	800db82 <lwip_stricmp+0x54>
      char c1_upc = c1 | 0x20;
 800db54:	7bfb      	ldrb	r3, [r7, #15]
 800db56:	f043 0320 	orr.w	r3, r3, #32
 800db5a:	737b      	strb	r3, [r7, #13]
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 800db5c:	7b7b      	ldrb	r3, [r7, #13]
 800db5e:	2b60      	cmp	r3, #96	@ 0x60
 800db60:	d90c      	bls.n	800db7c <lwip_stricmp+0x4e>
 800db62:	7b7b      	ldrb	r3, [r7, #13]
 800db64:	2b7a      	cmp	r3, #122	@ 0x7a
 800db66:	d809      	bhi.n	800db7c <lwip_stricmp+0x4e>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
 800db68:	7bbb      	ldrb	r3, [r7, #14]
 800db6a:	f043 0320 	orr.w	r3, r3, #32
 800db6e:	733b      	strb	r3, [r7, #12]
        if (c1_upc != c2_upc) {
 800db70:	7b7a      	ldrb	r2, [r7, #13]
 800db72:	7b3b      	ldrb	r3, [r7, #12]
 800db74:	429a      	cmp	r2, r3
 800db76:	d003      	beq.n	800db80 <lwip_stricmp+0x52>
          /* still not equal */
          /* don't care for < or > */
          return 1;
 800db78:	2301      	movs	r3, #1
 800db7a:	e006      	b.n	800db8a <lwip_stricmp+0x5c>
        }
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
 800db7c:	2301      	movs	r3, #1
 800db7e:	e004      	b.n	800db8a <lwip_stricmp+0x5c>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 800db80:	bf00      	nop
      }
    }
  } while (c1 != 0);
 800db82:	7bfb      	ldrb	r3, [r7, #15]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d1d7      	bne.n	800db38 <lwip_stricmp+0xa>
  return 0;
 800db88:	2300      	movs	r3, #0
}
 800db8a:	4618      	mov	r0, r3
 800db8c:	3714      	adds	r7, #20
 800db8e:	46bd      	mov	sp, r7
 800db90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db94:	4770      	bx	lr

0800db96 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 800db96:	b480      	push	{r7}
 800db98:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 800db9a:	bf00      	nop
 800db9c:	46bd      	mov	sp, r7
 800db9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba2:	4770      	bx	lr

0800dba4 <dns_setserver>:
 * @param numdns the index of the DNS server to set must be < DNS_MAX_SERVERS
 * @param dnsserver IP address of the DNS server to set
 */
void
dns_setserver(u8_t numdns, const ip_addr_t *dnsserver)
{
 800dba4:	b480      	push	{r7}
 800dba6:	b083      	sub	sp, #12
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	4603      	mov	r3, r0
 800dbac:	6039      	str	r1, [r7, #0]
 800dbae:	71fb      	strb	r3, [r7, #7]
  if (numdns < DNS_MAX_SERVERS) {
 800dbb0:	79fb      	ldrb	r3, [r7, #7]
 800dbb2:	2b01      	cmp	r3, #1
 800dbb4:	d80f      	bhi.n	800dbd6 <dns_setserver+0x32>
    if (dnsserver != NULL) {
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d006      	beq.n	800dbca <dns_setserver+0x26>
      dns_servers[numdns] = (*dnsserver);
 800dbbc:	79fb      	ldrb	r3, [r7, #7]
 800dbbe:	4909      	ldr	r1, [pc, #36]	@ (800dbe4 <dns_setserver+0x40>)
 800dbc0:	683a      	ldr	r2, [r7, #0]
 800dbc2:	6812      	ldr	r2, [r2, #0]
 800dbc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    } else {
      dns_servers[numdns] = *IP_ADDR_ANY;
    }
  }
}
 800dbc8:	e005      	b.n	800dbd6 <dns_setserver+0x32>
      dns_servers[numdns] = *IP_ADDR_ANY;
 800dbca:	79fb      	ldrb	r3, [r7, #7]
 800dbcc:	4905      	ldr	r1, [pc, #20]	@ (800dbe4 <dns_setserver+0x40>)
 800dbce:	4a06      	ldr	r2, [pc, #24]	@ (800dbe8 <dns_setserver+0x44>)
 800dbd0:	6812      	ldr	r2, [r2, #0]
 800dbd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800dbd6:	bf00      	nop
 800dbd8:	370c      	adds	r7, #12
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe0:	4770      	bx	lr
 800dbe2:	bf00      	nop
 800dbe4:	20003f9c 	.word	0x20003f9c
 800dbe8:	08020e00 	.word	0x08020e00

0800dbec <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 800dbec:	b580      	push	{r7, lr}
 800dbee:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 800dbf0:	f000 faa8 	bl	800e144 <dns_check_entries>
}
 800dbf4:	bf00      	nop
 800dbf6:	bd80      	pop	{r7, pc}

0800dbf8 <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 800dbf8:	b580      	push	{r7, lr}
 800dbfa:	b090      	sub	sp, #64	@ 0x40
 800dbfc:	af00      	add	r7, sp, #0
 800dbfe:	4603      	mov	r3, r0
 800dc00:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 800dc02:	79fa      	ldrb	r2, [r7, #7]
 800dc04:	4613      	mov	r3, r2
 800dc06:	011b      	lsls	r3, r3, #4
 800dc08:	4413      	add	r3, r2
 800dc0a:	011b      	lsls	r3, r3, #4
 800dc0c:	4a6c      	ldr	r2, [pc, #432]	@ (800ddc0 <dns_send+0x1c8>)
 800dc0e:	4413      	add	r3, r2
 800dc10:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 800dc12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc14:	7adb      	ldrb	r3, [r3, #11]
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d906      	bls.n	800dc28 <dns_send+0x30>
 800dc1a:	4b6a      	ldr	r3, [pc, #424]	@ (800ddc4 <dns_send+0x1cc>)
 800dc1c:	f240 320d 	movw	r2, #781	@ 0x30d
 800dc20:	4969      	ldr	r1, [pc, #420]	@ (800ddc8 <dns_send+0x1d0>)
 800dc22:	486a      	ldr	r0, [pc, #424]	@ (800ddcc <dns_send+0x1d4>)
 800dc24:	f00e f98c 	bl	801bf40 <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 800dc28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc2a:	7adb      	ldrb	r3, [r3, #11]
 800dc2c:	461a      	mov	r2, r3
 800dc2e:	4b68      	ldr	r3, [pc, #416]	@ (800ddd0 <dns_send+0x1d8>)
 800dc30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d109      	bne.n	800dc4c <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 800dc38:	79fb      	ldrb	r3, [r7, #7]
 800dc3a:	2100      	movs	r1, #0
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	f000 f8cb 	bl	800ddd8 <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 800dc42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc44:	2200      	movs	r2, #0
 800dc46:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	e0b4      	b.n	800ddb6 <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 800dc4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc4e:	3310      	adds	r3, #16
 800dc50:	4618      	mov	r0, r3
 800dc52:	f7f2 fb27 	bl	80002a4 <strlen>
 800dc56:	4603      	mov	r3, r0
 800dc58:	b29b      	uxth	r3, r3
 800dc5a:	3312      	adds	r3, #18
 800dc5c:	b29b      	uxth	r3, r3
 800dc5e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800dc62:	4619      	mov	r1, r3
 800dc64:	2036      	movs	r0, #54	@ 0x36
 800dc66:	f001 fadb 	bl	800f220 <pbuf_alloc>
 800dc6a:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 800dc6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	f000 8095 	beq.w	800dd9e <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 800dc74:	f107 0310 	add.w	r3, r7, #16
 800dc78:	220c      	movs	r2, #12
 800dc7a:	2100      	movs	r1, #0
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	f00e fb07 	bl	801c290 <memset>
    hdr.id = lwip_htons(entry->txid);
 800dc82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc84:	891b      	ldrh	r3, [r3, #8]
 800dc86:	4618      	mov	r0, r3
 800dc88:	f7ff feec 	bl	800da64 <lwip_htons>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 800dc90:	2301      	movs	r3, #1
 800dc92:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 800dc94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dc98:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 800dc9a:	f107 0310 	add.w	r3, r7, #16
 800dc9e:	220c      	movs	r2, #12
 800dca0:	4619      	mov	r1, r3
 800dca2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dca4:	f002 f844 	bl	800fd30 <pbuf_take>
    hostname = entry->name;
 800dca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcaa:	3310      	adds	r3, #16
 800dcac:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 800dcae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb0:	3b01      	subs	r3, #1
 800dcb2:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 800dcb4:	230c      	movs	r3, #12
 800dcb6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 800dcb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcba:	3301      	adds	r3, #1
 800dcbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 800dcbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcc0:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800dcc8:	e007      	b.n	800dcda <dns_send+0xe2>
        ++n;
 800dcca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dcce:	3301      	adds	r3, #1
 800dcd0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800dcd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd6:	3301      	adds	r3, #1
 800dcd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dcda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	2b2e      	cmp	r3, #46	@ 0x2e
 800dce0:	d003      	beq.n	800dcea <dns_send+0xf2>
 800dce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dce4:	781b      	ldrb	r3, [r3, #0]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d1ef      	bne.n	800dcca <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 800dcea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dcec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcee:	1ad3      	subs	r3, r2, r3
 800dcf0:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 800dcf2:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800dcf4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dcf8:	4413      	add	r3, r2
 800dcfa:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800dcfe:	4293      	cmp	r3, r2
 800dd00:	dc53      	bgt.n	800ddaa <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 800dd02:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800dd06:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dd08:	4619      	mov	r1, r3
 800dd0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dd0c:	f002 f924 	bl	800ff58 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 800dd10:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dd12:	3301      	adds	r3, #1
 800dd14:	b29b      	uxth	r3, r3
 800dd16:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800dd18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dd1a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dd1c:	f002 f880 	bl	800fe20 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 800dd20:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dd24:	b29a      	uxth	r2, r3
 800dd26:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dd28:	4413      	add	r3, r2
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	3301      	adds	r3, #1
 800dd2e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 800dd30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd32:	781b      	ldrb	r3, [r3, #0]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d1bf      	bne.n	800dcb8 <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 800dd38:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	4619      	mov	r1, r3
 800dd3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dd40:	f002 f90a 	bl	800ff58 <pbuf_put_at>
    query_idx++;
 800dd44:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dd46:	3301      	adds	r3, #1
 800dd48:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 800dd4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dd4e:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 800dd50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dd54:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 800dd56:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dd58:	f107 010c 	add.w	r1, r7, #12
 800dd5c:	2204      	movs	r2, #4
 800dd5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dd60:	f002 f85e 	bl	800fe20 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 800dd64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd66:	7bdb      	ldrb	r3, [r3, #15]
 800dd68:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 800dd6c:	2335      	movs	r3, #53	@ 0x35
 800dd6e:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 800dd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd72:	7adb      	ldrb	r3, [r3, #11]
 800dd74:	009b      	lsls	r3, r3, #2
 800dd76:	4a16      	ldr	r2, [pc, #88]	@ (800ddd0 <dns_send+0x1d8>)
 800dd78:	4413      	add	r3, r2
 800dd7a:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800dd7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800dd80:	4a14      	ldr	r2, [pc, #80]	@ (800ddd4 <dns_send+0x1dc>)
 800dd82:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800dd86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dd88:	69fa      	ldr	r2, [r7, #28]
 800dd8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd8c:	f008 fc58 	bl	8016640 <udp_sendto>
 800dd90:	4603      	mov	r3, r0
 800dd92:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 800dd96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dd98:	f001 fd28 	bl	800f7ec <pbuf_free>
 800dd9c:	e002      	b.n	800dda4 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 800dd9e:	23ff      	movs	r3, #255	@ 0xff
 800dda0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 800dda4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800dda8:	e005      	b.n	800ddb6 <dns_send+0x1be>
        goto overflow_return;
 800ddaa:	bf00      	nop
overflow_return:
  pbuf_free(p);
 800ddac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ddae:	f001 fd1d 	bl	800f7ec <pbuf_free>
  return ERR_VAL;
 800ddb2:	f06f 0305 	mvn.w	r3, #5
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3740      	adds	r7, #64	@ 0x40
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	20003b2c 	.word	0x20003b2c
 800ddc4:	0801e798 	.word	0x0801e798
 800ddc8:	0801e7ac 	.word	0x0801e7ac
 800ddcc:	0801e7c4 	.word	0x0801e7c4
 800ddd0:	20003f9c 	.word	0x20003f9c
 800ddd4:	20003b1c 	.word	0x20003b1c

0800ddd8 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 800ddd8:	b590      	push	{r4, r7, lr}
 800ddda:	b085      	sub	sp, #20
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	4603      	mov	r3, r0
 800dde0:	6039      	str	r1, [r7, #0]
 800dde2:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800dde4:	2300      	movs	r3, #0
 800dde6:	73fb      	strb	r3, [r7, #15]
 800dde8:	e03d      	b.n	800de66 <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 800ddea:	7bfa      	ldrb	r2, [r7, #15]
 800ddec:	4957      	ldr	r1, [pc, #348]	@ (800df4c <dns_call_found+0x174>)
 800ddee:	4613      	mov	r3, r2
 800ddf0:	005b      	lsls	r3, r3, #1
 800ddf2:	4413      	add	r3, r2
 800ddf4:	009b      	lsls	r3, r3, #2
 800ddf6:	440b      	add	r3, r1
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d030      	beq.n	800de60 <dns_call_found+0x88>
 800ddfe:	7bfa      	ldrb	r2, [r7, #15]
 800de00:	4952      	ldr	r1, [pc, #328]	@ (800df4c <dns_call_found+0x174>)
 800de02:	4613      	mov	r3, r2
 800de04:	005b      	lsls	r3, r3, #1
 800de06:	4413      	add	r3, r2
 800de08:	009b      	lsls	r3, r3, #2
 800de0a:	440b      	add	r3, r1
 800de0c:	3308      	adds	r3, #8
 800de0e:	781b      	ldrb	r3, [r3, #0]
 800de10:	79fa      	ldrb	r2, [r7, #7]
 800de12:	429a      	cmp	r2, r3
 800de14:	d124      	bne.n	800de60 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 800de16:	7bfa      	ldrb	r2, [r7, #15]
 800de18:	494c      	ldr	r1, [pc, #304]	@ (800df4c <dns_call_found+0x174>)
 800de1a:	4613      	mov	r3, r2
 800de1c:	005b      	lsls	r3, r3, #1
 800de1e:	4413      	add	r3, r2
 800de20:	009b      	lsls	r3, r3, #2
 800de22:	440b      	add	r3, r1
 800de24:	681c      	ldr	r4, [r3, #0]
 800de26:	79fa      	ldrb	r2, [r7, #7]
 800de28:	4613      	mov	r3, r2
 800de2a:	011b      	lsls	r3, r3, #4
 800de2c:	4413      	add	r3, r2
 800de2e:	011b      	lsls	r3, r3, #4
 800de30:	3310      	adds	r3, #16
 800de32:	4a47      	ldr	r2, [pc, #284]	@ (800df50 <dns_call_found+0x178>)
 800de34:	1898      	adds	r0, r3, r2
 800de36:	7bfa      	ldrb	r2, [r7, #15]
 800de38:	4944      	ldr	r1, [pc, #272]	@ (800df4c <dns_call_found+0x174>)
 800de3a:	4613      	mov	r3, r2
 800de3c:	005b      	lsls	r3, r3, #1
 800de3e:	4413      	add	r3, r2
 800de40:	009b      	lsls	r3, r3, #2
 800de42:	440b      	add	r3, r1
 800de44:	3304      	adds	r3, #4
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	461a      	mov	r2, r3
 800de4a:	6839      	ldr	r1, [r7, #0]
 800de4c:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 800de4e:	7bfa      	ldrb	r2, [r7, #15]
 800de50:	493e      	ldr	r1, [pc, #248]	@ (800df4c <dns_call_found+0x174>)
 800de52:	4613      	mov	r3, r2
 800de54:	005b      	lsls	r3, r3, #1
 800de56:	4413      	add	r3, r2
 800de58:	009b      	lsls	r3, r3, #2
 800de5a:	440b      	add	r3, r1
 800de5c:	2200      	movs	r2, #0
 800de5e:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800de60:	7bfb      	ldrb	r3, [r7, #15]
 800de62:	3301      	adds	r3, #1
 800de64:	73fb      	strb	r3, [r7, #15]
 800de66:	7bfb      	ldrb	r3, [r7, #15]
 800de68:	2b03      	cmp	r3, #3
 800de6a:	d9be      	bls.n	800ddea <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800de6c:	2300      	movs	r3, #0
 800de6e:	73fb      	strb	r3, [r7, #15]
 800de70:	e031      	b.n	800ded6 <dns_call_found+0xfe>
    if (i == idx) {
 800de72:	7bfa      	ldrb	r2, [r7, #15]
 800de74:	79fb      	ldrb	r3, [r7, #7]
 800de76:	429a      	cmp	r2, r3
 800de78:	d029      	beq.n	800dece <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 800de7a:	7bfa      	ldrb	r2, [r7, #15]
 800de7c:	4934      	ldr	r1, [pc, #208]	@ (800df50 <dns_call_found+0x178>)
 800de7e:	4613      	mov	r3, r2
 800de80:	011b      	lsls	r3, r3, #4
 800de82:	4413      	add	r3, r2
 800de84:	011b      	lsls	r3, r3, #4
 800de86:	440b      	add	r3, r1
 800de88:	330a      	adds	r3, #10
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	2b02      	cmp	r3, #2
 800de8e:	d11f      	bne.n	800ded0 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 800de90:	7bfa      	ldrb	r2, [r7, #15]
 800de92:	492f      	ldr	r1, [pc, #188]	@ (800df50 <dns_call_found+0x178>)
 800de94:	4613      	mov	r3, r2
 800de96:	011b      	lsls	r3, r3, #4
 800de98:	4413      	add	r3, r2
 800de9a:	011b      	lsls	r3, r3, #4
 800de9c:	440b      	add	r3, r1
 800de9e:	330f      	adds	r3, #15
 800dea0:	7819      	ldrb	r1, [r3, #0]
 800dea2:	79fa      	ldrb	r2, [r7, #7]
 800dea4:	482a      	ldr	r0, [pc, #168]	@ (800df50 <dns_call_found+0x178>)
 800dea6:	4613      	mov	r3, r2
 800dea8:	011b      	lsls	r3, r3, #4
 800deaa:	4413      	add	r3, r2
 800deac:	011b      	lsls	r3, r3, #4
 800deae:	4403      	add	r3, r0
 800deb0:	330f      	adds	r3, #15
 800deb2:	781b      	ldrb	r3, [r3, #0]
 800deb4:	4299      	cmp	r1, r3
 800deb6:	d10b      	bne.n	800ded0 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800deb8:	79fa      	ldrb	r2, [r7, #7]
 800deba:	4925      	ldr	r1, [pc, #148]	@ (800df50 <dns_call_found+0x178>)
 800debc:	4613      	mov	r3, r2
 800debe:	011b      	lsls	r3, r3, #4
 800dec0:	4413      	add	r3, r2
 800dec2:	011b      	lsls	r3, r3, #4
 800dec4:	440b      	add	r3, r1
 800dec6:	330f      	adds	r3, #15
 800dec8:	2204      	movs	r2, #4
 800deca:	701a      	strb	r2, [r3, #0]
        break;
 800decc:	e006      	b.n	800dedc <dns_call_found+0x104>
      continue; /* only check other requests */
 800dece:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800ded0:	7bfb      	ldrb	r3, [r7, #15]
 800ded2:	3301      	adds	r3, #1
 800ded4:	73fb      	strb	r3, [r7, #15]
 800ded6:	7bfb      	ldrb	r3, [r7, #15]
 800ded8:	2b03      	cmp	r3, #3
 800deda:	d9ca      	bls.n	800de72 <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 800dedc:	79fa      	ldrb	r2, [r7, #7]
 800dede:	491c      	ldr	r1, [pc, #112]	@ (800df50 <dns_call_found+0x178>)
 800dee0:	4613      	mov	r3, r2
 800dee2:	011b      	lsls	r3, r3, #4
 800dee4:	4413      	add	r3, r2
 800dee6:	011b      	lsls	r3, r3, #4
 800dee8:	440b      	add	r3, r1
 800deea:	330f      	adds	r3, #15
 800deec:	781b      	ldrb	r3, [r3, #0]
 800deee:	2b03      	cmp	r3, #3
 800def0:	d827      	bhi.n	800df42 <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 800def2:	79fa      	ldrb	r2, [r7, #7]
 800def4:	4916      	ldr	r1, [pc, #88]	@ (800df50 <dns_call_found+0x178>)
 800def6:	4613      	mov	r3, r2
 800def8:	011b      	lsls	r3, r3, #4
 800defa:	4413      	add	r3, r2
 800defc:	011b      	lsls	r3, r3, #4
 800defe:	440b      	add	r3, r1
 800df00:	330f      	adds	r3, #15
 800df02:	781b      	ldrb	r3, [r3, #0]
 800df04:	461a      	mov	r2, r3
 800df06:	4b13      	ldr	r3, [pc, #76]	@ (800df54 <dns_call_found+0x17c>)
 800df08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df0c:	4618      	mov	r0, r3
 800df0e:	f008 fdbf 	bl	8016a90 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800df12:	79fa      	ldrb	r2, [r7, #7]
 800df14:	490e      	ldr	r1, [pc, #56]	@ (800df50 <dns_call_found+0x178>)
 800df16:	4613      	mov	r3, r2
 800df18:	011b      	lsls	r3, r3, #4
 800df1a:	4413      	add	r3, r2
 800df1c:	011b      	lsls	r3, r3, #4
 800df1e:	440b      	add	r3, r1
 800df20:	330f      	adds	r3, #15
 800df22:	781b      	ldrb	r3, [r3, #0]
 800df24:	4619      	mov	r1, r3
 800df26:	4b0b      	ldr	r3, [pc, #44]	@ (800df54 <dns_call_found+0x17c>)
 800df28:	2200      	movs	r2, #0
 800df2a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800df2e:	79fa      	ldrb	r2, [r7, #7]
 800df30:	4907      	ldr	r1, [pc, #28]	@ (800df50 <dns_call_found+0x178>)
 800df32:	4613      	mov	r3, r2
 800df34:	011b      	lsls	r3, r3, #4
 800df36:	4413      	add	r3, r2
 800df38:	011b      	lsls	r3, r3, #4
 800df3a:	440b      	add	r3, r1
 800df3c:	330f      	adds	r3, #15
 800df3e:	2204      	movs	r2, #4
 800df40:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 800df42:	bf00      	nop
 800df44:	3714      	adds	r7, #20
 800df46:	46bd      	mov	sp, r7
 800df48:	bd90      	pop	{r4, r7, pc}
 800df4a:	bf00      	nop
 800df4c:	20003f6c 	.word	0x20003f6c
 800df50:	20003b2c 	.word	0x20003b2c
 800df54:	20003b1c 	.word	0x20003b1c

0800df58 <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b082      	sub	sp, #8
 800df5c:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 800df5e:	f00d fa97 	bl	801b490 <rand>
 800df62:	4603      	mov	r3, r0
 800df64:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800df66:	2300      	movs	r3, #0
 800df68:	71fb      	strb	r3, [r7, #7]
 800df6a:	e01a      	b.n	800dfa2 <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800df6c:	79fa      	ldrb	r2, [r7, #7]
 800df6e:	4911      	ldr	r1, [pc, #68]	@ (800dfb4 <dns_create_txid+0x5c>)
 800df70:	4613      	mov	r3, r2
 800df72:	011b      	lsls	r3, r3, #4
 800df74:	4413      	add	r3, r2
 800df76:	011b      	lsls	r3, r3, #4
 800df78:	440b      	add	r3, r1
 800df7a:	330a      	adds	r3, #10
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	2b02      	cmp	r3, #2
 800df80:	d10c      	bne.n	800df9c <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 800df82:	79fa      	ldrb	r2, [r7, #7]
 800df84:	490b      	ldr	r1, [pc, #44]	@ (800dfb4 <dns_create_txid+0x5c>)
 800df86:	4613      	mov	r3, r2
 800df88:	011b      	lsls	r3, r3, #4
 800df8a:	4413      	add	r3, r2
 800df8c:	011b      	lsls	r3, r3, #4
 800df8e:	440b      	add	r3, r1
 800df90:	3308      	adds	r3, #8
 800df92:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800df94:	88ba      	ldrh	r2, [r7, #4]
 800df96:	429a      	cmp	r2, r3
 800df98:	d100      	bne.n	800df9c <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 800df9a:	e7e0      	b.n	800df5e <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800df9c:	79fb      	ldrb	r3, [r7, #7]
 800df9e:	3301      	adds	r3, #1
 800dfa0:	71fb      	strb	r3, [r7, #7]
 800dfa2:	79fb      	ldrb	r3, [r7, #7]
 800dfa4:	2b03      	cmp	r3, #3
 800dfa6:	d9e1      	bls.n	800df6c <dns_create_txid+0x14>
    }
  }

  return txid;
 800dfa8:	88bb      	ldrh	r3, [r7, #4]
}
 800dfaa:	4618      	mov	r0, r3
 800dfac:	3708      	adds	r7, #8
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	bd80      	pop	{r7, pc}
 800dfb2:	bf00      	nop
 800dfb4:	20003b2c 	.word	0x20003b2c

0800dfb8 <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 800dfb8:	b480      	push	{r7}
 800dfba:	b085      	sub	sp, #20
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d00d      	beq.n	800dfe6 <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	7adb      	ldrb	r3, [r3, #11]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d109      	bne.n	800dfe6 <dns_backupserver_available+0x2e>
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	7adb      	ldrb	r3, [r3, #11]
 800dfd6:	3301      	adds	r3, #1
 800dfd8:	4a06      	ldr	r2, [pc, #24]	@ (800dff4 <dns_backupserver_available+0x3c>)
 800dfda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d001      	beq.n	800dfe6 <dns_backupserver_available+0x2e>
      ret = 1;
 800dfe2:	2301      	movs	r3, #1
 800dfe4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800dfe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	3714      	adds	r7, #20
 800dfec:	46bd      	mov	sp, r7
 800dfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff2:	4770      	bx	lr
 800dff4:	20003f9c 	.word	0x20003f9c

0800dff8 <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b084      	sub	sp, #16
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	4603      	mov	r3, r0
 800e000:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 800e002:	79fa      	ldrb	r2, [r7, #7]
 800e004:	4613      	mov	r3, r2
 800e006:	011b      	lsls	r3, r3, #4
 800e008:	4413      	add	r3, r2
 800e00a:	011b      	lsls	r3, r3, #4
 800e00c:	4a48      	ldr	r2, [pc, #288]	@ (800e130 <dns_check_entry+0x138>)
 800e00e:	4413      	add	r3, r2
 800e010:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 800e012:	79fb      	ldrb	r3, [r7, #7]
 800e014:	2b03      	cmp	r3, #3
 800e016:	d906      	bls.n	800e026 <dns_check_entry+0x2e>
 800e018:	4b46      	ldr	r3, [pc, #280]	@ (800e134 <dns_check_entry+0x13c>)
 800e01a:	f240 422f 	movw	r2, #1071	@ 0x42f
 800e01e:	4946      	ldr	r1, [pc, #280]	@ (800e138 <dns_check_entry+0x140>)
 800e020:	4846      	ldr	r0, [pc, #280]	@ (800e13c <dns_check_entry+0x144>)
 800e022:	f00d ff8d 	bl	801bf40 <iprintf>

  switch (entry->state) {
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	7a9b      	ldrb	r3, [r3, #10]
 800e02a:	2b03      	cmp	r3, #3
 800e02c:	d86f      	bhi.n	800e10e <dns_check_entry+0x116>
 800e02e:	a201      	add	r2, pc, #4	@ (adr r2, 800e034 <dns_check_entry+0x3c>)
 800e030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e034:	0800e11f 	.word	0x0800e11f
 800e038:	0800e045 	.word	0x0800e045
 800e03c:	0800e077 	.word	0x0800e077
 800e040:	0800e0ed 	.word	0x0800e0ed
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 800e044:	f7ff ff88 	bl	800df58 <dns_create_txid>
 800e048:	4603      	mov	r3, r0
 800e04a:	461a      	mov	r2, r3
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	2202      	movs	r2, #2
 800e054:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	2200      	movs	r2, #0
 800e05a:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	2201      	movs	r2, #1
 800e060:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	2200      	movs	r2, #0
 800e066:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 800e068:	79fb      	ldrb	r3, [r7, #7]
 800e06a:	4618      	mov	r0, r3
 800e06c:	f7ff fdc4 	bl	800dbf8 <dns_send>
 800e070:	4603      	mov	r3, r0
 800e072:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 800e074:	e058      	b.n	800e128 <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	7b1b      	ldrb	r3, [r3, #12]
 800e07a:	3b01      	subs	r3, #1
 800e07c:	b2da      	uxtb	r2, r3
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	731a      	strb	r2, [r3, #12]
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	7b1b      	ldrb	r3, [r3, #12]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d14b      	bne.n	800e122 <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	7b5b      	ldrb	r3, [r3, #13]
 800e08e:	3301      	adds	r3, #1
 800e090:	b2da      	uxtb	r2, r3
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	735a      	strb	r2, [r3, #13]
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	7b5b      	ldrb	r3, [r3, #13]
 800e09a:	2b04      	cmp	r3, #4
 800e09c:	d11b      	bne.n	800e0d6 <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 800e09e:	68f8      	ldr	r0, [r7, #12]
 800e0a0:	f7ff ff8a 	bl	800dfb8 <dns_backupserver_available>
 800e0a4:	4603      	mov	r3, r0
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d00c      	beq.n	800e0c4 <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	7adb      	ldrb	r3, [r3, #11]
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	b2da      	uxtb	r2, r3
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	2201      	movs	r2, #1
 800e0ba:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	735a      	strb	r2, [r3, #13]
 800e0c2:	e00c      	b.n	800e0de <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 800e0c4:	79fb      	ldrb	r3, [r7, #7]
 800e0c6:	2100      	movs	r1, #0
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	f7ff fe85 	bl	800ddd8 <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	729a      	strb	r2, [r3, #10]
            break;
 800e0d4:	e028      	b.n	800e128 <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	7b5a      	ldrb	r2, [r3, #13]
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 800e0de:	79fb      	ldrb	r3, [r7, #7]
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	f7ff fd89 	bl	800dbf8 <dns_send>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 800e0ea:	e01a      	b.n	800e122 <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d008      	beq.n	800e106 <dns_check_entry+0x10e>
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	1e5a      	subs	r2, r3, #1
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	601a      	str	r2, [r3, #0]
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d10f      	bne.n	800e126 <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	2200      	movs	r2, #0
 800e10a:	729a      	strb	r2, [r3, #10]
      }
      break;
 800e10c:	e00b      	b.n	800e126 <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 800e10e:	4b09      	ldr	r3, [pc, #36]	@ (800e134 <dns_check_entry+0x13c>)
 800e110:	f240 426e 	movw	r2, #1134	@ 0x46e
 800e114:	490a      	ldr	r1, [pc, #40]	@ (800e140 <dns_check_entry+0x148>)
 800e116:	4809      	ldr	r0, [pc, #36]	@ (800e13c <dns_check_entry+0x144>)
 800e118:	f00d ff12 	bl	801bf40 <iprintf>
      break;
 800e11c:	e004      	b.n	800e128 <dns_check_entry+0x130>
      break;
 800e11e:	bf00      	nop
 800e120:	e002      	b.n	800e128 <dns_check_entry+0x130>
      break;
 800e122:	bf00      	nop
 800e124:	e000      	b.n	800e128 <dns_check_entry+0x130>
      break;
 800e126:	bf00      	nop
  }
}
 800e128:	bf00      	nop
 800e12a:	3710      	adds	r7, #16
 800e12c:	46bd      	mov	sp, r7
 800e12e:	bd80      	pop	{r7, pc}
 800e130:	20003b2c 	.word	0x20003b2c
 800e134:	0801e798 	.word	0x0801e798
 800e138:	0801e7ec 	.word	0x0801e7ec
 800e13c:	0801e7c4 	.word	0x0801e7c4
 800e140:	0801e808 	.word	0x0801e808

0800e144 <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b082      	sub	sp, #8
 800e148:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800e14a:	2300      	movs	r3, #0
 800e14c:	71fb      	strb	r3, [r7, #7]
 800e14e:	e006      	b.n	800e15e <dns_check_entries+0x1a>
    dns_check_entry(i);
 800e150:	79fb      	ldrb	r3, [r7, #7]
 800e152:	4618      	mov	r0, r3
 800e154:	f7ff ff50 	bl	800dff8 <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800e158:	79fb      	ldrb	r3, [r7, #7]
 800e15a:	3301      	adds	r3, #1
 800e15c:	71fb      	strb	r3, [r7, #7]
 800e15e:	79fb      	ldrb	r3, [r7, #7]
 800e160:	2b03      	cmp	r3, #3
 800e162:	d9f5      	bls.n	800e150 <dns_check_entries+0xc>
  }
}
 800e164:	bf00      	nop
 800e166:	bf00      	nop
 800e168:	3708      	adds	r7, #8
 800e16a:	46bd      	mov	sp, r7
 800e16c:	bd80      	pop	{r7, pc}

0800e16e <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800e16e:	b480      	push	{r7}
 800e170:	b089      	sub	sp, #36	@ 0x24
 800e172:	af00      	add	r7, sp, #0
 800e174:	6078      	str	r0, [r7, #4]
 800e176:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800e17c:	2300      	movs	r3, #0
 800e17e:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800e180:	2300      	movs	r3, #0
 800e182:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800e184:	69fb      	ldr	r3, [r7, #28]
 800e186:	f003 0301 	and.w	r3, r3, #1
 800e18a:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800e18c:	693b      	ldr	r3, [r7, #16]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d00d      	beq.n	800e1ae <lwip_standard_chksum+0x40>
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	2b00      	cmp	r3, #0
 800e196:	dd0a      	ble.n	800e1ae <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800e198:	69fa      	ldr	r2, [r7, #28]
 800e19a:	1c53      	adds	r3, r2, #1
 800e19c:	61fb      	str	r3, [r7, #28]
 800e19e:	f107 030e 	add.w	r3, r7, #14
 800e1a2:	3301      	adds	r3, #1
 800e1a4:	7812      	ldrb	r2, [r2, #0]
 800e1a6:	701a      	strb	r2, [r3, #0]
    len--;
 800e1a8:	683b      	ldr	r3, [r7, #0]
 800e1aa:	3b01      	subs	r3, #1
 800e1ac:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800e1ae:	69fb      	ldr	r3, [r7, #28]
 800e1b0:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800e1b2:	e00a      	b.n	800e1ca <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800e1b4:	69bb      	ldr	r3, [r7, #24]
 800e1b6:	1c9a      	adds	r2, r3, #2
 800e1b8:	61ba      	str	r2, [r7, #24]
 800e1ba:	881b      	ldrh	r3, [r3, #0]
 800e1bc:	461a      	mov	r2, r3
 800e1be:	697b      	ldr	r3, [r7, #20]
 800e1c0:	4413      	add	r3, r2
 800e1c2:	617b      	str	r3, [r7, #20]
    len -= 2;
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	3b02      	subs	r3, #2
 800e1c8:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800e1ca:	683b      	ldr	r3, [r7, #0]
 800e1cc:	2b01      	cmp	r3, #1
 800e1ce:	dcf1      	bgt.n	800e1b4 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	dd04      	ble.n	800e1e0 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800e1d6:	f107 030e 	add.w	r3, r7, #14
 800e1da:	69ba      	ldr	r2, [r7, #24]
 800e1dc:	7812      	ldrb	r2, [r2, #0]
 800e1de:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800e1e0:	89fb      	ldrh	r3, [r7, #14]
 800e1e2:	461a      	mov	r2, r3
 800e1e4:	697b      	ldr	r3, [r7, #20]
 800e1e6:	4413      	add	r3, r2
 800e1e8:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800e1ea:	697b      	ldr	r3, [r7, #20]
 800e1ec:	0c1a      	lsrs	r2, r3, #16
 800e1ee:	697b      	ldr	r3, [r7, #20]
 800e1f0:	b29b      	uxth	r3, r3
 800e1f2:	4413      	add	r3, r2
 800e1f4:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800e1f6:	697b      	ldr	r3, [r7, #20]
 800e1f8:	0c1a      	lsrs	r2, r3, #16
 800e1fa:	697b      	ldr	r3, [r7, #20]
 800e1fc:	b29b      	uxth	r3, r3
 800e1fe:	4413      	add	r3, r2
 800e200:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800e202:	693b      	ldr	r3, [r7, #16]
 800e204:	2b00      	cmp	r3, #0
 800e206:	d007      	beq.n	800e218 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800e208:	697b      	ldr	r3, [r7, #20]
 800e20a:	021b      	lsls	r3, r3, #8
 800e20c:	b29a      	uxth	r2, r3
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	0a1b      	lsrs	r3, r3, #8
 800e212:	b2db      	uxtb	r3, r3
 800e214:	4313      	orrs	r3, r2
 800e216:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800e218:	697b      	ldr	r3, [r7, #20]
 800e21a:	b29b      	uxth	r3, r3
}
 800e21c:	4618      	mov	r0, r3
 800e21e:	3724      	adds	r7, #36	@ 0x24
 800e220:	46bd      	mov	sp, r7
 800e222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e226:	4770      	bx	lr

0800e228 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b082      	sub	sp, #8
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	460b      	mov	r3, r1
 800e232:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800e234:	887b      	ldrh	r3, [r7, #2]
 800e236:	4619      	mov	r1, r3
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f7ff ff98 	bl	800e16e <lwip_standard_chksum>
 800e23e:	4603      	mov	r3, r0
 800e240:	43db      	mvns	r3, r3
 800e242:	b29b      	uxth	r3, r3
}
 800e244:	4618      	mov	r0, r3
 800e246:	3708      	adds	r7, #8
 800e248:	46bd      	mov	sp, r7
 800e24a:	bd80      	pop	{r7, pc}

0800e24c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800e24c:	b580      	push	{r7, lr}
 800e24e:	b082      	sub	sp, #8
 800e250:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800e252:	2300      	movs	r3, #0
 800e254:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800e256:	f000 f8d7 	bl	800e408 <mem_init>
  memp_init();
 800e25a:	f000 fbd9 	bl	800ea10 <memp_init>
  pbuf_init();
  netif_init();
 800e25e:	f000 fcbd 	bl	800ebdc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800e262:	f008 f82b 	bl	80162bc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800e266:	f001 fe99 	bl	800ff9c <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 800e26a:	f7ff fc94 	bl	800db96 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800e26e:	f007 ff9b 	bl	80161a8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800e272:	bf00      	nop
 800e274:	3708      	adds	r7, #8
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}
	...

0800e27c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800e27c:	b480      	push	{r7}
 800e27e:	b083      	sub	sp, #12
 800e280:	af00      	add	r7, sp, #0
 800e282:	4603      	mov	r3, r0
 800e284:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800e286:	4b05      	ldr	r3, [pc, #20]	@ (800e29c <ptr_to_mem+0x20>)
 800e288:	681a      	ldr	r2, [r3, #0]
 800e28a:	88fb      	ldrh	r3, [r7, #6]
 800e28c:	4413      	add	r3, r2
}
 800e28e:	4618      	mov	r0, r3
 800e290:	370c      	adds	r7, #12
 800e292:	46bd      	mov	sp, r7
 800e294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e298:	4770      	bx	lr
 800e29a:	bf00      	nop
 800e29c:	20003fbc 	.word	0x20003fbc

0800e2a0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800e2a0:	b480      	push	{r7}
 800e2a2:	b083      	sub	sp, #12
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800e2a8:	4b05      	ldr	r3, [pc, #20]	@ (800e2c0 <mem_to_ptr+0x20>)
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	687a      	ldr	r2, [r7, #4]
 800e2ae:	1ad3      	subs	r3, r2, r3
 800e2b0:	b29b      	uxth	r3, r3
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	370c      	adds	r7, #12
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2bc:	4770      	bx	lr
 800e2be:	bf00      	nop
 800e2c0:	20003fbc 	.word	0x20003fbc

0800e2c4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800e2c4:	b590      	push	{r4, r7, lr}
 800e2c6:	b085      	sub	sp, #20
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800e2cc:	4b45      	ldr	r3, [pc, #276]	@ (800e3e4 <plug_holes+0x120>)
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	687a      	ldr	r2, [r7, #4]
 800e2d2:	429a      	cmp	r2, r3
 800e2d4:	d206      	bcs.n	800e2e4 <plug_holes+0x20>
 800e2d6:	4b44      	ldr	r3, [pc, #272]	@ (800e3e8 <plug_holes+0x124>)
 800e2d8:	f240 12df 	movw	r2, #479	@ 0x1df
 800e2dc:	4943      	ldr	r1, [pc, #268]	@ (800e3ec <plug_holes+0x128>)
 800e2de:	4844      	ldr	r0, [pc, #272]	@ (800e3f0 <plug_holes+0x12c>)
 800e2e0:	f00d fe2e 	bl	801bf40 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800e2e4:	4b43      	ldr	r3, [pc, #268]	@ (800e3f4 <plug_holes+0x130>)
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	687a      	ldr	r2, [r7, #4]
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d306      	bcc.n	800e2fc <plug_holes+0x38>
 800e2ee:	4b3e      	ldr	r3, [pc, #248]	@ (800e3e8 <plug_holes+0x124>)
 800e2f0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800e2f4:	4940      	ldr	r1, [pc, #256]	@ (800e3f8 <plug_holes+0x134>)
 800e2f6:	483e      	ldr	r0, [pc, #248]	@ (800e3f0 <plug_holes+0x12c>)
 800e2f8:	f00d fe22 	bl	801bf40 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	791b      	ldrb	r3, [r3, #4]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d006      	beq.n	800e312 <plug_holes+0x4e>
 800e304:	4b38      	ldr	r3, [pc, #224]	@ (800e3e8 <plug_holes+0x124>)
 800e306:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800e30a:	493c      	ldr	r1, [pc, #240]	@ (800e3fc <plug_holes+0x138>)
 800e30c:	4838      	ldr	r0, [pc, #224]	@ (800e3f0 <plug_holes+0x12c>)
 800e30e:	f00d fe17 	bl	801bf40 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	881b      	ldrh	r3, [r3, #0]
 800e316:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e31a:	d906      	bls.n	800e32a <plug_holes+0x66>
 800e31c:	4b32      	ldr	r3, [pc, #200]	@ (800e3e8 <plug_holes+0x124>)
 800e31e:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800e322:	4937      	ldr	r1, [pc, #220]	@ (800e400 <plug_holes+0x13c>)
 800e324:	4832      	ldr	r0, [pc, #200]	@ (800e3f0 <plug_holes+0x12c>)
 800e326:	f00d fe0b 	bl	801bf40 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	881b      	ldrh	r3, [r3, #0]
 800e32e:	4618      	mov	r0, r3
 800e330:	f7ff ffa4 	bl	800e27c <ptr_to_mem>
 800e334:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800e336:	687a      	ldr	r2, [r7, #4]
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	429a      	cmp	r2, r3
 800e33c:	d024      	beq.n	800e388 <plug_holes+0xc4>
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	791b      	ldrb	r3, [r3, #4]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d120      	bne.n	800e388 <plug_holes+0xc4>
 800e346:	4b2b      	ldr	r3, [pc, #172]	@ (800e3f4 <plug_holes+0x130>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	68fa      	ldr	r2, [r7, #12]
 800e34c:	429a      	cmp	r2, r3
 800e34e:	d01b      	beq.n	800e388 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800e350:	4b2c      	ldr	r3, [pc, #176]	@ (800e404 <plug_holes+0x140>)
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	68fa      	ldr	r2, [r7, #12]
 800e356:	429a      	cmp	r2, r3
 800e358:	d102      	bne.n	800e360 <plug_holes+0x9c>
      lfree = mem;
 800e35a:	4a2a      	ldr	r2, [pc, #168]	@ (800e404 <plug_holes+0x140>)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	881a      	ldrh	r2, [r3, #0]
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	881b      	ldrh	r3, [r3, #0]
 800e36c:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e370:	d00a      	beq.n	800e388 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	881b      	ldrh	r3, [r3, #0]
 800e376:	4618      	mov	r0, r3
 800e378:	f7ff ff80 	bl	800e27c <ptr_to_mem>
 800e37c:	4604      	mov	r4, r0
 800e37e:	6878      	ldr	r0, [r7, #4]
 800e380:	f7ff ff8e 	bl	800e2a0 <mem_to_ptr>
 800e384:	4603      	mov	r3, r0
 800e386:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	885b      	ldrh	r3, [r3, #2]
 800e38c:	4618      	mov	r0, r3
 800e38e:	f7ff ff75 	bl	800e27c <ptr_to_mem>
 800e392:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800e394:	68ba      	ldr	r2, [r7, #8]
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	429a      	cmp	r2, r3
 800e39a:	d01f      	beq.n	800e3dc <plug_holes+0x118>
 800e39c:	68bb      	ldr	r3, [r7, #8]
 800e39e:	791b      	ldrb	r3, [r3, #4]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d11b      	bne.n	800e3dc <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800e3a4:	4b17      	ldr	r3, [pc, #92]	@ (800e404 <plug_holes+0x140>)
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	687a      	ldr	r2, [r7, #4]
 800e3aa:	429a      	cmp	r2, r3
 800e3ac:	d102      	bne.n	800e3b4 <plug_holes+0xf0>
      lfree = pmem;
 800e3ae:	4a15      	ldr	r2, [pc, #84]	@ (800e404 <plug_holes+0x140>)
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	881a      	ldrh	r2, [r3, #0]
 800e3b8:	68bb      	ldr	r3, [r7, #8]
 800e3ba:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	881b      	ldrh	r3, [r3, #0]
 800e3c0:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e3c4:	d00a      	beq.n	800e3dc <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	881b      	ldrh	r3, [r3, #0]
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	f7ff ff56 	bl	800e27c <ptr_to_mem>
 800e3d0:	4604      	mov	r4, r0
 800e3d2:	68b8      	ldr	r0, [r7, #8]
 800e3d4:	f7ff ff64 	bl	800e2a0 <mem_to_ptr>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800e3dc:	bf00      	nop
 800e3de:	3714      	adds	r7, #20
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	bd90      	pop	{r4, r7, pc}
 800e3e4:	20003fbc 	.word	0x20003fbc
 800e3e8:	0801e828 	.word	0x0801e828
 800e3ec:	0801e83c 	.word	0x0801e83c
 800e3f0:	0801e854 	.word	0x0801e854
 800e3f4:	20003fc0 	.word	0x20003fc0
 800e3f8:	0801e87c 	.word	0x0801e87c
 800e3fc:	0801e898 	.word	0x0801e898
 800e400:	0801e8b4 	.word	0x0801e8b4
 800e404:	20003fc4 	.word	0x20003fc4

0800e408 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b082      	sub	sp, #8
 800e40c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800e40e:	4b16      	ldr	r3, [pc, #88]	@ (800e468 <mem_init+0x60>)
 800e410:	4a16      	ldr	r2, [pc, #88]	@ (800e46c <mem_init+0x64>)
 800e412:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800e414:	4b14      	ldr	r3, [pc, #80]	@ (800e468 <mem_init+0x60>)
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800e420:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	2200      	movs	r2, #0
 800e426:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2200      	movs	r2, #0
 800e42c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800e42e:	f44f 5060 	mov.w	r0, #14336	@ 0x3800
 800e432:	f7ff ff23 	bl	800e27c <ptr_to_mem>
 800e436:	4603      	mov	r3, r0
 800e438:	4a0d      	ldr	r2, [pc, #52]	@ (800e470 <mem_init+0x68>)
 800e43a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800e43c:	4b0c      	ldr	r3, [pc, #48]	@ (800e470 <mem_init+0x68>)
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	2201      	movs	r2, #1
 800e442:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800e444:	4b0a      	ldr	r3, [pc, #40]	@ (800e470 <mem_init+0x68>)
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800e44c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800e44e:	4b08      	ldr	r3, [pc, #32]	@ (800e470 <mem_init+0x68>)
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800e456:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800e458:	4b03      	ldr	r3, [pc, #12]	@ (800e468 <mem_init+0x60>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	4a05      	ldr	r2, [pc, #20]	@ (800e474 <mem_init+0x6c>)
 800e45e:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800e460:	bf00      	nop
 800e462:	3708      	adds	r7, #8
 800e464:	46bd      	mov	sp, r7
 800e466:	bd80      	pop	{r7, pc}
 800e468:	20003fbc 	.word	0x20003fbc
 800e46c:	20084000 	.word	0x20084000
 800e470:	20003fc0 	.word	0x20003fc0
 800e474:	20003fc4 	.word	0x20003fc4

0800e478 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b086      	sub	sp, #24
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800e480:	6878      	ldr	r0, [r7, #4]
 800e482:	f7ff ff0d 	bl	800e2a0 <mem_to_ptr>
 800e486:	4603      	mov	r3, r0
 800e488:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	881b      	ldrh	r3, [r3, #0]
 800e48e:	4618      	mov	r0, r3
 800e490:	f7ff fef4 	bl	800e27c <ptr_to_mem>
 800e494:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	885b      	ldrh	r3, [r3, #2]
 800e49a:	4618      	mov	r0, r3
 800e49c:	f7ff feee 	bl	800e27c <ptr_to_mem>
 800e4a0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	881b      	ldrh	r3, [r3, #0]
 800e4a6:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e4aa:	d818      	bhi.n	800e4de <mem_link_valid+0x66>
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	885b      	ldrh	r3, [r3, #2]
 800e4b0:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e4b4:	d813      	bhi.n	800e4de <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800e4ba:	8afa      	ldrh	r2, [r7, #22]
 800e4bc:	429a      	cmp	r2, r3
 800e4be:	d004      	beq.n	800e4ca <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	881b      	ldrh	r3, [r3, #0]
 800e4c4:	8afa      	ldrh	r2, [r7, #22]
 800e4c6:	429a      	cmp	r2, r3
 800e4c8:	d109      	bne.n	800e4de <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800e4ca:	4b08      	ldr	r3, [pc, #32]	@ (800e4ec <mem_link_valid+0x74>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800e4ce:	693a      	ldr	r2, [r7, #16]
 800e4d0:	429a      	cmp	r2, r3
 800e4d2:	d006      	beq.n	800e4e2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800e4d4:	693b      	ldr	r3, [r7, #16]
 800e4d6:	885b      	ldrh	r3, [r3, #2]
 800e4d8:	8afa      	ldrh	r2, [r7, #22]
 800e4da:	429a      	cmp	r2, r3
 800e4dc:	d001      	beq.n	800e4e2 <mem_link_valid+0x6a>
    return 0;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	e000      	b.n	800e4e4 <mem_link_valid+0x6c>
  }
  return 1;
 800e4e2:	2301      	movs	r3, #1
}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	3718      	adds	r7, #24
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}
 800e4ec:	20003fc0 	.word	0x20003fc0

0800e4f0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	b084      	sub	sp, #16
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d04c      	beq.n	800e598 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	f003 0303 	and.w	r3, r3, #3
 800e504:	2b00      	cmp	r3, #0
 800e506:	d007      	beq.n	800e518 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800e508:	4b25      	ldr	r3, [pc, #148]	@ (800e5a0 <mem_free+0xb0>)
 800e50a:	f240 2273 	movw	r2, #627	@ 0x273
 800e50e:	4925      	ldr	r1, [pc, #148]	@ (800e5a4 <mem_free+0xb4>)
 800e510:	4825      	ldr	r0, [pc, #148]	@ (800e5a8 <mem_free+0xb8>)
 800e512:	f00d fd15 	bl	801bf40 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e516:	e040      	b.n	800e59a <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	3b08      	subs	r3, #8
 800e51c:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800e51e:	4b23      	ldr	r3, [pc, #140]	@ (800e5ac <mem_free+0xbc>)
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	68fa      	ldr	r2, [r7, #12]
 800e524:	429a      	cmp	r2, r3
 800e526:	d306      	bcc.n	800e536 <mem_free+0x46>
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	f103 020c 	add.w	r2, r3, #12
 800e52e:	4b20      	ldr	r3, [pc, #128]	@ (800e5b0 <mem_free+0xc0>)
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	429a      	cmp	r2, r3
 800e534:	d907      	bls.n	800e546 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800e536:	4b1a      	ldr	r3, [pc, #104]	@ (800e5a0 <mem_free+0xb0>)
 800e538:	f240 227f 	movw	r2, #639	@ 0x27f
 800e53c:	491d      	ldr	r1, [pc, #116]	@ (800e5b4 <mem_free+0xc4>)
 800e53e:	481a      	ldr	r0, [pc, #104]	@ (800e5a8 <mem_free+0xb8>)
 800e540:	f00d fcfe 	bl	801bf40 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e544:	e029      	b.n	800e59a <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	791b      	ldrb	r3, [r3, #4]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d107      	bne.n	800e55e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800e54e:	4b14      	ldr	r3, [pc, #80]	@ (800e5a0 <mem_free+0xb0>)
 800e550:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800e554:	4918      	ldr	r1, [pc, #96]	@ (800e5b8 <mem_free+0xc8>)
 800e556:	4814      	ldr	r0, [pc, #80]	@ (800e5a8 <mem_free+0xb8>)
 800e558:	f00d fcf2 	bl	801bf40 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e55c:	e01d      	b.n	800e59a <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800e55e:	68f8      	ldr	r0, [r7, #12]
 800e560:	f7ff ff8a 	bl	800e478 <mem_link_valid>
 800e564:	4603      	mov	r3, r0
 800e566:	2b00      	cmp	r3, #0
 800e568:	d107      	bne.n	800e57a <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800e56a:	4b0d      	ldr	r3, [pc, #52]	@ (800e5a0 <mem_free+0xb0>)
 800e56c:	f240 2295 	movw	r2, #661	@ 0x295
 800e570:	4912      	ldr	r1, [pc, #72]	@ (800e5bc <mem_free+0xcc>)
 800e572:	480d      	ldr	r0, [pc, #52]	@ (800e5a8 <mem_free+0xb8>)
 800e574:	f00d fce4 	bl	801bf40 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800e578:	e00f      	b.n	800e59a <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	2200      	movs	r2, #0
 800e57e:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800e580:	4b0f      	ldr	r3, [pc, #60]	@ (800e5c0 <mem_free+0xd0>)
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	68fa      	ldr	r2, [r7, #12]
 800e586:	429a      	cmp	r2, r3
 800e588:	d202      	bcs.n	800e590 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800e58a:	4a0d      	ldr	r2, [pc, #52]	@ (800e5c0 <mem_free+0xd0>)
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800e590:	68f8      	ldr	r0, [r7, #12]
 800e592:	f7ff fe97 	bl	800e2c4 <plug_holes>
 800e596:	e000      	b.n	800e59a <mem_free+0xaa>
    return;
 800e598:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800e59a:	3710      	adds	r7, #16
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	0801e828 	.word	0x0801e828
 800e5a4:	0801e8e0 	.word	0x0801e8e0
 800e5a8:	0801e854 	.word	0x0801e854
 800e5ac:	20003fbc 	.word	0x20003fbc
 800e5b0:	20003fc0 	.word	0x20003fc0
 800e5b4:	0801e904 	.word	0x0801e904
 800e5b8:	0801e920 	.word	0x0801e920
 800e5bc:	0801e948 	.word	0x0801e948
 800e5c0:	20003fc4 	.word	0x20003fc4

0800e5c4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b088      	sub	sp, #32
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
 800e5cc:	460b      	mov	r3, r1
 800e5ce:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800e5d0:	887b      	ldrh	r3, [r7, #2]
 800e5d2:	3303      	adds	r3, #3
 800e5d4:	b29b      	uxth	r3, r3
 800e5d6:	f023 0303 	bic.w	r3, r3, #3
 800e5da:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800e5dc:	8bfb      	ldrh	r3, [r7, #30]
 800e5de:	2b0b      	cmp	r3, #11
 800e5e0:	d801      	bhi.n	800e5e6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800e5e2:	230c      	movs	r3, #12
 800e5e4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800e5e6:	8bfb      	ldrh	r3, [r7, #30]
 800e5e8:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e5ec:	d803      	bhi.n	800e5f6 <mem_trim+0x32>
 800e5ee:	8bfa      	ldrh	r2, [r7, #30]
 800e5f0:	887b      	ldrh	r3, [r7, #2]
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	d201      	bcs.n	800e5fa <mem_trim+0x36>
    return NULL;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	e0cc      	b.n	800e794 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800e5fa:	4b68      	ldr	r3, [pc, #416]	@ (800e79c <mem_trim+0x1d8>)
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	687a      	ldr	r2, [r7, #4]
 800e600:	429a      	cmp	r2, r3
 800e602:	d304      	bcc.n	800e60e <mem_trim+0x4a>
 800e604:	4b66      	ldr	r3, [pc, #408]	@ (800e7a0 <mem_trim+0x1dc>)
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	687a      	ldr	r2, [r7, #4]
 800e60a:	429a      	cmp	r2, r3
 800e60c:	d306      	bcc.n	800e61c <mem_trim+0x58>
 800e60e:	4b65      	ldr	r3, [pc, #404]	@ (800e7a4 <mem_trim+0x1e0>)
 800e610:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800e614:	4964      	ldr	r1, [pc, #400]	@ (800e7a8 <mem_trim+0x1e4>)
 800e616:	4865      	ldr	r0, [pc, #404]	@ (800e7ac <mem_trim+0x1e8>)
 800e618:	f00d fc92 	bl	801bf40 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800e61c:	4b5f      	ldr	r3, [pc, #380]	@ (800e79c <mem_trim+0x1d8>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	687a      	ldr	r2, [r7, #4]
 800e622:	429a      	cmp	r2, r3
 800e624:	d304      	bcc.n	800e630 <mem_trim+0x6c>
 800e626:	4b5e      	ldr	r3, [pc, #376]	@ (800e7a0 <mem_trim+0x1dc>)
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	687a      	ldr	r2, [r7, #4]
 800e62c:	429a      	cmp	r2, r3
 800e62e:	d301      	bcc.n	800e634 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	e0af      	b.n	800e794 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	3b08      	subs	r3, #8
 800e638:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800e63a:	69b8      	ldr	r0, [r7, #24]
 800e63c:	f7ff fe30 	bl	800e2a0 <mem_to_ptr>
 800e640:	4603      	mov	r3, r0
 800e642:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800e644:	69bb      	ldr	r3, [r7, #24]
 800e646:	881a      	ldrh	r2, [r3, #0]
 800e648:	8afb      	ldrh	r3, [r7, #22]
 800e64a:	1ad3      	subs	r3, r2, r3
 800e64c:	b29b      	uxth	r3, r3
 800e64e:	3b08      	subs	r3, #8
 800e650:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800e652:	8bfa      	ldrh	r2, [r7, #30]
 800e654:	8abb      	ldrh	r3, [r7, #20]
 800e656:	429a      	cmp	r2, r3
 800e658:	d906      	bls.n	800e668 <mem_trim+0xa4>
 800e65a:	4b52      	ldr	r3, [pc, #328]	@ (800e7a4 <mem_trim+0x1e0>)
 800e65c:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800e660:	4953      	ldr	r1, [pc, #332]	@ (800e7b0 <mem_trim+0x1ec>)
 800e662:	4852      	ldr	r0, [pc, #328]	@ (800e7ac <mem_trim+0x1e8>)
 800e664:	f00d fc6c 	bl	801bf40 <iprintf>
  if (newsize > size) {
 800e668:	8bfa      	ldrh	r2, [r7, #30]
 800e66a:	8abb      	ldrh	r3, [r7, #20]
 800e66c:	429a      	cmp	r2, r3
 800e66e:	d901      	bls.n	800e674 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800e670:	2300      	movs	r3, #0
 800e672:	e08f      	b.n	800e794 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800e674:	8bfa      	ldrh	r2, [r7, #30]
 800e676:	8abb      	ldrh	r3, [r7, #20]
 800e678:	429a      	cmp	r2, r3
 800e67a:	d101      	bne.n	800e680 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	e089      	b.n	800e794 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800e680:	69bb      	ldr	r3, [r7, #24]
 800e682:	881b      	ldrh	r3, [r3, #0]
 800e684:	4618      	mov	r0, r3
 800e686:	f7ff fdf9 	bl	800e27c <ptr_to_mem>
 800e68a:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800e68c:	693b      	ldr	r3, [r7, #16]
 800e68e:	791b      	ldrb	r3, [r3, #4]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d13f      	bne.n	800e714 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800e694:	69bb      	ldr	r3, [r7, #24]
 800e696:	881b      	ldrh	r3, [r3, #0]
 800e698:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e69c:	d106      	bne.n	800e6ac <mem_trim+0xe8>
 800e69e:	4b41      	ldr	r3, [pc, #260]	@ (800e7a4 <mem_trim+0x1e0>)
 800e6a0:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800e6a4:	4943      	ldr	r1, [pc, #268]	@ (800e7b4 <mem_trim+0x1f0>)
 800e6a6:	4841      	ldr	r0, [pc, #260]	@ (800e7ac <mem_trim+0x1e8>)
 800e6a8:	f00d fc4a 	bl	801bf40 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800e6ac:	693b      	ldr	r3, [r7, #16]
 800e6ae:	881b      	ldrh	r3, [r3, #0]
 800e6b0:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrunk mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800e6b2:	8afa      	ldrh	r2, [r7, #22]
 800e6b4:	8bfb      	ldrh	r3, [r7, #30]
 800e6b6:	4413      	add	r3, r2
 800e6b8:	b29b      	uxth	r3, r3
 800e6ba:	3308      	adds	r3, #8
 800e6bc:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800e6be:	4b3e      	ldr	r3, [pc, #248]	@ (800e7b8 <mem_trim+0x1f4>)
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	693a      	ldr	r2, [r7, #16]
 800e6c4:	429a      	cmp	r2, r3
 800e6c6:	d106      	bne.n	800e6d6 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800e6c8:	89fb      	ldrh	r3, [r7, #14]
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	f7ff fdd6 	bl	800e27c <ptr_to_mem>
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	4a39      	ldr	r2, [pc, #228]	@ (800e7b8 <mem_trim+0x1f4>)
 800e6d4:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800e6d6:	89fb      	ldrh	r3, [r7, #14]
 800e6d8:	4618      	mov	r0, r3
 800e6da:	f7ff fdcf 	bl	800e27c <ptr_to_mem>
 800e6de:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800e6e0:	693b      	ldr	r3, [r7, #16]
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800e6e6:	693b      	ldr	r3, [r7, #16]
 800e6e8:	89ba      	ldrh	r2, [r7, #12]
 800e6ea:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800e6ec:	693b      	ldr	r3, [r7, #16]
 800e6ee:	8afa      	ldrh	r2, [r7, #22]
 800e6f0:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800e6f2:	69bb      	ldr	r3, [r7, #24]
 800e6f4:	89fa      	ldrh	r2, [r7, #14]
 800e6f6:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800e6f8:	693b      	ldr	r3, [r7, #16]
 800e6fa:	881b      	ldrh	r3, [r3, #0]
 800e6fc:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e700:	d047      	beq.n	800e792 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800e702:	693b      	ldr	r3, [r7, #16]
 800e704:	881b      	ldrh	r3, [r3, #0]
 800e706:	4618      	mov	r0, r3
 800e708:	f7ff fdb8 	bl	800e27c <ptr_to_mem>
 800e70c:	4602      	mov	r2, r0
 800e70e:	89fb      	ldrh	r3, [r7, #14]
 800e710:	8053      	strh	r3, [r2, #2]
 800e712:	e03e      	b.n	800e792 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800e714:	8bfb      	ldrh	r3, [r7, #30]
 800e716:	f103 0214 	add.w	r2, r3, #20
 800e71a:	8abb      	ldrh	r3, [r7, #20]
 800e71c:	429a      	cmp	r2, r3
 800e71e:	d838      	bhi.n	800e792 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800e720:	8afa      	ldrh	r2, [r7, #22]
 800e722:	8bfb      	ldrh	r3, [r7, #30]
 800e724:	4413      	add	r3, r2
 800e726:	b29b      	uxth	r3, r3
 800e728:	3308      	adds	r3, #8
 800e72a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800e72c:	69bb      	ldr	r3, [r7, #24]
 800e72e:	881b      	ldrh	r3, [r3, #0]
 800e730:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e734:	d106      	bne.n	800e744 <mem_trim+0x180>
 800e736:	4b1b      	ldr	r3, [pc, #108]	@ (800e7a4 <mem_trim+0x1e0>)
 800e738:	f240 3216 	movw	r2, #790	@ 0x316
 800e73c:	491d      	ldr	r1, [pc, #116]	@ (800e7b4 <mem_trim+0x1f0>)
 800e73e:	481b      	ldr	r0, [pc, #108]	@ (800e7ac <mem_trim+0x1e8>)
 800e740:	f00d fbfe 	bl	801bf40 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800e744:	89fb      	ldrh	r3, [r7, #14]
 800e746:	4618      	mov	r0, r3
 800e748:	f7ff fd98 	bl	800e27c <ptr_to_mem>
 800e74c:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800e74e:	4b1a      	ldr	r3, [pc, #104]	@ (800e7b8 <mem_trim+0x1f4>)
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	693a      	ldr	r2, [r7, #16]
 800e754:	429a      	cmp	r2, r3
 800e756:	d202      	bcs.n	800e75e <mem_trim+0x19a>
      lfree = mem2;
 800e758:	4a17      	ldr	r2, [pc, #92]	@ (800e7b8 <mem_trim+0x1f4>)
 800e75a:	693b      	ldr	r3, [r7, #16]
 800e75c:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800e75e:	693b      	ldr	r3, [r7, #16]
 800e760:	2200      	movs	r2, #0
 800e762:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800e764:	69bb      	ldr	r3, [r7, #24]
 800e766:	881a      	ldrh	r2, [r3, #0]
 800e768:	693b      	ldr	r3, [r7, #16]
 800e76a:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800e76c:	693b      	ldr	r3, [r7, #16]
 800e76e:	8afa      	ldrh	r2, [r7, #22]
 800e770:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800e772:	69bb      	ldr	r3, [r7, #24]
 800e774:	89fa      	ldrh	r2, [r7, #14]
 800e776:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800e778:	693b      	ldr	r3, [r7, #16]
 800e77a:	881b      	ldrh	r3, [r3, #0]
 800e77c:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e780:	d007      	beq.n	800e792 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800e782:	693b      	ldr	r3, [r7, #16]
 800e784:	881b      	ldrh	r3, [r3, #0]
 800e786:	4618      	mov	r0, r3
 800e788:	f7ff fd78 	bl	800e27c <ptr_to_mem>
 800e78c:	4602      	mov	r2, r0
 800e78e:	89fb      	ldrh	r3, [r7, #14]
 800e790:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800e792:	687b      	ldr	r3, [r7, #4]
}
 800e794:	4618      	mov	r0, r3
 800e796:	3720      	adds	r7, #32
 800e798:	46bd      	mov	sp, r7
 800e79a:	bd80      	pop	{r7, pc}
 800e79c:	20003fbc 	.word	0x20003fbc
 800e7a0:	20003fc0 	.word	0x20003fc0
 800e7a4:	0801e828 	.word	0x0801e828
 800e7a8:	0801e97c 	.word	0x0801e97c
 800e7ac:	0801e854 	.word	0x0801e854
 800e7b0:	0801e994 	.word	0x0801e994
 800e7b4:	0801e9b4 	.word	0x0801e9b4
 800e7b8:	20003fc4 	.word	0x20003fc4

0800e7bc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	b088      	sub	sp, #32
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800e7c6:	88fb      	ldrh	r3, [r7, #6]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d101      	bne.n	800e7d0 <mem_malloc+0x14>
    return NULL;
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	e0d9      	b.n	800e984 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800e7d0:	88fb      	ldrh	r3, [r7, #6]
 800e7d2:	3303      	adds	r3, #3
 800e7d4:	b29b      	uxth	r3, r3
 800e7d6:	f023 0303 	bic.w	r3, r3, #3
 800e7da:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800e7dc:	8bbb      	ldrh	r3, [r7, #28]
 800e7de:	2b0b      	cmp	r3, #11
 800e7e0:	d801      	bhi.n	800e7e6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800e7e2:	230c      	movs	r3, #12
 800e7e4:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800e7e6:	8bbb      	ldrh	r3, [r7, #28]
 800e7e8:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e7ec:	d803      	bhi.n	800e7f6 <mem_malloc+0x3a>
 800e7ee:	8bba      	ldrh	r2, [r7, #28]
 800e7f0:	88fb      	ldrh	r3, [r7, #6]
 800e7f2:	429a      	cmp	r2, r3
 800e7f4:	d201      	bcs.n	800e7fa <mem_malloc+0x3e>
    return NULL;
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	e0c4      	b.n	800e984 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800e7fa:	4b64      	ldr	r3, [pc, #400]	@ (800e98c <mem_malloc+0x1d0>)
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	4618      	mov	r0, r3
 800e800:	f7ff fd4e 	bl	800e2a0 <mem_to_ptr>
 800e804:	4603      	mov	r3, r0
 800e806:	83fb      	strh	r3, [r7, #30]
 800e808:	e0b4      	b.n	800e974 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800e80a:	8bfb      	ldrh	r3, [r7, #30]
 800e80c:	4618      	mov	r0, r3
 800e80e:	f7ff fd35 	bl	800e27c <ptr_to_mem>
 800e812:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800e814:	697b      	ldr	r3, [r7, #20]
 800e816:	791b      	ldrb	r3, [r3, #4]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	f040 80a4 	bne.w	800e966 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800e81e:	697b      	ldr	r3, [r7, #20]
 800e820:	881b      	ldrh	r3, [r3, #0]
 800e822:	461a      	mov	r2, r3
 800e824:	8bfb      	ldrh	r3, [r7, #30]
 800e826:	1ad3      	subs	r3, r2, r3
 800e828:	f1a3 0208 	sub.w	r2, r3, #8
 800e82c:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800e82e:	429a      	cmp	r2, r3
 800e830:	f0c0 8099 	bcc.w	800e966 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800e834:	697b      	ldr	r3, [r7, #20]
 800e836:	881b      	ldrh	r3, [r3, #0]
 800e838:	461a      	mov	r2, r3
 800e83a:	8bfb      	ldrh	r3, [r7, #30]
 800e83c:	1ad3      	subs	r3, r2, r3
 800e83e:	f1a3 0208 	sub.w	r2, r3, #8
 800e842:	8bbb      	ldrh	r3, [r7, #28]
 800e844:	3314      	adds	r3, #20
 800e846:	429a      	cmp	r2, r3
 800e848:	d333      	bcc.n	800e8b2 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800e84a:	8bfa      	ldrh	r2, [r7, #30]
 800e84c:	8bbb      	ldrh	r3, [r7, #28]
 800e84e:	4413      	add	r3, r2
 800e850:	b29b      	uxth	r3, r3
 800e852:	3308      	adds	r3, #8
 800e854:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800e856:	8a7b      	ldrh	r3, [r7, #18]
 800e858:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e85c:	d106      	bne.n	800e86c <mem_malloc+0xb0>
 800e85e:	4b4c      	ldr	r3, [pc, #304]	@ (800e990 <mem_malloc+0x1d4>)
 800e860:	f240 3287 	movw	r2, #903	@ 0x387
 800e864:	494b      	ldr	r1, [pc, #300]	@ (800e994 <mem_malloc+0x1d8>)
 800e866:	484c      	ldr	r0, [pc, #304]	@ (800e998 <mem_malloc+0x1dc>)
 800e868:	f00d fb6a 	bl	801bf40 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800e86c:	8a7b      	ldrh	r3, [r7, #18]
 800e86e:	4618      	mov	r0, r3
 800e870:	f7ff fd04 	bl	800e27c <ptr_to_mem>
 800e874:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	2200      	movs	r2, #0
 800e87a:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	881a      	ldrh	r2, [r3, #0]
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	8bfa      	ldrh	r2, [r7, #30]
 800e888:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800e88a:	697b      	ldr	r3, [r7, #20]
 800e88c:	8a7a      	ldrh	r2, [r7, #18]
 800e88e:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800e890:	697b      	ldr	r3, [r7, #20]
 800e892:	2201      	movs	r2, #1
 800e894:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	881b      	ldrh	r3, [r3, #0]
 800e89a:	f5b3 5f60 	cmp.w	r3, #14336	@ 0x3800
 800e89e:	d00b      	beq.n	800e8b8 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	881b      	ldrh	r3, [r3, #0]
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	f7ff fce9 	bl	800e27c <ptr_to_mem>
 800e8aa:	4602      	mov	r2, r0
 800e8ac:	8a7b      	ldrh	r3, [r7, #18]
 800e8ae:	8053      	strh	r3, [r2, #2]
 800e8b0:	e002      	b.n	800e8b8 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800e8b2:	697b      	ldr	r3, [r7, #20]
 800e8b4:	2201      	movs	r2, #1
 800e8b6:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800e8b8:	4b34      	ldr	r3, [pc, #208]	@ (800e98c <mem_malloc+0x1d0>)
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	697a      	ldr	r2, [r7, #20]
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	d127      	bne.n	800e912 <mem_malloc+0x156>
          struct mem *cur = lfree;
 800e8c2:	4b32      	ldr	r3, [pc, #200]	@ (800e98c <mem_malloc+0x1d0>)
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800e8c8:	e005      	b.n	800e8d6 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800e8ca:	69bb      	ldr	r3, [r7, #24]
 800e8cc:	881b      	ldrh	r3, [r3, #0]
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	f7ff fcd4 	bl	800e27c <ptr_to_mem>
 800e8d4:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800e8d6:	69bb      	ldr	r3, [r7, #24]
 800e8d8:	791b      	ldrb	r3, [r3, #4]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d004      	beq.n	800e8e8 <mem_malloc+0x12c>
 800e8de:	4b2f      	ldr	r3, [pc, #188]	@ (800e99c <mem_malloc+0x1e0>)
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	69ba      	ldr	r2, [r7, #24]
 800e8e4:	429a      	cmp	r2, r3
 800e8e6:	d1f0      	bne.n	800e8ca <mem_malloc+0x10e>
          }
          lfree = cur;
 800e8e8:	4a28      	ldr	r2, [pc, #160]	@ (800e98c <mem_malloc+0x1d0>)
 800e8ea:	69bb      	ldr	r3, [r7, #24]
 800e8ec:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800e8ee:	4b27      	ldr	r3, [pc, #156]	@ (800e98c <mem_malloc+0x1d0>)
 800e8f0:	681a      	ldr	r2, [r3, #0]
 800e8f2:	4b2a      	ldr	r3, [pc, #168]	@ (800e99c <mem_malloc+0x1e0>)
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	429a      	cmp	r2, r3
 800e8f8:	d00b      	beq.n	800e912 <mem_malloc+0x156>
 800e8fa:	4b24      	ldr	r3, [pc, #144]	@ (800e98c <mem_malloc+0x1d0>)
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	791b      	ldrb	r3, [r3, #4]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d006      	beq.n	800e912 <mem_malloc+0x156>
 800e904:	4b22      	ldr	r3, [pc, #136]	@ (800e990 <mem_malloc+0x1d4>)
 800e906:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800e90a:	4925      	ldr	r1, [pc, #148]	@ (800e9a0 <mem_malloc+0x1e4>)
 800e90c:	4822      	ldr	r0, [pc, #136]	@ (800e998 <mem_malloc+0x1dc>)
 800e90e:	f00d fb17 	bl	801bf40 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800e912:	8bba      	ldrh	r2, [r7, #28]
 800e914:	697b      	ldr	r3, [r7, #20]
 800e916:	4413      	add	r3, r2
 800e918:	3308      	adds	r3, #8
 800e91a:	4a20      	ldr	r2, [pc, #128]	@ (800e99c <mem_malloc+0x1e0>)
 800e91c:	6812      	ldr	r2, [r2, #0]
 800e91e:	4293      	cmp	r3, r2
 800e920:	d906      	bls.n	800e930 <mem_malloc+0x174>
 800e922:	4b1b      	ldr	r3, [pc, #108]	@ (800e990 <mem_malloc+0x1d4>)
 800e924:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800e928:	491e      	ldr	r1, [pc, #120]	@ (800e9a4 <mem_malloc+0x1e8>)
 800e92a:	481b      	ldr	r0, [pc, #108]	@ (800e998 <mem_malloc+0x1dc>)
 800e92c:	f00d fb08 	bl	801bf40 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800e930:	697b      	ldr	r3, [r7, #20]
 800e932:	f003 0303 	and.w	r3, r3, #3
 800e936:	2b00      	cmp	r3, #0
 800e938:	d006      	beq.n	800e948 <mem_malloc+0x18c>
 800e93a:	4b15      	ldr	r3, [pc, #84]	@ (800e990 <mem_malloc+0x1d4>)
 800e93c:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800e940:	4919      	ldr	r1, [pc, #100]	@ (800e9a8 <mem_malloc+0x1ec>)
 800e942:	4815      	ldr	r0, [pc, #84]	@ (800e998 <mem_malloc+0x1dc>)
 800e944:	f00d fafc 	bl	801bf40 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800e948:	697b      	ldr	r3, [r7, #20]
 800e94a:	f003 0303 	and.w	r3, r3, #3
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d006      	beq.n	800e960 <mem_malloc+0x1a4>
 800e952:	4b0f      	ldr	r3, [pc, #60]	@ (800e990 <mem_malloc+0x1d4>)
 800e954:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800e958:	4914      	ldr	r1, [pc, #80]	@ (800e9ac <mem_malloc+0x1f0>)
 800e95a:	480f      	ldr	r0, [pc, #60]	@ (800e998 <mem_malloc+0x1dc>)
 800e95c:	f00d faf0 	bl	801bf40 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800e960:	697b      	ldr	r3, [r7, #20]
 800e962:	3308      	adds	r3, #8
 800e964:	e00e      	b.n	800e984 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800e966:	8bfb      	ldrh	r3, [r7, #30]
 800e968:	4618      	mov	r0, r3
 800e96a:	f7ff fc87 	bl	800e27c <ptr_to_mem>
 800e96e:	4603      	mov	r3, r0
 800e970:	881b      	ldrh	r3, [r3, #0]
 800e972:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800e974:	8bfa      	ldrh	r2, [r7, #30]
 800e976:	8bbb      	ldrh	r3, [r7, #28]
 800e978:	f5c3 5360 	rsb	r3, r3, #14336	@ 0x3800
 800e97c:	429a      	cmp	r2, r3
 800e97e:	f4ff af44 	bcc.w	800e80a <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800e982:	2300      	movs	r3, #0
}
 800e984:	4618      	mov	r0, r3
 800e986:	3720      	adds	r7, #32
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd80      	pop	{r7, pc}
 800e98c:	20003fc4 	.word	0x20003fc4
 800e990:	0801e828 	.word	0x0801e828
 800e994:	0801e9b4 	.word	0x0801e9b4
 800e998:	0801e854 	.word	0x0801e854
 800e99c:	20003fc0 	.word	0x20003fc0
 800e9a0:	0801e9c8 	.word	0x0801e9c8
 800e9a4:	0801e9e4 	.word	0x0801e9e4
 800e9a8:	0801ea14 	.word	0x0801ea14
 800e9ac:	0801ea44 	.word	0x0801ea44

0800e9b0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800e9b0:	b480      	push	{r7}
 800e9b2:	b085      	sub	sp, #20
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	689b      	ldr	r3, [r3, #8]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	685b      	ldr	r3, [r3, #4]
 800e9c4:	3303      	adds	r3, #3
 800e9c6:	f023 0303 	bic.w	r3, r3, #3
 800e9ca:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	60fb      	str	r3, [r7, #12]
 800e9d0:	e011      	b.n	800e9f6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	689b      	ldr	r3, [r3, #8]
 800e9d6:	681a      	ldr	r2, [r3, #0]
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	689b      	ldr	r3, [r3, #8]
 800e9e0:	68ba      	ldr	r2, [r7, #8]
 800e9e2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	881b      	ldrh	r3, [r3, #0]
 800e9e8:	461a      	mov	r2, r3
 800e9ea:	68bb      	ldr	r3, [r7, #8]
 800e9ec:	4413      	add	r3, r2
 800e9ee:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	3301      	adds	r3, #1
 800e9f4:	60fb      	str	r3, [r7, #12]
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	885b      	ldrh	r3, [r3, #2]
 800e9fa:	461a      	mov	r2, r3
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	4293      	cmp	r3, r2
 800ea00:	dbe7      	blt.n	800e9d2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ea02:	bf00      	nop
 800ea04:	bf00      	nop
 800ea06:	3714      	adds	r7, #20
 800ea08:	46bd      	mov	sp, r7
 800ea0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0e:	4770      	bx	lr

0800ea10 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b082      	sub	sp, #8
 800ea14:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ea16:	2300      	movs	r3, #0
 800ea18:	80fb      	strh	r3, [r7, #6]
 800ea1a:	e009      	b.n	800ea30 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ea1c:	88fb      	ldrh	r3, [r7, #6]
 800ea1e:	4a08      	ldr	r2, [pc, #32]	@ (800ea40 <memp_init+0x30>)
 800ea20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea24:	4618      	mov	r0, r3
 800ea26:	f7ff ffc3 	bl	800e9b0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ea2a:	88fb      	ldrh	r3, [r7, #6]
 800ea2c:	3301      	adds	r3, #1
 800ea2e:	80fb      	strh	r3, [r7, #6]
 800ea30:	88fb      	ldrh	r3, [r7, #6]
 800ea32:	2b08      	cmp	r3, #8
 800ea34:	d9f2      	bls.n	800ea1c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ea36:	bf00      	nop
 800ea38:	bf00      	nop
 800ea3a:	3708      	adds	r7, #8
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	bd80      	pop	{r7, pc}
 800ea40:	08020d7c 	.word	0x08020d7c

0800ea44 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b084      	sub	sp, #16
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	689b      	ldr	r3, [r3, #8]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d012      	beq.n	800ea80 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	689b      	ldr	r3, [r3, #8]
 800ea5e:	68fa      	ldr	r2, [r7, #12]
 800ea60:	6812      	ldr	r2, [r2, #0]
 800ea62:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	f003 0303 	and.w	r3, r3, #3
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d006      	beq.n	800ea7c <do_memp_malloc_pool+0x38>
 800ea6e:	4b07      	ldr	r3, [pc, #28]	@ (800ea8c <do_memp_malloc_pool+0x48>)
 800ea70:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ea74:	4906      	ldr	r1, [pc, #24]	@ (800ea90 <do_memp_malloc_pool+0x4c>)
 800ea76:	4807      	ldr	r0, [pc, #28]	@ (800ea94 <do_memp_malloc_pool+0x50>)
 800ea78:	f00d fa62 	bl	801bf40 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	e000      	b.n	800ea82 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800ea80:	2300      	movs	r3, #0
}
 800ea82:	4618      	mov	r0, r3
 800ea84:	3710      	adds	r7, #16
 800ea86:	46bd      	mov	sp, r7
 800ea88:	bd80      	pop	{r7, pc}
 800ea8a:	bf00      	nop
 800ea8c:	0801ea68 	.word	0x0801ea68
 800ea90:	0801ea7c 	.word	0x0801ea7c
 800ea94:	0801eaa0 	.word	0x0801eaa0

0800ea98 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b082      	sub	sp, #8
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d106      	bne.n	800eab4 <memp_malloc_pool+0x1c>
 800eaa6:	4b0a      	ldr	r3, [pc, #40]	@ (800ead0 <memp_malloc_pool+0x38>)
 800eaa8:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800eaac:	4909      	ldr	r1, [pc, #36]	@ (800ead4 <memp_malloc_pool+0x3c>)
 800eaae:	480a      	ldr	r0, [pc, #40]	@ (800ead8 <memp_malloc_pool+0x40>)
 800eab0:	f00d fa46 	bl	801bf40 <iprintf>
  if (desc == NULL) {
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d101      	bne.n	800eabe <memp_malloc_pool+0x26>
    return NULL;
 800eaba:	2300      	movs	r3, #0
 800eabc:	e003      	b.n	800eac6 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800eabe:	6878      	ldr	r0, [r7, #4]
 800eac0:	f7ff ffc0 	bl	800ea44 <do_memp_malloc_pool>
 800eac4:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800eac6:	4618      	mov	r0, r3
 800eac8:	3708      	adds	r7, #8
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd80      	pop	{r7, pc}
 800eace:	bf00      	nop
 800ead0:	0801ea68 	.word	0x0801ea68
 800ead4:	0801eac8 	.word	0x0801eac8
 800ead8:	0801eaa0 	.word	0x0801eaa0

0800eadc <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b084      	sub	sp, #16
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	4603      	mov	r3, r0
 800eae4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800eae6:	79fb      	ldrb	r3, [r7, #7]
 800eae8:	2b08      	cmp	r3, #8
 800eaea:	d901      	bls.n	800eaf0 <memp_malloc+0x14>
 800eaec:	2300      	movs	r3, #0
 800eaee:	e008      	b.n	800eb02 <memp_malloc+0x26>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800eaf0:	79fb      	ldrb	r3, [r7, #7]
 800eaf2:	4a06      	ldr	r2, [pc, #24]	@ (800eb0c <memp_malloc+0x30>)
 800eaf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eaf8:	4618      	mov	r0, r3
 800eafa:	f7ff ffa3 	bl	800ea44 <do_memp_malloc_pool>
 800eafe:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800eb00:	68fb      	ldr	r3, [r7, #12]
}
 800eb02:	4618      	mov	r0, r3
 800eb04:	3710      	adds	r7, #16
 800eb06:	46bd      	mov	sp, r7
 800eb08:	bd80      	pop	{r7, pc}
 800eb0a:	bf00      	nop
 800eb0c:	08020d7c 	.word	0x08020d7c

0800eb10 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b084      	sub	sp, #16
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
 800eb18:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	f003 0303 	and.w	r3, r3, #3
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d006      	beq.n	800eb32 <do_memp_free_pool+0x22>
 800eb24:	4b0a      	ldr	r3, [pc, #40]	@ (800eb50 <do_memp_free_pool+0x40>)
 800eb26:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800eb2a:	490a      	ldr	r1, [pc, #40]	@ (800eb54 <do_memp_free_pool+0x44>)
 800eb2c:	480a      	ldr	r0, [pc, #40]	@ (800eb58 <do_memp_free_pool+0x48>)
 800eb2e:	f00d fa07 	bl	801bf40 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	689b      	ldr	r3, [r3, #8]
 800eb3a:	681a      	ldr	r2, [r3, #0]
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	689b      	ldr	r3, [r3, #8]
 800eb44:	68fa      	ldr	r2, [r7, #12]
 800eb46:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800eb48:	bf00      	nop
 800eb4a:	3710      	adds	r7, #16
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	bd80      	pop	{r7, pc}
 800eb50:	0801ea68 	.word	0x0801ea68
 800eb54:	0801eadc 	.word	0x0801eadc
 800eb58:	0801eaa0 	.word	0x0801eaa0

0800eb5c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800eb5c:	b580      	push	{r7, lr}
 800eb5e:	b082      	sub	sp, #8
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	6078      	str	r0, [r7, #4]
 800eb64:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d106      	bne.n	800eb7a <memp_free_pool+0x1e>
 800eb6c:	4b0a      	ldr	r3, [pc, #40]	@ (800eb98 <memp_free_pool+0x3c>)
 800eb6e:	f240 1295 	movw	r2, #405	@ 0x195
 800eb72:	490a      	ldr	r1, [pc, #40]	@ (800eb9c <memp_free_pool+0x40>)
 800eb74:	480a      	ldr	r0, [pc, #40]	@ (800eba0 <memp_free_pool+0x44>)
 800eb76:	f00d f9e3 	bl	801bf40 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d007      	beq.n	800eb90 <memp_free_pool+0x34>
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d004      	beq.n	800eb90 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800eb86:	6839      	ldr	r1, [r7, #0]
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f7ff ffc1 	bl	800eb10 <do_memp_free_pool>
 800eb8e:	e000      	b.n	800eb92 <memp_free_pool+0x36>
    return;
 800eb90:	bf00      	nop
}
 800eb92:	3708      	adds	r7, #8
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bd80      	pop	{r7, pc}
 800eb98:	0801ea68 	.word	0x0801ea68
 800eb9c:	0801eac8 	.word	0x0801eac8
 800eba0:	0801eaa0 	.word	0x0801eaa0

0800eba4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b082      	sub	sp, #8
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	4603      	mov	r3, r0
 800ebac:	6039      	str	r1, [r7, #0]
 800ebae:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800ebb0:	79fb      	ldrb	r3, [r7, #7]
 800ebb2:	2b08      	cmp	r3, #8
 800ebb4:	d80c      	bhi.n	800ebd0 <memp_free+0x2c>

  if (mem == NULL) {
 800ebb6:	683b      	ldr	r3, [r7, #0]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d008      	beq.n	800ebce <memp_free+0x2a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800ebbc:	79fb      	ldrb	r3, [r7, #7]
 800ebbe:	4a06      	ldr	r2, [pc, #24]	@ (800ebd8 <memp_free+0x34>)
 800ebc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ebc4:	6839      	ldr	r1, [r7, #0]
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	f7ff ffa2 	bl	800eb10 <do_memp_free_pool>
 800ebcc:	e000      	b.n	800ebd0 <memp_free+0x2c>
    return;
 800ebce:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800ebd0:	3708      	adds	r7, #8
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	bd80      	pop	{r7, pc}
 800ebd6:	bf00      	nop
 800ebd8:	08020d7c 	.word	0x08020d7c

0800ebdc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800ebdc:	b480      	push	{r7}
 800ebde:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800ebe0:	bf00      	nop
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe8:	4770      	bx	lr
	...

0800ebec <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b086      	sub	sp, #24
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	60f8      	str	r0, [r7, #12]
 800ebf4:	60b9      	str	r1, [r7, #8]
 800ebf6:	607a      	str	r2, [r7, #4]
 800ebf8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d101      	bne.n	800ec04 <netif_add+0x18>
 800ec00:	2300      	movs	r3, #0
 800ec02:	e0a5      	b.n	800ed50 <netif_add+0x164>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800ec04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d101      	bne.n	800ec0e <netif_add+0x22>
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	e0a0      	b.n	800ed50 <netif_add+0x164>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800ec0e:	68bb      	ldr	r3, [r7, #8]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d101      	bne.n	800ec18 <netif_add+0x2c>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800ec14:	4b50      	ldr	r3, [pc, #320]	@ (800ed58 <netif_add+0x16c>)
 800ec16:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d101      	bne.n	800ec22 <netif_add+0x36>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800ec1e:	4b4e      	ldr	r3, [pc, #312]	@ (800ed58 <netif_add+0x16c>)
 800ec20:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d101      	bne.n	800ec2c <netif_add+0x40>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800ec28:	4b4b      	ldr	r3, [pc, #300]	@ (800ed58 <netif_add+0x16c>)
 800ec2a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	2200      	movs	r2, #0
 800ec30:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	2200      	movs	r2, #0
 800ec36:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	4a46      	ldr	r2, [pc, #280]	@ (800ed5c <netif_add+0x170>)
 800ec42:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2200      	movs	r2, #0
 800ec48:	859a      	strh	r2, [r3, #44]	@ 0x2c
  netif->flags = 0;
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	3324      	adds	r3, #36	@ 0x24
 800ec56:	2208      	movs	r2, #8
 800ec58:	2100      	movs	r1, #0
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f00d fb18 	bl	801c290 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	2200      	movs	r2, #0
 800ec64:	61da      	str	r2, [r3, #28]
#if LWIP_IPV6 && LWIP_IPV6_MLD
  netif->mld_mac_filter = NULL;
#endif /* LWIP_IPV6 && LWIP_IPV6_MLD */

  /* remember netif specific state information data */
  netif->state = state;
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	6a3a      	ldr	r2, [r7, #32]
 800ec6a:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800ec6c:	4b3c      	ldr	r3, [pc, #240]	@ (800ed60 <netif_add+0x174>)
 800ec6e:	781a      	ldrb	r2, [r3, #0]
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  netif->input = input;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ec7a:	611a      	str	r2, [r3, #16]

#if LWIP_ACD
  netif->acd_list = NULL;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	2200      	movs	r2, #0
 800ec80:	63da      	str	r2, [r3, #60]	@ 0x3c
  netif->reschedule_poll = 0;
#endif /* LWIP_NETIF_LOOPBACK_MULTITHREADING */
#endif /* ENABLE_LOOPBACK */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800ec82:	683b      	ldr	r3, [r7, #0]
 800ec84:	687a      	ldr	r2, [r7, #4]
 800ec86:	68b9      	ldr	r1, [r7, #8]
 800ec88:	68f8      	ldr	r0, [r7, #12]
 800ec8a:	f000 f915 	bl	800eeb8 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800ec8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec90:	68f8      	ldr	r0, [r7, #12]
 800ec92:	4798      	blx	r3
 800ec94:	4603      	mov	r3, r0
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d001      	beq.n	800ec9e <netif_add+0xb2>
    return NULL;
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	e058      	b.n	800ed50 <netif_add+0x164>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800eca4:	2bff      	cmp	r3, #255	@ 0xff
 800eca6:	d103      	bne.n	800ecb0 <netif_add+0xc4>
        netif->num = 0;
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	2200      	movs	r2, #0
 800ecac:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      }
      num_netifs = 0;
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ecb4:	4b2b      	ldr	r3, [pc, #172]	@ (800ed64 <netif_add+0x178>)
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	617b      	str	r3, [r7, #20]
 800ecba:	e02b      	b.n	800ed14 <netif_add+0x128>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800ecbc:	697a      	ldr	r2, [r7, #20]
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	429a      	cmp	r2, r3
 800ecc2:	d106      	bne.n	800ecd2 <netif_add+0xe6>
 800ecc4:	4b28      	ldr	r3, [pc, #160]	@ (800ed68 <netif_add+0x17c>)
 800ecc6:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800ecca:	4928      	ldr	r1, [pc, #160]	@ (800ed6c <netif_add+0x180>)
 800eccc:	4828      	ldr	r0, [pc, #160]	@ (800ed70 <netif_add+0x184>)
 800ecce:	f00d f937 	bl	801bf40 <iprintf>
        num_netifs++;
 800ecd2:	693b      	ldr	r3, [r7, #16]
 800ecd4:	3301      	adds	r3, #1
 800ecd6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800ecd8:	693b      	ldr	r3, [r7, #16]
 800ecda:	2bff      	cmp	r3, #255	@ 0xff
 800ecdc:	dd06      	ble.n	800ecec <netif_add+0x100>
 800ecde:	4b22      	ldr	r3, [pc, #136]	@ (800ed68 <netif_add+0x17c>)
 800ece0:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 800ece4:	4923      	ldr	r1, [pc, #140]	@ (800ed74 <netif_add+0x188>)
 800ece6:	4822      	ldr	r0, [pc, #136]	@ (800ed70 <netif_add+0x184>)
 800ece8:	f00d f92a 	bl	801bf40 <iprintf>
        if (netif2->num == netif->num) {
 800ecec:	697b      	ldr	r3, [r7, #20]
 800ecee:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	d108      	bne.n	800ed0e <netif_add+0x122>
          netif->num++;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ed02:	3301      	adds	r3, #1
 800ed04:	b2da      	uxtb	r2, r3
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          break;
 800ed0c:	e005      	b.n	800ed1a <netif_add+0x12e>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	617b      	str	r3, [r7, #20]
 800ed14:	697b      	ldr	r3, [r7, #20]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d1d0      	bne.n	800ecbc <netif_add+0xd0>
        }
      }
    } while (netif2 != NULL);
 800ed1a:	697b      	ldr	r3, [r7, #20]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d1be      	bne.n	800ec9e <netif_add+0xb2>
  }
  if (netif->num == 254) {
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ed26:	2bfe      	cmp	r3, #254	@ 0xfe
 800ed28:	d103      	bne.n	800ed32 <netif_add+0x146>
    netif_num = 0;
 800ed2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ed60 <netif_add+0x174>)
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	701a      	strb	r2, [r3, #0]
 800ed30:	e006      	b.n	800ed40 <netif_add+0x154>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ed38:	3301      	adds	r3, #1
 800ed3a:	b2da      	uxtb	r2, r3
 800ed3c:	4b08      	ldr	r3, [pc, #32]	@ (800ed60 <netif_add+0x174>)
 800ed3e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800ed40:	4b08      	ldr	r3, [pc, #32]	@ (800ed64 <netif_add+0x178>)
 800ed42:	681a      	ldr	r2, [r3, #0]
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800ed48:	4a06      	ldr	r2, [pc, #24]	@ (800ed64 <netif_add+0x178>)
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800ed4e:	68fb      	ldr	r3, [r7, #12]
}
 800ed50:	4618      	mov	r0, r3
 800ed52:	3718      	adds	r7, #24
 800ed54:	46bd      	mov	sp, r7
 800ed56:	bd80      	pop	{r7, pc}
 800ed58:	08020e00 	.word	0x08020e00
 800ed5c:	0800f10b 	.word	0x0800f10b
 800ed60:	2000ad08 	.word	0x2000ad08
 800ed64:	2000ad00 	.word	0x2000ad00
 800ed68:	0801eafc 	.word	0x0801eafc
 800ed6c:	0801eb70 	.word	0x0801eb70
 800ed70:	0801eb2c 	.word	0x0801eb2c
 800ed74:	0801eb84 	.word	0x0801eb84

0800ed78 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b082      	sub	sp, #8
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	6078      	str	r0, [r7, #4]
 800ed80:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800ed82:	6839      	ldr	r1, [r7, #0]
 800ed84:	6878      	ldr	r0, [r7, #4]
 800ed86:	f002 fe6d 	bl	8011a64 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800ed8a:	6839      	ldr	r1, [r7, #0]
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f007 fecb 	bl	8016b28 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800ed92:	bf00      	nop
 800ed94:	3708      	adds	r7, #8
 800ed96:	46bd      	mov	sp, r7
 800ed98:	bd80      	pop	{r7, pc}
	...

0800ed9c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b086      	sub	sp, #24
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	60f8      	str	r0, [r7, #12]
 800eda4:	60b9      	str	r1, [r7, #8]
 800eda6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d106      	bne.n	800edbc <netif_do_set_ipaddr+0x20>
 800edae:	4b20      	ldr	r3, [pc, #128]	@ (800ee30 <netif_do_set_ipaddr+0x94>)
 800edb0:	f44f 72ee 	mov.w	r2, #476	@ 0x1dc
 800edb4:	491f      	ldr	r1, [pc, #124]	@ (800ee34 <netif_do_set_ipaddr+0x98>)
 800edb6:	4820      	ldr	r0, [pc, #128]	@ (800ee38 <netif_do_set_ipaddr+0x9c>)
 800edb8:	f00d f8c2 	bl	801bf40 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d106      	bne.n	800edd0 <netif_do_set_ipaddr+0x34>
 800edc2:	4b1b      	ldr	r3, [pc, #108]	@ (800ee30 <netif_do_set_ipaddr+0x94>)
 800edc4:	f240 12dd 	movw	r2, #477	@ 0x1dd
 800edc8:	491a      	ldr	r1, [pc, #104]	@ (800ee34 <netif_do_set_ipaddr+0x98>)
 800edca:	481b      	ldr	r0, [pc, #108]	@ (800ee38 <netif_do_set_ipaddr+0x9c>)
 800edcc:	f00d f8b8 	bl	801bf40 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_eq(ipaddr, netif_ip4_addr(netif)) == 0) {
 800edd0:	68bb      	ldr	r3, [r7, #8]
 800edd2:	681a      	ldr	r2, [r3, #0]
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	3304      	adds	r3, #4
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	429a      	cmp	r2, r3
 800eddc:	d023      	beq.n	800ee26 <netif_do_set_ipaddr+0x8a>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	3304      	adds	r3, #4
 800ede8:	681a      	ldr	r2, [r3, #0]
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800edee:	f107 0314 	add.w	r3, r7, #20
 800edf2:	4619      	mov	r1, r3
 800edf4:	6878      	ldr	r0, [r7, #4]
 800edf6:	f7ff ffbf 	bl	800ed78 <netif_do_ip_addr_changed>

#if LWIP_ACD
    acd_netif_ip_addr_changed(netif, old_addr, &new_addr);
 800edfa:	f107 0314 	add.w	r3, r7, #20
 800edfe:	461a      	mov	r2, r3
 800ee00:	6879      	ldr	r1, [r7, #4]
 800ee02:	68f8      	ldr	r0, [r7, #12]
 800ee04:	f008 f917 	bl	8017036 <acd_netif_ip_addr_changed>
#endif /* LWIP_ACD */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ee08:	68bb      	ldr	r3, [r7, #8]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d002      	beq.n	800ee14 <netif_do_set_ipaddr+0x78>
 800ee0e:	68bb      	ldr	r3, [r7, #8]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	e000      	b.n	800ee16 <netif_do_set_ipaddr+0x7a>
 800ee14:	2300      	movs	r3, #0
 800ee16:	68fa      	ldr	r2, [r7, #12]
 800ee18:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ee1a:	2101      	movs	r1, #1
 800ee1c:	68f8      	ldr	r0, [r7, #12]
 800ee1e:	f000 f8c3 	bl	800efa8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800ee22:	2301      	movs	r3, #1
 800ee24:	e000      	b.n	800ee28 <netif_do_set_ipaddr+0x8c>
  }
  return 0; /* address unchanged */
 800ee26:	2300      	movs	r3, #0
}
 800ee28:	4618      	mov	r0, r3
 800ee2a:	3718      	adds	r7, #24
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	bd80      	pop	{r7, pc}
 800ee30:	0801eafc 	.word	0x0801eafc
 800ee34:	0801ebb4 	.word	0x0801ebb4
 800ee38:	0801eb2c 	.word	0x0801eb2c

0800ee3c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800ee3c:	b480      	push	{r7}
 800ee3e:	b085      	sub	sp, #20
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	60f8      	str	r0, [r7, #12]
 800ee44:	60b9      	str	r1, [r7, #8]
 800ee46:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_eq(netmask, netif_ip4_netmask(netif)) == 0) {
 800ee48:	68bb      	ldr	r3, [r7, #8]
 800ee4a:	681a      	ldr	r2, [r3, #0]
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	3308      	adds	r3, #8
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	429a      	cmp	r2, r3
 800ee54:	d00a      	beq.n	800ee6c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800ee56:	68bb      	ldr	r3, [r7, #8]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d002      	beq.n	800ee62 <netif_do_set_netmask+0x26>
 800ee5c:	68bb      	ldr	r3, [r7, #8]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	e000      	b.n	800ee64 <netif_do_set_netmask+0x28>
 800ee62:	2300      	movs	r3, #0
 800ee64:	68fa      	ldr	r2, [r7, #12]
 800ee66:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800ee68:	2301      	movs	r3, #1
 800ee6a:	e000      	b.n	800ee6e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800ee6c:	2300      	movs	r3, #0
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	3714      	adds	r7, #20
 800ee72:	46bd      	mov	sp, r7
 800ee74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee78:	4770      	bx	lr

0800ee7a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800ee7a:	b480      	push	{r7}
 800ee7c:	b085      	sub	sp, #20
 800ee7e:	af00      	add	r7, sp, #0
 800ee80:	60f8      	str	r0, [r7, #12]
 800ee82:	60b9      	str	r1, [r7, #8]
 800ee84:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_eq(gw, netif_ip4_gw(netif)) == 0) {
 800ee86:	68bb      	ldr	r3, [r7, #8]
 800ee88:	681a      	ldr	r2, [r3, #0]
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	330c      	adds	r3, #12
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	429a      	cmp	r2, r3
 800ee92:	d00a      	beq.n	800eeaa <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800ee94:	68bb      	ldr	r3, [r7, #8]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d002      	beq.n	800eea0 <netif_do_set_gw+0x26>
 800ee9a:	68bb      	ldr	r3, [r7, #8]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	e000      	b.n	800eea2 <netif_do_set_gw+0x28>
 800eea0:	2300      	movs	r3, #0
 800eea2:	68fa      	ldr	r2, [r7, #12]
 800eea4:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800eea6:	2301      	movs	r3, #1
 800eea8:	e000      	b.n	800eeac <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800eeaa:	2300      	movs	r3, #0
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3714      	adds	r7, #20
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb6:	4770      	bx	lr

0800eeb8 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b088      	sub	sp, #32
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	60f8      	str	r0, [r7, #12]
 800eec0:	60b9      	str	r1, [r7, #8]
 800eec2:	607a      	str	r2, [r7, #4]
 800eec4:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800eec6:	2300      	movs	r3, #0
 800eec8:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800eeca:	2300      	movs	r3, #0
 800eecc:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d101      	bne.n	800eed8 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800eed4:	4b1c      	ldr	r3, [pc, #112]	@ (800ef48 <netif_set_addr+0x90>)
 800eed6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d101      	bne.n	800eee2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800eede:	4b1a      	ldr	r3, [pc, #104]	@ (800ef48 <netif_set_addr+0x90>)
 800eee0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800eee2:	683b      	ldr	r3, [r7, #0]
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d101      	bne.n	800eeec <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800eee8:	4b17      	ldr	r3, [pc, #92]	@ (800ef48 <netif_set_addr+0x90>)
 800eeea:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800eeec:	68bb      	ldr	r3, [r7, #8]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d003      	beq.n	800eefa <netif_set_addr+0x42>
 800eef2:	68bb      	ldr	r3, [r7, #8]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d101      	bne.n	800eefe <netif_set_addr+0x46>
 800eefa:	2301      	movs	r3, #1
 800eefc:	e000      	b.n	800ef00 <netif_set_addr+0x48>
 800eefe:	2300      	movs	r3, #0
 800ef00:	617b      	str	r3, [r7, #20]
  if (remove) {
 800ef02:	697b      	ldr	r3, [r7, #20]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d006      	beq.n	800ef16 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ef08:	f107 0310 	add.w	r3, r7, #16
 800ef0c:	461a      	mov	r2, r3
 800ef0e:	68b9      	ldr	r1, [r7, #8]
 800ef10:	68f8      	ldr	r0, [r7, #12]
 800ef12:	f7ff ff43 	bl	800ed9c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800ef16:	69fa      	ldr	r2, [r7, #28]
 800ef18:	6879      	ldr	r1, [r7, #4]
 800ef1a:	68f8      	ldr	r0, [r7, #12]
 800ef1c:	f7ff ff8e 	bl	800ee3c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800ef20:	69ba      	ldr	r2, [r7, #24]
 800ef22:	6839      	ldr	r1, [r7, #0]
 800ef24:	68f8      	ldr	r0, [r7, #12]
 800ef26:	f7ff ffa8 	bl	800ee7a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800ef2a:	697b      	ldr	r3, [r7, #20]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d106      	bne.n	800ef3e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ef30:	f107 0310 	add.w	r3, r7, #16
 800ef34:	461a      	mov	r2, r3
 800ef36:	68b9      	ldr	r1, [r7, #8]
 800ef38:	68f8      	ldr	r0, [r7, #12]
 800ef3a:	f7ff ff2f 	bl	800ed9c <netif_do_set_ipaddr>
  }
  if (change_reason != LWIP_NSC_NONE) {
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800ef3e:	bf00      	nop
 800ef40:	3720      	adds	r7, #32
 800ef42:	46bd      	mov	sp, r7
 800ef44:	bd80      	pop	{r7, pc}
 800ef46:	bf00      	nop
 800ef48:	08020e00 	.word	0x08020e00

0800ef4c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b083      	sub	sp, #12
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800ef54:	4a04      	ldr	r2, [pc, #16]	@ (800ef68 <netif_set_default+0x1c>)
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800ef5a:	bf00      	nop
 800ef5c:	370c      	adds	r7, #12
 800ef5e:	46bd      	mov	sp, r7
 800ef60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef64:	4770      	bx	lr
 800ef66:	bf00      	nop
 800ef68:	2000ad04 	.word	0x2000ad04

0800ef6c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b082      	sub	sp, #8
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d013      	beq.n	800efa2 <netif_set_up+0x36>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ef80:	f003 0301 	and.w	r3, r3, #1
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d10c      	bne.n	800efa2 <netif_set_up+0x36>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ef8e:	f043 0301 	orr.w	r3, r3, #1
 800ef92:	b2da      	uxtb	r2, r3
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800ef9a:	2103      	movs	r1, #3
 800ef9c:	6878      	ldr	r0, [r7, #4]
 800ef9e:	f000 f803 	bl	800efa8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800efa2:	3708      	adds	r7, #8
 800efa4:	46bd      	mov	sp, r7
 800efa6:	bd80      	pop	{r7, pc}

0800efa8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b082      	sub	sp, #8
 800efac:	af00      	add	r7, sp, #0
 800efae:	6078      	str	r0, [r7, #4]
 800efb0:	460b      	mov	r3, r1
 800efb2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d106      	bne.n	800efc8 <netif_issue_reports+0x20>
 800efba:	4b0f      	ldr	r3, [pc, #60]	@ (800eff8 <netif_issue_reports+0x50>)
 800efbc:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800efc0:	490e      	ldr	r1, [pc, #56]	@ (800effc <netif_issue_reports+0x54>)
 800efc2:	480f      	ldr	r0, [pc, #60]	@ (800f000 <netif_issue_reports+0x58>)
 800efc4:	f00c ffbc 	bl	801bf40 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800efce:	f003 0304 	and.w	r3, r3, #4
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d00b      	beq.n	800efee <netif_issue_reports+0x46>
      !(netif->flags & NETIF_FLAG_UP)) {
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800efdc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d004      	beq.n	800efee <netif_issue_reports+0x46>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800efe4:	78fb      	ldrb	r3, [r7, #3]
 800efe6:	f003 0301 	and.w	r3, r3, #1
 800efea:	2b00      	cmp	r3, #0
 800efec:	e000      	b.n	800eff0 <netif_issue_reports+0x48>
    return;
 800efee:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800eff0:	3708      	adds	r7, #8
 800eff2:	46bd      	mov	sp, r7
 800eff4:	bd80      	pop	{r7, pc}
 800eff6:	bf00      	nop
 800eff8:	0801eafc 	.word	0x0801eafc
 800effc:	0801ebc4 	.word	0x0801ebc4
 800f000:	0801eb2c 	.word	0x0801eb2c

0800f004 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b082      	sub	sp, #8
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d019      	beq.n	800f046 <netif_set_down+0x42>

  if (netif->flags & NETIF_FLAG_UP) {
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f018:	f003 0301 	and.w	r3, r3, #1
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d012      	beq.n	800f046 <netif_set_down+0x42>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f026:	f023 0301 	bic.w	r3, r3, #1
 800f02a:	b2da      	uxtb	r2, r3
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f038:	f003 0308 	and.w	r3, r3, #8
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d002      	beq.n	800f046 <netif_set_down+0x42>
      etharp_cleanup_netif(netif);
 800f040:	6878      	ldr	r0, [r7, #4]
 800f042:	f00a f925 	bl	8019290 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800f046:	3708      	adds	r7, #8
 800f048:	46bd      	mov	sp, r7
 800f04a:	bd80      	pop	{r7, pc}

0800f04c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b082      	sub	sp, #8
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d01e      	beq.n	800f098 <netif_set_link_up+0x4c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f060:	f003 0304 	and.w	r3, r3, #4
 800f064:	2b00      	cmp	r3, #0
 800f066:	d117      	bne.n	800f098 <netif_set_link_up+0x4c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f06e:	f043 0304 	orr.w	r3, r3, #4
 800f072:	b2da      	uxtb	r2, r3
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#if LWIP_DHCP
    dhcp_network_changed_link_up(netif);
 800f07a:	6878      	ldr	r0, [r7, #4]
 800f07c:	f008 fc3e 	bl	80178fc <dhcp_network_changed_link_up>

#if LWIP_AUTOIP
    autoip_network_changed_link_up(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800f080:	2103      	movs	r1, #3
 800f082:	6878      	ldr	r0, [r7, #4]
 800f084:	f7ff ff90 	bl	800efa8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	69db      	ldr	r3, [r3, #28]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d003      	beq.n	800f098 <netif_set_link_up+0x4c>
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	69db      	ldr	r3, [r3, #28]
 800f094:	6878      	ldr	r0, [r7, #4]
 800f096:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800f098:	3708      	adds	r7, #8
 800f09a:	46bd      	mov	sp, r7
 800f09c:	bd80      	pop	{r7, pc}

0800f09e <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800f09e:	b580      	push	{r7, lr}
 800f0a0:	b082      	sub	sp, #8
 800f0a2:	af00      	add	r7, sp, #0
 800f0a4:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d01a      	beq.n	800f0e2 <netif_set_link_down+0x44>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f0b2:	f003 0304 	and.w	r3, r3, #4
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d013      	beq.n	800f0e2 <netif_set_link_down+0x44>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f0c0:	f023 0304 	bic.w	r3, r3, #4
 800f0c4:	b2da      	uxtb	r2, r3
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
#if LWIP_AUTOIP
    autoip_network_changed_link_down(netif);
#endif /* LWIP_AUTOIP */

#if LWIP_ACD
    acd_network_changed_link_down(netif);
 800f0cc:	6878      	ldr	r0, [r7, #4]
 800f0ce:	f007 fe00 	bl	8016cd2 <acd_network_changed_link_down>

#if LWIP_IPV6 && LWIP_ND6_ALLOW_RA_UPDATES
    netif->mtu6 = netif->mtu;
#endif

    NETIF_LINK_CALLBACK(netif);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	69db      	ldr	r3, [r3, #28]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d003      	beq.n	800f0e2 <netif_set_link_down+0x44>
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	69db      	ldr	r3, [r3, #28]
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800f0e2:	3708      	adds	r7, #8
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}

0800f0e8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800f0e8:	b480      	push	{r7}
 800f0ea:	b083      	sub	sp, #12
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
 800f0f0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d002      	beq.n	800f0fe <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	683a      	ldr	r2, [r7, #0]
 800f0fc:	61da      	str	r2, [r3, #28]
  }
}
 800f0fe:	bf00      	nop
 800f100:	370c      	adds	r7, #12
 800f102:	46bd      	mov	sp, r7
 800f104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f108:	4770      	bx	lr

0800f10a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800f10a:	b480      	push	{r7}
 800f10c:	b085      	sub	sp, #20
 800f10e:	af00      	add	r7, sp, #0
 800f110:	60f8      	str	r0, [r7, #12]
 800f112:	60b9      	str	r1, [r7, #8]
 800f114:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800f116:	f06f 030b 	mvn.w	r3, #11
}
 800f11a:	4618      	mov	r0, r3
 800f11c:	3714      	adds	r7, #20
 800f11e:	46bd      	mov	sp, r7
 800f120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f124:	4770      	bx	lr
	...

0800f128 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800f128:	b480      	push	{r7}
 800f12a:	b085      	sub	sp, #20
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	4603      	mov	r3, r0
 800f130:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800f132:	79fb      	ldrb	r3, [r7, #7]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d013      	beq.n	800f160 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800f138:	4b0d      	ldr	r3, [pc, #52]	@ (800f170 <netif_get_by_index+0x48>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	60fb      	str	r3, [r7, #12]
 800f13e:	e00c      	b.n	800f15a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f146:	3301      	adds	r3, #1
 800f148:	b2db      	uxtb	r3, r3
 800f14a:	79fa      	ldrb	r2, [r7, #7]
 800f14c:	429a      	cmp	r2, r3
 800f14e:	d101      	bne.n	800f154 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	e006      	b.n	800f162 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	60fb      	str	r3, [r7, #12]
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d1ef      	bne.n	800f140 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800f160:	2300      	movs	r3, #0
}
 800f162:	4618      	mov	r0, r3
 800f164:	3714      	adds	r7, #20
 800f166:	46bd      	mov	sp, r7
 800f168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16c:	4770      	bx	lr
 800f16e:	bf00      	nop
 800f170:	2000ad00 	.word	0x2000ad00

0800f174 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800f174:	b580      	push	{r7, lr}
 800f176:	b082      	sub	sp, #8
 800f178:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800f17a:	4b0c      	ldr	r3, [pc, #48]	@ (800f1ac <pbuf_free_ooseq+0x38>)
 800f17c:	2200      	movs	r2, #0
 800f17e:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800f180:	4b0b      	ldr	r3, [pc, #44]	@ (800f1b0 <pbuf_free_ooseq+0x3c>)
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	607b      	str	r3, [r7, #4]
 800f186:	e00a      	b.n	800f19e <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d003      	beq.n	800f198 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800f190:	6878      	ldr	r0, [r7, #4]
 800f192:	f002 fca5 	bl	8011ae0 <tcp_free_ooseq>
      return;
 800f196:	e005      	b.n	800f1a4 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	68db      	ldr	r3, [r3, #12]
 800f19c:	607b      	str	r3, [r7, #4]
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d1f1      	bne.n	800f188 <pbuf_free_ooseq+0x14>
    }
  }
}
 800f1a4:	3708      	adds	r7, #8
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	bd80      	pop	{r7, pc}
 800f1aa:	bf00      	nop
 800f1ac:	2000ad09 	.word	0x2000ad09
 800f1b0:	2000ad18 	.word	0x2000ad18

0800f1b4 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800f1b4:	b480      	push	{r7}
 800f1b6:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800f1b8:	4b03      	ldr	r3, [pc, #12]	@ (800f1c8 <pbuf_pool_is_empty+0x14>)
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800f1be:	bf00      	nop
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c6:	4770      	bx	lr
 800f1c8:	2000ad09 	.word	0x2000ad09

0800f1cc <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800f1cc:	b480      	push	{r7}
 800f1ce:	b085      	sub	sp, #20
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	60f8      	str	r0, [r7, #12]
 800f1d4:	60b9      	str	r1, [r7, #8]
 800f1d6:	4611      	mov	r1, r2
 800f1d8:	461a      	mov	r2, r3
 800f1da:	460b      	mov	r3, r1
 800f1dc:	80fb      	strh	r3, [r7, #6]
 800f1de:	4613      	mov	r3, r2
 800f1e0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	68ba      	ldr	r2, [r7, #8]
 800f1ec:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	88fa      	ldrh	r2, [r7, #6]
 800f1f2:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	88ba      	ldrh	r2, [r7, #4]
 800f1f8:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800f1fa:	8b3b      	ldrh	r3, [r7, #24]
 800f1fc:	b2da      	uxtb	r2, r3
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	7f3a      	ldrb	r2, [r7, #28]
 800f206:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	2201      	movs	r2, #1
 800f20c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	2200      	movs	r2, #0
 800f212:	73da      	strb	r2, [r3, #15]
}
 800f214:	bf00      	nop
 800f216:	3714      	adds	r7, #20
 800f218:	46bd      	mov	sp, r7
 800f21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f21e:	4770      	bx	lr

0800f220 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800f220:	b580      	push	{r7, lr}
 800f222:	b08c      	sub	sp, #48	@ 0x30
 800f224:	af02      	add	r7, sp, #8
 800f226:	4603      	mov	r3, r0
 800f228:	71fb      	strb	r3, [r7, #7]
 800f22a:	460b      	mov	r3, r1
 800f22c:	80bb      	strh	r3, [r7, #4]
 800f22e:	4613      	mov	r3, r2
 800f230:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800f232:	79fb      	ldrb	r3, [r7, #7]
 800f234:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800f236:	887b      	ldrh	r3, [r7, #2]
 800f238:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800f23c:	d07f      	beq.n	800f33e <pbuf_alloc+0x11e>
 800f23e:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800f242:	f300 80c8 	bgt.w	800f3d6 <pbuf_alloc+0x1b6>
 800f246:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800f24a:	d010      	beq.n	800f26e <pbuf_alloc+0x4e>
 800f24c:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800f250:	f300 80c1 	bgt.w	800f3d6 <pbuf_alloc+0x1b6>
 800f254:	2b01      	cmp	r3, #1
 800f256:	d002      	beq.n	800f25e <pbuf_alloc+0x3e>
 800f258:	2b41      	cmp	r3, #65	@ 0x41
 800f25a:	f040 80bc 	bne.w	800f3d6 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800f25e:	887a      	ldrh	r2, [r7, #2]
 800f260:	88bb      	ldrh	r3, [r7, #4]
 800f262:	4619      	mov	r1, r3
 800f264:	2000      	movs	r0, #0
 800f266:	f000 f8d1 	bl	800f40c <pbuf_alloc_reference>
 800f26a:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800f26c:	e0bd      	b.n	800f3ea <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800f26e:	2300      	movs	r3, #0
 800f270:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800f272:	2300      	movs	r3, #0
 800f274:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800f276:	88bb      	ldrh	r3, [r7, #4]
 800f278:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800f27a:	2008      	movs	r0, #8
 800f27c:	f7ff fc2e 	bl	800eadc <memp_malloc>
 800f280:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800f282:	693b      	ldr	r3, [r7, #16]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d109      	bne.n	800f29c <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800f288:	f7ff ff94 	bl	800f1b4 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800f28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d002      	beq.n	800f298 <pbuf_alloc+0x78>
            pbuf_free(p);
 800f292:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f294:	f000 faaa 	bl	800f7ec <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800f298:	2300      	movs	r3, #0
 800f29a:	e0a7      	b.n	800f3ec <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800f29c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f29e:	3303      	adds	r3, #3
 800f2a0:	b29b      	uxth	r3, r3
 800f2a2:	f023 0303 	bic.w	r3, r3, #3
 800f2a6:	b29b      	uxth	r3, r3
 800f2a8:	f5c3 63c0 	rsb	r3, r3, #1536	@ 0x600
 800f2ac:	b29b      	uxth	r3, r3
 800f2ae:	8b7a      	ldrh	r2, [r7, #26]
 800f2b0:	4293      	cmp	r3, r2
 800f2b2:	bf28      	it	cs
 800f2b4:	4613      	movcs	r3, r2
 800f2b6:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800f2b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f2ba:	3310      	adds	r3, #16
 800f2bc:	693a      	ldr	r2, [r7, #16]
 800f2be:	4413      	add	r3, r2
 800f2c0:	3303      	adds	r3, #3
 800f2c2:	f023 0303 	bic.w	r3, r3, #3
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	89f9      	ldrh	r1, [r7, #14]
 800f2ca:	8b7a      	ldrh	r2, [r7, #26]
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	9301      	str	r3, [sp, #4]
 800f2d0:	887b      	ldrh	r3, [r7, #2]
 800f2d2:	9300      	str	r3, [sp, #0]
 800f2d4:	460b      	mov	r3, r1
 800f2d6:	4601      	mov	r1, r0
 800f2d8:	6938      	ldr	r0, [r7, #16]
 800f2da:	f7ff ff77 	bl	800f1cc <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800f2de:	693b      	ldr	r3, [r7, #16]
 800f2e0:	685b      	ldr	r3, [r3, #4]
 800f2e2:	f003 0303 	and.w	r3, r3, #3
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d006      	beq.n	800f2f8 <pbuf_alloc+0xd8>
 800f2ea:	4b42      	ldr	r3, [pc, #264]	@ (800f3f4 <pbuf_alloc+0x1d4>)
 800f2ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f2f0:	4941      	ldr	r1, [pc, #260]	@ (800f3f8 <pbuf_alloc+0x1d8>)
 800f2f2:	4842      	ldr	r0, [pc, #264]	@ (800f3fc <pbuf_alloc+0x1dc>)
 800f2f4:	f00c fe24 	bl	801bf40 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800f2f8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f2fa:	3303      	adds	r3, #3
 800f2fc:	f023 0303 	bic.w	r3, r3, #3
 800f300:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f304:	d106      	bne.n	800f314 <pbuf_alloc+0xf4>
 800f306:	4b3b      	ldr	r3, [pc, #236]	@ (800f3f4 <pbuf_alloc+0x1d4>)
 800f308:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800f30c:	493c      	ldr	r1, [pc, #240]	@ (800f400 <pbuf_alloc+0x1e0>)
 800f30e:	483b      	ldr	r0, [pc, #236]	@ (800f3fc <pbuf_alloc+0x1dc>)
 800f310:	f00c fe16 	bl	801bf40 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800f314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f316:	2b00      	cmp	r3, #0
 800f318:	d102      	bne.n	800f320 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800f31a:	693b      	ldr	r3, [r7, #16]
 800f31c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f31e:	e002      	b.n	800f326 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800f320:	69fb      	ldr	r3, [r7, #28]
 800f322:	693a      	ldr	r2, [r7, #16]
 800f324:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800f326:	693b      	ldr	r3, [r7, #16]
 800f328:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800f32a:	8b7a      	ldrh	r2, [r7, #26]
 800f32c:	89fb      	ldrh	r3, [r7, #14]
 800f32e:	1ad3      	subs	r3, r2, r3
 800f330:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800f332:	2300      	movs	r3, #0
 800f334:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800f336:	8b7b      	ldrh	r3, [r7, #26]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d19e      	bne.n	800f27a <pbuf_alloc+0x5a>
      break;
 800f33c:	e055      	b.n	800f3ea <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      mem_size_t payload_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800f33e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f340:	3303      	adds	r3, #3
 800f342:	b29b      	uxth	r3, r3
 800f344:	f023 0303 	bic.w	r3, r3, #3
 800f348:	b29a      	uxth	r2, r3
 800f34a:	88bb      	ldrh	r3, [r7, #4]
 800f34c:	3303      	adds	r3, #3
 800f34e:	b29b      	uxth	r3, r3
 800f350:	f023 0303 	bic.w	r3, r3, #3
 800f354:	b29b      	uxth	r3, r3
 800f356:	4413      	add	r3, r2
 800f358:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800f35a:	8b3b      	ldrh	r3, [r7, #24]
 800f35c:	3310      	adds	r3, #16
 800f35e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800f360:	8b3a      	ldrh	r2, [r7, #24]
 800f362:	88bb      	ldrh	r3, [r7, #4]
 800f364:	3303      	adds	r3, #3
 800f366:	f023 0303 	bic.w	r3, r3, #3
 800f36a:	429a      	cmp	r2, r3
 800f36c:	d306      	bcc.n	800f37c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800f36e:	8afa      	ldrh	r2, [r7, #22]
 800f370:	88bb      	ldrh	r3, [r7, #4]
 800f372:	3303      	adds	r3, #3
 800f374:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800f378:	429a      	cmp	r2, r3
 800f37a:	d201      	bcs.n	800f380 <pbuf_alloc+0x160>
        return NULL;
 800f37c:	2300      	movs	r3, #0
 800f37e:	e035      	b.n	800f3ec <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800f380:	8afb      	ldrh	r3, [r7, #22]
 800f382:	4618      	mov	r0, r3
 800f384:	f7ff fa1a 	bl	800e7bc <mem_malloc>
 800f388:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800f38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d101      	bne.n	800f394 <pbuf_alloc+0x174>
        return NULL;
 800f390:	2300      	movs	r3, #0
 800f392:	e02b      	b.n	800f3ec <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800f394:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f396:	3310      	adds	r3, #16
 800f398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f39a:	4413      	add	r3, r2
 800f39c:	3303      	adds	r3, #3
 800f39e:	f023 0303 	bic.w	r3, r3, #3
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	88b9      	ldrh	r1, [r7, #4]
 800f3a6:	88ba      	ldrh	r2, [r7, #4]
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	9301      	str	r3, [sp, #4]
 800f3ac:	887b      	ldrh	r3, [r7, #2]
 800f3ae:	9300      	str	r3, [sp, #0]
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	4601      	mov	r1, r0
 800f3b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f3b6:	f7ff ff09 	bl	800f1cc <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800f3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3bc:	685b      	ldr	r3, [r3, #4]
 800f3be:	f003 0303 	and.w	r3, r3, #3
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d010      	beq.n	800f3e8 <pbuf_alloc+0x1c8>
 800f3c6:	4b0b      	ldr	r3, [pc, #44]	@ (800f3f4 <pbuf_alloc+0x1d4>)
 800f3c8:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800f3cc:	490d      	ldr	r1, [pc, #52]	@ (800f404 <pbuf_alloc+0x1e4>)
 800f3ce:	480b      	ldr	r0, [pc, #44]	@ (800f3fc <pbuf_alloc+0x1dc>)
 800f3d0:	f00c fdb6 	bl	801bf40 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800f3d4:	e008      	b.n	800f3e8 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800f3d6:	4b07      	ldr	r3, [pc, #28]	@ (800f3f4 <pbuf_alloc+0x1d4>)
 800f3d8:	f240 1227 	movw	r2, #295	@ 0x127
 800f3dc:	490a      	ldr	r1, [pc, #40]	@ (800f408 <pbuf_alloc+0x1e8>)
 800f3de:	4807      	ldr	r0, [pc, #28]	@ (800f3fc <pbuf_alloc+0x1dc>)
 800f3e0:	f00c fdae 	bl	801bf40 <iprintf>
      return NULL;
 800f3e4:	2300      	movs	r3, #0
 800f3e6:	e001      	b.n	800f3ec <pbuf_alloc+0x1cc>
      break;
 800f3e8:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800f3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	3728      	adds	r7, #40	@ 0x28
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	bd80      	pop	{r7, pc}
 800f3f4:	0801ebe8 	.word	0x0801ebe8
 800f3f8:	0801ebfc 	.word	0x0801ebfc
 800f3fc:	0801ec2c 	.word	0x0801ec2c
 800f400:	0801ec54 	.word	0x0801ec54
 800f404:	0801ec88 	.word	0x0801ec88
 800f408:	0801ecb4 	.word	0x0801ecb4

0800f40c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800f40c:	b580      	push	{r7, lr}
 800f40e:	b086      	sub	sp, #24
 800f410:	af02      	add	r7, sp, #8
 800f412:	6078      	str	r0, [r7, #4]
 800f414:	460b      	mov	r3, r1
 800f416:	807b      	strh	r3, [r7, #2]
 800f418:	4613      	mov	r3, r2
 800f41a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800f41c:	883b      	ldrh	r3, [r7, #0]
 800f41e:	2b41      	cmp	r3, #65	@ 0x41
 800f420:	d009      	beq.n	800f436 <pbuf_alloc_reference+0x2a>
 800f422:	883b      	ldrh	r3, [r7, #0]
 800f424:	2b01      	cmp	r3, #1
 800f426:	d006      	beq.n	800f436 <pbuf_alloc_reference+0x2a>
 800f428:	4b0f      	ldr	r3, [pc, #60]	@ (800f468 <pbuf_alloc_reference+0x5c>)
 800f42a:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800f42e:	490f      	ldr	r1, [pc, #60]	@ (800f46c <pbuf_alloc_reference+0x60>)
 800f430:	480f      	ldr	r0, [pc, #60]	@ (800f470 <pbuf_alloc_reference+0x64>)
 800f432:	f00c fd85 	bl	801bf40 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800f436:	2007      	movs	r0, #7
 800f438:	f7ff fb50 	bl	800eadc <memp_malloc>
 800f43c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d101      	bne.n	800f448 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800f444:	2300      	movs	r3, #0
 800f446:	e00b      	b.n	800f460 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800f448:	8879      	ldrh	r1, [r7, #2]
 800f44a:	887a      	ldrh	r2, [r7, #2]
 800f44c:	2300      	movs	r3, #0
 800f44e:	9301      	str	r3, [sp, #4]
 800f450:	883b      	ldrh	r3, [r7, #0]
 800f452:	9300      	str	r3, [sp, #0]
 800f454:	460b      	mov	r3, r1
 800f456:	6879      	ldr	r1, [r7, #4]
 800f458:	68f8      	ldr	r0, [r7, #12]
 800f45a:	f7ff feb7 	bl	800f1cc <pbuf_init_alloced_pbuf>
  return p;
 800f45e:	68fb      	ldr	r3, [r7, #12]
}
 800f460:	4618      	mov	r0, r3
 800f462:	3710      	adds	r7, #16
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}
 800f468:	0801ebe8 	.word	0x0801ebe8
 800f46c:	0801ecd0 	.word	0x0801ecd0
 800f470:	0801ec2c 	.word	0x0801ec2c

0800f474 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800f474:	b580      	push	{r7, lr}
 800f476:	b088      	sub	sp, #32
 800f478:	af02      	add	r7, sp, #8
 800f47a:	607b      	str	r3, [r7, #4]
 800f47c:	4603      	mov	r3, r0
 800f47e:	73fb      	strb	r3, [r7, #15]
 800f480:	460b      	mov	r3, r1
 800f482:	81bb      	strh	r3, [r7, #12]
 800f484:	4613      	mov	r3, r2
 800f486:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800f488:	7bfb      	ldrb	r3, [r7, #15]
 800f48a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800f48c:	8a7b      	ldrh	r3, [r7, #18]
 800f48e:	3303      	adds	r3, #3
 800f490:	f023 0203 	bic.w	r2, r3, #3
 800f494:	89bb      	ldrh	r3, [r7, #12]
 800f496:	441a      	add	r2, r3
 800f498:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f49a:	429a      	cmp	r2, r3
 800f49c:	d901      	bls.n	800f4a2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800f49e:	2300      	movs	r3, #0
 800f4a0:	e018      	b.n	800f4d4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800f4a2:	6a3b      	ldr	r3, [r7, #32]
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d007      	beq.n	800f4b8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800f4a8:	8a7b      	ldrh	r3, [r7, #18]
 800f4aa:	3303      	adds	r3, #3
 800f4ac:	f023 0303 	bic.w	r3, r3, #3
 800f4b0:	6a3a      	ldr	r2, [r7, #32]
 800f4b2:	4413      	add	r3, r2
 800f4b4:	617b      	str	r3, [r7, #20]
 800f4b6:	e001      	b.n	800f4bc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800f4bc:	6878      	ldr	r0, [r7, #4]
 800f4be:	89b9      	ldrh	r1, [r7, #12]
 800f4c0:	89ba      	ldrh	r2, [r7, #12]
 800f4c2:	2302      	movs	r3, #2
 800f4c4:	9301      	str	r3, [sp, #4]
 800f4c6:	897b      	ldrh	r3, [r7, #10]
 800f4c8:	9300      	str	r3, [sp, #0]
 800f4ca:	460b      	mov	r3, r1
 800f4cc:	6979      	ldr	r1, [r7, #20]
 800f4ce:	f7ff fe7d 	bl	800f1cc <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800f4d2:	687b      	ldr	r3, [r7, #4]
}
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	3718      	adds	r7, #24
 800f4d8:	46bd      	mov	sp, r7
 800f4da:	bd80      	pop	{r7, pc}

0800f4dc <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800f4dc:	b580      	push	{r7, lr}
 800f4de:	b086      	sub	sp, #24
 800f4e0:	af00      	add	r7, sp, #0
 800f4e2:	6078      	str	r0, [r7, #4]
 800f4e4:	460b      	mov	r3, r1
 800f4e6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d106      	bne.n	800f4fc <pbuf_realloc+0x20>
 800f4ee:	4b3f      	ldr	r3, [pc, #252]	@ (800f5ec <pbuf_realloc+0x110>)
 800f4f0:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800f4f4:	493e      	ldr	r1, [pc, #248]	@ (800f5f0 <pbuf_realloc+0x114>)
 800f4f6:	483f      	ldr	r0, [pc, #252]	@ (800f5f4 <pbuf_realloc+0x118>)
 800f4f8:	f00c fd22 	bl	801bf40 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	891b      	ldrh	r3, [r3, #8]
 800f500:	887a      	ldrh	r2, [r7, #2]
 800f502:	429a      	cmp	r2, r3
 800f504:	d26e      	bcs.n	800f5e4 <pbuf_realloc+0x108>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	891a      	ldrh	r2, [r3, #8]
 800f50a:	887b      	ldrh	r3, [r7, #2]
 800f50c:	1ad3      	subs	r3, r2, r3
 800f50e:	823b      	strh	r3, [r7, #16]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800f510:	887b      	ldrh	r3, [r7, #2]
 800f512:	827b      	strh	r3, [r7, #18]
  q = p;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800f518:	e018      	b.n	800f54c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800f51a:	697b      	ldr	r3, [r7, #20]
 800f51c:	895b      	ldrh	r3, [r3, #10]
 800f51e:	8a7a      	ldrh	r2, [r7, #18]
 800f520:	1ad3      	subs	r3, r2, r3
 800f522:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800f524:	697b      	ldr	r3, [r7, #20]
 800f526:	891a      	ldrh	r2, [r3, #8]
 800f528:	8a3b      	ldrh	r3, [r7, #16]
 800f52a:	1ad3      	subs	r3, r2, r3
 800f52c:	b29a      	uxth	r2, r3
 800f52e:	697b      	ldr	r3, [r7, #20]
 800f530:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800f532:	697b      	ldr	r3, [r7, #20]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800f538:	697b      	ldr	r3, [r7, #20]
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d106      	bne.n	800f54c <pbuf_realloc+0x70>
 800f53e:	4b2b      	ldr	r3, [pc, #172]	@ (800f5ec <pbuf_realloc+0x110>)
 800f540:	f240 12af 	movw	r2, #431	@ 0x1af
 800f544:	492c      	ldr	r1, [pc, #176]	@ (800f5f8 <pbuf_realloc+0x11c>)
 800f546:	482b      	ldr	r0, [pc, #172]	@ (800f5f4 <pbuf_realloc+0x118>)
 800f548:	f00c fcfa 	bl	801bf40 <iprintf>
  while (rem_len > q->len) {
 800f54c:	697b      	ldr	r3, [r7, #20]
 800f54e:	895b      	ldrh	r3, [r3, #10]
 800f550:	8a7a      	ldrh	r2, [r7, #18]
 800f552:	429a      	cmp	r2, r3
 800f554:	d8e1      	bhi.n	800f51a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800f556:	697b      	ldr	r3, [r7, #20]
 800f558:	7b1b      	ldrb	r3, [r3, #12]
 800f55a:	f003 030f 	and.w	r3, r3, #15
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d12c      	bne.n	800f5bc <pbuf_realloc+0xe0>
 800f562:	697b      	ldr	r3, [r7, #20]
 800f564:	895b      	ldrh	r3, [r3, #10]
 800f566:	8a7a      	ldrh	r2, [r7, #18]
 800f568:	429a      	cmp	r2, r3
 800f56a:	d027      	beq.n	800f5bc <pbuf_realloc+0xe0>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800f56c:	697b      	ldr	r3, [r7, #20]
 800f56e:	7b5b      	ldrb	r3, [r3, #13]
 800f570:	f003 0302 	and.w	r3, r3, #2
 800f574:	2b00      	cmp	r3, #0
 800f576:	d121      	bne.n	800f5bc <pbuf_realloc+0xe0>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    struct pbuf *r = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	685a      	ldr	r2, [r3, #4]
 800f57c:	697b      	ldr	r3, [r7, #20]
 800f57e:	1ad3      	subs	r3, r2, r3
 800f580:	b29a      	uxth	r2, r3
 800f582:	8a7b      	ldrh	r3, [r7, #18]
 800f584:	4413      	add	r3, r2
 800f586:	b29b      	uxth	r3, r3
 800f588:	4619      	mov	r1, r3
 800f58a:	6978      	ldr	r0, [r7, #20]
 800f58c:	f7ff f81a 	bl	800e5c4 <mem_trim>
 800f590:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned r == NULL", r != NULL);
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d106      	bne.n	800f5a6 <pbuf_realloc+0xca>
 800f598:	4b14      	ldr	r3, [pc, #80]	@ (800f5ec <pbuf_realloc+0x110>)
 800f59a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800f59e:	4917      	ldr	r1, [pc, #92]	@ (800f5fc <pbuf_realloc+0x120>)
 800f5a0:	4814      	ldr	r0, [pc, #80]	@ (800f5f4 <pbuf_realloc+0x118>)
 800f5a2:	f00c fccd 	bl	801bf40 <iprintf>
    /* help to detect faulty overridden implementation of mem_trim */
    LWIP_ASSERT("mem_trim returned r != q", r == q);
 800f5a6:	68fa      	ldr	r2, [r7, #12]
 800f5a8:	697b      	ldr	r3, [r7, #20]
 800f5aa:	429a      	cmp	r2, r3
 800f5ac:	d006      	beq.n	800f5bc <pbuf_realloc+0xe0>
 800f5ae:	4b0f      	ldr	r3, [pc, #60]	@ (800f5ec <pbuf_realloc+0x110>)
 800f5b0:	f240 12bf 	movw	r2, #447	@ 0x1bf
 800f5b4:	4912      	ldr	r1, [pc, #72]	@ (800f600 <pbuf_realloc+0x124>)
 800f5b6:	480f      	ldr	r0, [pc, #60]	@ (800f5f4 <pbuf_realloc+0x118>)
 800f5b8:	f00c fcc2 	bl	801bf40 <iprintf>
    LWIP_UNUSED_ARG(r);
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800f5bc:	697b      	ldr	r3, [r7, #20]
 800f5be:	8a7a      	ldrh	r2, [r7, #18]
 800f5c0:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800f5c2:	697b      	ldr	r3, [r7, #20]
 800f5c4:	895a      	ldrh	r2, [r3, #10]
 800f5c6:	697b      	ldr	r3, [r7, #20]
 800f5c8:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800f5ca:	697b      	ldr	r3, [r7, #20]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d004      	beq.n	800f5dc <pbuf_realloc+0x100>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800f5d2:	697b      	ldr	r3, [r7, #20]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	f000 f908 	bl	800f7ec <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800f5dc:	697b      	ldr	r3, [r7, #20]
 800f5de:	2200      	movs	r2, #0
 800f5e0:	601a      	str	r2, [r3, #0]
 800f5e2:	e000      	b.n	800f5e6 <pbuf_realloc+0x10a>
    return;
 800f5e4:	bf00      	nop

}
 800f5e6:	3718      	adds	r7, #24
 800f5e8:	46bd      	mov	sp, r7
 800f5ea:	bd80      	pop	{r7, pc}
 800f5ec:	0801ebe8 	.word	0x0801ebe8
 800f5f0:	0801ece4 	.word	0x0801ece4
 800f5f4:	0801ec2c 	.word	0x0801ec2c
 800f5f8:	0801ecfc 	.word	0x0801ecfc
 800f5fc:	0801ed14 	.word	0x0801ed14
 800f600:	0801ed30 	.word	0x0801ed30

0800f604 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b086      	sub	sp, #24
 800f608:	af00      	add	r7, sp, #0
 800f60a:	60f8      	str	r0, [r7, #12]
 800f60c:	60b9      	str	r1, [r7, #8]
 800f60e:	4613      	mov	r3, r2
 800f610:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	2b00      	cmp	r3, #0
 800f616:	d106      	bne.n	800f626 <pbuf_add_header_impl+0x22>
 800f618:	4b2b      	ldr	r3, [pc, #172]	@ (800f6c8 <pbuf_add_header_impl+0xc4>)
 800f61a:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800f61e:	492b      	ldr	r1, [pc, #172]	@ (800f6cc <pbuf_add_header_impl+0xc8>)
 800f620:	482b      	ldr	r0, [pc, #172]	@ (800f6d0 <pbuf_add_header_impl+0xcc>)
 800f622:	f00c fc8d 	bl	801bf40 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d003      	beq.n	800f634 <pbuf_add_header_impl+0x30>
 800f62c:	68bb      	ldr	r3, [r7, #8]
 800f62e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f632:	d301      	bcc.n	800f638 <pbuf_add_header_impl+0x34>
    return 1;
 800f634:	2301      	movs	r3, #1
 800f636:	e043      	b.n	800f6c0 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800f638:	68bb      	ldr	r3, [r7, #8]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d101      	bne.n	800f642 <pbuf_add_header_impl+0x3e>
    return 0;
 800f63e:	2300      	movs	r3, #0
 800f640:	e03e      	b.n	800f6c0 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800f642:	68bb      	ldr	r3, [r7, #8]
 800f644:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	891a      	ldrh	r2, [r3, #8]
 800f64a:	8a7b      	ldrh	r3, [r7, #18]
 800f64c:	4413      	add	r3, r2
 800f64e:	b29b      	uxth	r3, r3
 800f650:	8a7a      	ldrh	r2, [r7, #18]
 800f652:	429a      	cmp	r2, r3
 800f654:	d901      	bls.n	800f65a <pbuf_add_header_impl+0x56>
    return 1;
 800f656:	2301      	movs	r3, #1
 800f658:	e032      	b.n	800f6c0 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	7b1b      	ldrb	r3, [r3, #12]
 800f65e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800f660:	8a3b      	ldrh	r3, [r7, #16]
 800f662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f666:	2b00      	cmp	r3, #0
 800f668:	d00c      	beq.n	800f684 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	685a      	ldr	r2, [r3, #4]
 800f66e:	68bb      	ldr	r3, [r7, #8]
 800f670:	425b      	negs	r3, r3
 800f672:	4413      	add	r3, r2
 800f674:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	3310      	adds	r3, #16
 800f67a:	697a      	ldr	r2, [r7, #20]
 800f67c:	429a      	cmp	r2, r3
 800f67e:	d20d      	bcs.n	800f69c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800f680:	2301      	movs	r3, #1
 800f682:	e01d      	b.n	800f6c0 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800f684:	79fb      	ldrb	r3, [r7, #7]
 800f686:	2b00      	cmp	r3, #0
 800f688:	d006      	beq.n	800f698 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	685a      	ldr	r2, [r3, #4]
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	425b      	negs	r3, r3
 800f692:	4413      	add	r3, r2
 800f694:	617b      	str	r3, [r7, #20]
 800f696:	e001      	b.n	800f69c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800f698:	2301      	movs	r3, #1
 800f69a:	e011      	b.n	800f6c0 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	697a      	ldr	r2, [r7, #20]
 800f6a0:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	895a      	ldrh	r2, [r3, #10]
 800f6a6:	8a7b      	ldrh	r3, [r7, #18]
 800f6a8:	4413      	add	r3, r2
 800f6aa:	b29a      	uxth	r2, r3
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	891a      	ldrh	r2, [r3, #8]
 800f6b4:	8a7b      	ldrh	r3, [r7, #18]
 800f6b6:	4413      	add	r3, r2
 800f6b8:	b29a      	uxth	r2, r3
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	811a      	strh	r2, [r3, #8]


  return 0;
 800f6be:	2300      	movs	r3, #0
}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	3718      	adds	r7, #24
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	bd80      	pop	{r7, pc}
 800f6c8:	0801ebe8 	.word	0x0801ebe8
 800f6cc:	0801ed4c 	.word	0x0801ed4c
 800f6d0:	0801ec2c 	.word	0x0801ec2c

0800f6d4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800f6d4:	b580      	push	{r7, lr}
 800f6d6:	b082      	sub	sp, #8
 800f6d8:	af00      	add	r7, sp, #0
 800f6da:	6078      	str	r0, [r7, #4]
 800f6dc:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800f6de:	2200      	movs	r2, #0
 800f6e0:	6839      	ldr	r1, [r7, #0]
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f7ff ff8e 	bl	800f604 <pbuf_add_header_impl>
 800f6e8:	4603      	mov	r3, r0
}
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	3708      	adds	r7, #8
 800f6ee:	46bd      	mov	sp, r7
 800f6f0:	bd80      	pop	{r7, pc}
	...

0800f6f4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800f6f4:	b580      	push	{r7, lr}
 800f6f6:	b084      	sub	sp, #16
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	6078      	str	r0, [r7, #4]
 800f6fc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d106      	bne.n	800f712 <pbuf_remove_header+0x1e>
 800f704:	4b1c      	ldr	r3, [pc, #112]	@ (800f778 <pbuf_remove_header+0x84>)
 800f706:	f240 224e 	movw	r2, #590	@ 0x24e
 800f70a:	491c      	ldr	r1, [pc, #112]	@ (800f77c <pbuf_remove_header+0x88>)
 800f70c:	481c      	ldr	r0, [pc, #112]	@ (800f780 <pbuf_remove_header+0x8c>)
 800f70e:	f00c fc17 	bl	801bf40 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	2b00      	cmp	r3, #0
 800f716:	d003      	beq.n	800f720 <pbuf_remove_header+0x2c>
 800f718:	683b      	ldr	r3, [r7, #0]
 800f71a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f71e:	d301      	bcc.n	800f724 <pbuf_remove_header+0x30>
    return 1;
 800f720:	2301      	movs	r3, #1
 800f722:	e025      	b.n	800f770 <pbuf_remove_header+0x7c>
  }
  if (header_size_decrement == 0) {
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d101      	bne.n	800f72e <pbuf_remove_header+0x3a>
    return 0;
 800f72a:	2300      	movs	r3, #0
 800f72c:	e020      	b.n	800f770 <pbuf_remove_header+0x7c>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800f72e:	683b      	ldr	r3, [r7, #0]
 800f730:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	895b      	ldrh	r3, [r3, #10]
 800f736:	89fa      	ldrh	r2, [r7, #14]
 800f738:	429a      	cmp	r2, r3
 800f73a:	d901      	bls.n	800f740 <pbuf_remove_header+0x4c>
 800f73c:	2301      	movs	r3, #1
 800f73e:	e017      	b.n	800f770 <pbuf_remove_header+0x7c>

  /* remember current payload pointer */
  payload = p->payload;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	685b      	ldr	r3, [r3, #4]
 800f744:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	685a      	ldr	r2, [r3, #4]
 800f74a:	683b      	ldr	r3, [r7, #0]
 800f74c:	441a      	add	r2, r3
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	895a      	ldrh	r2, [r3, #10]
 800f756:	89fb      	ldrh	r3, [r7, #14]
 800f758:	1ad3      	subs	r3, r2, r3
 800f75a:	b29a      	uxth	r2, r3
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	891a      	ldrh	r2, [r3, #8]
 800f764:	89fb      	ldrh	r3, [r7, #14]
 800f766:	1ad3      	subs	r3, r2, r3
 800f768:	b29a      	uxth	r2, r3
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800f76e:	2300      	movs	r3, #0
}
 800f770:	4618      	mov	r0, r3
 800f772:	3710      	adds	r7, #16
 800f774:	46bd      	mov	sp, r7
 800f776:	bd80      	pop	{r7, pc}
 800f778:	0801ebe8 	.word	0x0801ebe8
 800f77c:	0801ed4c 	.word	0x0801ed4c
 800f780:	0801ec2c 	.word	0x0801ec2c

0800f784 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b082      	sub	sp, #8
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
 800f78c:	460b      	mov	r3, r1
 800f78e:	807b      	strh	r3, [r7, #2]
 800f790:	4613      	mov	r3, r2
 800f792:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800f794:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	da08      	bge.n	800f7ae <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800f79c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f7a0:	425b      	negs	r3, r3
 800f7a2:	4619      	mov	r1, r3
 800f7a4:	6878      	ldr	r0, [r7, #4]
 800f7a6:	f7ff ffa5 	bl	800f6f4 <pbuf_remove_header>
 800f7aa:	4603      	mov	r3, r0
 800f7ac:	e007      	b.n	800f7be <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800f7ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f7b2:	787a      	ldrb	r2, [r7, #1]
 800f7b4:	4619      	mov	r1, r3
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f7ff ff24 	bl	800f604 <pbuf_add_header_impl>
 800f7bc:	4603      	mov	r3, r0
  }
}
 800f7be:	4618      	mov	r0, r3
 800f7c0:	3708      	adds	r7, #8
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	bd80      	pop	{r7, pc}

0800f7c6 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800f7c6:	b580      	push	{r7, lr}
 800f7c8:	b082      	sub	sp, #8
 800f7ca:	af00      	add	r7, sp, #0
 800f7cc:	6078      	str	r0, [r7, #4]
 800f7ce:	460b      	mov	r3, r1
 800f7d0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800f7d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f7d6:	2201      	movs	r2, #1
 800f7d8:	4619      	mov	r1, r3
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	f7ff ffd2 	bl	800f784 <pbuf_header_impl>
 800f7e0:	4603      	mov	r3, r0
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3708      	adds	r7, #8
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}
	...

0800f7ec <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b086      	sub	sp, #24
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d10b      	bne.n	800f812 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d106      	bne.n	800f80e <pbuf_free+0x22>
 800f800:	4b38      	ldr	r3, [pc, #224]	@ (800f8e4 <pbuf_free+0xf8>)
 800f802:	f240 22de 	movw	r2, #734	@ 0x2de
 800f806:	4938      	ldr	r1, [pc, #224]	@ (800f8e8 <pbuf_free+0xfc>)
 800f808:	4838      	ldr	r0, [pc, #224]	@ (800f8ec <pbuf_free+0x100>)
 800f80a:	f00c fb99 	bl	801bf40 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800f80e:	2300      	movs	r3, #0
 800f810:	e063      	b.n	800f8da <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800f812:	2300      	movs	r3, #0
 800f814:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800f816:	e05c      	b.n	800f8d2 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	7b9b      	ldrb	r3, [r3, #14]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d106      	bne.n	800f82e <pbuf_free+0x42>
 800f820:	4b30      	ldr	r3, [pc, #192]	@ (800f8e4 <pbuf_free+0xf8>)
 800f822:	f240 22f3 	movw	r2, #755	@ 0x2f3
 800f826:	4932      	ldr	r1, [pc, #200]	@ (800f8f0 <pbuf_free+0x104>)
 800f828:	4830      	ldr	r0, [pc, #192]	@ (800f8ec <pbuf_free+0x100>)
 800f82a:	f00c fb89 	bl	801bf40 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	7b9b      	ldrb	r3, [r3, #14]
 800f832:	3b01      	subs	r3, #1
 800f834:	b2da      	uxtb	r2, r3
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	739a      	strb	r2, [r3, #14]
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	7b9b      	ldrb	r3, [r3, #14]
 800f83e:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800f840:	7dbb      	ldrb	r3, [r7, #22]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d143      	bne.n	800f8ce <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	7b1b      	ldrb	r3, [r3, #12]
 800f850:	f003 030f 	and.w	r3, r3, #15
 800f854:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	7b5b      	ldrb	r3, [r3, #13]
 800f85a:	f003 0302 	and.w	r3, r3, #2
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d011      	beq.n	800f886 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800f866:	68bb      	ldr	r3, [r7, #8]
 800f868:	691b      	ldr	r3, [r3, #16]
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d106      	bne.n	800f87c <pbuf_free+0x90>
 800f86e:	4b1d      	ldr	r3, [pc, #116]	@ (800f8e4 <pbuf_free+0xf8>)
 800f870:	f240 3201 	movw	r2, #769	@ 0x301
 800f874:	491f      	ldr	r1, [pc, #124]	@ (800f8f4 <pbuf_free+0x108>)
 800f876:	481d      	ldr	r0, [pc, #116]	@ (800f8ec <pbuf_free+0x100>)
 800f878:	f00c fb62 	bl	801bf40 <iprintf>
        pc->custom_free_function(p);
 800f87c:	68bb      	ldr	r3, [r7, #8]
 800f87e:	691b      	ldr	r3, [r3, #16]
 800f880:	6878      	ldr	r0, [r7, #4]
 800f882:	4798      	blx	r3
 800f884:	e01d      	b.n	800f8c2 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800f886:	7bfb      	ldrb	r3, [r7, #15]
 800f888:	2b02      	cmp	r3, #2
 800f88a:	d104      	bne.n	800f896 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800f88c:	6879      	ldr	r1, [r7, #4]
 800f88e:	2008      	movs	r0, #8
 800f890:	f7ff f988 	bl	800eba4 <memp_free>
 800f894:	e015      	b.n	800f8c2 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800f896:	7bfb      	ldrb	r3, [r7, #15]
 800f898:	2b01      	cmp	r3, #1
 800f89a:	d104      	bne.n	800f8a6 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800f89c:	6879      	ldr	r1, [r7, #4]
 800f89e:	2007      	movs	r0, #7
 800f8a0:	f7ff f980 	bl	800eba4 <memp_free>
 800f8a4:	e00d      	b.n	800f8c2 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800f8a6:	7bfb      	ldrb	r3, [r7, #15]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d103      	bne.n	800f8b4 <pbuf_free+0xc8>
          mem_free(p);
 800f8ac:	6878      	ldr	r0, [r7, #4]
 800f8ae:	f7fe fe1f 	bl	800e4f0 <mem_free>
 800f8b2:	e006      	b.n	800f8c2 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800f8b4:	4b0b      	ldr	r3, [pc, #44]	@ (800f8e4 <pbuf_free+0xf8>)
 800f8b6:	f240 3211 	movw	r2, #785	@ 0x311
 800f8ba:	490f      	ldr	r1, [pc, #60]	@ (800f8f8 <pbuf_free+0x10c>)
 800f8bc:	480b      	ldr	r0, [pc, #44]	@ (800f8ec <pbuf_free+0x100>)
 800f8be:	f00c fb3f 	bl	801bf40 <iprintf>
        }
      }
      count++;
 800f8c2:	7dfb      	ldrb	r3, [r7, #23]
 800f8c4:	3301      	adds	r3, #1
 800f8c6:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800f8c8:	693b      	ldr	r3, [r7, #16]
 800f8ca:	607b      	str	r3, [r7, #4]
 800f8cc:	e001      	b.n	800f8d2 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d19f      	bne.n	800f818 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800f8d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8da:	4618      	mov	r0, r3
 800f8dc:	3718      	adds	r7, #24
 800f8de:	46bd      	mov	sp, r7
 800f8e0:	bd80      	pop	{r7, pc}
 800f8e2:	bf00      	nop
 800f8e4:	0801ebe8 	.word	0x0801ebe8
 800f8e8:	0801ed4c 	.word	0x0801ed4c
 800f8ec:	0801ec2c 	.word	0x0801ec2c
 800f8f0:	0801ed58 	.word	0x0801ed58
 800f8f4:	0801ed70 	.word	0x0801ed70
 800f8f8:	0801ed94 	.word	0x0801ed94

0800f8fc <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	b085      	sub	sp, #20
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800f904:	2300      	movs	r3, #0
 800f906:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800f908:	e005      	b.n	800f916 <pbuf_clen+0x1a>
    ++len;
 800f90a:	89fb      	ldrh	r3, [r7, #14]
 800f90c:	3301      	adds	r3, #1
 800f90e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d1f6      	bne.n	800f90a <pbuf_clen+0xe>
  }
  return len;
 800f91c:	89fb      	ldrh	r3, [r7, #14]
}
 800f91e:	4618      	mov	r0, r3
 800f920:	3714      	adds	r7, #20
 800f922:	46bd      	mov	sp, r7
 800f924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f928:	4770      	bx	lr
	...

0800f92c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b082      	sub	sp, #8
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d010      	beq.n	800f95c <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	7b9b      	ldrb	r3, [r3, #14]
 800f93e:	3301      	adds	r3, #1
 800f940:	b2da      	uxtb	r2, r3
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	7b9b      	ldrb	r3, [r3, #14]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d106      	bne.n	800f95c <pbuf_ref+0x30>
 800f94e:	4b05      	ldr	r3, [pc, #20]	@ (800f964 <pbuf_ref+0x38>)
 800f950:	f44f 7251 	mov.w	r2, #836	@ 0x344
 800f954:	4904      	ldr	r1, [pc, #16]	@ (800f968 <pbuf_ref+0x3c>)
 800f956:	4805      	ldr	r0, [pc, #20]	@ (800f96c <pbuf_ref+0x40>)
 800f958:	f00c faf2 	bl	801bf40 <iprintf>
  }
}
 800f95c:	bf00      	nop
 800f95e:	3708      	adds	r7, #8
 800f960:	46bd      	mov	sp, r7
 800f962:	bd80      	pop	{r7, pc}
 800f964:	0801ebe8 	.word	0x0801ebe8
 800f968:	0801eda8 	.word	0x0801eda8
 800f96c:	0801ec2c 	.word	0x0801ec2c

0800f970 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b084      	sub	sp, #16
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
 800f978:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d037      	beq.n	800f9f0 <pbuf_cat+0x80>
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d034      	beq.n	800f9f0 <pbuf_cat+0x80>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	60fb      	str	r3, [r7, #12]
 800f98a:	e00a      	b.n	800f9a2 <pbuf_cat+0x32>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	891a      	ldrh	r2, [r3, #8]
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	891b      	ldrh	r3, [r3, #8]
 800f994:	4413      	add	r3, r2
 800f996:	b29a      	uxth	r2, r3
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	60fb      	str	r3, [r7, #12]
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d1f0      	bne.n	800f98c <pbuf_cat+0x1c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	891a      	ldrh	r2, [r3, #8]
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	895b      	ldrh	r3, [r3, #10]
 800f9b2:	429a      	cmp	r2, r3
 800f9b4:	d006      	beq.n	800f9c4 <pbuf_cat+0x54>
 800f9b6:	4b10      	ldr	r3, [pc, #64]	@ (800f9f8 <pbuf_cat+0x88>)
 800f9b8:	f44f 7259 	mov.w	r2, #868	@ 0x364
 800f9bc:	490f      	ldr	r1, [pc, #60]	@ (800f9fc <pbuf_cat+0x8c>)
 800f9be:	4810      	ldr	r0, [pc, #64]	@ (800fa00 <pbuf_cat+0x90>)
 800f9c0:	f00c fabe 	bl	801bf40 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d006      	beq.n	800f9da <pbuf_cat+0x6a>
 800f9cc:	4b0a      	ldr	r3, [pc, #40]	@ (800f9f8 <pbuf_cat+0x88>)
 800f9ce:	f240 3265 	movw	r2, #869	@ 0x365
 800f9d2:	490c      	ldr	r1, [pc, #48]	@ (800fa04 <pbuf_cat+0x94>)
 800f9d4:	480a      	ldr	r0, [pc, #40]	@ (800fa00 <pbuf_cat+0x90>)
 800f9d6:	f00c fab3 	bl	801bf40 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	891a      	ldrh	r2, [r3, #8]
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	891b      	ldrh	r3, [r3, #8]
 800f9e2:	4413      	add	r3, r2
 800f9e4:	b29a      	uxth	r2, r3
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	683a      	ldr	r2, [r7, #0]
 800f9ee:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800f9f0:	3710      	adds	r7, #16
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	bd80      	pop	{r7, pc}
 800f9f6:	bf00      	nop
 800f9f8:	0801ebe8 	.word	0x0801ebe8
 800f9fc:	0801edbc 	.word	0x0801edbc
 800fa00:	0801ec2c 	.word	0x0801ec2c
 800fa04:	0801edec 	.word	0x0801edec

0800fa08 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b082      	sub	sp, #8
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
 800fa10:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800fa12:	6839      	ldr	r1, [r7, #0]
 800fa14:	6878      	ldr	r0, [r7, #4]
 800fa16:	f7ff ffab 	bl	800f970 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800fa1a:	6838      	ldr	r0, [r7, #0]
 800fa1c:	f7ff ff86 	bl	800f92c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800fa20:	bf00      	nop
 800fa22:	3708      	adds	r7, #8
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}

0800fa28 <pbuf_copy>:
 *                 enough to hold p_from
 *         ERR_VAL if any of the pbufs are part of a queue
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b082      	sub	sp, #8
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	6078      	str	r0, [r7, #4]
 800fa30:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  LWIP_ERROR("pbuf_copy: invalid source", p_from != NULL, return ERR_ARG;);
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d102      	bne.n	800fa3e <pbuf_copy+0x16>
 800fa38:	f06f 030f 	mvn.w	r3, #15
 800fa3c:	e007      	b.n	800fa4e <pbuf_copy+0x26>
  return pbuf_copy_partial_pbuf(p_to, p_from, p_from->tot_len, 0);
 800fa3e:	683b      	ldr	r3, [r7, #0]
 800fa40:	891a      	ldrh	r2, [r3, #8]
 800fa42:	2300      	movs	r3, #0
 800fa44:	6839      	ldr	r1, [r7, #0]
 800fa46:	6878      	ldr	r0, [r7, #4]
 800fa48:	f000 f806 	bl	800fa58 <pbuf_copy_partial_pbuf>
 800fa4c:	4603      	mov	r3, r0
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	3708      	adds	r7, #8
 800fa52:	46bd      	mov	sp, r7
 800fa54:	bd80      	pop	{r7, pc}
	...

0800fa58 <pbuf_copy_partial_pbuf>:
 *                 or p_to is not big enough to hold copy_len at offset
 *         ERR_VAL if any of the pbufs are part of a queue
 */
err_t
pbuf_copy_partial_pbuf(struct pbuf *p_to, const struct pbuf *p_from, u16_t copy_len, u16_t offset)
{
 800fa58:	b580      	push	{r7, lr}
 800fa5a:	b088      	sub	sp, #32
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	60f8      	str	r0, [r7, #12]
 800fa60:	60b9      	str	r1, [r7, #8]
 800fa62:	4611      	mov	r1, r2
 800fa64:	461a      	mov	r2, r3
 800fa66:	460b      	mov	r3, r1
 800fa68:	80fb      	strh	r3, [r7, #6]
 800fa6a:	4613      	mov	r3, r2
 800fa6c:	80bb      	strh	r3, [r7, #4]
  size_t offset_to = offset, offset_from = 0, len;
 800fa6e:	88bb      	ldrh	r3, [r7, #4]
 800fa70:	61fb      	str	r3, [r7, #28]
 800fa72:	2300      	movs	r3, #0
 800fa74:	61bb      	str	r3, [r7, #24]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy_partial_pbuf(%p, %p, %"U16_F", %"U16_F")\n",
              (const void *)p_to, (const void *)p_from, copy_len, offset));

  /* is the copy_len in range? */
  LWIP_ERROR("pbuf_copy_partial_pbuf: copy_len bigger than source", ((p_from != NULL) &&
 800fa76:	68bb      	ldr	r3, [r7, #8]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d004      	beq.n	800fa86 <pbuf_copy_partial_pbuf+0x2e>
 800fa7c:	68bb      	ldr	r3, [r7, #8]
 800fa7e:	891b      	ldrh	r3, [r3, #8]
 800fa80:	88fa      	ldrh	r2, [r7, #6]
 800fa82:	429a      	cmp	r2, r3
 800fa84:	d902      	bls.n	800fa8c <pbuf_copy_partial_pbuf+0x34>
 800fa86:	f06f 030f 	mvn.w	r3, #15
 800fa8a:	e0ac      	b.n	800fbe6 <pbuf_copy_partial_pbuf+0x18e>
             (p_from->tot_len >= copy_len)), return ERR_ARG;);
  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy_partial_pbuf: target not big enough", ((p_to != NULL) &&
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d007      	beq.n	800faa2 <pbuf_copy_partial_pbuf+0x4a>
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	891b      	ldrh	r3, [r3, #8]
 800fa96:	4619      	mov	r1, r3
 800fa98:	88ba      	ldrh	r2, [r7, #4]
 800fa9a:	88fb      	ldrh	r3, [r7, #6]
 800fa9c:	4413      	add	r3, r2
 800fa9e:	4299      	cmp	r1, r3
 800faa0:	da02      	bge.n	800faa8 <pbuf_copy_partial_pbuf+0x50>
 800faa2:	f06f 030f 	mvn.w	r3, #15
 800faa6:	e09e      	b.n	800fbe6 <pbuf_copy_partial_pbuf+0x18e>
             (p_to->tot_len >= (offset + copy_len))), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	895b      	ldrh	r3, [r3, #10]
 800faac:	461a      	mov	r2, r3
 800faae:	69fb      	ldr	r3, [r7, #28]
 800fab0:	1ad2      	subs	r2, r2, r3
 800fab2:	68bb      	ldr	r3, [r7, #8]
 800fab4:	895b      	ldrh	r3, [r3, #10]
 800fab6:	4619      	mov	r1, r3
 800fab8:	69bb      	ldr	r3, [r7, #24]
 800faba:	1acb      	subs	r3, r1, r3
 800fabc:	429a      	cmp	r2, r3
 800fabe:	d306      	bcc.n	800face <pbuf_copy_partial_pbuf+0x76>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800fac0:	68bb      	ldr	r3, [r7, #8]
 800fac2:	895b      	ldrh	r3, [r3, #10]
 800fac4:	461a      	mov	r2, r3
 800fac6:	69bb      	ldr	r3, [r7, #24]
 800fac8:	1ad3      	subs	r3, r2, r3
 800faca:	617b      	str	r3, [r7, #20]
 800facc:	e005      	b.n	800fada <pbuf_copy_partial_pbuf+0x82>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	895b      	ldrh	r3, [r3, #10]
 800fad2:	461a      	mov	r2, r3
 800fad4:	69fb      	ldr	r3, [r7, #28]
 800fad6:	1ad3      	subs	r3, r2, r3
 800fad8:	617b      	str	r3, [r7, #20]
    }
    len = LWIP_MIN(copy_len, len);
 800fada:	88fb      	ldrh	r3, [r7, #6]
 800fadc:	697a      	ldr	r2, [r7, #20]
 800fade:	4293      	cmp	r3, r2
 800fae0:	bf28      	it	cs
 800fae2:	4613      	movcs	r3, r2
 800fae4:	617b      	str	r3, [r7, #20]
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	685a      	ldr	r2, [r3, #4]
 800faea:	69fb      	ldr	r3, [r7, #28]
 800faec:	18d0      	adds	r0, r2, r3
 800faee:	68bb      	ldr	r3, [r7, #8]
 800faf0:	685a      	ldr	r2, [r3, #4]
 800faf2:	69bb      	ldr	r3, [r7, #24]
 800faf4:	4413      	add	r3, r2
 800faf6:	697a      	ldr	r2, [r7, #20]
 800faf8:	4619      	mov	r1, r3
 800fafa:	f00c fc76 	bl	801c3ea <memcpy>
    offset_to += len;
 800fafe:	69fa      	ldr	r2, [r7, #28]
 800fb00:	697b      	ldr	r3, [r7, #20]
 800fb02:	4413      	add	r3, r2
 800fb04:	61fb      	str	r3, [r7, #28]
    offset_from += len;
 800fb06:	69ba      	ldr	r2, [r7, #24]
 800fb08:	697b      	ldr	r3, [r7, #20]
 800fb0a:	4413      	add	r3, r2
 800fb0c:	61bb      	str	r3, [r7, #24]
    copy_len = (u16_t)(copy_len - len);
 800fb0e:	697b      	ldr	r3, [r7, #20]
 800fb10:	b29b      	uxth	r3, r3
 800fb12:	88fa      	ldrh	r2, [r7, #6]
 800fb14:	1ad3      	subs	r3, r2, r3
 800fb16:	80fb      	strh	r3, [r7, #6]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	895b      	ldrh	r3, [r3, #10]
 800fb1c:	461a      	mov	r2, r3
 800fb1e:	69fb      	ldr	r3, [r7, #28]
 800fb20:	4293      	cmp	r3, r2
 800fb22:	d906      	bls.n	800fb32 <pbuf_copy_partial_pbuf+0xda>
 800fb24:	4b32      	ldr	r3, [pc, #200]	@ (800fbf0 <pbuf_copy_partial_pbuf+0x198>)
 800fb26:	f240 32f7 	movw	r2, #1015	@ 0x3f7
 800fb2a:	4932      	ldr	r1, [pc, #200]	@ (800fbf4 <pbuf_copy_partial_pbuf+0x19c>)
 800fb2c:	4832      	ldr	r0, [pc, #200]	@ (800fbf8 <pbuf_copy_partial_pbuf+0x1a0>)
 800fb2e:	f00c fa07 	bl	801bf40 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800fb32:	68bb      	ldr	r3, [r7, #8]
 800fb34:	895b      	ldrh	r3, [r3, #10]
 800fb36:	461a      	mov	r2, r3
 800fb38:	69bb      	ldr	r3, [r7, #24]
 800fb3a:	4293      	cmp	r3, r2
 800fb3c:	d906      	bls.n	800fb4c <pbuf_copy_partial_pbuf+0xf4>
 800fb3e:	4b2c      	ldr	r3, [pc, #176]	@ (800fbf0 <pbuf_copy_partial_pbuf+0x198>)
 800fb40:	f44f 727e 	mov.w	r2, #1016	@ 0x3f8
 800fb44:	492d      	ldr	r1, [pc, #180]	@ (800fbfc <pbuf_copy_partial_pbuf+0x1a4>)
 800fb46:	482c      	ldr	r0, [pc, #176]	@ (800fbf8 <pbuf_copy_partial_pbuf+0x1a0>)
 800fb48:	f00c f9fa 	bl	801bf40 <iprintf>
    if (offset_from >= p_from->len) {
 800fb4c:	68bb      	ldr	r3, [r7, #8]
 800fb4e:	895b      	ldrh	r3, [r3, #10]
 800fb50:	461a      	mov	r2, r3
 800fb52:	69bb      	ldr	r3, [r7, #24]
 800fb54:	4293      	cmp	r3, r2
 800fb56:	d30d      	bcc.n	800fb74 <pbuf_copy_partial_pbuf+0x11c>
      /* on to next p_from (if any) */
      offset_from = 0;
 800fb58:	2300      	movs	r3, #0
 800fb5a:	61bb      	str	r3, [r7, #24]
      p_from = p_from->next;
 800fb5c:	68bb      	ldr	r3, [r7, #8]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	60bb      	str	r3, [r7, #8]
      LWIP_ERROR("p_from != NULL", (p_from != NULL) || (copy_len == 0), return ERR_ARG;);
 800fb62:	68bb      	ldr	r3, [r7, #8]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d105      	bne.n	800fb74 <pbuf_copy_partial_pbuf+0x11c>
 800fb68:	88fb      	ldrh	r3, [r7, #6]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d002      	beq.n	800fb74 <pbuf_copy_partial_pbuf+0x11c>
 800fb6e:	f06f 030f 	mvn.w	r3, #15
 800fb72:	e038      	b.n	800fbe6 <pbuf_copy_partial_pbuf+0x18e>
    }
    if (offset_to == p_to->len) {
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	895b      	ldrh	r3, [r3, #10]
 800fb78:	461a      	mov	r2, r3
 800fb7a:	69fb      	ldr	r3, [r7, #28]
 800fb7c:	4293      	cmp	r3, r2
 800fb7e:	d10d      	bne.n	800fb9c <pbuf_copy_partial_pbuf+0x144>
      /* on to next p_to (if any) */
      offset_to = 0;
 800fb80:	2300      	movs	r3, #0
 800fb82:	61fb      	str	r3, [r7, #28]
      p_to = p_to->next;
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	60fb      	str	r3, [r7, #12]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (copy_len == 0), return ERR_ARG;);
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d105      	bne.n	800fb9c <pbuf_copy_partial_pbuf+0x144>
 800fb90:	88fb      	ldrh	r3, [r7, #6]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d002      	beq.n	800fb9c <pbuf_copy_partial_pbuf+0x144>
 800fb96:	f06f 030f 	mvn.w	r3, #15
 800fb9a:	e024      	b.n	800fbe6 <pbuf_copy_partial_pbuf+0x18e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800fb9c:	68bb      	ldr	r3, [r7, #8]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d00c      	beq.n	800fbbc <pbuf_copy_partial_pbuf+0x164>
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	895a      	ldrh	r2, [r3, #10]
 800fba6:	68bb      	ldr	r3, [r7, #8]
 800fba8:	891b      	ldrh	r3, [r3, #8]
 800fbaa:	429a      	cmp	r2, r3
 800fbac:	d106      	bne.n	800fbbc <pbuf_copy_partial_pbuf+0x164>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy_partial_pbuf() does not allow packet queues!",
 800fbae:	68bb      	ldr	r3, [r7, #8]
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d002      	beq.n	800fbbc <pbuf_copy_partial_pbuf+0x164>
 800fbb6:	f06f 0305 	mvn.w	r3, #5
 800fbba:	e014      	b.n	800fbe6 <pbuf_copy_partial_pbuf+0x18e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d00c      	beq.n	800fbdc <pbuf_copy_partial_pbuf+0x184>
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	895a      	ldrh	r2, [r3, #10]
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	891b      	ldrh	r3, [r3, #8]
 800fbca:	429a      	cmp	r2, r3
 800fbcc:	d106      	bne.n	800fbdc <pbuf_copy_partial_pbuf+0x184>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy_partial_pbuf() does not allow packet queues!",
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d002      	beq.n	800fbdc <pbuf_copy_partial_pbuf+0x184>
 800fbd6:	f06f 0305 	mvn.w	r3, #5
 800fbda:	e004      	b.n	800fbe6 <pbuf_copy_partial_pbuf+0x18e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (copy_len);
 800fbdc:	88fb      	ldrh	r3, [r7, #6]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	f47f af62 	bne.w	800faa8 <pbuf_copy_partial_pbuf+0x50>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy_partial_pbuf: copy complete.\n"));
  return ERR_OK;
 800fbe4:	2300      	movs	r3, #0
}
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	3720      	adds	r7, #32
 800fbea:	46bd      	mov	sp, r7
 800fbec:	bd80      	pop	{r7, pc}
 800fbee:	bf00      	nop
 800fbf0:	0801ebe8 	.word	0x0801ebe8
 800fbf4:	0801ee38 	.word	0x0801ee38
 800fbf8:	0801ec2c 	.word	0x0801ec2c
 800fbfc:	0801ee50 	.word	0x0801ee50

0800fc00 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b088      	sub	sp, #32
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	60f8      	str	r0, [r7, #12]
 800fc08:	60b9      	str	r1, [r7, #8]
 800fc0a:	4611      	mov	r1, r2
 800fc0c:	461a      	mov	r2, r3
 800fc0e:	460b      	mov	r3, r1
 800fc10:	80fb      	strh	r3, [r7, #6]
 800fc12:	4613      	mov	r3, r2
 800fc14:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800fc16:	2300      	movs	r3, #0
 800fc18:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d101      	bne.n	800fc28 <pbuf_copy_partial+0x28>
 800fc24:	2300      	movs	r3, #0
 800fc26:	e043      	b.n	800fcb0 <pbuf_copy_partial+0xb0>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800fc28:	68bb      	ldr	r3, [r7, #8]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d101      	bne.n	800fc32 <pbuf_copy_partial+0x32>
 800fc2e:	2300      	movs	r3, #0
 800fc30:	e03e      	b.n	800fcb0 <pbuf_copy_partial+0xb0>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	61fb      	str	r3, [r7, #28]
 800fc36:	e034      	b.n	800fca2 <pbuf_copy_partial+0xa2>
    if ((offset != 0) && (offset >= p->len)) {
 800fc38:	88bb      	ldrh	r3, [r7, #4]
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d00a      	beq.n	800fc54 <pbuf_copy_partial+0x54>
 800fc3e:	69fb      	ldr	r3, [r7, #28]
 800fc40:	895b      	ldrh	r3, [r3, #10]
 800fc42:	88ba      	ldrh	r2, [r7, #4]
 800fc44:	429a      	cmp	r2, r3
 800fc46:	d305      	bcc.n	800fc54 <pbuf_copy_partial+0x54>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800fc48:	69fb      	ldr	r3, [r7, #28]
 800fc4a:	895b      	ldrh	r3, [r3, #10]
 800fc4c:	88ba      	ldrh	r2, [r7, #4]
 800fc4e:	1ad3      	subs	r3, r2, r3
 800fc50:	80bb      	strh	r3, [r7, #4]
 800fc52:	e023      	b.n	800fc9c <pbuf_copy_partial+0x9c>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800fc54:	69fb      	ldr	r3, [r7, #28]
 800fc56:	895a      	ldrh	r2, [r3, #10]
 800fc58:	88bb      	ldrh	r3, [r7, #4]
 800fc5a:	1ad3      	subs	r3, r2, r3
 800fc5c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800fc5e:	8b3a      	ldrh	r2, [r7, #24]
 800fc60:	88fb      	ldrh	r3, [r7, #6]
 800fc62:	429a      	cmp	r2, r3
 800fc64:	d901      	bls.n	800fc6a <pbuf_copy_partial+0x6a>
        buf_copy_len = len;
 800fc66:	88fb      	ldrh	r3, [r7, #6]
 800fc68:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800fc6a:	8b7b      	ldrh	r3, [r7, #26]
 800fc6c:	68ba      	ldr	r2, [r7, #8]
 800fc6e:	18d0      	adds	r0, r2, r3
 800fc70:	69fb      	ldr	r3, [r7, #28]
 800fc72:	685a      	ldr	r2, [r3, #4]
 800fc74:	88bb      	ldrh	r3, [r7, #4]
 800fc76:	4413      	add	r3, r2
 800fc78:	8b3a      	ldrh	r2, [r7, #24]
 800fc7a:	4619      	mov	r1, r3
 800fc7c:	f00c fbb5 	bl	801c3ea <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800fc80:	8afa      	ldrh	r2, [r7, #22]
 800fc82:	8b3b      	ldrh	r3, [r7, #24]
 800fc84:	4413      	add	r3, r2
 800fc86:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800fc88:	8b7a      	ldrh	r2, [r7, #26]
 800fc8a:	8b3b      	ldrh	r3, [r7, #24]
 800fc8c:	4413      	add	r3, r2
 800fc8e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800fc90:	88fa      	ldrh	r2, [r7, #6]
 800fc92:	8b3b      	ldrh	r3, [r7, #24]
 800fc94:	1ad3      	subs	r3, r2, r3
 800fc96:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800fc98:	2300      	movs	r3, #0
 800fc9a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800fc9c:	69fb      	ldr	r3, [r7, #28]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	61fb      	str	r3, [r7, #28]
 800fca2:	88fb      	ldrh	r3, [r7, #6]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d002      	beq.n	800fcae <pbuf_copy_partial+0xae>
 800fca8:	69fb      	ldr	r3, [r7, #28]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d1c4      	bne.n	800fc38 <pbuf_copy_partial+0x38>
    }
  }
  return copied_total;
 800fcae:	8afb      	ldrh	r3, [r7, #22]
}
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	3720      	adds	r7, #32
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	bd80      	pop	{r7, pc}

0800fcb8 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800fcb8:	b480      	push	{r7}
 800fcba:	b087      	sub	sp, #28
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	60f8      	str	r0, [r7, #12]
 800fcc0:	460b      	mov	r3, r1
 800fcc2:	607a      	str	r2, [r7, #4]
 800fcc4:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 800fcc6:	897b      	ldrh	r3, [r7, #10]
 800fcc8:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 800fcce:	e007      	b.n	800fce0 <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 800fcd0:	693b      	ldr	r3, [r7, #16]
 800fcd2:	895b      	ldrh	r3, [r3, #10]
 800fcd4:	8afa      	ldrh	r2, [r7, #22]
 800fcd6:	1ad3      	subs	r3, r2, r3
 800fcd8:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 800fcda:	693b      	ldr	r3, [r7, #16]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 800fce0:	693b      	ldr	r3, [r7, #16]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d004      	beq.n	800fcf0 <pbuf_skip_const+0x38>
 800fce6:	693b      	ldr	r3, [r7, #16]
 800fce8:	895b      	ldrh	r3, [r3, #10]
 800fcea:	8afa      	ldrh	r2, [r7, #22]
 800fcec:	429a      	cmp	r2, r3
 800fcee:	d2ef      	bcs.n	800fcd0 <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d002      	beq.n	800fcfc <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	8afa      	ldrh	r2, [r7, #22]
 800fcfa:	801a      	strh	r2, [r3, #0]
  }
  return q;
 800fcfc:	693b      	ldr	r3, [r7, #16]
}
 800fcfe:	4618      	mov	r0, r3
 800fd00:	371c      	adds	r7, #28
 800fd02:	46bd      	mov	sp, r7
 800fd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd08:	4770      	bx	lr

0800fd0a <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is or NULL when the offset is too high
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800fd0a:	b580      	push	{r7, lr}
 800fd0c:	b086      	sub	sp, #24
 800fd0e:	af00      	add	r7, sp, #0
 800fd10:	60f8      	str	r0, [r7, #12]
 800fd12:	460b      	mov	r3, r1
 800fd14:	607a      	str	r2, [r7, #4]
 800fd16:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 800fd18:	897b      	ldrh	r3, [r7, #10]
 800fd1a:	687a      	ldr	r2, [r7, #4]
 800fd1c:	4619      	mov	r1, r3
 800fd1e:	68f8      	ldr	r0, [r7, #12]
 800fd20:	f7ff ffca 	bl	800fcb8 <pbuf_skip_const>
 800fd24:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 800fd26:	697b      	ldr	r3, [r7, #20]
}
 800fd28:	4618      	mov	r0, r3
 800fd2a:	3718      	adds	r7, #24
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	bd80      	pop	{r7, pc}

0800fd30 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b088      	sub	sp, #32
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	60f8      	str	r0, [r7, #12]
 800fd38:	60b9      	str	r1, [r7, #8]
 800fd3a:	4613      	mov	r3, r2
 800fd3c:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800fd3e:	88fb      	ldrh	r3, [r7, #6]
 800fd40:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800fd42:	2300      	movs	r3, #0
 800fd44:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d102      	bne.n	800fd52 <pbuf_take+0x22>
 800fd4c:	f06f 030f 	mvn.w	r3, #15
 800fd50:	e059      	b.n	800fe06 <pbuf_take+0xd6>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d102      	bne.n	800fd5e <pbuf_take+0x2e>
 800fd58:	f06f 030f 	mvn.w	r3, #15
 800fd5c:	e053      	b.n	800fe06 <pbuf_take+0xd6>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	891b      	ldrh	r3, [r3, #8]
 800fd62:	88fa      	ldrh	r2, [r7, #6]
 800fd64:	429a      	cmp	r2, r3
 800fd66:	d902      	bls.n	800fd6e <pbuf_take+0x3e>
 800fd68:	f04f 33ff 	mov.w	r3, #4294967295
 800fd6c:	e04b      	b.n	800fe06 <pbuf_take+0xd6>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d007      	beq.n	800fd84 <pbuf_take+0x54>
 800fd74:	68bb      	ldr	r3, [r7, #8]
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d004      	beq.n	800fd84 <pbuf_take+0x54>
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	891b      	ldrh	r3, [r3, #8]
 800fd7e:	88fa      	ldrh	r2, [r7, #6]
 800fd80:	429a      	cmp	r2, r3
 800fd82:	d902      	bls.n	800fd8a <pbuf_take+0x5a>
    return ERR_ARG;
 800fd84:	f06f 030f 	mvn.w	r3, #15
 800fd88:	e03d      	b.n	800fe06 <pbuf_take+0xd6>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	61fb      	str	r3, [r7, #28]
 800fd8e:	e028      	b.n	800fde2 <pbuf_take+0xb2>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800fd90:	69fb      	ldr	r3, [r7, #28]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d106      	bne.n	800fda4 <pbuf_take+0x74>
 800fd96:	4b1e      	ldr	r3, [pc, #120]	@ (800fe10 <pbuf_take+0xe0>)
 800fd98:	f240 42dc 	movw	r2, #1244	@ 0x4dc
 800fd9c:	491d      	ldr	r1, [pc, #116]	@ (800fe14 <pbuf_take+0xe4>)
 800fd9e:	481e      	ldr	r0, [pc, #120]	@ (800fe18 <pbuf_take+0xe8>)
 800fda0:	f00c f8ce 	bl	801bf40 <iprintf>
    buf_copy_len = total_copy_len;
 800fda4:	697b      	ldr	r3, [r7, #20]
 800fda6:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800fda8:	69fb      	ldr	r3, [r7, #28]
 800fdaa:	895b      	ldrh	r3, [r3, #10]
 800fdac:	461a      	mov	r2, r3
 800fdae:	69bb      	ldr	r3, [r7, #24]
 800fdb0:	4293      	cmp	r3, r2
 800fdb2:	d902      	bls.n	800fdba <pbuf_take+0x8a>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800fdb4:	69fb      	ldr	r3, [r7, #28]
 800fdb6:	895b      	ldrh	r3, [r3, #10]
 800fdb8:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800fdba:	69fb      	ldr	r3, [r7, #28]
 800fdbc:	6858      	ldr	r0, [r3, #4]
 800fdbe:	68ba      	ldr	r2, [r7, #8]
 800fdc0:	693b      	ldr	r3, [r7, #16]
 800fdc2:	4413      	add	r3, r2
 800fdc4:	69ba      	ldr	r2, [r7, #24]
 800fdc6:	4619      	mov	r1, r3
 800fdc8:	f00c fb0f 	bl	801c3ea <memcpy>
    total_copy_len -= buf_copy_len;
 800fdcc:	697a      	ldr	r2, [r7, #20]
 800fdce:	69bb      	ldr	r3, [r7, #24]
 800fdd0:	1ad3      	subs	r3, r2, r3
 800fdd2:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800fdd4:	693a      	ldr	r2, [r7, #16]
 800fdd6:	69bb      	ldr	r3, [r7, #24]
 800fdd8:	4413      	add	r3, r2
 800fdda:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800fddc:	69fb      	ldr	r3, [r7, #28]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	61fb      	str	r3, [r7, #28]
 800fde2:	697b      	ldr	r3, [r7, #20]
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d1d3      	bne.n	800fd90 <pbuf_take+0x60>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800fde8:	697b      	ldr	r3, [r7, #20]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d103      	bne.n	800fdf6 <pbuf_take+0xc6>
 800fdee:	88fb      	ldrh	r3, [r7, #6]
 800fdf0:	693a      	ldr	r2, [r7, #16]
 800fdf2:	429a      	cmp	r2, r3
 800fdf4:	d006      	beq.n	800fe04 <pbuf_take+0xd4>
 800fdf6:	4b06      	ldr	r3, [pc, #24]	@ (800fe10 <pbuf_take+0xe0>)
 800fdf8:	f240 42e7 	movw	r2, #1255	@ 0x4e7
 800fdfc:	4907      	ldr	r1, [pc, #28]	@ (800fe1c <pbuf_take+0xec>)
 800fdfe:	4806      	ldr	r0, [pc, #24]	@ (800fe18 <pbuf_take+0xe8>)
 800fe00:	f00c f89e 	bl	801bf40 <iprintf>
  return ERR_OK;
 800fe04:	2300      	movs	r3, #0
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	3720      	adds	r7, #32
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	bd80      	pop	{r7, pc}
 800fe0e:	bf00      	nop
 800fe10:	0801ebe8 	.word	0x0801ebe8
 800fe14:	0801ee6c 	.word	0x0801ee6c
 800fe18:	0801ec2c 	.word	0x0801ec2c
 800fe1c:	0801ee84 	.word	0x0801ee84

0800fe20 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 800fe20:	b580      	push	{r7, lr}
 800fe22:	b088      	sub	sp, #32
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	60f8      	str	r0, [r7, #12]
 800fe28:	60b9      	str	r1, [r7, #8]
 800fe2a:	4611      	mov	r1, r2
 800fe2c:	461a      	mov	r2, r3
 800fe2e:	460b      	mov	r3, r1
 800fe30:	80fb      	strh	r3, [r7, #6]
 800fe32:	4613      	mov	r3, r2
 800fe34:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 800fe36:	f107 0210 	add.w	r2, r7, #16
 800fe3a:	88bb      	ldrh	r3, [r7, #4]
 800fe3c:	4619      	mov	r1, r3
 800fe3e:	68f8      	ldr	r0, [r7, #12]
 800fe40:	f7ff ff63 	bl	800fd0a <pbuf_skip>
 800fe44:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 800fe46:	69fb      	ldr	r3, [r7, #28]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d047      	beq.n	800fedc <pbuf_take_at+0xbc>
 800fe4c:	69fb      	ldr	r3, [r7, #28]
 800fe4e:	891b      	ldrh	r3, [r3, #8]
 800fe50:	461a      	mov	r2, r3
 800fe52:	8a3b      	ldrh	r3, [r7, #16]
 800fe54:	4619      	mov	r1, r3
 800fe56:	88fb      	ldrh	r3, [r7, #6]
 800fe58:	440b      	add	r3, r1
 800fe5a:	429a      	cmp	r2, r3
 800fe5c:	db3e      	blt.n	800fedc <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 800fe5e:	88fb      	ldrh	r3, [r7, #6]
 800fe60:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 800fe66:	69fb      	ldr	r3, [r7, #28]
 800fe68:	895a      	ldrh	r2, [r3, #10]
 800fe6a:	8a3b      	ldrh	r3, [r7, #16]
 800fe6c:	429a      	cmp	r2, r3
 800fe6e:	d806      	bhi.n	800fe7e <pbuf_take_at+0x5e>
 800fe70:	4b1d      	ldr	r3, [pc, #116]	@ (800fee8 <pbuf_take_at+0xc8>)
 800fe72:	f240 5202 	movw	r2, #1282	@ 0x502
 800fe76:	491d      	ldr	r1, [pc, #116]	@ (800feec <pbuf_take_at+0xcc>)
 800fe78:	481d      	ldr	r0, [pc, #116]	@ (800fef0 <pbuf_take_at+0xd0>)
 800fe7a:	f00c f861 	bl	801bf40 <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 800fe7e:	69fb      	ldr	r3, [r7, #28]
 800fe80:	895b      	ldrh	r3, [r3, #10]
 800fe82:	461a      	mov	r2, r3
 800fe84:	8a3b      	ldrh	r3, [r7, #16]
 800fe86:	1ad2      	subs	r2, r2, r3
 800fe88:	88fb      	ldrh	r3, [r7, #6]
 800fe8a:	429a      	cmp	r2, r3
 800fe8c:	da05      	bge.n	800fe9a <pbuf_take_at+0x7a>
 800fe8e:	69fb      	ldr	r3, [r7, #28]
 800fe90:	895a      	ldrh	r2, [r3, #10]
 800fe92:	8a3b      	ldrh	r3, [r7, #16]
 800fe94:	1ad3      	subs	r3, r2, r3
 800fe96:	b29b      	uxth	r3, r3
 800fe98:	e000      	b.n	800fe9c <pbuf_take_at+0x7c>
 800fe9a:	88fb      	ldrh	r3, [r7, #6]
 800fe9c:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 800fe9e:	69fb      	ldr	r3, [r7, #28]
 800fea0:	685b      	ldr	r3, [r3, #4]
 800fea2:	8a3a      	ldrh	r2, [r7, #16]
 800fea4:	4413      	add	r3, r2
 800fea6:	8a7a      	ldrh	r2, [r7, #18]
 800fea8:	68b9      	ldr	r1, [r7, #8]
 800feaa:	4618      	mov	r0, r3
 800feac:	f00c fa9d 	bl	801c3ea <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 800feb0:	8b7a      	ldrh	r2, [r7, #26]
 800feb2:	8a7b      	ldrh	r3, [r7, #18]
 800feb4:	1ad3      	subs	r3, r2, r3
 800feb6:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 800feb8:	8a7b      	ldrh	r3, [r7, #18]
 800feba:	697a      	ldr	r2, [r7, #20]
 800febc:	4413      	add	r3, r2
 800febe:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 800fec0:	8b7b      	ldrh	r3, [r7, #26]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d008      	beq.n	800fed8 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 800fec6:	69fb      	ldr	r3, [r7, #28]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	8b7a      	ldrh	r2, [r7, #26]
 800fecc:	6979      	ldr	r1, [r7, #20]
 800fece:	4618      	mov	r0, r3
 800fed0:	f7ff ff2e 	bl	800fd30 <pbuf_take>
 800fed4:	4603      	mov	r3, r0
 800fed6:	e003      	b.n	800fee0 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 800fed8:	2300      	movs	r3, #0
 800feda:	e001      	b.n	800fee0 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 800fedc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800fee0:	4618      	mov	r0, r3
 800fee2:	3720      	adds	r7, #32
 800fee4:	46bd      	mov	sp, r7
 800fee6:	bd80      	pop	{r7, pc}
 800fee8:	0801ebe8 	.word	0x0801ebe8
 800feec:	0801ee9c 	.word	0x0801ee9c
 800fef0:	0801ec2c 	.word	0x0801ec2c

0800fef4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b084      	sub	sp, #16
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	4603      	mov	r3, r0
 800fefc:	603a      	str	r2, [r7, #0]
 800fefe:	71fb      	strb	r3, [r7, #7]
 800ff00:	460b      	mov	r3, r1
 800ff02:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800ff04:	683b      	ldr	r3, [r7, #0]
 800ff06:	8919      	ldrh	r1, [r3, #8]
 800ff08:	88ba      	ldrh	r2, [r7, #4]
 800ff0a:	79fb      	ldrb	r3, [r7, #7]
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	f7ff f987 	bl	800f220 <pbuf_alloc>
 800ff12:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d101      	bne.n	800ff1e <pbuf_clone+0x2a>
    return NULL;
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	e011      	b.n	800ff42 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800ff1e:	6839      	ldr	r1, [r7, #0]
 800ff20:	68f8      	ldr	r0, [r7, #12]
 800ff22:	f7ff fd81 	bl	800fa28 <pbuf_copy>
 800ff26:	4603      	mov	r3, r0
 800ff28:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ff2a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d006      	beq.n	800ff40 <pbuf_clone+0x4c>
 800ff32:	4b06      	ldr	r3, [pc, #24]	@ (800ff4c <pbuf_clone+0x58>)
 800ff34:	f240 5243 	movw	r2, #1347	@ 0x543
 800ff38:	4905      	ldr	r1, [pc, #20]	@ (800ff50 <pbuf_clone+0x5c>)
 800ff3a:	4806      	ldr	r0, [pc, #24]	@ (800ff54 <pbuf_clone+0x60>)
 800ff3c:	f00c f800 	bl	801bf40 <iprintf>
  return q;
 800ff40:	68fb      	ldr	r3, [r7, #12]
}
 800ff42:	4618      	mov	r0, r3
 800ff44:	3710      	adds	r7, #16
 800ff46:	46bd      	mov	sp, r7
 800ff48:	bd80      	pop	{r7, pc}
 800ff4a:	bf00      	nop
 800ff4c:	0801ebe8 	.word	0x0801ebe8
 800ff50:	0801eeb4 	.word	0x0801eeb4
 800ff54:	0801ec2c 	.word	0x0801ec2c

0800ff58 <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 800ff58:	b580      	push	{r7, lr}
 800ff5a:	b084      	sub	sp, #16
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	6078      	str	r0, [r7, #4]
 800ff60:	460b      	mov	r3, r1
 800ff62:	807b      	strh	r3, [r7, #2]
 800ff64:	4613      	mov	r3, r2
 800ff66:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 800ff68:	f107 020a 	add.w	r2, r7, #10
 800ff6c:	887b      	ldrh	r3, [r7, #2]
 800ff6e:	4619      	mov	r1, r3
 800ff70:	6878      	ldr	r0, [r7, #4]
 800ff72:	f7ff feca 	bl	800fd0a <pbuf_skip>
 800ff76:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d00a      	beq.n	800ff94 <pbuf_put_at+0x3c>
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	895a      	ldrh	r2, [r3, #10]
 800ff82:	897b      	ldrh	r3, [r7, #10]
 800ff84:	429a      	cmp	r2, r3
 800ff86:	d905      	bls.n	800ff94 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	685b      	ldr	r3, [r3, #4]
 800ff8c:	897a      	ldrh	r2, [r7, #10]
 800ff8e:	4413      	add	r3, r2
 800ff90:	787a      	ldrb	r2, [r7, #1]
 800ff92:	701a      	strb	r2, [r3, #0]
  }
}
 800ff94:	bf00      	nop
 800ff96:	3710      	adds	r7, #16
 800ff98:	46bd      	mov	sp, r7
 800ff9a:	bd80      	pop	{r7, pc}

0800ff9c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800ffa0:	f00b fa76 	bl	801b490 <rand>
 800ffa4:	4603      	mov	r3, r0
 800ffa6:	b29b      	uxth	r3, r3
 800ffa8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ffac:	b29b      	uxth	r3, r3
 800ffae:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800ffb2:	b29a      	uxth	r2, r3
 800ffb4:	4b01      	ldr	r3, [pc, #4]	@ (800ffbc <tcp_init+0x20>)
 800ffb6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800ffb8:	bf00      	nop
 800ffba:	bd80      	pop	{r7, pc}
 800ffbc:	20000024 	.word	0x20000024

0800ffc0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b082      	sub	sp, #8
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	7d1b      	ldrb	r3, [r3, #20]
 800ffcc:	2b01      	cmp	r3, #1
 800ffce:	d105      	bne.n	800ffdc <tcp_free+0x1c>
 800ffd0:	4b06      	ldr	r3, [pc, #24]	@ (800ffec <tcp_free+0x2c>)
 800ffd2:	22d4      	movs	r2, #212	@ 0xd4
 800ffd4:	4906      	ldr	r1, [pc, #24]	@ (800fff0 <tcp_free+0x30>)
 800ffd6:	4807      	ldr	r0, [pc, #28]	@ (800fff4 <tcp_free+0x34>)
 800ffd8:	f00b ffb2 	bl	801bf40 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800ffdc:	6879      	ldr	r1, [r7, #4]
 800ffde:	2001      	movs	r0, #1
 800ffe0:	f7fe fde0 	bl	800eba4 <memp_free>
}
 800ffe4:	bf00      	nop
 800ffe6:	3708      	adds	r7, #8
 800ffe8:	46bd      	mov	sp, r7
 800ffea:	bd80      	pop	{r7, pc}
 800ffec:	0801ef40 	.word	0x0801ef40
 800fff0:	0801ef54 	.word	0x0801ef54
 800fff4:	0801ef68 	.word	0x0801ef68

0800fff8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800fff8:	b580      	push	{r7, lr}
 800fffa:	b082      	sub	sp, #8
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	7d1b      	ldrb	r3, [r3, #20]
 8010004:	2b01      	cmp	r3, #1
 8010006:	d105      	bne.n	8010014 <tcp_free_listen+0x1c>
 8010008:	4b06      	ldr	r3, [pc, #24]	@ (8010024 <tcp_free_listen+0x2c>)
 801000a:	22df      	movs	r2, #223	@ 0xdf
 801000c:	4906      	ldr	r1, [pc, #24]	@ (8010028 <tcp_free_listen+0x30>)
 801000e:	4807      	ldr	r0, [pc, #28]	@ (801002c <tcp_free_listen+0x34>)
 8010010:	f00b ff96 	bl	801bf40 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010014:	6879      	ldr	r1, [r7, #4]
 8010016:	2002      	movs	r0, #2
 8010018:	f7fe fdc4 	bl	800eba4 <memp_free>
}
 801001c:	bf00      	nop
 801001e:	3708      	adds	r7, #8
 8010020:	46bd      	mov	sp, r7
 8010022:	bd80      	pop	{r7, pc}
 8010024:	0801ef40 	.word	0x0801ef40
 8010028:	0801ef90 	.word	0x0801ef90
 801002c:	0801ef68 	.word	0x0801ef68

08010030 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010030:	b580      	push	{r7, lr}
 8010032:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010034:	f001 f812 	bl	801105c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010038:	4b07      	ldr	r3, [pc, #28]	@ (8010058 <tcp_tmr+0x28>)
 801003a:	781b      	ldrb	r3, [r3, #0]
 801003c:	3301      	adds	r3, #1
 801003e:	b2da      	uxtb	r2, r3
 8010040:	4b05      	ldr	r3, [pc, #20]	@ (8010058 <tcp_tmr+0x28>)
 8010042:	701a      	strb	r2, [r3, #0]
 8010044:	4b04      	ldr	r3, [pc, #16]	@ (8010058 <tcp_tmr+0x28>)
 8010046:	781b      	ldrb	r3, [r3, #0]
 8010048:	f003 0301 	and.w	r3, r3, #1
 801004c:	2b00      	cmp	r3, #0
 801004e:	d001      	beq.n	8010054 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010050:	f000 fcc2 	bl	80109d8 <tcp_slowtmr>
  }
}
 8010054:	bf00      	nop
 8010056:	bd80      	pop	{r7, pc}
 8010058:	2000ad21 	.word	0x2000ad21

0801005c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801005c:	b580      	push	{r7, lr}
 801005e:	b084      	sub	sp, #16
 8010060:	af00      	add	r7, sp, #0
 8010062:	6078      	str	r0, [r7, #4]
 8010064:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010066:	683b      	ldr	r3, [r7, #0]
 8010068:	2b00      	cmp	r3, #0
 801006a:	d105      	bne.n	8010078 <tcp_remove_listener+0x1c>
 801006c:	4b0d      	ldr	r3, [pc, #52]	@ (80100a4 <tcp_remove_listener+0x48>)
 801006e:	22ff      	movs	r2, #255	@ 0xff
 8010070:	490d      	ldr	r1, [pc, #52]	@ (80100a8 <tcp_remove_listener+0x4c>)
 8010072:	480e      	ldr	r0, [pc, #56]	@ (80100ac <tcp_remove_listener+0x50>)
 8010074:	f00b ff64 	bl	801bf40 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	60fb      	str	r3, [r7, #12]
 801007c:	e00a      	b.n	8010094 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010082:	683a      	ldr	r2, [r7, #0]
 8010084:	429a      	cmp	r2, r3
 8010086:	d102      	bne.n	801008e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	2200      	movs	r2, #0
 801008c:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	68db      	ldr	r3, [r3, #12]
 8010092:	60fb      	str	r3, [r7, #12]
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	2b00      	cmp	r3, #0
 8010098:	d1f1      	bne.n	801007e <tcp_remove_listener+0x22>
    }
  }
}
 801009a:	bf00      	nop
 801009c:	bf00      	nop
 801009e:	3710      	adds	r7, #16
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bd80      	pop	{r7, pc}
 80100a4:	0801ef40 	.word	0x0801ef40
 80100a8:	0801efac 	.word	0x0801efac
 80100ac:	0801ef68 	.word	0x0801ef68

080100b0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b084      	sub	sp, #16
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d106      	bne.n	80100cc <tcp_listen_closed+0x1c>
 80100be:	4b14      	ldr	r3, [pc, #80]	@ (8010110 <tcp_listen_closed+0x60>)
 80100c0:	f240 1211 	movw	r2, #273	@ 0x111
 80100c4:	4913      	ldr	r1, [pc, #76]	@ (8010114 <tcp_listen_closed+0x64>)
 80100c6:	4814      	ldr	r0, [pc, #80]	@ (8010118 <tcp_listen_closed+0x68>)
 80100c8:	f00b ff3a 	bl	801bf40 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	7d1b      	ldrb	r3, [r3, #20]
 80100d0:	2b01      	cmp	r3, #1
 80100d2:	d006      	beq.n	80100e2 <tcp_listen_closed+0x32>
 80100d4:	4b0e      	ldr	r3, [pc, #56]	@ (8010110 <tcp_listen_closed+0x60>)
 80100d6:	f44f 7289 	mov.w	r2, #274	@ 0x112
 80100da:	4910      	ldr	r1, [pc, #64]	@ (801011c <tcp_listen_closed+0x6c>)
 80100dc:	480e      	ldr	r0, [pc, #56]	@ (8010118 <tcp_listen_closed+0x68>)
 80100de:	f00b ff2f 	bl	801bf40 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80100e2:	2301      	movs	r3, #1
 80100e4:	60fb      	str	r3, [r7, #12]
 80100e6:	e00b      	b.n	8010100 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80100e8:	4a0d      	ldr	r2, [pc, #52]	@ (8010120 <tcp_listen_closed+0x70>)
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	6879      	ldr	r1, [r7, #4]
 80100f4:	4618      	mov	r0, r3
 80100f6:	f7ff ffb1 	bl	801005c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	3301      	adds	r3, #1
 80100fe:	60fb      	str	r3, [r7, #12]
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	2b03      	cmp	r3, #3
 8010104:	d9f0      	bls.n	80100e8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010106:	bf00      	nop
 8010108:	bf00      	nop
 801010a:	3710      	adds	r7, #16
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}
 8010110:	0801ef40 	.word	0x0801ef40
 8010114:	0801efd4 	.word	0x0801efd4
 8010118:	0801ef68 	.word	0x0801ef68
 801011c:	0801efe0 	.word	0x0801efe0
 8010120:	08020db8 	.word	0x08020db8

08010124 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010124:	b5b0      	push	{r4, r5, r7, lr}
 8010126:	b088      	sub	sp, #32
 8010128:	af04      	add	r7, sp, #16
 801012a:	6078      	str	r0, [r7, #4]
 801012c:	460b      	mov	r3, r1
 801012e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d106      	bne.n	8010144 <tcp_close_shutdown+0x20>
 8010136:	4b63      	ldr	r3, [pc, #396]	@ (80102c4 <tcp_close_shutdown+0x1a0>)
 8010138:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 801013c:	4962      	ldr	r1, [pc, #392]	@ (80102c8 <tcp_close_shutdown+0x1a4>)
 801013e:	4863      	ldr	r0, [pc, #396]	@ (80102cc <tcp_close_shutdown+0x1a8>)
 8010140:	f00b fefe 	bl	801bf40 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010144:	78fb      	ldrb	r3, [r7, #3]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d067      	beq.n	801021a <tcp_close_shutdown+0xf6>
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	7d1b      	ldrb	r3, [r3, #20]
 801014e:	2b04      	cmp	r3, #4
 8010150:	d003      	beq.n	801015a <tcp_close_shutdown+0x36>
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	7d1b      	ldrb	r3, [r3, #20]
 8010156:	2b07      	cmp	r3, #7
 8010158:	d15f      	bne.n	801021a <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801015e:	2b00      	cmp	r3, #0
 8010160:	d105      	bne.n	801016e <tcp_close_shutdown+0x4a>
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010166:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 801016a:	4293      	cmp	r3, r2
 801016c:	d055      	beq.n	801021a <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	8b5b      	ldrh	r3, [r3, #26]
 8010172:	f003 0310 	and.w	r3, r3, #16
 8010176:	2b00      	cmp	r3, #0
 8010178:	d106      	bne.n	8010188 <tcp_close_shutdown+0x64>
 801017a:	4b52      	ldr	r3, [pc, #328]	@ (80102c4 <tcp_close_shutdown+0x1a0>)
 801017c:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8010180:	4953      	ldr	r1, [pc, #332]	@ (80102d0 <tcp_close_shutdown+0x1ac>)
 8010182:	4852      	ldr	r0, [pc, #328]	@ (80102cc <tcp_close_shutdown+0x1a8>)
 8010184:	f00b fedc 	bl	801bf40 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010190:	687d      	ldr	r5, [r7, #4]
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	3304      	adds	r3, #4
 8010196:	687a      	ldr	r2, [r7, #4]
 8010198:	8ad2      	ldrh	r2, [r2, #22]
 801019a:	6879      	ldr	r1, [r7, #4]
 801019c:	8b09      	ldrh	r1, [r1, #24]
 801019e:	9102      	str	r1, [sp, #8]
 80101a0:	9201      	str	r2, [sp, #4]
 80101a2:	9300      	str	r3, [sp, #0]
 80101a4:	462b      	mov	r3, r5
 80101a6:	4622      	mov	r2, r4
 80101a8:	4601      	mov	r1, r0
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f005 fd84 	bl	8015cb8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80101b0:	6878      	ldr	r0, [r7, #4]
 80101b2:	f001 faef 	bl	8011794 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80101b6:	4b47      	ldr	r3, [pc, #284]	@ (80102d4 <tcp_close_shutdown+0x1b0>)
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	687a      	ldr	r2, [r7, #4]
 80101bc:	429a      	cmp	r2, r3
 80101be:	d105      	bne.n	80101cc <tcp_close_shutdown+0xa8>
 80101c0:	4b44      	ldr	r3, [pc, #272]	@ (80102d4 <tcp_close_shutdown+0x1b0>)
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	68db      	ldr	r3, [r3, #12]
 80101c6:	4a43      	ldr	r2, [pc, #268]	@ (80102d4 <tcp_close_shutdown+0x1b0>)
 80101c8:	6013      	str	r3, [r2, #0]
 80101ca:	e013      	b.n	80101f4 <tcp_close_shutdown+0xd0>
 80101cc:	4b41      	ldr	r3, [pc, #260]	@ (80102d4 <tcp_close_shutdown+0x1b0>)
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	60fb      	str	r3, [r7, #12]
 80101d2:	e00c      	b.n	80101ee <tcp_close_shutdown+0xca>
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	68db      	ldr	r3, [r3, #12]
 80101d8:	687a      	ldr	r2, [r7, #4]
 80101da:	429a      	cmp	r2, r3
 80101dc:	d104      	bne.n	80101e8 <tcp_close_shutdown+0xc4>
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	68da      	ldr	r2, [r3, #12]
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	60da      	str	r2, [r3, #12]
 80101e6:	e005      	b.n	80101f4 <tcp_close_shutdown+0xd0>
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	68db      	ldr	r3, [r3, #12]
 80101ec:	60fb      	str	r3, [r7, #12]
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d1ef      	bne.n	80101d4 <tcp_close_shutdown+0xb0>
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	2200      	movs	r2, #0
 80101f8:	60da      	str	r2, [r3, #12]
 80101fa:	4b37      	ldr	r3, [pc, #220]	@ (80102d8 <tcp_close_shutdown+0x1b4>)
 80101fc:	2201      	movs	r2, #1
 80101fe:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8010200:	4b36      	ldr	r3, [pc, #216]	@ (80102dc <tcp_close_shutdown+0x1b8>)
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	687a      	ldr	r2, [r7, #4]
 8010206:	429a      	cmp	r2, r3
 8010208:	d102      	bne.n	8010210 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801020a:	f003 ff93 	bl	8014134 <tcp_trigger_input_pcb_close>
 801020e:	e002      	b.n	8010216 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	f7ff fed5 	bl	800ffc0 <tcp_free>
      }
      return ERR_OK;
 8010216:	2300      	movs	r3, #0
 8010218:	e050      	b.n	80102bc <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	7d1b      	ldrb	r3, [r3, #20]
 801021e:	2b02      	cmp	r3, #2
 8010220:	d03b      	beq.n	801029a <tcp_close_shutdown+0x176>
 8010222:	2b02      	cmp	r3, #2
 8010224:	dc44      	bgt.n	80102b0 <tcp_close_shutdown+0x18c>
 8010226:	2b00      	cmp	r3, #0
 8010228:	d002      	beq.n	8010230 <tcp_close_shutdown+0x10c>
 801022a:	2b01      	cmp	r3, #1
 801022c:	d02a      	beq.n	8010284 <tcp_close_shutdown+0x160>
 801022e:	e03f      	b.n	80102b0 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	8adb      	ldrh	r3, [r3, #22]
 8010234:	2b00      	cmp	r3, #0
 8010236:	d021      	beq.n	801027c <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010238:	4b29      	ldr	r3, [pc, #164]	@ (80102e0 <tcp_close_shutdown+0x1bc>)
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	687a      	ldr	r2, [r7, #4]
 801023e:	429a      	cmp	r2, r3
 8010240:	d105      	bne.n	801024e <tcp_close_shutdown+0x12a>
 8010242:	4b27      	ldr	r3, [pc, #156]	@ (80102e0 <tcp_close_shutdown+0x1bc>)
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	68db      	ldr	r3, [r3, #12]
 8010248:	4a25      	ldr	r2, [pc, #148]	@ (80102e0 <tcp_close_shutdown+0x1bc>)
 801024a:	6013      	str	r3, [r2, #0]
 801024c:	e013      	b.n	8010276 <tcp_close_shutdown+0x152>
 801024e:	4b24      	ldr	r3, [pc, #144]	@ (80102e0 <tcp_close_shutdown+0x1bc>)
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	60bb      	str	r3, [r7, #8]
 8010254:	e00c      	b.n	8010270 <tcp_close_shutdown+0x14c>
 8010256:	68bb      	ldr	r3, [r7, #8]
 8010258:	68db      	ldr	r3, [r3, #12]
 801025a:	687a      	ldr	r2, [r7, #4]
 801025c:	429a      	cmp	r2, r3
 801025e:	d104      	bne.n	801026a <tcp_close_shutdown+0x146>
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	68da      	ldr	r2, [r3, #12]
 8010264:	68bb      	ldr	r3, [r7, #8]
 8010266:	60da      	str	r2, [r3, #12]
 8010268:	e005      	b.n	8010276 <tcp_close_shutdown+0x152>
 801026a:	68bb      	ldr	r3, [r7, #8]
 801026c:	68db      	ldr	r3, [r3, #12]
 801026e:	60bb      	str	r3, [r7, #8]
 8010270:	68bb      	ldr	r3, [r7, #8]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d1ef      	bne.n	8010256 <tcp_close_shutdown+0x132>
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	2200      	movs	r2, #0
 801027a:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 801027c:	6878      	ldr	r0, [r7, #4]
 801027e:	f7ff fe9f 	bl	800ffc0 <tcp_free>
      break;
 8010282:	e01a      	b.n	80102ba <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 8010284:	6878      	ldr	r0, [r7, #4]
 8010286:	f7ff ff13 	bl	80100b0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801028a:	6879      	ldr	r1, [r7, #4]
 801028c:	4815      	ldr	r0, [pc, #84]	@ (80102e4 <tcp_close_shutdown+0x1c0>)
 801028e:	f001 fac3 	bl	8011818 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8010292:	6878      	ldr	r0, [r7, #4]
 8010294:	f7ff feb0 	bl	800fff8 <tcp_free_listen>
      break;
 8010298:	e00f      	b.n	80102ba <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801029a:	6879      	ldr	r1, [r7, #4]
 801029c:	480d      	ldr	r0, [pc, #52]	@ (80102d4 <tcp_close_shutdown+0x1b0>)
 801029e:	f001 fabb 	bl	8011818 <tcp_pcb_remove>
 80102a2:	4b0d      	ldr	r3, [pc, #52]	@ (80102d8 <tcp_close_shutdown+0x1b4>)
 80102a4:	2201      	movs	r2, #1
 80102a6:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f7ff fe89 	bl	800ffc0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80102ae:	e004      	b.n	80102ba <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 80102b0:	6878      	ldr	r0, [r7, #4]
 80102b2:	f000 f819 	bl	80102e8 <tcp_close_shutdown_fin>
 80102b6:	4603      	mov	r3, r0
 80102b8:	e000      	b.n	80102bc <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 80102ba:	2300      	movs	r3, #0
}
 80102bc:	4618      	mov	r0, r3
 80102be:	3710      	adds	r7, #16
 80102c0:	46bd      	mov	sp, r7
 80102c2:	bdb0      	pop	{r4, r5, r7, pc}
 80102c4:	0801ef40 	.word	0x0801ef40
 80102c8:	0801eff8 	.word	0x0801eff8
 80102cc:	0801ef68 	.word	0x0801ef68
 80102d0:	0801f018 	.word	0x0801f018
 80102d4:	2000ad18 	.word	0x2000ad18
 80102d8:	2000ad20 	.word	0x2000ad20
 80102dc:	2000ad58 	.word	0x2000ad58
 80102e0:	2000ad10 	.word	0x2000ad10
 80102e4:	2000ad14 	.word	0x2000ad14

080102e8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b084      	sub	sp, #16
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d106      	bne.n	8010304 <tcp_close_shutdown_fin+0x1c>
 80102f6:	4b2e      	ldr	r3, [pc, #184]	@ (80103b0 <tcp_close_shutdown_fin+0xc8>)
 80102f8:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 80102fc:	492d      	ldr	r1, [pc, #180]	@ (80103b4 <tcp_close_shutdown_fin+0xcc>)
 80102fe:	482e      	ldr	r0, [pc, #184]	@ (80103b8 <tcp_close_shutdown_fin+0xd0>)
 8010300:	f00b fe1e 	bl	801bf40 <iprintf>

  switch (pcb->state) {
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	7d1b      	ldrb	r3, [r3, #20]
 8010308:	2b07      	cmp	r3, #7
 801030a:	d020      	beq.n	801034e <tcp_close_shutdown_fin+0x66>
 801030c:	2b07      	cmp	r3, #7
 801030e:	dc2b      	bgt.n	8010368 <tcp_close_shutdown_fin+0x80>
 8010310:	2b03      	cmp	r3, #3
 8010312:	d002      	beq.n	801031a <tcp_close_shutdown_fin+0x32>
 8010314:	2b04      	cmp	r3, #4
 8010316:	d00d      	beq.n	8010334 <tcp_close_shutdown_fin+0x4c>
 8010318:	e026      	b.n	8010368 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801031a:	6878      	ldr	r0, [r7, #4]
 801031c:	f004 fd64 	bl	8014de8 <tcp_send_fin>
 8010320:	4603      	mov	r3, r0
 8010322:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010324:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d11f      	bne.n	801036c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	2205      	movs	r2, #5
 8010330:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010332:	e01b      	b.n	801036c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8010334:	6878      	ldr	r0, [r7, #4]
 8010336:	f004 fd57 	bl	8014de8 <tcp_send_fin>
 801033a:	4603      	mov	r3, r0
 801033c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801033e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d114      	bne.n	8010370 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	2205      	movs	r2, #5
 801034a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801034c:	e010      	b.n	8010370 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801034e:	6878      	ldr	r0, [r7, #4]
 8010350:	f004 fd4a 	bl	8014de8 <tcp_send_fin>
 8010354:	4603      	mov	r3, r0
 8010356:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801035c:	2b00      	cmp	r3, #0
 801035e:	d109      	bne.n	8010374 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	2209      	movs	r2, #9
 8010364:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010366:	e005      	b.n	8010374 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8010368:	2300      	movs	r3, #0
 801036a:	e01c      	b.n	80103a6 <tcp_close_shutdown_fin+0xbe>
      break;
 801036c:	bf00      	nop
 801036e:	e002      	b.n	8010376 <tcp_close_shutdown_fin+0x8e>
      break;
 8010370:	bf00      	nop
 8010372:	e000      	b.n	8010376 <tcp_close_shutdown_fin+0x8e>
      break;
 8010374:	bf00      	nop
  }

  if (err == ERR_OK) {
 8010376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801037a:	2b00      	cmp	r3, #0
 801037c:	d103      	bne.n	8010386 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 801037e:	6878      	ldr	r0, [r7, #4]
 8010380:	f004 fe70 	bl	8015064 <tcp_output>
 8010384:	e00d      	b.n	80103a2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8010386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801038a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801038e:	d108      	bne.n	80103a2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	8b5b      	ldrh	r3, [r3, #26]
 8010394:	f043 0308 	orr.w	r3, r3, #8
 8010398:	b29a      	uxth	r2, r3
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801039e:	2300      	movs	r3, #0
 80103a0:	e001      	b.n	80103a6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80103a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80103a6:	4618      	mov	r0, r3
 80103a8:	3710      	adds	r7, #16
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}
 80103ae:	bf00      	nop
 80103b0:	0801ef40 	.word	0x0801ef40
 80103b4:	0801efd4 	.word	0x0801efd4
 80103b8:	0801ef68 	.word	0x0801ef68

080103bc <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b082      	sub	sp, #8
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d102      	bne.n	80103d0 <tcp_close+0x14>
 80103ca:	f06f 030f 	mvn.w	r3, #15
 80103ce:	e00f      	b.n	80103f0 <tcp_close+0x34>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	7d1b      	ldrb	r3, [r3, #20]
 80103d4:	2b01      	cmp	r3, #1
 80103d6:	d006      	beq.n	80103e6 <tcp_close+0x2a>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	8b5b      	ldrh	r3, [r3, #26]
 80103dc:	f043 0310 	orr.w	r3, r3, #16
 80103e0:	b29a      	uxth	r2, r3
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80103e6:	2101      	movs	r1, #1
 80103e8:	6878      	ldr	r0, [r7, #4]
 80103ea:	f7ff fe9b 	bl	8010124 <tcp_close_shutdown>
 80103ee:	4603      	mov	r3, r0
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3708      	adds	r7, #8
 80103f4:	46bd      	mov	sp, r7
 80103f6:	bd80      	pop	{r7, pc}

080103f8 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	b08e      	sub	sp, #56	@ 0x38
 80103fc:	af04      	add	r7, sp, #16
 80103fe:	6078      	str	r0, [r7, #4]
 8010400:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	2b00      	cmp	r3, #0
 8010406:	f000 809a 	beq.w	801053e <tcp_abandon+0x146>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	7d1b      	ldrb	r3, [r3, #20]
 801040e:	2b01      	cmp	r3, #1
 8010410:	d106      	bne.n	8010420 <tcp_abandon+0x28>
 8010412:	4b4c      	ldr	r3, [pc, #304]	@ (8010544 <tcp_abandon+0x14c>)
 8010414:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8010418:	494b      	ldr	r1, [pc, #300]	@ (8010548 <tcp_abandon+0x150>)
 801041a:	484c      	ldr	r0, [pc, #304]	@ (801054c <tcp_abandon+0x154>)
 801041c:	f00b fd90 	bl	801bf40 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	7d1b      	ldrb	r3, [r3, #20]
 8010424:	2b0a      	cmp	r3, #10
 8010426:	d107      	bne.n	8010438 <tcp_abandon+0x40>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8010428:	6879      	ldr	r1, [r7, #4]
 801042a:	4849      	ldr	r0, [pc, #292]	@ (8010550 <tcp_abandon+0x158>)
 801042c:	f001 f9f4 	bl	8011818 <tcp_pcb_remove>
    tcp_free(pcb);
 8010430:	6878      	ldr	r0, [r7, #4]
 8010432:	f7ff fdc5 	bl	800ffc0 <tcp_free>
 8010436:	e082      	b.n	801053e <tcp_abandon+0x146>
  } else {
    int send_rst = 0;
 8010438:	2300      	movs	r3, #0
 801043a:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 801043c:	2300      	movs	r3, #0
 801043e:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010444:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801044a:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010452:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	691b      	ldr	r3, [r3, #16]
 8010458:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	7d1b      	ldrb	r3, [r3, #20]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d126      	bne.n	80104b0 <tcp_abandon+0xb8>
      if (pcb->local_port != 0) {
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	8adb      	ldrh	r3, [r3, #22]
 8010466:	2b00      	cmp	r3, #0
 8010468:	d02e      	beq.n	80104c8 <tcp_abandon+0xd0>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801046a:	4b3a      	ldr	r3, [pc, #232]	@ (8010554 <tcp_abandon+0x15c>)
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	687a      	ldr	r2, [r7, #4]
 8010470:	429a      	cmp	r2, r3
 8010472:	d105      	bne.n	8010480 <tcp_abandon+0x88>
 8010474:	4b37      	ldr	r3, [pc, #220]	@ (8010554 <tcp_abandon+0x15c>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	68db      	ldr	r3, [r3, #12]
 801047a:	4a36      	ldr	r2, [pc, #216]	@ (8010554 <tcp_abandon+0x15c>)
 801047c:	6013      	str	r3, [r2, #0]
 801047e:	e013      	b.n	80104a8 <tcp_abandon+0xb0>
 8010480:	4b34      	ldr	r3, [pc, #208]	@ (8010554 <tcp_abandon+0x15c>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	61fb      	str	r3, [r7, #28]
 8010486:	e00c      	b.n	80104a2 <tcp_abandon+0xaa>
 8010488:	69fb      	ldr	r3, [r7, #28]
 801048a:	68db      	ldr	r3, [r3, #12]
 801048c:	687a      	ldr	r2, [r7, #4]
 801048e:	429a      	cmp	r2, r3
 8010490:	d104      	bne.n	801049c <tcp_abandon+0xa4>
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	68da      	ldr	r2, [r3, #12]
 8010496:	69fb      	ldr	r3, [r7, #28]
 8010498:	60da      	str	r2, [r3, #12]
 801049a:	e005      	b.n	80104a8 <tcp_abandon+0xb0>
 801049c:	69fb      	ldr	r3, [r7, #28]
 801049e:	68db      	ldr	r3, [r3, #12]
 80104a0:	61fb      	str	r3, [r7, #28]
 80104a2:	69fb      	ldr	r3, [r7, #28]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d1ef      	bne.n	8010488 <tcp_abandon+0x90>
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	2200      	movs	r2, #0
 80104ac:	60da      	str	r2, [r3, #12]
 80104ae:	e00b      	b.n	80104c8 <tcp_abandon+0xd0>
      }
    } else {
      send_rst = reset;
 80104b0:	683b      	ldr	r3, [r7, #0]
 80104b2:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	8adb      	ldrh	r3, [r3, #22]
 80104b8:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80104ba:	6879      	ldr	r1, [r7, #4]
 80104bc:	4826      	ldr	r0, [pc, #152]	@ (8010558 <tcp_abandon+0x160>)
 80104be:	f001 f9ab 	bl	8011818 <tcp_pcb_remove>
 80104c2:	4b26      	ldr	r3, [pc, #152]	@ (801055c <tcp_abandon+0x164>)
 80104c4:	2201      	movs	r2, #1
 80104c6:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d004      	beq.n	80104da <tcp_abandon+0xe2>
      tcp_segs_free(pcb->unacked);
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80104d4:	4618      	mov	r0, r3
 80104d6:	f000 fe95 	bl	8011204 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d004      	beq.n	80104ec <tcp_abandon+0xf4>
      tcp_segs_free(pcb->unsent);
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80104e6:	4618      	mov	r0, r3
 80104e8:	f000 fe8c 	bl	8011204 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d004      	beq.n	80104fe <tcp_abandon+0x106>
      tcp_segs_free(pcb->ooseq);
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104f8:	4618      	mov	r0, r3
 80104fa:	f000 fe83 	bl	8011204 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80104fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010500:	2b00      	cmp	r3, #0
 8010502:	d00e      	beq.n	8010522 <tcp_abandon+0x12a>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8010504:	6879      	ldr	r1, [r7, #4]
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	3304      	adds	r3, #4
 801050a:	687a      	ldr	r2, [r7, #4]
 801050c:	8b12      	ldrh	r2, [r2, #24]
 801050e:	9202      	str	r2, [sp, #8]
 8010510:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010512:	9201      	str	r2, [sp, #4]
 8010514:	9300      	str	r3, [sp, #0]
 8010516:	460b      	mov	r3, r1
 8010518:	697a      	ldr	r2, [r7, #20]
 801051a:	69b9      	ldr	r1, [r7, #24]
 801051c:	6878      	ldr	r0, [r7, #4]
 801051e:	f005 fbcb 	bl	8015cb8 <tcp_rst>
    }
    last_state = pcb->state;
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	7d1b      	ldrb	r3, [r3, #20]
 8010526:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8010528:	6878      	ldr	r0, [r7, #4]
 801052a:	f7ff fd49 	bl	800ffc0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801052e:	693b      	ldr	r3, [r7, #16]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d004      	beq.n	801053e <tcp_abandon+0x146>
 8010534:	693b      	ldr	r3, [r7, #16]
 8010536:	f06f 010c 	mvn.w	r1, #12
 801053a:	68f8      	ldr	r0, [r7, #12]
 801053c:	4798      	blx	r3
  }
}
 801053e:	3728      	adds	r7, #40	@ 0x28
 8010540:	46bd      	mov	sp, r7
 8010542:	bd80      	pop	{r7, pc}
 8010544:	0801ef40 	.word	0x0801ef40
 8010548:	0801f034 	.word	0x0801f034
 801054c:	0801ef68 	.word	0x0801ef68
 8010550:	2000ad1c 	.word	0x2000ad1c
 8010554:	2000ad10 	.word	0x2000ad10
 8010558:	2000ad18 	.word	0x2000ad18
 801055c:	2000ad20 	.word	0x2000ad20

08010560 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b082      	sub	sp, #8
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8010568:	2101      	movs	r1, #1
 801056a:	6878      	ldr	r0, [r7, #4]
 801056c:	f7ff ff44 	bl	80103f8 <tcp_abandon>
}
 8010570:	bf00      	nop
 8010572:	3708      	adds	r7, #8
 8010574:	46bd      	mov	sp, r7
 8010576:	bd80      	pop	{r7, pc}

08010578 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b088      	sub	sp, #32
 801057c:	af00      	add	r7, sp, #0
 801057e:	60f8      	str	r0, [r7, #12]
 8010580:	60b9      	str	r1, [r7, #8]
 8010582:	4613      	mov	r3, r2
 8010584:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8010586:	2304      	movs	r3, #4
 8010588:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801058a:	68bb      	ldr	r3, [r7, #8]
 801058c:	2b00      	cmp	r3, #0
 801058e:	d101      	bne.n	8010594 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8010590:	4b37      	ldr	r3, [pc, #220]	@ (8010670 <tcp_bind+0xf8>)
 8010592:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	2b00      	cmp	r3, #0
 8010598:	d102      	bne.n	80105a0 <tcp_bind+0x28>
 801059a:	f06f 030f 	mvn.w	r3, #15
 801059e:	e063      	b.n	8010668 <tcp_bind+0xf0>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	7d1b      	ldrb	r3, [r3, #20]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d002      	beq.n	80105ae <tcp_bind+0x36>
 80105a8:	f06f 0305 	mvn.w	r3, #5
 80105ac:	e05c      	b.n	8010668 <tcp_bind+0xf0>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 80105ae:	88fb      	ldrh	r3, [r7, #6]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d109      	bne.n	80105c8 <tcp_bind+0x50>
    port = tcp_new_port();
 80105b4:	f000 f9ca 	bl	801094c <tcp_new_port>
 80105b8:	4603      	mov	r3, r0
 80105ba:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80105bc:	88fb      	ldrh	r3, [r7, #6]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d135      	bne.n	801062e <tcp_bind+0xb6>
      return ERR_BUF;
 80105c2:	f06f 0301 	mvn.w	r3, #1
 80105c6:	e04f      	b.n	8010668 <tcp_bind+0xf0>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 80105c8:	2300      	movs	r3, #0
 80105ca:	61fb      	str	r3, [r7, #28]
 80105cc:	e02b      	b.n	8010626 <tcp_bind+0xae>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80105ce:	4a29      	ldr	r2, [pc, #164]	@ (8010674 <tcp_bind+0xfc>)
 80105d0:	69fb      	ldr	r3, [r7, #28]
 80105d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	61bb      	str	r3, [r7, #24]
 80105da:	e01e      	b.n	801061a <tcp_bind+0xa2>
        if (cpcb->local_port == port) {
 80105dc:	69bb      	ldr	r3, [r7, #24]
 80105de:	8adb      	ldrh	r3, [r3, #22]
 80105e0:	88fa      	ldrh	r2, [r7, #6]
 80105e2:	429a      	cmp	r2, r3
 80105e4:	d116      	bne.n	8010614 <tcp_bind+0x9c>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 80105e6:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d010      	beq.n	801060e <tcp_bind+0x96>
                (ip_addr_isany(&cpcb->local_ip) ||
 80105ec:	69bb      	ldr	r3, [r7, #24]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d00c      	beq.n	801060e <tcp_bind+0x96>
 80105f4:	68bb      	ldr	r3, [r7, #8]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d009      	beq.n	801060e <tcp_bind+0x96>
                 ip_addr_isany(ipaddr) ||
 80105fa:	68bb      	ldr	r3, [r7, #8]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d005      	beq.n	801060e <tcp_bind+0x96>
                 ip_addr_eq(&cpcb->local_ip, ipaddr))) {
 8010602:	69bb      	ldr	r3, [r7, #24]
 8010604:	681a      	ldr	r2, [r3, #0]
 8010606:	68bb      	ldr	r3, [r7, #8]
 8010608:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801060a:	429a      	cmp	r2, r3
 801060c:	d102      	bne.n	8010614 <tcp_bind+0x9c>
              return ERR_USE;
 801060e:	f06f 0307 	mvn.w	r3, #7
 8010612:	e029      	b.n	8010668 <tcp_bind+0xf0>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8010614:	69bb      	ldr	r3, [r7, #24]
 8010616:	68db      	ldr	r3, [r3, #12]
 8010618:	61bb      	str	r3, [r7, #24]
 801061a:	69bb      	ldr	r3, [r7, #24]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d1dd      	bne.n	80105dc <tcp_bind+0x64>
    for (i = 0; i < max_pcb_list; i++) {
 8010620:	69fb      	ldr	r3, [r7, #28]
 8010622:	3301      	adds	r3, #1
 8010624:	61fb      	str	r3, [r7, #28]
 8010626:	69fa      	ldr	r2, [r7, #28]
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	429a      	cmp	r2, r3
 801062c:	dbcf      	blt.n	80105ce <tcp_bind+0x56>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 801062e:	68bb      	ldr	r3, [r7, #8]
 8010630:	2b00      	cmp	r3, #0
 8010632:	d00c      	beq.n	801064e <tcp_bind+0xd6>
 8010634:	68bb      	ldr	r3, [r7, #8]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d008      	beq.n	801064e <tcp_bind+0xd6>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 801063c:	68bb      	ldr	r3, [r7, #8]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d002      	beq.n	8010648 <tcp_bind+0xd0>
 8010642:	68bb      	ldr	r3, [r7, #8]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	e000      	b.n	801064a <tcp_bind+0xd2>
 8010648:	2300      	movs	r3, #0
 801064a:	68fa      	ldr	r2, [r7, #12]
 801064c:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	88fa      	ldrh	r2, [r7, #6]
 8010652:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8010654:	4b08      	ldr	r3, [pc, #32]	@ (8010678 <tcp_bind+0x100>)
 8010656:	681a      	ldr	r2, [r3, #0]
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	60da      	str	r2, [r3, #12]
 801065c:	4a06      	ldr	r2, [pc, #24]	@ (8010678 <tcp_bind+0x100>)
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	6013      	str	r3, [r2, #0]
 8010662:	f005 fce1 	bl	8016028 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8010666:	2300      	movs	r3, #0
}
 8010668:	4618      	mov	r0, r3
 801066a:	3720      	adds	r7, #32
 801066c:	46bd      	mov	sp, r7
 801066e:	bd80      	pop	{r7, pc}
 8010670:	08020e00 	.word	0x08020e00
 8010674:	08020db8 	.word	0x08020db8
 8010678:	2000ad10 	.word	0x2000ad10

0801067c <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 801067c:	b580      	push	{r7, lr}
 801067e:	b084      	sub	sp, #16
 8010680:	af00      	add	r7, sp, #0
 8010682:	60f8      	str	r0, [r7, #12]
 8010684:	60b9      	str	r1, [r7, #8]
 8010686:	4613      	mov	r3, r2
 8010688:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801068a:	68bb      	ldr	r3, [r7, #8]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d106      	bne.n	801069e <tcp_accept_null+0x22>
 8010690:	4b07      	ldr	r3, [pc, #28]	@ (80106b0 <tcp_accept_null+0x34>)
 8010692:	f44f 7244 	mov.w	r2, #784	@ 0x310
 8010696:	4907      	ldr	r1, [pc, #28]	@ (80106b4 <tcp_accept_null+0x38>)
 8010698:	4807      	ldr	r0, [pc, #28]	@ (80106b8 <tcp_accept_null+0x3c>)
 801069a:	f00b fc51 	bl	801bf40 <iprintf>

  tcp_abort(pcb);
 801069e:	68b8      	ldr	r0, [r7, #8]
 80106a0:	f7ff ff5e 	bl	8010560 <tcp_abort>

  return ERR_ABRT;
 80106a4:	f06f 030c 	mvn.w	r3, #12
}
 80106a8:	4618      	mov	r0, r3
 80106aa:	3710      	adds	r7, #16
 80106ac:	46bd      	mov	sp, r7
 80106ae:	bd80      	pop	{r7, pc}
 80106b0:	0801ef40 	.word	0x0801ef40
 80106b4:	0801f068 	.word	0x0801f068
 80106b8:	0801ef68 	.word	0x0801ef68

080106bc <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 80106bc:	b580      	push	{r7, lr}
 80106be:	b082      	sub	sp, #8
 80106c0:	af00      	add	r7, sp, #0
 80106c2:	6078      	str	r0, [r7, #4]
 80106c4:	460b      	mov	r3, r1
 80106c6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 80106c8:	78fb      	ldrb	r3, [r7, #3]
 80106ca:	2200      	movs	r2, #0
 80106cc:	4619      	mov	r1, r3
 80106ce:	6878      	ldr	r0, [r7, #4]
 80106d0:	f000 f806 	bl	80106e0 <tcp_listen_with_backlog_and_err>
 80106d4:	4603      	mov	r3, r0
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	3708      	adds	r7, #8
 80106da:	46bd      	mov	sp, r7
 80106dc:	bd80      	pop	{r7, pc}
	...

080106e0 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b088      	sub	sp, #32
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	60f8      	str	r0, [r7, #12]
 80106e8:	460b      	mov	r3, r1
 80106ea:	607a      	str	r2, [r7, #4]
 80106ec:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 80106ee:	2300      	movs	r3, #0
 80106f0:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d102      	bne.n	80106fe <tcp_listen_with_backlog_and_err+0x1e>
 80106f8:	23f0      	movs	r3, #240	@ 0xf0
 80106fa:	76fb      	strb	r3, [r7, #27]
 80106fc:	e073      	b.n	80107e6 <tcp_listen_with_backlog_and_err+0x106>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	7d1b      	ldrb	r3, [r3, #20]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d002      	beq.n	801070c <tcp_listen_with_backlog_and_err+0x2c>
 8010706:	23f1      	movs	r3, #241	@ 0xf1
 8010708:	76fb      	strb	r3, [r7, #27]
 801070a:	e06c      	b.n	80107e6 <tcp_listen_with_backlog_and_err+0x106>

  /* already listening? */
  if (pcb->state == LISTEN) {
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	7d1b      	ldrb	r3, [r3, #20]
 8010710:	2b01      	cmp	r3, #1
 8010712:	d104      	bne.n	801071e <tcp_listen_with_backlog_and_err+0x3e>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8010718:	23f7      	movs	r3, #247	@ 0xf7
 801071a:	76fb      	strb	r3, [r7, #27]
    goto done;
 801071c:	e063      	b.n	80107e6 <tcp_listen_with_backlog_and_err+0x106>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 801071e:	2002      	movs	r0, #2
 8010720:	f7fe f9dc 	bl	800eadc <memp_malloc>
 8010724:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8010726:	69fb      	ldr	r3, [r7, #28]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d102      	bne.n	8010732 <tcp_listen_with_backlog_and_err+0x52>
    res = ERR_MEM;
 801072c:	23ff      	movs	r3, #255	@ 0xff
 801072e:	76fb      	strb	r3, [r7, #27]
    goto done;
 8010730:	e059      	b.n	80107e6 <tcp_listen_with_backlog_and_err+0x106>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	691a      	ldr	r2, [r3, #16]
 8010736:	69fb      	ldr	r3, [r7, #28]
 8010738:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	8ada      	ldrh	r2, [r3, #22]
 801073e:	69fb      	ldr	r3, [r7, #28]
 8010740:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8010742:	69fb      	ldr	r3, [r7, #28]
 8010744:	2201      	movs	r2, #1
 8010746:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	7d5a      	ldrb	r2, [r3, #21]
 801074c:	69fb      	ldr	r3, [r7, #28]
 801074e:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	7a5a      	ldrb	r2, [r3, #9]
 8010754:	69fb      	ldr	r3, [r7, #28]
 8010756:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = pcb->netif_idx;
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	7a1a      	ldrb	r2, [r3, #8]
 801075c:	69fb      	ldr	r3, [r7, #28]
 801075e:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	7ada      	ldrb	r2, [r3, #11]
 8010764:	69fb      	ldr	r3, [r7, #28]
 8010766:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	7a9a      	ldrb	r2, [r3, #10]
 801076c:	69fb      	ldr	r3, [r7, #28]
 801076e:	729a      	strb	r2, [r3, #10]
  lpcb->netif_hints.tci = pcb->netif_hints.tci;
#endif /* LWIP_VLAN_PCP */
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	681a      	ldr	r2, [r3, #0]
 8010774:	69fb      	ldr	r3, [r7, #28]
 8010776:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	8adb      	ldrh	r3, [r3, #22]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d021      	beq.n	80107c4 <tcp_listen_with_backlog_and_err+0xe4>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8010780:	4b1e      	ldr	r3, [pc, #120]	@ (80107fc <tcp_listen_with_backlog_and_err+0x11c>)
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	68fa      	ldr	r2, [r7, #12]
 8010786:	429a      	cmp	r2, r3
 8010788:	d105      	bne.n	8010796 <tcp_listen_with_backlog_and_err+0xb6>
 801078a:	4b1c      	ldr	r3, [pc, #112]	@ (80107fc <tcp_listen_with_backlog_and_err+0x11c>)
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	68db      	ldr	r3, [r3, #12]
 8010790:	4a1a      	ldr	r2, [pc, #104]	@ (80107fc <tcp_listen_with_backlog_and_err+0x11c>)
 8010792:	6013      	str	r3, [r2, #0]
 8010794:	e013      	b.n	80107be <tcp_listen_with_backlog_and_err+0xde>
 8010796:	4b19      	ldr	r3, [pc, #100]	@ (80107fc <tcp_listen_with_backlog_and_err+0x11c>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	617b      	str	r3, [r7, #20]
 801079c:	e00c      	b.n	80107b8 <tcp_listen_with_backlog_and_err+0xd8>
 801079e:	697b      	ldr	r3, [r7, #20]
 80107a0:	68db      	ldr	r3, [r3, #12]
 80107a2:	68fa      	ldr	r2, [r7, #12]
 80107a4:	429a      	cmp	r2, r3
 80107a6:	d104      	bne.n	80107b2 <tcp_listen_with_backlog_and_err+0xd2>
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	68da      	ldr	r2, [r3, #12]
 80107ac:	697b      	ldr	r3, [r7, #20]
 80107ae:	60da      	str	r2, [r3, #12]
 80107b0:	e005      	b.n	80107be <tcp_listen_with_backlog_and_err+0xde>
 80107b2:	697b      	ldr	r3, [r7, #20]
 80107b4:	68db      	ldr	r3, [r3, #12]
 80107b6:	617b      	str	r3, [r7, #20]
 80107b8:	697b      	ldr	r3, [r7, #20]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d1ef      	bne.n	801079e <tcp_listen_with_backlog_and_err+0xbe>
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	2200      	movs	r2, #0
 80107c2:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 80107c4:	68f8      	ldr	r0, [r7, #12]
 80107c6:	f7ff fbfb 	bl	800ffc0 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 80107ca:	69fb      	ldr	r3, [r7, #28]
 80107cc:	4a0c      	ldr	r2, [pc, #48]	@ (8010800 <tcp_listen_with_backlog_and_err+0x120>)
 80107ce:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 80107d0:	4b0c      	ldr	r3, [pc, #48]	@ (8010804 <tcp_listen_with_backlog_and_err+0x124>)
 80107d2:	681a      	ldr	r2, [r3, #0]
 80107d4:	69fb      	ldr	r3, [r7, #28]
 80107d6:	60da      	str	r2, [r3, #12]
 80107d8:	4a0a      	ldr	r2, [pc, #40]	@ (8010804 <tcp_listen_with_backlog_and_err+0x124>)
 80107da:	69fb      	ldr	r3, [r7, #28]
 80107dc:	6013      	str	r3, [r2, #0]
 80107de:	f005 fc23 	bl	8016028 <tcp_timer_needed>
  res = ERR_OK;
 80107e2:	2300      	movs	r3, #0
 80107e4:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d002      	beq.n	80107f2 <tcp_listen_with_backlog_and_err+0x112>
    *err = res;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	7efa      	ldrb	r2, [r7, #27]
 80107f0:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 80107f2:	69fb      	ldr	r3, [r7, #28]
}
 80107f4:	4618      	mov	r0, r3
 80107f6:	3720      	adds	r7, #32
 80107f8:	46bd      	mov	sp, r7
 80107fa:	bd80      	pop	{r7, pc}
 80107fc:	2000ad10 	.word	0x2000ad10
 8010800:	0801067d 	.word	0x0801067d
 8010804:	2000ad14 	.word	0x2000ad14

08010808 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b084      	sub	sp, #16
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	2b00      	cmp	r3, #0
 8010814:	d106      	bne.n	8010824 <tcp_update_rcv_ann_wnd+0x1c>
 8010816:	4b25      	ldr	r3, [pc, #148]	@ (80108ac <tcp_update_rcv_ann_wnd+0xa4>)
 8010818:	f240 32aa 	movw	r2, #938	@ 0x3aa
 801081c:	4924      	ldr	r1, [pc, #144]	@ (80108b0 <tcp_update_rcv_ann_wnd+0xa8>)
 801081e:	4825      	ldr	r0, [pc, #148]	@ (80108b4 <tcp_update_rcv_ann_wnd+0xac>)
 8010820:	f00b fb8e 	bl	801bf40 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010828:	687a      	ldr	r2, [r7, #4]
 801082a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 801082c:	4413      	add	r3, r2
 801082e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010834:	687a      	ldr	r2, [r7, #4]
 8010836:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8010838:	f640 3168 	movw	r1, #2920	@ 0xb68
 801083c:	428a      	cmp	r2, r1
 801083e:	bf28      	it	cs
 8010840:	460a      	movcs	r2, r1
 8010842:	b292      	uxth	r2, r2
 8010844:	4413      	add	r3, r2
 8010846:	68fa      	ldr	r2, [r7, #12]
 8010848:	1ad3      	subs	r3, r2, r3
 801084a:	2b00      	cmp	r3, #0
 801084c:	db08      	blt.n	8010860 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801085a:	68fa      	ldr	r2, [r7, #12]
 801085c:	1ad3      	subs	r3, r2, r3
 801085e:	e020      	b.n	80108a2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010868:	1ad3      	subs	r3, r2, r3
 801086a:	2b00      	cmp	r3, #0
 801086c:	da03      	bge.n	8010876 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	2200      	movs	r2, #0
 8010872:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8010874:	e014      	b.n	80108a0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801087e:	1ad3      	subs	r3, r2, r3
 8010880:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8010882:	68bb      	ldr	r3, [r7, #8]
 8010884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010888:	d306      	bcc.n	8010898 <tcp_update_rcv_ann_wnd+0x90>
 801088a:	4b08      	ldr	r3, [pc, #32]	@ (80108ac <tcp_update_rcv_ann_wnd+0xa4>)
 801088c:	f240 32ba 	movw	r2, #954	@ 0x3ba
 8010890:	4909      	ldr	r1, [pc, #36]	@ (80108b8 <tcp_update_rcv_ann_wnd+0xb0>)
 8010892:	4808      	ldr	r0, [pc, #32]	@ (80108b4 <tcp_update_rcv_ann_wnd+0xac>)
 8010894:	f00b fb54 	bl	801bf40 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8010898:	68bb      	ldr	r3, [r7, #8]
 801089a:	b29a      	uxth	r2, r3
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 80108a0:	2300      	movs	r3, #0
  }
}
 80108a2:	4618      	mov	r0, r3
 80108a4:	3710      	adds	r7, #16
 80108a6:	46bd      	mov	sp, r7
 80108a8:	bd80      	pop	{r7, pc}
 80108aa:	bf00      	nop
 80108ac:	0801ef40 	.word	0x0801ef40
 80108b0:	0801f088 	.word	0x0801f088
 80108b4:	0801ef68 	.word	0x0801ef68
 80108b8:	0801f0ac 	.word	0x0801f0ac

080108bc <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80108bc:	b580      	push	{r7, lr}
 80108be:	b084      	sub	sp, #16
 80108c0:	af00      	add	r7, sp, #0
 80108c2:	6078      	str	r0, [r7, #4]
 80108c4:	460b      	mov	r3, r1
 80108c6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d034      	beq.n	8010938 <tcp_recved+0x7c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	7d1b      	ldrb	r3, [r3, #20]
 80108d2:	2b01      	cmp	r3, #1
 80108d4:	d106      	bne.n	80108e4 <tcp_recved+0x28>
 80108d6:	4b1a      	ldr	r3, [pc, #104]	@ (8010940 <tcp_recved+0x84>)
 80108d8:	f240 32d6 	movw	r2, #982	@ 0x3d6
 80108dc:	4919      	ldr	r1, [pc, #100]	@ (8010944 <tcp_recved+0x88>)
 80108de:	481a      	ldr	r0, [pc, #104]	@ (8010948 <tcp_recved+0x8c>)
 80108e0:	f00b fb2e 	bl	801bf40 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80108e8:	887b      	ldrh	r3, [r7, #2]
 80108ea:	4413      	add	r3, r2
 80108ec:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80108ee:	89fb      	ldrh	r3, [r7, #14]
 80108f0:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80108f4:	4293      	cmp	r3, r2
 80108f6:	d804      	bhi.n	8010902 <tcp_recved+0x46>
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80108fc:	89fa      	ldrh	r2, [r7, #14]
 80108fe:	429a      	cmp	r2, r3
 8010900:	d204      	bcs.n	801090c <tcp_recved+0x50>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8010908:	851a      	strh	r2, [r3, #40]	@ 0x28
 801090a:	e002      	b.n	8010912 <tcp_recved+0x56>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	89fa      	ldrh	r2, [r7, #14]
 8010910:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8010912:	6878      	ldr	r0, [r7, #4]
 8010914:	f7ff ff78 	bl	8010808 <tcp_update_rcv_ann_wnd>
 8010918:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801091a:	68bb      	ldr	r3, [r7, #8]
 801091c:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8010920:	4293      	cmp	r3, r2
 8010922:	d909      	bls.n	8010938 <tcp_recved+0x7c>
    tcp_ack_now(pcb);
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	8b5b      	ldrh	r3, [r3, #26]
 8010928:	f043 0302 	orr.w	r3, r3, #2
 801092c:	b29a      	uxth	r2, r3
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010932:	6878      	ldr	r0, [r7, #4]
 8010934:	f004 fb96 	bl	8015064 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8010938:	3710      	adds	r7, #16
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}
 801093e:	bf00      	nop
 8010940:	0801ef40 	.word	0x0801ef40
 8010944:	0801f0c8 	.word	0x0801f0c8
 8010948:	0801ef68 	.word	0x0801ef68

0801094c <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 801094c:	b480      	push	{r7}
 801094e:	b083      	sub	sp, #12
 8010950:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8010952:	2300      	movs	r3, #0
 8010954:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8010956:	4b1e      	ldr	r3, [pc, #120]	@ (80109d0 <tcp_new_port+0x84>)
 8010958:	881b      	ldrh	r3, [r3, #0]
 801095a:	3301      	adds	r3, #1
 801095c:	b29a      	uxth	r2, r3
 801095e:	4b1c      	ldr	r3, [pc, #112]	@ (80109d0 <tcp_new_port+0x84>)
 8010960:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8010962:	4b1b      	ldr	r3, [pc, #108]	@ (80109d0 <tcp_new_port+0x84>)
 8010964:	881b      	ldrh	r3, [r3, #0]
 8010966:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801096a:	4293      	cmp	r3, r2
 801096c:	d103      	bne.n	8010976 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801096e:	4b18      	ldr	r3, [pc, #96]	@ (80109d0 <tcp_new_port+0x84>)
 8010970:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8010974:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010976:	2300      	movs	r3, #0
 8010978:	71fb      	strb	r3, [r7, #7]
 801097a:	e01e      	b.n	80109ba <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801097c:	79fb      	ldrb	r3, [r7, #7]
 801097e:	4a15      	ldr	r2, [pc, #84]	@ (80109d4 <tcp_new_port+0x88>)
 8010980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	603b      	str	r3, [r7, #0]
 8010988:	e011      	b.n	80109ae <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 801098a:	683b      	ldr	r3, [r7, #0]
 801098c:	8ada      	ldrh	r2, [r3, #22]
 801098e:	4b10      	ldr	r3, [pc, #64]	@ (80109d0 <tcp_new_port+0x84>)
 8010990:	881b      	ldrh	r3, [r3, #0]
 8010992:	429a      	cmp	r2, r3
 8010994:	d108      	bne.n	80109a8 <tcp_new_port+0x5c>
        n++;
 8010996:	88bb      	ldrh	r3, [r7, #4]
 8010998:	3301      	adds	r3, #1
 801099a:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 801099c:	88bb      	ldrh	r3, [r7, #4]
 801099e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80109a2:	d3d8      	bcc.n	8010956 <tcp_new_port+0xa>
          return 0;
 80109a4:	2300      	movs	r3, #0
 80109a6:	e00d      	b.n	80109c4 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80109a8:	683b      	ldr	r3, [r7, #0]
 80109aa:	68db      	ldr	r3, [r3, #12]
 80109ac:	603b      	str	r3, [r7, #0]
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d1ea      	bne.n	801098a <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80109b4:	79fb      	ldrb	r3, [r7, #7]
 80109b6:	3301      	adds	r3, #1
 80109b8:	71fb      	strb	r3, [r7, #7]
 80109ba:	79fb      	ldrb	r3, [r7, #7]
 80109bc:	2b03      	cmp	r3, #3
 80109be:	d9dd      	bls.n	801097c <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 80109c0:	4b03      	ldr	r3, [pc, #12]	@ (80109d0 <tcp_new_port+0x84>)
 80109c2:	881b      	ldrh	r3, [r3, #0]
}
 80109c4:	4618      	mov	r0, r3
 80109c6:	370c      	adds	r7, #12
 80109c8:	46bd      	mov	sp, r7
 80109ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ce:	4770      	bx	lr
 80109d0:	20000024 	.word	0x20000024
 80109d4:	08020db8 	.word	0x08020db8

080109d8 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80109d8:	b5b0      	push	{r4, r5, r7, lr}
 80109da:	b090      	sub	sp, #64	@ 0x40
 80109dc:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80109de:	2300      	movs	r3, #0
 80109e0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 80109e4:	4b95      	ldr	r3, [pc, #596]	@ (8010c3c <tcp_slowtmr+0x264>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	3301      	adds	r3, #1
 80109ea:	4a94      	ldr	r2, [pc, #592]	@ (8010c3c <tcp_slowtmr+0x264>)
 80109ec:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80109ee:	4b94      	ldr	r3, [pc, #592]	@ (8010c40 <tcp_slowtmr+0x268>)
 80109f0:	781b      	ldrb	r3, [r3, #0]
 80109f2:	3301      	adds	r3, #1
 80109f4:	b2da      	uxtb	r2, r3
 80109f6:	4b92      	ldr	r3, [pc, #584]	@ (8010c40 <tcp_slowtmr+0x268>)
 80109f8:	701a      	strb	r2, [r3, #0]
 80109fa:	e000      	b.n	80109fe <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 80109fc:	bf00      	nop
  prev = NULL;
 80109fe:	2300      	movs	r3, #0
 8010a00:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8010a02:	4b90      	ldr	r3, [pc, #576]	@ (8010c44 <tcp_slowtmr+0x26c>)
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8010a08:	e29f      	b.n	8010f4a <tcp_slowtmr+0x572>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED", pcb->state != CLOSED);
 8010a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a0c:	7d1b      	ldrb	r3, [r3, #20]
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d106      	bne.n	8010a20 <tcp_slowtmr+0x48>
 8010a12:	4b8d      	ldr	r3, [pc, #564]	@ (8010c48 <tcp_slowtmr+0x270>)
 8010a14:	f240 42c2 	movw	r2, #1218	@ 0x4c2
 8010a18:	498c      	ldr	r1, [pc, #560]	@ (8010c4c <tcp_slowtmr+0x274>)
 8010a1a:	488d      	ldr	r0, [pc, #564]	@ (8010c50 <tcp_slowtmr+0x278>)
 8010a1c:	f00b fa90 	bl	801bf40 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN", pcb->state != LISTEN);
 8010a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a22:	7d1b      	ldrb	r3, [r3, #20]
 8010a24:	2b01      	cmp	r3, #1
 8010a26:	d106      	bne.n	8010a36 <tcp_slowtmr+0x5e>
 8010a28:	4b87      	ldr	r3, [pc, #540]	@ (8010c48 <tcp_slowtmr+0x270>)
 8010a2a:	f240 42c3 	movw	r2, #1219	@ 0x4c3
 8010a2e:	4989      	ldr	r1, [pc, #548]	@ (8010c54 <tcp_slowtmr+0x27c>)
 8010a30:	4887      	ldr	r0, [pc, #540]	@ (8010c50 <tcp_slowtmr+0x278>)
 8010a32:	f00b fa85 	bl	801bf40 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8010a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a38:	7d1b      	ldrb	r3, [r3, #20]
 8010a3a:	2b0a      	cmp	r3, #10
 8010a3c:	d106      	bne.n	8010a4c <tcp_slowtmr+0x74>
 8010a3e:	4b82      	ldr	r3, [pc, #520]	@ (8010c48 <tcp_slowtmr+0x270>)
 8010a40:	f240 42c4 	movw	r2, #1220	@ 0x4c4
 8010a44:	4984      	ldr	r1, [pc, #528]	@ (8010c58 <tcp_slowtmr+0x280>)
 8010a46:	4882      	ldr	r0, [pc, #520]	@ (8010c50 <tcp_slowtmr+0x278>)
 8010a48:	f00b fa7a 	bl	801bf40 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8010a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a4e:	7f9a      	ldrb	r2, [r3, #30]
 8010a50:	4b7b      	ldr	r3, [pc, #492]	@ (8010c40 <tcp_slowtmr+0x268>)
 8010a52:	781b      	ldrb	r3, [r3, #0]
 8010a54:	429a      	cmp	r2, r3
 8010a56:	d105      	bne.n	8010a64 <tcp_slowtmr+0x8c>
      prev = pcb;
 8010a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8010a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a5e:	68db      	ldr	r3, [r3, #12]
 8010a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8010a62:	e272      	b.n	8010f4a <tcp_slowtmr+0x572>
    pcb->last_timer = tcp_timer_ctr;
 8010a64:	4b76      	ldr	r3, [pc, #472]	@ (8010c40 <tcp_slowtmr+0x268>)
 8010a66:	781a      	ldrb	r2, [r3, #0]
 8010a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a6a:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8010a6c:	2300      	movs	r3, #0
 8010a6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8010a72:	2300      	movs	r3, #0
 8010a74:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8010a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a7a:	7d1b      	ldrb	r3, [r3, #20]
 8010a7c:	2b02      	cmp	r3, #2
 8010a7e:	d10a      	bne.n	8010a96 <tcp_slowtmr+0xbe>
 8010a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010a86:	2b05      	cmp	r3, #5
 8010a88:	d905      	bls.n	8010a96 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8010a8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010a8e:	3301      	adds	r3, #1
 8010a90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010a94:	e11e      	b.n	8010cd4 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8010a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a98:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010a9c:	2b0b      	cmp	r3, #11
 8010a9e:	d905      	bls.n	8010aac <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8010aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010aa4:	3301      	adds	r3, #1
 8010aa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010aaa:	e113      	b.n	8010cd4 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8010aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010aae:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d075      	beq.n	8010ba2 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8010ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d006      	beq.n	8010acc <tcp_slowtmr+0xf4>
 8010abe:	4b62      	ldr	r3, [pc, #392]	@ (8010c48 <tcp_slowtmr+0x270>)
 8010ac0:	f44f 629b 	mov.w	r2, #1240	@ 0x4d8
 8010ac4:	4965      	ldr	r1, [pc, #404]	@ (8010c5c <tcp_slowtmr+0x284>)
 8010ac6:	4862      	ldr	r0, [pc, #392]	@ (8010c50 <tcp_slowtmr+0x278>)
 8010ac8:	f00b fa3a 	bl	801bf40 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8010acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ace:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d106      	bne.n	8010ae2 <tcp_slowtmr+0x10a>
 8010ad4:	4b5c      	ldr	r3, [pc, #368]	@ (8010c48 <tcp_slowtmr+0x270>)
 8010ad6:	f240 42d9 	movw	r2, #1241	@ 0x4d9
 8010ada:	4961      	ldr	r1, [pc, #388]	@ (8010c60 <tcp_slowtmr+0x288>)
 8010adc:	485c      	ldr	r0, [pc, #368]	@ (8010c50 <tcp_slowtmr+0x278>)
 8010ade:	f00b fa2f 	bl	801bf40 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8010ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ae4:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8010ae8:	2b0b      	cmp	r3, #11
 8010aea:	d905      	bls.n	8010af8 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8010aec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010af0:	3301      	adds	r3, #1
 8010af2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010af6:	e0ed      	b.n	8010cd4 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8010af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010afa:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8010afe:	3b01      	subs	r3, #1
 8010b00:	4a58      	ldr	r2, [pc, #352]	@ (8010c64 <tcp_slowtmr+0x28c>)
 8010b02:	5cd3      	ldrb	r3, [r2, r3]
 8010b04:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8010b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b08:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8010b0c:	7c7a      	ldrb	r2, [r7, #17]
 8010b0e:	429a      	cmp	r2, r3
 8010b10:	d907      	bls.n	8010b22 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8010b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b14:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8010b18:	3301      	adds	r3, #1
 8010b1a:	b2da      	uxtb	r2, r3
 8010b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b1e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8010b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b24:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8010b28:	7c7a      	ldrb	r2, [r7, #17]
 8010b2a:	429a      	cmp	r2, r3
 8010b2c:	f200 80d2 	bhi.w	8010cd4 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8010b30:	2301      	movs	r3, #1
 8010b32:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8010b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d108      	bne.n	8010b50 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8010b3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010b40:	f005 f9a4 	bl	8015e8c <tcp_zero_window_probe>
 8010b44:	4603      	mov	r3, r0
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d014      	beq.n	8010b74 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	623b      	str	r3, [r7, #32]
 8010b4e:	e011      	b.n	8010b74 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8010b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b52:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010b56:	4619      	mov	r1, r3
 8010b58:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010b5a:	f003 fffb 	bl	8014b54 <tcp_split_unsent_seg>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d107      	bne.n	8010b74 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8010b64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010b66:	f004 fa7d 	bl	8015064 <tcp_output>
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d101      	bne.n	8010b74 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8010b70:	2300      	movs	r3, #0
 8010b72:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8010b74:	6a3b      	ldr	r3, [r7, #32]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	f000 80ac 	beq.w	8010cd4 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8010b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b7e:	2200      	movs	r2, #0
 8010b80:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8010b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b86:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8010b8a:	2b06      	cmp	r3, #6
 8010b8c:	f200 80a2 	bhi.w	8010cd4 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8010b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b92:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8010b96:	3301      	adds	r3, #1
 8010b98:	b2da      	uxtb	r2, r3
 8010b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b9c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8010ba0:	e098      	b.n	8010cd4 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8010ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ba4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	db0f      	blt.n	8010bcc <tcp_slowtmr+0x1f4>
 8010bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bae:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8010bb2:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8010bb6:	4293      	cmp	r3, r2
 8010bb8:	d008      	beq.n	8010bcc <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8010bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bbc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8010bc0:	b29b      	uxth	r3, r3
 8010bc2:	3301      	adds	r3, #1
 8010bc4:	b29b      	uxth	r3, r3
 8010bc6:	b21a      	sxth	r2, r3
 8010bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bca:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8010bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bce:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8010bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bd4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8010bd8:	429a      	cmp	r2, r3
 8010bda:	db7b      	blt.n	8010cd4 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8010bdc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010bde:	f004 fd35 	bl	801564c <tcp_rexmit_rto_prepare>
 8010be2:	4603      	mov	r3, r0
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d007      	beq.n	8010bf8 <tcp_slowtmr+0x220>
 8010be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d171      	bne.n	8010cd4 <tcp_slowtmr+0x2fc>
 8010bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d06d      	beq.n	8010cd4 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8010bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bfa:	7d1b      	ldrb	r3, [r3, #20]
 8010bfc:	2b02      	cmp	r3, #2
 8010bfe:	d03a      	beq.n	8010c76 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8010c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010c06:	2b0c      	cmp	r3, #12
 8010c08:	bf28      	it	cs
 8010c0a:	230c      	movcs	r3, #12
 8010c0c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8010c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c10:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010c14:	10db      	asrs	r3, r3, #3
 8010c16:	b21b      	sxth	r3, r3
 8010c18:	461a      	mov	r2, r3
 8010c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c1c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010c20:	4413      	add	r3, r2
 8010c22:	7efa      	ldrb	r2, [r7, #27]
 8010c24:	4910      	ldr	r1, [pc, #64]	@ (8010c68 <tcp_slowtmr+0x290>)
 8010c26:	5c8a      	ldrb	r2, [r1, r2]
 8010c28:	4093      	lsls	r3, r2
 8010c2a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8010c2c:	697b      	ldr	r3, [r7, #20]
 8010c2e:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8010c32:	4293      	cmp	r3, r2
 8010c34:	dc1a      	bgt.n	8010c6c <tcp_slowtmr+0x294>
 8010c36:	697b      	ldr	r3, [r7, #20]
 8010c38:	b21a      	sxth	r2, r3
 8010c3a:	e019      	b.n	8010c70 <tcp_slowtmr+0x298>
 8010c3c:	2000ad0c 	.word	0x2000ad0c
 8010c40:	2000ad22 	.word	0x2000ad22
 8010c44:	2000ad18 	.word	0x2000ad18
 8010c48:	0801ef40 	.word	0x0801ef40
 8010c4c:	0801f0f0 	.word	0x0801f0f0
 8010c50:	0801ef68 	.word	0x0801ef68
 8010c54:	0801f11c 	.word	0x0801f11c
 8010c58:	0801f148 	.word	0x0801f148
 8010c5c:	0801f174 	.word	0x0801f174
 8010c60:	0801f1a8 	.word	0x0801f1a8
 8010c64:	08020db0 	.word	0x08020db0
 8010c68:	08020da0 	.word	0x08020da0
 8010c6c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8010c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c72:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8010c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c78:	2200      	movs	r2, #0
 8010c7a:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8010c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c7e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c84:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010c88:	4293      	cmp	r3, r2
 8010c8a:	bf28      	it	cs
 8010c8c:	4613      	movcs	r3, r2
 8010c8e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8010c90:	8a7b      	ldrh	r3, [r7, #18]
 8010c92:	085b      	lsrs	r3, r3, #1
 8010c94:	b29a      	uxth	r2, r3
 8010c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c98:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8010c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c9e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8010ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ca4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010ca6:	005b      	lsls	r3, r3, #1
 8010ca8:	b29b      	uxth	r3, r3
 8010caa:	429a      	cmp	r2, r3
 8010cac:	d206      	bcs.n	8010cbc <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8010cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cb0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010cb2:	005b      	lsls	r3, r3, #1
 8010cb4:	b29a      	uxth	r2, r3
 8010cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cb8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8010cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cbe:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8010cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cc2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8010cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cc8:	2200      	movs	r2, #0
 8010cca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8010cce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010cd0:	f004 fd2c 	bl	801572c <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8010cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cd6:	7d1b      	ldrb	r3, [r3, #20]
 8010cd8:	2b06      	cmp	r3, #6
 8010cda:	d111      	bne.n	8010d00 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8010cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cde:	8b5b      	ldrh	r3, [r3, #26]
 8010ce0:	f003 0310 	and.w	r3, r3, #16
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d00b      	beq.n	8010d00 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010ce8:	4b9d      	ldr	r3, [pc, #628]	@ (8010f60 <tcp_slowtmr+0x588>)
 8010cea:	681a      	ldr	r2, [r3, #0]
 8010cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cee:	6a1b      	ldr	r3, [r3, #32]
 8010cf0:	1ad3      	subs	r3, r2, r3
 8010cf2:	2b28      	cmp	r3, #40	@ 0x28
 8010cf4:	d904      	bls.n	8010d00 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8010cf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010cfa:	3301      	adds	r3, #1
 8010cfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8010d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d02:	7a5b      	ldrb	r3, [r3, #9]
 8010d04:	f003 0308 	and.w	r3, r3, #8
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d04c      	beq.n	8010da6 <tcp_slowtmr+0x3ce>
        ((pcb->state == ESTABLISHED) ||
 8010d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d0e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8010d10:	2b04      	cmp	r3, #4
 8010d12:	d003      	beq.n	8010d1c <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8010d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d16:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8010d18:	2b07      	cmp	r3, #7
 8010d1a:	d144      	bne.n	8010da6 <tcp_slowtmr+0x3ce>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010d1c:	4b90      	ldr	r3, [pc, #576]	@ (8010f60 <tcp_slowtmr+0x588>)
 8010d1e:	681a      	ldr	r2, [r3, #0]
 8010d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d22:	6a1b      	ldr	r3, [r3, #32]
 8010d24:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8010d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010d2c:	f503 2324 	add.w	r3, r3, #671744	@ 0xa4000
 8010d30:	f603 43b8 	addw	r3, r3, #3256	@ 0xcb8
 8010d34:	498b      	ldr	r1, [pc, #556]	@ (8010f64 <tcp_slowtmr+0x58c>)
 8010d36:	fba1 1303 	umull	r1, r3, r1, r3
 8010d3a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010d3c:	429a      	cmp	r2, r3
 8010d3e:	d90a      	bls.n	8010d56 <tcp_slowtmr+0x37e>
        ++pcb_remove;
 8010d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010d44:	3301      	adds	r3, #1
 8010d46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8010d4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010d4e:	3301      	adds	r3, #1
 8010d50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010d54:	e027      	b.n	8010da6 <tcp_slowtmr+0x3ce>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010d56:	4b82      	ldr	r3, [pc, #520]	@ (8010f60 <tcp_slowtmr+0x588>)
 8010d58:	681a      	ldr	r2, [r3, #0]
 8010d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d5c:	6a1b      	ldr	r3, [r3, #32]
 8010d5e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8010d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d62:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8010d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d68:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8010d6c:	4618      	mov	r0, r3
 8010d6e:	4b7e      	ldr	r3, [pc, #504]	@ (8010f68 <tcp_slowtmr+0x590>)
 8010d70:	fb00 f303 	mul.w	r3, r0, r3
 8010d74:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8010d76:	497b      	ldr	r1, [pc, #492]	@ (8010f64 <tcp_slowtmr+0x58c>)
 8010d78:	fba1 1303 	umull	r1, r3, r1, r3
 8010d7c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010d7e:	429a      	cmp	r2, r3
 8010d80:	d911      	bls.n	8010da6 <tcp_slowtmr+0x3ce>
        err = tcp_keepalive(pcb);
 8010d82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010d84:	f005 f842 	bl	8015e0c <tcp_keepalive>
 8010d88:	4603      	mov	r3, r0
 8010d8a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8010d8e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d107      	bne.n	8010da6 <tcp_slowtmr+0x3ce>
          pcb->keep_cnt_sent++;
 8010d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d98:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8010d9c:	3301      	adds	r3, #1
 8010d9e:	b2da      	uxtb	r2, r3
 8010da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010da2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8010da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d011      	beq.n	8010dd2 <tcp_slowtmr+0x3fa>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8010dae:	4b6c      	ldr	r3, [pc, #432]	@ (8010f60 <tcp_slowtmr+0x588>)
 8010db0:	681a      	ldr	r2, [r3, #0]
 8010db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010db4:	6a1b      	ldr	r3, [r3, #32]
 8010db6:	1ad2      	subs	r2, r2, r3
 8010db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dba:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8010dbe:	4619      	mov	r1, r3
 8010dc0:	460b      	mov	r3, r1
 8010dc2:	005b      	lsls	r3, r3, #1
 8010dc4:	440b      	add	r3, r1
 8010dc6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8010dc8:	429a      	cmp	r2, r3
 8010dca:	d302      	bcc.n	8010dd2 <tcp_slowtmr+0x3fa>
      tcp_free_ooseq(pcb);
 8010dcc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010dce:	f000 fe87 	bl	8011ae0 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8010dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010dd4:	7d1b      	ldrb	r3, [r3, #20]
 8010dd6:	2b03      	cmp	r3, #3
 8010dd8:	d10b      	bne.n	8010df2 <tcp_slowtmr+0x41a>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8010dda:	4b61      	ldr	r3, [pc, #388]	@ (8010f60 <tcp_slowtmr+0x588>)
 8010ddc:	681a      	ldr	r2, [r3, #0]
 8010dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010de0:	6a1b      	ldr	r3, [r3, #32]
 8010de2:	1ad3      	subs	r3, r2, r3
 8010de4:	2b28      	cmp	r3, #40	@ 0x28
 8010de6:	d904      	bls.n	8010df2 <tcp_slowtmr+0x41a>
        ++pcb_remove;
 8010de8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010dec:	3301      	adds	r3, #1
 8010dee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8010df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010df4:	7d1b      	ldrb	r3, [r3, #20]
 8010df6:	2b09      	cmp	r3, #9
 8010df8:	d10b      	bne.n	8010e12 <tcp_slowtmr+0x43a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8010dfa:	4b59      	ldr	r3, [pc, #356]	@ (8010f60 <tcp_slowtmr+0x588>)
 8010dfc:	681a      	ldr	r2, [r3, #0]
 8010dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e00:	6a1b      	ldr	r3, [r3, #32]
 8010e02:	1ad3      	subs	r3, r2, r3
 8010e04:	2bf0      	cmp	r3, #240	@ 0xf0
 8010e06:	d904      	bls.n	8010e12 <tcp_slowtmr+0x43a>
        ++pcb_remove;
 8010e08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010e0c:	3301      	adds	r3, #1
 8010e0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8010e12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d060      	beq.n	8010edc <tcp_slowtmr+0x504>
      tcp_err_fn err_fn = pcb->errf;
 8010e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010e20:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8010e22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010e24:	f000 fcb6 	bl	8011794 <tcp_pcb_purge>
      if (prev != NULL) {
 8010e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d010      	beq.n	8010e50 <tcp_slowtmr+0x478>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8010e2e:	4b4f      	ldr	r3, [pc, #316]	@ (8010f6c <tcp_slowtmr+0x594>)
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e34:	429a      	cmp	r2, r3
 8010e36:	d106      	bne.n	8010e46 <tcp_slowtmr+0x46e>
 8010e38:	4b4d      	ldr	r3, [pc, #308]	@ (8010f70 <tcp_slowtmr+0x598>)
 8010e3a:	f240 5271 	movw	r2, #1393	@ 0x571
 8010e3e:	494d      	ldr	r1, [pc, #308]	@ (8010f74 <tcp_slowtmr+0x59c>)
 8010e40:	484d      	ldr	r0, [pc, #308]	@ (8010f78 <tcp_slowtmr+0x5a0>)
 8010e42:	f00b f87d 	bl	801bf40 <iprintf>
        prev->next = pcb->next;
 8010e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e48:	68da      	ldr	r2, [r3, #12]
 8010e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e4c:	60da      	str	r2, [r3, #12]
 8010e4e:	e00f      	b.n	8010e70 <tcp_slowtmr+0x498>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8010e50:	4b46      	ldr	r3, [pc, #280]	@ (8010f6c <tcp_slowtmr+0x594>)
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e56:	429a      	cmp	r2, r3
 8010e58:	d006      	beq.n	8010e68 <tcp_slowtmr+0x490>
 8010e5a:	4b45      	ldr	r3, [pc, #276]	@ (8010f70 <tcp_slowtmr+0x598>)
 8010e5c:	f240 5275 	movw	r2, #1397	@ 0x575
 8010e60:	4946      	ldr	r1, [pc, #280]	@ (8010f7c <tcp_slowtmr+0x5a4>)
 8010e62:	4845      	ldr	r0, [pc, #276]	@ (8010f78 <tcp_slowtmr+0x5a0>)
 8010e64:	f00b f86c 	bl	801bf40 <iprintf>
        tcp_active_pcbs = pcb->next;
 8010e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e6a:	68db      	ldr	r3, [r3, #12]
 8010e6c:	4a3f      	ldr	r2, [pc, #252]	@ (8010f6c <tcp_slowtmr+0x594>)
 8010e6e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8010e70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d013      	beq.n	8010ea0 <tcp_slowtmr+0x4c8>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e7a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8010e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e7e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010e80:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8010e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e84:	3304      	adds	r3, #4
 8010e86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e88:	8ad2      	ldrh	r2, [r2, #22]
 8010e8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010e8c:	8b09      	ldrh	r1, [r1, #24]
 8010e8e:	9102      	str	r1, [sp, #8]
 8010e90:	9201      	str	r2, [sp, #4]
 8010e92:	9300      	str	r3, [sp, #0]
 8010e94:	462b      	mov	r3, r5
 8010e96:	4622      	mov	r2, r4
 8010e98:	4601      	mov	r1, r0
 8010e9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010e9c:	f004 ff0c 	bl	8015cb8 <tcp_rst>
      err_arg = pcb->callback_arg;
 8010ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ea2:	691b      	ldr	r3, [r3, #16]
 8010ea4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8010ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ea8:	7d1b      	ldrb	r3, [r3, #20]
 8010eaa:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8010eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010eae:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8010eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010eb2:	68db      	ldr	r3, [r3, #12]
 8010eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8010eb6:	6838      	ldr	r0, [r7, #0]
 8010eb8:	f7ff f882 	bl	800ffc0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8010ebc:	4b30      	ldr	r3, [pc, #192]	@ (8010f80 <tcp_slowtmr+0x5a8>)
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d004      	beq.n	8010ed2 <tcp_slowtmr+0x4fa>
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	f06f 010c 	mvn.w	r1, #12
 8010ece:	68b8      	ldr	r0, [r7, #8]
 8010ed0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8010ed2:	4b2b      	ldr	r3, [pc, #172]	@ (8010f80 <tcp_slowtmr+0x5a8>)
 8010ed4:	781b      	ldrb	r3, [r3, #0]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d037      	beq.n	8010f4a <tcp_slowtmr+0x572>
        goto tcp_slowtmr_start;
 8010eda:	e590      	b.n	80109fe <tcp_slowtmr+0x26>
      prev = pcb;
 8010edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ede:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8010ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ee2:	68db      	ldr	r3, [r3, #12]
 8010ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8010ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ee8:	7f1b      	ldrb	r3, [r3, #28]
 8010eea:	3301      	adds	r3, #1
 8010eec:	b2da      	uxtb	r2, r3
 8010eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8010ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef4:	7f1a      	ldrb	r2, [r3, #28]
 8010ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef8:	7f5b      	ldrb	r3, [r3, #29]
 8010efa:	429a      	cmp	r2, r3
 8010efc:	d325      	bcc.n	8010f4a <tcp_slowtmr+0x572>
        prev->polltmr = 0;
 8010efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f00:	2200      	movs	r2, #0
 8010f02:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8010f04:	4b1e      	ldr	r3, [pc, #120]	@ (8010f80 <tcp_slowtmr+0x5a8>)
 8010f06:	2200      	movs	r2, #0
 8010f08:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8010f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d00b      	beq.n	8010f2c <tcp_slowtmr+0x554>
 8010f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010f1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010f1c:	6912      	ldr	r2, [r2, #16]
 8010f1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010f20:	4610      	mov	r0, r2
 8010f22:	4798      	blx	r3
 8010f24:	4603      	mov	r3, r0
 8010f26:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8010f2a:	e002      	b.n	8010f32 <tcp_slowtmr+0x55a>
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8010f32:	4b13      	ldr	r3, [pc, #76]	@ (8010f80 <tcp_slowtmr+0x5a8>)
 8010f34:	781b      	ldrb	r3, [r3, #0]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	f47f ad60 	bne.w	80109fc <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8010f3c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d102      	bne.n	8010f4a <tcp_slowtmr+0x572>
          tcp_output(prev);
 8010f44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f46:	f004 f88d 	bl	8015064 <tcp_output>
  while (pcb != NULL) {
 8010f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	f47f ad5c 	bne.w	8010a0a <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8010f52:	2300      	movs	r3, #0
 8010f54:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8010f56:	4b0b      	ldr	r3, [pc, #44]	@ (8010f84 <tcp_slowtmr+0x5ac>)
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8010f5c:	e067      	b.n	801102e <tcp_slowtmr+0x656>
 8010f5e:	bf00      	nop
 8010f60:	2000ad0c 	.word	0x2000ad0c
 8010f64:	10624dd3 	.word	0x10624dd3
 8010f68:	000124f8 	.word	0x000124f8
 8010f6c:	2000ad18 	.word	0x2000ad18
 8010f70:	0801ef40 	.word	0x0801ef40
 8010f74:	0801f1e0 	.word	0x0801f1e0
 8010f78:	0801ef68 	.word	0x0801ef68
 8010f7c:	0801f20c 	.word	0x0801f20c
 8010f80:	2000ad20 	.word	0x2000ad20
 8010f84:	2000ad1c 	.word	0x2000ad1c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8010f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f8a:	7d1b      	ldrb	r3, [r3, #20]
 8010f8c:	2b0a      	cmp	r3, #10
 8010f8e:	d006      	beq.n	8010f9e <tcp_slowtmr+0x5c6>
 8010f90:	4b2b      	ldr	r3, [pc, #172]	@ (8011040 <tcp_slowtmr+0x668>)
 8010f92:	f240 52a5 	movw	r2, #1445	@ 0x5a5
 8010f96:	492b      	ldr	r1, [pc, #172]	@ (8011044 <tcp_slowtmr+0x66c>)
 8010f98:	482b      	ldr	r0, [pc, #172]	@ (8011048 <tcp_slowtmr+0x670>)
 8010f9a:	f00a ffd1 	bl	801bf40 <iprintf>
    pcb_remove = 0;
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8010fa4:	4b29      	ldr	r3, [pc, #164]	@ (801104c <tcp_slowtmr+0x674>)
 8010fa6:	681a      	ldr	r2, [r3, #0]
 8010fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010faa:	6a1b      	ldr	r3, [r3, #32]
 8010fac:	1ad3      	subs	r3, r2, r3
 8010fae:	2bf0      	cmp	r3, #240	@ 0xf0
 8010fb0:	d904      	bls.n	8010fbc <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8010fb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010fb6:	3301      	adds	r3, #1
 8010fb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8010fbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d02f      	beq.n	8011024 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8010fc4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010fc6:	f000 fbe5 	bl	8011794 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8010fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d010      	beq.n	8010ff2 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8010fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8011050 <tcp_slowtmr+0x678>)
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010fd6:	429a      	cmp	r2, r3
 8010fd8:	d106      	bne.n	8010fe8 <tcp_slowtmr+0x610>
 8010fda:	4b19      	ldr	r3, [pc, #100]	@ (8011040 <tcp_slowtmr+0x668>)
 8010fdc:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8010fe0:	491c      	ldr	r1, [pc, #112]	@ (8011054 <tcp_slowtmr+0x67c>)
 8010fe2:	4819      	ldr	r0, [pc, #100]	@ (8011048 <tcp_slowtmr+0x670>)
 8010fe4:	f00a ffac 	bl	801bf40 <iprintf>
        prev->next = pcb->next;
 8010fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fea:	68da      	ldr	r2, [r3, #12]
 8010fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fee:	60da      	str	r2, [r3, #12]
 8010ff0:	e00f      	b.n	8011012 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8010ff2:	4b17      	ldr	r3, [pc, #92]	@ (8011050 <tcp_slowtmr+0x678>)
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	d006      	beq.n	801100a <tcp_slowtmr+0x632>
 8010ffc:	4b10      	ldr	r3, [pc, #64]	@ (8011040 <tcp_slowtmr+0x668>)
 8010ffe:	f240 52b7 	movw	r2, #1463	@ 0x5b7
 8011002:	4915      	ldr	r1, [pc, #84]	@ (8011058 <tcp_slowtmr+0x680>)
 8011004:	4810      	ldr	r0, [pc, #64]	@ (8011048 <tcp_slowtmr+0x670>)
 8011006:	f00a ff9b 	bl	801bf40 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801100a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801100c:	68db      	ldr	r3, [r3, #12]
 801100e:	4a10      	ldr	r2, [pc, #64]	@ (8011050 <tcp_slowtmr+0x678>)
 8011010:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011014:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8011016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011018:	68db      	ldr	r3, [r3, #12]
 801101a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 801101c:	69f8      	ldr	r0, [r7, #28]
 801101e:	f7fe ffcf 	bl	800ffc0 <tcp_free>
 8011022:	e004      	b.n	801102e <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8011024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011026:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8011028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801102a:	68db      	ldr	r3, [r3, #12]
 801102c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801102e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011030:	2b00      	cmp	r3, #0
 8011032:	d1a9      	bne.n	8010f88 <tcp_slowtmr+0x5b0>
    }
  }
}
 8011034:	bf00      	nop
 8011036:	bf00      	nop
 8011038:	3730      	adds	r7, #48	@ 0x30
 801103a:	46bd      	mov	sp, r7
 801103c:	bdb0      	pop	{r4, r5, r7, pc}
 801103e:	bf00      	nop
 8011040:	0801ef40 	.word	0x0801ef40
 8011044:	0801f238 	.word	0x0801f238
 8011048:	0801ef68 	.word	0x0801ef68
 801104c:	2000ad0c 	.word	0x2000ad0c
 8011050:	2000ad1c 	.word	0x2000ad1c
 8011054:	0801f268 	.word	0x0801f268
 8011058:	0801f290 	.word	0x0801f290

0801105c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b082      	sub	sp, #8
 8011060:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011062:	4b2d      	ldr	r3, [pc, #180]	@ (8011118 <tcp_fasttmr+0xbc>)
 8011064:	781b      	ldrb	r3, [r3, #0]
 8011066:	3301      	adds	r3, #1
 8011068:	b2da      	uxtb	r2, r3
 801106a:	4b2b      	ldr	r3, [pc, #172]	@ (8011118 <tcp_fasttmr+0xbc>)
 801106c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801106e:	4b2b      	ldr	r3, [pc, #172]	@ (801111c <tcp_fasttmr+0xc0>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011074:	e048      	b.n	8011108 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	7f9a      	ldrb	r2, [r3, #30]
 801107a:	4b27      	ldr	r3, [pc, #156]	@ (8011118 <tcp_fasttmr+0xbc>)
 801107c:	781b      	ldrb	r3, [r3, #0]
 801107e:	429a      	cmp	r2, r3
 8011080:	d03f      	beq.n	8011102 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011082:	4b25      	ldr	r3, [pc, #148]	@ (8011118 <tcp_fasttmr+0xbc>)
 8011084:	781a      	ldrb	r2, [r3, #0]
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	8b5b      	ldrh	r3, [r3, #26]
 801108e:	f003 0301 	and.w	r3, r3, #1
 8011092:	2b00      	cmp	r3, #0
 8011094:	d010      	beq.n	80110b8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	8b5b      	ldrh	r3, [r3, #26]
 801109a:	f043 0302 	orr.w	r3, r3, #2
 801109e:	b29a      	uxth	r2, r3
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 80110a4:	6878      	ldr	r0, [r7, #4]
 80110a6:	f003 ffdd 	bl	8015064 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	8b5b      	ldrh	r3, [r3, #26]
 80110ae:	f023 0303 	bic.w	r3, r3, #3
 80110b2:	b29a      	uxth	r2, r3
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	8b5b      	ldrh	r3, [r3, #26]
 80110bc:	f003 0308 	and.w	r3, r3, #8
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d009      	beq.n	80110d8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	8b5b      	ldrh	r3, [r3, #26]
 80110c8:	f023 0308 	bic.w	r3, r3, #8
 80110cc:	b29a      	uxth	r2, r3
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80110d2:	6878      	ldr	r0, [r7, #4]
 80110d4:	f7ff f908 	bl	80102e8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	68db      	ldr	r3, [r3, #12]
 80110dc:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d00a      	beq.n	80110fc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80110e6:	4b0e      	ldr	r3, [pc, #56]	@ (8011120 <tcp_fasttmr+0xc4>)
 80110e8:	2200      	movs	r2, #0
 80110ea:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80110ec:	6878      	ldr	r0, [r7, #4]
 80110ee:	f000 f819 	bl	8011124 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80110f2:	4b0b      	ldr	r3, [pc, #44]	@ (8011120 <tcp_fasttmr+0xc4>)
 80110f4:	781b      	ldrb	r3, [r3, #0]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d000      	beq.n	80110fc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80110fa:	e7b8      	b.n	801106e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80110fc:	683b      	ldr	r3, [r7, #0]
 80110fe:	607b      	str	r3, [r7, #4]
 8011100:	e002      	b.n	8011108 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	68db      	ldr	r3, [r3, #12]
 8011106:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d1b3      	bne.n	8011076 <tcp_fasttmr+0x1a>
    }
  }
}
 801110e:	bf00      	nop
 8011110:	bf00      	nop
 8011112:	3708      	adds	r7, #8
 8011114:	46bd      	mov	sp, r7
 8011116:	bd80      	pop	{r7, pc}
 8011118:	2000ad22 	.word	0x2000ad22
 801111c:	2000ad18 	.word	0x2000ad18
 8011120:	2000ad20 	.word	0x2000ad20

08011124 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011124:	b590      	push	{r4, r7, lr}
 8011126:	b085      	sub	sp, #20
 8011128:	af00      	add	r7, sp, #0
 801112a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	2b00      	cmp	r3, #0
 8011130:	d102      	bne.n	8011138 <tcp_process_refused_data+0x14>
 8011132:	f06f 030f 	mvn.w	r3, #15
 8011136:	e061      	b.n	80111fc <tcp_process_refused_data+0xd8>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801113c:	7b5b      	ldrb	r3, [r3, #13]
 801113e:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011144:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	2200      	movs	r2, #0
 801114a:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011152:	2b00      	cmp	r3, #0
 8011154:	d00b      	beq.n	801116e <tcp_process_refused_data+0x4a>
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	6918      	ldr	r0, [r3, #16]
 8011160:	2300      	movs	r3, #0
 8011162:	68ba      	ldr	r2, [r7, #8]
 8011164:	6879      	ldr	r1, [r7, #4]
 8011166:	47a0      	blx	r4
 8011168:	4603      	mov	r3, r0
 801116a:	73fb      	strb	r3, [r7, #15]
 801116c:	e007      	b.n	801117e <tcp_process_refused_data+0x5a>
 801116e:	2300      	movs	r3, #0
 8011170:	68ba      	ldr	r2, [r7, #8]
 8011172:	6879      	ldr	r1, [r7, #4]
 8011174:	2000      	movs	r0, #0
 8011176:	f000 f8af 	bl	80112d8 <tcp_recv_null>
 801117a:	4603      	mov	r3, r0
 801117c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011182:	2b00      	cmp	r3, #0
 8011184:	d12b      	bne.n	80111de <tcp_process_refused_data+0xba>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011186:	7bbb      	ldrb	r3, [r7, #14]
 8011188:	f003 0320 	and.w	r3, r3, #32
 801118c:	2b00      	cmp	r3, #0
 801118e:	d034      	beq.n	80111fa <tcp_process_refused_data+0xd6>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011194:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8011198:	4293      	cmp	r3, r2
 801119a:	d005      	beq.n	80111a8 <tcp_process_refused_data+0x84>
          pcb->rcv_wnd++;
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80111a0:	3301      	adds	r3, #1
 80111a2:	b29a      	uxth	r2, r3
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d00b      	beq.n	80111ca <tcp_process_refused_data+0xa6>
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6918      	ldr	r0, [r3, #16]
 80111bc:	2300      	movs	r3, #0
 80111be:	2200      	movs	r2, #0
 80111c0:	6879      	ldr	r1, [r7, #4]
 80111c2:	47a0      	blx	r4
 80111c4:	4603      	mov	r3, r0
 80111c6:	73fb      	strb	r3, [r7, #15]
 80111c8:	e001      	b.n	80111ce <tcp_process_refused_data+0xaa>
 80111ca:	2300      	movs	r3, #0
 80111cc:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80111ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80111d2:	f113 0f0d 	cmn.w	r3, #13
 80111d6:	d110      	bne.n	80111fa <tcp_process_refused_data+0xd6>
          return ERR_ABRT;
 80111d8:	f06f 030c 	mvn.w	r3, #12
 80111dc:	e00e      	b.n	80111fc <tcp_process_refused_data+0xd8>
        }
      }
    } else if (err == ERR_ABRT) {
 80111de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80111e2:	f113 0f0d 	cmn.w	r3, #13
 80111e6:	d102      	bne.n	80111ee <tcp_process_refused_data+0xca>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80111e8:	f06f 030c 	mvn.w	r3, #12
 80111ec:	e006      	b.n	80111fc <tcp_process_refused_data+0xd8>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	68ba      	ldr	r2, [r7, #8]
 80111f2:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80111f4:	f06f 0304 	mvn.w	r3, #4
 80111f8:	e000      	b.n	80111fc <tcp_process_refused_data+0xd8>
    }
  }
  return ERR_OK;
 80111fa:	2300      	movs	r3, #0
}
 80111fc:	4618      	mov	r0, r3
 80111fe:	3714      	adds	r7, #20
 8011200:	46bd      	mov	sp, r7
 8011202:	bd90      	pop	{r4, r7, pc}

08011204 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b084      	sub	sp, #16
 8011208:	af00      	add	r7, sp, #0
 801120a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 801120c:	e007      	b.n	801121e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8011214:	6878      	ldr	r0, [r7, #4]
 8011216:	f000 f80a 	bl	801122e <tcp_seg_free>
    seg = next;
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	2b00      	cmp	r3, #0
 8011222:	d1f4      	bne.n	801120e <tcp_segs_free+0xa>
  }
}
 8011224:	bf00      	nop
 8011226:	bf00      	nop
 8011228:	3710      	adds	r7, #16
 801122a:	46bd      	mov	sp, r7
 801122c:	bd80      	pop	{r7, pc}

0801122e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801122e:	b580      	push	{r7, lr}
 8011230:	b082      	sub	sp, #8
 8011232:	af00      	add	r7, sp, #0
 8011234:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	2b00      	cmp	r3, #0
 801123a:	d00c      	beq.n	8011256 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	685b      	ldr	r3, [r3, #4]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d004      	beq.n	801124e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	685b      	ldr	r3, [r3, #4]
 8011248:	4618      	mov	r0, r3
 801124a:	f7fe facf 	bl	800f7ec <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801124e:	6879      	ldr	r1, [r7, #4]
 8011250:	2003      	movs	r0, #3
 8011252:	f7fd fca7 	bl	800eba4 <memp_free>
  }
}
 8011256:	bf00      	nop
 8011258:	3708      	adds	r7, #8
 801125a:	46bd      	mov	sp, r7
 801125c:	bd80      	pop	{r7, pc}

0801125e <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 801125e:	b480      	push	{r7}
 8011260:	b083      	sub	sp, #12
 8011262:	af00      	add	r7, sp, #0
 8011264:	6078      	str	r0, [r7, #4]
 8011266:	460b      	mov	r3, r1
 8011268:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d002      	beq.n	8011276 <tcp_setprio+0x18>

  pcb->prio = prio;
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	78fa      	ldrb	r2, [r7, #3]
 8011274:	755a      	strb	r2, [r3, #21]
}
 8011276:	370c      	adds	r7, #12
 8011278:	46bd      	mov	sp, r7
 801127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127e:	4770      	bx	lr

08011280 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011280:	b580      	push	{r7, lr}
 8011282:	b084      	sub	sp, #16
 8011284:	af00      	add	r7, sp, #0
 8011286:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	2b00      	cmp	r3, #0
 801128c:	d106      	bne.n	801129c <tcp_seg_copy+0x1c>
 801128e:	4b0f      	ldr	r3, [pc, #60]	@ (80112cc <tcp_seg_copy+0x4c>)
 8011290:	f240 6286 	movw	r2, #1670	@ 0x686
 8011294:	490e      	ldr	r1, [pc, #56]	@ (80112d0 <tcp_seg_copy+0x50>)
 8011296:	480f      	ldr	r0, [pc, #60]	@ (80112d4 <tcp_seg_copy+0x54>)
 8011298:	f00a fe52 	bl	801bf40 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801129c:	2003      	movs	r0, #3
 801129e:	f7fd fc1d 	bl	800eadc <memp_malloc>
 80112a2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d101      	bne.n	80112ae <tcp_seg_copy+0x2e>
    return NULL;
 80112aa:	2300      	movs	r3, #0
 80112ac:	e00a      	b.n	80112c4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80112ae:	2210      	movs	r2, #16
 80112b0:	6879      	ldr	r1, [r7, #4]
 80112b2:	68f8      	ldr	r0, [r7, #12]
 80112b4:	f00b f899 	bl	801c3ea <memcpy>
  pbuf_ref(cseg->p);
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	685b      	ldr	r3, [r3, #4]
 80112bc:	4618      	mov	r0, r3
 80112be:	f7fe fb35 	bl	800f92c <pbuf_ref>
  return cseg;
 80112c2:	68fb      	ldr	r3, [r7, #12]
}
 80112c4:	4618      	mov	r0, r3
 80112c6:	3710      	adds	r7, #16
 80112c8:	46bd      	mov	sp, r7
 80112ca:	bd80      	pop	{r7, pc}
 80112cc:	0801ef40 	.word	0x0801ef40
 80112d0:	0801f2b8 	.word	0x0801f2b8
 80112d4:	0801ef68 	.word	0x0801ef68

080112d8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80112d8:	b580      	push	{r7, lr}
 80112da:	b084      	sub	sp, #16
 80112dc:	af00      	add	r7, sp, #0
 80112de:	60f8      	str	r0, [r7, #12]
 80112e0:	60b9      	str	r1, [r7, #8]
 80112e2:	607a      	str	r2, [r7, #4]
 80112e4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80112e6:	68bb      	ldr	r3, [r7, #8]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d102      	bne.n	80112f2 <tcp_recv_null+0x1a>
 80112ec:	f06f 030f 	mvn.w	r3, #15
 80112f0:	e016      	b.n	8011320 <tcp_recv_null+0x48>

  if (p != NULL) {
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d009      	beq.n	801130c <tcp_recv_null+0x34>
    tcp_recved(pcb, p->tot_len);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	891b      	ldrh	r3, [r3, #8]
 80112fc:	4619      	mov	r1, r3
 80112fe:	68b8      	ldr	r0, [r7, #8]
 8011300:	f7ff fadc 	bl	80108bc <tcp_recved>
    pbuf_free(p);
 8011304:	6878      	ldr	r0, [r7, #4]
 8011306:	f7fe fa71 	bl	800f7ec <pbuf_free>
 801130a:	e008      	b.n	801131e <tcp_recv_null+0x46>
  } else if (err == ERR_OK) {
 801130c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011310:	2b00      	cmp	r3, #0
 8011312:	d104      	bne.n	801131e <tcp_recv_null+0x46>
    return tcp_close(pcb);
 8011314:	68b8      	ldr	r0, [r7, #8]
 8011316:	f7ff f851 	bl	80103bc <tcp_close>
 801131a:	4603      	mov	r3, r0
 801131c:	e000      	b.n	8011320 <tcp_recv_null+0x48>
  }
  return ERR_OK;
 801131e:	2300      	movs	r3, #0
}
 8011320:	4618      	mov	r0, r3
 8011322:	3710      	adds	r7, #16
 8011324:	46bd      	mov	sp, r7
 8011326:	bd80      	pop	{r7, pc}

08011328 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b086      	sub	sp, #24
 801132c:	af00      	add	r7, sp, #0
 801132e:	4603      	mov	r3, r0
 8011330:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8011332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011336:	2b00      	cmp	r3, #0
 8011338:	db01      	blt.n	801133e <tcp_kill_prio+0x16>
 801133a:	79fb      	ldrb	r3, [r7, #7]
 801133c:	e000      	b.n	8011340 <tcp_kill_prio+0x18>
 801133e:	237f      	movs	r3, #127	@ 0x7f
 8011340:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8011342:	7afb      	ldrb	r3, [r7, #11]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d034      	beq.n	80113b2 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8011348:	7afb      	ldrb	r3, [r7, #11]
 801134a:	3b01      	subs	r3, #1
 801134c:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801134e:	2300      	movs	r3, #0
 8011350:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011352:	2300      	movs	r3, #0
 8011354:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011356:	4b19      	ldr	r3, [pc, #100]	@ (80113bc <tcp_kill_prio+0x94>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	617b      	str	r3, [r7, #20]
 801135c:	e01f      	b.n	801139e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801135e:	697b      	ldr	r3, [r7, #20]
 8011360:	7d5b      	ldrb	r3, [r3, #21]
 8011362:	7afa      	ldrb	r2, [r7, #11]
 8011364:	429a      	cmp	r2, r3
 8011366:	d80c      	bhi.n	8011382 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011368:	697b      	ldr	r3, [r7, #20]
 801136a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 801136c:	7afa      	ldrb	r2, [r7, #11]
 801136e:	429a      	cmp	r2, r3
 8011370:	d112      	bne.n	8011398 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011372:	4b13      	ldr	r3, [pc, #76]	@ (80113c0 <tcp_kill_prio+0x98>)
 8011374:	681a      	ldr	r2, [r3, #0]
 8011376:	697b      	ldr	r3, [r7, #20]
 8011378:	6a1b      	ldr	r3, [r3, #32]
 801137a:	1ad3      	subs	r3, r2, r3
 801137c:	68fa      	ldr	r2, [r7, #12]
 801137e:	429a      	cmp	r2, r3
 8011380:	d80a      	bhi.n	8011398 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8011382:	4b0f      	ldr	r3, [pc, #60]	@ (80113c0 <tcp_kill_prio+0x98>)
 8011384:	681a      	ldr	r2, [r3, #0]
 8011386:	697b      	ldr	r3, [r7, #20]
 8011388:	6a1b      	ldr	r3, [r3, #32]
 801138a:	1ad3      	subs	r3, r2, r3
 801138c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801138e:	697b      	ldr	r3, [r7, #20]
 8011390:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8011392:	697b      	ldr	r3, [r7, #20]
 8011394:	7d5b      	ldrb	r3, [r3, #21]
 8011396:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011398:	697b      	ldr	r3, [r7, #20]
 801139a:	68db      	ldr	r3, [r3, #12]
 801139c:	617b      	str	r3, [r7, #20]
 801139e:	697b      	ldr	r3, [r7, #20]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d1dc      	bne.n	801135e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80113a4:	693b      	ldr	r3, [r7, #16]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d004      	beq.n	80113b4 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80113aa:	6938      	ldr	r0, [r7, #16]
 80113ac:	f7ff f8d8 	bl	8010560 <tcp_abort>
 80113b0:	e000      	b.n	80113b4 <tcp_kill_prio+0x8c>
    return;
 80113b2:	bf00      	nop
  }
}
 80113b4:	3718      	adds	r7, #24
 80113b6:	46bd      	mov	sp, r7
 80113b8:	bd80      	pop	{r7, pc}
 80113ba:	bf00      	nop
 80113bc:	2000ad18 	.word	0x2000ad18
 80113c0:	2000ad0c 	.word	0x2000ad0c

080113c4 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b086      	sub	sp, #24
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	4603      	mov	r3, r0
 80113cc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80113ce:	79fb      	ldrb	r3, [r7, #7]
 80113d0:	2b08      	cmp	r3, #8
 80113d2:	d009      	beq.n	80113e8 <tcp_kill_state+0x24>
 80113d4:	79fb      	ldrb	r3, [r7, #7]
 80113d6:	2b09      	cmp	r3, #9
 80113d8:	d006      	beq.n	80113e8 <tcp_kill_state+0x24>
 80113da:	4b1a      	ldr	r3, [pc, #104]	@ (8011444 <tcp_kill_state+0x80>)
 80113dc:	f240 62e1 	movw	r2, #1761	@ 0x6e1
 80113e0:	4919      	ldr	r1, [pc, #100]	@ (8011448 <tcp_kill_state+0x84>)
 80113e2:	481a      	ldr	r0, [pc, #104]	@ (801144c <tcp_kill_state+0x88>)
 80113e4:	f00a fdac 	bl	801bf40 <iprintf>

  inactivity = 0;
 80113e8:	2300      	movs	r3, #0
 80113ea:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80113ec:	2300      	movs	r3, #0
 80113ee:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80113f0:	4b17      	ldr	r3, [pc, #92]	@ (8011450 <tcp_kill_state+0x8c>)
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	617b      	str	r3, [r7, #20]
 80113f6:	e017      	b.n	8011428 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80113f8:	697b      	ldr	r3, [r7, #20]
 80113fa:	7d1b      	ldrb	r3, [r3, #20]
 80113fc:	79fa      	ldrb	r2, [r7, #7]
 80113fe:	429a      	cmp	r2, r3
 8011400:	d10f      	bne.n	8011422 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011402:	4b14      	ldr	r3, [pc, #80]	@ (8011454 <tcp_kill_state+0x90>)
 8011404:	681a      	ldr	r2, [r3, #0]
 8011406:	697b      	ldr	r3, [r7, #20]
 8011408:	6a1b      	ldr	r3, [r3, #32]
 801140a:	1ad3      	subs	r3, r2, r3
 801140c:	68fa      	ldr	r2, [r7, #12]
 801140e:	429a      	cmp	r2, r3
 8011410:	d807      	bhi.n	8011422 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8011412:	4b10      	ldr	r3, [pc, #64]	@ (8011454 <tcp_kill_state+0x90>)
 8011414:	681a      	ldr	r2, [r3, #0]
 8011416:	697b      	ldr	r3, [r7, #20]
 8011418:	6a1b      	ldr	r3, [r3, #32]
 801141a:	1ad3      	subs	r3, r2, r3
 801141c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801141e:	697b      	ldr	r3, [r7, #20]
 8011420:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011422:	697b      	ldr	r3, [r7, #20]
 8011424:	68db      	ldr	r3, [r3, #12]
 8011426:	617b      	str	r3, [r7, #20]
 8011428:	697b      	ldr	r3, [r7, #20]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d1e4      	bne.n	80113f8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801142e:	693b      	ldr	r3, [r7, #16]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d003      	beq.n	801143c <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011434:	2100      	movs	r1, #0
 8011436:	6938      	ldr	r0, [r7, #16]
 8011438:	f7fe ffde 	bl	80103f8 <tcp_abandon>
  }
}
 801143c:	bf00      	nop
 801143e:	3718      	adds	r7, #24
 8011440:	46bd      	mov	sp, r7
 8011442:	bd80      	pop	{r7, pc}
 8011444:	0801ef40 	.word	0x0801ef40
 8011448:	0801f2d4 	.word	0x0801f2d4
 801144c:	0801ef68 	.word	0x0801ef68
 8011450:	2000ad18 	.word	0x2000ad18
 8011454:	2000ad0c 	.word	0x2000ad0c

08011458 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b084      	sub	sp, #16
 801145c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801145e:	2300      	movs	r3, #0
 8011460:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011462:	2300      	movs	r3, #0
 8011464:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011466:	4b12      	ldr	r3, [pc, #72]	@ (80114b0 <tcp_kill_timewait+0x58>)
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	60fb      	str	r3, [r7, #12]
 801146c:	e012      	b.n	8011494 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801146e:	4b11      	ldr	r3, [pc, #68]	@ (80114b4 <tcp_kill_timewait+0x5c>)
 8011470:	681a      	ldr	r2, [r3, #0]
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	6a1b      	ldr	r3, [r3, #32]
 8011476:	1ad3      	subs	r3, r2, r3
 8011478:	687a      	ldr	r2, [r7, #4]
 801147a:	429a      	cmp	r2, r3
 801147c:	d807      	bhi.n	801148e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801147e:	4b0d      	ldr	r3, [pc, #52]	@ (80114b4 <tcp_kill_timewait+0x5c>)
 8011480:	681a      	ldr	r2, [r3, #0]
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	6a1b      	ldr	r3, [r3, #32]
 8011486:	1ad3      	subs	r3, r2, r3
 8011488:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	68db      	ldr	r3, [r3, #12]
 8011492:	60fb      	str	r3, [r7, #12]
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d1e9      	bne.n	801146e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801149a:	68bb      	ldr	r3, [r7, #8]
 801149c:	2b00      	cmp	r3, #0
 801149e:	d002      	beq.n	80114a6 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80114a0:	68b8      	ldr	r0, [r7, #8]
 80114a2:	f7ff f85d 	bl	8010560 <tcp_abort>
  }
}
 80114a6:	bf00      	nop
 80114a8:	3710      	adds	r7, #16
 80114aa:	46bd      	mov	sp, r7
 80114ac:	bd80      	pop	{r7, pc}
 80114ae:	bf00      	nop
 80114b0:	2000ad1c 	.word	0x2000ad1c
 80114b4:	2000ad0c 	.word	0x2000ad0c

080114b8 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b082      	sub	sp, #8
 80114bc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80114be:	4b10      	ldr	r3, [pc, #64]	@ (8011500 <tcp_handle_closepend+0x48>)
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80114c4:	e014      	b.n	80114f0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	68db      	ldr	r3, [r3, #12]
 80114ca:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	8b5b      	ldrh	r3, [r3, #26]
 80114d0:	f003 0308 	and.w	r3, r3, #8
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d009      	beq.n	80114ec <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	8b5b      	ldrh	r3, [r3, #26]
 80114dc:	f023 0308 	bic.w	r3, r3, #8
 80114e0:	b29a      	uxth	r2, r3
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80114e6:	6878      	ldr	r0, [r7, #4]
 80114e8:	f7fe fefe 	bl	80102e8 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80114ec:	683b      	ldr	r3, [r7, #0]
 80114ee:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	d1e7      	bne.n	80114c6 <tcp_handle_closepend+0xe>
  }
}
 80114f6:	bf00      	nop
 80114f8:	bf00      	nop
 80114fa:	3708      	adds	r7, #8
 80114fc:	46bd      	mov	sp, r7
 80114fe:	bd80      	pop	{r7, pc}
 8011500:	2000ad18 	.word	0x2000ad18

08011504 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8011504:	b580      	push	{r7, lr}
 8011506:	b084      	sub	sp, #16
 8011508:	af00      	add	r7, sp, #0
 801150a:	4603      	mov	r3, r0
 801150c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801150e:	2001      	movs	r0, #1
 8011510:	f7fd fae4 	bl	800eadc <memp_malloc>
 8011514:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8011516:	68fb      	ldr	r3, [r7, #12]
 8011518:	2b00      	cmp	r3, #0
 801151a:	d126      	bne.n	801156a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 801151c:	f7ff ffcc 	bl	80114b8 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8011520:	f7ff ff9a 	bl	8011458 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011524:	2001      	movs	r0, #1
 8011526:	f7fd fad9 	bl	800eadc <memp_malloc>
 801152a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 801152c:	68fb      	ldr	r3, [r7, #12]
 801152e:	2b00      	cmp	r3, #0
 8011530:	d11b      	bne.n	801156a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8011532:	2009      	movs	r0, #9
 8011534:	f7ff ff46 	bl	80113c4 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011538:	2001      	movs	r0, #1
 801153a:	f7fd facf 	bl	800eadc <memp_malloc>
 801153e:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8011540:	68fb      	ldr	r3, [r7, #12]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d111      	bne.n	801156a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8011546:	2008      	movs	r0, #8
 8011548:	f7ff ff3c 	bl	80113c4 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801154c:	2001      	movs	r0, #1
 801154e:	f7fd fac5 	bl	800eadc <memp_malloc>
 8011552:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	2b00      	cmp	r3, #0
 8011558:	d107      	bne.n	801156a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801155a:	79fb      	ldrb	r3, [r7, #7]
 801155c:	4618      	mov	r0, r3
 801155e:	f7ff fee3 	bl	8011328 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011562:	2001      	movs	r0, #1
 8011564:	f7fd faba 	bl	800eadc <memp_malloc>
 8011568:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d03f      	beq.n	80115f0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8011570:	229c      	movs	r2, #156	@ 0x9c
 8011572:	2100      	movs	r1, #0
 8011574:	68f8      	ldr	r0, [r7, #12]
 8011576:	f00a fe8b 	bl	801c290 <memset>
    pcb->prio = prio;
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	79fa      	ldrb	r2, [r7, #7]
 801157e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8011586:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8011590:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	22ff      	movs	r2, #255	@ 0xff
 801159e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80115a6:	865a      	strh	r2, [r3, #50]	@ 0x32
    /* Set initial TCP's retransmission timeout to 3000 ms by default.
       This value could be configured in lwipopts */
    pcb->rto = LWIP_TCP_RTO_TIME / TCP_SLOW_INTERVAL;
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	2206      	movs	r2, #6
 80115ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = LWIP_TCP_RTO_TIME / TCP_SLOW_INTERVAL;
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	2206      	movs	r2, #6
 80115b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80115bc:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	2201      	movs	r2, #1
 80115c2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 80115c6:	4b0d      	ldr	r3, [pc, #52]	@ (80115fc <tcp_alloc+0xf8>)
 80115c8:	681a      	ldr	r2, [r3, #0]
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80115ce:	4b0c      	ldr	r3, [pc, #48]	@ (8011600 <tcp_alloc+0xfc>)
 80115d0:	781a      	ldrb	r2, [r3, #0]
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80115dc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	4a08      	ldr	r2, [pc, #32]	@ (8011604 <tcp_alloc+0x100>)
 80115e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	4a07      	ldr	r2, [pc, #28]	@ (8011608 <tcp_alloc+0x104>)
 80115ec:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
    pcb_tci_init(pcb);
  }
  return pcb;
 80115f0:	68fb      	ldr	r3, [r7, #12]
}
 80115f2:	4618      	mov	r0, r3
 80115f4:	3710      	adds	r7, #16
 80115f6:	46bd      	mov	sp, r7
 80115f8:	bd80      	pop	{r7, pc}
 80115fa:	bf00      	nop
 80115fc:	2000ad0c 	.word	0x2000ad0c
 8011600:	2000ad22 	.word	0x2000ad22
 8011604:	080112d9 	.word	0x080112d9
 8011608:	006ddd00 	.word	0x006ddd00

0801160c <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b084      	sub	sp, #16
 8011610:	af00      	add	r7, sp, #0
 8011612:	4603      	mov	r3, r0
 8011614:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8011616:	2040      	movs	r0, #64	@ 0x40
 8011618:	f7ff ff74 	bl	8011504 <tcp_alloc>
 801161c:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801161e:	68fb      	ldr	r3, [r7, #12]
}
 8011620:	4618      	mov	r0, r3
 8011622:	3710      	adds	r7, #16
 8011624:	46bd      	mov	sp, r7
 8011626:	bd80      	pop	{r7, pc}

08011628 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8011628:	b480      	push	{r7}
 801162a:	b083      	sub	sp, #12
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]
 8011630:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	2b00      	cmp	r3, #0
 8011636:	d002      	beq.n	801163e <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	683a      	ldr	r2, [r7, #0]
 801163c:	611a      	str	r2, [r3, #16]
  }
}
 801163e:	bf00      	nop
 8011640:	370c      	adds	r7, #12
 8011642:	46bd      	mov	sp, r7
 8011644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011648:	4770      	bx	lr
	...

0801164c <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 801164c:	b580      	push	{r7, lr}
 801164e:	b082      	sub	sp, #8
 8011650:	af00      	add	r7, sp, #0
 8011652:	6078      	str	r0, [r7, #4]
 8011654:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2b00      	cmp	r3, #0
 801165a:	d00e      	beq.n	801167a <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	7d1b      	ldrb	r3, [r3, #20]
 8011660:	2b01      	cmp	r3, #1
 8011662:	d106      	bne.n	8011672 <tcp_recv+0x26>
 8011664:	4b07      	ldr	r3, [pc, #28]	@ (8011684 <tcp_recv+0x38>)
 8011666:	f44f 62fd 	mov.w	r2, #2024	@ 0x7e8
 801166a:	4907      	ldr	r1, [pc, #28]	@ (8011688 <tcp_recv+0x3c>)
 801166c:	4807      	ldr	r0, [pc, #28]	@ (801168c <tcp_recv+0x40>)
 801166e:	f00a fc67 	bl	801bf40 <iprintf>
    pcb->recv = recv;
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	683a      	ldr	r2, [r7, #0]
 8011676:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 801167a:	bf00      	nop
 801167c:	3708      	adds	r7, #8
 801167e:	46bd      	mov	sp, r7
 8011680:	bd80      	pop	{r7, pc}
 8011682:	bf00      	nop
 8011684:	0801ef40 	.word	0x0801ef40
 8011688:	0801f2e4 	.word	0x0801f2e4
 801168c:	0801ef68 	.word	0x0801ef68

08011690 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b082      	sub	sp, #8
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
 8011698:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d00e      	beq.n	80116be <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	7d1b      	ldrb	r3, [r3, #20]
 80116a4:	2b01      	cmp	r3, #1
 80116a6:	d106      	bne.n	80116b6 <tcp_sent+0x26>
 80116a8:	4b07      	ldr	r3, [pc, #28]	@ (80116c8 <tcp_sent+0x38>)
 80116aa:	f240 72fc 	movw	r2, #2044	@ 0x7fc
 80116ae:	4907      	ldr	r1, [pc, #28]	@ (80116cc <tcp_sent+0x3c>)
 80116b0:	4807      	ldr	r0, [pc, #28]	@ (80116d0 <tcp_sent+0x40>)
 80116b2:	f00a fc45 	bl	801bf40 <iprintf>
    pcb->sent = sent;
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	683a      	ldr	r2, [r7, #0]
 80116ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 80116be:	bf00      	nop
 80116c0:	3708      	adds	r7, #8
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bd80      	pop	{r7, pc}
 80116c6:	bf00      	nop
 80116c8:	0801ef40 	.word	0x0801ef40
 80116cc:	0801f30c 	.word	0x0801f30c
 80116d0:	0801ef68 	.word	0x0801ef68

080116d4 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b082      	sub	sp, #8
 80116d8:	af00      	add	r7, sp, #0
 80116da:	6078      	str	r0, [r7, #4]
 80116dc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d00e      	beq.n	8011702 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	7d1b      	ldrb	r3, [r3, #20]
 80116e8:	2b01      	cmp	r3, #1
 80116ea:	d106      	bne.n	80116fa <tcp_err+0x26>
 80116ec:	4b07      	ldr	r3, [pc, #28]	@ (801170c <tcp_err+0x38>)
 80116ee:	f640 0216 	movw	r2, #2070	@ 0x816
 80116f2:	4907      	ldr	r1, [pc, #28]	@ (8011710 <tcp_err+0x3c>)
 80116f4:	4807      	ldr	r0, [pc, #28]	@ (8011714 <tcp_err+0x40>)
 80116f6:	f00a fc23 	bl	801bf40 <iprintf>
    pcb->errf = err;
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	683a      	ldr	r2, [r7, #0]
 80116fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 8011702:	bf00      	nop
 8011704:	3708      	adds	r7, #8
 8011706:	46bd      	mov	sp, r7
 8011708:	bd80      	pop	{r7, pc}
 801170a:	bf00      	nop
 801170c:	0801ef40 	.word	0x0801ef40
 8011710:	0801f334 	.word	0x0801f334
 8011714:	0801ef68 	.word	0x0801ef68

08011718 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8011718:	b480      	push	{r7}
 801171a:	b085      	sub	sp, #20
 801171c:	af00      	add	r7, sp, #0
 801171e:	6078      	str	r0, [r7, #4]
 8011720:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	2b00      	cmp	r3, #0
 8011726:	d008      	beq.n	801173a <tcp_accept+0x22>
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	7d1b      	ldrb	r3, [r3, #20]
 801172c:	2b01      	cmp	r3, #1
 801172e:	d104      	bne.n	801173a <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	683a      	ldr	r2, [r7, #0]
 8011738:	619a      	str	r2, [r3, #24]
  }
}
 801173a:	bf00      	nop
 801173c:	3714      	adds	r7, #20
 801173e:	46bd      	mov	sp, r7
 8011740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011744:	4770      	bx	lr
	...

08011748 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b084      	sub	sp, #16
 801174c:	af00      	add	r7, sp, #0
 801174e:	60f8      	str	r0, [r7, #12]
 8011750:	60b9      	str	r1, [r7, #8]
 8011752:	4613      	mov	r3, r2
 8011754:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	2b00      	cmp	r3, #0
 801175a:	d011      	beq.n	8011780 <tcp_poll+0x38>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	7d1b      	ldrb	r3, [r3, #20]
 8011760:	2b01      	cmp	r3, #1
 8011762:	d106      	bne.n	8011772 <tcp_poll+0x2a>
 8011764:	4b08      	ldr	r3, [pc, #32]	@ (8011788 <tcp_poll+0x40>)
 8011766:	f640 0248 	movw	r2, #2120	@ 0x848
 801176a:	4908      	ldr	r1, [pc, #32]	@ (801178c <tcp_poll+0x44>)
 801176c:	4808      	ldr	r0, [pc, #32]	@ (8011790 <tcp_poll+0x48>)
 801176e:	f00a fbe7 	bl	801bf40 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	68ba      	ldr	r2, [r7, #8]
 8011776:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	79fa      	ldrb	r2, [r7, #7]
 801177e:	775a      	strb	r2, [r3, #29]
}
 8011780:	3710      	adds	r7, #16
 8011782:	46bd      	mov	sp, r7
 8011784:	bd80      	pop	{r7, pc}
 8011786:	bf00      	nop
 8011788:	0801ef40 	.word	0x0801ef40
 801178c:	0801f35c 	.word	0x0801f35c
 8011790:	0801ef68 	.word	0x0801ef68

08011794 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b082      	sub	sp, #8
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d037      	beq.n	8011812 <tcp_pcb_purge+0x7e>

  if (pcb->state != CLOSED &&
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	7d1b      	ldrb	r3, [r3, #20]
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	d033      	beq.n	8011812 <tcp_pcb_purge+0x7e>
      pcb->state != TIME_WAIT &&
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80117ae:	2b0a      	cmp	r3, #10
 80117b0:	d02f      	beq.n	8011812 <tcp_pcb_purge+0x7e>
      pcb->state != LISTEN) {
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80117b6:	2b01      	cmp	r3, #1
 80117b8:	d02b      	beq.n	8011812 <tcp_pcb_purge+0x7e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d007      	beq.n	80117d2 <tcp_pcb_purge+0x3e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80117c6:	4618      	mov	r0, r3
 80117c8:	f7fe f810 	bl	800f7ec <pbuf_free>
      pcb->refused_data = NULL;
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	2200      	movs	r2, #0
 80117d0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d002      	beq.n	80117e0 <tcp_pcb_purge+0x4c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80117da:	6878      	ldr	r0, [r7, #4]
 80117dc:	f000 f980 	bl	8011ae0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80117e6:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80117ec:	4618      	mov	r0, r3
 80117ee:	f7ff fd09 	bl	8011204 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80117f6:	4618      	mov	r0, r3
 80117f8:	f7ff fd04 	bl	8011204 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	2200      	movs	r2, #0
 8011800:	66da      	str	r2, [r3, #108]	@ 0x6c
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	2200      	movs	r2, #0
 801180e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8011812:	3708      	adds	r7, #8
 8011814:	46bd      	mov	sp, r7
 8011816:	bd80      	pop	{r7, pc}

08011818 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8011818:	b580      	push	{r7, lr}
 801181a:	b084      	sub	sp, #16
 801181c:	af00      	add	r7, sp, #0
 801181e:	6078      	str	r0, [r7, #4]
 8011820:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	2b00      	cmp	r3, #0
 8011826:	d106      	bne.n	8011836 <tcp_pcb_remove+0x1e>
 8011828:	4b3e      	ldr	r3, [pc, #248]	@ (8011924 <tcp_pcb_remove+0x10c>)
 801182a:	f640 028d 	movw	r2, #2189	@ 0x88d
 801182e:	493e      	ldr	r1, [pc, #248]	@ (8011928 <tcp_pcb_remove+0x110>)
 8011830:	483e      	ldr	r0, [pc, #248]	@ (801192c <tcp_pcb_remove+0x114>)
 8011832:	f00a fb85 	bl	801bf40 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	2b00      	cmp	r3, #0
 801183a:	d106      	bne.n	801184a <tcp_pcb_remove+0x32>
 801183c:	4b39      	ldr	r3, [pc, #228]	@ (8011924 <tcp_pcb_remove+0x10c>)
 801183e:	f640 028e 	movw	r2, #2190	@ 0x88e
 8011842:	493b      	ldr	r1, [pc, #236]	@ (8011930 <tcp_pcb_remove+0x118>)
 8011844:	4839      	ldr	r0, [pc, #228]	@ (801192c <tcp_pcb_remove+0x114>)
 8011846:	f00a fb7b 	bl	801bf40 <iprintf>

  TCP_RMV(pcblist, pcb);
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	683a      	ldr	r2, [r7, #0]
 8011850:	429a      	cmp	r2, r3
 8011852:	d105      	bne.n	8011860 <tcp_pcb_remove+0x48>
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	68da      	ldr	r2, [r3, #12]
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	601a      	str	r2, [r3, #0]
 801185e:	e013      	b.n	8011888 <tcp_pcb_remove+0x70>
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	60fb      	str	r3, [r7, #12]
 8011866:	e00c      	b.n	8011882 <tcp_pcb_remove+0x6a>
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	68db      	ldr	r3, [r3, #12]
 801186c:	683a      	ldr	r2, [r7, #0]
 801186e:	429a      	cmp	r2, r3
 8011870:	d104      	bne.n	801187c <tcp_pcb_remove+0x64>
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	68da      	ldr	r2, [r3, #12]
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	60da      	str	r2, [r3, #12]
 801187a:	e005      	b.n	8011888 <tcp_pcb_remove+0x70>
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	68db      	ldr	r3, [r3, #12]
 8011880:	60fb      	str	r3, [r7, #12]
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	2b00      	cmp	r3, #0
 8011886:	d1ef      	bne.n	8011868 <tcp_pcb_remove+0x50>
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	2200      	movs	r2, #0
 801188c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801188e:	6838      	ldr	r0, [r7, #0]
 8011890:	f7ff ff80 	bl	8011794 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	7d1b      	ldrb	r3, [r3, #20]
 8011898:	2b0a      	cmp	r3, #10
 801189a:	d013      	beq.n	80118c4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801189c:	683b      	ldr	r3, [r7, #0]
 801189e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80118a0:	2b01      	cmp	r3, #1
 80118a2:	d00f      	beq.n	80118c4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80118a4:	683b      	ldr	r3, [r7, #0]
 80118a6:	8b5b      	ldrh	r3, [r3, #26]
 80118a8:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d009      	beq.n	80118c4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	8b5b      	ldrh	r3, [r3, #26]
 80118b4:	f043 0302 	orr.w	r3, r3, #2
 80118b8:	b29a      	uxth	r2, r3
 80118ba:	683b      	ldr	r3, [r7, #0]
 80118bc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80118be:	6838      	ldr	r0, [r7, #0]
 80118c0:	f003 fbd0 	bl	8015064 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	7d1b      	ldrb	r3, [r3, #20]
 80118c8:	2b01      	cmp	r3, #1
 80118ca:	d020      	beq.n	801190e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80118cc:	683b      	ldr	r3, [r7, #0]
 80118ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d006      	beq.n	80118e2 <tcp_pcb_remove+0xca>
 80118d4:	4b13      	ldr	r3, [pc, #76]	@ (8011924 <tcp_pcb_remove+0x10c>)
 80118d6:	f640 029d 	movw	r2, #2205	@ 0x89d
 80118da:	4916      	ldr	r1, [pc, #88]	@ (8011934 <tcp_pcb_remove+0x11c>)
 80118dc:	4813      	ldr	r0, [pc, #76]	@ (801192c <tcp_pcb_remove+0x114>)
 80118de:	f00a fb2f 	bl	801bf40 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80118e2:	683b      	ldr	r3, [r7, #0]
 80118e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d006      	beq.n	80118f8 <tcp_pcb_remove+0xe0>
 80118ea:	4b0e      	ldr	r3, [pc, #56]	@ (8011924 <tcp_pcb_remove+0x10c>)
 80118ec:	f640 029e 	movw	r2, #2206	@ 0x89e
 80118f0:	4911      	ldr	r1, [pc, #68]	@ (8011938 <tcp_pcb_remove+0x120>)
 80118f2:	480e      	ldr	r0, [pc, #56]	@ (801192c <tcp_pcb_remove+0x114>)
 80118f4:	f00a fb24 	bl	801bf40 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80118f8:	683b      	ldr	r3, [r7, #0]
 80118fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d006      	beq.n	801190e <tcp_pcb_remove+0xf6>
 8011900:	4b08      	ldr	r3, [pc, #32]	@ (8011924 <tcp_pcb_remove+0x10c>)
 8011902:	f44f 620a 	mov.w	r2, #2208	@ 0x8a0
 8011906:	490d      	ldr	r1, [pc, #52]	@ (801193c <tcp_pcb_remove+0x124>)
 8011908:	4808      	ldr	r0, [pc, #32]	@ (801192c <tcp_pcb_remove+0x114>)
 801190a:	f00a fb19 	bl	801bf40 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801190e:	683b      	ldr	r3, [r7, #0]
 8011910:	2200      	movs	r2, #0
 8011912:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	2200      	movs	r2, #0
 8011918:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801191a:	bf00      	nop
 801191c:	3710      	adds	r7, #16
 801191e:	46bd      	mov	sp, r7
 8011920:	bd80      	pop	{r7, pc}
 8011922:	bf00      	nop
 8011924:	0801ef40 	.word	0x0801ef40
 8011928:	0801f37c 	.word	0x0801f37c
 801192c:	0801ef68 	.word	0x0801ef68
 8011930:	0801f398 	.word	0x0801f398
 8011934:	0801f3b8 	.word	0x0801f3b8
 8011938:	0801f3d0 	.word	0x0801f3d0
 801193c:	0801f3ec 	.word	0x0801f3ec

08011940 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b082      	sub	sp, #8
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d106      	bne.n	801195c <tcp_next_iss+0x1c>
 801194e:	4b0a      	ldr	r3, [pc, #40]	@ (8011978 <tcp_next_iss+0x38>)
 8011950:	f640 02b9 	movw	r2, #2233	@ 0x8b9
 8011954:	4909      	ldr	r1, [pc, #36]	@ (801197c <tcp_next_iss+0x3c>)
 8011956:	480a      	ldr	r0, [pc, #40]	@ (8011980 <tcp_next_iss+0x40>)
 8011958:	f00a faf2 	bl	801bf40 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801195c:	4b09      	ldr	r3, [pc, #36]	@ (8011984 <tcp_next_iss+0x44>)
 801195e:	681a      	ldr	r2, [r3, #0]
 8011960:	4b09      	ldr	r3, [pc, #36]	@ (8011988 <tcp_next_iss+0x48>)
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	4413      	add	r3, r2
 8011966:	4a07      	ldr	r2, [pc, #28]	@ (8011984 <tcp_next_iss+0x44>)
 8011968:	6013      	str	r3, [r2, #0]
  return iss;
 801196a:	4b06      	ldr	r3, [pc, #24]	@ (8011984 <tcp_next_iss+0x44>)
 801196c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801196e:	4618      	mov	r0, r3
 8011970:	3708      	adds	r7, #8
 8011972:	46bd      	mov	sp, r7
 8011974:	bd80      	pop	{r7, pc}
 8011976:	bf00      	nop
 8011978:	0801ef40 	.word	0x0801ef40
 801197c:	0801f404 	.word	0x0801f404
 8011980:	0801ef68 	.word	0x0801ef68
 8011984:	20000028 	.word	0x20000028
 8011988:	2000ad0c 	.word	0x2000ad0c

0801198c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801198c:	b580      	push	{r7, lr}
 801198e:	b086      	sub	sp, #24
 8011990:	af00      	add	r7, sp, #0
 8011992:	4603      	mov	r3, r0
 8011994:	60b9      	str	r1, [r7, #8]
 8011996:	607a      	str	r2, [r7, #4]
 8011998:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d106      	bne.n	80119ae <tcp_eff_send_mss_netif+0x22>
 80119a0:	4b14      	ldr	r3, [pc, #80]	@ (80119f4 <tcp_eff_send_mss_netif+0x68>)
 80119a2:	f640 02cf 	movw	r2, #2255	@ 0x8cf
 80119a6:	4914      	ldr	r1, [pc, #80]	@ (80119f8 <tcp_eff_send_mss_netif+0x6c>)
 80119a8:	4814      	ldr	r0, [pc, #80]	@ (80119fc <tcp_eff_send_mss_netif+0x70>)
 80119aa:	f00a fac9 	bl	801bf40 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80119ae:	68bb      	ldr	r3, [r7, #8]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d101      	bne.n	80119b8 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80119b4:	89fb      	ldrh	r3, [r7, #14]
 80119b6:	e019      	b.n	80119ec <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80119b8:	68bb      	ldr	r3, [r7, #8]
 80119ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80119bc:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80119be:	8afb      	ldrh	r3, [r7, #22]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d012      	beq.n	80119ea <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80119c4:	2328      	movs	r3, #40	@ 0x28
 80119c6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80119c8:	8afa      	ldrh	r2, [r7, #22]
 80119ca:	8abb      	ldrh	r3, [r7, #20]
 80119cc:	429a      	cmp	r2, r3
 80119ce:	d904      	bls.n	80119da <tcp_eff_send_mss_netif+0x4e>
 80119d0:	8afa      	ldrh	r2, [r7, #22]
 80119d2:	8abb      	ldrh	r3, [r7, #20]
 80119d4:	1ad3      	subs	r3, r2, r3
 80119d6:	b29b      	uxth	r3, r3
 80119d8:	e000      	b.n	80119dc <tcp_eff_send_mss_netif+0x50>
 80119da:	2300      	movs	r3, #0
 80119dc:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80119de:	8a7a      	ldrh	r2, [r7, #18]
 80119e0:	89fb      	ldrh	r3, [r7, #14]
 80119e2:	4293      	cmp	r3, r2
 80119e4:	bf28      	it	cs
 80119e6:	4613      	movcs	r3, r2
 80119e8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80119ea:	89fb      	ldrh	r3, [r7, #14]
}
 80119ec:	4618      	mov	r0, r3
 80119ee:	3718      	adds	r7, #24
 80119f0:	46bd      	mov	sp, r7
 80119f2:	bd80      	pop	{r7, pc}
 80119f4:	0801ef40 	.word	0x0801ef40
 80119f8:	0801f420 	.word	0x0801f420
 80119fc:	0801ef68 	.word	0x0801ef68

08011a00 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8011a00:	b580      	push	{r7, lr}
 8011a02:	b084      	sub	sp, #16
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	6078      	str	r0, [r7, #4]
 8011a08:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d119      	bne.n	8011a48 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8011a14:	4b10      	ldr	r3, [pc, #64]	@ (8011a58 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8011a16:	f640 120a 	movw	r2, #2314	@ 0x90a
 8011a1a:	4910      	ldr	r1, [pc, #64]	@ (8011a5c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8011a1c:	4810      	ldr	r0, [pc, #64]	@ (8011a60 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8011a1e:	f00a fa8f 	bl	801bf40 <iprintf>

  while (pcb != NULL) {
 8011a22:	e011      	b.n	8011a48 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_eq(&pcb->local_ip, old_addr)
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	681a      	ldr	r2, [r3, #0]
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	429a      	cmp	r2, r3
 8011a2e:	d108      	bne.n	8011a42 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	68db      	ldr	r3, [r3, #12]
 8011a34:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8011a36:	68f8      	ldr	r0, [r7, #12]
 8011a38:	f7fe fd92 	bl	8010560 <tcp_abort>
      pcb = next;
 8011a3c:	68bb      	ldr	r3, [r7, #8]
 8011a3e:	60fb      	str	r3, [r7, #12]
 8011a40:	e002      	b.n	8011a48 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	68db      	ldr	r3, [r3, #12]
 8011a46:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d1ea      	bne.n	8011a24 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8011a4e:	bf00      	nop
 8011a50:	bf00      	nop
 8011a52:	3710      	adds	r7, #16
 8011a54:	46bd      	mov	sp, r7
 8011a56:	bd80      	pop	{r7, pc}
 8011a58:	0801ef40 	.word	0x0801ef40
 8011a5c:	0801f448 	.word	0x0801f448
 8011a60:	0801ef68 	.word	0x0801ef68

08011a64 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	b084      	sub	sp, #16
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	6078      	str	r0, [r7, #4]
 8011a6c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d02a      	beq.n	8011aca <tcp_netif_ip_addr_changed+0x66>
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d026      	beq.n	8011aca <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8011a7c:	4b15      	ldr	r3, [pc, #84]	@ (8011ad4 <tcp_netif_ip_addr_changed+0x70>)
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	4619      	mov	r1, r3
 8011a82:	6878      	ldr	r0, [r7, #4]
 8011a84:	f7ff ffbc 	bl	8011a00 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8011a88:	4b13      	ldr	r3, [pc, #76]	@ (8011ad8 <tcp_netif_ip_addr_changed+0x74>)
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	4619      	mov	r1, r3
 8011a8e:	6878      	ldr	r0, [r7, #4]
 8011a90:	f7ff ffb6 	bl	8011a00 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8011a94:	683b      	ldr	r3, [r7, #0]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d017      	beq.n	8011aca <tcp_netif_ip_addr_changed+0x66>
 8011a9a:	683b      	ldr	r3, [r7, #0]
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d013      	beq.n	8011aca <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8011adc <tcp_netif_ip_addr_changed+0x78>)
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	60fb      	str	r3, [r7, #12]
 8011aa8:	e00c      	b.n	8011ac4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_eq(&lpcb->local_ip, old_addr)) {
 8011aaa:	68fb      	ldr	r3, [r7, #12]
 8011aac:	681a      	ldr	r2, [r3, #0]
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	429a      	cmp	r2, r3
 8011ab4:	d103      	bne.n	8011abe <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8011ab6:	683b      	ldr	r3, [r7, #0]
 8011ab8:	681a      	ldr	r2, [r3, #0]
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	68db      	ldr	r3, [r3, #12]
 8011ac2:	60fb      	str	r3, [r7, #12]
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d1ef      	bne.n	8011aaa <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8011aca:	bf00      	nop
 8011acc:	3710      	adds	r7, #16
 8011ace:	46bd      	mov	sp, r7
 8011ad0:	bd80      	pop	{r7, pc}
 8011ad2:	bf00      	nop
 8011ad4:	2000ad18 	.word	0x2000ad18
 8011ad8:	2000ad10 	.word	0x2000ad10
 8011adc:	2000ad14 	.word	0x2000ad14

08011ae0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8011ae0:	b580      	push	{r7, lr}
 8011ae2:	b082      	sub	sp, #8
 8011ae4:	af00      	add	r7, sp, #0
 8011ae6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d007      	beq.n	8011b00 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011af4:	4618      	mov	r0, r3
 8011af6:	f7ff fb85 	bl	8011204 <tcp_segs_free>
    pcb->ooseq = NULL;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	2200      	movs	r2, #0
 8011afe:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8011b00:	bf00      	nop
 8011b02:	3708      	adds	r7, #8
 8011b04:	46bd      	mov	sp, r7
 8011b06:	bd80      	pop	{r7, pc}

08011b08 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8011b08:	b590      	push	{r4, r7, lr}
 8011b0a:	b08d      	sub	sp, #52	@ 0x34
 8011b0c:	af04      	add	r7, sp, #16
 8011b0e:	6078      	str	r0, [r7, #4]
 8011b10:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d105      	bne.n	8011b24 <tcp_input+0x1c>
 8011b18:	4b9b      	ldr	r3, [pc, #620]	@ (8011d88 <tcp_input+0x280>)
 8011b1a:	2283      	movs	r2, #131	@ 0x83
 8011b1c:	499b      	ldr	r1, [pc, #620]	@ (8011d8c <tcp_input+0x284>)
 8011b1e:	489c      	ldr	r0, [pc, #624]	@ (8011d90 <tcp_input+0x288>)
 8011b20:	f00a fa0e 	bl	801bf40 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	685b      	ldr	r3, [r3, #4]
 8011b28:	4a9a      	ldr	r2, [pc, #616]	@ (8011d94 <tcp_input+0x28c>)
 8011b2a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	895b      	ldrh	r3, [r3, #10]
 8011b30:	2b13      	cmp	r3, #19
 8011b32:	f240 83d2 	bls.w	80122da <tcp_input+0x7d2>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8011b36:	4b98      	ldr	r3, [pc, #608]	@ (8011d98 <tcp_input+0x290>)
 8011b38:	695b      	ldr	r3, [r3, #20]
 8011b3a:	4a97      	ldr	r2, [pc, #604]	@ (8011d98 <tcp_input+0x290>)
 8011b3c:	6812      	ldr	r2, [r2, #0]
 8011b3e:	4611      	mov	r1, r2
 8011b40:	4618      	mov	r0, r3
 8011b42:	f008 fcc9 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 8011b46:	4603      	mov	r3, r0
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	f040 83c8 	bne.w	80122de <tcp_input+0x7d6>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8011b4e:	4b92      	ldr	r3, [pc, #584]	@ (8011d98 <tcp_input+0x290>)
 8011b50:	695b      	ldr	r3, [r3, #20]
 8011b52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8011b56:	2be0      	cmp	r3, #224	@ 0xe0
 8011b58:	f000 83c1 	beq.w	80122de <tcp_input+0x7d6>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8011b5c:	4b8d      	ldr	r3, [pc, #564]	@ (8011d94 <tcp_input+0x28c>)
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	899b      	ldrh	r3, [r3, #12]
 8011b62:	b29b      	uxth	r3, r3
 8011b64:	4618      	mov	r0, r3
 8011b66:	f7fb ff7d 	bl	800da64 <lwip_htons>
 8011b6a:	4603      	mov	r3, r0
 8011b6c:	0b1b      	lsrs	r3, r3, #12
 8011b6e:	b29b      	uxth	r3, r3
 8011b70:	b2db      	uxtb	r3, r3
 8011b72:	009b      	lsls	r3, r3, #2
 8011b74:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8011b76:	7cbb      	ldrb	r3, [r7, #18]
 8011b78:	2b13      	cmp	r3, #19
 8011b7a:	f240 83b2 	bls.w	80122e2 <tcp_input+0x7da>
 8011b7e:	7cbb      	ldrb	r3, [r7, #18]
 8011b80:	b29a      	uxth	r2, r3
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	891b      	ldrh	r3, [r3, #8]
 8011b86:	429a      	cmp	r2, r3
 8011b88:	f200 83ab 	bhi.w	80122e2 <tcp_input+0x7da>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8011b8c:	7cbb      	ldrb	r3, [r7, #18]
 8011b8e:	b29b      	uxth	r3, r3
 8011b90:	3b14      	subs	r3, #20
 8011b92:	b29a      	uxth	r2, r3
 8011b94:	4b81      	ldr	r3, [pc, #516]	@ (8011d9c <tcp_input+0x294>)
 8011b96:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8011b98:	4b81      	ldr	r3, [pc, #516]	@ (8011da0 <tcp_input+0x298>)
 8011b9a:	2200      	movs	r2, #0
 8011b9c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	895a      	ldrh	r2, [r3, #10]
 8011ba2:	7cbb      	ldrb	r3, [r7, #18]
 8011ba4:	b29b      	uxth	r3, r3
 8011ba6:	429a      	cmp	r2, r3
 8011ba8:	d309      	bcc.n	8011bbe <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8011baa:	4b7c      	ldr	r3, [pc, #496]	@ (8011d9c <tcp_input+0x294>)
 8011bac:	881a      	ldrh	r2, [r3, #0]
 8011bae:	4b7d      	ldr	r3, [pc, #500]	@ (8011da4 <tcp_input+0x29c>)
 8011bb0:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8011bb2:	7cbb      	ldrb	r3, [r7, #18]
 8011bb4:	4619      	mov	r1, r3
 8011bb6:	6878      	ldr	r0, [r7, #4]
 8011bb8:	f7fd fd9c 	bl	800f6f4 <pbuf_remove_header>
 8011bbc:	e04e      	b.n	8011c5c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d105      	bne.n	8011bd2 <tcp_input+0xca>
 8011bc6:	4b70      	ldr	r3, [pc, #448]	@ (8011d88 <tcp_input+0x280>)
 8011bc8:	22c2      	movs	r2, #194	@ 0xc2
 8011bca:	4977      	ldr	r1, [pc, #476]	@ (8011da8 <tcp_input+0x2a0>)
 8011bcc:	4870      	ldr	r0, [pc, #448]	@ (8011d90 <tcp_input+0x288>)
 8011bce:	f00a f9b7 	bl	801bf40 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8011bd2:	2114      	movs	r1, #20
 8011bd4:	6878      	ldr	r0, [r7, #4]
 8011bd6:	f7fd fd8d 	bl	800f6f4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	895a      	ldrh	r2, [r3, #10]
 8011bde:	4b71      	ldr	r3, [pc, #452]	@ (8011da4 <tcp_input+0x29c>)
 8011be0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8011be2:	4b6e      	ldr	r3, [pc, #440]	@ (8011d9c <tcp_input+0x294>)
 8011be4:	881a      	ldrh	r2, [r3, #0]
 8011be6:	4b6f      	ldr	r3, [pc, #444]	@ (8011da4 <tcp_input+0x29c>)
 8011be8:	881b      	ldrh	r3, [r3, #0]
 8011bea:	1ad3      	subs	r3, r2, r3
 8011bec:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8011bee:	4b6d      	ldr	r3, [pc, #436]	@ (8011da4 <tcp_input+0x29c>)
 8011bf0:	881b      	ldrh	r3, [r3, #0]
 8011bf2:	4619      	mov	r1, r3
 8011bf4:	6878      	ldr	r0, [r7, #4]
 8011bf6:	f7fd fd7d 	bl	800f6f4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	895b      	ldrh	r3, [r3, #10]
 8011c00:	8a3a      	ldrh	r2, [r7, #16]
 8011c02:	429a      	cmp	r2, r3
 8011c04:	f200 836f 	bhi.w	80122e6 <tcp_input+0x7de>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	685b      	ldr	r3, [r3, #4]
 8011c0e:	4a64      	ldr	r2, [pc, #400]	@ (8011da0 <tcp_input+0x298>)
 8011c10:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	8a3a      	ldrh	r2, [r7, #16]
 8011c18:	4611      	mov	r1, r2
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	f7fd fd6a 	bl	800f6f4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	891a      	ldrh	r2, [r3, #8]
 8011c24:	8a3b      	ldrh	r3, [r7, #16]
 8011c26:	1ad3      	subs	r3, r2, r3
 8011c28:	b29a      	uxth	r2, r3
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	895b      	ldrh	r3, [r3, #10]
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d005      	beq.n	8011c42 <tcp_input+0x13a>
 8011c36:	4b54      	ldr	r3, [pc, #336]	@ (8011d88 <tcp_input+0x280>)
 8011c38:	22df      	movs	r2, #223	@ 0xdf
 8011c3a:	495c      	ldr	r1, [pc, #368]	@ (8011dac <tcp_input+0x2a4>)
 8011c3c:	4854      	ldr	r0, [pc, #336]	@ (8011d90 <tcp_input+0x288>)
 8011c3e:	f00a f97f 	bl	801bf40 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	891a      	ldrh	r2, [r3, #8]
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	891b      	ldrh	r3, [r3, #8]
 8011c4c:	429a      	cmp	r2, r3
 8011c4e:	d005      	beq.n	8011c5c <tcp_input+0x154>
 8011c50:	4b4d      	ldr	r3, [pc, #308]	@ (8011d88 <tcp_input+0x280>)
 8011c52:	22e0      	movs	r2, #224	@ 0xe0
 8011c54:	4956      	ldr	r1, [pc, #344]	@ (8011db0 <tcp_input+0x2a8>)
 8011c56:	484e      	ldr	r0, [pc, #312]	@ (8011d90 <tcp_input+0x288>)
 8011c58:	f00a f972 	bl	801bf40 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8011c5c:	4b4d      	ldr	r3, [pc, #308]	@ (8011d94 <tcp_input+0x28c>)
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	881b      	ldrh	r3, [r3, #0]
 8011c62:	b29b      	uxth	r3, r3
 8011c64:	4a4b      	ldr	r2, [pc, #300]	@ (8011d94 <tcp_input+0x28c>)
 8011c66:	6814      	ldr	r4, [r2, #0]
 8011c68:	4618      	mov	r0, r3
 8011c6a:	f7fb fefb 	bl	800da64 <lwip_htons>
 8011c6e:	4603      	mov	r3, r0
 8011c70:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8011c72:	4b48      	ldr	r3, [pc, #288]	@ (8011d94 <tcp_input+0x28c>)
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	885b      	ldrh	r3, [r3, #2]
 8011c78:	b29b      	uxth	r3, r3
 8011c7a:	4a46      	ldr	r2, [pc, #280]	@ (8011d94 <tcp_input+0x28c>)
 8011c7c:	6814      	ldr	r4, [r2, #0]
 8011c7e:	4618      	mov	r0, r3
 8011c80:	f7fb fef0 	bl	800da64 <lwip_htons>
 8011c84:	4603      	mov	r3, r0
 8011c86:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8011c88:	4b42      	ldr	r3, [pc, #264]	@ (8011d94 <tcp_input+0x28c>)
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	685b      	ldr	r3, [r3, #4]
 8011c8e:	4a41      	ldr	r2, [pc, #260]	@ (8011d94 <tcp_input+0x28c>)
 8011c90:	6814      	ldr	r4, [r2, #0]
 8011c92:	4618      	mov	r0, r3
 8011c94:	f7fb fefc 	bl	800da90 <lwip_htonl>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	6063      	str	r3, [r4, #4]
 8011c9c:	6863      	ldr	r3, [r4, #4]
 8011c9e:	4a45      	ldr	r2, [pc, #276]	@ (8011db4 <tcp_input+0x2ac>)
 8011ca0:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8011ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8011d94 <tcp_input+0x28c>)
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	689b      	ldr	r3, [r3, #8]
 8011ca8:	4a3a      	ldr	r2, [pc, #232]	@ (8011d94 <tcp_input+0x28c>)
 8011caa:	6814      	ldr	r4, [r2, #0]
 8011cac:	4618      	mov	r0, r3
 8011cae:	f7fb feef 	bl	800da90 <lwip_htonl>
 8011cb2:	4603      	mov	r3, r0
 8011cb4:	60a3      	str	r3, [r4, #8]
 8011cb6:	68a3      	ldr	r3, [r4, #8]
 8011cb8:	4a3f      	ldr	r2, [pc, #252]	@ (8011db8 <tcp_input+0x2b0>)
 8011cba:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8011cbc:	4b35      	ldr	r3, [pc, #212]	@ (8011d94 <tcp_input+0x28c>)
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	89db      	ldrh	r3, [r3, #14]
 8011cc2:	b29b      	uxth	r3, r3
 8011cc4:	4a33      	ldr	r2, [pc, #204]	@ (8011d94 <tcp_input+0x28c>)
 8011cc6:	6814      	ldr	r4, [r2, #0]
 8011cc8:	4618      	mov	r0, r3
 8011cca:	f7fb fecb 	bl	800da64 <lwip_htons>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8011cd2:	4b30      	ldr	r3, [pc, #192]	@ (8011d94 <tcp_input+0x28c>)
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	899b      	ldrh	r3, [r3, #12]
 8011cd8:	b29b      	uxth	r3, r3
 8011cda:	4618      	mov	r0, r3
 8011cdc:	f7fb fec2 	bl	800da64 <lwip_htons>
 8011ce0:	4603      	mov	r3, r0
 8011ce2:	b2db      	uxtb	r3, r3
 8011ce4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011ce8:	b2da      	uxtb	r2, r3
 8011cea:	4b34      	ldr	r3, [pc, #208]	@ (8011dbc <tcp_input+0x2b4>)
 8011cec:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	891a      	ldrh	r2, [r3, #8]
 8011cf2:	4b33      	ldr	r3, [pc, #204]	@ (8011dc0 <tcp_input+0x2b8>)
 8011cf4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8011cf6:	4b31      	ldr	r3, [pc, #196]	@ (8011dbc <tcp_input+0x2b4>)
 8011cf8:	781b      	ldrb	r3, [r3, #0]
 8011cfa:	f003 0303 	and.w	r3, r3, #3
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d00c      	beq.n	8011d1c <tcp_input+0x214>
    tcplen++;
 8011d02:	4b2f      	ldr	r3, [pc, #188]	@ (8011dc0 <tcp_input+0x2b8>)
 8011d04:	881b      	ldrh	r3, [r3, #0]
 8011d06:	3301      	adds	r3, #1
 8011d08:	b29a      	uxth	r2, r3
 8011d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8011dc0 <tcp_input+0x2b8>)
 8011d0c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	891a      	ldrh	r2, [r3, #8]
 8011d12:	4b2b      	ldr	r3, [pc, #172]	@ (8011dc0 <tcp_input+0x2b8>)
 8011d14:	881b      	ldrh	r3, [r3, #0]
 8011d16:	429a      	cmp	r2, r3
 8011d18:	f200 82e7 	bhi.w	80122ea <tcp_input+0x7e2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011d20:	4b28      	ldr	r3, [pc, #160]	@ (8011dc4 <tcp_input+0x2bc>)
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	61fb      	str	r3, [r7, #28]
 8011d26:	e09d      	b.n	8011e64 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8011d28:	69fb      	ldr	r3, [r7, #28]
 8011d2a:	7d1b      	ldrb	r3, [r3, #20]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d105      	bne.n	8011d3c <tcp_input+0x234>
 8011d30:	4b15      	ldr	r3, [pc, #84]	@ (8011d88 <tcp_input+0x280>)
 8011d32:	22fb      	movs	r2, #251	@ 0xfb
 8011d34:	4924      	ldr	r1, [pc, #144]	@ (8011dc8 <tcp_input+0x2c0>)
 8011d36:	4816      	ldr	r0, [pc, #88]	@ (8011d90 <tcp_input+0x288>)
 8011d38:	f00a f902 	bl	801bf40 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8011d3c:	69fb      	ldr	r3, [r7, #28]
 8011d3e:	7d1b      	ldrb	r3, [r3, #20]
 8011d40:	2b0a      	cmp	r3, #10
 8011d42:	d105      	bne.n	8011d50 <tcp_input+0x248>
 8011d44:	4b10      	ldr	r3, [pc, #64]	@ (8011d88 <tcp_input+0x280>)
 8011d46:	22fc      	movs	r2, #252	@ 0xfc
 8011d48:	4920      	ldr	r1, [pc, #128]	@ (8011dcc <tcp_input+0x2c4>)
 8011d4a:	4811      	ldr	r0, [pc, #68]	@ (8011d90 <tcp_input+0x288>)
 8011d4c:	f00a f8f8 	bl	801bf40 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8011d50:	69fb      	ldr	r3, [r7, #28]
 8011d52:	7d1b      	ldrb	r3, [r3, #20]
 8011d54:	2b01      	cmp	r3, #1
 8011d56:	d105      	bne.n	8011d64 <tcp_input+0x25c>
 8011d58:	4b0b      	ldr	r3, [pc, #44]	@ (8011d88 <tcp_input+0x280>)
 8011d5a:	22fd      	movs	r2, #253	@ 0xfd
 8011d5c:	491c      	ldr	r1, [pc, #112]	@ (8011dd0 <tcp_input+0x2c8>)
 8011d5e:	480c      	ldr	r0, [pc, #48]	@ (8011d90 <tcp_input+0x288>)
 8011d60:	f00a f8ee 	bl	801bf40 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011d64:	69fb      	ldr	r3, [r7, #28]
 8011d66:	7a1b      	ldrb	r3, [r3, #8]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d033      	beq.n	8011dd4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011d6c:	69fb      	ldr	r3, [r7, #28]
 8011d6e:	7a1a      	ldrb	r2, [r3, #8]
 8011d70:	4b09      	ldr	r3, [pc, #36]	@ (8011d98 <tcp_input+0x290>)
 8011d72:	685b      	ldr	r3, [r3, #4]
 8011d74:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011d78:	3301      	adds	r3, #1
 8011d7a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011d7c:	429a      	cmp	r2, r3
 8011d7e:	d029      	beq.n	8011dd4 <tcp_input+0x2cc>
      prev = pcb;
 8011d80:	69fb      	ldr	r3, [r7, #28]
 8011d82:	61bb      	str	r3, [r7, #24]
      continue;
 8011d84:	e06b      	b.n	8011e5e <tcp_input+0x356>
 8011d86:	bf00      	nop
 8011d88:	0801f47c 	.word	0x0801f47c
 8011d8c:	0801f494 	.word	0x0801f494
 8011d90:	0801f4ac 	.word	0x0801f4ac
 8011d94:	2000ad34 	.word	0x2000ad34
 8011d98:	20003fa4 	.word	0x20003fa4
 8011d9c:	2000ad38 	.word	0x2000ad38
 8011da0:	2000ad3c 	.word	0x2000ad3c
 8011da4:	2000ad3a 	.word	0x2000ad3a
 8011da8:	0801f4d4 	.word	0x0801f4d4
 8011dac:	0801f4e4 	.word	0x0801f4e4
 8011db0:	0801f4f0 	.word	0x0801f4f0
 8011db4:	2000ad44 	.word	0x2000ad44
 8011db8:	2000ad48 	.word	0x2000ad48
 8011dbc:	2000ad50 	.word	0x2000ad50
 8011dc0:	2000ad4e 	.word	0x2000ad4e
 8011dc4:	2000ad18 	.word	0x2000ad18
 8011dc8:	0801f510 	.word	0x0801f510
 8011dcc:	0801f538 	.word	0x0801f538
 8011dd0:	0801f564 	.word	0x0801f564
    }

    if (pcb->remote_port == tcphdr->src &&
 8011dd4:	69fb      	ldr	r3, [r7, #28]
 8011dd6:	8b1a      	ldrh	r2, [r3, #24]
 8011dd8:	4b72      	ldr	r3, [pc, #456]	@ (8011fa4 <tcp_input+0x49c>)
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	881b      	ldrh	r3, [r3, #0]
 8011dde:	b29b      	uxth	r3, r3
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d13a      	bne.n	8011e5a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8011de4:	69fb      	ldr	r3, [r7, #28]
 8011de6:	8ada      	ldrh	r2, [r3, #22]
 8011de8:	4b6e      	ldr	r3, [pc, #440]	@ (8011fa4 <tcp_input+0x49c>)
 8011dea:	681b      	ldr	r3, [r3, #0]
 8011dec:	885b      	ldrh	r3, [r3, #2]
 8011dee:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8011df0:	429a      	cmp	r2, r3
 8011df2:	d132      	bne.n	8011e5a <tcp_input+0x352>
        ip_addr_eq(&pcb->remote_ip, ip_current_src_addr()) &&
 8011df4:	69fb      	ldr	r3, [r7, #28]
 8011df6:	685a      	ldr	r2, [r3, #4]
 8011df8:	4b6b      	ldr	r3, [pc, #428]	@ (8011fa8 <tcp_input+0x4a0>)
 8011dfa:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8011dfc:	429a      	cmp	r2, r3
 8011dfe:	d12c      	bne.n	8011e5a <tcp_input+0x352>
        ip_addr_eq(&pcb->local_ip, ip_current_dest_addr())) {
 8011e00:	69fb      	ldr	r3, [r7, #28]
 8011e02:	681a      	ldr	r2, [r3, #0]
 8011e04:	4b68      	ldr	r3, [pc, #416]	@ (8011fa8 <tcp_input+0x4a0>)
 8011e06:	695b      	ldr	r3, [r3, #20]
        ip_addr_eq(&pcb->remote_ip, ip_current_src_addr()) &&
 8011e08:	429a      	cmp	r2, r3
 8011e0a:	d126      	bne.n	8011e5a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8011e0c:	69fb      	ldr	r3, [r7, #28]
 8011e0e:	68db      	ldr	r3, [r3, #12]
 8011e10:	69fa      	ldr	r2, [r7, #28]
 8011e12:	429a      	cmp	r2, r3
 8011e14:	d106      	bne.n	8011e24 <tcp_input+0x31c>
 8011e16:	4b65      	ldr	r3, [pc, #404]	@ (8011fac <tcp_input+0x4a4>)
 8011e18:	f240 120d 	movw	r2, #269	@ 0x10d
 8011e1c:	4964      	ldr	r1, [pc, #400]	@ (8011fb0 <tcp_input+0x4a8>)
 8011e1e:	4865      	ldr	r0, [pc, #404]	@ (8011fb4 <tcp_input+0x4ac>)
 8011e20:	f00a f88e 	bl	801bf40 <iprintf>
      if (prev != NULL) {
 8011e24:	69bb      	ldr	r3, [r7, #24]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d00a      	beq.n	8011e40 <tcp_input+0x338>
        prev->next = pcb->next;
 8011e2a:	69fb      	ldr	r3, [r7, #28]
 8011e2c:	68da      	ldr	r2, [r3, #12]
 8011e2e:	69bb      	ldr	r3, [r7, #24]
 8011e30:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8011e32:	4b61      	ldr	r3, [pc, #388]	@ (8011fb8 <tcp_input+0x4b0>)
 8011e34:	681a      	ldr	r2, [r3, #0]
 8011e36:	69fb      	ldr	r3, [r7, #28]
 8011e38:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8011e3a:	4a5f      	ldr	r2, [pc, #380]	@ (8011fb8 <tcp_input+0x4b0>)
 8011e3c:	69fb      	ldr	r3, [r7, #28]
 8011e3e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8011e40:	69fb      	ldr	r3, [r7, #28]
 8011e42:	68db      	ldr	r3, [r3, #12]
 8011e44:	69fa      	ldr	r2, [r7, #28]
 8011e46:	429a      	cmp	r2, r3
 8011e48:	d111      	bne.n	8011e6e <tcp_input+0x366>
 8011e4a:	4b58      	ldr	r3, [pc, #352]	@ (8011fac <tcp_input+0x4a4>)
 8011e4c:	f240 1215 	movw	r2, #277	@ 0x115
 8011e50:	495a      	ldr	r1, [pc, #360]	@ (8011fbc <tcp_input+0x4b4>)
 8011e52:	4858      	ldr	r0, [pc, #352]	@ (8011fb4 <tcp_input+0x4ac>)
 8011e54:	f00a f874 	bl	801bf40 <iprintf>
      break;
 8011e58:	e009      	b.n	8011e6e <tcp_input+0x366>
    }
    prev = pcb;
 8011e5a:	69fb      	ldr	r3, [r7, #28]
 8011e5c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e5e:	69fb      	ldr	r3, [r7, #28]
 8011e60:	68db      	ldr	r3, [r3, #12]
 8011e62:	61fb      	str	r3, [r7, #28]
 8011e64:	69fb      	ldr	r3, [r7, #28]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	f47f af5e 	bne.w	8011d28 <tcp_input+0x220>
 8011e6c:	e000      	b.n	8011e70 <tcp_input+0x368>
      break;
 8011e6e:	bf00      	nop
  }

  if (pcb == NULL) {
 8011e70:	69fb      	ldr	r3, [r7, #28]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	f040 80aa 	bne.w	8011fcc <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e78:	4b51      	ldr	r3, [pc, #324]	@ (8011fc0 <tcp_input+0x4b8>)
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	61fb      	str	r3, [r7, #28]
 8011e7e:	e03f      	b.n	8011f00 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011e80:	69fb      	ldr	r3, [r7, #28]
 8011e82:	7d1b      	ldrb	r3, [r3, #20]
 8011e84:	2b0a      	cmp	r3, #10
 8011e86:	d006      	beq.n	8011e96 <tcp_input+0x38e>
 8011e88:	4b48      	ldr	r3, [pc, #288]	@ (8011fac <tcp_input+0x4a4>)
 8011e8a:	f240 121f 	movw	r2, #287	@ 0x11f
 8011e8e:	494d      	ldr	r1, [pc, #308]	@ (8011fc4 <tcp_input+0x4bc>)
 8011e90:	4848      	ldr	r0, [pc, #288]	@ (8011fb4 <tcp_input+0x4ac>)
 8011e92:	f00a f855 	bl	801bf40 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011e96:	69fb      	ldr	r3, [r7, #28]
 8011e98:	7a1b      	ldrb	r3, [r3, #8]
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d009      	beq.n	8011eb2 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011e9e:	69fb      	ldr	r3, [r7, #28]
 8011ea0:	7a1a      	ldrb	r2, [r3, #8]
 8011ea2:	4b41      	ldr	r3, [pc, #260]	@ (8011fa8 <tcp_input+0x4a0>)
 8011ea4:	685b      	ldr	r3, [r3, #4]
 8011ea6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011eaa:	3301      	adds	r3, #1
 8011eac:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011eae:	429a      	cmp	r2, r3
 8011eb0:	d122      	bne.n	8011ef8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8011eb2:	69fb      	ldr	r3, [r7, #28]
 8011eb4:	8b1a      	ldrh	r2, [r3, #24]
 8011eb6:	4b3b      	ldr	r3, [pc, #236]	@ (8011fa4 <tcp_input+0x49c>)
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	881b      	ldrh	r3, [r3, #0]
 8011ebc:	b29b      	uxth	r3, r3
 8011ebe:	429a      	cmp	r2, r3
 8011ec0:	d11b      	bne.n	8011efa <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8011ec2:	69fb      	ldr	r3, [r7, #28]
 8011ec4:	8ada      	ldrh	r2, [r3, #22]
 8011ec6:	4b37      	ldr	r3, [pc, #220]	@ (8011fa4 <tcp_input+0x49c>)
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	885b      	ldrh	r3, [r3, #2]
 8011ecc:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8011ece:	429a      	cmp	r2, r3
 8011ed0:	d113      	bne.n	8011efa <tcp_input+0x3f2>
          ip_addr_eq(&pcb->remote_ip, ip_current_src_addr()) &&
 8011ed2:	69fb      	ldr	r3, [r7, #28]
 8011ed4:	685a      	ldr	r2, [r3, #4]
 8011ed6:	4b34      	ldr	r3, [pc, #208]	@ (8011fa8 <tcp_input+0x4a0>)
 8011ed8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8011eda:	429a      	cmp	r2, r3
 8011edc:	d10d      	bne.n	8011efa <tcp_input+0x3f2>
          ip_addr_eq(&pcb->local_ip, ip_current_dest_addr())) {
 8011ede:	69fb      	ldr	r3, [r7, #28]
 8011ee0:	681a      	ldr	r2, [r3, #0]
 8011ee2:	4b31      	ldr	r3, [pc, #196]	@ (8011fa8 <tcp_input+0x4a0>)
 8011ee4:	695b      	ldr	r3, [r3, #20]
          ip_addr_eq(&pcb->remote_ip, ip_current_src_addr()) &&
 8011ee6:	429a      	cmp	r2, r3
 8011ee8:	d107      	bne.n	8011efa <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8011eea:	69f8      	ldr	r0, [r7, #28]
 8011eec:	f000 fb58 	bl	80125a0 <tcp_timewait_input>
        }
        pbuf_free(p);
 8011ef0:	6878      	ldr	r0, [r7, #4]
 8011ef2:	f7fd fc7b 	bl	800f7ec <pbuf_free>
        return;
 8011ef6:	e1fe      	b.n	80122f6 <tcp_input+0x7ee>
        continue;
 8011ef8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011efa:	69fb      	ldr	r3, [r7, #28]
 8011efc:	68db      	ldr	r3, [r3, #12]
 8011efe:	61fb      	str	r3, [r7, #28]
 8011f00:	69fb      	ldr	r3, [r7, #28]
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d1bc      	bne.n	8011e80 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8011f06:	2300      	movs	r3, #0
 8011f08:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8011fc8 <tcp_input+0x4c0>)
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	617b      	str	r3, [r7, #20]
 8011f10:	e02a      	b.n	8011f68 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8011f12:	697b      	ldr	r3, [r7, #20]
 8011f14:	7a1b      	ldrb	r3, [r3, #8]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d00c      	beq.n	8011f34 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011f1a:	697b      	ldr	r3, [r7, #20]
 8011f1c:	7a1a      	ldrb	r2, [r3, #8]
 8011f1e:	4b22      	ldr	r3, [pc, #136]	@ (8011fa8 <tcp_input+0x4a0>)
 8011f20:	685b      	ldr	r3, [r3, #4]
 8011f22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011f26:	3301      	adds	r3, #1
 8011f28:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8011f2a:	429a      	cmp	r2, r3
 8011f2c:	d002      	beq.n	8011f34 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8011f2e:	697b      	ldr	r3, [r7, #20]
 8011f30:	61bb      	str	r3, [r7, #24]
        continue;
 8011f32:	e016      	b.n	8011f62 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8011f34:	697b      	ldr	r3, [r7, #20]
 8011f36:	8ada      	ldrh	r2, [r3, #22]
 8011f38:	4b1a      	ldr	r3, [pc, #104]	@ (8011fa4 <tcp_input+0x49c>)
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	885b      	ldrh	r3, [r3, #2]
 8011f3e:	b29b      	uxth	r3, r3
 8011f40:	429a      	cmp	r2, r3
 8011f42:	d10c      	bne.n	8011f5e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_eq(&lpcb->local_ip, ip_current_dest_addr())) {
 8011f44:	697b      	ldr	r3, [r7, #20]
 8011f46:	681a      	ldr	r2, [r3, #0]
 8011f48:	4b17      	ldr	r3, [pc, #92]	@ (8011fa8 <tcp_input+0x4a0>)
 8011f4a:	695b      	ldr	r3, [r3, #20]
 8011f4c:	429a      	cmp	r2, r3
 8011f4e:	d00f      	beq.n	8011f70 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8011f50:	697b      	ldr	r3, [r7, #20]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d00d      	beq.n	8011f72 <tcp_input+0x46a>
 8011f56:	697b      	ldr	r3, [r7, #20]
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d009      	beq.n	8011f72 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8011f5e:	697b      	ldr	r3, [r7, #20]
 8011f60:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8011f62:	697b      	ldr	r3, [r7, #20]
 8011f64:	68db      	ldr	r3, [r3, #12]
 8011f66:	617b      	str	r3, [r7, #20]
 8011f68:	697b      	ldr	r3, [r7, #20]
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d1d1      	bne.n	8011f12 <tcp_input+0x40a>
 8011f6e:	e000      	b.n	8011f72 <tcp_input+0x46a>
            break;
 8011f70:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8011f72:	697b      	ldr	r3, [r7, #20]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d029      	beq.n	8011fcc <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8011f78:	69bb      	ldr	r3, [r7, #24]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d00a      	beq.n	8011f94 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8011f7e:	697b      	ldr	r3, [r7, #20]
 8011f80:	68da      	ldr	r2, [r3, #12]
 8011f82:	69bb      	ldr	r3, [r7, #24]
 8011f84:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8011f86:	4b10      	ldr	r3, [pc, #64]	@ (8011fc8 <tcp_input+0x4c0>)
 8011f88:	681a      	ldr	r2, [r3, #0]
 8011f8a:	697b      	ldr	r3, [r7, #20]
 8011f8c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8011f8e:	4a0e      	ldr	r2, [pc, #56]	@ (8011fc8 <tcp_input+0x4c0>)
 8011f90:	697b      	ldr	r3, [r7, #20]
 8011f92:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8011f94:	6978      	ldr	r0, [r7, #20]
 8011f96:	f000 fa05 	bl	80123a4 <tcp_listen_input>
      }
      pbuf_free(p);
 8011f9a:	6878      	ldr	r0, [r7, #4]
 8011f9c:	f7fd fc26 	bl	800f7ec <pbuf_free>
      return;
 8011fa0:	e1a9      	b.n	80122f6 <tcp_input+0x7ee>
 8011fa2:	bf00      	nop
 8011fa4:	2000ad34 	.word	0x2000ad34
 8011fa8:	20003fa4 	.word	0x20003fa4
 8011fac:	0801f47c 	.word	0x0801f47c
 8011fb0:	0801f58c 	.word	0x0801f58c
 8011fb4:	0801f4ac 	.word	0x0801f4ac
 8011fb8:	2000ad18 	.word	0x2000ad18
 8011fbc:	0801f5b8 	.word	0x0801f5b8
 8011fc0:	2000ad1c 	.word	0x2000ad1c
 8011fc4:	0801f5e4 	.word	0x0801f5e4
 8011fc8:	2000ad14 	.word	0x2000ad14
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8011fcc:	69fb      	ldr	r3, [r7, #28]
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	f000 8158 	beq.w	8012284 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8011fd4:	4b95      	ldr	r3, [pc, #596]	@ (801222c <tcp_input+0x724>)
 8011fd6:	2200      	movs	r2, #0
 8011fd8:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	891a      	ldrh	r2, [r3, #8]
 8011fde:	4b93      	ldr	r3, [pc, #588]	@ (801222c <tcp_input+0x724>)
 8011fe0:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8011fe2:	4a92      	ldr	r2, [pc, #584]	@ (801222c <tcp_input+0x724>)
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8011fe8:	4b91      	ldr	r3, [pc, #580]	@ (8012230 <tcp_input+0x728>)
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	4a8f      	ldr	r2, [pc, #572]	@ (801222c <tcp_input+0x724>)
 8011fee:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8011ff0:	4b90      	ldr	r3, [pc, #576]	@ (8012234 <tcp_input+0x72c>)
 8011ff2:	2200      	movs	r2, #0
 8011ff4:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8011ff6:	4b90      	ldr	r3, [pc, #576]	@ (8012238 <tcp_input+0x730>)
 8011ff8:	2200      	movs	r2, #0
 8011ffa:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8011ffc:	4b8f      	ldr	r3, [pc, #572]	@ (801223c <tcp_input+0x734>)
 8011ffe:	2200      	movs	r2, #0
 8012000:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012002:	4b8f      	ldr	r3, [pc, #572]	@ (8012240 <tcp_input+0x738>)
 8012004:	781b      	ldrb	r3, [r3, #0]
 8012006:	f003 0308 	and.w	r3, r3, #8
 801200a:	2b00      	cmp	r3, #0
 801200c:	d006      	beq.n	801201c <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	7b5b      	ldrb	r3, [r3, #13]
 8012012:	f043 0301 	orr.w	r3, r3, #1
 8012016:	b2da      	uxtb	r2, r3
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801201c:	69fb      	ldr	r3, [r7, #28]
 801201e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012020:	2b00      	cmp	r3, #0
 8012022:	d017      	beq.n	8012054 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012024:	69f8      	ldr	r0, [r7, #28]
 8012026:	f7ff f87d 	bl	8011124 <tcp_process_refused_data>
 801202a:	4603      	mov	r3, r0
 801202c:	f113 0f0d 	cmn.w	r3, #13
 8012030:	d007      	beq.n	8012042 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012032:	69fb      	ldr	r3, [r7, #28]
 8012034:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012036:	2b00      	cmp	r3, #0
 8012038:	d00c      	beq.n	8012054 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801203a:	4b82      	ldr	r3, [pc, #520]	@ (8012244 <tcp_input+0x73c>)
 801203c:	881b      	ldrh	r3, [r3, #0]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d008      	beq.n	8012054 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012042:	69fb      	ldr	r3, [r7, #28]
 8012044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8012046:	2b00      	cmp	r3, #0
 8012048:	f040 80e4 	bne.w	8012214 <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801204c:	69f8      	ldr	r0, [r7, #28]
 801204e:	f003 fe7b 	bl	8015d48 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012052:	e0df      	b.n	8012214 <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 8012054:	4a7c      	ldr	r2, [pc, #496]	@ (8012248 <tcp_input+0x740>)
 8012056:	69fb      	ldr	r3, [r7, #28]
 8012058:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801205a:	69f8      	ldr	r0, [r7, #28]
 801205c:	f000 fb1a 	bl	8012694 <tcp_process>
 8012060:	4603      	mov	r3, r0
 8012062:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012064:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012068:	f113 0f0d 	cmn.w	r3, #13
 801206c:	f000 80d4 	beq.w	8012218 <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 8012070:	4b71      	ldr	r3, [pc, #452]	@ (8012238 <tcp_input+0x730>)
 8012072:	781b      	ldrb	r3, [r3, #0]
 8012074:	f003 0308 	and.w	r3, r3, #8
 8012078:	2b00      	cmp	r3, #0
 801207a:	d015      	beq.n	80120a8 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801207c:	69fb      	ldr	r3, [r7, #28]
 801207e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012082:	2b00      	cmp	r3, #0
 8012084:	d008      	beq.n	8012098 <tcp_input+0x590>
 8012086:	69fb      	ldr	r3, [r7, #28]
 8012088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801208c:	69fa      	ldr	r2, [r7, #28]
 801208e:	6912      	ldr	r2, [r2, #16]
 8012090:	f06f 010d 	mvn.w	r1, #13
 8012094:	4610      	mov	r0, r2
 8012096:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012098:	69f9      	ldr	r1, [r7, #28]
 801209a:	486c      	ldr	r0, [pc, #432]	@ (801224c <tcp_input+0x744>)
 801209c:	f7ff fbbc 	bl	8011818 <tcp_pcb_remove>
        tcp_free(pcb);
 80120a0:	69f8      	ldr	r0, [r7, #28]
 80120a2:	f7fd ff8d 	bl	800ffc0 <tcp_free>
 80120a6:	e0da      	b.n	801225e <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80120a8:	2300      	movs	r3, #0
 80120aa:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80120ac:	4b63      	ldr	r3, [pc, #396]	@ (801223c <tcp_input+0x734>)
 80120ae:	881b      	ldrh	r3, [r3, #0]
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d01d      	beq.n	80120f0 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80120b4:	4b61      	ldr	r3, [pc, #388]	@ (801223c <tcp_input+0x734>)
 80120b6:	881b      	ldrh	r3, [r3, #0]
 80120b8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80120ba:	69fb      	ldr	r3, [r7, #28]
 80120bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d00a      	beq.n	80120da <tcp_input+0x5d2>
 80120c4:	69fb      	ldr	r3, [r7, #28]
 80120c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80120ca:	69fa      	ldr	r2, [r7, #28]
 80120cc:	6910      	ldr	r0, [r2, #16]
 80120ce:	89fa      	ldrh	r2, [r7, #14]
 80120d0:	69f9      	ldr	r1, [r7, #28]
 80120d2:	4798      	blx	r3
 80120d4:	4603      	mov	r3, r0
 80120d6:	74fb      	strb	r3, [r7, #19]
 80120d8:	e001      	b.n	80120de <tcp_input+0x5d6>
 80120da:	2300      	movs	r3, #0
 80120dc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80120de:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80120e2:	f113 0f0d 	cmn.w	r3, #13
 80120e6:	f000 8099 	beq.w	801221c <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 80120ea:	4b54      	ldr	r3, [pc, #336]	@ (801223c <tcp_input+0x734>)
 80120ec:	2200      	movs	r2, #0
 80120ee:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80120f0:	69f8      	ldr	r0, [r7, #28]
 80120f2:	f000 f917 	bl	8012324 <tcp_input_delayed_close>
 80120f6:	4603      	mov	r3, r0
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	f040 8091 	bne.w	8012220 <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80120fe:	4b4d      	ldr	r3, [pc, #308]	@ (8012234 <tcp_input+0x72c>)
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d041      	beq.n	801218a <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8012106:	69fb      	ldr	r3, [r7, #28]
 8012108:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801210a:	2b00      	cmp	r3, #0
 801210c:	d006      	beq.n	801211c <tcp_input+0x614>
 801210e:	4b50      	ldr	r3, [pc, #320]	@ (8012250 <tcp_input+0x748>)
 8012110:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8012114:	494f      	ldr	r1, [pc, #316]	@ (8012254 <tcp_input+0x74c>)
 8012116:	4850      	ldr	r0, [pc, #320]	@ (8012258 <tcp_input+0x750>)
 8012118:	f009 ff12 	bl	801bf40 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801211c:	69fb      	ldr	r3, [r7, #28]
 801211e:	8b5b      	ldrh	r3, [r3, #26]
 8012120:	f003 0310 	and.w	r3, r3, #16
 8012124:	2b00      	cmp	r3, #0
 8012126:	d008      	beq.n	801213a <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012128:	4b42      	ldr	r3, [pc, #264]	@ (8012234 <tcp_input+0x72c>)
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	4618      	mov	r0, r3
 801212e:	f7fd fb5d 	bl	800f7ec <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012132:	69f8      	ldr	r0, [r7, #28]
 8012134:	f7fe fa14 	bl	8010560 <tcp_abort>
            goto aborted;
 8012138:	e091      	b.n	801225e <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801213a:	69fb      	ldr	r3, [r7, #28]
 801213c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012140:	2b00      	cmp	r3, #0
 8012142:	d00c      	beq.n	801215e <tcp_input+0x656>
 8012144:	69fb      	ldr	r3, [r7, #28]
 8012146:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801214a:	69fb      	ldr	r3, [r7, #28]
 801214c:	6918      	ldr	r0, [r3, #16]
 801214e:	4b39      	ldr	r3, [pc, #228]	@ (8012234 <tcp_input+0x72c>)
 8012150:	681a      	ldr	r2, [r3, #0]
 8012152:	2300      	movs	r3, #0
 8012154:	69f9      	ldr	r1, [r7, #28]
 8012156:	47a0      	blx	r4
 8012158:	4603      	mov	r3, r0
 801215a:	74fb      	strb	r3, [r7, #19]
 801215c:	e008      	b.n	8012170 <tcp_input+0x668>
 801215e:	4b35      	ldr	r3, [pc, #212]	@ (8012234 <tcp_input+0x72c>)
 8012160:	681a      	ldr	r2, [r3, #0]
 8012162:	2300      	movs	r3, #0
 8012164:	69f9      	ldr	r1, [r7, #28]
 8012166:	2000      	movs	r0, #0
 8012168:	f7ff f8b6 	bl	80112d8 <tcp_recv_null>
 801216c:	4603      	mov	r3, r0
 801216e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012170:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012174:	f113 0f0d 	cmn.w	r3, #13
 8012178:	d054      	beq.n	8012224 <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801217a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801217e:	2b00      	cmp	r3, #0
 8012180:	d003      	beq.n	801218a <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012182:	4b2c      	ldr	r3, [pc, #176]	@ (8012234 <tcp_input+0x72c>)
 8012184:	681a      	ldr	r2, [r3, #0]
 8012186:	69fb      	ldr	r3, [r7, #28]
 8012188:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801218a:	4b2b      	ldr	r3, [pc, #172]	@ (8012238 <tcp_input+0x730>)
 801218c:	781b      	ldrb	r3, [r3, #0]
 801218e:	f003 0320 	and.w	r3, r3, #32
 8012192:	2b00      	cmp	r3, #0
 8012194:	d031      	beq.n	80121fa <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 8012196:	69fb      	ldr	r3, [r7, #28]
 8012198:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801219a:	2b00      	cmp	r3, #0
 801219c:	d009      	beq.n	80121b2 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801219e:	69fb      	ldr	r3, [r7, #28]
 80121a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80121a2:	7b5a      	ldrb	r2, [r3, #13]
 80121a4:	69fb      	ldr	r3, [r7, #28]
 80121a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80121a8:	f042 0220 	orr.w	r2, r2, #32
 80121ac:	b2d2      	uxtb	r2, r2
 80121ae:	735a      	strb	r2, [r3, #13]
 80121b0:	e023      	b.n	80121fa <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80121b2:	69fb      	ldr	r3, [r7, #28]
 80121b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80121b6:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80121ba:	4293      	cmp	r3, r2
 80121bc:	d005      	beq.n	80121ca <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 80121be:	69fb      	ldr	r3, [r7, #28]
 80121c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80121c2:	3301      	adds	r3, #1
 80121c4:	b29a      	uxth	r2, r3
 80121c6:	69fb      	ldr	r3, [r7, #28]
 80121c8:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80121ca:	69fb      	ldr	r3, [r7, #28]
 80121cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d00b      	beq.n	80121ec <tcp_input+0x6e4>
 80121d4:	69fb      	ldr	r3, [r7, #28]
 80121d6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80121da:	69fb      	ldr	r3, [r7, #28]
 80121dc:	6918      	ldr	r0, [r3, #16]
 80121de:	2300      	movs	r3, #0
 80121e0:	2200      	movs	r2, #0
 80121e2:	69f9      	ldr	r1, [r7, #28]
 80121e4:	47a0      	blx	r4
 80121e6:	4603      	mov	r3, r0
 80121e8:	74fb      	strb	r3, [r7, #19]
 80121ea:	e001      	b.n	80121f0 <tcp_input+0x6e8>
 80121ec:	2300      	movs	r3, #0
 80121ee:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80121f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80121f4:	f113 0f0d 	cmn.w	r3, #13
 80121f8:	d016      	beq.n	8012228 <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80121fa:	4b13      	ldr	r3, [pc, #76]	@ (8012248 <tcp_input+0x740>)
 80121fc:	2200      	movs	r2, #0
 80121fe:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012200:	69f8      	ldr	r0, [r7, #28]
 8012202:	f000 f88f 	bl	8012324 <tcp_input_delayed_close>
 8012206:	4603      	mov	r3, r0
 8012208:	2b00      	cmp	r3, #0
 801220a:	d127      	bne.n	801225c <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801220c:	69f8      	ldr	r0, [r7, #28]
 801220e:	f002 ff29 	bl	8015064 <tcp_output>
 8012212:	e024      	b.n	801225e <tcp_input+0x756>
        goto aborted;
 8012214:	bf00      	nop
 8012216:	e022      	b.n	801225e <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012218:	bf00      	nop
 801221a:	e020      	b.n	801225e <tcp_input+0x756>
              goto aborted;
 801221c:	bf00      	nop
 801221e:	e01e      	b.n	801225e <tcp_input+0x756>
          goto aborted;
 8012220:	bf00      	nop
 8012222:	e01c      	b.n	801225e <tcp_input+0x756>
            goto aborted;
 8012224:	bf00      	nop
 8012226:	e01a      	b.n	801225e <tcp_input+0x756>
              goto aborted;
 8012228:	bf00      	nop
 801222a:	e018      	b.n	801225e <tcp_input+0x756>
 801222c:	2000ad24 	.word	0x2000ad24
 8012230:	2000ad34 	.word	0x2000ad34
 8012234:	2000ad54 	.word	0x2000ad54
 8012238:	2000ad51 	.word	0x2000ad51
 801223c:	2000ad4c 	.word	0x2000ad4c
 8012240:	2000ad50 	.word	0x2000ad50
 8012244:	2000ad4e 	.word	0x2000ad4e
 8012248:	2000ad58 	.word	0x2000ad58
 801224c:	2000ad18 	.word	0x2000ad18
 8012250:	0801f47c 	.word	0x0801f47c
 8012254:	0801f614 	.word	0x0801f614
 8012258:	0801f4ac 	.word	0x0801f4ac
          goto aborted;
 801225c:	bf00      	nop
    tcp_input_pcb = NULL;
 801225e:	4b27      	ldr	r3, [pc, #156]	@ (80122fc <tcp_input+0x7f4>)
 8012260:	2200      	movs	r2, #0
 8012262:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8012264:	4b26      	ldr	r3, [pc, #152]	@ (8012300 <tcp_input+0x7f8>)
 8012266:	2200      	movs	r2, #0
 8012268:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801226a:	4b26      	ldr	r3, [pc, #152]	@ (8012304 <tcp_input+0x7fc>)
 801226c:	685b      	ldr	r3, [r3, #4]
 801226e:	2b00      	cmp	r3, #0
 8012270:	d040      	beq.n	80122f4 <tcp_input+0x7ec>
      pbuf_free(inseg.p);
 8012272:	4b24      	ldr	r3, [pc, #144]	@ (8012304 <tcp_input+0x7fc>)
 8012274:	685b      	ldr	r3, [r3, #4]
 8012276:	4618      	mov	r0, r3
 8012278:	f7fd fab8 	bl	800f7ec <pbuf_free>
      inseg.p = NULL;
 801227c:	4b21      	ldr	r3, [pc, #132]	@ (8012304 <tcp_input+0x7fc>)
 801227e:	2200      	movs	r2, #0
 8012280:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012282:	e037      	b.n	80122f4 <tcp_input+0x7ec>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8012284:	4b20      	ldr	r3, [pc, #128]	@ (8012308 <tcp_input+0x800>)
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	899b      	ldrh	r3, [r3, #12]
 801228a:	b29b      	uxth	r3, r3
 801228c:	4618      	mov	r0, r3
 801228e:	f7fb fbe9 	bl	800da64 <lwip_htons>
 8012292:	4603      	mov	r3, r0
 8012294:	b2db      	uxtb	r3, r3
 8012296:	f003 0304 	and.w	r3, r3, #4
 801229a:	2b00      	cmp	r3, #0
 801229c:	d119      	bne.n	80122d2 <tcp_input+0x7ca>
      tcp_rst_netif(ip_data.current_input_netif, ackno, seqno + tcplen, ip_current_dest_addr(),
 801229e:	4b1b      	ldr	r3, [pc, #108]	@ (801230c <tcp_input+0x804>)
 80122a0:	6858      	ldr	r0, [r3, #4]
 80122a2:	4b1b      	ldr	r3, [pc, #108]	@ (8012310 <tcp_input+0x808>)
 80122a4:	6819      	ldr	r1, [r3, #0]
 80122a6:	4b1b      	ldr	r3, [pc, #108]	@ (8012314 <tcp_input+0x80c>)
 80122a8:	881b      	ldrh	r3, [r3, #0]
 80122aa:	461a      	mov	r2, r3
 80122ac:	4b1a      	ldr	r3, [pc, #104]	@ (8012318 <tcp_input+0x810>)
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	18d4      	adds	r4, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80122b2:	4b15      	ldr	r3, [pc, #84]	@ (8012308 <tcp_input+0x800>)
 80122b4:	681b      	ldr	r3, [r3, #0]
      tcp_rst_netif(ip_data.current_input_netif, ackno, seqno + tcplen, ip_current_dest_addr(),
 80122b6:	885b      	ldrh	r3, [r3, #2]
 80122b8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80122ba:	4a13      	ldr	r2, [pc, #76]	@ (8012308 <tcp_input+0x800>)
 80122bc:	6812      	ldr	r2, [r2, #0]
      tcp_rst_netif(ip_data.current_input_netif, ackno, seqno + tcplen, ip_current_dest_addr(),
 80122be:	8812      	ldrh	r2, [r2, #0]
 80122c0:	b292      	uxth	r2, r2
 80122c2:	9202      	str	r2, [sp, #8]
 80122c4:	9301      	str	r3, [sp, #4]
 80122c6:	4b15      	ldr	r3, [pc, #84]	@ (801231c <tcp_input+0x814>)
 80122c8:	9300      	str	r3, [sp, #0]
 80122ca:	4b15      	ldr	r3, [pc, #84]	@ (8012320 <tcp_input+0x818>)
 80122cc:	4622      	mov	r2, r4
 80122ce:	f003 fd14 	bl	8015cfa <tcp_rst_netif>
    pbuf_free(p);
 80122d2:	6878      	ldr	r0, [r7, #4]
 80122d4:	f7fd fa8a 	bl	800f7ec <pbuf_free>
  return;
 80122d8:	e00c      	b.n	80122f4 <tcp_input+0x7ec>
    goto dropped;
 80122da:	bf00      	nop
 80122dc:	e006      	b.n	80122ec <tcp_input+0x7e4>
    goto dropped;
 80122de:	bf00      	nop
 80122e0:	e004      	b.n	80122ec <tcp_input+0x7e4>
    goto dropped;
 80122e2:	bf00      	nop
 80122e4:	e002      	b.n	80122ec <tcp_input+0x7e4>
      goto dropped;
 80122e6:	bf00      	nop
 80122e8:	e000      	b.n	80122ec <tcp_input+0x7e4>
      goto dropped;
 80122ea:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80122ec:	6878      	ldr	r0, [r7, #4]
 80122ee:	f7fd fa7d 	bl	800f7ec <pbuf_free>
 80122f2:	e000      	b.n	80122f6 <tcp_input+0x7ee>
  return;
 80122f4:	bf00      	nop
}
 80122f6:	3724      	adds	r7, #36	@ 0x24
 80122f8:	46bd      	mov	sp, r7
 80122fa:	bd90      	pop	{r4, r7, pc}
 80122fc:	2000ad58 	.word	0x2000ad58
 8012300:	2000ad54 	.word	0x2000ad54
 8012304:	2000ad24 	.word	0x2000ad24
 8012308:	2000ad34 	.word	0x2000ad34
 801230c:	20003fa4 	.word	0x20003fa4
 8012310:	2000ad48 	.word	0x2000ad48
 8012314:	2000ad4e 	.word	0x2000ad4e
 8012318:	2000ad44 	.word	0x2000ad44
 801231c:	20003fb4 	.word	0x20003fb4
 8012320:	20003fb8 	.word	0x20003fb8

08012324 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b082      	sub	sp, #8
 8012328:	af00      	add	r7, sp, #0
 801232a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d106      	bne.n	8012340 <tcp_input_delayed_close+0x1c>
 8012332:	4b17      	ldr	r3, [pc, #92]	@ (8012390 <tcp_input_delayed_close+0x6c>)
 8012334:	f240 225a 	movw	r2, #602	@ 0x25a
 8012338:	4916      	ldr	r1, [pc, #88]	@ (8012394 <tcp_input_delayed_close+0x70>)
 801233a:	4817      	ldr	r0, [pc, #92]	@ (8012398 <tcp_input_delayed_close+0x74>)
 801233c:	f009 fe00 	bl	801bf40 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8012340:	4b16      	ldr	r3, [pc, #88]	@ (801239c <tcp_input_delayed_close+0x78>)
 8012342:	781b      	ldrb	r3, [r3, #0]
 8012344:	f003 0310 	and.w	r3, r3, #16
 8012348:	2b00      	cmp	r3, #0
 801234a:	d01c      	beq.n	8012386 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	8b5b      	ldrh	r3, [r3, #26]
 8012350:	f003 0310 	and.w	r3, r3, #16
 8012354:	2b00      	cmp	r3, #0
 8012356:	d10d      	bne.n	8012374 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801235e:	2b00      	cmp	r3, #0
 8012360:	d008      	beq.n	8012374 <tcp_input_delayed_close+0x50>
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012368:	687a      	ldr	r2, [r7, #4]
 801236a:	6912      	ldr	r2, [r2, #16]
 801236c:	f06f 010e 	mvn.w	r1, #14
 8012370:	4610      	mov	r0, r2
 8012372:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012374:	6879      	ldr	r1, [r7, #4]
 8012376:	480a      	ldr	r0, [pc, #40]	@ (80123a0 <tcp_input_delayed_close+0x7c>)
 8012378:	f7ff fa4e 	bl	8011818 <tcp_pcb_remove>
    tcp_free(pcb);
 801237c:	6878      	ldr	r0, [r7, #4]
 801237e:	f7fd fe1f 	bl	800ffc0 <tcp_free>
    return 1;
 8012382:	2301      	movs	r3, #1
 8012384:	e000      	b.n	8012388 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8012386:	2300      	movs	r3, #0
}
 8012388:	4618      	mov	r0, r3
 801238a:	3708      	adds	r7, #8
 801238c:	46bd      	mov	sp, r7
 801238e:	bd80      	pop	{r7, pc}
 8012390:	0801f47c 	.word	0x0801f47c
 8012394:	0801f630 	.word	0x0801f630
 8012398:	0801f4ac 	.word	0x0801f4ac
 801239c:	2000ad51 	.word	0x2000ad51
 80123a0:	2000ad18 	.word	0x2000ad18

080123a4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80123a4:	b590      	push	{r4, r7, lr}
 80123a6:	b08b      	sub	sp, #44	@ 0x2c
 80123a8:	af04      	add	r7, sp, #16
 80123aa:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80123ac:	4b6f      	ldr	r3, [pc, #444]	@ (801256c <tcp_listen_input+0x1c8>)
 80123ae:	781b      	ldrb	r3, [r3, #0]
 80123b0:	f003 0304 	and.w	r3, r3, #4
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	f040 80d3 	bne.w	8012560 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d106      	bne.n	80123ce <tcp_listen_input+0x2a>
 80123c0:	4b6b      	ldr	r3, [pc, #428]	@ (8012570 <tcp_listen_input+0x1cc>)
 80123c2:	f240 2281 	movw	r2, #641	@ 0x281
 80123c6:	496b      	ldr	r1, [pc, #428]	@ (8012574 <tcp_listen_input+0x1d0>)
 80123c8:	486b      	ldr	r0, [pc, #428]	@ (8012578 <tcp_listen_input+0x1d4>)
 80123ca:	f009 fdb9 	bl	801bf40 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80123ce:	4b67      	ldr	r3, [pc, #412]	@ (801256c <tcp_listen_input+0x1c8>)
 80123d0:	781b      	ldrb	r3, [r3, #0]
 80123d2:	f003 0310 	and.w	r3, r3, #16
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d01a      	beq.n	8012410 <tcp_listen_input+0x6c>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst_netif(ip_data.current_input_netif, ackno, seqno + tcplen, ip_current_dest_addr(),
 80123da:	4b68      	ldr	r3, [pc, #416]	@ (801257c <tcp_listen_input+0x1d8>)
 80123dc:	6858      	ldr	r0, [r3, #4]
 80123de:	4b68      	ldr	r3, [pc, #416]	@ (8012580 <tcp_listen_input+0x1dc>)
 80123e0:	6819      	ldr	r1, [r3, #0]
 80123e2:	4b68      	ldr	r3, [pc, #416]	@ (8012584 <tcp_listen_input+0x1e0>)
 80123e4:	881b      	ldrh	r3, [r3, #0]
 80123e6:	461a      	mov	r2, r3
 80123e8:	4b67      	ldr	r3, [pc, #412]	@ (8012588 <tcp_listen_input+0x1e4>)
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	18d4      	adds	r4, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80123ee:	4b67      	ldr	r3, [pc, #412]	@ (801258c <tcp_listen_input+0x1e8>)
 80123f0:	681b      	ldr	r3, [r3, #0]
    tcp_rst_netif(ip_data.current_input_netif, ackno, seqno + tcplen, ip_current_dest_addr(),
 80123f2:	885b      	ldrh	r3, [r3, #2]
 80123f4:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80123f6:	4a65      	ldr	r2, [pc, #404]	@ (801258c <tcp_listen_input+0x1e8>)
 80123f8:	6812      	ldr	r2, [r2, #0]
    tcp_rst_netif(ip_data.current_input_netif, ackno, seqno + tcplen, ip_current_dest_addr(),
 80123fa:	8812      	ldrh	r2, [r2, #0]
 80123fc:	b292      	uxth	r2, r2
 80123fe:	9202      	str	r2, [sp, #8]
 8012400:	9301      	str	r3, [sp, #4]
 8012402:	4b63      	ldr	r3, [pc, #396]	@ (8012590 <tcp_listen_input+0x1ec>)
 8012404:	9300      	str	r3, [sp, #0]
 8012406:	4b63      	ldr	r3, [pc, #396]	@ (8012594 <tcp_listen_input+0x1f0>)
 8012408:	4622      	mov	r2, r4
 801240a:	f003 fc76 	bl	8015cfa <tcp_rst_netif>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801240e:	e0a9      	b.n	8012564 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8012410:	4b56      	ldr	r3, [pc, #344]	@ (801256c <tcp_listen_input+0x1c8>)
 8012412:	781b      	ldrb	r3, [r3, #0]
 8012414:	f003 0302 	and.w	r3, r3, #2
 8012418:	2b00      	cmp	r3, #0
 801241a:	f000 80a3 	beq.w	8012564 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	7d5b      	ldrb	r3, [r3, #21]
 8012422:	4618      	mov	r0, r3
 8012424:	f7ff f86e 	bl	8011504 <tcp_alloc>
 8012428:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801242a:	697b      	ldr	r3, [r7, #20]
 801242c:	2b00      	cmp	r3, #0
 801242e:	d111      	bne.n	8012454 <tcp_listen_input+0xb0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	699b      	ldr	r3, [r3, #24]
 8012434:	2b00      	cmp	r3, #0
 8012436:	d00a      	beq.n	801244e <tcp_listen_input+0xaa>
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	699b      	ldr	r3, [r3, #24]
 801243c:	687a      	ldr	r2, [r7, #4]
 801243e:	6910      	ldr	r0, [r2, #16]
 8012440:	f04f 32ff 	mov.w	r2, #4294967295
 8012444:	2100      	movs	r1, #0
 8012446:	4798      	blx	r3
 8012448:	4603      	mov	r3, r0
 801244a:	73bb      	strb	r3, [r7, #14]
      return;
 801244c:	e08b      	b.n	8012566 <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801244e:	23f0      	movs	r3, #240	@ 0xf0
 8012450:	73bb      	strb	r3, [r7, #14]
      return;
 8012452:	e088      	b.n	8012566 <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012454:	4b49      	ldr	r3, [pc, #292]	@ (801257c <tcp_listen_input+0x1d8>)
 8012456:	695a      	ldr	r2, [r3, #20]
 8012458:	697b      	ldr	r3, [r7, #20]
 801245a:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801245c:	4b47      	ldr	r3, [pc, #284]	@ (801257c <tcp_listen_input+0x1d8>)
 801245e:	691a      	ldr	r2, [r3, #16]
 8012460:	697b      	ldr	r3, [r7, #20]
 8012462:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	8ada      	ldrh	r2, [r3, #22]
 8012468:	697b      	ldr	r3, [r7, #20]
 801246a:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801246c:	4b47      	ldr	r3, [pc, #284]	@ (801258c <tcp_listen_input+0x1e8>)
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	881b      	ldrh	r3, [r3, #0]
 8012472:	b29a      	uxth	r2, r3
 8012474:	697b      	ldr	r3, [r7, #20]
 8012476:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012478:	697b      	ldr	r3, [r7, #20]
 801247a:	2203      	movs	r2, #3
 801247c:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 801247e:	4b42      	ldr	r3, [pc, #264]	@ (8012588 <tcp_listen_input+0x1e4>)
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	1c5a      	adds	r2, r3, #1
 8012484:	697b      	ldr	r3, [r7, #20]
 8012486:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012488:	697b      	ldr	r3, [r7, #20]
 801248a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801248c:	697b      	ldr	r3, [r7, #20]
 801248e:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8012490:	6978      	ldr	r0, [r7, #20]
 8012492:	f7ff fa55 	bl	8011940 <tcp_next_iss>
 8012496:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012498:	697b      	ldr	r3, [r7, #20]
 801249a:	693a      	ldr	r2, [r7, #16]
 801249c:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 801249e:	697b      	ldr	r3, [r7, #20]
 80124a0:	693a      	ldr	r2, [r7, #16]
 80124a2:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 80124a4:	697b      	ldr	r3, [r7, #20]
 80124a6:	693a      	ldr	r2, [r7, #16]
 80124a8:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 80124aa:	697b      	ldr	r3, [r7, #20]
 80124ac:	693a      	ldr	r2, [r7, #16]
 80124ae:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80124b0:	4b35      	ldr	r3, [pc, #212]	@ (8012588 <tcp_listen_input+0x1e4>)
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	1e5a      	subs	r2, r3, #1
 80124b6:	697b      	ldr	r3, [r7, #20]
 80124b8:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	691a      	ldr	r2, [r3, #16]
 80124be:	697b      	ldr	r3, [r7, #20]
 80124c0:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80124c2:	697b      	ldr	r3, [r7, #20]
 80124c4:	687a      	ldr	r2, [r7, #4]
 80124c6:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	7a5b      	ldrb	r3, [r3, #9]
 80124cc:	f003 030c 	and.w	r3, r3, #12
 80124d0:	b2da      	uxtb	r2, r3
 80124d2:	697b      	ldr	r3, [r7, #20]
 80124d4:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	7a1a      	ldrb	r2, [r3, #8]
 80124da:	697b      	ldr	r3, [r7, #20]
 80124dc:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80124de:	4b2e      	ldr	r3, [pc, #184]	@ (8012598 <tcp_listen_input+0x1f4>)
 80124e0:	681a      	ldr	r2, [r3, #0]
 80124e2:	697b      	ldr	r3, [r7, #20]
 80124e4:	60da      	str	r2, [r3, #12]
 80124e6:	4a2c      	ldr	r2, [pc, #176]	@ (8012598 <tcp_listen_input+0x1f4>)
 80124e8:	697b      	ldr	r3, [r7, #20]
 80124ea:	6013      	str	r3, [r2, #0]
 80124ec:	f003 fd9c 	bl	8016028 <tcp_timer_needed>
 80124f0:	4b2a      	ldr	r3, [pc, #168]	@ (801259c <tcp_listen_input+0x1f8>)
 80124f2:	2201      	movs	r2, #1
 80124f4:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80124f6:	6978      	ldr	r0, [r7, #20]
 80124f8:	f001 fda4 	bl	8014044 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80124fc:	4b23      	ldr	r3, [pc, #140]	@ (801258c <tcp_listen_input+0x1e8>)
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	89db      	ldrh	r3, [r3, #14]
 8012502:	b29a      	uxth	r2, r3
 8012504:	697b      	ldr	r3, [r7, #20]
 8012506:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801250a:	697b      	ldr	r3, [r7, #20]
 801250c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8012510:	697b      	ldr	r3, [r7, #20]
 8012512:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012516:	697b      	ldr	r3, [r7, #20]
 8012518:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 801251a:	697b      	ldr	r3, [r7, #20]
 801251c:	3304      	adds	r3, #4
 801251e:	4618      	mov	r0, r3
 8012520:	f007 fd26 	bl	8019f70 <ip4_route>
 8012524:	4601      	mov	r1, r0
 8012526:	697b      	ldr	r3, [r7, #20]
 8012528:	3304      	adds	r3, #4
 801252a:	461a      	mov	r2, r3
 801252c:	4620      	mov	r0, r4
 801252e:	f7ff fa2d 	bl	801198c <tcp_eff_send_mss_netif>
 8012532:	4603      	mov	r3, r0
 8012534:	461a      	mov	r2, r3
 8012536:	697b      	ldr	r3, [r7, #20]
 8012538:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801253a:	2112      	movs	r1, #18
 801253c:	6978      	ldr	r0, [r7, #20]
 801253e:	f002 fca3 	bl	8014e88 <tcp_enqueue_flags>
 8012542:	4603      	mov	r3, r0
 8012544:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801254a:	2b00      	cmp	r3, #0
 801254c:	d004      	beq.n	8012558 <tcp_listen_input+0x1b4>
      tcp_abandon(npcb, 0);
 801254e:	2100      	movs	r1, #0
 8012550:	6978      	ldr	r0, [r7, #20]
 8012552:	f7fd ff51 	bl	80103f8 <tcp_abandon>
      return;
 8012556:	e006      	b.n	8012566 <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8012558:	6978      	ldr	r0, [r7, #20]
 801255a:	f002 fd83 	bl	8015064 <tcp_output>
  return;
 801255e:	e001      	b.n	8012564 <tcp_listen_input+0x1c0>
    return;
 8012560:	bf00      	nop
 8012562:	e000      	b.n	8012566 <tcp_listen_input+0x1c2>
  return;
 8012564:	bf00      	nop
}
 8012566:	371c      	adds	r7, #28
 8012568:	46bd      	mov	sp, r7
 801256a:	bd90      	pop	{r4, r7, pc}
 801256c:	2000ad50 	.word	0x2000ad50
 8012570:	0801f47c 	.word	0x0801f47c
 8012574:	0801f658 	.word	0x0801f658
 8012578:	0801f4ac 	.word	0x0801f4ac
 801257c:	20003fa4 	.word	0x20003fa4
 8012580:	2000ad48 	.word	0x2000ad48
 8012584:	2000ad4e 	.word	0x2000ad4e
 8012588:	2000ad44 	.word	0x2000ad44
 801258c:	2000ad34 	.word	0x2000ad34
 8012590:	20003fb4 	.word	0x20003fb4
 8012594:	20003fb8 	.word	0x20003fb8
 8012598:	2000ad18 	.word	0x2000ad18
 801259c:	2000ad20 	.word	0x2000ad20

080125a0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80125a0:	b580      	push	{r7, lr}
 80125a2:	b086      	sub	sp, #24
 80125a4:	af04      	add	r7, sp, #16
 80125a6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80125a8:	4b2f      	ldr	r3, [pc, #188]	@ (8012668 <tcp_timewait_input+0xc8>)
 80125aa:	781b      	ldrb	r3, [r3, #0]
 80125ac:	f003 0304 	and.w	r3, r3, #4
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d153      	bne.n	801265c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d106      	bne.n	80125c8 <tcp_timewait_input+0x28>
 80125ba:	4b2c      	ldr	r3, [pc, #176]	@ (801266c <tcp_timewait_input+0xcc>)
 80125bc:	f240 22f1 	movw	r2, #753	@ 0x2f1
 80125c0:	492b      	ldr	r1, [pc, #172]	@ (8012670 <tcp_timewait_input+0xd0>)
 80125c2:	482c      	ldr	r0, [pc, #176]	@ (8012674 <tcp_timewait_input+0xd4>)
 80125c4:	f009 fcbc 	bl	801bf40 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80125c8:	4b27      	ldr	r3, [pc, #156]	@ (8012668 <tcp_timewait_input+0xc8>)
 80125ca:	781b      	ldrb	r3, [r3, #0]
 80125cc:	f003 0302 	and.w	r3, r3, #2
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d02a      	beq.n	801262a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80125d4:	4b28      	ldr	r3, [pc, #160]	@ (8012678 <tcp_timewait_input+0xd8>)
 80125d6:	681a      	ldr	r2, [r3, #0]
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125dc:	1ad3      	subs	r3, r2, r3
 80125de:	2b00      	cmp	r3, #0
 80125e0:	db2d      	blt.n	801263e <tcp_timewait_input+0x9e>
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125e6:	687a      	ldr	r2, [r7, #4]
 80125e8:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80125ea:	441a      	add	r2, r3
 80125ec:	4b22      	ldr	r3, [pc, #136]	@ (8012678 <tcp_timewait_input+0xd8>)
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	1ad3      	subs	r3, r2, r3
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	db23      	blt.n	801263e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80125f6:	4b21      	ldr	r3, [pc, #132]	@ (801267c <tcp_timewait_input+0xdc>)
 80125f8:	6819      	ldr	r1, [r3, #0]
 80125fa:	4b21      	ldr	r3, [pc, #132]	@ (8012680 <tcp_timewait_input+0xe0>)
 80125fc:	881b      	ldrh	r3, [r3, #0]
 80125fe:	461a      	mov	r2, r3
 8012600:	4b1d      	ldr	r3, [pc, #116]	@ (8012678 <tcp_timewait_input+0xd8>)
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012606:	4b1f      	ldr	r3, [pc, #124]	@ (8012684 <tcp_timewait_input+0xe4>)
 8012608:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801260a:	885b      	ldrh	r3, [r3, #2]
 801260c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801260e:	4a1d      	ldr	r2, [pc, #116]	@ (8012684 <tcp_timewait_input+0xe4>)
 8012610:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012612:	8812      	ldrh	r2, [r2, #0]
 8012614:	b292      	uxth	r2, r2
 8012616:	9202      	str	r2, [sp, #8]
 8012618:	9301      	str	r3, [sp, #4]
 801261a:	4b1b      	ldr	r3, [pc, #108]	@ (8012688 <tcp_timewait_input+0xe8>)
 801261c:	9300      	str	r3, [sp, #0]
 801261e:	4b1b      	ldr	r3, [pc, #108]	@ (801268c <tcp_timewait_input+0xec>)
 8012620:	4602      	mov	r2, r0
 8012622:	6878      	ldr	r0, [r7, #4]
 8012624:	f003 fb48 	bl	8015cb8 <tcp_rst>
      return;
 8012628:	e01b      	b.n	8012662 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801262a:	4b0f      	ldr	r3, [pc, #60]	@ (8012668 <tcp_timewait_input+0xc8>)
 801262c:	781b      	ldrb	r3, [r3, #0]
 801262e:	f003 0301 	and.w	r3, r3, #1
 8012632:	2b00      	cmp	r3, #0
 8012634:	d003      	beq.n	801263e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8012636:	4b16      	ldr	r3, [pc, #88]	@ (8012690 <tcp_timewait_input+0xf0>)
 8012638:	681a      	ldr	r2, [r3, #0]
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801263e:	4b10      	ldr	r3, [pc, #64]	@ (8012680 <tcp_timewait_input+0xe0>)
 8012640:	881b      	ldrh	r3, [r3, #0]
 8012642:	2b00      	cmp	r3, #0
 8012644:	d00c      	beq.n	8012660 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	8b5b      	ldrh	r3, [r3, #26]
 801264a:	f043 0302 	orr.w	r3, r3, #2
 801264e:	b29a      	uxth	r2, r3
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012654:	6878      	ldr	r0, [r7, #4]
 8012656:	f002 fd05 	bl	8015064 <tcp_output>
  }
  return;
 801265a:	e001      	b.n	8012660 <tcp_timewait_input+0xc0>
    return;
 801265c:	bf00      	nop
 801265e:	e000      	b.n	8012662 <tcp_timewait_input+0xc2>
  return;
 8012660:	bf00      	nop
}
 8012662:	3708      	adds	r7, #8
 8012664:	46bd      	mov	sp, r7
 8012666:	bd80      	pop	{r7, pc}
 8012668:	2000ad50 	.word	0x2000ad50
 801266c:	0801f47c 	.word	0x0801f47c
 8012670:	0801f678 	.word	0x0801f678
 8012674:	0801f4ac 	.word	0x0801f4ac
 8012678:	2000ad44 	.word	0x2000ad44
 801267c:	2000ad48 	.word	0x2000ad48
 8012680:	2000ad4e 	.word	0x2000ad4e
 8012684:	2000ad34 	.word	0x2000ad34
 8012688:	20003fb4 	.word	0x20003fb4
 801268c:	20003fb8 	.word	0x20003fb8
 8012690:	2000ad0c 	.word	0x2000ad0c

08012694 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012694:	b590      	push	{r4, r7, lr}
 8012696:	b08d      	sub	sp, #52	@ 0x34
 8012698:	af04      	add	r7, sp, #16
 801269a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 801269c:	2300      	movs	r3, #0
 801269e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80126a0:	2300      	movs	r3, #0
 80126a2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d106      	bne.n	80126b8 <tcp_process+0x24>
 80126aa:	4b8c      	ldr	r3, [pc, #560]	@ (80128dc <tcp_process+0x248>)
 80126ac:	f240 321f 	movw	r2, #799	@ 0x31f
 80126b0:	498b      	ldr	r1, [pc, #556]	@ (80128e0 <tcp_process+0x24c>)
 80126b2:	488c      	ldr	r0, [pc, #560]	@ (80128e4 <tcp_process+0x250>)
 80126b4:	f009 fc44 	bl	801bf40 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80126b8:	4b8b      	ldr	r3, [pc, #556]	@ (80128e8 <tcp_process+0x254>)
 80126ba:	781b      	ldrb	r3, [r3, #0]
 80126bc:	f003 0304 	and.w	r3, r3, #4
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d04e      	beq.n	8012762 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	7d1b      	ldrb	r3, [r3, #20]
 80126c8:	2b02      	cmp	r3, #2
 80126ca:	d108      	bne.n	80126de <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80126d0:	4b86      	ldr	r3, [pc, #536]	@ (80128ec <tcp_process+0x258>)
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	429a      	cmp	r2, r3
 80126d6:	d123      	bne.n	8012720 <tcp_process+0x8c>
        acceptable = 1;
 80126d8:	2301      	movs	r3, #1
 80126da:	76fb      	strb	r3, [r7, #27]
 80126dc:	e020      	b.n	8012720 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80126e2:	4b83      	ldr	r3, [pc, #524]	@ (80128f0 <tcp_process+0x25c>)
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	429a      	cmp	r2, r3
 80126e8:	d102      	bne.n	80126f0 <tcp_process+0x5c>
        acceptable = 1;
 80126ea:	2301      	movs	r3, #1
 80126ec:	76fb      	strb	r3, [r7, #27]
 80126ee:	e017      	b.n	8012720 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80126f0:	4b7f      	ldr	r3, [pc, #508]	@ (80128f0 <tcp_process+0x25c>)
 80126f2:	681a      	ldr	r2, [r3, #0]
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126f8:	1ad3      	subs	r3, r2, r3
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	db10      	blt.n	8012720 <tcp_process+0x8c>
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012702:	687a      	ldr	r2, [r7, #4]
 8012704:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8012706:	441a      	add	r2, r3
 8012708:	4b79      	ldr	r3, [pc, #484]	@ (80128f0 <tcp_process+0x25c>)
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	1ad3      	subs	r3, r2, r3
 801270e:	2b00      	cmp	r3, #0
 8012710:	db06      	blt.n	8012720 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	8b5b      	ldrh	r3, [r3, #26]
 8012716:	f043 0302 	orr.w	r3, r3, #2
 801271a:	b29a      	uxth	r2, r3
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8012720:	7efb      	ldrb	r3, [r7, #27]
 8012722:	2b00      	cmp	r3, #0
 8012724:	d01b      	beq.n	801275e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	7d1b      	ldrb	r3, [r3, #20]
 801272a:	2b00      	cmp	r3, #0
 801272c:	d106      	bne.n	801273c <tcp_process+0xa8>
 801272e:	4b6b      	ldr	r3, [pc, #428]	@ (80128dc <tcp_process+0x248>)
 8012730:	f240 323b 	movw	r2, #827	@ 0x33b
 8012734:	496f      	ldr	r1, [pc, #444]	@ (80128f4 <tcp_process+0x260>)
 8012736:	486b      	ldr	r0, [pc, #428]	@ (80128e4 <tcp_process+0x250>)
 8012738:	f009 fc02 	bl	801bf40 <iprintf>
      recv_flags |= TF_RESET;
 801273c:	4b6e      	ldr	r3, [pc, #440]	@ (80128f8 <tcp_process+0x264>)
 801273e:	781b      	ldrb	r3, [r3, #0]
 8012740:	f043 0308 	orr.w	r3, r3, #8
 8012744:	b2da      	uxtb	r2, r3
 8012746:	4b6c      	ldr	r3, [pc, #432]	@ (80128f8 <tcp_process+0x264>)
 8012748:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	8b5b      	ldrh	r3, [r3, #26]
 801274e:	f023 0301 	bic.w	r3, r3, #1
 8012752:	b29a      	uxth	r2, r3
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8012758:	f06f 030d 	mvn.w	r3, #13
 801275c:	e39e      	b.n	8012e9c <tcp_process+0x808>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801275e:	2300      	movs	r3, #0
 8012760:	e39c      	b.n	8012e9c <tcp_process+0x808>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8012762:	4b61      	ldr	r3, [pc, #388]	@ (80128e8 <tcp_process+0x254>)
 8012764:	781b      	ldrb	r3, [r3, #0]
 8012766:	f003 0302 	and.w	r3, r3, #2
 801276a:	2b00      	cmp	r3, #0
 801276c:	d010      	beq.n	8012790 <tcp_process+0xfc>
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	7d1b      	ldrb	r3, [r3, #20]
 8012772:	2b02      	cmp	r3, #2
 8012774:	d00c      	beq.n	8012790 <tcp_process+0xfc>
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	7d1b      	ldrb	r3, [r3, #20]
 801277a:	2b03      	cmp	r3, #3
 801277c:	d008      	beq.n	8012790 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	8b5b      	ldrh	r3, [r3, #26]
 8012782:	f043 0302 	orr.w	r3, r3, #2
 8012786:	b29a      	uxth	r2, r3
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 801278c:	2300      	movs	r3, #0
 801278e:	e385      	b.n	8012e9c <tcp_process+0x808>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	8b5b      	ldrh	r3, [r3, #26]
 8012794:	f003 0310 	and.w	r3, r3, #16
 8012798:	2b00      	cmp	r3, #0
 801279a:	d103      	bne.n	80127a4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801279c:	4b57      	ldr	r3, [pc, #348]	@ (80128fc <tcp_process+0x268>)
 801279e:	681a      	ldr	r2, [r3, #0]
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	2200      	movs	r2, #0
 80127a8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	2200      	movs	r2, #0
 80127b0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80127b4:	6878      	ldr	r0, [r7, #4]
 80127b6:	f001 fc45 	bl	8014044 <tcp_parseopt>

  if (flags & TCP_SYN) {
 80127ba:	4b4b      	ldr	r3, [pc, #300]	@ (80128e8 <tcp_process+0x254>)
 80127bc:	781b      	ldrb	r3, [r3, #0]
 80127be:	f003 0302 	and.w	r3, r3, #2
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d009      	beq.n	80127da <tcp_process+0x146>
    /* accept SYN only in 2 states: */
    if ((pcb->state != SYN_SENT) && (pcb->state != SYN_RCVD)) {
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	7d1b      	ldrb	r3, [r3, #20]
 80127ca:	2b02      	cmp	r3, #2
 80127cc:	d005      	beq.n	80127da <tcp_process+0x146>
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	7d1b      	ldrb	r3, [r3, #20]
 80127d2:	2b03      	cmp	r3, #3
 80127d4:	d001      	beq.n	80127da <tcp_process+0x146>
      return ERR_OK;
 80127d6:	2300      	movs	r3, #0
 80127d8:	e360      	b.n	8012e9c <tcp_process+0x808>
    }
  }

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	7d1b      	ldrb	r3, [r3, #20]
 80127de:	3b02      	subs	r3, #2
 80127e0:	2b07      	cmp	r3, #7
 80127e2:	f200 834b 	bhi.w	8012e7c <tcp_process+0x7e8>
 80127e6:	a201      	add	r2, pc, #4	@ (adr r2, 80127ec <tcp_process+0x158>)
 80127e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127ec:	0801280d 	.word	0x0801280d
 80127f0:	08012a33 	.word	0x08012a33
 80127f4:	08012be7 	.word	0x08012be7
 80127f8:	08012c11 	.word	0x08012c11
 80127fc:	08012cff 	.word	0x08012cff
 8012800:	08012be7 	.word	0x08012be7
 8012804:	08012d8b 	.word	0x08012d8b
 8012808:	08012e47 	.word	0x08012e47
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %s %"U32_F"\n",
                                    ackno, pcb->snd_nxt, pcb->unacked ? "" : " empty:",
                                    pcb->unacked ? lwip_ntohl(pcb->unacked->tcphdr->seqno) : 0));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801280c:	4b36      	ldr	r3, [pc, #216]	@ (80128e8 <tcp_process+0x254>)
 801280e:	781b      	ldrb	r3, [r3, #0]
 8012810:	f003 0310 	and.w	r3, r3, #16
 8012814:	2b00      	cmp	r3, #0
 8012816:	f000 80df 	beq.w	80129d8 <tcp_process+0x344>
 801281a:	4b33      	ldr	r3, [pc, #204]	@ (80128e8 <tcp_process+0x254>)
 801281c:	781b      	ldrb	r3, [r3, #0]
 801281e:	f003 0302 	and.w	r3, r3, #2
 8012822:	2b00      	cmp	r3, #0
 8012824:	f000 80d8 	beq.w	80129d8 <tcp_process+0x344>
          && (ackno == pcb->lastack + 1)) {
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801282c:	1c5a      	adds	r2, r3, #1
 801282e:	4b2f      	ldr	r3, [pc, #188]	@ (80128ec <tcp_process+0x258>)
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	429a      	cmp	r2, r3
 8012834:	f040 80d0 	bne.w	80129d8 <tcp_process+0x344>
        pcb->rcv_nxt = seqno + 1;
 8012838:	4b2d      	ldr	r3, [pc, #180]	@ (80128f0 <tcp_process+0x25c>)
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	1c5a      	adds	r2, r3, #1
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 801284a:	4b28      	ldr	r3, [pc, #160]	@ (80128ec <tcp_process+0x258>)
 801284c:	681a      	ldr	r2, [r3, #0]
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8012852:	4b2b      	ldr	r3, [pc, #172]	@ (8012900 <tcp_process+0x26c>)
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	89db      	ldrh	r3, [r3, #14]
 8012858:	b29a      	uxth	r2, r3
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801286c:	4b20      	ldr	r3, [pc, #128]	@ (80128f0 <tcp_process+0x25c>)
 801286e:	681b      	ldr	r3, [r3, #0]
 8012870:	1e5a      	subs	r2, r3, #1
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	2204      	movs	r2, #4
 801287a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	3304      	adds	r3, #4
 8012884:	4618      	mov	r0, r3
 8012886:	f007 fb73 	bl	8019f70 <ip4_route>
 801288a:	4601      	mov	r1, r0
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	3304      	adds	r3, #4
 8012890:	461a      	mov	r2, r3
 8012892:	4620      	mov	r0, r4
 8012894:	f7ff f87a 	bl	801198c <tcp_eff_send_mss_netif>
 8012898:	4603      	mov	r3, r0
 801289a:	461a      	mov	r2, r3
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80128a4:	009a      	lsls	r2, r3, #2
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80128aa:	005b      	lsls	r3, r3, #1
 80128ac:	f241 111c 	movw	r1, #4380	@ 0x111c
 80128b0:	428b      	cmp	r3, r1
 80128b2:	bf38      	it	cc
 80128b4:	460b      	movcc	r3, r1
 80128b6:	429a      	cmp	r2, r3
 80128b8:	d204      	bcs.n	80128c4 <tcp_process+0x230>
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80128be:	009b      	lsls	r3, r3, #2
 80128c0:	b29b      	uxth	r3, r3
 80128c2:	e021      	b.n	8012908 <tcp_process+0x274>
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80128c8:	005b      	lsls	r3, r3, #1
 80128ca:	f241 121c 	movw	r2, #4380	@ 0x111c
 80128ce:	4293      	cmp	r3, r2
 80128d0:	d918      	bls.n	8012904 <tcp_process+0x270>
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80128d6:	005b      	lsls	r3, r3, #1
 80128d8:	b29b      	uxth	r3, r3
 80128da:	e015      	b.n	8012908 <tcp_process+0x274>
 80128dc:	0801f47c 	.word	0x0801f47c
 80128e0:	0801f698 	.word	0x0801f698
 80128e4:	0801f4ac 	.word	0x0801f4ac
 80128e8:	2000ad50 	.word	0x2000ad50
 80128ec:	2000ad48 	.word	0x2000ad48
 80128f0:	2000ad44 	.word	0x2000ad44
 80128f4:	0801f6b4 	.word	0x0801f6b4
 80128f8:	2000ad51 	.word	0x2000ad51
 80128fc:	2000ad0c 	.word	0x2000ad0c
 8012900:	2000ad34 	.word	0x2000ad34
 8012904:	f241 131c 	movw	r3, #4380	@ 0x111c
 8012908:	687a      	ldr	r2, [r7, #4]
 801290a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012914:	2b00      	cmp	r3, #0
 8012916:	d106      	bne.n	8012926 <tcp_process+0x292>
 8012918:	4b97      	ldr	r3, [pc, #604]	@ (8012b78 <tcp_process+0x4e4>)
 801291a:	f240 3277 	movw	r2, #887	@ 0x377
 801291e:	4997      	ldr	r1, [pc, #604]	@ (8012b7c <tcp_process+0x4e8>)
 8012920:	4897      	ldr	r0, [pc, #604]	@ (8012b80 <tcp_process+0x4ec>)
 8012922:	f009 fb0d 	bl	801bf40 <iprintf>
        --pcb->snd_queuelen;
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801292c:	3b01      	subs	r3, #1
 801292e:	b29a      	uxth	r2, r3
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801293a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801293c:	69fb      	ldr	r3, [r7, #28]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d111      	bne.n	8012966 <tcp_process+0x2d2>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012946:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8012948:	69fb      	ldr	r3, [r7, #28]
 801294a:	2b00      	cmp	r3, #0
 801294c:	d106      	bne.n	801295c <tcp_process+0x2c8>
 801294e:	4b8a      	ldr	r3, [pc, #552]	@ (8012b78 <tcp_process+0x4e4>)
 8012950:	f240 327f 	movw	r2, #895	@ 0x37f
 8012954:	498b      	ldr	r1, [pc, #556]	@ (8012b84 <tcp_process+0x4f0>)
 8012956:	488a      	ldr	r0, [pc, #552]	@ (8012b80 <tcp_process+0x4ec>)
 8012958:	f009 faf2 	bl	801bf40 <iprintf>
          pcb->unsent = rseg->next;
 801295c:	69fb      	ldr	r3, [r7, #28]
 801295e:	681a      	ldr	r2, [r3, #0]
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	66da      	str	r2, [r3, #108]	@ 0x6c
 8012964:	e003      	b.n	801296e <tcp_process+0x2da>
        } else {
          pcb->unacked = rseg->next;
 8012966:	69fb      	ldr	r3, [r7, #28]
 8012968:	681a      	ldr	r2, [r3, #0]
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 801296e:	69f8      	ldr	r0, [r7, #28]
 8012970:	f7fe fc5d 	bl	801122e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012978:	2b00      	cmp	r3, #0
 801297a:	d104      	bne.n	8012986 <tcp_process+0x2f2>
          pcb->rtime = -1;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012982:	861a      	strh	r2, [r3, #48]	@ 0x30
 8012984:	e006      	b.n	8012994 <tcp_process+0x300>
        } else {
          pcb->rtime = 0;
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	2200      	movs	r2, #0
 801298a:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	2200      	movs	r2, #0
 8012990:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801299a:	2b00      	cmp	r3, #0
 801299c:	d00a      	beq.n	80129b4 <tcp_process+0x320>
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80129a4:	687a      	ldr	r2, [r7, #4]
 80129a6:	6910      	ldr	r0, [r2, #16]
 80129a8:	2200      	movs	r2, #0
 80129aa:	6879      	ldr	r1, [r7, #4]
 80129ac:	4798      	blx	r3
 80129ae:	4603      	mov	r3, r0
 80129b0:	76bb      	strb	r3, [r7, #26]
 80129b2:	e001      	b.n	80129b8 <tcp_process+0x324>
 80129b4:	2300      	movs	r3, #0
 80129b6:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80129b8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80129bc:	f113 0f0d 	cmn.w	r3, #13
 80129c0:	d102      	bne.n	80129c8 <tcp_process+0x334>
          return ERR_ABRT;
 80129c2:	f06f 030c 	mvn.w	r3, #12
 80129c6:	e269      	b.n	8012e9c <tcp_process+0x808>
        }
        tcp_ack_now(pcb);
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	8b5b      	ldrh	r3, [r3, #26]
 80129cc:	f043 0302 	orr.w	r3, r3, #2
 80129d0:	b29a      	uxth	r2, r3
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80129d6:	e253      	b.n	8012e80 <tcp_process+0x7ec>
      else if (flags & TCP_ACK) {
 80129d8:	4b6b      	ldr	r3, [pc, #428]	@ (8012b88 <tcp_process+0x4f4>)
 80129da:	781b      	ldrb	r3, [r3, #0]
 80129dc:	f003 0310 	and.w	r3, r3, #16
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	f000 824d 	beq.w	8012e80 <tcp_process+0x7ec>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80129e6:	4b69      	ldr	r3, [pc, #420]	@ (8012b8c <tcp_process+0x4f8>)
 80129e8:	6819      	ldr	r1, [r3, #0]
 80129ea:	4b69      	ldr	r3, [pc, #420]	@ (8012b90 <tcp_process+0x4fc>)
 80129ec:	881b      	ldrh	r3, [r3, #0]
 80129ee:	461a      	mov	r2, r3
 80129f0:	4b68      	ldr	r3, [pc, #416]	@ (8012b94 <tcp_process+0x500>)
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80129f6:	4b68      	ldr	r3, [pc, #416]	@ (8012b98 <tcp_process+0x504>)
 80129f8:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80129fa:	885b      	ldrh	r3, [r3, #2]
 80129fc:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80129fe:	4a66      	ldr	r2, [pc, #408]	@ (8012b98 <tcp_process+0x504>)
 8012a00:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012a02:	8812      	ldrh	r2, [r2, #0]
 8012a04:	b292      	uxth	r2, r2
 8012a06:	9202      	str	r2, [sp, #8]
 8012a08:	9301      	str	r3, [sp, #4]
 8012a0a:	4b64      	ldr	r3, [pc, #400]	@ (8012b9c <tcp_process+0x508>)
 8012a0c:	9300      	str	r3, [sp, #0]
 8012a0e:	4b64      	ldr	r3, [pc, #400]	@ (8012ba0 <tcp_process+0x50c>)
 8012a10:	4602      	mov	r2, r0
 8012a12:	6878      	ldr	r0, [r7, #4]
 8012a14:	f003 f950 	bl	8015cb8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012a1e:	2b05      	cmp	r3, #5
 8012a20:	f200 822e 	bhi.w	8012e80 <tcp_process+0x7ec>
          pcb->rtime = 0;
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	2200      	movs	r2, #0
 8012a28:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8012a2a:	6878      	ldr	r0, [r7, #4]
 8012a2c:	f002 fea6 	bl	801577c <tcp_rexmit_rto>
      break;
 8012a30:	e226      	b.n	8012e80 <tcp_process+0x7ec>
    case SYN_RCVD:
      if (flags & TCP_SYN) {
 8012a32:	4b55      	ldr	r3, [pc, #340]	@ (8012b88 <tcp_process+0x4f4>)
 8012a34:	781b      	ldrb	r3, [r3, #0]
 8012a36:	f003 0302 	and.w	r3, r3, #2
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d00b      	beq.n	8012a56 <tcp_process+0x3c2>
        if (seqno == pcb->rcv_nxt - 1) {
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a42:	1e5a      	subs	r2, r3, #1
 8012a44:	4b53      	ldr	r3, [pc, #332]	@ (8012b94 <tcp_process+0x500>)
 8012a46:	681b      	ldr	r3, [r3, #0]
 8012a48:	429a      	cmp	r2, r3
 8012a4a:	f040 821b 	bne.w	8012e84 <tcp_process+0x7f0>
          /* Looks like another copy of the SYN - retransmit our SYN-ACK */
          tcp_rexmit(pcb);
 8012a4e:	6878      	ldr	r0, [r7, #4]
 8012a50:	f002 feb6 	bl	80157c0 <tcp_rexmit>
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
        }
      }
      break;
 8012a54:	e216      	b.n	8012e84 <tcp_process+0x7f0>
      } else if (flags & TCP_ACK) {
 8012a56:	4b4c      	ldr	r3, [pc, #304]	@ (8012b88 <tcp_process+0x4f4>)
 8012a58:	781b      	ldrb	r3, [r3, #0]
 8012a5a:	f003 0310 	and.w	r3, r3, #16
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	f000 8210 	beq.w	8012e84 <tcp_process+0x7f0>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8012a64:	4b49      	ldr	r3, [pc, #292]	@ (8012b8c <tcp_process+0x4f8>)
 8012a66:	681a      	ldr	r2, [r3, #0]
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012a6c:	1ad3      	subs	r3, r2, r3
 8012a6e:	3b01      	subs	r3, #1
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	f2c0 809d 	blt.w	8012bb0 <tcp_process+0x51c>
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012a7a:	4b44      	ldr	r3, [pc, #272]	@ (8012b8c <tcp_process+0x4f8>)
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	1ad3      	subs	r3, r2, r3
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	f2c0 8095 	blt.w	8012bb0 <tcp_process+0x51c>
          pcb->state = ESTABLISHED;
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	2204      	movs	r2, #4
 8012a8a:	751a      	strb	r2, [r3, #20]
          if (pcb->listener == NULL) {
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d102      	bne.n	8012a9a <tcp_process+0x406>
            err = ERR_VAL;
 8012a94:	23fa      	movs	r3, #250	@ 0xfa
 8012a96:	76bb      	strb	r3, [r7, #26]
 8012a98:	e01d      	b.n	8012ad6 <tcp_process+0x442>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012a9e:	699b      	ldr	r3, [r3, #24]
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d106      	bne.n	8012ab2 <tcp_process+0x41e>
 8012aa4:	4b34      	ldr	r3, [pc, #208]	@ (8012b78 <tcp_process+0x4e4>)
 8012aa6:	f44f 726e 	mov.w	r2, #952	@ 0x3b8
 8012aaa:	493e      	ldr	r1, [pc, #248]	@ (8012ba4 <tcp_process+0x510>)
 8012aac:	4834      	ldr	r0, [pc, #208]	@ (8012b80 <tcp_process+0x4ec>)
 8012aae:	f009 fa47 	bl	801bf40 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012ab6:	699b      	ldr	r3, [r3, #24]
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d00a      	beq.n	8012ad2 <tcp_process+0x43e>
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012ac0:	699b      	ldr	r3, [r3, #24]
 8012ac2:	687a      	ldr	r2, [r7, #4]
 8012ac4:	6910      	ldr	r0, [r2, #16]
 8012ac6:	2200      	movs	r2, #0
 8012ac8:	6879      	ldr	r1, [r7, #4]
 8012aca:	4798      	blx	r3
 8012acc:	4603      	mov	r3, r0
 8012ace:	76bb      	strb	r3, [r7, #26]
 8012ad0:	e001      	b.n	8012ad6 <tcp_process+0x442>
 8012ad2:	23f0      	movs	r3, #240	@ 0xf0
 8012ad4:	76bb      	strb	r3, [r7, #26]
          if (err != ERR_OK) {
 8012ad6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d00a      	beq.n	8012af4 <tcp_process+0x460>
            if (err != ERR_ABRT) {
 8012ade:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8012ae2:	f113 0f0d 	cmn.w	r3, #13
 8012ae6:	d002      	beq.n	8012aee <tcp_process+0x45a>
              tcp_abort(pcb);
 8012ae8:	6878      	ldr	r0, [r7, #4]
 8012aea:	f7fd fd39 	bl	8010560 <tcp_abort>
            return ERR_ABRT;
 8012aee:	f06f 030c 	mvn.w	r3, #12
 8012af2:	e1d3      	b.n	8012e9c <tcp_process+0x808>
          tcp_receive(pcb);
 8012af4:	6878      	ldr	r0, [r7, #4]
 8012af6:	f000 fae3 	bl	80130c0 <tcp_receive>
          if (recv_acked != 0) {
 8012afa:	4b2b      	ldr	r3, [pc, #172]	@ (8012ba8 <tcp_process+0x514>)
 8012afc:	881b      	ldrh	r3, [r3, #0]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d005      	beq.n	8012b0e <tcp_process+0x47a>
            recv_acked--;
 8012b02:	4b29      	ldr	r3, [pc, #164]	@ (8012ba8 <tcp_process+0x514>)
 8012b04:	881b      	ldrh	r3, [r3, #0]
 8012b06:	3b01      	subs	r3, #1
 8012b08:	b29a      	uxth	r2, r3
 8012b0a:	4b27      	ldr	r3, [pc, #156]	@ (8012ba8 <tcp_process+0x514>)
 8012b0c:	801a      	strh	r2, [r3, #0]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012b12:	009a      	lsls	r2, r3, #2
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012b18:	005b      	lsls	r3, r3, #1
 8012b1a:	f241 111c 	movw	r1, #4380	@ 0x111c
 8012b1e:	428b      	cmp	r3, r1
 8012b20:	bf38      	it	cc
 8012b22:	460b      	movcc	r3, r1
 8012b24:	429a      	cmp	r2, r3
 8012b26:	d204      	bcs.n	8012b32 <tcp_process+0x49e>
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012b2c:	009b      	lsls	r3, r3, #2
 8012b2e:	b29b      	uxth	r3, r3
 8012b30:	e00d      	b.n	8012b4e <tcp_process+0x4ba>
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012b36:	005b      	lsls	r3, r3, #1
 8012b38:	f241 121c 	movw	r2, #4380	@ 0x111c
 8012b3c:	4293      	cmp	r3, r2
 8012b3e:	d904      	bls.n	8012b4a <tcp_process+0x4b6>
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012b44:	005b      	lsls	r3, r3, #1
 8012b46:	b29b      	uxth	r3, r3
 8012b48:	e001      	b.n	8012b4e <tcp_process+0x4ba>
 8012b4a:	f241 131c 	movw	r3, #4380	@ 0x111c
 8012b4e:	687a      	ldr	r2, [r7, #4]
 8012b50:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          if (recv_flags & TF_GOT_FIN) {
 8012b54:	4b15      	ldr	r3, [pc, #84]	@ (8012bac <tcp_process+0x518>)
 8012b56:	781b      	ldrb	r3, [r3, #0]
 8012b58:	f003 0320 	and.w	r3, r3, #32
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d041      	beq.n	8012be4 <tcp_process+0x550>
            tcp_ack_now(pcb);
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	8b5b      	ldrh	r3, [r3, #26]
 8012b64:	f043 0302 	orr.w	r3, r3, #2
 8012b68:	b29a      	uxth	r2, r3
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	2207      	movs	r2, #7
 8012b72:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8012b74:	e036      	b.n	8012be4 <tcp_process+0x550>
 8012b76:	bf00      	nop
 8012b78:	0801f47c 	.word	0x0801f47c
 8012b7c:	0801f6d4 	.word	0x0801f6d4
 8012b80:	0801f4ac 	.word	0x0801f4ac
 8012b84:	0801f6ec 	.word	0x0801f6ec
 8012b88:	2000ad50 	.word	0x2000ad50
 8012b8c:	2000ad48 	.word	0x2000ad48
 8012b90:	2000ad4e 	.word	0x2000ad4e
 8012b94:	2000ad44 	.word	0x2000ad44
 8012b98:	2000ad34 	.word	0x2000ad34
 8012b9c:	20003fb4 	.word	0x20003fb4
 8012ba0:	20003fb8 	.word	0x20003fb8
 8012ba4:	0801f700 	.word	0x0801f700
 8012ba8:	2000ad4c 	.word	0x2000ad4c
 8012bac:	2000ad51 	.word	0x2000ad51
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012bb0:	4b8d      	ldr	r3, [pc, #564]	@ (8012de8 <tcp_process+0x754>)
 8012bb2:	6819      	ldr	r1, [r3, #0]
 8012bb4:	4b8d      	ldr	r3, [pc, #564]	@ (8012dec <tcp_process+0x758>)
 8012bb6:	881b      	ldrh	r3, [r3, #0]
 8012bb8:	461a      	mov	r2, r3
 8012bba:	4b8d      	ldr	r3, [pc, #564]	@ (8012df0 <tcp_process+0x75c>)
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012bc0:	4b8c      	ldr	r3, [pc, #560]	@ (8012df4 <tcp_process+0x760>)
 8012bc2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012bc4:	885b      	ldrh	r3, [r3, #2]
 8012bc6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012bc8:	4a8a      	ldr	r2, [pc, #552]	@ (8012df4 <tcp_process+0x760>)
 8012bca:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012bcc:	8812      	ldrh	r2, [r2, #0]
 8012bce:	b292      	uxth	r2, r2
 8012bd0:	9202      	str	r2, [sp, #8]
 8012bd2:	9301      	str	r3, [sp, #4]
 8012bd4:	4b88      	ldr	r3, [pc, #544]	@ (8012df8 <tcp_process+0x764>)
 8012bd6:	9300      	str	r3, [sp, #0]
 8012bd8:	4b88      	ldr	r3, [pc, #544]	@ (8012dfc <tcp_process+0x768>)
 8012bda:	4602      	mov	r2, r0
 8012bdc:	6878      	ldr	r0, [r7, #4]
 8012bde:	f003 f86b 	bl	8015cb8 <tcp_rst>
      break;
 8012be2:	e14f      	b.n	8012e84 <tcp_process+0x7f0>
 8012be4:	e14e      	b.n	8012e84 <tcp_process+0x7f0>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8012be6:	6878      	ldr	r0, [r7, #4]
 8012be8:	f000 fa6a 	bl	80130c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8012bec:	4b84      	ldr	r3, [pc, #528]	@ (8012e00 <tcp_process+0x76c>)
 8012bee:	781b      	ldrb	r3, [r3, #0]
 8012bf0:	f003 0320 	and.w	r3, r3, #32
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	f000 8147 	beq.w	8012e88 <tcp_process+0x7f4>
        tcp_ack_now(pcb);
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	8b5b      	ldrh	r3, [r3, #26]
 8012bfe:	f043 0302 	orr.w	r3, r3, #2
 8012c02:	b29a      	uxth	r2, r3
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	2207      	movs	r2, #7
 8012c0c:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012c0e:	e13b      	b.n	8012e88 <tcp_process+0x7f4>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8012c10:	6878      	ldr	r0, [r7, #4]
 8012c12:	f000 fa55 	bl	80130c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8012c16:	4b7a      	ldr	r3, [pc, #488]	@ (8012e00 <tcp_process+0x76c>)
 8012c18:	781b      	ldrb	r3, [r3, #0]
 8012c1a:	f003 0320 	and.w	r3, r3, #32
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d056      	beq.n	8012cd0 <tcp_process+0x63c>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012c22:	4b78      	ldr	r3, [pc, #480]	@ (8012e04 <tcp_process+0x770>)
 8012c24:	781b      	ldrb	r3, [r3, #0]
 8012c26:	f003 0310 	and.w	r3, r3, #16
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d045      	beq.n	8012cba <tcp_process+0x626>
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012c32:	4b6d      	ldr	r3, [pc, #436]	@ (8012de8 <tcp_process+0x754>)
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	429a      	cmp	r2, r3
 8012c38:	d13f      	bne.n	8012cba <tcp_process+0x626>
            pcb->unsent == NULL) {
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d13b      	bne.n	8012cba <tcp_process+0x626>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	8b5b      	ldrh	r3, [r3, #26]
 8012c46:	f043 0302 	orr.w	r3, r3, #2
 8012c4a:	b29a      	uxth	r2, r3
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8012c50:	6878      	ldr	r0, [r7, #4]
 8012c52:	f7fe fd9f 	bl	8011794 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8012c56:	4b6c      	ldr	r3, [pc, #432]	@ (8012e08 <tcp_process+0x774>)
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	687a      	ldr	r2, [r7, #4]
 8012c5c:	429a      	cmp	r2, r3
 8012c5e:	d105      	bne.n	8012c6c <tcp_process+0x5d8>
 8012c60:	4b69      	ldr	r3, [pc, #420]	@ (8012e08 <tcp_process+0x774>)
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	68db      	ldr	r3, [r3, #12]
 8012c66:	4a68      	ldr	r2, [pc, #416]	@ (8012e08 <tcp_process+0x774>)
 8012c68:	6013      	str	r3, [r2, #0]
 8012c6a:	e013      	b.n	8012c94 <tcp_process+0x600>
 8012c6c:	4b66      	ldr	r3, [pc, #408]	@ (8012e08 <tcp_process+0x774>)
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	617b      	str	r3, [r7, #20]
 8012c72:	e00c      	b.n	8012c8e <tcp_process+0x5fa>
 8012c74:	697b      	ldr	r3, [r7, #20]
 8012c76:	68db      	ldr	r3, [r3, #12]
 8012c78:	687a      	ldr	r2, [r7, #4]
 8012c7a:	429a      	cmp	r2, r3
 8012c7c:	d104      	bne.n	8012c88 <tcp_process+0x5f4>
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	68da      	ldr	r2, [r3, #12]
 8012c82:	697b      	ldr	r3, [r7, #20]
 8012c84:	60da      	str	r2, [r3, #12]
 8012c86:	e005      	b.n	8012c94 <tcp_process+0x600>
 8012c88:	697b      	ldr	r3, [r7, #20]
 8012c8a:	68db      	ldr	r3, [r3, #12]
 8012c8c:	617b      	str	r3, [r7, #20]
 8012c8e:	697b      	ldr	r3, [r7, #20]
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	d1ef      	bne.n	8012c74 <tcp_process+0x5e0>
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	2200      	movs	r2, #0
 8012c98:	60da      	str	r2, [r3, #12]
 8012c9a:	4b5c      	ldr	r3, [pc, #368]	@ (8012e0c <tcp_process+0x778>)
 8012c9c:	2201      	movs	r2, #1
 8012c9e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	220a      	movs	r2, #10
 8012ca4:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8012ca6:	4b5a      	ldr	r3, [pc, #360]	@ (8012e10 <tcp_process+0x77c>)
 8012ca8:	681a      	ldr	r2, [r3, #0]
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	60da      	str	r2, [r3, #12]
 8012cae:	4a58      	ldr	r2, [pc, #352]	@ (8012e10 <tcp_process+0x77c>)
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	6013      	str	r3, [r2, #0]
 8012cb4:	f003 f9b8 	bl	8016028 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8012cb8:	e0e8      	b.n	8012e8c <tcp_process+0x7f8>
          tcp_ack_now(pcb);
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	8b5b      	ldrh	r3, [r3, #26]
 8012cbe:	f043 0302 	orr.w	r3, r3, #2
 8012cc2:	b29a      	uxth	r2, r3
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	2208      	movs	r2, #8
 8012ccc:	751a      	strb	r2, [r3, #20]
      break;
 8012cce:	e0dd      	b.n	8012e8c <tcp_process+0x7f8>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012cd0:	4b4c      	ldr	r3, [pc, #304]	@ (8012e04 <tcp_process+0x770>)
 8012cd2:	781b      	ldrb	r3, [r3, #0]
 8012cd4:	f003 0310 	and.w	r3, r3, #16
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	f000 80d7 	beq.w	8012e8c <tcp_process+0x7f8>
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012ce2:	4b41      	ldr	r3, [pc, #260]	@ (8012de8 <tcp_process+0x754>)
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	429a      	cmp	r2, r3
 8012ce8:	f040 80d0 	bne.w	8012e8c <tcp_process+0x7f8>
                 pcb->unsent == NULL) {
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	f040 80cb 	bne.w	8012e8c <tcp_process+0x7f8>
        pcb->state = FIN_WAIT_2;
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	2206      	movs	r2, #6
 8012cfa:	751a      	strb	r2, [r3, #20]
      break;
 8012cfc:	e0c6      	b.n	8012e8c <tcp_process+0x7f8>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8012cfe:	6878      	ldr	r0, [r7, #4]
 8012d00:	f000 f9de 	bl	80130c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8012d04:	4b3e      	ldr	r3, [pc, #248]	@ (8012e00 <tcp_process+0x76c>)
 8012d06:	781b      	ldrb	r3, [r3, #0]
 8012d08:	f003 0320 	and.w	r3, r3, #32
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	f000 80bf 	beq.w	8012e90 <tcp_process+0x7fc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	8b5b      	ldrh	r3, [r3, #26]
 8012d16:	f043 0302 	orr.w	r3, r3, #2
 8012d1a:	b29a      	uxth	r2, r3
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8012d20:	6878      	ldr	r0, [r7, #4]
 8012d22:	f7fe fd37 	bl	8011794 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8012d26:	4b38      	ldr	r3, [pc, #224]	@ (8012e08 <tcp_process+0x774>)
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	687a      	ldr	r2, [r7, #4]
 8012d2c:	429a      	cmp	r2, r3
 8012d2e:	d105      	bne.n	8012d3c <tcp_process+0x6a8>
 8012d30:	4b35      	ldr	r3, [pc, #212]	@ (8012e08 <tcp_process+0x774>)
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	68db      	ldr	r3, [r3, #12]
 8012d36:	4a34      	ldr	r2, [pc, #208]	@ (8012e08 <tcp_process+0x774>)
 8012d38:	6013      	str	r3, [r2, #0]
 8012d3a:	e013      	b.n	8012d64 <tcp_process+0x6d0>
 8012d3c:	4b32      	ldr	r3, [pc, #200]	@ (8012e08 <tcp_process+0x774>)
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	613b      	str	r3, [r7, #16]
 8012d42:	e00c      	b.n	8012d5e <tcp_process+0x6ca>
 8012d44:	693b      	ldr	r3, [r7, #16]
 8012d46:	68db      	ldr	r3, [r3, #12]
 8012d48:	687a      	ldr	r2, [r7, #4]
 8012d4a:	429a      	cmp	r2, r3
 8012d4c:	d104      	bne.n	8012d58 <tcp_process+0x6c4>
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	68da      	ldr	r2, [r3, #12]
 8012d52:	693b      	ldr	r3, [r7, #16]
 8012d54:	60da      	str	r2, [r3, #12]
 8012d56:	e005      	b.n	8012d64 <tcp_process+0x6d0>
 8012d58:	693b      	ldr	r3, [r7, #16]
 8012d5a:	68db      	ldr	r3, [r3, #12]
 8012d5c:	613b      	str	r3, [r7, #16]
 8012d5e:	693b      	ldr	r3, [r7, #16]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d1ef      	bne.n	8012d44 <tcp_process+0x6b0>
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	2200      	movs	r2, #0
 8012d68:	60da      	str	r2, [r3, #12]
 8012d6a:	4b28      	ldr	r3, [pc, #160]	@ (8012e0c <tcp_process+0x778>)
 8012d6c:	2201      	movs	r2, #1
 8012d6e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	220a      	movs	r2, #10
 8012d74:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8012d76:	4b26      	ldr	r3, [pc, #152]	@ (8012e10 <tcp_process+0x77c>)
 8012d78:	681a      	ldr	r2, [r3, #0]
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	60da      	str	r2, [r3, #12]
 8012d7e:	4a24      	ldr	r2, [pc, #144]	@ (8012e10 <tcp_process+0x77c>)
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	6013      	str	r3, [r2, #0]
 8012d84:	f003 f950 	bl	8016028 <tcp_timer_needed>
      }
      break;
 8012d88:	e082      	b.n	8012e90 <tcp_process+0x7fc>
    case CLOSING:
      tcp_receive(pcb);
 8012d8a:	6878      	ldr	r0, [r7, #4]
 8012d8c:	f000 f998 	bl	80130c0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8012d90:	4b1c      	ldr	r3, [pc, #112]	@ (8012e04 <tcp_process+0x770>)
 8012d92:	781b      	ldrb	r3, [r3, #0]
 8012d94:	f003 0310 	and.w	r3, r3, #16
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d07b      	beq.n	8012e94 <tcp_process+0x800>
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012da0:	4b11      	ldr	r3, [pc, #68]	@ (8012de8 <tcp_process+0x754>)
 8012da2:	681b      	ldr	r3, [r3, #0]
 8012da4:	429a      	cmp	r2, r3
 8012da6:	d175      	bne.n	8012e94 <tcp_process+0x800>
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d171      	bne.n	8012e94 <tcp_process+0x800>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8012db0:	6878      	ldr	r0, [r7, #4]
 8012db2:	f7fe fcef 	bl	8011794 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8012db6:	4b14      	ldr	r3, [pc, #80]	@ (8012e08 <tcp_process+0x774>)
 8012db8:	681b      	ldr	r3, [r3, #0]
 8012dba:	687a      	ldr	r2, [r7, #4]
 8012dbc:	429a      	cmp	r2, r3
 8012dbe:	d105      	bne.n	8012dcc <tcp_process+0x738>
 8012dc0:	4b11      	ldr	r3, [pc, #68]	@ (8012e08 <tcp_process+0x774>)
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	68db      	ldr	r3, [r3, #12]
 8012dc6:	4a10      	ldr	r2, [pc, #64]	@ (8012e08 <tcp_process+0x774>)
 8012dc8:	6013      	str	r3, [r2, #0]
 8012dca:	e029      	b.n	8012e20 <tcp_process+0x78c>
 8012dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8012e08 <tcp_process+0x774>)
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	60fb      	str	r3, [r7, #12]
 8012dd2:	e022      	b.n	8012e1a <tcp_process+0x786>
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	68db      	ldr	r3, [r3, #12]
 8012dd8:	687a      	ldr	r2, [r7, #4]
 8012dda:	429a      	cmp	r2, r3
 8012ddc:	d11a      	bne.n	8012e14 <tcp_process+0x780>
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	68da      	ldr	r2, [r3, #12]
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	60da      	str	r2, [r3, #12]
 8012de6:	e01b      	b.n	8012e20 <tcp_process+0x78c>
 8012de8:	2000ad48 	.word	0x2000ad48
 8012dec:	2000ad4e 	.word	0x2000ad4e
 8012df0:	2000ad44 	.word	0x2000ad44
 8012df4:	2000ad34 	.word	0x2000ad34
 8012df8:	20003fb4 	.word	0x20003fb4
 8012dfc:	20003fb8 	.word	0x20003fb8
 8012e00:	2000ad51 	.word	0x2000ad51
 8012e04:	2000ad50 	.word	0x2000ad50
 8012e08:	2000ad18 	.word	0x2000ad18
 8012e0c:	2000ad20 	.word	0x2000ad20
 8012e10:	2000ad1c 	.word	0x2000ad1c
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	68db      	ldr	r3, [r3, #12]
 8012e18:	60fb      	str	r3, [r7, #12]
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d1d9      	bne.n	8012dd4 <tcp_process+0x740>
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	2200      	movs	r2, #0
 8012e24:	60da      	str	r2, [r3, #12]
 8012e26:	4b1f      	ldr	r3, [pc, #124]	@ (8012ea4 <tcp_process+0x810>)
 8012e28:	2201      	movs	r2, #1
 8012e2a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	220a      	movs	r2, #10
 8012e30:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8012e32:	4b1d      	ldr	r3, [pc, #116]	@ (8012ea8 <tcp_process+0x814>)
 8012e34:	681a      	ldr	r2, [r3, #0]
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	60da      	str	r2, [r3, #12]
 8012e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8012ea8 <tcp_process+0x814>)
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	6013      	str	r3, [r2, #0]
 8012e40:	f003 f8f2 	bl	8016028 <tcp_timer_needed>
      }
      break;
 8012e44:	e026      	b.n	8012e94 <tcp_process+0x800>
    case LAST_ACK:
      tcp_receive(pcb);
 8012e46:	6878      	ldr	r0, [r7, #4]
 8012e48:	f000 f93a 	bl	80130c0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8012e4c:	4b17      	ldr	r3, [pc, #92]	@ (8012eac <tcp_process+0x818>)
 8012e4e:	781b      	ldrb	r3, [r3, #0]
 8012e50:	f003 0310 	and.w	r3, r3, #16
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d01f      	beq.n	8012e98 <tcp_process+0x804>
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012e5c:	4b14      	ldr	r3, [pc, #80]	@ (8012eb0 <tcp_process+0x81c>)
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	429a      	cmp	r2, r3
 8012e62:	d119      	bne.n	8012e98 <tcp_process+0x804>
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d115      	bne.n	8012e98 <tcp_process+0x804>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8012e6c:	4b11      	ldr	r3, [pc, #68]	@ (8012eb4 <tcp_process+0x820>)
 8012e6e:	781b      	ldrb	r3, [r3, #0]
 8012e70:	f043 0310 	orr.w	r3, r3, #16
 8012e74:	b2da      	uxtb	r2, r3
 8012e76:	4b0f      	ldr	r3, [pc, #60]	@ (8012eb4 <tcp_process+0x820>)
 8012e78:	701a      	strb	r2, [r3, #0]
      }
      break;
 8012e7a:	e00d      	b.n	8012e98 <tcp_process+0x804>
    default:
      break;
 8012e7c:	bf00      	nop
 8012e7e:	e00c      	b.n	8012e9a <tcp_process+0x806>
      break;
 8012e80:	bf00      	nop
 8012e82:	e00a      	b.n	8012e9a <tcp_process+0x806>
      break;
 8012e84:	bf00      	nop
 8012e86:	e008      	b.n	8012e9a <tcp_process+0x806>
      break;
 8012e88:	bf00      	nop
 8012e8a:	e006      	b.n	8012e9a <tcp_process+0x806>
      break;
 8012e8c:	bf00      	nop
 8012e8e:	e004      	b.n	8012e9a <tcp_process+0x806>
      break;
 8012e90:	bf00      	nop
 8012e92:	e002      	b.n	8012e9a <tcp_process+0x806>
      break;
 8012e94:	bf00      	nop
 8012e96:	e000      	b.n	8012e9a <tcp_process+0x806>
      break;
 8012e98:	bf00      	nop
  }
  return ERR_OK;
 8012e9a:	2300      	movs	r3, #0
}
 8012e9c:	4618      	mov	r0, r3
 8012e9e:	3724      	adds	r7, #36	@ 0x24
 8012ea0:	46bd      	mov	sp, r7
 8012ea2:	bd90      	pop	{r4, r7, pc}
 8012ea4:	2000ad20 	.word	0x2000ad20
 8012ea8:	2000ad1c 	.word	0x2000ad1c
 8012eac:	2000ad50 	.word	0x2000ad50
 8012eb0:	2000ad48 	.word	0x2000ad48
 8012eb4:	2000ad51 	.word	0x2000ad51

08012eb8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8012eb8:	b590      	push	{r4, r7, lr}
 8012eba:	b085      	sub	sp, #20
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
 8012ec0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d106      	bne.n	8012ed6 <tcp_oos_insert_segment+0x1e>
 8012ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8012fb8 <tcp_oos_insert_segment+0x100>)
 8012eca:	f240 422c 	movw	r2, #1068	@ 0x42c
 8012ece:	493b      	ldr	r1, [pc, #236]	@ (8012fbc <tcp_oos_insert_segment+0x104>)
 8012ed0:	483b      	ldr	r0, [pc, #236]	@ (8012fc0 <tcp_oos_insert_segment+0x108>)
 8012ed2:	f009 f835 	bl	801bf40 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	68db      	ldr	r3, [r3, #12]
 8012eda:	899b      	ldrh	r3, [r3, #12]
 8012edc:	b29b      	uxth	r3, r3
 8012ede:	4618      	mov	r0, r3
 8012ee0:	f7fa fdc0 	bl	800da64 <lwip_htons>
 8012ee4:	4603      	mov	r3, r0
 8012ee6:	b2db      	uxtb	r3, r3
 8012ee8:	f003 0301 	and.w	r3, r3, #1
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d028      	beq.n	8012f42 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8012ef0:	6838      	ldr	r0, [r7, #0]
 8012ef2:	f7fe f987 	bl	8011204 <tcp_segs_free>
    next = NULL;
 8012ef6:	2300      	movs	r3, #0
 8012ef8:	603b      	str	r3, [r7, #0]
 8012efa:	e056      	b.n	8012faa <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8012efc:	683b      	ldr	r3, [r7, #0]
 8012efe:	68db      	ldr	r3, [r3, #12]
 8012f00:	899b      	ldrh	r3, [r3, #12]
 8012f02:	b29b      	uxth	r3, r3
 8012f04:	4618      	mov	r0, r3
 8012f06:	f7fa fdad 	bl	800da64 <lwip_htons>
 8012f0a:	4603      	mov	r3, r0
 8012f0c:	b2db      	uxtb	r3, r3
 8012f0e:	f003 0301 	and.w	r3, r3, #1
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d00d      	beq.n	8012f32 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	68db      	ldr	r3, [r3, #12]
 8012f1a:	899b      	ldrh	r3, [r3, #12]
 8012f1c:	b29c      	uxth	r4, r3
 8012f1e:	2001      	movs	r0, #1
 8012f20:	f7fa fda0 	bl	800da64 <lwip_htons>
 8012f24:	4603      	mov	r3, r0
 8012f26:	461a      	mov	r2, r3
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	68db      	ldr	r3, [r3, #12]
 8012f2c:	4322      	orrs	r2, r4
 8012f2e:	b292      	uxth	r2, r2
 8012f30:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8012f32:	683b      	ldr	r3, [r7, #0]
 8012f34:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8012f36:	683b      	ldr	r3, [r7, #0]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8012f3c:	68f8      	ldr	r0, [r7, #12]
 8012f3e:	f7fe f976 	bl	801122e <tcp_seg_free>
    while (next &&
 8012f42:	683b      	ldr	r3, [r7, #0]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d00e      	beq.n	8012f66 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	891b      	ldrh	r3, [r3, #8]
 8012f4c:	461a      	mov	r2, r3
 8012f4e:	4b1d      	ldr	r3, [pc, #116]	@ (8012fc4 <tcp_oos_insert_segment+0x10c>)
 8012f50:	681b      	ldr	r3, [r3, #0]
 8012f52:	441a      	add	r2, r3
 8012f54:	683b      	ldr	r3, [r7, #0]
 8012f56:	68db      	ldr	r3, [r3, #12]
 8012f58:	685b      	ldr	r3, [r3, #4]
 8012f5a:	6839      	ldr	r1, [r7, #0]
 8012f5c:	8909      	ldrh	r1, [r1, #8]
 8012f5e:	440b      	add	r3, r1
 8012f60:	1ad3      	subs	r3, r2, r3
    while (next &&
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	daca      	bge.n	8012efc <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8012f66:	683b      	ldr	r3, [r7, #0]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d01e      	beq.n	8012faa <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8012f6c:	683b      	ldr	r3, [r7, #0]
 8012f6e:	68db      	ldr	r3, [r3, #12]
 8012f70:	685a      	ldr	r2, [r3, #4]
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	891b      	ldrh	r3, [r3, #8]
 8012f76:	4619      	mov	r1, r3
 8012f78:	4b12      	ldr	r3, [pc, #72]	@ (8012fc4 <tcp_oos_insert_segment+0x10c>)
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	440b      	add	r3, r1
 8012f7e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	da12      	bge.n	8012faa <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8012f84:	683b      	ldr	r3, [r7, #0]
 8012f86:	68db      	ldr	r3, [r3, #12]
 8012f88:	685b      	ldr	r3, [r3, #4]
 8012f8a:	b29a      	uxth	r2, r3
 8012f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8012fc4 <tcp_oos_insert_segment+0x10c>)
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	b29b      	uxth	r3, r3
 8012f92:	1ad3      	subs	r3, r2, r3
 8012f94:	b29a      	uxth	r2, r3
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	685a      	ldr	r2, [r3, #4]
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	891b      	ldrh	r3, [r3, #8]
 8012fa2:	4619      	mov	r1, r3
 8012fa4:	4610      	mov	r0, r2
 8012fa6:	f7fc fa99 	bl	800f4dc <pbuf_realloc>
    }
  }
  cseg->next = next;
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	683a      	ldr	r2, [r7, #0]
 8012fae:	601a      	str	r2, [r3, #0]
}
 8012fb0:	bf00      	nop
 8012fb2:	3714      	adds	r7, #20
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	bd90      	pop	{r4, r7, pc}
 8012fb8:	0801f47c 	.word	0x0801f47c
 8012fbc:	0801f720 	.word	0x0801f720
 8012fc0:	0801f4ac 	.word	0x0801f4ac
 8012fc4:	2000ad44 	.word	0x2000ad44

08012fc8 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8012fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012fca:	b087      	sub	sp, #28
 8012fcc:	af00      	add	r7, sp, #0
 8012fce:	60f8      	str	r0, [r7, #12]
 8012fd0:	60b9      	str	r1, [r7, #8]
 8012fd2:	607a      	str	r2, [r7, #4]
 8012fd4:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8012fd6:	e03e      	b.n	8013056 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8012fd8:	68bb      	ldr	r3, [r7, #8]
 8012fda:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8012fdc:	68bb      	ldr	r3, [r7, #8]
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8012fe2:	697b      	ldr	r3, [r7, #20]
 8012fe4:	685b      	ldr	r3, [r3, #4]
 8012fe6:	4618      	mov	r0, r3
 8012fe8:	f7fc fc88 	bl	800f8fc <pbuf_clen>
 8012fec:	4603      	mov	r3, r0
 8012fee:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012ff6:	8a7a      	ldrh	r2, [r7, #18]
 8012ff8:	429a      	cmp	r2, r3
 8012ffa:	d906      	bls.n	801300a <tcp_free_acked_segments+0x42>
 8012ffc:	4b2a      	ldr	r3, [pc, #168]	@ (80130a8 <tcp_free_acked_segments+0xe0>)
 8012ffe:	f240 4264 	movw	r2, #1124	@ 0x464
 8013002:	492a      	ldr	r1, [pc, #168]	@ (80130ac <tcp_free_acked_segments+0xe4>)
 8013004:	482a      	ldr	r0, [pc, #168]	@ (80130b0 <tcp_free_acked_segments+0xe8>)
 8013006:	f008 ff9b 	bl	801bf40 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801300a:	68fb      	ldr	r3, [r7, #12]
 801300c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8013010:	8a7b      	ldrh	r3, [r7, #18]
 8013012:	1ad3      	subs	r3, r2, r3
 8013014:	b29a      	uxth	r2, r3
 8013016:	68fb      	ldr	r3, [r7, #12]
 8013018:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801301c:	697b      	ldr	r3, [r7, #20]
 801301e:	891a      	ldrh	r2, [r3, #8]
 8013020:	4b24      	ldr	r3, [pc, #144]	@ (80130b4 <tcp_free_acked_segments+0xec>)
 8013022:	881b      	ldrh	r3, [r3, #0]
 8013024:	4413      	add	r3, r2
 8013026:	b29a      	uxth	r2, r3
 8013028:	4b22      	ldr	r3, [pc, #136]	@ (80130b4 <tcp_free_acked_segments+0xec>)
 801302a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801302c:	6978      	ldr	r0, [r7, #20]
 801302e:	f7fe f8fe 	bl	801122e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013032:	68fb      	ldr	r3, [r7, #12]
 8013034:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013038:	2b00      	cmp	r3, #0
 801303a:	d00c      	beq.n	8013056 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801303c:	68bb      	ldr	r3, [r7, #8]
 801303e:	2b00      	cmp	r3, #0
 8013040:	d109      	bne.n	8013056 <tcp_free_acked_segments+0x8e>
 8013042:	683b      	ldr	r3, [r7, #0]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d106      	bne.n	8013056 <tcp_free_acked_segments+0x8e>
 8013048:	4b17      	ldr	r3, [pc, #92]	@ (80130a8 <tcp_free_acked_segments+0xe0>)
 801304a:	f240 426e 	movw	r2, #1134	@ 0x46e
 801304e:	491a      	ldr	r1, [pc, #104]	@ (80130b8 <tcp_free_acked_segments+0xf0>)
 8013050:	4817      	ldr	r0, [pc, #92]	@ (80130b0 <tcp_free_acked_segments+0xe8>)
 8013052:	f008 ff75 	bl	801bf40 <iprintf>
  while (seg_list != NULL &&
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	2b00      	cmp	r3, #0
 801305a:	d020      	beq.n	801309e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801305c:	4b17      	ldr	r3, [pc, #92]	@ (80130bc <tcp_free_acked_segments+0xf4>)
 801305e:	681c      	ldr	r4, [r3, #0]
 8013060:	68bb      	ldr	r3, [r7, #8]
 8013062:	68db      	ldr	r3, [r3, #12]
 8013064:	685b      	ldr	r3, [r3, #4]
 8013066:	4618      	mov	r0, r3
 8013068:	f7fa fd12 	bl	800da90 <lwip_htonl>
 801306c:	4605      	mov	r5, r0
 801306e:	68bb      	ldr	r3, [r7, #8]
 8013070:	891b      	ldrh	r3, [r3, #8]
 8013072:	461e      	mov	r6, r3
 8013074:	68bb      	ldr	r3, [r7, #8]
 8013076:	68db      	ldr	r3, [r3, #12]
 8013078:	899b      	ldrh	r3, [r3, #12]
 801307a:	b29b      	uxth	r3, r3
 801307c:	4618      	mov	r0, r3
 801307e:	f7fa fcf1 	bl	800da64 <lwip_htons>
 8013082:	4603      	mov	r3, r0
 8013084:	b2db      	uxtb	r3, r3
 8013086:	f003 0303 	and.w	r3, r3, #3
 801308a:	2b00      	cmp	r3, #0
 801308c:	d001      	beq.n	8013092 <tcp_free_acked_segments+0xca>
 801308e:	2301      	movs	r3, #1
 8013090:	e000      	b.n	8013094 <tcp_free_acked_segments+0xcc>
 8013092:	2300      	movs	r3, #0
 8013094:	4433      	add	r3, r6
 8013096:	442b      	add	r3, r5
 8013098:	1ae3      	subs	r3, r4, r3
  while (seg_list != NULL &&
 801309a:	2b00      	cmp	r3, #0
 801309c:	da9c      	bge.n	8012fd8 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801309e:	68bb      	ldr	r3, [r7, #8]
}
 80130a0:	4618      	mov	r0, r3
 80130a2:	371c      	adds	r7, #28
 80130a4:	46bd      	mov	sp, r7
 80130a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130a8:	0801f47c 	.word	0x0801f47c
 80130ac:	0801f748 	.word	0x0801f748
 80130b0:	0801f4ac 	.word	0x0801f4ac
 80130b4:	2000ad4c 	.word	0x2000ad4c
 80130b8:	0801f770 	.word	0x0801f770
 80130bc:	2000ad48 	.word	0x2000ad48

080130c0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80130c0:	b5b0      	push	{r4, r5, r7, lr}
 80130c2:	b094      	sub	sp, #80	@ 0x50
 80130c4:	af00      	add	r7, sp, #0
 80130c6:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d106      	bne.n	80130dc <tcp_receive+0x1c>
 80130ce:	4ba1      	ldr	r3, [pc, #644]	@ (8013354 <tcp_receive+0x294>)
 80130d0:	f240 4287 	movw	r2, #1159	@ 0x487
 80130d4:	49a0      	ldr	r1, [pc, #640]	@ (8013358 <tcp_receive+0x298>)
 80130d6:	48a1      	ldr	r0, [pc, #644]	@ (801335c <tcp_receive+0x29c>)
 80130d8:	f008 ff32 	bl	801bf40 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	7d1b      	ldrb	r3, [r3, #20]
 80130e0:	2b03      	cmp	r3, #3
 80130e2:	d806      	bhi.n	80130f2 <tcp_receive+0x32>
 80130e4:	4b9b      	ldr	r3, [pc, #620]	@ (8013354 <tcp_receive+0x294>)
 80130e6:	f44f 6291 	mov.w	r2, #1160	@ 0x488
 80130ea:	499d      	ldr	r1, [pc, #628]	@ (8013360 <tcp_receive+0x2a0>)
 80130ec:	489b      	ldr	r0, [pc, #620]	@ (801335c <tcp_receive+0x29c>)
 80130ee:	f008 ff27 	bl	801bf40 <iprintf>

  if (flags & TCP_ACK) {
 80130f2:	4b9c      	ldr	r3, [pc, #624]	@ (8013364 <tcp_receive+0x2a4>)
 80130f4:	781b      	ldrb	r3, [r3, #0]
 80130f6:	f003 0310 	and.w	r3, r3, #16
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	f000 825f 	beq.w	80135be <tcp_receive+0x4fe>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013106:	461a      	mov	r2, r3
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801310c:	4413      	add	r3, r2
 801310e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013114:	4b94      	ldr	r3, [pc, #592]	@ (8013368 <tcp_receive+0x2a8>)
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	1ad3      	subs	r3, r2, r3
 801311a:	2b00      	cmp	r3, #0
 801311c:	db1b      	blt.n	8013156 <tcp_receive+0x96>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013122:	4b91      	ldr	r3, [pc, #580]	@ (8013368 <tcp_receive+0x2a8>)
 8013124:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013126:	429a      	cmp	r2, r3
 8013128:	d106      	bne.n	8013138 <tcp_receive+0x78>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801312e:	4b8f      	ldr	r3, [pc, #572]	@ (801336c <tcp_receive+0x2ac>)
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	1ad3      	subs	r3, r2, r3
 8013134:	2b00      	cmp	r3, #0
 8013136:	db0e      	blt.n	8013156 <tcp_receive+0x96>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801313c:	4b8b      	ldr	r3, [pc, #556]	@ (801336c <tcp_receive+0x2ac>)
 801313e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013140:	429a      	cmp	r2, r3
 8013142:	d125      	bne.n	8013190 <tcp_receive+0xd0>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013144:	4b8a      	ldr	r3, [pc, #552]	@ (8013370 <tcp_receive+0x2b0>)
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	89db      	ldrh	r3, [r3, #14]
 801314a:	b29a      	uxth	r2, r3
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013152:	429a      	cmp	r2, r3
 8013154:	d91c      	bls.n	8013190 <tcp_receive+0xd0>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8013156:	4b86      	ldr	r3, [pc, #536]	@ (8013370 <tcp_receive+0x2b0>)
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	89db      	ldrh	r3, [r3, #14]
 801315c:	b29a      	uxth	r2, r3
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013170:	429a      	cmp	r2, r3
 8013172:	d205      	bcs.n	8013180 <tcp_receive+0xc0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8013180:	4b79      	ldr	r3, [pc, #484]	@ (8013368 <tcp_receive+0x2a8>)
 8013182:	681a      	ldr	r2, [r3, #0]
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8013188:	4b78      	ldr	r3, [pc, #480]	@ (801336c <tcp_receive+0x2ac>)
 801318a:	681a      	ldr	r2, [r3, #0]
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013194:	4b75      	ldr	r3, [pc, #468]	@ (801336c <tcp_receive+0x2ac>)
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	1ad3      	subs	r3, r2, r3
 801319a:	2b00      	cmp	r3, #0
 801319c:	db53      	blt.n	8013246 <tcp_receive+0x186>
      /* Clause 2 */
      if (tcplen == 0) {
 801319e:	4b75      	ldr	r3, [pc, #468]	@ (8013374 <tcp_receive+0x2b4>)
 80131a0:	881b      	ldrh	r3, [r3, #0]
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	f040 81ab 	bne.w	80134fe <tcp_receive+0x43e>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80131ac:	687a      	ldr	r2, [r7, #4]
 80131ae:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80131b2:	4413      	add	r3, r2
 80131b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80131b6:	429a      	cmp	r2, r3
 80131b8:	f040 81a1 	bne.w	80134fe <tcp_receive+0x43e>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	f2c0 819b 	blt.w	80134fe <tcp_receive+0x43e>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80131cc:	4b67      	ldr	r3, [pc, #412]	@ (801336c <tcp_receive+0x2ac>)
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	429a      	cmp	r2, r3
 80131d2:	f040 8194 	bne.w	80134fe <tcp_receive+0x43e>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80131dc:	2bff      	cmp	r3, #255	@ 0xff
 80131de:	d007      	beq.n	80131f0 <tcp_receive+0x130>
                ++pcb->dupacks;
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80131e6:	3301      	adds	r3, #1
 80131e8:	b2da      	uxtb	r2, r3
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80131f6:	2b03      	cmp	r3, #3
 80131f8:	d91b      	bls.n	8013232 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013204:	4413      	add	r3, r2
 8013206:	b29a      	uxth	r2, r3
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801320e:	429a      	cmp	r2, r3
 8013210:	d30a      	bcc.n	8013228 <tcp_receive+0x168>
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801321c:	4413      	add	r3, r2
 801321e:	b29a      	uxth	r2, r3
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8013226:	e004      	b.n	8013232 <tcp_receive+0x172>
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801322e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013238:	2b02      	cmp	r3, #2
 801323a:	f240 8160 	bls.w	80134fe <tcp_receive+0x43e>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801323e:	6878      	ldr	r0, [r7, #4]
 8013240:	f002 fb2a 	bl	8015898 <tcp_rexmit_fast>
 8013244:	e15b      	b.n	80134fe <tcp_receive+0x43e>
              }
            }
          }
        }
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013246:	4b49      	ldr	r3, [pc, #292]	@ (801336c <tcp_receive+0x2ac>)
 8013248:	681a      	ldr	r2, [r3, #0]
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801324e:	1ad3      	subs	r3, r2, r3
 8013250:	3b01      	subs	r3, #1
 8013252:	2b00      	cmp	r3, #0
 8013254:	f2c0 814e 	blt.w	80134f4 <tcp_receive+0x434>
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801325c:	4b43      	ldr	r3, [pc, #268]	@ (801336c <tcp_receive+0x2ac>)
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	1ad3      	subs	r3, r2, r3
 8013262:	2b00      	cmp	r3, #0
 8013264:	f2c0 8146 	blt.w	80134f4 <tcp_receive+0x434>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	8b5b      	ldrh	r3, [r3, #26]
 801326c:	f003 0304 	and.w	r3, r3, #4
 8013270:	2b00      	cmp	r3, #0
 8013272:	d010      	beq.n	8013296 <tcp_receive+0x1d6>
        tcp_clear_flags(pcb, TF_INFR);
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	8b5b      	ldrh	r3, [r3, #26]
 8013278:	f023 0304 	bic.w	r3, r3, #4
 801327c:	b29a      	uxth	r2, r3
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	2200      	movs	r2, #0
 8013292:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	2200      	movs	r2, #0
 801329a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80132a4:	10db      	asrs	r3, r3, #3
 80132a6:	b21b      	sxth	r3, r3
 80132a8:	b29a      	uxth	r2, r3
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80132b0:	b29b      	uxth	r3, r3
 80132b2:	4413      	add	r3, r2
 80132b4:	b29b      	uxth	r3, r3
 80132b6:	b21a      	sxth	r2, r3
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80132be:	4b2b      	ldr	r3, [pc, #172]	@ (801336c <tcp_receive+0x2ac>)
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	b29a      	uxth	r2, r3
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80132c8:	b29b      	uxth	r3, r3
 80132ca:	1ad3      	subs	r3, r2, r3
 80132cc:	867b      	strh	r3, [r7, #50]	@ 0x32

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80132ce:	687b      	ldr	r3, [r7, #4]
 80132d0:	2200      	movs	r2, #0
 80132d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 80132d6:	4b25      	ldr	r3, [pc, #148]	@ (801336c <tcp_receive+0x2ac>)
 80132d8:	681a      	ldr	r2, [r3, #0]
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	7d1b      	ldrb	r3, [r3, #20]
 80132e2:	2b03      	cmp	r3, #3
 80132e4:	f240 8097 	bls.w	8013416 <tcp_receive+0x356>
        if (pcb->cwnd < pcb->ssthresh) {
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80132f4:	429a      	cmp	r2, r3
 80132f6:	d245      	bcs.n	8013384 <tcp_receive+0x2c4>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	8b5b      	ldrh	r3, [r3, #26]
 80132fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013300:	2b00      	cmp	r3, #0
 8013302:	d001      	beq.n	8013308 <tcp_receive+0x248>
 8013304:	2301      	movs	r3, #1
 8013306:	e000      	b.n	801330a <tcp_receive+0x24a>
 8013308:	2302      	movs	r3, #2
 801330a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801330e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8013312:	b29a      	uxth	r2, r3
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013318:	fb12 f303 	smulbb	r3, r2, r3
 801331c:	b29b      	uxth	r3, r3
 801331e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8013320:	4293      	cmp	r3, r2
 8013322:	bf28      	it	cs
 8013324:	4613      	movcs	r3, r2
 8013326:	85fb      	strh	r3, [r7, #46]	@ 0x2e
          TCP_WND_INC(pcb->cwnd, increase);
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801332e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013330:	4413      	add	r3, r2
 8013332:	b29a      	uxth	r2, r3
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801333a:	429a      	cmp	r2, r3
 801333c:	d31c      	bcc.n	8013378 <tcp_receive+0x2b8>
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8013344:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013346:	4413      	add	r3, r2
 8013348:	b29a      	uxth	r2, r3
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8013350:	e061      	b.n	8013416 <tcp_receive+0x356>
 8013352:	bf00      	nop
 8013354:	0801f47c 	.word	0x0801f47c
 8013358:	0801f790 	.word	0x0801f790
 801335c:	0801f4ac 	.word	0x0801f4ac
 8013360:	0801f7ac 	.word	0x0801f7ac
 8013364:	2000ad50 	.word	0x2000ad50
 8013368:	2000ad44 	.word	0x2000ad44
 801336c:	2000ad48 	.word	0x2000ad48
 8013370:	2000ad34 	.word	0x2000ad34
 8013374:	2000ad4e 	.word	0x2000ad4e
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801337e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8013382:	e048      	b.n	8013416 <tcp_receive+0x356>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801338a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801338c:	4413      	add	r3, r2
 801338e:	b29a      	uxth	r2, r3
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8013396:	429a      	cmp	r2, r3
 8013398:	d309      	bcc.n	80133ae <tcp_receive+0x2ee>
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80133a0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80133a2:	4413      	add	r3, r2
 80133a4:	b29a      	uxth	r2, r3
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80133ac:	e004      	b.n	80133b8 <tcp_receive+0x2f8>
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80133b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80133c4:	429a      	cmp	r2, r3
 80133c6:	d326      	bcc.n	8013416 <tcp_receive+0x356>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80133d4:	1ad3      	subs	r3, r2, r3
 80133d6:	b29a      	uxth	r2, r3
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80133e8:	4413      	add	r3, r2
 80133ea:	b29a      	uxth	r2, r3
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80133f2:	429a      	cmp	r2, r3
 80133f4:	d30a      	bcc.n	801340c <tcp_receive+0x34c>
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013400:	4413      	add	r3, r2
 8013402:	b29a      	uxth	r2, r3
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801340a:	e004      	b.n	8013416 <tcp_receive+0x356>
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013412:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801341e:	4a98      	ldr	r2, [pc, #608]	@ (8013680 <tcp_receive+0x5c0>)
 8013420:	6878      	ldr	r0, [r7, #4]
 8013422:	f7ff fdd1 	bl	8012fc8 <tcp_free_acked_segments>
 8013426:	4602      	mov	r2, r0
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013434:	4a93      	ldr	r2, [pc, #588]	@ (8013684 <tcp_receive+0x5c4>)
 8013436:	6878      	ldr	r0, [r7, #4]
 8013438:	f7ff fdc6 	bl	8012fc8 <tcp_free_acked_segments>
 801343c:	4602      	mov	r2, r0
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013446:	2b00      	cmp	r3, #0
 8013448:	d104      	bne.n	8013454 <tcp_receive+0x394>
        pcb->rtime = -1;
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013450:	861a      	strh	r2, [r3, #48]	@ 0x30
 8013452:	e002      	b.n	801345a <tcp_receive+0x39a>
      } else {
        pcb->rtime = 0;
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	2200      	movs	r2, #0
 8013458:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	2200      	movs	r2, #0
 801345e:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013464:	2b00      	cmp	r3, #0
 8013466:	d103      	bne.n	8013470 <tcp_receive+0x3b0>
        pcb->unsent_oversize = 0;
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	2200      	movs	r2, #0
 801346c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8013476:	4b84      	ldr	r3, [pc, #528]	@ (8013688 <tcp_receive+0x5c8>)
 8013478:	881b      	ldrh	r3, [r3, #0]
 801347a:	4413      	add	r3, r2
 801347c:	b29a      	uxth	r2, r3
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	8b5b      	ldrh	r3, [r3, #26]
 8013488:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801348c:	2b00      	cmp	r3, #0
 801348e:	d035      	beq.n	80134fc <tcp_receive+0x43c>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013494:	2b00      	cmp	r3, #0
 8013496:	d118      	bne.n	80134ca <tcp_receive+0x40a>
          if ((pcb->unsent == NULL) ||
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801349c:	2b00      	cmp	r3, #0
 801349e:	d00c      	beq.n	80134ba <tcp_receive+0x3fa>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80134a4:	68db      	ldr	r3, [r3, #12]
 80134a6:	685b      	ldr	r3, [r3, #4]
 80134a8:	4618      	mov	r0, r3
 80134aa:	f7fa faf1 	bl	800da90 <lwip_htonl>
 80134ae:	4602      	mov	r2, r0
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80134b4:	1ad3      	subs	r3, r2, r3
          if ((pcb->unsent == NULL) ||
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	db20      	blt.n	80134fc <tcp_receive+0x43c>
            tcp_clear_flags(pcb, TF_RTO);
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	8b5b      	ldrh	r3, [r3, #26]
 80134be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80134c2:	b29a      	uxth	r2, r3
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80134c8:	e018      	b.n	80134fc <tcp_receive+0x43c>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80134ce:	68db      	ldr	r3, [r3, #12]
 80134d0:	685b      	ldr	r3, [r3, #4]
 80134d2:	4618      	mov	r0, r3
 80134d4:	f7fa fadc 	bl	800da90 <lwip_htonl>
 80134d8:	4602      	mov	r2, r0
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80134de:	1ad3      	subs	r3, r2, r3
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	db0b      	blt.n	80134fc <tcp_receive+0x43c>
          tcp_clear_flags(pcb, TF_RTO);
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	8b5b      	ldrh	r3, [r3, #26]
 80134e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80134ec:	b29a      	uxth	r2, r3
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80134f2:	e003      	b.n	80134fc <tcp_receive+0x43c>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80134f4:	6878      	ldr	r0, [r7, #4]
 80134f6:	f002 fc27 	bl	8015d48 <tcp_send_empty_ack>
 80134fa:	e000      	b.n	80134fe <tcp_receive+0x43e>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80134fc:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013502:	2b00      	cmp	r3, #0
 8013504:	d05b      	beq.n	80135be <tcp_receive+0x4fe>
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801350a:	4b60      	ldr	r3, [pc, #384]	@ (801368c <tcp_receive+0x5cc>)
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	1ad3      	subs	r3, r2, r3
 8013510:	2b00      	cmp	r3, #0
 8013512:	da54      	bge.n	80135be <tcp_receive+0x4fe>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013514:	4b5e      	ldr	r3, [pc, #376]	@ (8013690 <tcp_receive+0x5d0>)
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	b29a      	uxth	r2, r3
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801351e:	b29b      	uxth	r3, r3
 8013520:	1ad3      	subs	r3, r2, r3
 8013522:	b29b      	uxth	r3, r3
 8013524:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8013528:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8013532:	10db      	asrs	r3, r3, #3
 8013534:	b21b      	sxth	r3, r3
 8013536:	b29b      	uxth	r3, r3
 8013538:	1ad3      	subs	r3, r2, r3
 801353a:	b29b      	uxth	r3, r3
 801353c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8013546:	b29a      	uxth	r2, r3
 8013548:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801354c:	4413      	add	r3, r2
 801354e:	b29b      	uxth	r3, r3
 8013550:	b21a      	sxth	r2, r3
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8013556:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 801355a:	2b00      	cmp	r3, #0
 801355c:	da05      	bge.n	801356a <tcp_receive+0x4aa>
        m = (s16_t) - m;
 801355e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8013562:	425b      	negs	r3, r3
 8013564:	b29b      	uxth	r3, r3
 8013566:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801356a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8013574:	109b      	asrs	r3, r3, #2
 8013576:	b21b      	sxth	r3, r3
 8013578:	b29b      	uxth	r3, r3
 801357a:	1ad3      	subs	r3, r2, r3
 801357c:	b29b      	uxth	r3, r3
 801357e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8013588:	b29a      	uxth	r2, r3
 801358a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801358e:	4413      	add	r3, r2
 8013590:	b29b      	uxth	r3, r3
 8013592:	b21a      	sxth	r2, r3
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801359e:	10db      	asrs	r3, r3, #3
 80135a0:	b21b      	sxth	r3, r3
 80135a2:	b29a      	uxth	r2, r3
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80135aa:	b29b      	uxth	r3, r3
 80135ac:	4413      	add	r3, r2
 80135ae:	b29b      	uxth	r3, r3
 80135b0:	b21a      	sxth	r2, r3
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	2200      	movs	r2, #0
 80135bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80135be:	4b35      	ldr	r3, [pc, #212]	@ (8013694 <tcp_receive+0x5d4>)
 80135c0:	881b      	ldrh	r3, [r3, #0]
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	f000 84de 	beq.w	8013f84 <tcp_receive+0xec4>
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	7d1b      	ldrb	r3, [r3, #20]
 80135cc:	2b06      	cmp	r3, #6
 80135ce:	f200 84d9 	bhi.w	8013f84 <tcp_receive+0xec4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80135d6:	4b30      	ldr	r3, [pc, #192]	@ (8013698 <tcp_receive+0x5d8>)
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	1ad3      	subs	r3, r2, r3
 80135dc:	3b01      	subs	r3, #1
 80135de:	2b00      	cmp	r3, #0
 80135e0:	f2c0 808e 	blt.w	8013700 <tcp_receive+0x640>
 80135e4:	4b2b      	ldr	r3, [pc, #172]	@ (8013694 <tcp_receive+0x5d4>)
 80135e6:	881b      	ldrh	r3, [r3, #0]
 80135e8:	461a      	mov	r2, r3
 80135ea:	4b2b      	ldr	r3, [pc, #172]	@ (8013698 <tcp_receive+0x5d8>)
 80135ec:	681b      	ldr	r3, [r3, #0]
 80135ee:	441a      	add	r2, r3
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135f4:	1ad3      	subs	r3, r2, r3
 80135f6:	3b01      	subs	r3, #1
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	f2c0 8081 	blt.w	8013700 <tcp_receive+0x640>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80135fe:	4b27      	ldr	r3, [pc, #156]	@ (801369c <tcp_receive+0x5dc>)
 8013600:	685b      	ldr	r3, [r3, #4]
 8013602:	64bb      	str	r3, [r7, #72]	@ 0x48
      u32_t off32 = pcb->rcv_nxt - seqno;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013608:	4b23      	ldr	r3, [pc, #140]	@ (8013698 <tcp_receive+0x5d8>)
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	1ad3      	subs	r3, r2, r3
 801360e:	62bb      	str	r3, [r7, #40]	@ 0x28
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013610:	4b22      	ldr	r3, [pc, #136]	@ (801369c <tcp_receive+0x5dc>)
 8013612:	685b      	ldr	r3, [r3, #4]
 8013614:	2b00      	cmp	r3, #0
 8013616:	d106      	bne.n	8013626 <tcp_receive+0x566>
 8013618:	4b21      	ldr	r3, [pc, #132]	@ (80136a0 <tcp_receive+0x5e0>)
 801361a:	f240 529a 	movw	r2, #1434	@ 0x59a
 801361e:	4921      	ldr	r1, [pc, #132]	@ (80136a4 <tcp_receive+0x5e4>)
 8013620:	4821      	ldr	r0, [pc, #132]	@ (80136a8 <tcp_receive+0x5e8>)
 8013622:	f008 fc8d 	bl	801bf40 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8013626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013628:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801362c:	4293      	cmp	r3, r2
 801362e:	d906      	bls.n	801363e <tcp_receive+0x57e>
 8013630:	4b1b      	ldr	r3, [pc, #108]	@ (80136a0 <tcp_receive+0x5e0>)
 8013632:	f240 529b 	movw	r2, #1435	@ 0x59b
 8013636:	491d      	ldr	r1, [pc, #116]	@ (80136ac <tcp_receive+0x5ec>)
 8013638:	481b      	ldr	r0, [pc, #108]	@ (80136a8 <tcp_receive+0x5e8>)
 801363a:	f008 fc81 	bl	801bf40 <iprintf>
      off = (u16_t)off32;
 801363e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013640:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013644:	4b15      	ldr	r3, [pc, #84]	@ (801369c <tcp_receive+0x5dc>)
 8013646:	685b      	ldr	r3, [r3, #4]
 8013648:	891b      	ldrh	r3, [r3, #8]
 801364a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801364e:	429a      	cmp	r2, r3
 8013650:	d906      	bls.n	8013660 <tcp_receive+0x5a0>
 8013652:	4b13      	ldr	r3, [pc, #76]	@ (80136a0 <tcp_receive+0x5e0>)
 8013654:	f240 529d 	movw	r2, #1437	@ 0x59d
 8013658:	4915      	ldr	r1, [pc, #84]	@ (80136b0 <tcp_receive+0x5f0>)
 801365a:	4813      	ldr	r0, [pc, #76]	@ (80136a8 <tcp_receive+0x5e8>)
 801365c:	f008 fc70 	bl	801bf40 <iprintf>
      inseg.len -= off;
 8013660:	4b0e      	ldr	r3, [pc, #56]	@ (801369c <tcp_receive+0x5dc>)
 8013662:	891a      	ldrh	r2, [r3, #8]
 8013664:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8013668:	1ad3      	subs	r3, r2, r3
 801366a:	b29a      	uxth	r2, r3
 801366c:	4b0b      	ldr	r3, [pc, #44]	@ (801369c <tcp_receive+0x5dc>)
 801366e:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013670:	4b0a      	ldr	r3, [pc, #40]	@ (801369c <tcp_receive+0x5dc>)
 8013672:	685b      	ldr	r3, [r3, #4]
 8013674:	891a      	ldrh	r2, [r3, #8]
 8013676:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801367a:	1ad3      	subs	r3, r2, r3
 801367c:	84fb      	strh	r3, [r7, #38]	@ 0x26
      while (p->len < off) {
 801367e:	e029      	b.n	80136d4 <tcp_receive+0x614>
 8013680:	0801f7c8 	.word	0x0801f7c8
 8013684:	0801f7d0 	.word	0x0801f7d0
 8013688:	2000ad4c 	.word	0x2000ad4c
 801368c:	2000ad48 	.word	0x2000ad48
 8013690:	2000ad0c 	.word	0x2000ad0c
 8013694:	2000ad4e 	.word	0x2000ad4e
 8013698:	2000ad44 	.word	0x2000ad44
 801369c:	2000ad24 	.word	0x2000ad24
 80136a0:	0801f47c 	.word	0x0801f47c
 80136a4:	0801f7d8 	.word	0x0801f7d8
 80136a8:	0801f4ac 	.word	0x0801f4ac
 80136ac:	0801f7e8 	.word	0x0801f7e8
 80136b0:	0801f7f8 	.word	0x0801f7f8
        off -= p->len;
 80136b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80136b6:	895b      	ldrh	r3, [r3, #10]
 80136b8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80136bc:	1ad3      	subs	r3, r2, r3
 80136be:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80136c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80136c4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80136c6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80136c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80136ca:	2200      	movs	r2, #0
 80136cc:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80136ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      while (p->len < off) {
 80136d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80136d6:	895b      	ldrh	r3, [r3, #10]
 80136d8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80136dc:	429a      	cmp	r2, r3
 80136de:	d8e9      	bhi.n	80136b4 <tcp_receive+0x5f4>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80136e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80136e4:	4619      	mov	r1, r3
 80136e6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80136e8:	f7fc f804 	bl	800f6f4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136f0:	4a90      	ldr	r2, [pc, #576]	@ (8013934 <tcp_receive+0x874>)
 80136f2:	6013      	str	r3, [r2, #0]
 80136f4:	4b90      	ldr	r3, [pc, #576]	@ (8013938 <tcp_receive+0x878>)
 80136f6:	68db      	ldr	r3, [r3, #12]
 80136f8:	4a8e      	ldr	r2, [pc, #568]	@ (8013934 <tcp_receive+0x874>)
 80136fa:	6812      	ldr	r2, [r2, #0]
 80136fc:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80136fe:	e00d      	b.n	801371c <tcp_receive+0x65c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8013700:	4b8c      	ldr	r3, [pc, #560]	@ (8013934 <tcp_receive+0x874>)
 8013702:	681a      	ldr	r2, [r3, #0]
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013708:	1ad3      	subs	r3, r2, r3
 801370a:	2b00      	cmp	r3, #0
 801370c:	da06      	bge.n	801371c <tcp_receive+0x65c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	8b5b      	ldrh	r3, [r3, #26]
 8013712:	f043 0302 	orr.w	r3, r3, #2
 8013716:	b29a      	uxth	r2, r3
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801371c:	4b85      	ldr	r3, [pc, #532]	@ (8013934 <tcp_receive+0x874>)
 801371e:	681a      	ldr	r2, [r3, #0]
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013724:	1ad3      	subs	r3, r2, r3
 8013726:	2b00      	cmp	r3, #0
 8013728:	f2c0 8427 	blt.w	8013f7a <tcp_receive+0xeba>
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013730:	687a      	ldr	r2, [r7, #4]
 8013732:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8013734:	441a      	add	r2, r3
 8013736:	4b7f      	ldr	r3, [pc, #508]	@ (8013934 <tcp_receive+0x874>)
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	1ad3      	subs	r3, r2, r3
 801373c:	3b01      	subs	r3, #1
 801373e:	2b00      	cmp	r3, #0
 8013740:	f2c0 841b 	blt.w	8013f7a <tcp_receive+0xeba>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013748:	4b7a      	ldr	r3, [pc, #488]	@ (8013934 <tcp_receive+0x874>)
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	429a      	cmp	r2, r3
 801374e:	f040 8298 	bne.w	8013c82 <tcp_receive+0xbc2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8013752:	4b79      	ldr	r3, [pc, #484]	@ (8013938 <tcp_receive+0x878>)
 8013754:	891c      	ldrh	r4, [r3, #8]
 8013756:	4b78      	ldr	r3, [pc, #480]	@ (8013938 <tcp_receive+0x878>)
 8013758:	68db      	ldr	r3, [r3, #12]
 801375a:	899b      	ldrh	r3, [r3, #12]
 801375c:	b29b      	uxth	r3, r3
 801375e:	4618      	mov	r0, r3
 8013760:	f7fa f980 	bl	800da64 <lwip_htons>
 8013764:	4603      	mov	r3, r0
 8013766:	b2db      	uxtb	r3, r3
 8013768:	f003 0303 	and.w	r3, r3, #3
 801376c:	2b00      	cmp	r3, #0
 801376e:	d001      	beq.n	8013774 <tcp_receive+0x6b4>
 8013770:	2301      	movs	r3, #1
 8013772:	e000      	b.n	8013776 <tcp_receive+0x6b6>
 8013774:	2300      	movs	r3, #0
 8013776:	4423      	add	r3, r4
 8013778:	b29a      	uxth	r2, r3
 801377a:	4b70      	ldr	r3, [pc, #448]	@ (801393c <tcp_receive+0x87c>)
 801377c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013782:	4b6e      	ldr	r3, [pc, #440]	@ (801393c <tcp_receive+0x87c>)
 8013784:	881b      	ldrh	r3, [r3, #0]
 8013786:	429a      	cmp	r2, r3
 8013788:	d274      	bcs.n	8013874 <tcp_receive+0x7b4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801378a:	4b6b      	ldr	r3, [pc, #428]	@ (8013938 <tcp_receive+0x878>)
 801378c:	68db      	ldr	r3, [r3, #12]
 801378e:	899b      	ldrh	r3, [r3, #12]
 8013790:	b29b      	uxth	r3, r3
 8013792:	4618      	mov	r0, r3
 8013794:	f7fa f966 	bl	800da64 <lwip_htons>
 8013798:	4603      	mov	r3, r0
 801379a:	b2db      	uxtb	r3, r3
 801379c:	f003 0301 	and.w	r3, r3, #1
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d01e      	beq.n	80137e2 <tcp_receive+0x722>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80137a4:	4b64      	ldr	r3, [pc, #400]	@ (8013938 <tcp_receive+0x878>)
 80137a6:	68db      	ldr	r3, [r3, #12]
 80137a8:	899b      	ldrh	r3, [r3, #12]
 80137aa:	b29b      	uxth	r3, r3
 80137ac:	b21b      	sxth	r3, r3
 80137ae:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80137b2:	b21c      	sxth	r4, r3
 80137b4:	4b60      	ldr	r3, [pc, #384]	@ (8013938 <tcp_receive+0x878>)
 80137b6:	68db      	ldr	r3, [r3, #12]
 80137b8:	899b      	ldrh	r3, [r3, #12]
 80137ba:	b29b      	uxth	r3, r3
 80137bc:	4618      	mov	r0, r3
 80137be:	f7fa f951 	bl	800da64 <lwip_htons>
 80137c2:	4603      	mov	r3, r0
 80137c4:	b2db      	uxtb	r3, r3
 80137c6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80137ca:	b29b      	uxth	r3, r3
 80137cc:	4618      	mov	r0, r3
 80137ce:	f7fa f949 	bl	800da64 <lwip_htons>
 80137d2:	4603      	mov	r3, r0
 80137d4:	b21b      	sxth	r3, r3
 80137d6:	4323      	orrs	r3, r4
 80137d8:	b21a      	sxth	r2, r3
 80137da:	4b57      	ldr	r3, [pc, #348]	@ (8013938 <tcp_receive+0x878>)
 80137dc:	68db      	ldr	r3, [r3, #12]
 80137de:	b292      	uxth	r2, r2
 80137e0:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80137e6:	4b54      	ldr	r3, [pc, #336]	@ (8013938 <tcp_receive+0x878>)
 80137e8:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80137ea:	4b53      	ldr	r3, [pc, #332]	@ (8013938 <tcp_receive+0x878>)
 80137ec:	68db      	ldr	r3, [r3, #12]
 80137ee:	899b      	ldrh	r3, [r3, #12]
 80137f0:	b29b      	uxth	r3, r3
 80137f2:	4618      	mov	r0, r3
 80137f4:	f7fa f936 	bl	800da64 <lwip_htons>
 80137f8:	4603      	mov	r3, r0
 80137fa:	b2db      	uxtb	r3, r3
 80137fc:	f003 0302 	and.w	r3, r3, #2
 8013800:	2b00      	cmp	r3, #0
 8013802:	d005      	beq.n	8013810 <tcp_receive+0x750>
            inseg.len -= 1;
 8013804:	4b4c      	ldr	r3, [pc, #304]	@ (8013938 <tcp_receive+0x878>)
 8013806:	891b      	ldrh	r3, [r3, #8]
 8013808:	3b01      	subs	r3, #1
 801380a:	b29a      	uxth	r2, r3
 801380c:	4b4a      	ldr	r3, [pc, #296]	@ (8013938 <tcp_receive+0x878>)
 801380e:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8013810:	4b49      	ldr	r3, [pc, #292]	@ (8013938 <tcp_receive+0x878>)
 8013812:	685b      	ldr	r3, [r3, #4]
 8013814:	4a48      	ldr	r2, [pc, #288]	@ (8013938 <tcp_receive+0x878>)
 8013816:	8912      	ldrh	r2, [r2, #8]
 8013818:	4611      	mov	r1, r2
 801381a:	4618      	mov	r0, r3
 801381c:	f7fb fe5e 	bl	800f4dc <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8013820:	4b45      	ldr	r3, [pc, #276]	@ (8013938 <tcp_receive+0x878>)
 8013822:	891c      	ldrh	r4, [r3, #8]
 8013824:	4b44      	ldr	r3, [pc, #272]	@ (8013938 <tcp_receive+0x878>)
 8013826:	68db      	ldr	r3, [r3, #12]
 8013828:	899b      	ldrh	r3, [r3, #12]
 801382a:	b29b      	uxth	r3, r3
 801382c:	4618      	mov	r0, r3
 801382e:	f7fa f919 	bl	800da64 <lwip_htons>
 8013832:	4603      	mov	r3, r0
 8013834:	b2db      	uxtb	r3, r3
 8013836:	f003 0303 	and.w	r3, r3, #3
 801383a:	2b00      	cmp	r3, #0
 801383c:	d001      	beq.n	8013842 <tcp_receive+0x782>
 801383e:	2301      	movs	r3, #1
 8013840:	e000      	b.n	8013844 <tcp_receive+0x784>
 8013842:	2300      	movs	r3, #0
 8013844:	4423      	add	r3, r4
 8013846:	b29a      	uxth	r2, r3
 8013848:	4b3c      	ldr	r3, [pc, #240]	@ (801393c <tcp_receive+0x87c>)
 801384a:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd",
 801384c:	4b3b      	ldr	r3, [pc, #236]	@ (801393c <tcp_receive+0x87c>)
 801384e:	881b      	ldrh	r3, [r3, #0]
 8013850:	461a      	mov	r2, r3
 8013852:	4b38      	ldr	r3, [pc, #224]	@ (8013934 <tcp_receive+0x874>)
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	441a      	add	r2, r3
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801385c:	6879      	ldr	r1, [r7, #4]
 801385e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8013860:	440b      	add	r3, r1
 8013862:	429a      	cmp	r2, r3
 8013864:	d006      	beq.n	8013874 <tcp_receive+0x7b4>
 8013866:	4b36      	ldr	r3, [pc, #216]	@ (8013940 <tcp_receive+0x880>)
 8013868:	f240 52d1 	movw	r2, #1489	@ 0x5d1
 801386c:	4935      	ldr	r1, [pc, #212]	@ (8013944 <tcp_receive+0x884>)
 801386e:	4836      	ldr	r0, [pc, #216]	@ (8013948 <tcp_receive+0x888>)
 8013870:	f008 fb66 	bl	801bf40 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013878:	2b00      	cmp	r3, #0
 801387a:	f000 80e6 	beq.w	8013a4a <tcp_receive+0x98a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801387e:	4b2e      	ldr	r3, [pc, #184]	@ (8013938 <tcp_receive+0x878>)
 8013880:	68db      	ldr	r3, [r3, #12]
 8013882:	899b      	ldrh	r3, [r3, #12]
 8013884:	b29b      	uxth	r3, r3
 8013886:	4618      	mov	r0, r3
 8013888:	f7fa f8ec 	bl	800da64 <lwip_htons>
 801388c:	4603      	mov	r3, r0
 801388e:	b2db      	uxtb	r3, r3
 8013890:	f003 0301 	and.w	r3, r3, #1
 8013894:	2b00      	cmp	r3, #0
 8013896:	d010      	beq.n	80138ba <tcp_receive+0x7fa>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8013898:	e00a      	b.n	80138b0 <tcp_receive+0x7f0>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801389e:	613b      	str	r3, [r7, #16]
              pcb->ooseq = pcb->ooseq->next;
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138a4:	681a      	ldr	r2, [r3, #0]
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 80138aa:	6938      	ldr	r0, [r7, #16]
 80138ac:	f7fd fcbf 	bl	801122e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d1f0      	bne.n	801389a <tcp_receive+0x7da>
 80138b8:	e0c7      	b.n	8013a4a <tcp_receive+0x98a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138be:	643b      	str	r3, [r7, #64]	@ 0x40
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80138c0:	e051      	b.n	8013966 <tcp_receive+0x8a6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80138c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80138c4:	68db      	ldr	r3, [r3, #12]
 80138c6:	899b      	ldrh	r3, [r3, #12]
 80138c8:	b29b      	uxth	r3, r3
 80138ca:	4618      	mov	r0, r3
 80138cc:	f7fa f8ca 	bl	800da64 <lwip_htons>
 80138d0:	4603      	mov	r3, r0
 80138d2:	b2db      	uxtb	r3, r3
 80138d4:	f003 0301 	and.w	r3, r3, #1
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d03c      	beq.n	8013956 <tcp_receive+0x896>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80138dc:	4b16      	ldr	r3, [pc, #88]	@ (8013938 <tcp_receive+0x878>)
 80138de:	68db      	ldr	r3, [r3, #12]
 80138e0:	899b      	ldrh	r3, [r3, #12]
 80138e2:	b29b      	uxth	r3, r3
 80138e4:	4618      	mov	r0, r3
 80138e6:	f7fa f8bd 	bl	800da64 <lwip_htons>
 80138ea:	4603      	mov	r3, r0
 80138ec:	b2db      	uxtb	r3, r3
 80138ee:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d12f      	bne.n	8013956 <tcp_receive+0x896>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80138f6:	4b10      	ldr	r3, [pc, #64]	@ (8013938 <tcp_receive+0x878>)
 80138f8:	68db      	ldr	r3, [r3, #12]
 80138fa:	899b      	ldrh	r3, [r3, #12]
 80138fc:	b29c      	uxth	r4, r3
 80138fe:	2001      	movs	r0, #1
 8013900:	f7fa f8b0 	bl	800da64 <lwip_htons>
 8013904:	4603      	mov	r3, r0
 8013906:	461a      	mov	r2, r3
 8013908:	4b0b      	ldr	r3, [pc, #44]	@ (8013938 <tcp_receive+0x878>)
 801390a:	68db      	ldr	r3, [r3, #12]
 801390c:	4322      	orrs	r2, r4
 801390e:	b292      	uxth	r2, r2
 8013910:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8013912:	4b09      	ldr	r3, [pc, #36]	@ (8013938 <tcp_receive+0x878>)
 8013914:	891c      	ldrh	r4, [r3, #8]
 8013916:	4b08      	ldr	r3, [pc, #32]	@ (8013938 <tcp_receive+0x878>)
 8013918:	68db      	ldr	r3, [r3, #12]
 801391a:	899b      	ldrh	r3, [r3, #12]
 801391c:	b29b      	uxth	r3, r3
 801391e:	4618      	mov	r0, r3
 8013920:	f7fa f8a0 	bl	800da64 <lwip_htons>
 8013924:	4603      	mov	r3, r0
 8013926:	b2db      	uxtb	r3, r3
 8013928:	f003 0303 	and.w	r3, r3, #3
 801392c:	2b00      	cmp	r3, #0
 801392e:	d00d      	beq.n	801394c <tcp_receive+0x88c>
 8013930:	2301      	movs	r3, #1
 8013932:	e00c      	b.n	801394e <tcp_receive+0x88e>
 8013934:	2000ad44 	.word	0x2000ad44
 8013938:	2000ad24 	.word	0x2000ad24
 801393c:	2000ad4e 	.word	0x2000ad4e
 8013940:	0801f47c 	.word	0x0801f47c
 8013944:	0801f808 	.word	0x0801f808
 8013948:	0801f4ac 	.word	0x0801f4ac
 801394c:	2300      	movs	r3, #0
 801394e:	4423      	add	r3, r4
 8013950:	b29a      	uxth	r2, r3
 8013952:	4b98      	ldr	r3, [pc, #608]	@ (8013bb4 <tcp_receive+0xaf4>)
 8013954:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8013956:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013958:	617b      	str	r3, [r7, #20]
              next = next->next;
 801395a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	643b      	str	r3, [r7, #64]	@ 0x40
              tcp_seg_free(tmp);
 8013960:	6978      	ldr	r0, [r7, #20]
 8013962:	f7fd fc64 	bl	801122e <tcp_seg_free>
            while (next &&
 8013966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013968:	2b00      	cmp	r3, #0
 801396a:	d00e      	beq.n	801398a <tcp_receive+0x8ca>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801396c:	4b91      	ldr	r3, [pc, #580]	@ (8013bb4 <tcp_receive+0xaf4>)
 801396e:	881b      	ldrh	r3, [r3, #0]
 8013970:	461a      	mov	r2, r3
 8013972:	4b91      	ldr	r3, [pc, #580]	@ (8013bb8 <tcp_receive+0xaf8>)
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	441a      	add	r2, r3
 8013978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801397a:	68db      	ldr	r3, [r3, #12]
 801397c:	685b      	ldr	r3, [r3, #4]
 801397e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013980:	8909      	ldrh	r1, [r1, #8]
 8013982:	440b      	add	r3, r1
 8013984:	1ad3      	subs	r3, r2, r3
            while (next &&
 8013986:	2b00      	cmp	r3, #0
 8013988:	da9b      	bge.n	80138c2 <tcp_receive+0x802>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801398a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801398c:	2b00      	cmp	r3, #0
 801398e:	d059      	beq.n	8013a44 <tcp_receive+0x984>
                TCP_SEQ_GT(seqno + tcplen,
 8013990:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013992:	68db      	ldr	r3, [r3, #12]
 8013994:	685a      	ldr	r2, [r3, #4]
 8013996:	4b87      	ldr	r3, [pc, #540]	@ (8013bb4 <tcp_receive+0xaf4>)
 8013998:	881b      	ldrh	r3, [r3, #0]
 801399a:	4619      	mov	r1, r3
 801399c:	4b86      	ldr	r3, [pc, #536]	@ (8013bb8 <tcp_receive+0xaf8>)
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	440b      	add	r3, r1
 80139a2:	1ad3      	subs	r3, r2, r3
            if (next &&
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	da4d      	bge.n	8013a44 <tcp_receive+0x984>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80139a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80139aa:	68db      	ldr	r3, [r3, #12]
 80139ac:	685b      	ldr	r3, [r3, #4]
 80139ae:	b29a      	uxth	r2, r3
 80139b0:	4b81      	ldr	r3, [pc, #516]	@ (8013bb8 <tcp_receive+0xaf8>)
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	b29b      	uxth	r3, r3
 80139b6:	1ad3      	subs	r3, r2, r3
 80139b8:	b29a      	uxth	r2, r3
 80139ba:	4b80      	ldr	r3, [pc, #512]	@ (8013bbc <tcp_receive+0xafc>)
 80139bc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80139be:	4b7f      	ldr	r3, [pc, #508]	@ (8013bbc <tcp_receive+0xafc>)
 80139c0:	68db      	ldr	r3, [r3, #12]
 80139c2:	899b      	ldrh	r3, [r3, #12]
 80139c4:	b29b      	uxth	r3, r3
 80139c6:	4618      	mov	r0, r3
 80139c8:	f7fa f84c 	bl	800da64 <lwip_htons>
 80139cc:	4603      	mov	r3, r0
 80139ce:	b2db      	uxtb	r3, r3
 80139d0:	f003 0302 	and.w	r3, r3, #2
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d005      	beq.n	80139e4 <tcp_receive+0x924>
                inseg.len -= 1;
 80139d8:	4b78      	ldr	r3, [pc, #480]	@ (8013bbc <tcp_receive+0xafc>)
 80139da:	891b      	ldrh	r3, [r3, #8]
 80139dc:	3b01      	subs	r3, #1
 80139de:	b29a      	uxth	r2, r3
 80139e0:	4b76      	ldr	r3, [pc, #472]	@ (8013bbc <tcp_receive+0xafc>)
 80139e2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80139e4:	4b75      	ldr	r3, [pc, #468]	@ (8013bbc <tcp_receive+0xafc>)
 80139e6:	685b      	ldr	r3, [r3, #4]
 80139e8:	4a74      	ldr	r2, [pc, #464]	@ (8013bbc <tcp_receive+0xafc>)
 80139ea:	8912      	ldrh	r2, [r2, #8]
 80139ec:	4611      	mov	r1, r2
 80139ee:	4618      	mov	r0, r3
 80139f0:	f7fb fd74 	bl	800f4dc <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80139f4:	4b71      	ldr	r3, [pc, #452]	@ (8013bbc <tcp_receive+0xafc>)
 80139f6:	891c      	ldrh	r4, [r3, #8]
 80139f8:	4b70      	ldr	r3, [pc, #448]	@ (8013bbc <tcp_receive+0xafc>)
 80139fa:	68db      	ldr	r3, [r3, #12]
 80139fc:	899b      	ldrh	r3, [r3, #12]
 80139fe:	b29b      	uxth	r3, r3
 8013a00:	4618      	mov	r0, r3
 8013a02:	f7fa f82f 	bl	800da64 <lwip_htons>
 8013a06:	4603      	mov	r3, r0
 8013a08:	b2db      	uxtb	r3, r3
 8013a0a:	f003 0303 	and.w	r3, r3, #3
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d001      	beq.n	8013a16 <tcp_receive+0x956>
 8013a12:	2301      	movs	r3, #1
 8013a14:	e000      	b.n	8013a18 <tcp_receive+0x958>
 8013a16:	2300      	movs	r3, #0
 8013a18:	4423      	add	r3, r4
 8013a1a:	b29a      	uxth	r2, r3
 8013a1c:	4b65      	ldr	r3, [pc, #404]	@ (8013bb4 <tcp_receive+0xaf4>)
 8013a1e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue",
 8013a20:	4b64      	ldr	r3, [pc, #400]	@ (8013bb4 <tcp_receive+0xaf4>)
 8013a22:	881b      	ldrh	r3, [r3, #0]
 8013a24:	461a      	mov	r2, r3
 8013a26:	4b64      	ldr	r3, [pc, #400]	@ (8013bb8 <tcp_receive+0xaf8>)
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	441a      	add	r2, r3
 8013a2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013a2e:	68db      	ldr	r3, [r3, #12]
 8013a30:	685b      	ldr	r3, [r3, #4]
 8013a32:	429a      	cmp	r2, r3
 8013a34:	d006      	beq.n	8013a44 <tcp_receive+0x984>
 8013a36:	4b62      	ldr	r3, [pc, #392]	@ (8013bc0 <tcp_receive+0xb00>)
 8013a38:	f240 6202 	movw	r2, #1538	@ 0x602
 8013a3c:	4961      	ldr	r1, [pc, #388]	@ (8013bc4 <tcp_receive+0xb04>)
 8013a3e:	4862      	ldr	r0, [pc, #392]	@ (8013bc8 <tcp_receive+0xb08>)
 8013a40:	f008 fa7e 	bl	801bf40 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013a48:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8013a4a:	4b5a      	ldr	r3, [pc, #360]	@ (8013bb4 <tcp_receive+0xaf4>)
 8013a4c:	881b      	ldrh	r3, [r3, #0]
 8013a4e:	461a      	mov	r2, r3
 8013a50:	4b59      	ldr	r3, [pc, #356]	@ (8013bb8 <tcp_receive+0xaf8>)
 8013a52:	681b      	ldr	r3, [r3, #0]
 8013a54:	441a      	add	r2, r3
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd", pcb->rcv_wnd >= tcplen);
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013a5e:	4b55      	ldr	r3, [pc, #340]	@ (8013bb4 <tcp_receive+0xaf4>)
 8013a60:	881b      	ldrh	r3, [r3, #0]
 8013a62:	429a      	cmp	r2, r3
 8013a64:	d206      	bcs.n	8013a74 <tcp_receive+0x9b4>
 8013a66:	4b56      	ldr	r3, [pc, #344]	@ (8013bc0 <tcp_receive+0xb00>)
 8013a68:	f240 620d 	movw	r2, #1549	@ 0x60d
 8013a6c:	4957      	ldr	r1, [pc, #348]	@ (8013bcc <tcp_receive+0xb0c>)
 8013a6e:	4856      	ldr	r0, [pc, #344]	@ (8013bc8 <tcp_receive+0xb08>)
 8013a70:	f008 fa66 	bl	801bf40 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013a78:	4b4e      	ldr	r3, [pc, #312]	@ (8013bb4 <tcp_receive+0xaf4>)
 8013a7a:	881b      	ldrh	r3, [r3, #0]
 8013a7c:	1ad3      	subs	r3, r2, r3
 8013a7e:	b29a      	uxth	r2, r3
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8013a84:	6878      	ldr	r0, [r7, #4]
 8013a86:	f7fc febf 	bl	8010808 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8013a8a:	4b4c      	ldr	r3, [pc, #304]	@ (8013bbc <tcp_receive+0xafc>)
 8013a8c:	685b      	ldr	r3, [r3, #4]
 8013a8e:	891b      	ldrh	r3, [r3, #8]
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d006      	beq.n	8013aa2 <tcp_receive+0x9e2>
          recv_data = inseg.p;
 8013a94:	4b49      	ldr	r3, [pc, #292]	@ (8013bbc <tcp_receive+0xafc>)
 8013a96:	685b      	ldr	r3, [r3, #4]
 8013a98:	4a4d      	ldr	r2, [pc, #308]	@ (8013bd0 <tcp_receive+0xb10>)
 8013a9a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8013a9c:	4b47      	ldr	r3, [pc, #284]	@ (8013bbc <tcp_receive+0xafc>)
 8013a9e:	2200      	movs	r2, #0
 8013aa0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013aa2:	4b46      	ldr	r3, [pc, #280]	@ (8013bbc <tcp_receive+0xafc>)
 8013aa4:	68db      	ldr	r3, [r3, #12]
 8013aa6:	899b      	ldrh	r3, [r3, #12]
 8013aa8:	b29b      	uxth	r3, r3
 8013aaa:	4618      	mov	r0, r3
 8013aac:	f7f9 ffda 	bl	800da64 <lwip_htons>
 8013ab0:	4603      	mov	r3, r0
 8013ab2:	b2db      	uxtb	r3, r3
 8013ab4:	f003 0301 	and.w	r3, r3, #1
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	f000 80b8 	beq.w	8013c2e <tcp_receive+0xb6e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8013abe:	4b45      	ldr	r3, [pc, #276]	@ (8013bd4 <tcp_receive+0xb14>)
 8013ac0:	781b      	ldrb	r3, [r3, #0]
 8013ac2:	f043 0320 	orr.w	r3, r3, #32
 8013ac6:	b2da      	uxtb	r2, r3
 8013ac8:	4b42      	ldr	r3, [pc, #264]	@ (8013bd4 <tcp_receive+0xb14>)
 8013aca:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8013acc:	e0af      	b.n	8013c2e <tcp_receive+0xb6e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013ad2:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013ad8:	68db      	ldr	r3, [r3, #12]
 8013ada:	685b      	ldr	r3, [r3, #4]
 8013adc:	4a36      	ldr	r2, [pc, #216]	@ (8013bb8 <tcp_receive+0xaf8>)
 8013ade:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8013ae0:	68fb      	ldr	r3, [r7, #12]
 8013ae2:	891b      	ldrh	r3, [r3, #8]
 8013ae4:	461c      	mov	r4, r3
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	68db      	ldr	r3, [r3, #12]
 8013aea:	899b      	ldrh	r3, [r3, #12]
 8013aec:	b29b      	uxth	r3, r3
 8013aee:	4618      	mov	r0, r3
 8013af0:	f7f9 ffb8 	bl	800da64 <lwip_htons>
 8013af4:	4603      	mov	r3, r0
 8013af6:	b2db      	uxtb	r3, r3
 8013af8:	f003 0303 	and.w	r3, r3, #3
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d001      	beq.n	8013b04 <tcp_receive+0xa44>
 8013b00:	2301      	movs	r3, #1
 8013b02:	e000      	b.n	8013b06 <tcp_receive+0xa46>
 8013b04:	2300      	movs	r3, #0
 8013b06:	191a      	adds	r2, r3, r4
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013b0c:	441a      	add	r2, r3
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd",
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013b16:	461c      	mov	r4, r3
 8013b18:	68fb      	ldr	r3, [r7, #12]
 8013b1a:	891b      	ldrh	r3, [r3, #8]
 8013b1c:	461d      	mov	r5, r3
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	68db      	ldr	r3, [r3, #12]
 8013b22:	899b      	ldrh	r3, [r3, #12]
 8013b24:	b29b      	uxth	r3, r3
 8013b26:	4618      	mov	r0, r3
 8013b28:	f7f9 ff9c 	bl	800da64 <lwip_htons>
 8013b2c:	4603      	mov	r3, r0
 8013b2e:	b2db      	uxtb	r3, r3
 8013b30:	f003 0303 	and.w	r3, r3, #3
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d001      	beq.n	8013b3c <tcp_receive+0xa7c>
 8013b38:	2301      	movs	r3, #1
 8013b3a:	e000      	b.n	8013b3e <tcp_receive+0xa7e>
 8013b3c:	2300      	movs	r3, #0
 8013b3e:	442b      	add	r3, r5
 8013b40:	429c      	cmp	r4, r3
 8013b42:	d206      	bcs.n	8013b52 <tcp_receive+0xa92>
 8013b44:	4b1e      	ldr	r3, [pc, #120]	@ (8013bc0 <tcp_receive+0xb00>)
 8013b46:	f240 6231 	movw	r2, #1585	@ 0x631
 8013b4a:	4923      	ldr	r1, [pc, #140]	@ (8013bd8 <tcp_receive+0xb18>)
 8013b4c:	481e      	ldr	r0, [pc, #120]	@ (8013bc8 <tcp_receive+0xb08>)
 8013b4e:	f008 f9f7 	bl	801bf40 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	891b      	ldrh	r3, [r3, #8]
 8013b56:	461c      	mov	r4, r3
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	68db      	ldr	r3, [r3, #12]
 8013b5c:	899b      	ldrh	r3, [r3, #12]
 8013b5e:	b29b      	uxth	r3, r3
 8013b60:	4618      	mov	r0, r3
 8013b62:	f7f9 ff7f 	bl	800da64 <lwip_htons>
 8013b66:	4603      	mov	r3, r0
 8013b68:	b2db      	uxtb	r3, r3
 8013b6a:	f003 0303 	and.w	r3, r3, #3
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d001      	beq.n	8013b76 <tcp_receive+0xab6>
 8013b72:	2301      	movs	r3, #1
 8013b74:	e000      	b.n	8013b78 <tcp_receive+0xab8>
 8013b76:	2300      	movs	r3, #0
 8013b78:	1919      	adds	r1, r3, r4
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013b7e:	b28b      	uxth	r3, r1
 8013b80:	1ad3      	subs	r3, r2, r3
 8013b82:	b29a      	uxth	r2, r3
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8013b88:	6878      	ldr	r0, [r7, #4]
 8013b8a:	f7fc fe3d 	bl	8010808 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	685b      	ldr	r3, [r3, #4]
 8013b92:	891b      	ldrh	r3, [r3, #8]
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d028      	beq.n	8013bea <tcp_receive+0xb2a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8013b98:	4b0d      	ldr	r3, [pc, #52]	@ (8013bd0 <tcp_receive+0xb10>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d01d      	beq.n	8013bdc <tcp_receive+0xb1c>
              pbuf_cat(recv_data, cseg->p);
 8013ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8013bd0 <tcp_receive+0xb10>)
 8013ba2:	681a      	ldr	r2, [r3, #0]
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	685b      	ldr	r3, [r3, #4]
 8013ba8:	4619      	mov	r1, r3
 8013baa:	4610      	mov	r0, r2
 8013bac:	f7fb fee0 	bl	800f970 <pbuf_cat>
 8013bb0:	e018      	b.n	8013be4 <tcp_receive+0xb24>
 8013bb2:	bf00      	nop
 8013bb4:	2000ad4e 	.word	0x2000ad4e
 8013bb8:	2000ad44 	.word	0x2000ad44
 8013bbc:	2000ad24 	.word	0x2000ad24
 8013bc0:	0801f47c 	.word	0x0801f47c
 8013bc4:	0801f840 	.word	0x0801f840
 8013bc8:	0801f4ac 	.word	0x0801f4ac
 8013bcc:	0801f87c 	.word	0x0801f87c
 8013bd0:	2000ad54 	.word	0x2000ad54
 8013bd4:	2000ad51 	.word	0x2000ad51
 8013bd8:	0801f89c 	.word	0x0801f89c
            } else {
              recv_data = cseg->p;
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	685b      	ldr	r3, [r3, #4]
 8013be0:	4a70      	ldr	r2, [pc, #448]	@ (8013da4 <tcp_receive+0xce4>)
 8013be2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	2200      	movs	r2, #0
 8013be8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	68db      	ldr	r3, [r3, #12]
 8013bee:	899b      	ldrh	r3, [r3, #12]
 8013bf0:	b29b      	uxth	r3, r3
 8013bf2:	4618      	mov	r0, r3
 8013bf4:	f7f9 ff36 	bl	800da64 <lwip_htons>
 8013bf8:	4603      	mov	r3, r0
 8013bfa:	b2db      	uxtb	r3, r3
 8013bfc:	f003 0301 	and.w	r3, r3, #1
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d00d      	beq.n	8013c20 <tcp_receive+0xb60>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8013c04:	4b68      	ldr	r3, [pc, #416]	@ (8013da8 <tcp_receive+0xce8>)
 8013c06:	781b      	ldrb	r3, [r3, #0]
 8013c08:	f043 0320 	orr.w	r3, r3, #32
 8013c0c:	b2da      	uxtb	r2, r3
 8013c0e:	4b66      	ldr	r3, [pc, #408]	@ (8013da8 <tcp_receive+0xce8>)
 8013c10:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	7d1b      	ldrb	r3, [r3, #20]
 8013c16:	2b04      	cmp	r3, #4
 8013c18:	d102      	bne.n	8013c20 <tcp_receive+0xb60>
              pcb->state = CLOSE_WAIT;
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	2207      	movs	r2, #7
 8013c1e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	681a      	ldr	r2, [r3, #0]
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8013c28:	68f8      	ldr	r0, [r7, #12]
 8013c2a:	f7fd fb00 	bl	801122e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	d008      	beq.n	8013c48 <tcp_receive+0xb88>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013c3a:	68db      	ldr	r3, [r3, #12]
 8013c3c:	685a      	ldr	r2, [r3, #4]
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8013c42:	429a      	cmp	r2, r3
 8013c44:	f43f af43 	beq.w	8013ace <tcp_receive+0xa0e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	8b5b      	ldrh	r3, [r3, #26]
 8013c4c:	f003 0301 	and.w	r3, r3, #1
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d00e      	beq.n	8013c72 <tcp_receive+0xbb2>
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	8b5b      	ldrh	r3, [r3, #26]
 8013c58:	f023 0301 	bic.w	r3, r3, #1
 8013c5c:	b29a      	uxth	r2, r3
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	835a      	strh	r2, [r3, #26]
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	8b5b      	ldrh	r3, [r3, #26]
 8013c66:	f043 0302 	orr.w	r3, r3, #2
 8013c6a:	b29a      	uxth	r2, r3
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8013c70:	e187      	b.n	8013f82 <tcp_receive+0xec2>
        tcp_ack(pcb);
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	8b5b      	ldrh	r3, [r3, #26]
 8013c76:	f043 0301 	orr.w	r3, r3, #1
 8013c7a:	b29a      	uxth	r2, r3
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8013c80:	e17f      	b.n	8013f82 <tcp_receive+0xec2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d106      	bne.n	8013c98 <tcp_receive+0xbd8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8013c8a:	4848      	ldr	r0, [pc, #288]	@ (8013dac <tcp_receive+0xcec>)
 8013c8c:	f7fd faf8 	bl	8011280 <tcp_seg_copy>
 8013c90:	4602      	mov	r2, r0
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	675a      	str	r2, [r3, #116]	@ 0x74
 8013c96:	e16c      	b.n	8013f72 <tcp_receive+0xeb2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8013c98:	2300      	movs	r3, #0
 8013c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013ca2:	e156      	b.n	8013f52 <tcp_receive+0xe92>
            if (seqno == next->tcphdr->seqno) {
 8013ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ca6:	68db      	ldr	r3, [r3, #12]
 8013ca8:	685a      	ldr	r2, [r3, #4]
 8013caa:	4b41      	ldr	r3, [pc, #260]	@ (8013db0 <tcp_receive+0xcf0>)
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	429a      	cmp	r2, r3
 8013cb0:	d11d      	bne.n	8013cee <tcp_receive+0xc2e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8013cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8013dac <tcp_receive+0xcec>)
 8013cb4:	891a      	ldrh	r2, [r3, #8]
 8013cb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013cb8:	891b      	ldrh	r3, [r3, #8]
 8013cba:	429a      	cmp	r2, r3
 8013cbc:	f240 814e 	bls.w	8013f5c <tcp_receive+0xe9c>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8013cc0:	483a      	ldr	r0, [pc, #232]	@ (8013dac <tcp_receive+0xcec>)
 8013cc2:	f7fd fadd 	bl	8011280 <tcp_seg_copy>
 8013cc6:	61b8      	str	r0, [r7, #24]
                if (cseg != NULL) {
 8013cc8:	69bb      	ldr	r3, [r7, #24]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	f000 8148 	beq.w	8013f60 <tcp_receive+0xea0>
                  if (prev != NULL) {
 8013cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d003      	beq.n	8013cde <tcp_receive+0xc1e>
                    prev->next = cseg;
 8013cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013cd8:	69ba      	ldr	r2, [r7, #24]
 8013cda:	601a      	str	r2, [r3, #0]
 8013cdc:	e002      	b.n	8013ce4 <tcp_receive+0xc24>
                  } else {
                    pcb->ooseq = cseg;
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	69ba      	ldr	r2, [r7, #24]
 8013ce2:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8013ce4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013ce6:	69b8      	ldr	r0, [r7, #24]
 8013ce8:	f7ff f8e6 	bl	8012eb8 <tcp_oos_insert_segment>
                }
                break;
 8013cec:	e138      	b.n	8013f60 <tcp_receive+0xea0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8013cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d117      	bne.n	8013d24 <tcp_receive+0xc64>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8013cf4:	4b2e      	ldr	r3, [pc, #184]	@ (8013db0 <tcp_receive+0xcf0>)
 8013cf6:	681a      	ldr	r2, [r3, #0]
 8013cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013cfa:	68db      	ldr	r3, [r3, #12]
 8013cfc:	685b      	ldr	r3, [r3, #4]
 8013cfe:	1ad3      	subs	r3, r2, r3
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	da57      	bge.n	8013db4 <tcp_receive+0xcf4>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8013d04:	4829      	ldr	r0, [pc, #164]	@ (8013dac <tcp_receive+0xcec>)
 8013d06:	f7fd fabb 	bl	8011280 <tcp_seg_copy>
 8013d0a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8013d0c:	69fb      	ldr	r3, [r7, #28]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	f000 8128 	beq.w	8013f64 <tcp_receive+0xea4>
                    pcb->ooseq = cseg;
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	69fa      	ldr	r2, [r7, #28]
 8013d18:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8013d1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013d1c:	69f8      	ldr	r0, [r7, #28]
 8013d1e:	f7ff f8cb 	bl	8012eb8 <tcp_oos_insert_segment>
                  }
                  break;
 8013d22:	e11f      	b.n	8013f64 <tcp_receive+0xea4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8013d24:	4b22      	ldr	r3, [pc, #136]	@ (8013db0 <tcp_receive+0xcf0>)
 8013d26:	681a      	ldr	r2, [r3, #0]
 8013d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d2a:	68db      	ldr	r3, [r3, #12]
 8013d2c:	685b      	ldr	r3, [r3, #4]
 8013d2e:	1ad3      	subs	r3, r2, r3
 8013d30:	3b01      	subs	r3, #1
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	db3e      	blt.n	8013db4 <tcp_receive+0xcf4>
 8013d36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d38:	68db      	ldr	r3, [r3, #12]
 8013d3a:	685a      	ldr	r2, [r3, #4]
 8013d3c:	4b1c      	ldr	r3, [pc, #112]	@ (8013db0 <tcp_receive+0xcf0>)
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	1ad3      	subs	r3, r2, r3
 8013d42:	3b01      	subs	r3, #1
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	db35      	blt.n	8013db4 <tcp_receive+0xcf4>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8013d48:	4818      	ldr	r0, [pc, #96]	@ (8013dac <tcp_receive+0xcec>)
 8013d4a:	f7fd fa99 	bl	8011280 <tcp_seg_copy>
 8013d4e:	6238      	str	r0, [r7, #32]
                  if (cseg != NULL) {
 8013d50:	6a3b      	ldr	r3, [r7, #32]
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	f000 8108 	beq.w	8013f68 <tcp_receive+0xea8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8013d58:	4b15      	ldr	r3, [pc, #84]	@ (8013db0 <tcp_receive+0xcf0>)
 8013d5a:	681a      	ldr	r2, [r3, #0]
 8013d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d5e:	68db      	ldr	r3, [r3, #12]
 8013d60:	685b      	ldr	r3, [r3, #4]
 8013d62:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8013d64:	8909      	ldrh	r1, [r1, #8]
 8013d66:	440b      	add	r3, r1
 8013d68:	1ad3      	subs	r3, r2, r3
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	da12      	bge.n	8013d94 <tcp_receive+0xcd4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8013d6e:	4b10      	ldr	r3, [pc, #64]	@ (8013db0 <tcp_receive+0xcf0>)
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	b29a      	uxth	r2, r3
 8013d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d76:	68db      	ldr	r3, [r3, #12]
 8013d78:	685b      	ldr	r3, [r3, #4]
 8013d7a:	b29b      	uxth	r3, r3
 8013d7c:	1ad3      	subs	r3, r2, r3
 8013d7e:	b29a      	uxth	r2, r3
 8013d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d82:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8013d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d86:	685a      	ldr	r2, [r3, #4]
 8013d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d8a:	891b      	ldrh	r3, [r3, #8]
 8013d8c:	4619      	mov	r1, r3
 8013d8e:	4610      	mov	r0, r2
 8013d90:	f7fb fba4 	bl	800f4dc <pbuf_realloc>
                    }
                    prev->next = cseg;
 8013d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d96:	6a3a      	ldr	r2, [r7, #32]
 8013d98:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8013d9a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013d9c:	6a38      	ldr	r0, [r7, #32]
 8013d9e:	f7ff f88b 	bl	8012eb8 <tcp_oos_insert_segment>
                  }
                  break;
 8013da2:	e0e1      	b.n	8013f68 <tcp_receive+0xea8>
 8013da4:	2000ad54 	.word	0x2000ad54
 8013da8:	2000ad51 	.word	0x2000ad51
 8013dac:	2000ad24 	.word	0x2000ad24
 8013db0:	2000ad44 	.word	0x2000ad44
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8013db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013db6:	63bb      	str	r3, [r7, #56]	@ 0x38

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8013db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013dba:	681b      	ldr	r3, [r3, #0]
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	f040 80c5 	bne.w	8013f4c <tcp_receive+0xe8c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8013dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013dc4:	68db      	ldr	r3, [r3, #12]
 8013dc6:	685a      	ldr	r2, [r3, #4]
 8013dc8:	4b7d      	ldr	r3, [pc, #500]	@ (8013fc0 <tcp_receive+0xf00>)
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	f280 80bc 	bge.w	8013f4c <tcp_receive+0xe8c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013dd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013dd6:	68db      	ldr	r3, [r3, #12]
 8013dd8:	899b      	ldrh	r3, [r3, #12]
 8013dda:	b29b      	uxth	r3, r3
 8013ddc:	4618      	mov	r0, r3
 8013dde:	f7f9 fe41 	bl	800da64 <lwip_htons>
 8013de2:	4603      	mov	r3, r0
 8013de4:	b2db      	uxtb	r3, r3
 8013de6:	f003 0301 	and.w	r3, r3, #1
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	f040 80be 	bne.w	8013f6c <tcp_receive+0xeac>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8013df0:	4874      	ldr	r0, [pc, #464]	@ (8013fc4 <tcp_receive+0xf04>)
 8013df2:	f7fd fa45 	bl	8011280 <tcp_seg_copy>
 8013df6:	4602      	mov	r2, r0
 8013df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013dfa:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8013dfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013dfe:	681b      	ldr	r3, [r3, #0]
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	f000 80b5 	beq.w	8013f70 <tcp_receive+0xeb0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8013e06:	4b6e      	ldr	r3, [pc, #440]	@ (8013fc0 <tcp_receive+0xf00>)
 8013e08:	681a      	ldr	r2, [r3, #0]
 8013e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e0c:	68db      	ldr	r3, [r3, #12]
 8013e0e:	685b      	ldr	r3, [r3, #4]
 8013e10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013e12:	8909      	ldrh	r1, [r1, #8]
 8013e14:	440b      	add	r3, r1
 8013e16:	1ad3      	subs	r3, r2, r3
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	da12      	bge.n	8013e42 <tcp_receive+0xd82>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8013e1c:	4b68      	ldr	r3, [pc, #416]	@ (8013fc0 <tcp_receive+0xf00>)
 8013e1e:	681b      	ldr	r3, [r3, #0]
 8013e20:	b29a      	uxth	r2, r3
 8013e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e24:	68db      	ldr	r3, [r3, #12]
 8013e26:	685b      	ldr	r3, [r3, #4]
 8013e28:	b29b      	uxth	r3, r3
 8013e2a:	1ad3      	subs	r3, r2, r3
 8013e2c:	b29a      	uxth	r2, r3
 8013e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e30:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8013e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e34:	685a      	ldr	r2, [r3, #4]
 8013e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e38:	891b      	ldrh	r3, [r3, #8]
 8013e3a:	4619      	mov	r1, r3
 8013e3c:	4610      	mov	r0, r2
 8013e3e:	f7fb fb4d 	bl	800f4dc <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e46:	687a      	ldr	r2, [r7, #4]
 8013e48:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8013e4a:	441a      	add	r2, r3
 8013e4c:	4b5e      	ldr	r3, [pc, #376]	@ (8013fc8 <tcp_receive+0xf08>)
 8013e4e:	881b      	ldrh	r3, [r3, #0]
 8013e50:	4619      	mov	r1, r3
 8013e52:	4b5b      	ldr	r3, [pc, #364]	@ (8013fc0 <tcp_receive+0xf00>)
 8013e54:	681b      	ldr	r3, [r3, #0]
 8013e56:	440b      	add	r3, r1
 8013e58:	1ad3      	subs	r3, r2, r3
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	f280 8088 	bge.w	8013f70 <tcp_receive+0xeb0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8013e60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	68db      	ldr	r3, [r3, #12]
 8013e66:	899b      	ldrh	r3, [r3, #12]
 8013e68:	b29b      	uxth	r3, r3
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	f7f9 fdfa 	bl	800da64 <lwip_htons>
 8013e70:	4603      	mov	r3, r0
 8013e72:	b2db      	uxtb	r3, r3
 8013e74:	f003 0301 	and.w	r3, r3, #1
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d021      	beq.n	8013ec0 <tcp_receive+0xe00>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8013e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e7e:	681b      	ldr	r3, [r3, #0]
 8013e80:	68db      	ldr	r3, [r3, #12]
 8013e82:	899b      	ldrh	r3, [r3, #12]
 8013e84:	b29b      	uxth	r3, r3
 8013e86:	b21b      	sxth	r3, r3
 8013e88:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8013e8c:	b21c      	sxth	r4, r3
 8013e8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e90:	681b      	ldr	r3, [r3, #0]
 8013e92:	68db      	ldr	r3, [r3, #12]
 8013e94:	899b      	ldrh	r3, [r3, #12]
 8013e96:	b29b      	uxth	r3, r3
 8013e98:	4618      	mov	r0, r3
 8013e9a:	f7f9 fde3 	bl	800da64 <lwip_htons>
 8013e9e:	4603      	mov	r3, r0
 8013ea0:	b2db      	uxtb	r3, r3
 8013ea2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8013ea6:	b29b      	uxth	r3, r3
 8013ea8:	4618      	mov	r0, r3
 8013eaa:	f7f9 fddb 	bl	800da64 <lwip_htons>
 8013eae:	4603      	mov	r3, r0
 8013eb0:	b21b      	sxth	r3, r3
 8013eb2:	4323      	orrs	r3, r4
 8013eb4:	b21a      	sxth	r2, r3
 8013eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	68db      	ldr	r3, [r3, #12]
 8013ebc:	b292      	uxth	r2, r2
 8013ebe:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013ec4:	b29a      	uxth	r2, r3
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013eca:	4413      	add	r3, r2
 8013ecc:	b299      	uxth	r1, r3
 8013ece:	4b3c      	ldr	r3, [pc, #240]	@ (8013fc0 <tcp_receive+0xf00>)
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	b29a      	uxth	r2, r3
 8013ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ed6:	681b      	ldr	r3, [r3, #0]
 8013ed8:	1a8a      	subs	r2, r1, r2
 8013eda:	b292      	uxth	r2, r2
 8013edc:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8013ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	685a      	ldr	r2, [r3, #4]
 8013ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	891b      	ldrh	r3, [r3, #8]
 8013eea:	4619      	mov	r1, r3
 8013eec:	4610      	mov	r0, r2
 8013eee:	f7fb faf5 	bl	800f4dc <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8013ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	891c      	ldrh	r4, [r3, #8]
 8013ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	68db      	ldr	r3, [r3, #12]
 8013efe:	899b      	ldrh	r3, [r3, #12]
 8013f00:	b29b      	uxth	r3, r3
 8013f02:	4618      	mov	r0, r3
 8013f04:	f7f9 fdae 	bl	800da64 <lwip_htons>
 8013f08:	4603      	mov	r3, r0
 8013f0a:	b2db      	uxtb	r3, r3
 8013f0c:	f003 0303 	and.w	r3, r3, #3
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d001      	beq.n	8013f18 <tcp_receive+0xe58>
 8013f14:	2301      	movs	r3, #1
 8013f16:	e000      	b.n	8013f1a <tcp_receive+0xe5a>
 8013f18:	2300      	movs	r3, #0
 8013f1a:	4423      	add	r3, r4
 8013f1c:	b29a      	uxth	r2, r3
 8013f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8013fc8 <tcp_receive+0xf08>)
 8013f20:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd",
 8013f22:	4b29      	ldr	r3, [pc, #164]	@ (8013fc8 <tcp_receive+0xf08>)
 8013f24:	881b      	ldrh	r3, [r3, #0]
 8013f26:	461a      	mov	r2, r3
 8013f28:	4b25      	ldr	r3, [pc, #148]	@ (8013fc0 <tcp_receive+0xf00>)
 8013f2a:	681b      	ldr	r3, [r3, #0]
 8013f2c:	441a      	add	r2, r3
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f32:	6879      	ldr	r1, [r7, #4]
 8013f34:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8013f36:	440b      	add	r3, r1
 8013f38:	429a      	cmp	r2, r3
 8013f3a:	d019      	beq.n	8013f70 <tcp_receive+0xeb0>
 8013f3c:	4b23      	ldr	r3, [pc, #140]	@ (8013fcc <tcp_receive+0xf0c>)
 8013f3e:	f240 62fe 	movw	r2, #1790	@ 0x6fe
 8013f42:	4923      	ldr	r1, [pc, #140]	@ (8013fd0 <tcp_receive+0xf10>)
 8013f44:	4823      	ldr	r0, [pc, #140]	@ (8013fd4 <tcp_receive+0xf14>)
 8013f46:	f007 fffb 	bl	801bf40 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8013f4a:	e011      	b.n	8013f70 <tcp_receive+0xeb0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8013f4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013f52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	f47f aea5 	bne.w	8013ca4 <tcp_receive+0xbe4>
 8013f5a:	e00a      	b.n	8013f72 <tcp_receive+0xeb2>
                break;
 8013f5c:	bf00      	nop
 8013f5e:	e008      	b.n	8013f72 <tcp_receive+0xeb2>
                break;
 8013f60:	bf00      	nop
 8013f62:	e006      	b.n	8013f72 <tcp_receive+0xeb2>
                  break;
 8013f64:	bf00      	nop
 8013f66:	e004      	b.n	8013f72 <tcp_receive+0xeb2>
                  break;
 8013f68:	bf00      	nop
 8013f6a:	e002      	b.n	8013f72 <tcp_receive+0xeb2>
                  break;
 8013f6c:	bf00      	nop
 8013f6e:	e000      	b.n	8013f72 <tcp_receive+0xeb2>
                break;
 8013f70:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8013f72:	6878      	ldr	r0, [r7, #4]
 8013f74:	f001 fee8 	bl	8015d48 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8013f78:	e003      	b.n	8013f82 <tcp_receive+0xec2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8013f7a:	6878      	ldr	r0, [r7, #4]
 8013f7c:	f001 fee4 	bl	8015d48 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013f80:	e01a      	b.n	8013fb8 <tcp_receive+0xef8>
 8013f82:	e019      	b.n	8013fb8 <tcp_receive+0xef8>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8013f84:	4b0e      	ldr	r3, [pc, #56]	@ (8013fc0 <tcp_receive+0xf00>)
 8013f86:	681a      	ldr	r2, [r3, #0]
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f8c:	1ad3      	subs	r3, r2, r3
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	db0a      	blt.n	8013fa8 <tcp_receive+0xee8>
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f96:	687a      	ldr	r2, [r7, #4]
 8013f98:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8013f9a:	441a      	add	r2, r3
 8013f9c:	4b08      	ldr	r3, [pc, #32]	@ (8013fc0 <tcp_receive+0xf00>)
 8013f9e:	681b      	ldr	r3, [r3, #0]
 8013fa0:	1ad3      	subs	r3, r2, r3
 8013fa2:	3b01      	subs	r3, #1
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	da07      	bge.n	8013fb8 <tcp_receive+0xef8>
      tcp_ack_now(pcb);
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	8b5b      	ldrh	r3, [r3, #26]
 8013fac:	f043 0302 	orr.w	r3, r3, #2
 8013fb0:	b29a      	uxth	r2, r3
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8013fb6:	e7ff      	b.n	8013fb8 <tcp_receive+0xef8>
 8013fb8:	bf00      	nop
 8013fba:	3750      	adds	r7, #80	@ 0x50
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	bdb0      	pop	{r4, r5, r7, pc}
 8013fc0:	2000ad44 	.word	0x2000ad44
 8013fc4:	2000ad24 	.word	0x2000ad24
 8013fc8:	2000ad4e 	.word	0x2000ad4e
 8013fcc:	0801f47c 	.word	0x0801f47c
 8013fd0:	0801f808 	.word	0x0801f808
 8013fd4:	0801f4ac 	.word	0x0801f4ac

08013fd8 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8013fd8:	b480      	push	{r7}
 8013fda:	b083      	sub	sp, #12
 8013fdc:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8013fde:	4b15      	ldr	r3, [pc, #84]	@ (8014034 <tcp_get_next_optbyte+0x5c>)
 8013fe0:	881b      	ldrh	r3, [r3, #0]
 8013fe2:	1c5a      	adds	r2, r3, #1
 8013fe4:	b291      	uxth	r1, r2
 8013fe6:	4a13      	ldr	r2, [pc, #76]	@ (8014034 <tcp_get_next_optbyte+0x5c>)
 8013fe8:	8011      	strh	r1, [r2, #0]
 8013fea:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8013fec:	4b12      	ldr	r3, [pc, #72]	@ (8014038 <tcp_get_next_optbyte+0x60>)
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d004      	beq.n	8013ffe <tcp_get_next_optbyte+0x26>
 8013ff4:	4b11      	ldr	r3, [pc, #68]	@ (801403c <tcp_get_next_optbyte+0x64>)
 8013ff6:	881b      	ldrh	r3, [r3, #0]
 8013ff8:	88fa      	ldrh	r2, [r7, #6]
 8013ffa:	429a      	cmp	r2, r3
 8013ffc:	d208      	bcs.n	8014010 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8013ffe:	4b10      	ldr	r3, [pc, #64]	@ (8014040 <tcp_get_next_optbyte+0x68>)
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	3314      	adds	r3, #20
 8014004:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8014006:	88fb      	ldrh	r3, [r7, #6]
 8014008:	683a      	ldr	r2, [r7, #0]
 801400a:	4413      	add	r3, r2
 801400c:	781b      	ldrb	r3, [r3, #0]
 801400e:	e00b      	b.n	8014028 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014010:	88fb      	ldrh	r3, [r7, #6]
 8014012:	b2da      	uxtb	r2, r3
 8014014:	4b09      	ldr	r3, [pc, #36]	@ (801403c <tcp_get_next_optbyte+0x64>)
 8014016:	881b      	ldrh	r3, [r3, #0]
 8014018:	b2db      	uxtb	r3, r3
 801401a:	1ad3      	subs	r3, r2, r3
 801401c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801401e:	4b06      	ldr	r3, [pc, #24]	@ (8014038 <tcp_get_next_optbyte+0x60>)
 8014020:	681a      	ldr	r2, [r3, #0]
 8014022:	797b      	ldrb	r3, [r7, #5]
 8014024:	4413      	add	r3, r2
 8014026:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014028:	4618      	mov	r0, r3
 801402a:	370c      	adds	r7, #12
 801402c:	46bd      	mov	sp, r7
 801402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014032:	4770      	bx	lr
 8014034:	2000ad40 	.word	0x2000ad40
 8014038:	2000ad3c 	.word	0x2000ad3c
 801403c:	2000ad3a 	.word	0x2000ad3a
 8014040:	2000ad34 	.word	0x2000ad34

08014044 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014044:	b580      	push	{r7, lr}
 8014046:	b084      	sub	sp, #16
 8014048:	af00      	add	r7, sp, #0
 801404a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	2b00      	cmp	r3, #0
 8014050:	d106      	bne.n	8014060 <tcp_parseopt+0x1c>
 8014052:	4b33      	ldr	r3, [pc, #204]	@ (8014120 <tcp_parseopt+0xdc>)
 8014054:	f240 7283 	movw	r2, #1923	@ 0x783
 8014058:	4932      	ldr	r1, [pc, #200]	@ (8014124 <tcp_parseopt+0xe0>)
 801405a:	4833      	ldr	r0, [pc, #204]	@ (8014128 <tcp_parseopt+0xe4>)
 801405c:	f007 ff70 	bl	801bf40 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014060:	4b32      	ldr	r3, [pc, #200]	@ (801412c <tcp_parseopt+0xe8>)
 8014062:	881b      	ldrh	r3, [r3, #0]
 8014064:	2b00      	cmp	r3, #0
 8014066:	d057      	beq.n	8014118 <tcp_parseopt+0xd4>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014068:	4b31      	ldr	r3, [pc, #196]	@ (8014130 <tcp_parseopt+0xec>)
 801406a:	2200      	movs	r2, #0
 801406c:	801a      	strh	r2, [r3, #0]
 801406e:	e047      	b.n	8014100 <tcp_parseopt+0xbc>
      u8_t opt = tcp_get_next_optbyte();
 8014070:	f7ff ffb2 	bl	8013fd8 <tcp_get_next_optbyte>
 8014074:	4603      	mov	r3, r0
 8014076:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8014078:	7bfb      	ldrb	r3, [r7, #15]
 801407a:	2b02      	cmp	r3, #2
 801407c:	d006      	beq.n	801408c <tcp_parseopt+0x48>
 801407e:	2b02      	cmp	r3, #2
 8014080:	dc2b      	bgt.n	80140da <tcp_parseopt+0x96>
 8014082:	2b00      	cmp	r3, #0
 8014084:	d043      	beq.n	801410e <tcp_parseopt+0xca>
 8014086:	2b01      	cmp	r3, #1
 8014088:	d039      	beq.n	80140fe <tcp_parseopt+0xba>
 801408a:	e026      	b.n	80140da <tcp_parseopt+0x96>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801408c:	f7ff ffa4 	bl	8013fd8 <tcp_get_next_optbyte>
 8014090:	4603      	mov	r3, r0
 8014092:	2b04      	cmp	r3, #4
 8014094:	d13d      	bne.n	8014112 <tcp_parseopt+0xce>
 8014096:	4b26      	ldr	r3, [pc, #152]	@ (8014130 <tcp_parseopt+0xec>)
 8014098:	881b      	ldrh	r3, [r3, #0]
 801409a:	3301      	adds	r3, #1
 801409c:	4a23      	ldr	r2, [pc, #140]	@ (801412c <tcp_parseopt+0xe8>)
 801409e:	8812      	ldrh	r2, [r2, #0]
 80140a0:	4293      	cmp	r3, r2
 80140a2:	da36      	bge.n	8014112 <tcp_parseopt+0xce>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80140a4:	f7ff ff98 	bl	8013fd8 <tcp_get_next_optbyte>
 80140a8:	4603      	mov	r3, r0
 80140aa:	021b      	lsls	r3, r3, #8
 80140ac:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80140ae:	f7ff ff93 	bl	8013fd8 <tcp_get_next_optbyte>
 80140b2:	4603      	mov	r3, r0
 80140b4:	461a      	mov	r2, r3
 80140b6:	89bb      	ldrh	r3, [r7, #12]
 80140b8:	4313      	orrs	r3, r2
 80140ba:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80140bc:	89bb      	ldrh	r3, [r7, #12]
 80140be:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80140c2:	4293      	cmp	r3, r2
 80140c4:	d804      	bhi.n	80140d0 <tcp_parseopt+0x8c>
 80140c6:	89bb      	ldrh	r3, [r7, #12]
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d001      	beq.n	80140d0 <tcp_parseopt+0x8c>
 80140cc:	89ba      	ldrh	r2, [r7, #12]
 80140ce:	e001      	b.n	80140d4 <tcp_parseopt+0x90>
 80140d0:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 80140d8:	e012      	b.n	8014100 <tcp_parseopt+0xbc>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80140da:	f7ff ff7d 	bl	8013fd8 <tcp_get_next_optbyte>
 80140de:	4603      	mov	r3, r0
 80140e0:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80140e2:	7afb      	ldrb	r3, [r7, #11]
 80140e4:	2b01      	cmp	r3, #1
 80140e6:	d916      	bls.n	8014116 <tcp_parseopt+0xd2>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80140e8:	7afb      	ldrb	r3, [r7, #11]
 80140ea:	b29a      	uxth	r2, r3
 80140ec:	4b10      	ldr	r3, [pc, #64]	@ (8014130 <tcp_parseopt+0xec>)
 80140ee:	881b      	ldrh	r3, [r3, #0]
 80140f0:	4413      	add	r3, r2
 80140f2:	b29b      	uxth	r3, r3
 80140f4:	3b02      	subs	r3, #2
 80140f6:	b29a      	uxth	r2, r3
 80140f8:	4b0d      	ldr	r3, [pc, #52]	@ (8014130 <tcp_parseopt+0xec>)
 80140fa:	801a      	strh	r2, [r3, #0]
 80140fc:	e000      	b.n	8014100 <tcp_parseopt+0xbc>
          break;
 80140fe:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014100:	4b0b      	ldr	r3, [pc, #44]	@ (8014130 <tcp_parseopt+0xec>)
 8014102:	881a      	ldrh	r2, [r3, #0]
 8014104:	4b09      	ldr	r3, [pc, #36]	@ (801412c <tcp_parseopt+0xe8>)
 8014106:	881b      	ldrh	r3, [r3, #0]
 8014108:	429a      	cmp	r2, r3
 801410a:	d3b1      	bcc.n	8014070 <tcp_parseopt+0x2c>
 801410c:	e004      	b.n	8014118 <tcp_parseopt+0xd4>
          return;
 801410e:	bf00      	nop
 8014110:	e002      	b.n	8014118 <tcp_parseopt+0xd4>
            return;
 8014112:	bf00      	nop
 8014114:	e000      	b.n	8014118 <tcp_parseopt+0xd4>
            return;
 8014116:	bf00      	nop
      }
    }
  }
}
 8014118:	3710      	adds	r7, #16
 801411a:	46bd      	mov	sp, r7
 801411c:	bd80      	pop	{r7, pc}
 801411e:	bf00      	nop
 8014120:	0801f47c 	.word	0x0801f47c
 8014124:	0801f8c0 	.word	0x0801f8c0
 8014128:	0801f4ac 	.word	0x0801f4ac
 801412c:	2000ad38 	.word	0x2000ad38
 8014130:	2000ad40 	.word	0x2000ad40

08014134 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014134:	b480      	push	{r7}
 8014136:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014138:	4b05      	ldr	r3, [pc, #20]	@ (8014150 <tcp_trigger_input_pcb_close+0x1c>)
 801413a:	781b      	ldrb	r3, [r3, #0]
 801413c:	f043 0310 	orr.w	r3, r3, #16
 8014140:	b2da      	uxtb	r2, r3
 8014142:	4b03      	ldr	r3, [pc, #12]	@ (8014150 <tcp_trigger_input_pcb_close+0x1c>)
 8014144:	701a      	strb	r2, [r3, #0]
}
 8014146:	bf00      	nop
 8014148:	46bd      	mov	sp, r7
 801414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801414e:	4770      	bx	lr
 8014150:	2000ad51 	.word	0x2000ad51

08014154 <tcp_route>:
                                              struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8014154:	b580      	push	{r7, lr}
 8014156:	b084      	sub	sp, #16
 8014158:	af00      	add	r7, sp, #0
 801415a:	60f8      	str	r0, [r7, #12]
 801415c:	60b9      	str	r1, [r7, #8]
 801415e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014160:	68fb      	ldr	r3, [r7, #12]
 8014162:	2b00      	cmp	r3, #0
 8014164:	d00a      	beq.n	801417c <tcp_route+0x28>
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	7a1b      	ldrb	r3, [r3, #8]
 801416a:	2b00      	cmp	r3, #0
 801416c:	d006      	beq.n	801417c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801416e:	68fb      	ldr	r3, [r7, #12]
 8014170:	7a1b      	ldrb	r3, [r3, #8]
 8014172:	4618      	mov	r0, r3
 8014174:	f7fa ffd8 	bl	800f128 <netif_get_by_index>
 8014178:	4603      	mov	r3, r0
 801417a:	e003      	b.n	8014184 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801417c:	6878      	ldr	r0, [r7, #4]
 801417e:	f005 fef7 	bl	8019f70 <ip4_route>
 8014182:	4603      	mov	r3, r0
  }
}
 8014184:	4618      	mov	r0, r3
 8014186:	3710      	adds	r7, #16
 8014188:	46bd      	mov	sp, r7
 801418a:	bd80      	pop	{r7, pc}

0801418c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801418c:	b590      	push	{r4, r7, lr}
 801418e:	b087      	sub	sp, #28
 8014190:	af00      	add	r7, sp, #0
 8014192:	60f8      	str	r0, [r7, #12]
 8014194:	60b9      	str	r1, [r7, #8]
 8014196:	603b      	str	r3, [r7, #0]
 8014198:	4613      	mov	r3, r2
 801419a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	2b00      	cmp	r3, #0
 80141a0:	d105      	bne.n	80141ae <tcp_create_segment+0x22>
 80141a2:	4b43      	ldr	r3, [pc, #268]	@ (80142b0 <tcp_create_segment+0x124>)
 80141a4:	22a6      	movs	r2, #166	@ 0xa6
 80141a6:	4943      	ldr	r1, [pc, #268]	@ (80142b4 <tcp_create_segment+0x128>)
 80141a8:	4843      	ldr	r0, [pc, #268]	@ (80142b8 <tcp_create_segment+0x12c>)
 80141aa:	f007 fec9 	bl	801bf40 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80141ae:	68bb      	ldr	r3, [r7, #8]
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d105      	bne.n	80141c0 <tcp_create_segment+0x34>
 80141b4:	4b3e      	ldr	r3, [pc, #248]	@ (80142b0 <tcp_create_segment+0x124>)
 80141b6:	22a7      	movs	r2, #167	@ 0xa7
 80141b8:	4940      	ldr	r1, [pc, #256]	@ (80142bc <tcp_create_segment+0x130>)
 80141ba:	483f      	ldr	r0, [pc, #252]	@ (80142b8 <tcp_create_segment+0x12c>)
 80141bc:	f007 fec0 	bl	801bf40 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80141c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80141c4:	009b      	lsls	r3, r3, #2
 80141c6:	b2db      	uxtb	r3, r3
 80141c8:	f003 0304 	and.w	r3, r3, #4
 80141cc:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80141ce:	2003      	movs	r0, #3
 80141d0:	f7fa fc84 	bl	800eadc <memp_malloc>
 80141d4:	6138      	str	r0, [r7, #16]
 80141d6:	693b      	ldr	r3, [r7, #16]
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d104      	bne.n	80141e6 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80141dc:	68b8      	ldr	r0, [r7, #8]
 80141de:	f7fb fb05 	bl	800f7ec <pbuf_free>
    return NULL;
 80141e2:	2300      	movs	r3, #0
 80141e4:	e060      	b.n	80142a8 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 80141e6:	693b      	ldr	r3, [r7, #16]
 80141e8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80141ec:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80141ee:	693b      	ldr	r3, [r7, #16]
 80141f0:	2200      	movs	r2, #0
 80141f2:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80141f4:	693b      	ldr	r3, [r7, #16]
 80141f6:	68ba      	ldr	r2, [r7, #8]
 80141f8:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80141fa:	68bb      	ldr	r3, [r7, #8]
 80141fc:	891a      	ldrh	r2, [r3, #8]
 80141fe:	7dfb      	ldrb	r3, [r7, #23]
 8014200:	b29b      	uxth	r3, r3
 8014202:	429a      	cmp	r2, r3
 8014204:	d205      	bcs.n	8014212 <tcp_create_segment+0x86>
 8014206:	4b2a      	ldr	r3, [pc, #168]	@ (80142b0 <tcp_create_segment+0x124>)
 8014208:	22b3      	movs	r2, #179	@ 0xb3
 801420a:	492d      	ldr	r1, [pc, #180]	@ (80142c0 <tcp_create_segment+0x134>)
 801420c:	482a      	ldr	r0, [pc, #168]	@ (80142b8 <tcp_create_segment+0x12c>)
 801420e:	f007 fe97 	bl	801bf40 <iprintf>
  seg->len = p->tot_len - optlen;
 8014212:	68bb      	ldr	r3, [r7, #8]
 8014214:	891a      	ldrh	r2, [r3, #8]
 8014216:	7dfb      	ldrb	r3, [r7, #23]
 8014218:	b29b      	uxth	r3, r3
 801421a:	1ad3      	subs	r3, r2, r3
 801421c:	b29a      	uxth	r2, r3
 801421e:	693b      	ldr	r3, [r7, #16]
 8014220:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014222:	2114      	movs	r1, #20
 8014224:	68b8      	ldr	r0, [r7, #8]
 8014226:	f7fb fa55 	bl	800f6d4 <pbuf_add_header>
 801422a:	4603      	mov	r3, r0
 801422c:	2b00      	cmp	r3, #0
 801422e:	d004      	beq.n	801423a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014230:	6938      	ldr	r0, [r7, #16]
 8014232:	f7fc fffc 	bl	801122e <tcp_seg_free>
    return NULL;
 8014236:	2300      	movs	r3, #0
 8014238:	e036      	b.n	80142a8 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801423a:	693b      	ldr	r3, [r7, #16]
 801423c:	685b      	ldr	r3, [r3, #4]
 801423e:	685a      	ldr	r2, [r3, #4]
 8014240:	693b      	ldr	r3, [r7, #16]
 8014242:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	8ada      	ldrh	r2, [r3, #22]
 8014248:	693b      	ldr	r3, [r7, #16]
 801424a:	68dc      	ldr	r4, [r3, #12]
 801424c:	4610      	mov	r0, r2
 801424e:	f7f9 fc09 	bl	800da64 <lwip_htons>
 8014252:	4603      	mov	r3, r0
 8014254:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	8b1a      	ldrh	r2, [r3, #24]
 801425a:	693b      	ldr	r3, [r7, #16]
 801425c:	68dc      	ldr	r4, [r3, #12]
 801425e:	4610      	mov	r0, r2
 8014260:	f7f9 fc00 	bl	800da64 <lwip_htons>
 8014264:	4603      	mov	r3, r0
 8014266:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014268:	693b      	ldr	r3, [r7, #16]
 801426a:	68dc      	ldr	r4, [r3, #12]
 801426c:	6838      	ldr	r0, [r7, #0]
 801426e:	f7f9 fc0f 	bl	800da90 <lwip_htonl>
 8014272:	4603      	mov	r3, r0
 8014274:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014276:	7dfb      	ldrb	r3, [r7, #23]
 8014278:	089b      	lsrs	r3, r3, #2
 801427a:	b2db      	uxtb	r3, r3
 801427c:	3305      	adds	r3, #5
 801427e:	b29b      	uxth	r3, r3
 8014280:	031b      	lsls	r3, r3, #12
 8014282:	b29a      	uxth	r2, r3
 8014284:	79fb      	ldrb	r3, [r7, #7]
 8014286:	b29b      	uxth	r3, r3
 8014288:	4313      	orrs	r3, r2
 801428a:	b29a      	uxth	r2, r3
 801428c:	693b      	ldr	r3, [r7, #16]
 801428e:	68dc      	ldr	r4, [r3, #12]
 8014290:	4610      	mov	r0, r2
 8014292:	f7f9 fbe7 	bl	800da64 <lwip_htons>
 8014296:	4603      	mov	r3, r0
 8014298:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801429a:	693b      	ldr	r3, [r7, #16]
 801429c:	68db      	ldr	r3, [r3, #12]
 801429e:	2200      	movs	r2, #0
 80142a0:	749a      	strb	r2, [r3, #18]
 80142a2:	2200      	movs	r2, #0
 80142a4:	74da      	strb	r2, [r3, #19]
  return seg;
 80142a6:	693b      	ldr	r3, [r7, #16]
}
 80142a8:	4618      	mov	r0, r3
 80142aa:	371c      	adds	r7, #28
 80142ac:	46bd      	mov	sp, r7
 80142ae:	bd90      	pop	{r4, r7, pc}
 80142b0:	0801f8dc 	.word	0x0801f8dc
 80142b4:	0801f8f4 	.word	0x0801f8f4
 80142b8:	0801f914 	.word	0x0801f914
 80142bc:	0801f93c 	.word	0x0801f93c
 80142c0:	0801f960 	.word	0x0801f960

080142c4 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80142c4:	b580      	push	{r7, lr}
 80142c6:	b086      	sub	sp, #24
 80142c8:	af00      	add	r7, sp, #0
 80142ca:	607b      	str	r3, [r7, #4]
 80142cc:	4603      	mov	r3, r0
 80142ce:	73fb      	strb	r3, [r7, #15]
 80142d0:	460b      	mov	r3, r1
 80142d2:	81bb      	strh	r3, [r7, #12]
 80142d4:	4613      	mov	r3, r2
 80142d6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80142d8:	89bb      	ldrh	r3, [r7, #12]
 80142da:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d105      	bne.n	80142ee <tcp_pbuf_prealloc+0x2a>
 80142e2:	4b30      	ldr	r3, [pc, #192]	@ (80143a4 <tcp_pbuf_prealloc+0xe0>)
 80142e4:	22eb      	movs	r2, #235	@ 0xeb
 80142e6:	4930      	ldr	r1, [pc, #192]	@ (80143a8 <tcp_pbuf_prealloc+0xe4>)
 80142e8:	4830      	ldr	r0, [pc, #192]	@ (80143ac <tcp_pbuf_prealloc+0xe8>)
 80142ea:	f007 fe29 	bl	801bf40 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80142ee:	6a3b      	ldr	r3, [r7, #32]
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d105      	bne.n	8014300 <tcp_pbuf_prealloc+0x3c>
 80142f4:	4b2b      	ldr	r3, [pc, #172]	@ (80143a4 <tcp_pbuf_prealloc+0xe0>)
 80142f6:	22ec      	movs	r2, #236	@ 0xec
 80142f8:	492d      	ldr	r1, [pc, #180]	@ (80143b0 <tcp_pbuf_prealloc+0xec>)
 80142fa:	482c      	ldr	r0, [pc, #176]	@ (80143ac <tcp_pbuf_prealloc+0xe8>)
 80142fc:	f007 fe20 	bl	801bf40 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8014300:	89ba      	ldrh	r2, [r7, #12]
 8014302:	897b      	ldrh	r3, [r7, #10]
 8014304:	429a      	cmp	r2, r3
 8014306:	d221      	bcs.n	801434c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014308:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801430c:	f003 0302 	and.w	r3, r3, #2
 8014310:	2b00      	cmp	r3, #0
 8014312:	d111      	bne.n	8014338 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8014314:	6a3b      	ldr	r3, [r7, #32]
 8014316:	8b5b      	ldrh	r3, [r3, #26]
 8014318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801431c:	2b00      	cmp	r3, #0
 801431e:	d115      	bne.n	801434c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8014320:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014324:	2b00      	cmp	r3, #0
 8014326:	d007      	beq.n	8014338 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8014328:	6a3b      	ldr	r3, [r7, #32]
 801432a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 801432c:	2b00      	cmp	r3, #0
 801432e:	d103      	bne.n	8014338 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8014330:	6a3b      	ldr	r3, [r7, #32]
 8014332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 8014334:	2b00      	cmp	r3, #0
 8014336:	d009      	beq.n	801434c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8014338:	89bb      	ldrh	r3, [r7, #12]
 801433a:	f203 53b7 	addw	r3, r3, #1463	@ 0x5b7
 801433e:	f023 0203 	bic.w	r2, r3, #3
 8014342:	897b      	ldrh	r3, [r7, #10]
 8014344:	4293      	cmp	r3, r2
 8014346:	bf28      	it	cs
 8014348:	4613      	movcs	r3, r2
 801434a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801434c:	8af9      	ldrh	r1, [r7, #22]
 801434e:	7bfb      	ldrb	r3, [r7, #15]
 8014350:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014354:	4618      	mov	r0, r3
 8014356:	f7fa ff63 	bl	800f220 <pbuf_alloc>
 801435a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801435c:	693b      	ldr	r3, [r7, #16]
 801435e:	2b00      	cmp	r3, #0
 8014360:	d101      	bne.n	8014366 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8014362:	2300      	movs	r3, #0
 8014364:	e019      	b.n	801439a <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8014366:	693b      	ldr	r3, [r7, #16]
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d006      	beq.n	801437c <tcp_pbuf_prealloc+0xb8>
 801436e:	4b0d      	ldr	r3, [pc, #52]	@ (80143a4 <tcp_pbuf_prealloc+0xe0>)
 8014370:	f44f 7287 	mov.w	r2, #270	@ 0x10e
 8014374:	490f      	ldr	r1, [pc, #60]	@ (80143b4 <tcp_pbuf_prealloc+0xf0>)
 8014376:	480d      	ldr	r0, [pc, #52]	@ (80143ac <tcp_pbuf_prealloc+0xe8>)
 8014378:	f007 fde2 	bl	801bf40 <iprintf>
  *oversize = p->len - length;
 801437c:	693b      	ldr	r3, [r7, #16]
 801437e:	895a      	ldrh	r2, [r3, #10]
 8014380:	89bb      	ldrh	r3, [r7, #12]
 8014382:	1ad3      	subs	r3, r2, r3
 8014384:	b29a      	uxth	r2, r3
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801438a:	693b      	ldr	r3, [r7, #16]
 801438c:	89ba      	ldrh	r2, [r7, #12]
 801438e:	811a      	strh	r2, [r3, #8]
 8014390:	693b      	ldr	r3, [r7, #16]
 8014392:	891a      	ldrh	r2, [r3, #8]
 8014394:	693b      	ldr	r3, [r7, #16]
 8014396:	815a      	strh	r2, [r3, #10]
  return p;
 8014398:	693b      	ldr	r3, [r7, #16]
}
 801439a:	4618      	mov	r0, r3
 801439c:	3718      	adds	r7, #24
 801439e:	46bd      	mov	sp, r7
 80143a0:	bd80      	pop	{r7, pc}
 80143a2:	bf00      	nop
 80143a4:	0801f8dc 	.word	0x0801f8dc
 80143a8:	0801f978 	.word	0x0801f978
 80143ac:	0801f914 	.word	0x0801f914
 80143b0:	0801f99c 	.word	0x0801f99c
 80143b4:	0801f9bc 	.word	0x0801f9bc

080143b8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80143b8:	b580      	push	{r7, lr}
 80143ba:	b082      	sub	sp, #8
 80143bc:	af00      	add	r7, sp, #0
 80143be:	6078      	str	r0, [r7, #4]
 80143c0:	460b      	mov	r3, r1
 80143c2:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d106      	bne.n	80143d8 <tcp_write_checks+0x20>
 80143ca:	4b33      	ldr	r3, [pc, #204]	@ (8014498 <tcp_write_checks+0xe0>)
 80143cc:	f44f 729b 	mov.w	r2, #310	@ 0x136
 80143d0:	4932      	ldr	r1, [pc, #200]	@ (801449c <tcp_write_checks+0xe4>)
 80143d2:	4833      	ldr	r0, [pc, #204]	@ (80144a0 <tcp_write_checks+0xe8>)
 80143d4:	f007 fdb4 	bl	801bf40 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	7d1b      	ldrb	r3, [r3, #20]
 80143dc:	2b04      	cmp	r3, #4
 80143de:	d00e      	beq.n	80143fe <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80143e4:	2b07      	cmp	r3, #7
 80143e6:	d00a      	beq.n	80143fe <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80143ec:	2b02      	cmp	r3, #2
 80143ee:	d006      	beq.n	80143fe <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80143f4:	2b03      	cmp	r3, #3
 80143f6:	d002      	beq.n	80143fe <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80143f8:	f06f 030a 	mvn.w	r3, #10
 80143fc:	e048      	b.n	8014490 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80143fe:	887b      	ldrh	r3, [r7, #2]
 8014400:	2b00      	cmp	r3, #0
 8014402:	d101      	bne.n	8014408 <tcp_write_checks+0x50>
    return ERR_OK;
 8014404:	2300      	movs	r3, #0
 8014406:	e043      	b.n	8014490 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801440e:	887a      	ldrh	r2, [r7, #2]
 8014410:	429a      	cmp	r2, r3
 8014412:	d909      	bls.n	8014428 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	8b5b      	ldrh	r3, [r3, #26]
 8014418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801441c:	b29a      	uxth	r2, r3
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8014422:	f04f 33ff 	mov.w	r3, #4294967295
 8014426:	e033      	b.n	8014490 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801442e:	2b0f      	cmp	r3, #15
 8014430:	d909      	bls.n	8014446 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	8b5b      	ldrh	r3, [r3, #26]
 8014436:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801443a:	b29a      	uxth	r2, r3
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8014440:	f04f 33ff 	mov.w	r3, #4294967295
 8014444:	e024      	b.n	8014490 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801444c:	2b00      	cmp	r3, #0
 801444e:	d00f      	beq.n	8014470 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014454:	2b00      	cmp	r3, #0
 8014456:	d11a      	bne.n	801448e <tcp_write_checks+0xd6>
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801445c:	2b00      	cmp	r3, #0
 801445e:	d116      	bne.n	801448e <tcp_write_checks+0xd6>
 8014460:	4b0d      	ldr	r3, [pc, #52]	@ (8014498 <tcp_write_checks+0xe0>)
 8014462:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8014466:	490f      	ldr	r1, [pc, #60]	@ (80144a4 <tcp_write_checks+0xec>)
 8014468:	480d      	ldr	r0, [pc, #52]	@ (80144a0 <tcp_write_checks+0xe8>)
 801446a:	f007 fd69 	bl	801bf40 <iprintf>
 801446e:	e00e      	b.n	801448e <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014474:	2b00      	cmp	r3, #0
 8014476:	d103      	bne.n	8014480 <tcp_write_checks+0xc8>
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801447c:	2b00      	cmp	r3, #0
 801447e:	d006      	beq.n	801448e <tcp_write_checks+0xd6>
 8014480:	4b05      	ldr	r3, [pc, #20]	@ (8014498 <tcp_write_checks+0xe0>)
 8014482:	f240 125b 	movw	r2, #347	@ 0x15b
 8014486:	4908      	ldr	r1, [pc, #32]	@ (80144a8 <tcp_write_checks+0xf0>)
 8014488:	4805      	ldr	r0, [pc, #20]	@ (80144a0 <tcp_write_checks+0xe8>)
 801448a:	f007 fd59 	bl	801bf40 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801448e:	2300      	movs	r3, #0
}
 8014490:	4618      	mov	r0, r3
 8014492:	3708      	adds	r7, #8
 8014494:	46bd      	mov	sp, r7
 8014496:	bd80      	pop	{r7, pc}
 8014498:	0801f8dc 	.word	0x0801f8dc
 801449c:	0801f9d0 	.word	0x0801f9d0
 80144a0:	0801f914 	.word	0x0801f914
 80144a4:	0801f9f0 	.word	0x0801f9f0
 80144a8:	0801fa2c 	.word	0x0801fa2c

080144ac <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80144ac:	b590      	push	{r4, r7, lr}
 80144ae:	b09b      	sub	sp, #108	@ 0x6c
 80144b0:	af04      	add	r7, sp, #16
 80144b2:	60f8      	str	r0, [r7, #12]
 80144b4:	60b9      	str	r1, [r7, #8]
 80144b6:	4611      	mov	r1, r2
 80144b8:	461a      	mov	r2, r3
 80144ba:	460b      	mov	r3, r1
 80144bc:	80fb      	strh	r3, [r7, #6]
 80144be:	4613      	mov	r3, r2
 80144c0:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 80144c2:	2300      	movs	r3, #0
 80144c4:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 80144c6:	2300      	movs	r3, #0
 80144c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80144ca:	2300      	movs	r3, #0
 80144cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80144ce:	2300      	movs	r3, #0
 80144d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80144d2:	2300      	movs	r3, #0
 80144d4:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 80144d6:	2300      	movs	r3, #0
 80144d8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 80144dc:	2300      	movs	r3, #0
 80144de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80144e2:	2300      	movs	r3, #0
 80144e4:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80144e6:	2300      	movs	r3, #0
 80144e8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80144ea:	2300      	movs	r3, #0
 80144ec:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80144ee:	68fb      	ldr	r3, [r7, #12]
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d102      	bne.n	80144fa <tcp_write+0x4e>
 80144f4:	f06f 030f 	mvn.w	r3, #15
 80144f8:	e321      	b.n	8014b3e <tcp_write+0x692>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80144fa:	68fb      	ldr	r3, [r7, #12]
 80144fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8014500:	085b      	lsrs	r3, r3, #1
 8014502:	b29a      	uxth	r2, r3
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014508:	4293      	cmp	r3, r2
 801450a:	bf28      	it	cs
 801450c:	4613      	movcs	r3, r2
 801450e:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8014510:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014512:	2b00      	cmp	r3, #0
 8014514:	d102      	bne.n	801451c <tcp_write+0x70>
 8014516:	68fb      	ldr	r3, [r7, #12]
 8014518:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801451a:	e000      	b.n	801451e <tcp_write+0x72>
 801451c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801451e:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8014520:	68bb      	ldr	r3, [r7, #8]
 8014522:	2b00      	cmp	r3, #0
 8014524:	d102      	bne.n	801452c <tcp_write+0x80>
 8014526:	f06f 030f 	mvn.w	r3, #15
 801452a:	e308      	b.n	8014b3e <tcp_write+0x692>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801452c:	88fb      	ldrh	r3, [r7, #6]
 801452e:	4619      	mov	r1, r3
 8014530:	68f8      	ldr	r0, [r7, #12]
 8014532:	f7ff ff41 	bl	80143b8 <tcp_write_checks>
 8014536:	4603      	mov	r3, r0
 8014538:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 801453c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8014540:	2b00      	cmp	r3, #0
 8014542:	d002      	beq.n	801454a <tcp_write+0x9e>
    return err;
 8014544:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8014548:	e2f9      	b.n	8014b3e <tcp_write+0x692>
  }
  queuelen = pcb->snd_queuelen;
 801454a:	68fb      	ldr	r3, [r7, #12]
 801454c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014550:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8014554:	2300      	movs	r3, #0
 8014556:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801455a:	68fb      	ldr	r3, [r7, #12]
 801455c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801455e:	2b00      	cmp	r3, #0
 8014560:	f000 80f6 	beq.w	8014750 <tcp_write+0x2a4>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014568:	653b      	str	r3, [r7, #80]	@ 0x50
 801456a:	e002      	b.n	8014572 <tcp_write+0xc6>
         last_unsent = last_unsent->next);
 801456c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014574:	681b      	ldr	r3, [r3, #0]
 8014576:	2b00      	cmp	r3, #0
 8014578:	d1f8      	bne.n	801456c <tcp_write+0xc0>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801457a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801457c:	7a9b      	ldrb	r3, [r3, #10]
 801457e:	009b      	lsls	r3, r3, #2
 8014580:	b29b      	uxth	r3, r3
 8014582:	f003 0304 	and.w	r3, r3, #4
 8014586:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8014588:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801458a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801458c:	891b      	ldrh	r3, [r3, #8]
 801458e:	4619      	mov	r1, r3
 8014590:	8c3b      	ldrh	r3, [r7, #32]
 8014592:	440b      	add	r3, r1
 8014594:	429a      	cmp	r2, r3
 8014596:	da06      	bge.n	80145a6 <tcp_write+0xfa>
 8014598:	4b9b      	ldr	r3, [pc, #620]	@ (8014808 <tcp_write+0x35c>)
 801459a:	f240 12e9 	movw	r2, #489	@ 0x1e9
 801459e:	499b      	ldr	r1, [pc, #620]	@ (801480c <tcp_write+0x360>)
 80145a0:	489b      	ldr	r0, [pc, #620]	@ (8014810 <tcp_write+0x364>)
 80145a2:	f007 fccd 	bl	801bf40 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 80145a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80145a8:	891a      	ldrh	r2, [r3, #8]
 80145aa:	8c3b      	ldrh	r3, [r7, #32]
 80145ac:	4413      	add	r3, r2
 80145ae:	b29b      	uxth	r3, r3
 80145b0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80145b2:	1ad3      	subs	r3, r2, r3
 80145b4:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80145b6:	68fb      	ldr	r3, [r7, #12]
 80145b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80145bc:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 80145be:	8a7b      	ldrh	r3, [r7, #18]
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d026      	beq.n	8014612 <tcp_write+0x166>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 80145c4:	8a7b      	ldrh	r3, [r7, #18]
 80145c6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80145c8:	429a      	cmp	r2, r3
 80145ca:	d206      	bcs.n	80145da <tcp_write+0x12e>
 80145cc:	4b8e      	ldr	r3, [pc, #568]	@ (8014808 <tcp_write+0x35c>)
 80145ce:	f240 12fb 	movw	r2, #507	@ 0x1fb
 80145d2:	4990      	ldr	r1, [pc, #576]	@ (8014814 <tcp_write+0x368>)
 80145d4:	488e      	ldr	r0, [pc, #568]	@ (8014810 <tcp_write+0x364>)
 80145d6:	f007 fcb3 	bl	801bf40 <iprintf>
      seg = last_unsent;
 80145da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80145dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80145de:	8a7b      	ldrh	r3, [r7, #18]
 80145e0:	88fa      	ldrh	r2, [r7, #6]
 80145e2:	4293      	cmp	r3, r2
 80145e4:	bf28      	it	cs
 80145e6:	4613      	movcs	r3, r2
 80145e8:	b29b      	uxth	r3, r3
 80145ea:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80145ec:	4293      	cmp	r3, r2
 80145ee:	bf28      	it	cs
 80145f0:	4613      	movcs	r3, r2
 80145f2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 80145f4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80145f8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80145fa:	4413      	add	r3, r2
 80145fc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8014600:	8a7a      	ldrh	r2, [r7, #18]
 8014602:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014604:	1ad3      	subs	r3, r2, r3
 8014606:	b29b      	uxth	r3, r3
 8014608:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801460a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801460c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801460e:	1ad3      	subs	r3, r2, r3
 8014610:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8014612:	8a7b      	ldrh	r3, [r7, #18]
 8014614:	2b00      	cmp	r3, #0
 8014616:	d00b      	beq.n	8014630 <tcp_write+0x184>
 8014618:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801461c:	88fb      	ldrh	r3, [r7, #6]
 801461e:	429a      	cmp	r2, r3
 8014620:	d006      	beq.n	8014630 <tcp_write+0x184>
 8014622:	4b79      	ldr	r3, [pc, #484]	@ (8014808 <tcp_write+0x35c>)
 8014624:	f240 2203 	movw	r2, #515	@ 0x203
 8014628:	497b      	ldr	r1, [pc, #492]	@ (8014818 <tcp_write+0x36c>)
 801462a:	4879      	ldr	r0, [pc, #484]	@ (8014810 <tcp_write+0x364>)
 801462c:	f007 fc88 	bl	801bf40 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8014630:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014634:	88fb      	ldrh	r3, [r7, #6]
 8014636:	429a      	cmp	r2, r3
 8014638:	f080 8166 	bcs.w	8014908 <tcp_write+0x45c>
 801463c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801463e:	2b00      	cmp	r3, #0
 8014640:	f000 8162 	beq.w	8014908 <tcp_write+0x45c>
 8014644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014646:	891b      	ldrh	r3, [r3, #8]
 8014648:	2b00      	cmp	r3, #0
 801464a:	f000 815d 	beq.w	8014908 <tcp_write+0x45c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801464e:	88fa      	ldrh	r2, [r7, #6]
 8014650:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014654:	1ad2      	subs	r2, r2, r3
 8014656:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014658:	4293      	cmp	r3, r2
 801465a:	bfa8      	it	ge
 801465c:	4613      	movge	r3, r2
 801465e:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8014660:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014662:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014664:	797b      	ldrb	r3, [r7, #5]
 8014666:	f003 0301 	and.w	r3, r3, #1
 801466a:	2b00      	cmp	r3, #0
 801466c:	d027      	beq.n	80146be <tcp_write+0x212>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801466e:	f107 0012 	add.w	r0, r7, #18
 8014672:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8014674:	8bf9      	ldrh	r1, [r7, #30]
 8014676:	2301      	movs	r3, #1
 8014678:	9302      	str	r3, [sp, #8]
 801467a:	797b      	ldrb	r3, [r7, #5]
 801467c:	9301      	str	r3, [sp, #4]
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	9300      	str	r3, [sp, #0]
 8014682:	4603      	mov	r3, r0
 8014684:	2000      	movs	r0, #0
 8014686:	f7ff fe1d 	bl	80142c4 <tcp_pbuf_prealloc>
 801468a:	6578      	str	r0, [r7, #84]	@ 0x54
 801468c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801468e:	2b00      	cmp	r3, #0
 8014690:	f000 8223 	beq.w	8014ada <tcp_write+0x62e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8014694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014696:	6858      	ldr	r0, [r3, #4]
 8014698:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801469c:	68ba      	ldr	r2, [r7, #8]
 801469e:	4413      	add	r3, r2
 80146a0:	8bfa      	ldrh	r2, [r7, #30]
 80146a2:	4619      	mov	r1, r3
 80146a4:	f007 fea1 	bl	801c3ea <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80146a8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80146aa:	f7fb f927 	bl	800f8fc <pbuf_clen>
 80146ae:	4603      	mov	r3, r0
 80146b0:	461a      	mov	r2, r3
 80146b2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80146b6:	4413      	add	r3, r2
 80146b8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80146bc:	e041      	b.n	8014742 <tcp_write+0x296>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 80146be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80146c0:	685b      	ldr	r3, [r3, #4]
 80146c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80146c4:	e002      	b.n	80146cc <tcp_write+0x220>
 80146c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80146cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d1f8      	bne.n	80146c6 <tcp_write+0x21a>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80146d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80146d6:	7b1b      	ldrb	r3, [r3, #12]
 80146d8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80146dc:	2b00      	cmp	r3, #0
 80146de:	d115      	bne.n	801470c <tcp_write+0x260>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80146e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80146e2:	685b      	ldr	r3, [r3, #4]
 80146e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80146e6:	8952      	ldrh	r2, [r2, #10]
 80146e8:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80146ea:	68ba      	ldr	r2, [r7, #8]
 80146ec:	429a      	cmp	r2, r3
 80146ee:	d10d      	bne.n	801470c <tcp_write+0x260>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80146f0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d006      	beq.n	8014706 <tcp_write+0x25a>
 80146f8:	4b43      	ldr	r3, [pc, #268]	@ (8014808 <tcp_write+0x35c>)
 80146fa:	f44f 720d 	mov.w	r2, #564	@ 0x234
 80146fe:	4947      	ldr	r1, [pc, #284]	@ (801481c <tcp_write+0x370>)
 8014700:	4843      	ldr	r0, [pc, #268]	@ (8014810 <tcp_write+0x364>)
 8014702:	f007 fc1d 	bl	801bf40 <iprintf>
          extendlen = seglen;
 8014706:	8bfb      	ldrh	r3, [r7, #30]
 8014708:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 801470a:	e01a      	b.n	8014742 <tcp_write+0x296>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801470c:	8bfb      	ldrh	r3, [r7, #30]
 801470e:	2201      	movs	r2, #1
 8014710:	4619      	mov	r1, r3
 8014712:	2000      	movs	r0, #0
 8014714:	f7fa fd84 	bl	800f220 <pbuf_alloc>
 8014718:	6578      	str	r0, [r7, #84]	@ 0x54
 801471a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801471c:	2b00      	cmp	r3, #0
 801471e:	f000 81de 	beq.w	8014ade <tcp_write+0x632>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8014722:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014726:	68ba      	ldr	r2, [r7, #8]
 8014728:	441a      	add	r2, r3
 801472a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801472c:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801472e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8014730:	f7fb f8e4 	bl	800f8fc <pbuf_clen>
 8014734:	4603      	mov	r3, r0
 8014736:	461a      	mov	r2, r3
 8014738:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801473c:	4413      	add	r3, r2
 801473e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8014742:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014746:	8bfb      	ldrh	r3, [r7, #30]
 8014748:	4413      	add	r3, r2
 801474a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 801474e:	e0db      	b.n	8014908 <tcp_write+0x45c>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8014750:	68fb      	ldr	r3, [r7, #12]
 8014752:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014756:	2b00      	cmp	r3, #0
 8014758:	f000 80d6 	beq.w	8014908 <tcp_write+0x45c>
 801475c:	4b2a      	ldr	r3, [pc, #168]	@ (8014808 <tcp_write+0x35c>)
 801475e:	f240 224d 	movw	r2, #589	@ 0x24d
 8014762:	492f      	ldr	r1, [pc, #188]	@ (8014820 <tcp_write+0x374>)
 8014764:	482a      	ldr	r0, [pc, #168]	@ (8014810 <tcp_write+0x364>)
 8014766:	f007 fbeb 	bl	801bf40 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801476a:	e0cd      	b.n	8014908 <tcp_write+0x45c>
    struct pbuf *p;
    u16_t left = len - pos;
 801476c:	88fa      	ldrh	r2, [r7, #6]
 801476e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014772:	1ad3      	subs	r3, r2, r3
 8014774:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8014776:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801477a:	b29b      	uxth	r3, r3
 801477c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801477e:	1ad3      	subs	r3, r2, r3
 8014780:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8014782:	8b7a      	ldrh	r2, [r7, #26]
 8014784:	8bbb      	ldrh	r3, [r7, #28]
 8014786:	4293      	cmp	r3, r2
 8014788:	bf28      	it	cs
 801478a:	4613      	movcs	r3, r2
 801478c:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801478e:	797b      	ldrb	r3, [r7, #5]
 8014790:	f003 0301 	and.w	r3, r3, #1
 8014794:	2b00      	cmp	r3, #0
 8014796:	d047      	beq.n	8014828 <tcp_write+0x37c>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8014798:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801479c:	b29a      	uxth	r2, r3
 801479e:	8b3b      	ldrh	r3, [r7, #24]
 80147a0:	4413      	add	r3, r2
 80147a2:	b299      	uxth	r1, r3
 80147a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80147a6:	2b00      	cmp	r3, #0
 80147a8:	bf0c      	ite	eq
 80147aa:	2301      	moveq	r3, #1
 80147ac:	2300      	movne	r3, #0
 80147ae:	b2db      	uxtb	r3, r3
 80147b0:	f107 0012 	add.w	r0, r7, #18
 80147b4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80147b6:	9302      	str	r3, [sp, #8]
 80147b8:	797b      	ldrb	r3, [r7, #5]
 80147ba:	9301      	str	r3, [sp, #4]
 80147bc:	68fb      	ldr	r3, [r7, #12]
 80147be:	9300      	str	r3, [sp, #0]
 80147c0:	4603      	mov	r3, r0
 80147c2:	2036      	movs	r0, #54	@ 0x36
 80147c4:	f7ff fd7e 	bl	80142c4 <tcp_pbuf_prealloc>
 80147c8:	6338      	str	r0, [r7, #48]	@ 0x30
 80147ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	f000 8188 	beq.w	8014ae2 <tcp_write+0x636>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80147d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147d4:	895b      	ldrh	r3, [r3, #10]
 80147d6:	8b3a      	ldrh	r2, [r7, #24]
 80147d8:	429a      	cmp	r2, r3
 80147da:	d906      	bls.n	80147ea <tcp_write+0x33e>
 80147dc:	4b0a      	ldr	r3, [pc, #40]	@ (8014808 <tcp_write+0x35c>)
 80147de:	f240 2269 	movw	r2, #617	@ 0x269
 80147e2:	4910      	ldr	r1, [pc, #64]	@ (8014824 <tcp_write+0x378>)
 80147e4:	480a      	ldr	r0, [pc, #40]	@ (8014810 <tcp_write+0x364>)
 80147e6:	f007 fbab 	bl	801bf40 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80147ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147ec:	685a      	ldr	r2, [r3, #4]
 80147ee:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80147f2:	18d0      	adds	r0, r2, r3
 80147f4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80147f8:	68ba      	ldr	r2, [r7, #8]
 80147fa:	4413      	add	r3, r2
 80147fc:	8b3a      	ldrh	r2, [r7, #24]
 80147fe:	4619      	mov	r1, r3
 8014800:	f007 fdf3 	bl	801c3ea <memcpy>
 8014804:	e040      	b.n	8014888 <tcp_write+0x3dc>
 8014806:	bf00      	nop
 8014808:	0801f8dc 	.word	0x0801f8dc
 801480c:	0801fa60 	.word	0x0801fa60
 8014810:	0801f914 	.word	0x0801f914
 8014814:	0801fa78 	.word	0x0801fa78
 8014818:	0801fa98 	.word	0x0801fa98
 801481c:	0801fab8 	.word	0x0801fab8
 8014820:	0801fae4 	.word	0x0801fae4
 8014824:	0801fb14 	.word	0x0801fb14
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8014828:	8a7b      	ldrh	r3, [r7, #18]
 801482a:	2b00      	cmp	r3, #0
 801482c:	d006      	beq.n	801483c <tcp_write+0x390>
 801482e:	4b81      	ldr	r3, [pc, #516]	@ (8014a34 <tcp_write+0x588>)
 8014830:	f44f 721d 	mov.w	r2, #628	@ 0x274
 8014834:	4980      	ldr	r1, [pc, #512]	@ (8014a38 <tcp_write+0x58c>)
 8014836:	4881      	ldr	r0, [pc, #516]	@ (8014a3c <tcp_write+0x590>)
 8014838:	f007 fb82 	bl	801bf40 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801483c:	8b3b      	ldrh	r3, [r7, #24]
 801483e:	2201      	movs	r2, #1
 8014840:	4619      	mov	r1, r3
 8014842:	2036      	movs	r0, #54	@ 0x36
 8014844:	f7fa fcec 	bl	800f220 <pbuf_alloc>
 8014848:	6178      	str	r0, [r7, #20]
 801484a:	697b      	ldr	r3, [r7, #20]
 801484c:	2b00      	cmp	r3, #0
 801484e:	f000 814a 	beq.w	8014ae6 <tcp_write+0x63a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8014852:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014856:	68ba      	ldr	r2, [r7, #8]
 8014858:	441a      	add	r2, r3
 801485a:	697b      	ldr	r3, [r7, #20]
 801485c:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801485e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014862:	b29b      	uxth	r3, r3
 8014864:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014868:	4619      	mov	r1, r3
 801486a:	2036      	movs	r0, #54	@ 0x36
 801486c:	f7fa fcd8 	bl	800f220 <pbuf_alloc>
 8014870:	6338      	str	r0, [r7, #48]	@ 0x30
 8014872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014874:	2b00      	cmp	r3, #0
 8014876:	d103      	bne.n	8014880 <tcp_write+0x3d4>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8014878:	6978      	ldr	r0, [r7, #20]
 801487a:	f7fa ffb7 	bl	800f7ec <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801487e:	e135      	b.n	8014aec <tcp_write+0x640>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8014880:	6979      	ldr	r1, [r7, #20]
 8014882:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014884:	f7fb f874 	bl	800f970 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8014888:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801488a:	f7fb f837 	bl	800f8fc <pbuf_clen>
 801488e:	4603      	mov	r3, r0
 8014890:	461a      	mov	r2, r3
 8014892:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8014896:	4413      	add	r3, r2
 8014898:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801489c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80148a0:	2b10      	cmp	r3, #16
 80148a2:	d903      	bls.n	80148ac <tcp_write+0x400>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 80148a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80148a6:	f7fa ffa1 	bl	800f7ec <pbuf_free>
      goto memerr;
 80148aa:	e11f      	b.n	8014aec <tcp_write+0x640>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 80148ac:	68fb      	ldr	r3, [r7, #12]
 80148ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80148b0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80148b4:	441a      	add	r2, r3
 80148b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80148ba:	9300      	str	r3, [sp, #0]
 80148bc:	4613      	mov	r3, r2
 80148be:	2200      	movs	r2, #0
 80148c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80148c2:	68f8      	ldr	r0, [r7, #12]
 80148c4:	f7ff fc62 	bl	801418c <tcp_create_segment>
 80148c8:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80148ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	f000 810c 	beq.w	8014aea <tcp_write+0x63e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80148d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	d102      	bne.n	80148de <tcp_write+0x432>
      queue = seg;
 80148d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80148da:	647b      	str	r3, [r7, #68]	@ 0x44
 80148dc:	e00c      	b.n	80148f8 <tcp_write+0x44c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80148de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	d106      	bne.n	80148f2 <tcp_write+0x446>
 80148e4:	4b53      	ldr	r3, [pc, #332]	@ (8014a34 <tcp_write+0x588>)
 80148e6:	f240 22ae 	movw	r2, #686	@ 0x2ae
 80148ea:	4955      	ldr	r1, [pc, #340]	@ (8014a40 <tcp_write+0x594>)
 80148ec:	4853      	ldr	r0, [pc, #332]	@ (8014a3c <tcp_write+0x590>)
 80148ee:	f007 fb27 	bl	801bf40 <iprintf>
      prev_seg->next = seg;
 80148f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80148f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80148f6:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80148f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80148fa:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80148fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014900:	8b3b      	ldrh	r3, [r7, #24]
 8014902:	4413      	add	r3, r2
 8014904:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8014908:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801490c:	88fb      	ldrh	r3, [r7, #6]
 801490e:	429a      	cmp	r2, r3
 8014910:	f4ff af2c 	bcc.w	801476c <tcp_write+0x2c0>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8014914:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014916:	2b00      	cmp	r3, #0
 8014918:	d02c      	beq.n	8014974 <tcp_write+0x4c8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801491a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801491c:	685b      	ldr	r3, [r3, #4]
 801491e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014920:	e01e      	b.n	8014960 <tcp_write+0x4b4>
      p->tot_len += oversize_used;
 8014922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014924:	891a      	ldrh	r2, [r3, #8]
 8014926:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014928:	4413      	add	r3, r2
 801492a:	b29a      	uxth	r2, r3
 801492c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801492e:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8014930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014932:	681b      	ldr	r3, [r3, #0]
 8014934:	2b00      	cmp	r3, #0
 8014936:	d110      	bne.n	801495a <tcp_write+0x4ae>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8014938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801493a:	685b      	ldr	r3, [r3, #4]
 801493c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801493e:	8952      	ldrh	r2, [r2, #10]
 8014940:	4413      	add	r3, r2
 8014942:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014944:	68b9      	ldr	r1, [r7, #8]
 8014946:	4618      	mov	r0, r3
 8014948:	f007 fd4f 	bl	801c3ea <memcpy>
        p->len += oversize_used;
 801494c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801494e:	895a      	ldrh	r2, [r3, #10]
 8014950:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014952:	4413      	add	r3, r2
 8014954:	b29a      	uxth	r2, r3
 8014956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014958:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801495a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801495c:	681b      	ldr	r3, [r3, #0]
 801495e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014962:	2b00      	cmp	r3, #0
 8014964:	d1dd      	bne.n	8014922 <tcp_write+0x476>
      }
    }
    last_unsent->len += oversize_used;
 8014966:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014968:	891a      	ldrh	r2, [r3, #8]
 801496a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801496c:	4413      	add	r3, r2
 801496e:	b29a      	uxth	r2, r3
 8014970:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014972:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8014974:	8a7a      	ldrh	r2, [r7, #18]
 8014976:	68fb      	ldr	r3, [r7, #12]
 8014978:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801497c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801497e:	2b00      	cmp	r3, #0
 8014980:	d018      	beq.n	80149b4 <tcp_write+0x508>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8014982:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014984:	2b00      	cmp	r3, #0
 8014986:	d106      	bne.n	8014996 <tcp_write+0x4ea>
 8014988:	4b2a      	ldr	r3, [pc, #168]	@ (8014a34 <tcp_write+0x588>)
 801498a:	f240 22e3 	movw	r2, #739	@ 0x2e3
 801498e:	492d      	ldr	r1, [pc, #180]	@ (8014a44 <tcp_write+0x598>)
 8014990:	482a      	ldr	r0, [pc, #168]	@ (8014a3c <tcp_write+0x590>)
 8014992:	f007 fad5 	bl	801bf40 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8014996:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014998:	685b      	ldr	r3, [r3, #4]
 801499a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801499c:	4618      	mov	r0, r3
 801499e:	f7fa ffe7 	bl	800f970 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80149a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80149a4:	891a      	ldrh	r2, [r3, #8]
 80149a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80149a8:	891b      	ldrh	r3, [r3, #8]
 80149aa:	4413      	add	r3, r2
 80149ac:	b29a      	uxth	r2, r3
 80149ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80149b0:	811a      	strh	r2, [r3, #8]
 80149b2:	e037      	b.n	8014a24 <tcp_write+0x578>
  } else if (extendlen > 0) {
 80149b4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d034      	beq.n	8014a24 <tcp_write+0x578>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 80149ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80149bc:	2b00      	cmp	r3, #0
 80149be:	d003      	beq.n	80149c8 <tcp_write+0x51c>
 80149c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80149c2:	685b      	ldr	r3, [r3, #4]
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d106      	bne.n	80149d6 <tcp_write+0x52a>
 80149c8:	4b1a      	ldr	r3, [pc, #104]	@ (8014a34 <tcp_write+0x588>)
 80149ca:	f240 22e9 	movw	r2, #745	@ 0x2e9
 80149ce:	491e      	ldr	r1, [pc, #120]	@ (8014a48 <tcp_write+0x59c>)
 80149d0:	481a      	ldr	r0, [pc, #104]	@ (8014a3c <tcp_write+0x590>)
 80149d2:	f007 fab5 	bl	801bf40 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80149d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80149d8:	685b      	ldr	r3, [r3, #4]
 80149da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80149dc:	e009      	b.n	80149f2 <tcp_write+0x546>
      p->tot_len += extendlen;
 80149de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149e0:	891a      	ldrh	r2, [r3, #8]
 80149e2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80149e4:	4413      	add	r3, r2
 80149e6:	b29a      	uxth	r2, r3
 80149e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149ea:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80149ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149ee:	681b      	ldr	r3, [r3, #0]
 80149f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80149f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149f4:	681b      	ldr	r3, [r3, #0]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d1f1      	bne.n	80149de <tcp_write+0x532>
    }
    p->tot_len += extendlen;
 80149fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149fc:	891a      	ldrh	r2, [r3, #8]
 80149fe:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014a00:	4413      	add	r3, r2
 8014a02:	b29a      	uxth	r2, r3
 8014a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a06:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8014a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a0a:	895a      	ldrh	r2, [r3, #10]
 8014a0c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014a0e:	4413      	add	r3, r2
 8014a10:	b29a      	uxth	r2, r3
 8014a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a14:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8014a16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014a18:	891a      	ldrh	r2, [r3, #8]
 8014a1a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014a1c:	4413      	add	r3, r2
 8014a1e:	b29a      	uxth	r2, r3
 8014a20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014a22:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8014a24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d110      	bne.n	8014a4c <tcp_write+0x5a0>
    pcb->unsent = queue;
 8014a2a:	68fb      	ldr	r3, [r7, #12]
 8014a2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014a2e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8014a30:	e00f      	b.n	8014a52 <tcp_write+0x5a6>
 8014a32:	bf00      	nop
 8014a34:	0801f8dc 	.word	0x0801f8dc
 8014a38:	0801fb54 	.word	0x0801fb54
 8014a3c:	0801f914 	.word	0x0801f914
 8014a40:	0801fb64 	.word	0x0801fb64
 8014a44:	0801fb78 	.word	0x0801fb78
 8014a48:	0801fbb0 	.word	0x0801fbb0
  } else {
    last_unsent->next = queue;
 8014a4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014a4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014a50:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8014a52:	68fb      	ldr	r3, [r7, #12]
 8014a54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8014a56:	88fb      	ldrh	r3, [r7, #6]
 8014a58:	441a      	add	r2, r3
 8014a5a:	68fb      	ldr	r3, [r7, #12]
 8014a5c:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8014a5e:	68fb      	ldr	r3, [r7, #12]
 8014a60:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8014a64:	88fb      	ldrh	r3, [r7, #6]
 8014a66:	1ad3      	subs	r3, r2, r3
 8014a68:	b29a      	uxth	r2, r3
 8014a6a:	68fb      	ldr	r3, [r7, #12]
 8014a6c:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8014a70:	68fb      	ldr	r3, [r7, #12]
 8014a72:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8014a76:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d00e      	beq.n	8014aa2 <tcp_write+0x5f6>
    LWIP_ASSERT("tcp_write: valid queue length",
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d10a      	bne.n	8014aa2 <tcp_write+0x5f6>
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d106      	bne.n	8014aa2 <tcp_write+0x5f6>
 8014a94:	4b2c      	ldr	r3, [pc, #176]	@ (8014b48 <tcp_write+0x69c>)
 8014a96:	f240 3215 	movw	r2, #789	@ 0x315
 8014a9a:	492c      	ldr	r1, [pc, #176]	@ (8014b4c <tcp_write+0x6a0>)
 8014a9c:	482c      	ldr	r0, [pc, #176]	@ (8014b50 <tcp_write+0x6a4>)
 8014a9e:	f007 fa4f 	bl	801bf40 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8014aa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d016      	beq.n	8014ad6 <tcp_write+0x62a>
 8014aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014aaa:	68db      	ldr	r3, [r3, #12]
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	d012      	beq.n	8014ad6 <tcp_write+0x62a>
 8014ab0:	797b      	ldrb	r3, [r7, #5]
 8014ab2:	f003 0302 	and.w	r3, r3, #2
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d10d      	bne.n	8014ad6 <tcp_write+0x62a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8014aba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014abc:	68db      	ldr	r3, [r3, #12]
 8014abe:	899b      	ldrh	r3, [r3, #12]
 8014ac0:	b29c      	uxth	r4, r3
 8014ac2:	2008      	movs	r0, #8
 8014ac4:	f7f8 ffce 	bl	800da64 <lwip_htons>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	461a      	mov	r2, r3
 8014acc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014ace:	68db      	ldr	r3, [r3, #12]
 8014ad0:	4322      	orrs	r2, r4
 8014ad2:	b292      	uxth	r2, r2
 8014ad4:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8014ad6:	2300      	movs	r3, #0
 8014ad8:	e031      	b.n	8014b3e <tcp_write+0x692>
          goto memerr;
 8014ada:	bf00      	nop
 8014adc:	e006      	b.n	8014aec <tcp_write+0x640>
            goto memerr;
 8014ade:	bf00      	nop
 8014ae0:	e004      	b.n	8014aec <tcp_write+0x640>
        goto memerr;
 8014ae2:	bf00      	nop
 8014ae4:	e002      	b.n	8014aec <tcp_write+0x640>
        goto memerr;
 8014ae6:	bf00      	nop
 8014ae8:	e000      	b.n	8014aec <tcp_write+0x640>
      goto memerr;
 8014aea:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	8b5b      	ldrh	r3, [r3, #26]
 8014af0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014af4:	b29a      	uxth	r2, r3
 8014af6:	68fb      	ldr	r3, [r7, #12]
 8014af8:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8014afa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d002      	beq.n	8014b06 <tcp_write+0x65a>
    pbuf_free(concat_p);
 8014b00:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8014b02:	f7fa fe73 	bl	800f7ec <pbuf_free>
  }
  if (queue != NULL) {
 8014b06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d002      	beq.n	8014b12 <tcp_write+0x666>
    tcp_segs_free(queue);
 8014b0c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8014b0e:	f7fc fb79 	bl	8011204 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8014b12:	68fb      	ldr	r3, [r7, #12]
 8014b14:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d00e      	beq.n	8014b3a <tcp_write+0x68e>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8014b1c:	68fb      	ldr	r3, [r7, #12]
 8014b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d10a      	bne.n	8014b3a <tcp_write+0x68e>
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d106      	bne.n	8014b3a <tcp_write+0x68e>
 8014b2c:	4b06      	ldr	r3, [pc, #24]	@ (8014b48 <tcp_write+0x69c>)
 8014b2e:	f240 322a 	movw	r2, #810	@ 0x32a
 8014b32:	4906      	ldr	r1, [pc, #24]	@ (8014b4c <tcp_write+0x6a0>)
 8014b34:	4806      	ldr	r0, [pc, #24]	@ (8014b50 <tcp_write+0x6a4>)
 8014b36:	f007 fa03 	bl	801bf40 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8014b3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014b3e:	4618      	mov	r0, r3
 8014b40:	375c      	adds	r7, #92	@ 0x5c
 8014b42:	46bd      	mov	sp, r7
 8014b44:	bd90      	pop	{r4, r7, pc}
 8014b46:	bf00      	nop
 8014b48:	0801f8dc 	.word	0x0801f8dc
 8014b4c:	0801fbe8 	.word	0x0801fbe8
 8014b50:	0801f914 	.word	0x0801f914

08014b54 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8014b54:	b590      	push	{r4, r7, lr}
 8014b56:	b08b      	sub	sp, #44	@ 0x2c
 8014b58:	af02      	add	r7, sp, #8
 8014b5a:	6078      	str	r0, [r7, #4]
 8014b5c:	460b      	mov	r3, r1
 8014b5e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8014b60:	2300      	movs	r3, #0
 8014b62:	61fb      	str	r3, [r7, #28]
 8014b64:	2300      	movs	r3, #0
 8014b66:	613b      	str	r3, [r7, #16]
  struct pbuf *p = NULL;
 8014b68:	2300      	movs	r3, #0
 8014b6a:	61bb      	str	r3, [r7, #24]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d106      	bne.n	8014b80 <tcp_split_unsent_seg+0x2c>
 8014b72:	4b96      	ldr	r3, [pc, #600]	@ (8014dcc <tcp_split_unsent_seg+0x278>)
 8014b74:	f240 324e 	movw	r2, #846	@ 0x34e
 8014b78:	4995      	ldr	r1, [pc, #596]	@ (8014dd0 <tcp_split_unsent_seg+0x27c>)
 8014b7a:	4896      	ldr	r0, [pc, #600]	@ (8014dd4 <tcp_split_unsent_seg+0x280>)
 8014b7c:	f007 f9e0 	bl	801bf40 <iprintf>

  useg = pcb->unsent;
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014b84:	613b      	str	r3, [r7, #16]
  if (useg == NULL) {
 8014b86:	693b      	ldr	r3, [r7, #16]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d102      	bne.n	8014b92 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8014b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8014b90:	e117      	b.n	8014dc2 <tcp_split_unsent_seg+0x26e>
  }

  if (split == 0) {
 8014b92:	887b      	ldrh	r3, [r7, #2]
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d109      	bne.n	8014bac <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8014b98:	4b8c      	ldr	r3, [pc, #560]	@ (8014dcc <tcp_split_unsent_seg+0x278>)
 8014b9a:	f240 3256 	movw	r2, #854	@ 0x356
 8014b9e:	498e      	ldr	r1, [pc, #568]	@ (8014dd8 <tcp_split_unsent_seg+0x284>)
 8014ba0:	488c      	ldr	r0, [pc, #560]	@ (8014dd4 <tcp_split_unsent_seg+0x280>)
 8014ba2:	f007 f9cd 	bl	801bf40 <iprintf>
    return ERR_VAL;
 8014ba6:	f06f 0305 	mvn.w	r3, #5
 8014baa:	e10a      	b.n	8014dc2 <tcp_split_unsent_seg+0x26e>
  }

  if (useg->len <= split) {
 8014bac:	693b      	ldr	r3, [r7, #16]
 8014bae:	891b      	ldrh	r3, [r3, #8]
 8014bb0:	887a      	ldrh	r2, [r7, #2]
 8014bb2:	429a      	cmp	r2, r3
 8014bb4:	d301      	bcc.n	8014bba <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8014bb6:	2300      	movs	r3, #0
 8014bb8:	e103      	b.n	8014dc2 <tcp_split_unsent_seg+0x26e>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014bbe:	887a      	ldrh	r2, [r7, #2]
 8014bc0:	429a      	cmp	r2, r3
 8014bc2:	d906      	bls.n	8014bd2 <tcp_split_unsent_seg+0x7e>
 8014bc4:	4b81      	ldr	r3, [pc, #516]	@ (8014dcc <tcp_split_unsent_seg+0x278>)
 8014bc6:	f240 325e 	movw	r2, #862	@ 0x35e
 8014bca:	4984      	ldr	r1, [pc, #528]	@ (8014ddc <tcp_split_unsent_seg+0x288>)
 8014bcc:	4881      	ldr	r0, [pc, #516]	@ (8014dd4 <tcp_split_unsent_seg+0x280>)
 8014bce:	f007 f9b7 	bl	801bf40 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8014bd2:	693b      	ldr	r3, [r7, #16]
 8014bd4:	891b      	ldrh	r3, [r3, #8]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d106      	bne.n	8014be8 <tcp_split_unsent_seg+0x94>
 8014bda:	4b7c      	ldr	r3, [pc, #496]	@ (8014dcc <tcp_split_unsent_seg+0x278>)
 8014bdc:	f240 325f 	movw	r2, #863	@ 0x35f
 8014be0:	497f      	ldr	r1, [pc, #508]	@ (8014de0 <tcp_split_unsent_seg+0x28c>)
 8014be2:	487c      	ldr	r0, [pc, #496]	@ (8014dd4 <tcp_split_unsent_seg+0x280>)
 8014be4:	f007 f9ac 	bl	801bf40 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8014be8:	693b      	ldr	r3, [r7, #16]
 8014bea:	7a9b      	ldrb	r3, [r3, #10]
 8014bec:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8014bee:	7bfb      	ldrb	r3, [r7, #15]
 8014bf0:	009b      	lsls	r3, r3, #2
 8014bf2:	b2db      	uxtb	r3, r3
 8014bf4:	f003 0304 	and.w	r3, r3, #4
 8014bf8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8014bfa:	693b      	ldr	r3, [r7, #16]
 8014bfc:	891a      	ldrh	r2, [r3, #8]
 8014bfe:	887b      	ldrh	r3, [r7, #2]
 8014c00:	1ad3      	subs	r3, r2, r3
 8014c02:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8014c04:	7bbb      	ldrb	r3, [r7, #14]
 8014c06:	b29a      	uxth	r2, r3
 8014c08:	89bb      	ldrh	r3, [r7, #12]
 8014c0a:	4413      	add	r3, r2
 8014c0c:	b29b      	uxth	r3, r3
 8014c0e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014c12:	4619      	mov	r1, r3
 8014c14:	2036      	movs	r0, #54	@ 0x36
 8014c16:	f7fa fb03 	bl	800f220 <pbuf_alloc>
 8014c1a:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8014c1c:	69bb      	ldr	r3, [r7, #24]
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	f000 80ba 	beq.w	8014d98 <tcp_split_unsent_seg+0x244>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8014c24:	693b      	ldr	r3, [r7, #16]
 8014c26:	685b      	ldr	r3, [r3, #4]
 8014c28:	891a      	ldrh	r2, [r3, #8]
 8014c2a:	693b      	ldr	r3, [r7, #16]
 8014c2c:	891b      	ldrh	r3, [r3, #8]
 8014c2e:	1ad3      	subs	r3, r2, r3
 8014c30:	b29a      	uxth	r2, r3
 8014c32:	887b      	ldrh	r3, [r7, #2]
 8014c34:	4413      	add	r3, r2
 8014c36:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8014c38:	693b      	ldr	r3, [r7, #16]
 8014c3a:	6858      	ldr	r0, [r3, #4]
 8014c3c:	69bb      	ldr	r3, [r7, #24]
 8014c3e:	685a      	ldr	r2, [r3, #4]
 8014c40:	7bbb      	ldrb	r3, [r7, #14]
 8014c42:	18d1      	adds	r1, r2, r3
 8014c44:	897b      	ldrh	r3, [r7, #10]
 8014c46:	89ba      	ldrh	r2, [r7, #12]
 8014c48:	f7fa ffda 	bl	800fc00 <pbuf_copy_partial>
 8014c4c:	4603      	mov	r3, r0
 8014c4e:	461a      	mov	r2, r3
 8014c50:	89bb      	ldrh	r3, [r7, #12]
 8014c52:	4293      	cmp	r3, r2
 8014c54:	f040 80a2 	bne.w	8014d9c <tcp_split_unsent_seg+0x248>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8014c58:	693b      	ldr	r3, [r7, #16]
 8014c5a:	68db      	ldr	r3, [r3, #12]
 8014c5c:	899b      	ldrh	r3, [r3, #12]
 8014c5e:	b29b      	uxth	r3, r3
 8014c60:	4618      	mov	r0, r3
 8014c62:	f7f8 feff 	bl	800da64 <lwip_htons>
 8014c66:	4603      	mov	r3, r0
 8014c68:	b2db      	uxtb	r3, r3
 8014c6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014c6e:	75fb      	strb	r3, [r7, #23]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8014c70:	2300      	movs	r3, #0
 8014c72:	75bb      	strb	r3, [r7, #22]

  if (split_flags & TCP_PSH) {
 8014c74:	7dfb      	ldrb	r3, [r7, #23]
 8014c76:	f003 0308 	and.w	r3, r3, #8
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d007      	beq.n	8014c8e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8014c7e:	7dfb      	ldrb	r3, [r7, #23]
 8014c80:	f023 0308 	bic.w	r3, r3, #8
 8014c84:	75fb      	strb	r3, [r7, #23]
    remainder_flags |= TCP_PSH;
 8014c86:	7dbb      	ldrb	r3, [r7, #22]
 8014c88:	f043 0308 	orr.w	r3, r3, #8
 8014c8c:	75bb      	strb	r3, [r7, #22]
  }
  if (split_flags & TCP_FIN) {
 8014c8e:	7dfb      	ldrb	r3, [r7, #23]
 8014c90:	f003 0301 	and.w	r3, r3, #1
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d007      	beq.n	8014ca8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8014c98:	7dfb      	ldrb	r3, [r7, #23]
 8014c9a:	f023 0301 	bic.w	r3, r3, #1
 8014c9e:	75fb      	strb	r3, [r7, #23]
    remainder_flags |= TCP_FIN;
 8014ca0:	7dbb      	ldrb	r3, [r7, #22]
 8014ca2:	f043 0301 	orr.w	r3, r3, #1
 8014ca6:	75bb      	strb	r3, [r7, #22]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8014ca8:	693b      	ldr	r3, [r7, #16]
 8014caa:	68db      	ldr	r3, [r3, #12]
 8014cac:	685b      	ldr	r3, [r3, #4]
 8014cae:	4618      	mov	r0, r3
 8014cb0:	f7f8 feee 	bl	800da90 <lwip_htonl>
 8014cb4:	4602      	mov	r2, r0
 8014cb6:	887b      	ldrh	r3, [r7, #2]
 8014cb8:	18d1      	adds	r1, r2, r3
 8014cba:	7dba      	ldrb	r2, [r7, #22]
 8014cbc:	7bfb      	ldrb	r3, [r7, #15]
 8014cbe:	9300      	str	r3, [sp, #0]
 8014cc0:	460b      	mov	r3, r1
 8014cc2:	69b9      	ldr	r1, [r7, #24]
 8014cc4:	6878      	ldr	r0, [r7, #4]
 8014cc6:	f7ff fa61 	bl	801418c <tcp_create_segment>
 8014cca:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8014ccc:	69fb      	ldr	r3, [r7, #28]
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d102      	bne.n	8014cd8 <tcp_split_unsent_seg+0x184>
    p = NULL; /* Freed by tcp_create_segment */
 8014cd2:	2300      	movs	r3, #0
 8014cd4:	61bb      	str	r3, [r7, #24]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("tcp_split_unsent_seg: could not create new TCP segment\n"));
    goto memerr;
 8014cd6:	e062      	b.n	8014d9e <tcp_split_unsent_seg+0x24a>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8014cd8:	693b      	ldr	r3, [r7, #16]
 8014cda:	685b      	ldr	r3, [r3, #4]
 8014cdc:	4618      	mov	r0, r3
 8014cde:	f7fa fe0d 	bl	800f8fc <pbuf_clen>
 8014ce2:	4603      	mov	r3, r0
 8014ce4:	461a      	mov	r2, r3
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014cec:	1a9b      	subs	r3, r3, r2
 8014cee:	b29a      	uxth	r2, r3
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8014cf6:	693b      	ldr	r3, [r7, #16]
 8014cf8:	6858      	ldr	r0, [r3, #4]
 8014cfa:	693b      	ldr	r3, [r7, #16]
 8014cfc:	685b      	ldr	r3, [r3, #4]
 8014cfe:	891a      	ldrh	r2, [r3, #8]
 8014d00:	89bb      	ldrh	r3, [r7, #12]
 8014d02:	1ad3      	subs	r3, r2, r3
 8014d04:	b29b      	uxth	r3, r3
 8014d06:	4619      	mov	r1, r3
 8014d08:	f7fa fbe8 	bl	800f4dc <pbuf_realloc>
  useg->len -= remainder;
 8014d0c:	693b      	ldr	r3, [r7, #16]
 8014d0e:	891a      	ldrh	r2, [r3, #8]
 8014d10:	89bb      	ldrh	r3, [r7, #12]
 8014d12:	1ad3      	subs	r3, r2, r3
 8014d14:	b29a      	uxth	r2, r3
 8014d16:	693b      	ldr	r3, [r7, #16]
 8014d18:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8014d1a:	693b      	ldr	r3, [r7, #16]
 8014d1c:	68db      	ldr	r3, [r3, #12]
 8014d1e:	899b      	ldrh	r3, [r3, #12]
 8014d20:	b29c      	uxth	r4, r3
 8014d22:	7dfb      	ldrb	r3, [r7, #23]
 8014d24:	b29b      	uxth	r3, r3
 8014d26:	4618      	mov	r0, r3
 8014d28:	f7f8 fe9c 	bl	800da64 <lwip_htons>
 8014d2c:	4603      	mov	r3, r0
 8014d2e:	461a      	mov	r2, r3
 8014d30:	693b      	ldr	r3, [r7, #16]
 8014d32:	68db      	ldr	r3, [r3, #12]
 8014d34:	4322      	orrs	r2, r4
 8014d36:	b292      	uxth	r2, r2
 8014d38:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8014d3a:	693b      	ldr	r3, [r7, #16]
 8014d3c:	685b      	ldr	r3, [r3, #4]
 8014d3e:	4618      	mov	r0, r3
 8014d40:	f7fa fddc 	bl	800f8fc <pbuf_clen>
 8014d44:	4603      	mov	r3, r0
 8014d46:	461a      	mov	r2, r3
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014d4e:	4413      	add	r3, r2
 8014d50:	b29a      	uxth	r2, r3
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8014d58:	69fb      	ldr	r3, [r7, #28]
 8014d5a:	685b      	ldr	r3, [r3, #4]
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	f7fa fdcd 	bl	800f8fc <pbuf_clen>
 8014d62:	4603      	mov	r3, r0
 8014d64:	461a      	mov	r2, r3
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014d6c:	4413      	add	r3, r2
 8014d6e:	b29a      	uxth	r2, r3
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8014d76:	693b      	ldr	r3, [r7, #16]
 8014d78:	681a      	ldr	r2, [r3, #0]
 8014d7a:	69fb      	ldr	r3, [r7, #28]
 8014d7c:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8014d7e:	693b      	ldr	r3, [r7, #16]
 8014d80:	69fa      	ldr	r2, [r7, #28]
 8014d82:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8014d84:	69fb      	ldr	r3, [r7, #28]
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d103      	bne.n	8014d94 <tcp_split_unsent_seg+0x240>
    pcb->unsent_oversize = 0;
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	2200      	movs	r2, #0
 8014d90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8014d94:	2300      	movs	r3, #0
 8014d96:	e014      	b.n	8014dc2 <tcp_split_unsent_seg+0x26e>
    goto memerr;
 8014d98:	bf00      	nop
 8014d9a:	e000      	b.n	8014d9e <tcp_split_unsent_seg+0x24a>
    goto memerr;
 8014d9c:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8014d9e:	69fb      	ldr	r3, [r7, #28]
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d006      	beq.n	8014db2 <tcp_split_unsent_seg+0x25e>
 8014da4:	4b09      	ldr	r3, [pc, #36]	@ (8014dcc <tcp_split_unsent_seg+0x278>)
 8014da6:	f44f 7277 	mov.w	r2, #988	@ 0x3dc
 8014daa:	490e      	ldr	r1, [pc, #56]	@ (8014de4 <tcp_split_unsent_seg+0x290>)
 8014dac:	4809      	ldr	r0, [pc, #36]	@ (8014dd4 <tcp_split_unsent_seg+0x280>)
 8014dae:	f007 f8c7 	bl	801bf40 <iprintf>
  if (p != NULL) {
 8014db2:	69bb      	ldr	r3, [r7, #24]
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d002      	beq.n	8014dbe <tcp_split_unsent_seg+0x26a>
    pbuf_free(p);
 8014db8:	69b8      	ldr	r0, [r7, #24]
 8014dba:	f7fa fd17 	bl	800f7ec <pbuf_free>
  }

  return ERR_MEM;
 8014dbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014dc2:	4618      	mov	r0, r3
 8014dc4:	3724      	adds	r7, #36	@ 0x24
 8014dc6:	46bd      	mov	sp, r7
 8014dc8:	bd90      	pop	{r4, r7, pc}
 8014dca:	bf00      	nop
 8014dcc:	0801f8dc 	.word	0x0801f8dc
 8014dd0:	0801fc08 	.word	0x0801fc08
 8014dd4:	0801f914 	.word	0x0801f914
 8014dd8:	0801fc2c 	.word	0x0801fc2c
 8014ddc:	0801fc50 	.word	0x0801fc50
 8014de0:	0801fc60 	.word	0x0801fc60
 8014de4:	0801fc70 	.word	0x0801fc70

08014de8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8014de8:	b590      	push	{r4, r7, lr}
 8014dea:	b085      	sub	sp, #20
 8014dec:	af00      	add	r7, sp, #0
 8014dee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d106      	bne.n	8014e04 <tcp_send_fin+0x1c>
 8014df6:	4b21      	ldr	r3, [pc, #132]	@ (8014e7c <tcp_send_fin+0x94>)
 8014df8:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 8014dfc:	4920      	ldr	r1, [pc, #128]	@ (8014e80 <tcp_send_fin+0x98>)
 8014dfe:	4821      	ldr	r0, [pc, #132]	@ (8014e84 <tcp_send_fin+0x9c>)
 8014e00:	f007 f89e 	bl	801bf40 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	d02e      	beq.n	8014e6a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014e10:	60fb      	str	r3, [r7, #12]
 8014e12:	e002      	b.n	8014e1a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	681b      	ldr	r3, [r3, #0]
 8014e18:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014e1a:	68fb      	ldr	r3, [r7, #12]
 8014e1c:	681b      	ldr	r3, [r3, #0]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d1f8      	bne.n	8014e14 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8014e22:	68fb      	ldr	r3, [r7, #12]
 8014e24:	68db      	ldr	r3, [r3, #12]
 8014e26:	899b      	ldrh	r3, [r3, #12]
 8014e28:	b29b      	uxth	r3, r3
 8014e2a:	4618      	mov	r0, r3
 8014e2c:	f7f8 fe1a 	bl	800da64 <lwip_htons>
 8014e30:	4603      	mov	r3, r0
 8014e32:	b2db      	uxtb	r3, r3
 8014e34:	f003 0307 	and.w	r3, r3, #7
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d116      	bne.n	8014e6a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8014e3c:	68fb      	ldr	r3, [r7, #12]
 8014e3e:	68db      	ldr	r3, [r3, #12]
 8014e40:	899b      	ldrh	r3, [r3, #12]
 8014e42:	b29c      	uxth	r4, r3
 8014e44:	2001      	movs	r0, #1
 8014e46:	f7f8 fe0d 	bl	800da64 <lwip_htons>
 8014e4a:	4603      	mov	r3, r0
 8014e4c:	461a      	mov	r2, r3
 8014e4e:	68fb      	ldr	r3, [r7, #12]
 8014e50:	68db      	ldr	r3, [r3, #12]
 8014e52:	4322      	orrs	r2, r4
 8014e54:	b292      	uxth	r2, r2
 8014e56:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	8b5b      	ldrh	r3, [r3, #26]
 8014e5c:	f043 0320 	orr.w	r3, r3, #32
 8014e60:	b29a      	uxth	r2, r3
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8014e66:	2300      	movs	r3, #0
 8014e68:	e004      	b.n	8014e74 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8014e6a:	2101      	movs	r1, #1
 8014e6c:	6878      	ldr	r0, [r7, #4]
 8014e6e:	f000 f80b 	bl	8014e88 <tcp_enqueue_flags>
 8014e72:	4603      	mov	r3, r0
}
 8014e74:	4618      	mov	r0, r3
 8014e76:	3714      	adds	r7, #20
 8014e78:	46bd      	mov	sp, r7
 8014e7a:	bd90      	pop	{r4, r7, pc}
 8014e7c:	0801f8dc 	.word	0x0801f8dc
 8014e80:	0801fc7c 	.word	0x0801fc7c
 8014e84:	0801f914 	.word	0x0801f914

08014e88 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8014e88:	b580      	push	{r7, lr}
 8014e8a:	b08a      	sub	sp, #40	@ 0x28
 8014e8c:	af02      	add	r7, sp, #8
 8014e8e:	6078      	str	r0, [r7, #4]
 8014e90:	460b      	mov	r3, r1
 8014e92:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8014e94:	2300      	movs	r3, #0
 8014e96:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8014e98:	2300      	movs	r3, #0
 8014e9a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8014e9c:	78fb      	ldrb	r3, [r7, #3]
 8014e9e:	f003 0303 	and.w	r3, r3, #3
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d106      	bne.n	8014eb4 <tcp_enqueue_flags+0x2c>
 8014ea6:	4b67      	ldr	r3, [pc, #412]	@ (8015044 <tcp_enqueue_flags+0x1bc>)
 8014ea8:	f240 4213 	movw	r2, #1043	@ 0x413
 8014eac:	4966      	ldr	r1, [pc, #408]	@ (8015048 <tcp_enqueue_flags+0x1c0>)
 8014eae:	4867      	ldr	r0, [pc, #412]	@ (801504c <tcp_enqueue_flags+0x1c4>)
 8014eb0:	f007 f846 	bl	801bf40 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d106      	bne.n	8014ec8 <tcp_enqueue_flags+0x40>
 8014eba:	4b62      	ldr	r3, [pc, #392]	@ (8015044 <tcp_enqueue_flags+0x1bc>)
 8014ebc:	f240 4215 	movw	r2, #1045	@ 0x415
 8014ec0:	4963      	ldr	r1, [pc, #396]	@ (8015050 <tcp_enqueue_flags+0x1c8>)
 8014ec2:	4862      	ldr	r0, [pc, #392]	@ (801504c <tcp_enqueue_flags+0x1c4>)
 8014ec4:	f007 f83c 	bl	801bf40 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8014ec8:	78fb      	ldrb	r3, [r7, #3]
 8014eca:	f003 0302 	and.w	r3, r3, #2
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d001      	beq.n	8014ed6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8014ed2:	2301      	movs	r3, #1
 8014ed4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014ed6:	7ffb      	ldrb	r3, [r7, #31]
 8014ed8:	009b      	lsls	r3, r3, #2
 8014eda:	b2db      	uxtb	r3, r3
 8014edc:	f003 0304 	and.w	r3, r3, #4
 8014ee0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014ee2:	7dfb      	ldrb	r3, [r7, #23]
 8014ee4:	b29b      	uxth	r3, r3
 8014ee6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014eea:	4619      	mov	r1, r3
 8014eec:	2036      	movs	r0, #54	@ 0x36
 8014eee:	f7fa f997 	bl	800f220 <pbuf_alloc>
 8014ef2:	6138      	str	r0, [r7, #16]
 8014ef4:	693b      	ldr	r3, [r7, #16]
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d109      	bne.n	8014f0e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	8b5b      	ldrh	r3, [r3, #26]
 8014efe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014f02:	b29a      	uxth	r2, r3
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8014f08:	f04f 33ff 	mov.w	r3, #4294967295
 8014f0c:	e095      	b.n	801503a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8014f0e:	693b      	ldr	r3, [r7, #16]
 8014f10:	895a      	ldrh	r2, [r3, #10]
 8014f12:	7dfb      	ldrb	r3, [r7, #23]
 8014f14:	b29b      	uxth	r3, r3
 8014f16:	429a      	cmp	r2, r3
 8014f18:	d206      	bcs.n	8014f28 <tcp_enqueue_flags+0xa0>
 8014f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8015044 <tcp_enqueue_flags+0x1bc>)
 8014f1c:	f240 423d 	movw	r2, #1085	@ 0x43d
 8014f20:	494c      	ldr	r1, [pc, #304]	@ (8015054 <tcp_enqueue_flags+0x1cc>)
 8014f22:	484a      	ldr	r0, [pc, #296]	@ (801504c <tcp_enqueue_flags+0x1c4>)
 8014f24:	f007 f80c 	bl	801bf40 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8014f2c:	78fa      	ldrb	r2, [r7, #3]
 8014f2e:	7ffb      	ldrb	r3, [r7, #31]
 8014f30:	9300      	str	r3, [sp, #0]
 8014f32:	460b      	mov	r3, r1
 8014f34:	6939      	ldr	r1, [r7, #16]
 8014f36:	6878      	ldr	r0, [r7, #4]
 8014f38:	f7ff f928 	bl	801418c <tcp_create_segment>
 8014f3c:	60f8      	str	r0, [r7, #12]
 8014f3e:	68fb      	ldr	r3, [r7, #12]
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d109      	bne.n	8014f58 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	8b5b      	ldrh	r3, [r3, #26]
 8014f48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014f4c:	b29a      	uxth	r2, r3
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8014f52:	f04f 33ff 	mov.w	r3, #4294967295
 8014f56:	e070      	b.n	801503a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	68db      	ldr	r3, [r3, #12]
 8014f5c:	f003 0303 	and.w	r3, r3, #3
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d006      	beq.n	8014f72 <tcp_enqueue_flags+0xea>
 8014f64:	4b37      	ldr	r3, [pc, #220]	@ (8015044 <tcp_enqueue_flags+0x1bc>)
 8014f66:	f240 4246 	movw	r2, #1094	@ 0x446
 8014f6a:	493b      	ldr	r1, [pc, #236]	@ (8015058 <tcp_enqueue_flags+0x1d0>)
 8014f6c:	4837      	ldr	r0, [pc, #220]	@ (801504c <tcp_enqueue_flags+0x1c4>)
 8014f6e:	f006 ffe7 	bl	801bf40 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8014f72:	68fb      	ldr	r3, [r7, #12]
 8014f74:	891b      	ldrh	r3, [r3, #8]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d006      	beq.n	8014f88 <tcp_enqueue_flags+0x100>
 8014f7a:	4b32      	ldr	r3, [pc, #200]	@ (8015044 <tcp_enqueue_flags+0x1bc>)
 8014f7c:	f240 4247 	movw	r2, #1095	@ 0x447
 8014f80:	4936      	ldr	r1, [pc, #216]	@ (801505c <tcp_enqueue_flags+0x1d4>)
 8014f82:	4832      	ldr	r0, [pc, #200]	@ (801504c <tcp_enqueue_flags+0x1c4>)
 8014f84:	f006 ffdc 	bl	801bf40 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014f8c:	2b00      	cmp	r3, #0
 8014f8e:	d103      	bne.n	8014f98 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	68fa      	ldr	r2, [r7, #12]
 8014f94:	66da      	str	r2, [r3, #108]	@ 0x6c
 8014f96:	e00d      	b.n	8014fb4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014f9c:	61bb      	str	r3, [r7, #24]
 8014f9e:	e002      	b.n	8014fa6 <tcp_enqueue_flags+0x11e>
 8014fa0:	69bb      	ldr	r3, [r7, #24]
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	61bb      	str	r3, [r7, #24]
 8014fa6:	69bb      	ldr	r3, [r7, #24]
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d1f8      	bne.n	8014fa0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8014fae:	69bb      	ldr	r3, [r7, #24]
 8014fb0:	68fa      	ldr	r2, [r7, #12]
 8014fb2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	2200      	movs	r2, #0
 8014fb8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8014fbc:	78fb      	ldrb	r3, [r7, #3]
 8014fbe:	f003 0302 	and.w	r3, r3, #2
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d104      	bne.n	8014fd0 <tcp_enqueue_flags+0x148>
 8014fc6:	78fb      	ldrb	r3, [r7, #3]
 8014fc8:	f003 0301 	and.w	r3, r3, #1
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d004      	beq.n	8014fda <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014fd4:	1c5a      	adds	r2, r3, #1
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8014fda:	78fb      	ldrb	r3, [r7, #3]
 8014fdc:	f003 0301 	and.w	r3, r3, #1
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d006      	beq.n	8014ff2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	8b5b      	ldrh	r3, [r3, #26]
 8014fe8:	f043 0320 	orr.w	r3, r3, #32
 8014fec:	b29a      	uxth	r2, r3
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8014ff2:	68fb      	ldr	r3, [r7, #12]
 8014ff4:	685b      	ldr	r3, [r3, #4]
 8014ff6:	4618      	mov	r0, r3
 8014ff8:	f7fa fc80 	bl	800f8fc <pbuf_clen>
 8014ffc:	4603      	mov	r3, r0
 8014ffe:	461a      	mov	r2, r3
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015006:	4413      	add	r3, r2
 8015008:	b29a      	uxth	r2, r3
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015016:	2b00      	cmp	r3, #0
 8015018:	d00e      	beq.n	8015038 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801501e:	2b00      	cmp	r3, #0
 8015020:	d10a      	bne.n	8015038 <tcp_enqueue_flags+0x1b0>
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015026:	2b00      	cmp	r3, #0
 8015028:	d106      	bne.n	8015038 <tcp_enqueue_flags+0x1b0>
 801502a:	4b06      	ldr	r3, [pc, #24]	@ (8015044 <tcp_enqueue_flags+0x1bc>)
 801502c:	f240 4269 	movw	r2, #1129	@ 0x469
 8015030:	490b      	ldr	r1, [pc, #44]	@ (8015060 <tcp_enqueue_flags+0x1d8>)
 8015032:	4806      	ldr	r0, [pc, #24]	@ (801504c <tcp_enqueue_flags+0x1c4>)
 8015034:	f006 ff84 	bl	801bf40 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015038:	2300      	movs	r3, #0
}
 801503a:	4618      	mov	r0, r3
 801503c:	3720      	adds	r7, #32
 801503e:	46bd      	mov	sp, r7
 8015040:	bd80      	pop	{r7, pc}
 8015042:	bf00      	nop
 8015044:	0801f8dc 	.word	0x0801f8dc
 8015048:	0801fc98 	.word	0x0801fc98
 801504c:	0801f914 	.word	0x0801f914
 8015050:	0801fcf0 	.word	0x0801fcf0
 8015054:	0801fd10 	.word	0x0801fd10
 8015058:	0801fd4c 	.word	0x0801fd4c
 801505c:	0801fd64 	.word	0x0801fd64
 8015060:	0801fd90 	.word	0x0801fd90

08015064 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015064:	b5b0      	push	{r4, r5, r7, lr}
 8015066:	b08a      	sub	sp, #40	@ 0x28
 8015068:	af00      	add	r7, sp, #0
 801506a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	2b00      	cmp	r3, #0
 8015070:	d106      	bne.n	8015080 <tcp_output+0x1c>
 8015072:	4b8a      	ldr	r3, [pc, #552]	@ (801529c <tcp_output+0x238>)
 8015074:	f240 42e5 	movw	r2, #1253	@ 0x4e5
 8015078:	4989      	ldr	r1, [pc, #548]	@ (80152a0 <tcp_output+0x23c>)
 801507a:	488a      	ldr	r0, [pc, #552]	@ (80152a4 <tcp_output+0x240>)
 801507c:	f006 ff60 	bl	801bf40 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	7d1b      	ldrb	r3, [r3, #20]
 8015084:	2b01      	cmp	r3, #1
 8015086:	d106      	bne.n	8015096 <tcp_output+0x32>
 8015088:	4b84      	ldr	r3, [pc, #528]	@ (801529c <tcp_output+0x238>)
 801508a:	f240 42e7 	movw	r2, #1255	@ 0x4e7
 801508e:	4986      	ldr	r1, [pc, #536]	@ (80152a8 <tcp_output+0x244>)
 8015090:	4884      	ldr	r0, [pc, #528]	@ (80152a4 <tcp_output+0x240>)
 8015092:	f006 ff55 	bl	801bf40 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015096:	4b85      	ldr	r3, [pc, #532]	@ (80152ac <tcp_output+0x248>)
 8015098:	681b      	ldr	r3, [r3, #0]
 801509a:	687a      	ldr	r2, [r7, #4]
 801509c:	429a      	cmp	r2, r3
 801509e:	d101      	bne.n	80150a4 <tcp_output+0x40>
    return ERR_OK;
 80150a0:	2300      	movs	r3, #0
 80150a2:	e1ce      	b.n	8015442 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80150b0:	4293      	cmp	r3, r2
 80150b2:	bf28      	it	cs
 80150b4:	4613      	movcs	r3, r2
 80150b6:	b29b      	uxth	r3, r3
 80150b8:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80150be:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80150c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d10b      	bne.n	80150de <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	8b5b      	ldrh	r3, [r3, #26]
 80150ca:	f003 0302 	and.w	r3, r3, #2
 80150ce:	2b00      	cmp	r3, #0
 80150d0:	f000 81aa 	beq.w	8015428 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80150d4:	6878      	ldr	r0, [r7, #4]
 80150d6:	f000 fe37 	bl	8015d48 <tcp_send_empty_ack>
 80150da:	4603      	mov	r3, r0
 80150dc:	e1b1      	b.n	8015442 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80150de:	6879      	ldr	r1, [r7, #4]
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	3304      	adds	r3, #4
 80150e4:	461a      	mov	r2, r3
 80150e6:	6878      	ldr	r0, [r7, #4]
 80150e8:	f7ff f834 	bl	8014154 <tcp_route>
 80150ec:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80150ee:	697b      	ldr	r3, [r7, #20]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d102      	bne.n	80150fa <tcp_output+0x96>
    return ERR_RTE;
 80150f4:	f06f 0303 	mvn.w	r3, #3
 80150f8:	e1a3      	b.n	8015442 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d003      	beq.n	8015108 <tcp_output+0xa4>
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	2b00      	cmp	r3, #0
 8015106:	d111      	bne.n	801512c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015108:	697b      	ldr	r3, [r7, #20]
 801510a:	2b00      	cmp	r3, #0
 801510c:	d002      	beq.n	8015114 <tcp_output+0xb0>
 801510e:	697b      	ldr	r3, [r7, #20]
 8015110:	3304      	adds	r3, #4
 8015112:	e000      	b.n	8015116 <tcp_output+0xb2>
 8015114:	2300      	movs	r3, #0
 8015116:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015118:	693b      	ldr	r3, [r7, #16]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d102      	bne.n	8015124 <tcp_output+0xc0>
      return ERR_RTE;
 801511e:	f06f 0303 	mvn.w	r3, #3
 8015122:	e18e      	b.n	8015442 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015124:	693b      	ldr	r3, [r7, #16]
 8015126:	681a      	ldr	r2, [r3, #0]
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801512c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801512e:	68db      	ldr	r3, [r3, #12]
 8015130:	685b      	ldr	r3, [r3, #4]
 8015132:	4618      	mov	r0, r3
 8015134:	f7f8 fcac 	bl	800da90 <lwip_htonl>
 8015138:	4602      	mov	r2, r0
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801513e:	1ad3      	subs	r3, r2, r3
 8015140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015142:	8912      	ldrh	r2, [r2, #8]
 8015144:	4413      	add	r3, r2
 8015146:	69ba      	ldr	r2, [r7, #24]
 8015148:	429a      	cmp	r2, r3
 801514a:	d227      	bcs.n	801519c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015152:	461a      	mov	r2, r3
 8015154:	69bb      	ldr	r3, [r7, #24]
 8015156:	4293      	cmp	r3, r2
 8015158:	d114      	bne.n	8015184 <tcp_output+0x120>
 801515a:	687b      	ldr	r3, [r7, #4]
 801515c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801515e:	2b00      	cmp	r3, #0
 8015160:	d110      	bne.n	8015184 <tcp_output+0x120>
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8015168:	2b00      	cmp	r3, #0
 801516a:	d10b      	bne.n	8015184 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	2200      	movs	r2, #0
 8015170:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	2201      	movs	r2, #1
 8015178:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	2200      	movs	r2, #0
 8015180:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	8b5b      	ldrh	r3, [r3, #26]
 8015188:	f003 0302 	and.w	r3, r3, #2
 801518c:	2b00      	cmp	r3, #0
 801518e:	f000 814d 	beq.w	801542c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015192:	6878      	ldr	r0, [r7, #4]
 8015194:	f000 fdd8 	bl	8015d48 <tcp_send_empty_ack>
 8015198:	4603      	mov	r3, r0
 801519a:	e152      	b.n	8015442 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	2200      	movs	r2, #0
 80151a0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80151a8:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80151aa:	6a3b      	ldr	r3, [r7, #32]
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	f000 811c 	beq.w	80153ea <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80151b2:	e002      	b.n	80151ba <tcp_output+0x156>
 80151b4:	6a3b      	ldr	r3, [r7, #32]
 80151b6:	681b      	ldr	r3, [r3, #0]
 80151b8:	623b      	str	r3, [r7, #32]
 80151ba:	6a3b      	ldr	r3, [r7, #32]
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d1f8      	bne.n	80151b4 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80151c2:	e112      	b.n	80153ea <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80151c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151c6:	68db      	ldr	r3, [r3, #12]
 80151c8:	899b      	ldrh	r3, [r3, #12]
 80151ca:	b29b      	uxth	r3, r3
 80151cc:	4618      	mov	r0, r3
 80151ce:	f7f8 fc49 	bl	800da64 <lwip_htons>
 80151d2:	4603      	mov	r3, r0
 80151d4:	b2db      	uxtb	r3, r3
 80151d6:	f003 0304 	and.w	r3, r3, #4
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d006      	beq.n	80151ec <tcp_output+0x188>
 80151de:	4b2f      	ldr	r3, [pc, #188]	@ (801529c <tcp_output+0x238>)
 80151e0:	f240 523a 	movw	r2, #1338	@ 0x53a
 80151e4:	4932      	ldr	r1, [pc, #200]	@ (80152b0 <tcp_output+0x24c>)
 80151e6:	482f      	ldr	r0, [pc, #188]	@ (80152a4 <tcp_output+0x240>)
 80151e8:	f006 feaa 	bl	801bf40 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	d01f      	beq.n	8015234 <tcp_output+0x1d0>
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	8b5b      	ldrh	r3, [r3, #26]
 80151f8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d119      	bne.n	8015234 <tcp_output+0x1d0>
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015204:	2b00      	cmp	r3, #0
 8015206:	d00b      	beq.n	8015220 <tcp_output+0x1bc>
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801520c:	681b      	ldr	r3, [r3, #0]
 801520e:	2b00      	cmp	r3, #0
 8015210:	d110      	bne.n	8015234 <tcp_output+0x1d0>
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015216:	891a      	ldrh	r2, [r3, #8]
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801521c:	429a      	cmp	r2, r3
 801521e:	d209      	bcs.n	8015234 <tcp_output+0x1d0>
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8015226:	2b00      	cmp	r3, #0
 8015228:	d004      	beq.n	8015234 <tcp_output+0x1d0>
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015230:	2b0f      	cmp	r3, #15
 8015232:	d901      	bls.n	8015238 <tcp_output+0x1d4>
 8015234:	2301      	movs	r3, #1
 8015236:	e000      	b.n	801523a <tcp_output+0x1d6>
 8015238:	2300      	movs	r3, #0
 801523a:	2b00      	cmp	r3, #0
 801523c:	d106      	bne.n	801524c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	8b5b      	ldrh	r3, [r3, #26]
 8015242:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015246:	2b00      	cmp	r3, #0
 8015248:	f000 80e4 	beq.w	8015414 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801524c:	687b      	ldr	r3, [r7, #4]
 801524e:	7d1b      	ldrb	r3, [r3, #20]
 8015250:	2b02      	cmp	r3, #2
 8015252:	d00d      	beq.n	8015270 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015256:	68db      	ldr	r3, [r3, #12]
 8015258:	899b      	ldrh	r3, [r3, #12]
 801525a:	b29c      	uxth	r4, r3
 801525c:	2010      	movs	r0, #16
 801525e:	f7f8 fc01 	bl	800da64 <lwip_htons>
 8015262:	4603      	mov	r3, r0
 8015264:	461a      	mov	r2, r3
 8015266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015268:	68db      	ldr	r3, [r3, #12]
 801526a:	4322      	orrs	r2, r4
 801526c:	b292      	uxth	r2, r2
 801526e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8015270:	697a      	ldr	r2, [r7, #20]
 8015272:	6879      	ldr	r1, [r7, #4]
 8015274:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015276:	f000 f909 	bl	801548c <tcp_output_segment>
 801527a:	4603      	mov	r3, r0
 801527c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801527e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015282:	2b00      	cmp	r3, #0
 8015284:	d016      	beq.n	80152b4 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	8b5b      	ldrh	r3, [r3, #26]
 801528a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801528e:	b29a      	uxth	r2, r3
 8015290:	687b      	ldr	r3, [r7, #4]
 8015292:	835a      	strh	r2, [r3, #26]
      return err;
 8015294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015298:	e0d3      	b.n	8015442 <tcp_output+0x3de>
 801529a:	bf00      	nop
 801529c:	0801f8dc 	.word	0x0801f8dc
 80152a0:	0801fdb8 	.word	0x0801fdb8
 80152a4:	0801f914 	.word	0x0801f914
 80152a8:	0801fdd0 	.word	0x0801fdd0
 80152ac:	2000ad58 	.word	0x2000ad58
 80152b0:	0801fdf8 	.word	0x0801fdf8
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80152b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152b6:	681a      	ldr	r2, [r3, #0]
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80152bc:	687b      	ldr	r3, [r7, #4]
 80152be:	7d1b      	ldrb	r3, [r3, #20]
 80152c0:	2b02      	cmp	r3, #2
 80152c2:	d006      	beq.n	80152d2 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	8b5b      	ldrh	r3, [r3, #26]
 80152c8:	f023 0303 	bic.w	r3, r3, #3
 80152cc:	b29a      	uxth	r2, r3
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80152d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152d4:	68db      	ldr	r3, [r3, #12]
 80152d6:	685b      	ldr	r3, [r3, #4]
 80152d8:	4618      	mov	r0, r3
 80152da:	f7f8 fbd9 	bl	800da90 <lwip_htonl>
 80152de:	4604      	mov	r4, r0
 80152e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152e2:	891b      	ldrh	r3, [r3, #8]
 80152e4:	461d      	mov	r5, r3
 80152e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152e8:	68db      	ldr	r3, [r3, #12]
 80152ea:	899b      	ldrh	r3, [r3, #12]
 80152ec:	b29b      	uxth	r3, r3
 80152ee:	4618      	mov	r0, r3
 80152f0:	f7f8 fbb8 	bl	800da64 <lwip_htons>
 80152f4:	4603      	mov	r3, r0
 80152f6:	b2db      	uxtb	r3, r3
 80152f8:	f003 0303 	and.w	r3, r3, #3
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	d001      	beq.n	8015304 <tcp_output+0x2a0>
 8015300:	2301      	movs	r3, #1
 8015302:	e000      	b.n	8015306 <tcp_output+0x2a2>
 8015304:	2300      	movs	r3, #0
 8015306:	442b      	add	r3, r5
 8015308:	4423      	add	r3, r4
 801530a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015310:	68bb      	ldr	r3, [r7, #8]
 8015312:	1ad3      	subs	r3, r2, r3
 8015314:	2b00      	cmp	r3, #0
 8015316:	da02      	bge.n	801531e <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	68ba      	ldr	r2, [r7, #8]
 801531c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801531e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015320:	891b      	ldrh	r3, [r3, #8]
 8015322:	461c      	mov	r4, r3
 8015324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015326:	68db      	ldr	r3, [r3, #12]
 8015328:	899b      	ldrh	r3, [r3, #12]
 801532a:	b29b      	uxth	r3, r3
 801532c:	4618      	mov	r0, r3
 801532e:	f7f8 fb99 	bl	800da64 <lwip_htons>
 8015332:	4603      	mov	r3, r0
 8015334:	b2db      	uxtb	r3, r3
 8015336:	f003 0303 	and.w	r3, r3, #3
 801533a:	2b00      	cmp	r3, #0
 801533c:	d001      	beq.n	8015342 <tcp_output+0x2de>
 801533e:	2301      	movs	r3, #1
 8015340:	e000      	b.n	8015344 <tcp_output+0x2e0>
 8015342:	2300      	movs	r3, #0
 8015344:	4423      	add	r3, r4
 8015346:	2b00      	cmp	r3, #0
 8015348:	d049      	beq.n	80153de <tcp_output+0x37a>
      seg->next = NULL;
 801534a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801534c:	2200      	movs	r2, #0
 801534e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015354:	2b00      	cmp	r3, #0
 8015356:	d105      	bne.n	8015364 <tcp_output+0x300>
        pcb->unacked = seg;
 8015358:	687b      	ldr	r3, [r7, #4]
 801535a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801535c:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801535e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015360:	623b      	str	r3, [r7, #32]
 8015362:	e03f      	b.n	80153e4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015366:	68db      	ldr	r3, [r3, #12]
 8015368:	685b      	ldr	r3, [r3, #4]
 801536a:	4618      	mov	r0, r3
 801536c:	f7f8 fb90 	bl	800da90 <lwip_htonl>
 8015370:	4604      	mov	r4, r0
 8015372:	6a3b      	ldr	r3, [r7, #32]
 8015374:	68db      	ldr	r3, [r3, #12]
 8015376:	685b      	ldr	r3, [r3, #4]
 8015378:	4618      	mov	r0, r3
 801537a:	f7f8 fb89 	bl	800da90 <lwip_htonl>
 801537e:	4603      	mov	r3, r0
 8015380:	1ae3      	subs	r3, r4, r3
 8015382:	2b00      	cmp	r3, #0
 8015384:	da24      	bge.n	80153d0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	3370      	adds	r3, #112	@ 0x70
 801538a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801538c:	e002      	b.n	8015394 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801538e:	69fb      	ldr	r3, [r7, #28]
 8015390:	681b      	ldr	r3, [r3, #0]
 8015392:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015394:	69fb      	ldr	r3, [r7, #28]
 8015396:	681b      	ldr	r3, [r3, #0]
 8015398:	2b00      	cmp	r3, #0
 801539a:	d011      	beq.n	80153c0 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801539c:	69fb      	ldr	r3, [r7, #28]
 801539e:	681b      	ldr	r3, [r3, #0]
 80153a0:	68db      	ldr	r3, [r3, #12]
 80153a2:	685b      	ldr	r3, [r3, #4]
 80153a4:	4618      	mov	r0, r3
 80153a6:	f7f8 fb73 	bl	800da90 <lwip_htonl>
 80153aa:	4604      	mov	r4, r0
 80153ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153ae:	68db      	ldr	r3, [r3, #12]
 80153b0:	685b      	ldr	r3, [r3, #4]
 80153b2:	4618      	mov	r0, r3
 80153b4:	f7f8 fb6c 	bl	800da90 <lwip_htonl>
 80153b8:	4603      	mov	r3, r0
 80153ba:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80153bc:	2b00      	cmp	r3, #0
 80153be:	dbe6      	blt.n	801538e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80153c0:	69fb      	ldr	r3, [r7, #28]
 80153c2:	681a      	ldr	r2, [r3, #0]
 80153c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153c6:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80153c8:	69fb      	ldr	r3, [r7, #28]
 80153ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80153cc:	601a      	str	r2, [r3, #0]
 80153ce:	e009      	b.n	80153e4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80153d0:	6a3b      	ldr	r3, [r7, #32]
 80153d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80153d4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80153d6:	6a3b      	ldr	r3, [r7, #32]
 80153d8:	681b      	ldr	r3, [r3, #0]
 80153da:	623b      	str	r3, [r7, #32]
 80153dc:	e002      	b.n	80153e4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80153de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80153e0:	f7fb ff25 	bl	801122e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80153e8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80153ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153ec:	2b00      	cmp	r3, #0
 80153ee:	d012      	beq.n	8015416 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80153f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153f2:	68db      	ldr	r3, [r3, #12]
 80153f4:	685b      	ldr	r3, [r3, #4]
 80153f6:	4618      	mov	r0, r3
 80153f8:	f7f8 fb4a 	bl	800da90 <lwip_htonl>
 80153fc:	4602      	mov	r2, r0
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015402:	1ad3      	subs	r3, r2, r3
 8015404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015406:	8912      	ldrh	r2, [r2, #8]
 8015408:	4413      	add	r3, r2
  while (seg != NULL &&
 801540a:	69ba      	ldr	r2, [r7, #24]
 801540c:	429a      	cmp	r2, r3
 801540e:	f4bf aed9 	bcs.w	80151c4 <tcp_output+0x160>
 8015412:	e000      	b.n	8015416 <tcp_output+0x3b2>
      break;
 8015414:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801541a:	2b00      	cmp	r3, #0
 801541c:	d108      	bne.n	8015430 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801541e:	687b      	ldr	r3, [r7, #4]
 8015420:	2200      	movs	r2, #0
 8015422:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8015426:	e004      	b.n	8015432 <tcp_output+0x3ce>
    goto output_done;
 8015428:	bf00      	nop
 801542a:	e002      	b.n	8015432 <tcp_output+0x3ce>
    goto output_done;
 801542c:	bf00      	nop
 801542e:	e000      	b.n	8015432 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8015430:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	8b5b      	ldrh	r3, [r3, #26]
 8015436:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801543a:	b29a      	uxth	r2, r3
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015440:	2300      	movs	r3, #0
}
 8015442:	4618      	mov	r0, r3
 8015444:	3728      	adds	r7, #40	@ 0x28
 8015446:	46bd      	mov	sp, r7
 8015448:	bdb0      	pop	{r4, r5, r7, pc}
 801544a:	bf00      	nop

0801544c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801544c:	b580      	push	{r7, lr}
 801544e:	b082      	sub	sp, #8
 8015450:	af00      	add	r7, sp, #0
 8015452:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	2b00      	cmp	r3, #0
 8015458:	d106      	bne.n	8015468 <tcp_output_segment_busy+0x1c>
 801545a:	4b09      	ldr	r3, [pc, #36]	@ (8015480 <tcp_output_segment_busy+0x34>)
 801545c:	f240 529e 	movw	r2, #1438	@ 0x59e
 8015460:	4908      	ldr	r1, [pc, #32]	@ (8015484 <tcp_output_segment_busy+0x38>)
 8015462:	4809      	ldr	r0, [pc, #36]	@ (8015488 <tcp_output_segment_busy+0x3c>)
 8015464:	f006 fd6c 	bl	801bf40 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	685b      	ldr	r3, [r3, #4]
 801546c:	7b9b      	ldrb	r3, [r3, #14]
 801546e:	2b01      	cmp	r3, #1
 8015470:	d001      	beq.n	8015476 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8015472:	2301      	movs	r3, #1
 8015474:	e000      	b.n	8015478 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8015476:	2300      	movs	r3, #0
}
 8015478:	4618      	mov	r0, r3
 801547a:	3708      	adds	r7, #8
 801547c:	46bd      	mov	sp, r7
 801547e:	bd80      	pop	{r7, pc}
 8015480:	0801f8dc 	.word	0x0801f8dc
 8015484:	0801fe10 	.word	0x0801fe10
 8015488:	0801f914 	.word	0x0801f914

0801548c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801548c:	b5b0      	push	{r4, r5, r7, lr}
 801548e:	b08c      	sub	sp, #48	@ 0x30
 8015490:	af04      	add	r7, sp, #16
 8015492:	60f8      	str	r0, [r7, #12]
 8015494:	60b9      	str	r1, [r7, #8]
 8015496:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8015498:	68fb      	ldr	r3, [r7, #12]
 801549a:	2b00      	cmp	r3, #0
 801549c:	d106      	bne.n	80154ac <tcp_output_segment+0x20>
 801549e:	4b64      	ldr	r3, [pc, #400]	@ (8015630 <tcp_output_segment+0x1a4>)
 80154a0:	f240 52bc 	movw	r2, #1468	@ 0x5bc
 80154a4:	4963      	ldr	r1, [pc, #396]	@ (8015634 <tcp_output_segment+0x1a8>)
 80154a6:	4864      	ldr	r0, [pc, #400]	@ (8015638 <tcp_output_segment+0x1ac>)
 80154a8:	f006 fd4a 	bl	801bf40 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80154ac:	68bb      	ldr	r3, [r7, #8]
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d106      	bne.n	80154c0 <tcp_output_segment+0x34>
 80154b2:	4b5f      	ldr	r3, [pc, #380]	@ (8015630 <tcp_output_segment+0x1a4>)
 80154b4:	f240 52bd 	movw	r2, #1469	@ 0x5bd
 80154b8:	4960      	ldr	r1, [pc, #384]	@ (801563c <tcp_output_segment+0x1b0>)
 80154ba:	485f      	ldr	r0, [pc, #380]	@ (8015638 <tcp_output_segment+0x1ac>)
 80154bc:	f006 fd40 	bl	801bf40 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	2b00      	cmp	r3, #0
 80154c4:	d106      	bne.n	80154d4 <tcp_output_segment+0x48>
 80154c6:	4b5a      	ldr	r3, [pc, #360]	@ (8015630 <tcp_output_segment+0x1a4>)
 80154c8:	f240 52be 	movw	r2, #1470	@ 0x5be
 80154cc:	495c      	ldr	r1, [pc, #368]	@ (8015640 <tcp_output_segment+0x1b4>)
 80154ce:	485a      	ldr	r0, [pc, #360]	@ (8015638 <tcp_output_segment+0x1ac>)
 80154d0:	f006 fd36 	bl	801bf40 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80154d4:	68f8      	ldr	r0, [r7, #12]
 80154d6:	f7ff ffb9 	bl	801544c <tcp_output_segment_busy>
 80154da:	4603      	mov	r3, r0
 80154dc:	2b00      	cmp	r3, #0
 80154de:	d001      	beq.n	80154e4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80154e0:	2300      	movs	r3, #0
 80154e2:	e0a1      	b.n	8015628 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80154e4:	68bb      	ldr	r3, [r7, #8]
 80154e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80154e8:	68fb      	ldr	r3, [r7, #12]
 80154ea:	68dc      	ldr	r4, [r3, #12]
 80154ec:	4610      	mov	r0, r2
 80154ee:	f7f8 facf 	bl	800da90 <lwip_htonl>
 80154f2:	4603      	mov	r3, r0
 80154f4:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80154f6:	68bb      	ldr	r3, [r7, #8]
 80154f8:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80154fa:	68fb      	ldr	r3, [r7, #12]
 80154fc:	68dc      	ldr	r4, [r3, #12]
 80154fe:	4610      	mov	r0, r2
 8015500:	f7f8 fab0 	bl	800da64 <lwip_htons>
 8015504:	4603      	mov	r3, r0
 8015506:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015508:	68bb      	ldr	r3, [r7, #8]
 801550a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801550c:	68ba      	ldr	r2, [r7, #8]
 801550e:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8015510:	441a      	add	r2, r3
 8015512:	68bb      	ldr	r3, [r7, #8]
 8015514:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8015516:	68fb      	ldr	r3, [r7, #12]
 8015518:	68db      	ldr	r3, [r3, #12]
 801551a:	3314      	adds	r3, #20
 801551c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801551e:	68fb      	ldr	r3, [r7, #12]
 8015520:	7a9b      	ldrb	r3, [r3, #10]
 8015522:	f003 0301 	and.w	r3, r3, #1
 8015526:	2b00      	cmp	r3, #0
 8015528:	d015      	beq.n	8015556 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801552a:	68bb      	ldr	r3, [r7, #8]
 801552c:	3304      	adds	r3, #4
 801552e:	461a      	mov	r2, r3
 8015530:	6879      	ldr	r1, [r7, #4]
 8015532:	f240 50b4 	movw	r0, #1460	@ 0x5b4
 8015536:	f7fc fa29 	bl	801198c <tcp_eff_send_mss_netif>
 801553a:	4603      	mov	r3, r0
 801553c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801553e:	8b7b      	ldrh	r3, [r7, #26]
 8015540:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8015544:	4618      	mov	r0, r3
 8015546:	f7f8 faa3 	bl	800da90 <lwip_htonl>
 801554a:	4602      	mov	r2, r0
 801554c:	69fb      	ldr	r3, [r7, #28]
 801554e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015550:	69fb      	ldr	r3, [r7, #28]
 8015552:	3304      	adds	r3, #4
 8015554:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015556:	68bb      	ldr	r3, [r7, #8]
 8015558:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801555c:	2b00      	cmp	r3, #0
 801555e:	da02      	bge.n	8015566 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015560:	68bb      	ldr	r3, [r7, #8]
 8015562:	2200      	movs	r2, #0
 8015564:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8015566:	68bb      	ldr	r3, [r7, #8]
 8015568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801556a:	2b00      	cmp	r3, #0
 801556c:	d10c      	bne.n	8015588 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801556e:	4b35      	ldr	r3, [pc, #212]	@ (8015644 <tcp_output_segment+0x1b8>)
 8015570:	681a      	ldr	r2, [r3, #0]
 8015572:	68bb      	ldr	r3, [r7, #8]
 8015574:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	68db      	ldr	r3, [r3, #12]
 801557a:	685b      	ldr	r3, [r3, #4]
 801557c:	4618      	mov	r0, r3
 801557e:	f7f8 fa87 	bl	800da90 <lwip_htonl>
 8015582:	4602      	mov	r2, r0
 8015584:	68bb      	ldr	r3, [r7, #8]
 8015586:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	68da      	ldr	r2, [r3, #12]
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	685b      	ldr	r3, [r3, #4]
 8015590:	685b      	ldr	r3, [r3, #4]
 8015592:	1ad3      	subs	r3, r2, r3
 8015594:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	685b      	ldr	r3, [r3, #4]
 801559a:	8959      	ldrh	r1, [r3, #10]
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	685b      	ldr	r3, [r3, #4]
 80155a0:	8b3a      	ldrh	r2, [r7, #24]
 80155a2:	1a8a      	subs	r2, r1, r2
 80155a4:	b292      	uxth	r2, r2
 80155a6:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	685b      	ldr	r3, [r3, #4]
 80155ac:	8919      	ldrh	r1, [r3, #8]
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	685b      	ldr	r3, [r3, #4]
 80155b2:	8b3a      	ldrh	r2, [r7, #24]
 80155b4:	1a8a      	subs	r2, r1, r2
 80155b6:	b292      	uxth	r2, r2
 80155b8:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80155ba:	68fb      	ldr	r3, [r7, #12]
 80155bc:	685b      	ldr	r3, [r3, #4]
 80155be:	68fa      	ldr	r2, [r7, #12]
 80155c0:	68d2      	ldr	r2, [r2, #12]
 80155c2:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80155c4:	68fb      	ldr	r3, [r7, #12]
 80155c6:	68db      	ldr	r3, [r3, #12]
 80155c8:	2200      	movs	r2, #0
 80155ca:	741a      	strb	r2, [r3, #16]
 80155cc:	2200      	movs	r2, #0
 80155ce:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80155d0:	68fb      	ldr	r3, [r7, #12]
 80155d2:	68da      	ldr	r2, [r3, #12]
 80155d4:	68fb      	ldr	r3, [r7, #12]
 80155d6:	7a9b      	ldrb	r3, [r3, #10]
 80155d8:	f003 0301 	and.w	r3, r3, #1
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d001      	beq.n	80155e4 <tcp_output_segment+0x158>
 80155e0:	2318      	movs	r3, #24
 80155e2:	e000      	b.n	80155e6 <tcp_output_segment+0x15a>
 80155e4:	2314      	movs	r3, #20
 80155e6:	4413      	add	r3, r2
 80155e8:	69fa      	ldr	r2, [r7, #28]
 80155ea:	429a      	cmp	r2, r3
 80155ec:	d006      	beq.n	80155fc <tcp_output_segment+0x170>
 80155ee:	4b10      	ldr	r3, [pc, #64]	@ (8015630 <tcp_output_segment+0x1a4>)
 80155f0:	f44f 62c4 	mov.w	r2, #1568	@ 0x620
 80155f4:	4914      	ldr	r1, [pc, #80]	@ (8015648 <tcp_output_segment+0x1bc>)
 80155f6:	4810      	ldr	r0, [pc, #64]	@ (8015638 <tcp_output_segment+0x1ac>)
 80155f8:	f006 fca2 	bl	801bf40 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80155fc:	68fb      	ldr	r3, [r7, #12]
 80155fe:	6858      	ldr	r0, [r3, #4]
 8015600:	68b9      	ldr	r1, [r7, #8]
 8015602:	68bb      	ldr	r3, [r7, #8]
 8015604:	1d1c      	adds	r4, r3, #4
 8015606:	68bb      	ldr	r3, [r7, #8]
 8015608:	7add      	ldrb	r5, [r3, #11]
 801560a:	68bb      	ldr	r3, [r7, #8]
 801560c:	7a9b      	ldrb	r3, [r3, #10]
 801560e:	687a      	ldr	r2, [r7, #4]
 8015610:	9202      	str	r2, [sp, #8]
 8015612:	2206      	movs	r2, #6
 8015614:	9201      	str	r2, [sp, #4]
 8015616:	9300      	str	r3, [sp, #0]
 8015618:	462b      	mov	r3, r5
 801561a:	4622      	mov	r2, r4
 801561c:	f004 fe84 	bl	801a328 <ip4_output_if>
 8015620:	4603      	mov	r3, r0
 8015622:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8015624:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015628:	4618      	mov	r0, r3
 801562a:	3720      	adds	r7, #32
 801562c:	46bd      	mov	sp, r7
 801562e:	bdb0      	pop	{r4, r5, r7, pc}
 8015630:	0801f8dc 	.word	0x0801f8dc
 8015634:	0801fe38 	.word	0x0801fe38
 8015638:	0801f914 	.word	0x0801f914
 801563c:	0801fe58 	.word	0x0801fe58
 8015640:	0801fe78 	.word	0x0801fe78
 8015644:	2000ad0c 	.word	0x2000ad0c
 8015648:	0801fe9c 	.word	0x0801fe9c

0801564c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801564c:	b5b0      	push	{r4, r5, r7, lr}
 801564e:	b084      	sub	sp, #16
 8015650:	af00      	add	r7, sp, #0
 8015652:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	2b00      	cmp	r3, #0
 8015658:	d106      	bne.n	8015668 <tcp_rexmit_rto_prepare+0x1c>
 801565a:	4b31      	ldr	r3, [pc, #196]	@ (8015720 <tcp_rexmit_rto_prepare+0xd4>)
 801565c:	f240 6267 	movw	r2, #1639	@ 0x667
 8015660:	4930      	ldr	r1, [pc, #192]	@ (8015724 <tcp_rexmit_rto_prepare+0xd8>)
 8015662:	4831      	ldr	r0, [pc, #196]	@ (8015728 <tcp_rexmit_rto_prepare+0xdc>)
 8015664:	f006 fc6c 	bl	801bf40 <iprintf>

  if (pcb->unacked == NULL) {
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801566c:	2b00      	cmp	r3, #0
 801566e:	d102      	bne.n	8015676 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8015670:	f06f 0305 	mvn.w	r3, #5
 8015674:	e050      	b.n	8015718 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801567a:	60fb      	str	r3, [r7, #12]
 801567c:	e00b      	b.n	8015696 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801567e:	68f8      	ldr	r0, [r7, #12]
 8015680:	f7ff fee4 	bl	801544c <tcp_output_segment_busy>
 8015684:	4603      	mov	r3, r0
 8015686:	2b00      	cmp	r3, #0
 8015688:	d002      	beq.n	8015690 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801568a:	f06f 0305 	mvn.w	r3, #5
 801568e:	e043      	b.n	8015718 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	681b      	ldr	r3, [r3, #0]
 8015694:	60fb      	str	r3, [r7, #12]
 8015696:	68fb      	ldr	r3, [r7, #12]
 8015698:	681b      	ldr	r3, [r3, #0]
 801569a:	2b00      	cmp	r3, #0
 801569c:	d1ef      	bne.n	801567e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801569e:	68f8      	ldr	r0, [r7, #12]
 80156a0:	f7ff fed4 	bl	801544c <tcp_output_segment_busy>
 80156a4:	4603      	mov	r3, r0
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d002      	beq.n	80156b0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80156aa:	f06f 0305 	mvn.w	r3, #5
 80156ae:	e033      	b.n	8015718 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80156b0:	687b      	ldr	r3, [r7, #4]
 80156b2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80156b4:	68fb      	ldr	r3, [r7, #12]
 80156b6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	2200      	movs	r2, #0
 80156c4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	8b5b      	ldrh	r3, [r3, #26]
 80156ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80156ce:	b29a      	uxth	r2, r3
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80156d4:	68fb      	ldr	r3, [r7, #12]
 80156d6:	68db      	ldr	r3, [r3, #12]
 80156d8:	685b      	ldr	r3, [r3, #4]
 80156da:	4618      	mov	r0, r3
 80156dc:	f7f8 f9d8 	bl	800da90 <lwip_htonl>
 80156e0:	4604      	mov	r4, r0
 80156e2:	68fb      	ldr	r3, [r7, #12]
 80156e4:	891b      	ldrh	r3, [r3, #8]
 80156e6:	461d      	mov	r5, r3
 80156e8:	68fb      	ldr	r3, [r7, #12]
 80156ea:	68db      	ldr	r3, [r3, #12]
 80156ec:	899b      	ldrh	r3, [r3, #12]
 80156ee:	b29b      	uxth	r3, r3
 80156f0:	4618      	mov	r0, r3
 80156f2:	f7f8 f9b7 	bl	800da64 <lwip_htons>
 80156f6:	4603      	mov	r3, r0
 80156f8:	b2db      	uxtb	r3, r3
 80156fa:	f003 0303 	and.w	r3, r3, #3
 80156fe:	2b00      	cmp	r3, #0
 8015700:	d001      	beq.n	8015706 <tcp_rexmit_rto_prepare+0xba>
 8015702:	2301      	movs	r3, #1
 8015704:	e000      	b.n	8015708 <tcp_rexmit_rto_prepare+0xbc>
 8015706:	2300      	movs	r3, #0
 8015708:	442b      	add	r3, r5
 801570a:	18e2      	adds	r2, r4, r3
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	2200      	movs	r2, #0
 8015714:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8015716:	2300      	movs	r3, #0
}
 8015718:	4618      	mov	r0, r3
 801571a:	3710      	adds	r7, #16
 801571c:	46bd      	mov	sp, r7
 801571e:	bdb0      	pop	{r4, r5, r7, pc}
 8015720:	0801f8dc 	.word	0x0801f8dc
 8015724:	0801feb0 	.word	0x0801feb0
 8015728:	0801f914 	.word	0x0801f914

0801572c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801572c:	b580      	push	{r7, lr}
 801572e:	b082      	sub	sp, #8
 8015730:	af00      	add	r7, sp, #0
 8015732:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	2b00      	cmp	r3, #0
 8015738:	d106      	bne.n	8015748 <tcp_rexmit_rto_commit+0x1c>
 801573a:	4b0d      	ldr	r3, [pc, #52]	@ (8015770 <tcp_rexmit_rto_commit+0x44>)
 801573c:	f240 629c 	movw	r2, #1692	@ 0x69c
 8015740:	490c      	ldr	r1, [pc, #48]	@ (8015774 <tcp_rexmit_rto_commit+0x48>)
 8015742:	480d      	ldr	r0, [pc, #52]	@ (8015778 <tcp_rexmit_rto_commit+0x4c>)
 8015744:	f006 fbfc 	bl	801bf40 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801574e:	2bff      	cmp	r3, #255	@ 0xff
 8015750:	d007      	beq.n	8015762 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8015752:	687b      	ldr	r3, [r7, #4]
 8015754:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015758:	3301      	adds	r3, #1
 801575a:	b2da      	uxtb	r2, r3
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8015762:	6878      	ldr	r0, [r7, #4]
 8015764:	f7ff fc7e 	bl	8015064 <tcp_output>
}
 8015768:	bf00      	nop
 801576a:	3708      	adds	r7, #8
 801576c:	46bd      	mov	sp, r7
 801576e:	bd80      	pop	{r7, pc}
 8015770:	0801f8dc 	.word	0x0801f8dc
 8015774:	0801fed4 	.word	0x0801fed4
 8015778:	0801f914 	.word	0x0801f914

0801577c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801577c:	b580      	push	{r7, lr}
 801577e:	b082      	sub	sp, #8
 8015780:	af00      	add	r7, sp, #0
 8015782:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	2b00      	cmp	r3, #0
 8015788:	d106      	bne.n	8015798 <tcp_rexmit_rto+0x1c>
 801578a:	4b0a      	ldr	r3, [pc, #40]	@ (80157b4 <tcp_rexmit_rto+0x38>)
 801578c:	f240 62b1 	movw	r2, #1713	@ 0x6b1
 8015790:	4909      	ldr	r1, [pc, #36]	@ (80157b8 <tcp_rexmit_rto+0x3c>)
 8015792:	480a      	ldr	r0, [pc, #40]	@ (80157bc <tcp_rexmit_rto+0x40>)
 8015794:	f006 fbd4 	bl	801bf40 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015798:	6878      	ldr	r0, [r7, #4]
 801579a:	f7ff ff57 	bl	801564c <tcp_rexmit_rto_prepare>
 801579e:	4603      	mov	r3, r0
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	d102      	bne.n	80157aa <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80157a4:	6878      	ldr	r0, [r7, #4]
 80157a6:	f7ff ffc1 	bl	801572c <tcp_rexmit_rto_commit>
  }
}
 80157aa:	bf00      	nop
 80157ac:	3708      	adds	r7, #8
 80157ae:	46bd      	mov	sp, r7
 80157b0:	bd80      	pop	{r7, pc}
 80157b2:	bf00      	nop
 80157b4:	0801f8dc 	.word	0x0801f8dc
 80157b8:	0801fef8 	.word	0x0801fef8
 80157bc:	0801f914 	.word	0x0801f914

080157c0 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80157c0:	b590      	push	{r4, r7, lr}
 80157c2:	b085      	sub	sp, #20
 80157c4:	af00      	add	r7, sp, #0
 80157c6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d106      	bne.n	80157dc <tcp_rexmit+0x1c>
 80157ce:	4b2f      	ldr	r3, [pc, #188]	@ (801588c <tcp_rexmit+0xcc>)
 80157d0:	f240 62c5 	movw	r2, #1733	@ 0x6c5
 80157d4:	492e      	ldr	r1, [pc, #184]	@ (8015890 <tcp_rexmit+0xd0>)
 80157d6:	482f      	ldr	r0, [pc, #188]	@ (8015894 <tcp_rexmit+0xd4>)
 80157d8:	f006 fbb2 	bl	801bf40 <iprintf>

  if (pcb->unacked == NULL) {
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d102      	bne.n	80157ea <tcp_rexmit+0x2a>
    return ERR_VAL;
 80157e4:	f06f 0305 	mvn.w	r3, #5
 80157e8:	e04c      	b.n	8015884 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80157ea:	687b      	ldr	r3, [r7, #4]
 80157ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80157ee:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80157f0:	68b8      	ldr	r0, [r7, #8]
 80157f2:	f7ff fe2b 	bl	801544c <tcp_output_segment_busy>
 80157f6:	4603      	mov	r3, r0
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d002      	beq.n	8015802 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80157fc:	f06f 0305 	mvn.w	r3, #5
 8015800:	e040      	b.n	8015884 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8015802:	68bb      	ldr	r3, [r7, #8]
 8015804:	681a      	ldr	r2, [r3, #0]
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	336c      	adds	r3, #108	@ 0x6c
 801580e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015810:	e002      	b.n	8015818 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8015812:	68fb      	ldr	r3, [r7, #12]
 8015814:	681b      	ldr	r3, [r3, #0]
 8015816:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015818:	68fb      	ldr	r3, [r7, #12]
 801581a:	681b      	ldr	r3, [r3, #0]
 801581c:	2b00      	cmp	r3, #0
 801581e:	d011      	beq.n	8015844 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015820:	68fb      	ldr	r3, [r7, #12]
 8015822:	681b      	ldr	r3, [r3, #0]
 8015824:	68db      	ldr	r3, [r3, #12]
 8015826:	685b      	ldr	r3, [r3, #4]
 8015828:	4618      	mov	r0, r3
 801582a:	f7f8 f931 	bl	800da90 <lwip_htonl>
 801582e:	4604      	mov	r4, r0
 8015830:	68bb      	ldr	r3, [r7, #8]
 8015832:	68db      	ldr	r3, [r3, #12]
 8015834:	685b      	ldr	r3, [r3, #4]
 8015836:	4618      	mov	r0, r3
 8015838:	f7f8 f92a 	bl	800da90 <lwip_htonl>
 801583c:	4603      	mov	r3, r0
 801583e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015840:	2b00      	cmp	r3, #0
 8015842:	dbe6      	blt.n	8015812 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8015844:	68fb      	ldr	r3, [r7, #12]
 8015846:	681a      	ldr	r2, [r3, #0]
 8015848:	68bb      	ldr	r3, [r7, #8]
 801584a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	68ba      	ldr	r2, [r7, #8]
 8015850:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015852:	68bb      	ldr	r3, [r7, #8]
 8015854:	681b      	ldr	r3, [r3, #0]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d103      	bne.n	8015862 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	2200      	movs	r2, #0
 801585e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015868:	2bff      	cmp	r3, #255	@ 0xff
 801586a:	d007      	beq.n	801587c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015872:	3301      	adds	r3, #1
 8015874:	b2da      	uxtb	r2, r3
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	2200      	movs	r2, #0
 8015880:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015882:	2300      	movs	r3, #0
}
 8015884:	4618      	mov	r0, r3
 8015886:	3714      	adds	r7, #20
 8015888:	46bd      	mov	sp, r7
 801588a:	bd90      	pop	{r4, r7, pc}
 801588c:	0801f8dc 	.word	0x0801f8dc
 8015890:	0801ff14 	.word	0x0801ff14
 8015894:	0801f914 	.word	0x0801f914

08015898 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015898:	b580      	push	{r7, lr}
 801589a:	b082      	sub	sp, #8
 801589c:	af00      	add	r7, sp, #0
 801589e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	d106      	bne.n	80158b4 <tcp_rexmit_fast+0x1c>
 80158a6:	4b2a      	ldr	r3, [pc, #168]	@ (8015950 <tcp_rexmit_fast+0xb8>)
 80158a8:	f240 62fd 	movw	r2, #1789	@ 0x6fd
 80158ac:	4929      	ldr	r1, [pc, #164]	@ (8015954 <tcp_rexmit_fast+0xbc>)
 80158ae:	482a      	ldr	r0, [pc, #168]	@ (8015958 <tcp_rexmit_fast+0xc0>)
 80158b0:	f006 fb46 	bl	801bf40 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d044      	beq.n	8015946 <tcp_rexmit_fast+0xae>
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	8b5b      	ldrh	r3, [r3, #26]
 80158c0:	f003 0304 	and.w	r3, r3, #4
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d13e      	bne.n	8015946 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80158c8:	6878      	ldr	r0, [r7, #4]
 80158ca:	f7ff ff79 	bl	80157c0 <tcp_rexmit>
 80158ce:	4603      	mov	r3, r0
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d138      	bne.n	8015946 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80158e0:	4293      	cmp	r3, r2
 80158e2:	bf28      	it	cs
 80158e4:	4613      	movcs	r3, r2
 80158e6:	b29b      	uxth	r3, r3
 80158e8:	0fda      	lsrs	r2, r3, #31
 80158ea:	4413      	add	r3, r2
 80158ec:	105b      	asrs	r3, r3, #1
 80158ee:	b29a      	uxth	r2, r3
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80158f6:	687b      	ldr	r3, [r7, #4]
 80158f8:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80158fc:	461a      	mov	r2, r3
 80158fe:	687b      	ldr	r3, [r7, #4]
 8015900:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015902:	005b      	lsls	r3, r3, #1
 8015904:	429a      	cmp	r2, r3
 8015906:	d206      	bcs.n	8015916 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801590c:	005b      	lsls	r3, r3, #1
 801590e:	b29a      	uxth	r2, r3
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015920:	4619      	mov	r1, r3
 8015922:	0049      	lsls	r1, r1, #1
 8015924:	440b      	add	r3, r1
 8015926:	b29b      	uxth	r3, r3
 8015928:	4413      	add	r3, r2
 801592a:	b29a      	uxth	r2, r3
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	8b5b      	ldrh	r3, [r3, #26]
 8015936:	f043 0304 	orr.w	r3, r3, #4
 801593a:	b29a      	uxth	r2, r3
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	2200      	movs	r2, #0
 8015944:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8015946:	bf00      	nop
 8015948:	3708      	adds	r7, #8
 801594a:	46bd      	mov	sp, r7
 801594c:	bd80      	pop	{r7, pc}
 801594e:	bf00      	nop
 8015950:	0801f8dc 	.word	0x0801f8dc
 8015954:	0801ff2c 	.word	0x0801ff2c
 8015958:	0801f914 	.word	0x0801f914

0801595c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801595c:	b580      	push	{r7, lr}
 801595e:	b086      	sub	sp, #24
 8015960:	af00      	add	r7, sp, #0
 8015962:	60f8      	str	r0, [r7, #12]
 8015964:	607b      	str	r3, [r7, #4]
 8015966:	460b      	mov	r3, r1
 8015968:	817b      	strh	r3, [r7, #10]
 801596a:	4613      	mov	r3, r2
 801596c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801596e:	897a      	ldrh	r2, [r7, #10]
 8015970:	893b      	ldrh	r3, [r7, #8]
 8015972:	4413      	add	r3, r2
 8015974:	b29b      	uxth	r3, r3
 8015976:	3314      	adds	r3, #20
 8015978:	b29b      	uxth	r3, r3
 801597a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801597e:	4619      	mov	r1, r3
 8015980:	2022      	movs	r0, #34	@ 0x22
 8015982:	f7f9 fc4d 	bl	800f220 <pbuf_alloc>
 8015986:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8015988:	697b      	ldr	r3, [r7, #20]
 801598a:	2b00      	cmp	r3, #0
 801598c:	d04d      	beq.n	8015a2a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801598e:	897b      	ldrh	r3, [r7, #10]
 8015990:	3313      	adds	r3, #19
 8015992:	697a      	ldr	r2, [r7, #20]
 8015994:	8952      	ldrh	r2, [r2, #10]
 8015996:	4293      	cmp	r3, r2
 8015998:	db06      	blt.n	80159a8 <tcp_output_alloc_header_common+0x4c>
 801599a:	4b26      	ldr	r3, [pc, #152]	@ (8015a34 <tcp_output_alloc_header_common+0xd8>)
 801599c:	f240 7227 	movw	r2, #1831	@ 0x727
 80159a0:	4925      	ldr	r1, [pc, #148]	@ (8015a38 <tcp_output_alloc_header_common+0xdc>)
 80159a2:	4826      	ldr	r0, [pc, #152]	@ (8015a3c <tcp_output_alloc_header_common+0xe0>)
 80159a4:	f006 facc 	bl	801bf40 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80159a8:	697b      	ldr	r3, [r7, #20]
 80159aa:	685b      	ldr	r3, [r3, #4]
 80159ac:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80159ae:	8c3b      	ldrh	r3, [r7, #32]
 80159b0:	4618      	mov	r0, r3
 80159b2:	f7f8 f857 	bl	800da64 <lwip_htons>
 80159b6:	4603      	mov	r3, r0
 80159b8:	461a      	mov	r2, r3
 80159ba:	693b      	ldr	r3, [r7, #16]
 80159bc:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80159be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159c0:	4618      	mov	r0, r3
 80159c2:	f7f8 f84f 	bl	800da64 <lwip_htons>
 80159c6:	4603      	mov	r3, r0
 80159c8:	461a      	mov	r2, r3
 80159ca:	693b      	ldr	r3, [r7, #16]
 80159cc:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80159ce:	693b      	ldr	r3, [r7, #16]
 80159d0:	687a      	ldr	r2, [r7, #4]
 80159d2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80159d4:	68f8      	ldr	r0, [r7, #12]
 80159d6:	f7f8 f85b 	bl	800da90 <lwip_htonl>
 80159da:	4602      	mov	r2, r0
 80159dc:	693b      	ldr	r3, [r7, #16]
 80159de:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80159e0:	897b      	ldrh	r3, [r7, #10]
 80159e2:	089b      	lsrs	r3, r3, #2
 80159e4:	b29b      	uxth	r3, r3
 80159e6:	3305      	adds	r3, #5
 80159e8:	b29b      	uxth	r3, r3
 80159ea:	031b      	lsls	r3, r3, #12
 80159ec:	b29a      	uxth	r2, r3
 80159ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80159f2:	b29b      	uxth	r3, r3
 80159f4:	4313      	orrs	r3, r2
 80159f6:	b29b      	uxth	r3, r3
 80159f8:	4618      	mov	r0, r3
 80159fa:	f7f8 f833 	bl	800da64 <lwip_htons>
 80159fe:	4603      	mov	r3, r0
 8015a00:	461a      	mov	r2, r3
 8015a02:	693b      	ldr	r3, [r7, #16]
 8015a04:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8015a06:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8015a08:	4618      	mov	r0, r3
 8015a0a:	f7f8 f82b 	bl	800da64 <lwip_htons>
 8015a0e:	4603      	mov	r3, r0
 8015a10:	461a      	mov	r2, r3
 8015a12:	693b      	ldr	r3, [r7, #16]
 8015a14:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8015a16:	693b      	ldr	r3, [r7, #16]
 8015a18:	2200      	movs	r2, #0
 8015a1a:	741a      	strb	r2, [r3, #16]
 8015a1c:	2200      	movs	r2, #0
 8015a1e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8015a20:	693b      	ldr	r3, [r7, #16]
 8015a22:	2200      	movs	r2, #0
 8015a24:	749a      	strb	r2, [r3, #18]
 8015a26:	2200      	movs	r2, #0
 8015a28:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8015a2a:	697b      	ldr	r3, [r7, #20]
}
 8015a2c:	4618      	mov	r0, r3
 8015a2e:	3718      	adds	r7, #24
 8015a30:	46bd      	mov	sp, r7
 8015a32:	bd80      	pop	{r7, pc}
 8015a34:	0801f8dc 	.word	0x0801f8dc
 8015a38:	0801ff4c 	.word	0x0801ff4c
 8015a3c:	0801f914 	.word	0x0801f914

08015a40 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8015a40:	b5b0      	push	{r4, r5, r7, lr}
 8015a42:	b08a      	sub	sp, #40	@ 0x28
 8015a44:	af04      	add	r7, sp, #16
 8015a46:	60f8      	str	r0, [r7, #12]
 8015a48:	607b      	str	r3, [r7, #4]
 8015a4a:	460b      	mov	r3, r1
 8015a4c:	817b      	strh	r3, [r7, #10]
 8015a4e:	4613      	mov	r3, r2
 8015a50:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8015a52:	68fb      	ldr	r3, [r7, #12]
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d106      	bne.n	8015a66 <tcp_output_alloc_header+0x26>
 8015a58:	4b15      	ldr	r3, [pc, #84]	@ (8015ab0 <tcp_output_alloc_header+0x70>)
 8015a5a:	f240 7246 	movw	r2, #1862	@ 0x746
 8015a5e:	4915      	ldr	r1, [pc, #84]	@ (8015ab4 <tcp_output_alloc_header+0x74>)
 8015a60:	4815      	ldr	r0, [pc, #84]	@ (8015ab8 <tcp_output_alloc_header+0x78>)
 8015a62:	f006 fa6d 	bl	801bf40 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8015a66:	68fb      	ldr	r3, [r7, #12]
 8015a68:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015a6a:	68fb      	ldr	r3, [r7, #12]
 8015a6c:	8adb      	ldrh	r3, [r3, #22]
 8015a6e:	68fa      	ldr	r2, [r7, #12]
 8015a70:	8b12      	ldrh	r2, [r2, #24]
 8015a72:	68f9      	ldr	r1, [r7, #12]
 8015a74:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8015a76:	893d      	ldrh	r5, [r7, #8]
 8015a78:	897c      	ldrh	r4, [r7, #10]
 8015a7a:	9103      	str	r1, [sp, #12]
 8015a7c:	2110      	movs	r1, #16
 8015a7e:	9102      	str	r1, [sp, #8]
 8015a80:	9201      	str	r2, [sp, #4]
 8015a82:	9300      	str	r3, [sp, #0]
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	462a      	mov	r2, r5
 8015a88:	4621      	mov	r1, r4
 8015a8a:	f7ff ff67 	bl	801595c <tcp_output_alloc_header_common>
 8015a8e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8015a90:	697b      	ldr	r3, [r7, #20]
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d006      	beq.n	8015aa4 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015a96:	68fb      	ldr	r3, [r7, #12]
 8015a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015a9a:	68fa      	ldr	r2, [r7, #12]
 8015a9c:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8015a9e:	441a      	add	r2, r3
 8015aa0:	68fb      	ldr	r3, [r7, #12]
 8015aa2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8015aa4:	697b      	ldr	r3, [r7, #20]
}
 8015aa6:	4618      	mov	r0, r3
 8015aa8:	3718      	adds	r7, #24
 8015aaa:	46bd      	mov	sp, r7
 8015aac:	bdb0      	pop	{r4, r5, r7, pc}
 8015aae:	bf00      	nop
 8015ab0:	0801f8dc 	.word	0x0801f8dc
 8015ab4:	0801ff7c 	.word	0x0801ff7c
 8015ab8:	0801f914 	.word	0x0801f914

08015abc <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8015abc:	b580      	push	{r7, lr}
 8015abe:	b088      	sub	sp, #32
 8015ac0:	af00      	add	r7, sp, #0
 8015ac2:	60f8      	str	r0, [r7, #12]
 8015ac4:	60b9      	str	r1, [r7, #8]
 8015ac6:	4611      	mov	r1, r2
 8015ac8:	461a      	mov	r2, r3
 8015aca:	460b      	mov	r3, r1
 8015acc:	71fb      	strb	r3, [r7, #7]
 8015ace:	4613      	mov	r3, r2
 8015ad0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8015ad2:	2300      	movs	r3, #0
 8015ad4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8015ad6:	68bb      	ldr	r3, [r7, #8]
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d106      	bne.n	8015aea <tcp_output_fill_options+0x2e>
 8015adc:	4b12      	ldr	r3, [pc, #72]	@ (8015b28 <tcp_output_fill_options+0x6c>)
 8015ade:	f240 725a 	movw	r2, #1882	@ 0x75a
 8015ae2:	4912      	ldr	r1, [pc, #72]	@ (8015b2c <tcp_output_fill_options+0x70>)
 8015ae4:	4812      	ldr	r0, [pc, #72]	@ (8015b30 <tcp_output_fill_options+0x74>)
 8015ae6:	f006 fa2b 	bl	801bf40 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8015aea:	68bb      	ldr	r3, [r7, #8]
 8015aec:	685b      	ldr	r3, [r3, #4]
 8015aee:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8015af0:	69bb      	ldr	r3, [r7, #24]
 8015af2:	3314      	adds	r3, #20
 8015af4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8015af6:	8bfb      	ldrh	r3, [r7, #30]
 8015af8:	009b      	lsls	r3, r3, #2
 8015afa:	461a      	mov	r2, r3
 8015afc:	79fb      	ldrb	r3, [r7, #7]
 8015afe:	009b      	lsls	r3, r3, #2
 8015b00:	f003 0304 	and.w	r3, r3, #4
 8015b04:	4413      	add	r3, r2
 8015b06:	3314      	adds	r3, #20
 8015b08:	69ba      	ldr	r2, [r7, #24]
 8015b0a:	4413      	add	r3, r2
 8015b0c:	697a      	ldr	r2, [r7, #20]
 8015b0e:	429a      	cmp	r2, r3
 8015b10:	d006      	beq.n	8015b20 <tcp_output_fill_options+0x64>
 8015b12:	4b05      	ldr	r3, [pc, #20]	@ (8015b28 <tcp_output_fill_options+0x6c>)
 8015b14:	f240 7279 	movw	r2, #1913	@ 0x779
 8015b18:	4906      	ldr	r1, [pc, #24]	@ (8015b34 <tcp_output_fill_options+0x78>)
 8015b1a:	4805      	ldr	r0, [pc, #20]	@ (8015b30 <tcp_output_fill_options+0x74>)
 8015b1c:	f006 fa10 	bl	801bf40 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8015b20:	bf00      	nop
 8015b22:	3720      	adds	r7, #32
 8015b24:	46bd      	mov	sp, r7
 8015b26:	bd80      	pop	{r7, pc}
 8015b28:	0801f8dc 	.word	0x0801f8dc
 8015b2c:	0801ffa4 	.word	0x0801ffa4
 8015b30:	0801f914 	.word	0x0801f914
 8015b34:	0801fe9c 	.word	0x0801fe9c

08015b38 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8015b38:	b580      	push	{r7, lr}
 8015b3a:	b088      	sub	sp, #32
 8015b3c:	af02      	add	r7, sp, #8
 8015b3e:	60f8      	str	r0, [r7, #12]
 8015b40:	60b9      	str	r1, [r7, #8]
 8015b42:	607a      	str	r2, [r7, #4]
 8015b44:	603b      	str	r3, [r7, #0]
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8015b46:	68bb      	ldr	r3, [r7, #8]
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d106      	bne.n	8015b5a <tcp_output_control_segment+0x22>
 8015b4c:	4b11      	ldr	r3, [pc, #68]	@ (8015b94 <tcp_output_control_segment+0x5c>)
 8015b4e:	f240 728a 	movw	r2, #1930	@ 0x78a
 8015b52:	4911      	ldr	r1, [pc, #68]	@ (8015b98 <tcp_output_control_segment+0x60>)
 8015b54:	4811      	ldr	r0, [pc, #68]	@ (8015b9c <tcp_output_control_segment+0x64>)
 8015b56:	f006 f9f3 	bl	801bf40 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8015b5a:	683a      	ldr	r2, [r7, #0]
 8015b5c:	6879      	ldr	r1, [r7, #4]
 8015b5e:	68f8      	ldr	r0, [r7, #12]
 8015b60:	f7fe faf8 	bl	8014154 <tcp_route>
 8015b64:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8015b66:	697b      	ldr	r3, [r7, #20]
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d105      	bne.n	8015b78 <tcp_output_control_segment+0x40>
    pbuf_free(p);
 8015b6c:	68b8      	ldr	r0, [r7, #8]
 8015b6e:	f7f9 fe3d 	bl	800f7ec <pbuf_free>
    return ERR_RTE;
 8015b72:	f06f 0303 	mvn.w	r3, #3
 8015b76:	e008      	b.n	8015b8a <tcp_output_control_segment+0x52>
  }
  return tcp_output_control_segment_netif(pcb, p, src, dst, netif);
 8015b78:	697b      	ldr	r3, [r7, #20]
 8015b7a:	9300      	str	r3, [sp, #0]
 8015b7c:	683b      	ldr	r3, [r7, #0]
 8015b7e:	687a      	ldr	r2, [r7, #4]
 8015b80:	68b9      	ldr	r1, [r7, #8]
 8015b82:	68f8      	ldr	r0, [r7, #12]
 8015b84:	f000 f80c 	bl	8015ba0 <tcp_output_control_segment_netif>
 8015b88:	4603      	mov	r3, r0
}
 8015b8a:	4618      	mov	r0, r3
 8015b8c:	3718      	adds	r7, #24
 8015b8e:	46bd      	mov	sp, r7
 8015b90:	bd80      	pop	{r7, pc}
 8015b92:	bf00      	nop
 8015b94:	0801f8dc 	.word	0x0801f8dc
 8015b98:	0801ffcc 	.word	0x0801ffcc
 8015b9c:	0801f914 	.word	0x0801f914

08015ba0 <tcp_output_control_segment_netif>:
 */
static err_t
tcp_output_control_segment_netif(const struct tcp_pcb *pcb, struct pbuf *p,
                                 const ip_addr_t *src, const ip_addr_t *dst,
                                 struct netif *netif)
{
 8015ba0:	b580      	push	{r7, lr}
 8015ba2:	b08a      	sub	sp, #40	@ 0x28
 8015ba4:	af04      	add	r7, sp, #16
 8015ba6:	60f8      	str	r0, [r7, #12]
 8015ba8:	60b9      	str	r1, [r7, #8]
 8015baa:	607a      	str	r2, [r7, #4]
 8015bac:	603b      	str	r3, [r7, #0]
  err_t err;
  u8_t ttl, tos;

  LWIP_ASSERT("tcp_output_control_segment_netif: no netif given", netif != NULL);
 8015bae:	6a3b      	ldr	r3, [r7, #32]
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d106      	bne.n	8015bc2 <tcp_output_control_segment_netif+0x22>
 8015bb4:	4b16      	ldr	r3, [pc, #88]	@ (8015c10 <tcp_output_control_segment_netif+0x70>)
 8015bb6:	f240 72a1 	movw	r2, #1953	@ 0x7a1
 8015bba:	4916      	ldr	r1, [pc, #88]	@ (8015c14 <tcp_output_control_segment_netif+0x74>)
 8015bbc:	4816      	ldr	r0, [pc, #88]	@ (8015c18 <tcp_output_control_segment_netif+0x78>)
 8015bbe:	f006 f9bf 	bl	801bf40 <iprintf>
    struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                      src, dst);
  }
#endif
  if (pcb != NULL) {
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	2b00      	cmp	r3, #0
 8015bc6:	d006      	beq.n	8015bd6 <tcp_output_control_segment_netif+0x36>
    NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
    ttl = pcb->ttl;
 8015bc8:	68fb      	ldr	r3, [r7, #12]
 8015bca:	7adb      	ldrb	r3, [r3, #11]
 8015bcc:	75fb      	strb	r3, [r7, #23]
    tos = pcb->tos;
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	7a9b      	ldrb	r3, [r3, #10]
 8015bd2:	75bb      	strb	r3, [r7, #22]
 8015bd4:	e003      	b.n	8015bde <tcp_output_control_segment_netif+0x3e>
  } else {
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ttl = TCP_TTL;
 8015bd6:	23ff      	movs	r3, #255	@ 0xff
 8015bd8:	75fb      	strb	r3, [r7, #23]
    tos = 0;
 8015bda:	2300      	movs	r3, #0
 8015bdc:	75bb      	strb	r3, [r7, #22]
  }
  TCP_STATS_INC(tcp.xmit);
  err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8015bde:	7dfa      	ldrb	r2, [r7, #23]
 8015be0:	6a3b      	ldr	r3, [r7, #32]
 8015be2:	9302      	str	r3, [sp, #8]
 8015be4:	2306      	movs	r3, #6
 8015be6:	9301      	str	r3, [sp, #4]
 8015be8:	7dbb      	ldrb	r3, [r7, #22]
 8015bea:	9300      	str	r3, [sp, #0]
 8015bec:	4613      	mov	r3, r2
 8015bee:	683a      	ldr	r2, [r7, #0]
 8015bf0:	6879      	ldr	r1, [r7, #4]
 8015bf2:	68b8      	ldr	r0, [r7, #8]
 8015bf4:	f004 fb98 	bl	801a328 <ip4_output_if>
 8015bf8:	4603      	mov	r3, r0
 8015bfa:	757b      	strb	r3, [r7, #21]
  NETIF_RESET_HINTS(netif);

  pbuf_free(p);
 8015bfc:	68b8      	ldr	r0, [r7, #8]
 8015bfe:	f7f9 fdf5 	bl	800f7ec <pbuf_free>
  return err;
 8015c02:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 8015c06:	4618      	mov	r0, r3
 8015c08:	3718      	adds	r7, #24
 8015c0a:	46bd      	mov	sp, r7
 8015c0c:	bd80      	pop	{r7, pc}
 8015c0e:	bf00      	nop
 8015c10:	0801f8dc 	.word	0x0801f8dc
 8015c14:	0801fff8 	.word	0x0801fff8
 8015c18:	0801f914 	.word	0x0801f914

08015c1c <tcp_rst_common>:

static struct pbuf *
tcp_rst_common(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
               const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
               u16_t local_port, u16_t remote_port)
{
 8015c1c:	b590      	push	{r4, r7, lr}
 8015c1e:	b08b      	sub	sp, #44	@ 0x2c
 8015c20:	af04      	add	r7, sp, #16
 8015c22:	60f8      	str	r0, [r7, #12]
 8015c24:	60b9      	str	r1, [r7, #8]
 8015c26:	607a      	str	r2, [r7, #4]
 8015c28:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8015c2a:	683b      	ldr	r3, [r7, #0]
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d106      	bne.n	8015c3e <tcp_rst_common+0x22>
 8015c30:	4b1d      	ldr	r3, [pc, #116]	@ (8015ca8 <tcp_rst_common+0x8c>)
 8015c32:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8015c36:	491d      	ldr	r1, [pc, #116]	@ (8015cac <tcp_rst_common+0x90>)
 8015c38:	481d      	ldr	r0, [pc, #116]	@ (8015cb0 <tcp_rst_common+0x94>)
 8015c3a:	f006 f981 	bl	801bf40 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8015c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	d106      	bne.n	8015c52 <tcp_rst_common+0x36>
 8015c44:	4b18      	ldr	r3, [pc, #96]	@ (8015ca8 <tcp_rst_common+0x8c>)
 8015c46:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8015c4a:	491a      	ldr	r1, [pc, #104]	@ (8015cb4 <tcp_rst_common+0x98>)
 8015c4c:	4818      	ldr	r0, [pc, #96]	@ (8015cb0 <tcp_rst_common+0x94>)
 8015c4e:	f006 f977 	bl	801bf40 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015c52:	2300      	movs	r3, #0
 8015c54:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8015c56:	f24d 0316 	movw	r3, #53270	@ 0xd016
 8015c5a:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8015c5c:	7dfb      	ldrb	r3, [r7, #23]
 8015c5e:	b29c      	uxth	r4, r3
 8015c60:	68b8      	ldr	r0, [r7, #8]
 8015c62:	f7f7 ff15 	bl	800da90 <lwip_htonl>
 8015c66:	4602      	mov	r2, r0
 8015c68:	8abb      	ldrh	r3, [r7, #20]
 8015c6a:	9303      	str	r3, [sp, #12]
 8015c6c:	2314      	movs	r3, #20
 8015c6e:	9302      	str	r3, [sp, #8]
 8015c70:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8015c72:	9301      	str	r3, [sp, #4]
 8015c74:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8015c76:	9300      	str	r3, [sp, #0]
 8015c78:	4613      	mov	r3, r2
 8015c7a:	2200      	movs	r2, #0
 8015c7c:	4621      	mov	r1, r4
 8015c7e:	6878      	ldr	r0, [r7, #4]
 8015c80:	f7ff fe6c 	bl	801595c <tcp_output_alloc_header_common>
 8015c84:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8015c86:	693b      	ldr	r3, [r7, #16]
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	d101      	bne.n	8015c90 <tcp_rst_common+0x74>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return NULL;
 8015c8c:	2300      	movs	r3, #0
 8015c8e:	e006      	b.n	8015c9e <tcp_rst_common+0x82>
  }
  tcp_output_fill_options(pcb, p, 0, 0);
 8015c90:	2300      	movs	r3, #0
 8015c92:	2200      	movs	r2, #0
 8015c94:	6939      	ldr	r1, [r7, #16]
 8015c96:	68f8      	ldr	r0, [r7, #12]
 8015c98:	f7ff ff10 	bl	8015abc <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
  return p;
 8015c9c:	693b      	ldr	r3, [r7, #16]
}
 8015c9e:	4618      	mov	r0, r3
 8015ca0:	371c      	adds	r7, #28
 8015ca2:	46bd      	mov	sp, r7
 8015ca4:	bd90      	pop	{r4, r7, pc}
 8015ca6:	bf00      	nop
 8015ca8:	0801f8dc 	.word	0x0801f8dc
 8015cac:	0802002c 	.word	0x0802002c
 8015cb0:	0801f914 	.word	0x0801f914
 8015cb4:	08020048 	.word	0x08020048

08015cb8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8015cb8:	b580      	push	{r7, lr}
 8015cba:	b08a      	sub	sp, #40	@ 0x28
 8015cbc:	af04      	add	r7, sp, #16
 8015cbe:	60f8      	str	r0, [r7, #12]
 8015cc0:	60b9      	str	r1, [r7, #8]
 8015cc2:	607a      	str	r2, [r7, #4]
 8015cc4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  
  p = tcp_rst_common(pcb, seqno, ackno, local_ip, remote_ip, local_port, remote_port);
 8015cc6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015cc8:	9302      	str	r3, [sp, #8]
 8015cca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015ccc:	9301      	str	r3, [sp, #4]
 8015cce:	6a3b      	ldr	r3, [r7, #32]
 8015cd0:	9300      	str	r3, [sp, #0]
 8015cd2:	683b      	ldr	r3, [r7, #0]
 8015cd4:	687a      	ldr	r2, [r7, #4]
 8015cd6:	68b9      	ldr	r1, [r7, #8]
 8015cd8:	68f8      	ldr	r0, [r7, #12]
 8015cda:	f7ff ff9f 	bl	8015c1c <tcp_rst_common>
 8015cde:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8015ce0:	697b      	ldr	r3, [r7, #20]
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d005      	beq.n	8015cf2 <tcp_rst+0x3a>
    tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8015ce6:	6a3b      	ldr	r3, [r7, #32]
 8015ce8:	683a      	ldr	r2, [r7, #0]
 8015cea:	6979      	ldr	r1, [r7, #20]
 8015cec:	68f8      	ldr	r0, [r7, #12]
 8015cee:	f7ff ff23 	bl	8015b38 <tcp_output_control_segment>
  }
}
 8015cf2:	bf00      	nop
 8015cf4:	3718      	adds	r7, #24
 8015cf6:	46bd      	mov	sp, r7
 8015cf8:	bd80      	pop	{r7, pc}

08015cfa <tcp_rst_netif>:
 */
void
tcp_rst_netif(struct netif *netif, u32_t seqno, u32_t ackno,
              const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
              u16_t local_port, u16_t remote_port)
{
 8015cfa:	b580      	push	{r7, lr}
 8015cfc:	b08a      	sub	sp, #40	@ 0x28
 8015cfe:	af04      	add	r7, sp, #16
 8015d00:	60f8      	str	r0, [r7, #12]
 8015d02:	60b9      	str	r1, [r7, #8]
 8015d04:	607a      	str	r2, [r7, #4]
 8015d06:	603b      	str	r3, [r7, #0]
  if (netif) {
 8015d08:	68fb      	ldr	r3, [r7, #12]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d017      	beq.n	8015d3e <tcp_rst_netif+0x44>
    struct pbuf *p = tcp_rst_common(NULL, seqno, ackno, local_ip, remote_ip, local_port, remote_port);
 8015d0e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015d10:	9302      	str	r3, [sp, #8]
 8015d12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015d14:	9301      	str	r3, [sp, #4]
 8015d16:	6a3b      	ldr	r3, [r7, #32]
 8015d18:	9300      	str	r3, [sp, #0]
 8015d1a:	683b      	ldr	r3, [r7, #0]
 8015d1c:	687a      	ldr	r2, [r7, #4]
 8015d1e:	68b9      	ldr	r1, [r7, #8]
 8015d20:	2000      	movs	r0, #0
 8015d22:	f7ff ff7b 	bl	8015c1c <tcp_rst_common>
 8015d26:	6178      	str	r0, [r7, #20]
    if (p != NULL) {
 8015d28:	697b      	ldr	r3, [r7, #20]
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d007      	beq.n	8015d3e <tcp_rst_netif+0x44>
      tcp_output_control_segment_netif(NULL, p, local_ip, remote_ip, netif);
 8015d2e:	68fb      	ldr	r3, [r7, #12]
 8015d30:	9300      	str	r3, [sp, #0]
 8015d32:	6a3b      	ldr	r3, [r7, #32]
 8015d34:	683a      	ldr	r2, [r7, #0]
 8015d36:	6979      	ldr	r1, [r7, #20]
 8015d38:	2000      	movs	r0, #0
 8015d3a:	f7ff ff31 	bl	8015ba0 <tcp_output_control_segment_netif>
    }
  } else {
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_rst_netif: no netif given\n"));
  }
}
 8015d3e:	bf00      	nop
 8015d40:	3718      	adds	r7, #24
 8015d42:	46bd      	mov	sp, r7
 8015d44:	bd80      	pop	{r7, pc}
	...

08015d48 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8015d48:	b590      	push	{r4, r7, lr}
 8015d4a:	b087      	sub	sp, #28
 8015d4c:	af00      	add	r7, sp, #0
 8015d4e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8015d50:	2300      	movs	r3, #0
 8015d52:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8015d54:	2300      	movs	r3, #0
 8015d56:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d106      	bne.n	8015d6c <tcp_send_empty_ack+0x24>
 8015d5e:	4b28      	ldr	r3, [pc, #160]	@ (8015e00 <tcp_send_empty_ack+0xb8>)
 8015d60:	f640 022d 	movw	r2, #2093	@ 0x82d
 8015d64:	4927      	ldr	r1, [pc, #156]	@ (8015e04 <tcp_send_empty_ack+0xbc>)
 8015d66:	4828      	ldr	r0, [pc, #160]	@ (8015e08 <tcp_send_empty_ack+0xc0>)
 8015d68:	f006 f8ea 	bl	801bf40 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015d6c:	7dfb      	ldrb	r3, [r7, #23]
 8015d6e:	009b      	lsls	r3, r3, #2
 8015d70:	b2db      	uxtb	r3, r3
 8015d72:	f003 0304 	and.w	r3, r3, #4
 8015d76:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8015d78:	7d7b      	ldrb	r3, [r7, #21]
 8015d7a:	b29c      	uxth	r4, r3
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015d80:	4618      	mov	r0, r3
 8015d82:	f7f7 fe85 	bl	800da90 <lwip_htonl>
 8015d86:	4603      	mov	r3, r0
 8015d88:	2200      	movs	r2, #0
 8015d8a:	4621      	mov	r1, r4
 8015d8c:	6878      	ldr	r0, [r7, #4]
 8015d8e:	f7ff fe57 	bl	8015a40 <tcp_output_alloc_header>
 8015d92:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015d94:	693b      	ldr	r3, [r7, #16]
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	d109      	bne.n	8015dae <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	8b5b      	ldrh	r3, [r3, #26]
 8015d9e:	f043 0303 	orr.w	r3, r3, #3
 8015da2:	b29a      	uxth	r2, r3
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8015da8:	f06f 0301 	mvn.w	r3, #1
 8015dac:	e023      	b.n	8015df6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8015dae:	7dbb      	ldrb	r3, [r7, #22]
 8015db0:	7dfa      	ldrb	r2, [r7, #23]
 8015db2:	6939      	ldr	r1, [r7, #16]
 8015db4:	6878      	ldr	r0, [r7, #4]
 8015db6:	f7ff fe81 	bl	8015abc <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015dba:	687a      	ldr	r2, [r7, #4]
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	3304      	adds	r3, #4
 8015dc0:	6939      	ldr	r1, [r7, #16]
 8015dc2:	6878      	ldr	r0, [r7, #4]
 8015dc4:	f7ff feb8 	bl	8015b38 <tcp_output_control_segment>
 8015dc8:	4603      	mov	r3, r0
 8015dca:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8015dcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d007      	beq.n	8015de4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	8b5b      	ldrh	r3, [r3, #26]
 8015dd8:	f043 0303 	orr.w	r3, r3, #3
 8015ddc:	b29a      	uxth	r2, r3
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	835a      	strh	r2, [r3, #26]
 8015de2:	e006      	b.n	8015df2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	8b5b      	ldrh	r3, [r3, #26]
 8015de8:	f023 0303 	bic.w	r3, r3, #3
 8015dec:	b29a      	uxth	r2, r3
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8015df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015df6:	4618      	mov	r0, r3
 8015df8:	371c      	adds	r7, #28
 8015dfa:	46bd      	mov	sp, r7
 8015dfc:	bd90      	pop	{r4, r7, pc}
 8015dfe:	bf00      	nop
 8015e00:	0801f8dc 	.word	0x0801f8dc
 8015e04:	08020064 	.word	0x08020064
 8015e08:	0801f914 	.word	0x0801f914

08015e0c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8015e0c:	b590      	push	{r4, r7, lr}
 8015e0e:	b087      	sub	sp, #28
 8015e10:	af00      	add	r7, sp, #0
 8015e12:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015e14:	2300      	movs	r3, #0
 8015e16:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	2b00      	cmp	r3, #0
 8015e1c:	d106      	bne.n	8015e2c <tcp_keepalive+0x20>
 8015e1e:	4b18      	ldr	r3, [pc, #96]	@ (8015e80 <tcp_keepalive+0x74>)
 8015e20:	f640 0267 	movw	r2, #2151	@ 0x867
 8015e24:	4917      	ldr	r1, [pc, #92]	@ (8015e84 <tcp_keepalive+0x78>)
 8015e26:	4818      	ldr	r0, [pc, #96]	@ (8015e88 <tcp_keepalive+0x7c>)
 8015e28:	f006 f88a 	bl	801bf40 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8015e2c:	7dfb      	ldrb	r3, [r7, #23]
 8015e2e:	b29c      	uxth	r4, r3
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015e34:	3b01      	subs	r3, #1
 8015e36:	4618      	mov	r0, r3
 8015e38:	f7f7 fe2a 	bl	800da90 <lwip_htonl>
 8015e3c:	4603      	mov	r3, r0
 8015e3e:	2200      	movs	r2, #0
 8015e40:	4621      	mov	r1, r4
 8015e42:	6878      	ldr	r0, [r7, #4]
 8015e44:	f7ff fdfc 	bl	8015a40 <tcp_output_alloc_header>
 8015e48:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015e4a:	693b      	ldr	r3, [r7, #16]
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	d102      	bne.n	8015e56 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8015e50:	f04f 33ff 	mov.w	r3, #4294967295
 8015e54:	e010      	b.n	8015e78 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, 0);
 8015e56:	2300      	movs	r3, #0
 8015e58:	2200      	movs	r2, #0
 8015e5a:	6939      	ldr	r1, [r7, #16]
 8015e5c:	6878      	ldr	r0, [r7, #4]
 8015e5e:	f7ff fe2d 	bl	8015abc <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015e62:	687a      	ldr	r2, [r7, #4]
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	3304      	adds	r3, #4
 8015e68:	6939      	ldr	r1, [r7, #16]
 8015e6a:	6878      	ldr	r0, [r7, #4]
 8015e6c:	f7ff fe64 	bl	8015b38 <tcp_output_control_segment>
 8015e70:	4603      	mov	r3, r0
 8015e72:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015e74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015e78:	4618      	mov	r0, r3
 8015e7a:	371c      	adds	r7, #28
 8015e7c:	46bd      	mov	sp, r7
 8015e7e:	bd90      	pop	{r4, r7, pc}
 8015e80:	0801f8dc 	.word	0x0801f8dc
 8015e84:	08020084 	.word	0x08020084
 8015e88:	0801f914 	.word	0x0801f914

08015e8c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8015e8c:	b590      	push	{r4, r7, lr}
 8015e8e:	b08b      	sub	sp, #44	@ 0x2c
 8015e90:	af00      	add	r7, sp, #0
 8015e92:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015e94:	2300      	movs	r3, #0
 8015e96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d106      	bne.n	8015eae <tcp_zero_window_probe+0x22>
 8015ea0:	4b4c      	ldr	r3, [pc, #304]	@ (8015fd4 <tcp_zero_window_probe+0x148>)
 8015ea2:	f640 0292 	movw	r2, #2194	@ 0x892
 8015ea6:	494c      	ldr	r1, [pc, #304]	@ (8015fd8 <tcp_zero_window_probe+0x14c>)
 8015ea8:	484c      	ldr	r0, [pc, #304]	@ (8015fdc <tcp_zero_window_probe+0x150>)
 8015eaa:	f006 f849 	bl	801bf40 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015eb2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8015eb4:	6a3b      	ldr	r3, [r7, #32]
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	d101      	bne.n	8015ebe <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8015eba:	2300      	movs	r3, #0
 8015ebc:	e085      	b.n	8015fca <tcp_zero_window_probe+0x13e>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8015ec4:	2bff      	cmp	r3, #255	@ 0xff
 8015ec6:	d007      	beq.n	8015ed8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8015ece:	3301      	adds	r3, #1
 8015ed0:	b2da      	uxtb	r2, r3
 8015ed2:	687b      	ldr	r3, [r7, #4]
 8015ed4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8015ed8:	6a3b      	ldr	r3, [r7, #32]
 8015eda:	68db      	ldr	r3, [r3, #12]
 8015edc:	899b      	ldrh	r3, [r3, #12]
 8015ede:	b29b      	uxth	r3, r3
 8015ee0:	4618      	mov	r0, r3
 8015ee2:	f7f7 fdbf 	bl	800da64 <lwip_htons>
 8015ee6:	4603      	mov	r3, r0
 8015ee8:	b2db      	uxtb	r3, r3
 8015eea:	f003 0301 	and.w	r3, r3, #1
 8015eee:	2b00      	cmp	r3, #0
 8015ef0:	d005      	beq.n	8015efe <tcp_zero_window_probe+0x72>
 8015ef2:	6a3b      	ldr	r3, [r7, #32]
 8015ef4:	891b      	ldrh	r3, [r3, #8]
 8015ef6:	2b00      	cmp	r3, #0
 8015ef8:	d101      	bne.n	8015efe <tcp_zero_window_probe+0x72>
 8015efa:	2301      	movs	r3, #1
 8015efc:	e000      	b.n	8015f00 <tcp_zero_window_probe+0x74>
 8015efe:	2300      	movs	r3, #0
 8015f00:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8015f02:	7ffb      	ldrb	r3, [r7, #31]
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	bf0c      	ite	eq
 8015f08:	2301      	moveq	r3, #1
 8015f0a:	2300      	movne	r3, #0
 8015f0c:	b2db      	uxtb	r3, r3
 8015f0e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8015f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015f14:	b299      	uxth	r1, r3
 8015f16:	6a3b      	ldr	r3, [r7, #32]
 8015f18:	68db      	ldr	r3, [r3, #12]
 8015f1a:	685b      	ldr	r3, [r3, #4]
 8015f1c:	8bba      	ldrh	r2, [r7, #28]
 8015f1e:	6878      	ldr	r0, [r7, #4]
 8015f20:	f7ff fd8e 	bl	8015a40 <tcp_output_alloc_header>
 8015f24:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8015f26:	69bb      	ldr	r3, [r7, #24]
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	d102      	bne.n	8015f32 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8015f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8015f30:	e04b      	b.n	8015fca <tcp_zero_window_probe+0x13e>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8015f32:	69bb      	ldr	r3, [r7, #24]
 8015f34:	685b      	ldr	r3, [r3, #4]
 8015f36:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8015f38:	7ffb      	ldrb	r3, [r7, #31]
 8015f3a:	2b00      	cmp	r3, #0
 8015f3c:	d011      	beq.n	8015f62 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8015f3e:	697b      	ldr	r3, [r7, #20]
 8015f40:	899b      	ldrh	r3, [r3, #12]
 8015f42:	b29b      	uxth	r3, r3
 8015f44:	b21b      	sxth	r3, r3
 8015f46:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015f4a:	b21c      	sxth	r4, r3
 8015f4c:	2011      	movs	r0, #17
 8015f4e:	f7f7 fd89 	bl	800da64 <lwip_htons>
 8015f52:	4603      	mov	r3, r0
 8015f54:	b21b      	sxth	r3, r3
 8015f56:	4323      	orrs	r3, r4
 8015f58:	b21b      	sxth	r3, r3
 8015f5a:	b29a      	uxth	r2, r3
 8015f5c:	697b      	ldr	r3, [r7, #20]
 8015f5e:	819a      	strh	r2, [r3, #12]
 8015f60:	e010      	b.n	8015f84 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8015f62:	69bb      	ldr	r3, [r7, #24]
 8015f64:	685b      	ldr	r3, [r3, #4]
 8015f66:	3314      	adds	r3, #20
 8015f68:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8015f6a:	6a3b      	ldr	r3, [r7, #32]
 8015f6c:	6858      	ldr	r0, [r3, #4]
 8015f6e:	6a3b      	ldr	r3, [r7, #32]
 8015f70:	685b      	ldr	r3, [r3, #4]
 8015f72:	891a      	ldrh	r2, [r3, #8]
 8015f74:	6a3b      	ldr	r3, [r7, #32]
 8015f76:	891b      	ldrh	r3, [r3, #8]
 8015f78:	1ad3      	subs	r3, r2, r3
 8015f7a:	b29b      	uxth	r3, r3
 8015f7c:	2201      	movs	r2, #1
 8015f7e:	6939      	ldr	r1, [r7, #16]
 8015f80:	f7f9 fe3e 	bl	800fc00 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8015f84:	6a3b      	ldr	r3, [r7, #32]
 8015f86:	68db      	ldr	r3, [r3, #12]
 8015f88:	685b      	ldr	r3, [r3, #4]
 8015f8a:	4618      	mov	r0, r3
 8015f8c:	f7f7 fd80 	bl	800da90 <lwip_htonl>
 8015f90:	4603      	mov	r3, r0
 8015f92:	3301      	adds	r3, #1
 8015f94:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015f96:	687b      	ldr	r3, [r7, #4]
 8015f98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015f9a:	68fb      	ldr	r3, [r7, #12]
 8015f9c:	1ad3      	subs	r3, r2, r3
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	da02      	bge.n	8015fa8 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8015fa2:	687b      	ldr	r3, [r7, #4]
 8015fa4:	68fa      	ldr	r2, [r7, #12]
 8015fa6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, 0);
 8015fa8:	2300      	movs	r3, #0
 8015faa:	2200      	movs	r2, #0
 8015fac:	69b9      	ldr	r1, [r7, #24]
 8015fae:	6878      	ldr	r0, [r7, #4]
 8015fb0:	f7ff fd84 	bl	8015abc <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015fb4:	687a      	ldr	r2, [r7, #4]
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	3304      	adds	r3, #4
 8015fba:	69b9      	ldr	r1, [r7, #24]
 8015fbc:	6878      	ldr	r0, [r7, #4]
 8015fbe:	f7ff fdbb 	bl	8015b38 <tcp_output_control_segment>
 8015fc2:	4603      	mov	r3, r0
 8015fc4:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015fc6:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8015fca:	4618      	mov	r0, r3
 8015fcc:	372c      	adds	r7, #44	@ 0x2c
 8015fce:	46bd      	mov	sp, r7
 8015fd0:	bd90      	pop	{r4, r7, pc}
 8015fd2:	bf00      	nop
 8015fd4:	0801f8dc 	.word	0x0801f8dc
 8015fd8:	080200a0 	.word	0x080200a0
 8015fdc:	0801f914 	.word	0x0801f914

08015fe0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8015fe0:	b580      	push	{r7, lr}
 8015fe2:	b082      	sub	sp, #8
 8015fe4:	af00      	add	r7, sp, #0
 8015fe6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8015fe8:	f7fa f822 	bl	8010030 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8015fec:	4b0a      	ldr	r3, [pc, #40]	@ (8016018 <tcpip_tcp_timer+0x38>)
 8015fee:	681b      	ldr	r3, [r3, #0]
 8015ff0:	2b00      	cmp	r3, #0
 8015ff2:	d103      	bne.n	8015ffc <tcpip_tcp_timer+0x1c>
 8015ff4:	4b09      	ldr	r3, [pc, #36]	@ (801601c <tcpip_tcp_timer+0x3c>)
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d005      	beq.n	8016008 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8015ffc:	2200      	movs	r2, #0
 8015ffe:	4908      	ldr	r1, [pc, #32]	@ (8016020 <tcpip_tcp_timer+0x40>)
 8016000:	20fa      	movs	r0, #250	@ 0xfa
 8016002:	f000 f8f3 	bl	80161ec <sys_timeout>
 8016006:	e003      	b.n	8016010 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016008:	4b06      	ldr	r3, [pc, #24]	@ (8016024 <tcpip_tcp_timer+0x44>)
 801600a:	2200      	movs	r2, #0
 801600c:	601a      	str	r2, [r3, #0]
  }
}
 801600e:	bf00      	nop
 8016010:	bf00      	nop
 8016012:	3708      	adds	r7, #8
 8016014:	46bd      	mov	sp, r7
 8016016:	bd80      	pop	{r7, pc}
 8016018:	2000ad18 	.word	0x2000ad18
 801601c:	2000ad1c 	.word	0x2000ad1c
 8016020:	08015fe1 	.word	0x08015fe1
 8016024:	2000ad64 	.word	0x2000ad64

08016028 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016028:	b580      	push	{r7, lr}
 801602a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801602c:	4b0a      	ldr	r3, [pc, #40]	@ (8016058 <tcp_timer_needed+0x30>)
 801602e:	681b      	ldr	r3, [r3, #0]
 8016030:	2b00      	cmp	r3, #0
 8016032:	d10f      	bne.n	8016054 <tcp_timer_needed+0x2c>
 8016034:	4b09      	ldr	r3, [pc, #36]	@ (801605c <tcp_timer_needed+0x34>)
 8016036:	681b      	ldr	r3, [r3, #0]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d103      	bne.n	8016044 <tcp_timer_needed+0x1c>
 801603c:	4b08      	ldr	r3, [pc, #32]	@ (8016060 <tcp_timer_needed+0x38>)
 801603e:	681b      	ldr	r3, [r3, #0]
 8016040:	2b00      	cmp	r3, #0
 8016042:	d007      	beq.n	8016054 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016044:	4b04      	ldr	r3, [pc, #16]	@ (8016058 <tcp_timer_needed+0x30>)
 8016046:	2201      	movs	r2, #1
 8016048:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801604a:	2200      	movs	r2, #0
 801604c:	4905      	ldr	r1, [pc, #20]	@ (8016064 <tcp_timer_needed+0x3c>)
 801604e:	20fa      	movs	r0, #250	@ 0xfa
 8016050:	f000 f8cc 	bl	80161ec <sys_timeout>
  }
}
 8016054:	bf00      	nop
 8016056:	bd80      	pop	{r7, pc}
 8016058:	2000ad64 	.word	0x2000ad64
 801605c:	2000ad18 	.word	0x2000ad18
 8016060:	2000ad1c 	.word	0x2000ad1c
 8016064:	08015fe1 	.word	0x08015fe1

08016068 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016068:	b580      	push	{r7, lr}
 801606a:	b086      	sub	sp, #24
 801606c:	af00      	add	r7, sp, #0
 801606e:	60f8      	str	r0, [r7, #12]
 8016070:	60b9      	str	r1, [r7, #8]
 8016072:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016074:	2006      	movs	r0, #6
 8016076:	f7f8 fd31 	bl	800eadc <memp_malloc>
 801607a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801607c:	693b      	ldr	r3, [r7, #16]
 801607e:	2b00      	cmp	r3, #0
 8016080:	d109      	bne.n	8016096 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016082:	693b      	ldr	r3, [r7, #16]
 8016084:	2b00      	cmp	r3, #0
 8016086:	d151      	bne.n	801612c <sys_timeout_abs+0xc4>
 8016088:	4b2a      	ldr	r3, [pc, #168]	@ (8016134 <sys_timeout_abs+0xcc>)
 801608a:	22be      	movs	r2, #190	@ 0xbe
 801608c:	492a      	ldr	r1, [pc, #168]	@ (8016138 <sys_timeout_abs+0xd0>)
 801608e:	482b      	ldr	r0, [pc, #172]	@ (801613c <sys_timeout_abs+0xd4>)
 8016090:	f005 ff56 	bl	801bf40 <iprintf>
    return;
 8016094:	e04a      	b.n	801612c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016096:	693b      	ldr	r3, [r7, #16]
 8016098:	2200      	movs	r2, #0
 801609a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801609c:	693b      	ldr	r3, [r7, #16]
 801609e:	68ba      	ldr	r2, [r7, #8]
 80160a0:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80160a2:	693b      	ldr	r3, [r7, #16]
 80160a4:	687a      	ldr	r2, [r7, #4]
 80160a6:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80160a8:	693b      	ldr	r3, [r7, #16]
 80160aa:	68fa      	ldr	r2, [r7, #12]
 80160ac:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80160ae:	4b24      	ldr	r3, [pc, #144]	@ (8016140 <sys_timeout_abs+0xd8>)
 80160b0:	681b      	ldr	r3, [r3, #0]
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d103      	bne.n	80160be <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80160b6:	4a22      	ldr	r2, [pc, #136]	@ (8016140 <sys_timeout_abs+0xd8>)
 80160b8:	693b      	ldr	r3, [r7, #16]
 80160ba:	6013      	str	r3, [r2, #0]
    return;
 80160bc:	e037      	b.n	801612e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80160be:	693b      	ldr	r3, [r7, #16]
 80160c0:	685a      	ldr	r2, [r3, #4]
 80160c2:	4b1f      	ldr	r3, [pc, #124]	@ (8016140 <sys_timeout_abs+0xd8>)
 80160c4:	681b      	ldr	r3, [r3, #0]
 80160c6:	685b      	ldr	r3, [r3, #4]
 80160c8:	1ad3      	subs	r3, r2, r3
 80160ca:	0fdb      	lsrs	r3, r3, #31
 80160cc:	f003 0301 	and.w	r3, r3, #1
 80160d0:	b2db      	uxtb	r3, r3
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d007      	beq.n	80160e6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80160d6:	4b1a      	ldr	r3, [pc, #104]	@ (8016140 <sys_timeout_abs+0xd8>)
 80160d8:	681a      	ldr	r2, [r3, #0]
 80160da:	693b      	ldr	r3, [r7, #16]
 80160dc:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80160de:	4a18      	ldr	r2, [pc, #96]	@ (8016140 <sys_timeout_abs+0xd8>)
 80160e0:	693b      	ldr	r3, [r7, #16]
 80160e2:	6013      	str	r3, [r2, #0]
 80160e4:	e023      	b.n	801612e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80160e6:	4b16      	ldr	r3, [pc, #88]	@ (8016140 <sys_timeout_abs+0xd8>)
 80160e8:	681b      	ldr	r3, [r3, #0]
 80160ea:	617b      	str	r3, [r7, #20]
 80160ec:	e01a      	b.n	8016124 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80160ee:	697b      	ldr	r3, [r7, #20]
 80160f0:	681b      	ldr	r3, [r3, #0]
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d00b      	beq.n	801610e <sys_timeout_abs+0xa6>
 80160f6:	693b      	ldr	r3, [r7, #16]
 80160f8:	685a      	ldr	r2, [r3, #4]
 80160fa:	697b      	ldr	r3, [r7, #20]
 80160fc:	681b      	ldr	r3, [r3, #0]
 80160fe:	685b      	ldr	r3, [r3, #4]
 8016100:	1ad3      	subs	r3, r2, r3
 8016102:	0fdb      	lsrs	r3, r3, #31
 8016104:	f003 0301 	and.w	r3, r3, #1
 8016108:	b2db      	uxtb	r3, r3
 801610a:	2b00      	cmp	r3, #0
 801610c:	d007      	beq.n	801611e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801610e:	697b      	ldr	r3, [r7, #20]
 8016110:	681a      	ldr	r2, [r3, #0]
 8016112:	693b      	ldr	r3, [r7, #16]
 8016114:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016116:	697b      	ldr	r3, [r7, #20]
 8016118:	693a      	ldr	r2, [r7, #16]
 801611a:	601a      	str	r2, [r3, #0]
        break;
 801611c:	e007      	b.n	801612e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801611e:	697b      	ldr	r3, [r7, #20]
 8016120:	681b      	ldr	r3, [r3, #0]
 8016122:	617b      	str	r3, [r7, #20]
 8016124:	697b      	ldr	r3, [r7, #20]
 8016126:	2b00      	cmp	r3, #0
 8016128:	d1e1      	bne.n	80160ee <sys_timeout_abs+0x86>
 801612a:	e000      	b.n	801612e <sys_timeout_abs+0xc6>
    return;
 801612c:	bf00      	nop
      }
    }
  }
}
 801612e:	3718      	adds	r7, #24
 8016130:	46bd      	mov	sp, r7
 8016132:	bd80      	pop	{r7, pc}
 8016134:	080200c4 	.word	0x080200c4
 8016138:	080200dc 	.word	0x080200dc
 801613c:	0802011c 	.word	0x0802011c
 8016140:	2000ad5c 	.word	0x2000ad5c

08016144 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016144:	b580      	push	{r7, lr}
 8016146:	b086      	sub	sp, #24
 8016148:	af00      	add	r7, sp, #0
 801614a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016150:	697b      	ldr	r3, [r7, #20]
 8016152:	685b      	ldr	r3, [r3, #4]
 8016154:	4798      	blx	r3

  now = sys_now();
 8016156:	f7f5 ff0b 	bl	800bf70 <sys_now>
 801615a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */
 801615c:	697b      	ldr	r3, [r7, #20]
 801615e:	681a      	ldr	r2, [r3, #0]
 8016160:	4b0f      	ldr	r3, [pc, #60]	@ (80161a0 <lwip_cyclic_timer+0x5c>)
 8016162:	681b      	ldr	r3, [r3, #0]
 8016164:	4413      	add	r3, r2
 8016166:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016168:	68fa      	ldr	r2, [r7, #12]
 801616a:	693b      	ldr	r3, [r7, #16]
 801616c:	1ad3      	subs	r3, r2, r3
 801616e:	0fdb      	lsrs	r3, r3, #31
 8016170:	f003 0301 	and.w	r3, r3, #1
 8016174:	b2db      	uxtb	r3, r3
 8016176:	2b00      	cmp	r3, #0
 8016178:	d009      	beq.n	801618e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801617a:	697b      	ldr	r3, [r7, #20]
 801617c:	681a      	ldr	r2, [r3, #0]
 801617e:	693b      	ldr	r3, [r7, #16]
 8016180:	4413      	add	r3, r2
 8016182:	687a      	ldr	r2, [r7, #4]
 8016184:	4907      	ldr	r1, [pc, #28]	@ (80161a4 <lwip_cyclic_timer+0x60>)
 8016186:	4618      	mov	r0, r3
 8016188:	f7ff ff6e 	bl	8016068 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801618c:	e004      	b.n	8016198 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801618e:	687a      	ldr	r2, [r7, #4]
 8016190:	4904      	ldr	r1, [pc, #16]	@ (80161a4 <lwip_cyclic_timer+0x60>)
 8016192:	68f8      	ldr	r0, [r7, #12]
 8016194:	f7ff ff68 	bl	8016068 <sys_timeout_abs>
}
 8016198:	bf00      	nop
 801619a:	3718      	adds	r7, #24
 801619c:	46bd      	mov	sp, r7
 801619e:	bd80      	pop	{r7, pc}
 80161a0:	2000ad60 	.word	0x2000ad60
 80161a4:	08016145 	.word	0x08016145

080161a8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80161a8:	b580      	push	{r7, lr}
 80161aa:	b082      	sub	sp, #8
 80161ac:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80161ae:	2301      	movs	r3, #1
 80161b0:	607b      	str	r3, [r7, #4]
 80161b2:	e00e      	b.n	80161d2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80161b4:	4a0b      	ldr	r2, [pc, #44]	@ (80161e4 <sys_timeouts_init+0x3c>)
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	00db      	lsls	r3, r3, #3
 80161c0:	4a08      	ldr	r2, [pc, #32]	@ (80161e4 <sys_timeouts_init+0x3c>)
 80161c2:	4413      	add	r3, r2
 80161c4:	461a      	mov	r2, r3
 80161c6:	4908      	ldr	r1, [pc, #32]	@ (80161e8 <sys_timeouts_init+0x40>)
 80161c8:	f000 f810 	bl	80161ec <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	3301      	adds	r3, #1
 80161d0:	607b      	str	r3, [r7, #4]
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	2b06      	cmp	r3, #6
 80161d6:	d9ed      	bls.n	80161b4 <sys_timeouts_init+0xc>
  }
}
 80161d8:	bf00      	nop
 80161da:	bf00      	nop
 80161dc:	3708      	adds	r7, #8
 80161de:	46bd      	mov	sp, r7
 80161e0:	bd80      	pop	{r7, pc}
 80161e2:	bf00      	nop
 80161e4:	08020dc8 	.word	0x08020dc8
 80161e8:	08016145 	.word	0x08016145

080161ec <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80161ec:	b580      	push	{r7, lr}
 80161ee:	b086      	sub	sp, #24
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	60f8      	str	r0, [r7, #12]
 80161f4:	60b9      	str	r1, [r7, #8]
 80161f6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80161f8:	68fb      	ldr	r3, [r7, #12]
 80161fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80161fe:	d306      	bcc.n	801620e <sys_timeout+0x22>
 8016200:	4b0a      	ldr	r3, [pc, #40]	@ (801622c <sys_timeout+0x40>)
 8016202:	f240 1229 	movw	r2, #297	@ 0x129
 8016206:	490a      	ldr	r1, [pc, #40]	@ (8016230 <sys_timeout+0x44>)
 8016208:	480a      	ldr	r0, [pc, #40]	@ (8016234 <sys_timeout+0x48>)
 801620a:	f005 fe99 	bl	801bf40 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */
 801620e:	f7f5 feaf 	bl	800bf70 <sys_now>
 8016212:	4602      	mov	r2, r0
 8016214:	68fb      	ldr	r3, [r7, #12]
 8016216:	4413      	add	r3, r2
 8016218:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801621a:	687a      	ldr	r2, [r7, #4]
 801621c:	68b9      	ldr	r1, [r7, #8]
 801621e:	6978      	ldr	r0, [r7, #20]
 8016220:	f7ff ff22 	bl	8016068 <sys_timeout_abs>
#endif
}
 8016224:	bf00      	nop
 8016226:	3718      	adds	r7, #24
 8016228:	46bd      	mov	sp, r7
 801622a:	bd80      	pop	{r7, pc}
 801622c:	080200c4 	.word	0x080200c4
 8016230:	08020144 	.word	0x08020144
 8016234:	0802011c 	.word	0x0802011c

08016238 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8016238:	b580      	push	{r7, lr}
 801623a:	b084      	sub	sp, #16
 801623c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801623e:	f7f5 fe97 	bl	800bf70 <sys_now>
 8016242:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8016244:	4b1a      	ldr	r3, [pc, #104]	@ (80162b0 <sys_check_timeouts+0x78>)
 8016246:	781b      	ldrb	r3, [r3, #0]
 8016248:	b2db      	uxtb	r3, r3
 801624a:	2b00      	cmp	r3, #0
 801624c:	d001      	beq.n	8016252 <sys_check_timeouts+0x1a>
 801624e:	f7f8 ff91 	bl	800f174 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8016252:	4b18      	ldr	r3, [pc, #96]	@ (80162b4 <sys_check_timeouts+0x7c>)
 8016254:	681b      	ldr	r3, [r3, #0]
 8016256:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016258:	68bb      	ldr	r3, [r7, #8]
 801625a:	2b00      	cmp	r3, #0
 801625c:	d022      	beq.n	80162a4 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801625e:	68bb      	ldr	r3, [r7, #8]
 8016260:	685b      	ldr	r3, [r3, #4]
 8016262:	68fa      	ldr	r2, [r7, #12]
 8016264:	1ad3      	subs	r3, r2, r3
 8016266:	0fdb      	lsrs	r3, r3, #31
 8016268:	f003 0301 	and.w	r3, r3, #1
 801626c:	b2db      	uxtb	r3, r3
 801626e:	2b00      	cmp	r3, #0
 8016270:	d11a      	bne.n	80162a8 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8016272:	68bb      	ldr	r3, [r7, #8]
 8016274:	681b      	ldr	r3, [r3, #0]
 8016276:	4a0f      	ldr	r2, [pc, #60]	@ (80162b4 <sys_check_timeouts+0x7c>)
 8016278:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801627a:	68bb      	ldr	r3, [r7, #8]
 801627c:	689b      	ldr	r3, [r3, #8]
 801627e:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8016280:	68bb      	ldr	r3, [r7, #8]
 8016282:	68db      	ldr	r3, [r3, #12]
 8016284:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016286:	68bb      	ldr	r3, [r7, #8]
 8016288:	685b      	ldr	r3, [r3, #4]
 801628a:	4a0b      	ldr	r2, [pc, #44]	@ (80162b8 <sys_check_timeouts+0x80>)
 801628c:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801628e:	68b9      	ldr	r1, [r7, #8]
 8016290:	2006      	movs	r0, #6
 8016292:	f7f8 fc87 	bl	800eba4 <memp_free>
    if (handler != NULL) {
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	2b00      	cmp	r3, #0
 801629a:	d0d3      	beq.n	8016244 <sys_check_timeouts+0xc>
      handler(arg);
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	6838      	ldr	r0, [r7, #0]
 80162a0:	4798      	blx	r3
  do {
 80162a2:	e7cf      	b.n	8016244 <sys_check_timeouts+0xc>
      return;
 80162a4:	bf00      	nop
 80162a6:	e000      	b.n	80162aa <sys_check_timeouts+0x72>
      return;
 80162a8:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80162aa:	3710      	adds	r7, #16
 80162ac:	46bd      	mov	sp, r7
 80162ae:	bd80      	pop	{r7, pc}
 80162b0:	2000ad09 	.word	0x2000ad09
 80162b4:	2000ad5c 	.word	0x2000ad5c
 80162b8:	2000ad60 	.word	0x2000ad60

080162bc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80162bc:	b580      	push	{r7, lr}
 80162be:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80162c0:	f005 f8e6 	bl	801b490 <rand>
 80162c4:	4603      	mov	r3, r0
 80162c6:	b29b      	uxth	r3, r3
 80162c8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80162cc:	b29b      	uxth	r3, r3
 80162ce:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80162d2:	b29a      	uxth	r2, r3
 80162d4:	4b01      	ldr	r3, [pc, #4]	@ (80162dc <udp_init+0x20>)
 80162d6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80162d8:	bf00      	nop
 80162da:	bd80      	pop	{r7, pc}
 80162dc:	2000002c 	.word	0x2000002c

080162e0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80162e0:	b480      	push	{r7}
 80162e2:	b083      	sub	sp, #12
 80162e4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80162e6:	2300      	movs	r3, #0
 80162e8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80162ea:	4b17      	ldr	r3, [pc, #92]	@ (8016348 <udp_new_port+0x68>)
 80162ec:	881b      	ldrh	r3, [r3, #0]
 80162ee:	1c5a      	adds	r2, r3, #1
 80162f0:	b291      	uxth	r1, r2
 80162f2:	4a15      	ldr	r2, [pc, #84]	@ (8016348 <udp_new_port+0x68>)
 80162f4:	8011      	strh	r1, [r2, #0]
 80162f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80162fa:	4293      	cmp	r3, r2
 80162fc:	d103      	bne.n	8016306 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80162fe:	4b12      	ldr	r3, [pc, #72]	@ (8016348 <udp_new_port+0x68>)
 8016300:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8016304:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016306:	4b11      	ldr	r3, [pc, #68]	@ (801634c <udp_new_port+0x6c>)
 8016308:	681b      	ldr	r3, [r3, #0]
 801630a:	603b      	str	r3, [r7, #0]
 801630c:	e011      	b.n	8016332 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801630e:	683b      	ldr	r3, [r7, #0]
 8016310:	8a5a      	ldrh	r2, [r3, #18]
 8016312:	4b0d      	ldr	r3, [pc, #52]	@ (8016348 <udp_new_port+0x68>)
 8016314:	881b      	ldrh	r3, [r3, #0]
 8016316:	429a      	cmp	r2, r3
 8016318:	d108      	bne.n	801632c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801631a:	88fb      	ldrh	r3, [r7, #6]
 801631c:	3301      	adds	r3, #1
 801631e:	80fb      	strh	r3, [r7, #6]
 8016320:	88fb      	ldrh	r3, [r7, #6]
 8016322:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016326:	d3e0      	bcc.n	80162ea <udp_new_port+0xa>
        return 0;
 8016328:	2300      	movs	r3, #0
 801632a:	e007      	b.n	801633c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801632c:	683b      	ldr	r3, [r7, #0]
 801632e:	68db      	ldr	r3, [r3, #12]
 8016330:	603b      	str	r3, [r7, #0]
 8016332:	683b      	ldr	r3, [r7, #0]
 8016334:	2b00      	cmp	r3, #0
 8016336:	d1ea      	bne.n	801630e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8016338:	4b03      	ldr	r3, [pc, #12]	@ (8016348 <udp_new_port+0x68>)
 801633a:	881b      	ldrh	r3, [r3, #0]
}
 801633c:	4618      	mov	r0, r3
 801633e:	370c      	adds	r7, #12
 8016340:	46bd      	mov	sp, r7
 8016342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016346:	4770      	bx	lr
 8016348:	2000002c 	.word	0x2000002c
 801634c:	2000ad68 	.word	0x2000ad68

08016350 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016350:	b580      	push	{r7, lr}
 8016352:	b084      	sub	sp, #16
 8016354:	af00      	add	r7, sp, #0
 8016356:	60f8      	str	r0, [r7, #12]
 8016358:	60b9      	str	r1, [r7, #8]
 801635a:	4613      	mov	r3, r2
 801635c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801635e:	68fb      	ldr	r3, [r7, #12]
 8016360:	2b00      	cmp	r3, #0
 8016362:	d105      	bne.n	8016370 <udp_input_local_match+0x20>
 8016364:	4b27      	ldr	r3, [pc, #156]	@ (8016404 <udp_input_local_match+0xb4>)
 8016366:	2287      	movs	r2, #135	@ 0x87
 8016368:	4927      	ldr	r1, [pc, #156]	@ (8016408 <udp_input_local_match+0xb8>)
 801636a:	4828      	ldr	r0, [pc, #160]	@ (801640c <udp_input_local_match+0xbc>)
 801636c:	f005 fde8 	bl	801bf40 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8016370:	68bb      	ldr	r3, [r7, #8]
 8016372:	2b00      	cmp	r3, #0
 8016374:	d105      	bne.n	8016382 <udp_input_local_match+0x32>
 8016376:	4b23      	ldr	r3, [pc, #140]	@ (8016404 <udp_input_local_match+0xb4>)
 8016378:	2288      	movs	r2, #136	@ 0x88
 801637a:	4925      	ldr	r1, [pc, #148]	@ (8016410 <udp_input_local_match+0xc0>)
 801637c:	4823      	ldr	r0, [pc, #140]	@ (801640c <udp_input_local_match+0xbc>)
 801637e:	f005 fddf 	bl	801bf40 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016382:	68fb      	ldr	r3, [r7, #12]
 8016384:	7a1b      	ldrb	r3, [r3, #8]
 8016386:	2b00      	cmp	r3, #0
 8016388:	d00b      	beq.n	80163a2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801638a:	68fb      	ldr	r3, [r7, #12]
 801638c:	7a1a      	ldrb	r2, [r3, #8]
 801638e:	4b21      	ldr	r3, [pc, #132]	@ (8016414 <udp_input_local_match+0xc4>)
 8016390:	685b      	ldr	r3, [r3, #4]
 8016392:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8016396:	3301      	adds	r3, #1
 8016398:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801639a:	429a      	cmp	r2, r3
 801639c:	d001      	beq.n	80163a2 <udp_input_local_match+0x52>
    return 0;
 801639e:	2300      	movs	r3, #0
 80163a0:	e02b      	b.n	80163fa <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80163a2:	79fb      	ldrb	r3, [r7, #7]
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d018      	beq.n	80163da <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80163a8:	68fb      	ldr	r3, [r7, #12]
 80163aa:	2b00      	cmp	r3, #0
 80163ac:	d013      	beq.n	80163d6 <udp_input_local_match+0x86>
 80163ae:	68fb      	ldr	r3, [r7, #12]
 80163b0:	681b      	ldr	r3, [r3, #0]
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d00f      	beq.n	80163d6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80163b6:	4b17      	ldr	r3, [pc, #92]	@ (8016414 <udp_input_local_match+0xc4>)
 80163b8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80163ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163be:	d00a      	beq.n	80163d6 <udp_input_local_match+0x86>
            ip4_addr_net_eq(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80163c0:	68fb      	ldr	r3, [r7, #12]
 80163c2:	681a      	ldr	r2, [r3, #0]
 80163c4:	4b13      	ldr	r3, [pc, #76]	@ (8016414 <udp_input_local_match+0xc4>)
 80163c6:	695b      	ldr	r3, [r3, #20]
 80163c8:	405a      	eors	r2, r3
 80163ca:	68bb      	ldr	r3, [r7, #8]
 80163cc:	3308      	adds	r3, #8
 80163ce:	681b      	ldr	r3, [r3, #0]
 80163d0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80163d2:	2b00      	cmp	r3, #0
 80163d4:	d110      	bne.n	80163f8 <udp_input_local_match+0xa8>
          return 1;
 80163d6:	2301      	movs	r3, #1
 80163d8:	e00f      	b.n	80163fa <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_eq(&pcb->local_ip, ip_current_dest_addr())) {
 80163da:	68fb      	ldr	r3, [r7, #12]
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d009      	beq.n	80163f4 <udp_input_local_match+0xa4>
 80163e0:	68fb      	ldr	r3, [r7, #12]
 80163e2:	681b      	ldr	r3, [r3, #0]
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d005      	beq.n	80163f4 <udp_input_local_match+0xa4>
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	681a      	ldr	r2, [r3, #0]
 80163ec:	4b09      	ldr	r3, [pc, #36]	@ (8016414 <udp_input_local_match+0xc4>)
 80163ee:	695b      	ldr	r3, [r3, #20]
 80163f0:	429a      	cmp	r2, r3
 80163f2:	d101      	bne.n	80163f8 <udp_input_local_match+0xa8>
        return 1;
 80163f4:	2301      	movs	r3, #1
 80163f6:	e000      	b.n	80163fa <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80163f8:	2300      	movs	r3, #0
}
 80163fa:	4618      	mov	r0, r3
 80163fc:	3710      	adds	r7, #16
 80163fe:	46bd      	mov	sp, r7
 8016400:	bd80      	pop	{r7, pc}
 8016402:	bf00      	nop
 8016404:	08020190 	.word	0x08020190
 8016408:	080201a4 	.word	0x080201a4
 801640c:	080201c8 	.word	0x080201c8
 8016410:	080201f0 	.word	0x080201f0
 8016414:	20003fa4 	.word	0x20003fa4

08016418 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016418:	b590      	push	{r4, r7, lr}
 801641a:	b08d      	sub	sp, #52	@ 0x34
 801641c:	af02      	add	r7, sp, #8
 801641e:	6078      	str	r0, [r7, #4]
 8016420:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016422:	2300      	movs	r3, #0
 8016424:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8016426:	687b      	ldr	r3, [r7, #4]
 8016428:	2b00      	cmp	r3, #0
 801642a:	d105      	bne.n	8016438 <udp_input+0x20>
 801642c:	4b7c      	ldr	r3, [pc, #496]	@ (8016620 <udp_input+0x208>)
 801642e:	22cf      	movs	r2, #207	@ 0xcf
 8016430:	497c      	ldr	r1, [pc, #496]	@ (8016624 <udp_input+0x20c>)
 8016432:	487d      	ldr	r0, [pc, #500]	@ (8016628 <udp_input+0x210>)
 8016434:	f005 fd84 	bl	801bf40 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8016438:	683b      	ldr	r3, [r7, #0]
 801643a:	2b00      	cmp	r3, #0
 801643c:	d105      	bne.n	801644a <udp_input+0x32>
 801643e:	4b78      	ldr	r3, [pc, #480]	@ (8016620 <udp_input+0x208>)
 8016440:	22d0      	movs	r2, #208	@ 0xd0
 8016442:	497a      	ldr	r1, [pc, #488]	@ (801662c <udp_input+0x214>)
 8016444:	4878      	ldr	r0, [pc, #480]	@ (8016628 <udp_input+0x210>)
 8016446:	f005 fd7b 	bl	801bf40 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	895b      	ldrh	r3, [r3, #10]
 801644e:	2b07      	cmp	r3, #7
 8016450:	d803      	bhi.n	801645a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8016452:	6878      	ldr	r0, [r7, #4]
 8016454:	f7f9 f9ca 	bl	800f7ec <pbuf_free>
    goto end;
 8016458:	e0de      	b.n	8016618 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	685b      	ldr	r3, [r3, #4]
 801645e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016460:	4b73      	ldr	r3, [pc, #460]	@ (8016630 <udp_input+0x218>)
 8016462:	695b      	ldr	r3, [r3, #20]
 8016464:	4a72      	ldr	r2, [pc, #456]	@ (8016630 <udp_input+0x218>)
 8016466:	6812      	ldr	r2, [r2, #0]
 8016468:	4611      	mov	r1, r2
 801646a:	4618      	mov	r0, r3
 801646c:	f004 f834 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 8016470:	4603      	mov	r3, r0
 8016472:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8016474:	697b      	ldr	r3, [r7, #20]
 8016476:	881b      	ldrh	r3, [r3, #0]
 8016478:	b29b      	uxth	r3, r3
 801647a:	4618      	mov	r0, r3
 801647c:	f7f7 faf2 	bl	800da64 <lwip_htons>
 8016480:	4603      	mov	r3, r0
 8016482:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016484:	697b      	ldr	r3, [r7, #20]
 8016486:	885b      	ldrh	r3, [r3, #2]
 8016488:	b29b      	uxth	r3, r3
 801648a:	4618      	mov	r0, r3
 801648c:	f7f7 faea 	bl	800da64 <lwip_htons>
 8016490:	4603      	mov	r3, r0
 8016492:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8016494:	2300      	movs	r3, #0
 8016496:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8016498:	2300      	movs	r3, #0
 801649a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801649c:	2300      	movs	r3, #0
 801649e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80164a0:	4b64      	ldr	r3, [pc, #400]	@ (8016634 <udp_input+0x21c>)
 80164a2:	681b      	ldr	r3, [r3, #0]
 80164a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80164a6:	e054      	b.n	8016552 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80164a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164aa:	8a5b      	ldrh	r3, [r3, #18]
 80164ac:	89fa      	ldrh	r2, [r7, #14]
 80164ae:	429a      	cmp	r2, r3
 80164b0:	d14a      	bne.n	8016548 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80164b2:	7cfb      	ldrb	r3, [r7, #19]
 80164b4:	461a      	mov	r2, r3
 80164b6:	6839      	ldr	r1, [r7, #0]
 80164b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80164ba:	f7ff ff49 	bl	8016350 <udp_input_local_match>
 80164be:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	d041      	beq.n	8016548 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80164c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164c6:	7c1b      	ldrb	r3, [r3, #16]
 80164c8:	f003 0304 	and.w	r3, r3, #4
 80164cc:	2b00      	cmp	r3, #0
 80164ce:	d11d      	bne.n	801650c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80164d0:	69fb      	ldr	r3, [r7, #28]
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d102      	bne.n	80164dc <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80164d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164d8:	61fb      	str	r3, [r7, #28]
 80164da:	e017      	b.n	801650c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80164dc:	7cfb      	ldrb	r3, [r7, #19]
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d014      	beq.n	801650c <udp_input+0xf4>
 80164e2:	4b53      	ldr	r3, [pc, #332]	@ (8016630 <udp_input+0x218>)
 80164e4:	695b      	ldr	r3, [r3, #20]
 80164e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164ea:	d10f      	bne.n	801650c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_eq(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80164ec:	69fb      	ldr	r3, [r7, #28]
 80164ee:	681a      	ldr	r2, [r3, #0]
 80164f0:	683b      	ldr	r3, [r7, #0]
 80164f2:	3304      	adds	r3, #4
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	429a      	cmp	r2, r3
 80164f8:	d008      	beq.n	801650c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_eq(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80164fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164fc:	681a      	ldr	r2, [r3, #0]
 80164fe:	683b      	ldr	r3, [r7, #0]
 8016500:	3304      	adds	r3, #4
 8016502:	681b      	ldr	r3, [r3, #0]
 8016504:	429a      	cmp	r2, r3
 8016506:	d101      	bne.n	801650c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8016508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801650a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801650c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801650e:	8a9b      	ldrh	r3, [r3, #20]
 8016510:	8a3a      	ldrh	r2, [r7, #16]
 8016512:	429a      	cmp	r2, r3
 8016514:	d118      	bne.n	8016548 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016518:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801651a:	2b00      	cmp	r3, #0
 801651c:	d005      	beq.n	801652a <udp_input+0x112>
           ip_addr_eq(&pcb->remote_ip, ip_current_src_addr()))) {
 801651e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016520:	685a      	ldr	r2, [r3, #4]
 8016522:	4b43      	ldr	r3, [pc, #268]	@ (8016630 <udp_input+0x218>)
 8016524:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016526:	429a      	cmp	r2, r3
 8016528:	d10e      	bne.n	8016548 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801652a:	6a3b      	ldr	r3, [r7, #32]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d014      	beq.n	801655a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8016530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016532:	68da      	ldr	r2, [r3, #12]
 8016534:	6a3b      	ldr	r3, [r7, #32]
 8016536:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8016538:	4b3e      	ldr	r3, [pc, #248]	@ (8016634 <udp_input+0x21c>)
 801653a:	681a      	ldr	r2, [r3, #0]
 801653c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801653e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8016540:	4a3c      	ldr	r2, [pc, #240]	@ (8016634 <udp_input+0x21c>)
 8016542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016544:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8016546:	e008      	b.n	801655a <udp_input+0x142>
      }
    }

    prev = pcb;
 8016548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801654a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801654e:	68db      	ldr	r3, [r3, #12]
 8016550:	627b      	str	r3, [r7, #36]	@ 0x24
 8016552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016554:	2b00      	cmp	r3, #0
 8016556:	d1a7      	bne.n	80164a8 <udp_input+0x90>
 8016558:	e000      	b.n	801655c <udp_input+0x144>
        break;
 801655a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801655c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801655e:	2b00      	cmp	r3, #0
 8016560:	d101      	bne.n	8016566 <udp_input+0x14e>
    pcb = uncon_pcb;
 8016562:	69fb      	ldr	r3, [r7, #28]
 8016564:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8016566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016568:	2b00      	cmp	r3, #0
 801656a:	d002      	beq.n	8016572 <udp_input+0x15a>
    for_us = 1;
 801656c:	2301      	movs	r3, #1
 801656e:	76fb      	strb	r3, [r7, #27]
 8016570:	e00a      	b.n	8016588 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_eq(netif_ip4_addr(inp), ip4_current_dest_addr());
 8016572:	683b      	ldr	r3, [r7, #0]
 8016574:	3304      	adds	r3, #4
 8016576:	681a      	ldr	r2, [r3, #0]
 8016578:	4b2d      	ldr	r3, [pc, #180]	@ (8016630 <udp_input+0x218>)
 801657a:	695b      	ldr	r3, [r3, #20]
 801657c:	429a      	cmp	r2, r3
 801657e:	bf0c      	ite	eq
 8016580:	2301      	moveq	r3, #1
 8016582:	2300      	movne	r3, #0
 8016584:	b2db      	uxtb	r3, r3
 8016586:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016588:	7efb      	ldrb	r3, [r7, #27]
 801658a:	2b00      	cmp	r3, #0
 801658c:	d041      	beq.n	8016612 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801658e:	2108      	movs	r1, #8
 8016590:	6878      	ldr	r0, [r7, #4]
 8016592:	f7f9 f8af 	bl	800f6f4 <pbuf_remove_header>
 8016596:	4603      	mov	r3, r0
 8016598:	2b00      	cmp	r3, #0
 801659a:	d00a      	beq.n	80165b2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed", 0);
 801659c:	4b20      	ldr	r3, [pc, #128]	@ (8016620 <udp_input+0x208>)
 801659e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 80165a2:	4925      	ldr	r1, [pc, #148]	@ (8016638 <udp_input+0x220>)
 80165a4:	4820      	ldr	r0, [pc, #128]	@ (8016628 <udp_input+0x210>)
 80165a6:	f005 fccb 	bl	801bf40 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80165aa:	6878      	ldr	r0, [r7, #4]
 80165ac:	f7f9 f91e 	bl	800f7ec <pbuf_free>
      goto end;
 80165b0:	e032      	b.n	8016618 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80165b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d012      	beq.n	80165de <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80165b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165ba:	699b      	ldr	r3, [r3, #24]
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d00a      	beq.n	80165d6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80165c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165c2:	699c      	ldr	r4, [r3, #24]
 80165c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165c6:	69d8      	ldr	r0, [r3, #28]
 80165c8:	8a3b      	ldrh	r3, [r7, #16]
 80165ca:	9300      	str	r3, [sp, #0]
 80165cc:	4b1b      	ldr	r3, [pc, #108]	@ (801663c <udp_input+0x224>)
 80165ce:	687a      	ldr	r2, [r7, #4]
 80165d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80165d2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80165d4:	e021      	b.n	801661a <udp_input+0x202>
        pbuf_free(p);
 80165d6:	6878      	ldr	r0, [r7, #4]
 80165d8:	f7f9 f908 	bl	800f7ec <pbuf_free>
        goto end;
 80165dc:	e01c      	b.n	8016618 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80165de:	7cfb      	ldrb	r3, [r7, #19]
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d112      	bne.n	801660a <udp_input+0x1f2>
 80165e4:	4b12      	ldr	r3, [pc, #72]	@ (8016630 <udp_input+0x218>)
 80165e6:	695b      	ldr	r3, [r3, #20]
 80165e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80165ec:	2be0      	cmp	r3, #224	@ 0xe0
 80165ee:	d00c      	beq.n	801660a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80165f0:	4b0f      	ldr	r3, [pc, #60]	@ (8016630 <udp_input+0x218>)
 80165f2:	899b      	ldrh	r3, [r3, #12]
 80165f4:	3308      	adds	r3, #8
 80165f6:	b29b      	uxth	r3, r3
 80165f8:	b21b      	sxth	r3, r3
 80165fa:	4619      	mov	r1, r3
 80165fc:	6878      	ldr	r0, [r7, #4]
 80165fe:	f7f9 f8e2 	bl	800f7c6 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8016602:	2103      	movs	r1, #3
 8016604:	6878      	ldr	r0, [r7, #4]
 8016606:	f003 fc15 	bl	8019e34 <icmp_dest_unreach>
      pbuf_free(p);
 801660a:	6878      	ldr	r0, [r7, #4]
 801660c:	f7f9 f8ee 	bl	800f7ec <pbuf_free>
  return;
 8016610:	e003      	b.n	801661a <udp_input+0x202>
    pbuf_free(p);
 8016612:	6878      	ldr	r0, [r7, #4]
 8016614:	f7f9 f8ea 	bl	800f7ec <pbuf_free>
  return;
 8016618:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801661a:	372c      	adds	r7, #44	@ 0x2c
 801661c:	46bd      	mov	sp, r7
 801661e:	bd90      	pop	{r4, r7, pc}
 8016620:	08020190 	.word	0x08020190
 8016624:	08020218 	.word	0x08020218
 8016628:	080201c8 	.word	0x080201c8
 801662c:	08020230 	.word	0x08020230
 8016630:	20003fa4 	.word	0x20003fa4
 8016634:	2000ad68 	.word	0x2000ad68
 8016638:	0802024c 	.word	0x0802024c
 801663c:	20003fb4 	.word	0x20003fb4

08016640 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8016640:	b580      	push	{r7, lr}
 8016642:	b088      	sub	sp, #32
 8016644:	af02      	add	r7, sp, #8
 8016646:	60f8      	str	r0, [r7, #12]
 8016648:	60b9      	str	r1, [r7, #8]
 801664a:	607a      	str	r2, [r7, #4]
 801664c:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801664e:	68fb      	ldr	r3, [r7, #12]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d102      	bne.n	801665a <udp_sendto+0x1a>
 8016654:	f06f 030f 	mvn.w	r3, #15
 8016658:	e02a      	b.n	80166b0 <udp_sendto+0x70>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801665a:	68bb      	ldr	r3, [r7, #8]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d102      	bne.n	8016666 <udp_sendto+0x26>
 8016660:	f06f 030f 	mvn.w	r3, #15
 8016664:	e024      	b.n	80166b0 <udp_sendto+0x70>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	2b00      	cmp	r3, #0
 801666a:	d102      	bne.n	8016672 <udp_sendto+0x32>
 801666c:	f06f 030f 	mvn.w	r3, #15
 8016670:	e01e      	b.n	80166b0 <udp_sendto+0x70>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8016672:	68fb      	ldr	r3, [r7, #12]
 8016674:	7a1b      	ldrb	r3, [r3, #8]
 8016676:	2b00      	cmp	r3, #0
 8016678:	d006      	beq.n	8016688 <udp_sendto+0x48>
    netif = netif_get_by_index(pcb->netif_idx);
 801667a:	68fb      	ldr	r3, [r7, #12]
 801667c:	7a1b      	ldrb	r3, [r3, #8]
 801667e:	4618      	mov	r0, r3
 8016680:	f7f8 fd52 	bl	800f128 <netif_get_by_index>
 8016684:	6178      	str	r0, [r7, #20]
 8016686:	e003      	b.n	8016690 <udp_sendto+0x50>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8016688:	6878      	ldr	r0, [r7, #4]
 801668a:	f003 fc71 	bl	8019f70 <ip4_route>
 801668e:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8016690:	697b      	ldr	r3, [r7, #20]
 8016692:	2b00      	cmp	r3, #0
 8016694:	d102      	bne.n	801669c <udp_sendto+0x5c>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8016696:	f06f 0303 	mvn.w	r3, #3
 801669a:	e009      	b.n	80166b0 <udp_sendto+0x70>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801669c:	887a      	ldrh	r2, [r7, #2]
 801669e:	697b      	ldr	r3, [r7, #20]
 80166a0:	9300      	str	r3, [sp, #0]
 80166a2:	4613      	mov	r3, r2
 80166a4:	687a      	ldr	r2, [r7, #4]
 80166a6:	68b9      	ldr	r1, [r7, #8]
 80166a8:	68f8      	ldr	r0, [r7, #12]
 80166aa:	f000 f805 	bl	80166b8 <udp_sendto_if>
 80166ae:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80166b0:	4618      	mov	r0, r3
 80166b2:	3718      	adds	r7, #24
 80166b4:	46bd      	mov	sp, r7
 80166b6:	bd80      	pop	{r7, pc}

080166b8 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80166b8:	b580      	push	{r7, lr}
 80166ba:	b088      	sub	sp, #32
 80166bc:	af02      	add	r7, sp, #8
 80166be:	60f8      	str	r0, [r7, #12]
 80166c0:	60b9      	str	r1, [r7, #8]
 80166c2:	607a      	str	r2, [r7, #4]
 80166c4:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	2b00      	cmp	r3, #0
 80166ca:	d102      	bne.n	80166d2 <udp_sendto_if+0x1a>
 80166cc:	f06f 030f 	mvn.w	r3, #15
 80166d0:	e03a      	b.n	8016748 <udp_sendto_if+0x90>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80166d2:	68bb      	ldr	r3, [r7, #8]
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d102      	bne.n	80166de <udp_sendto_if+0x26>
 80166d8:	f06f 030f 	mvn.w	r3, #15
 80166dc:	e034      	b.n	8016748 <udp_sendto_if+0x90>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80166de:	687b      	ldr	r3, [r7, #4]
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d102      	bne.n	80166ea <udp_sendto_if+0x32>
 80166e4:	f06f 030f 	mvn.w	r3, #15
 80166e8:	e02e      	b.n	8016748 <udp_sendto_if+0x90>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80166ea:	6a3b      	ldr	r3, [r7, #32]
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d102      	bne.n	80166f6 <udp_sendto_if+0x3e>
 80166f0:	f06f 030f 	mvn.w	r3, #15
 80166f4:	e028      	b.n	8016748 <udp_sendto_if+0x90>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	2b00      	cmp	r3, #0
 80166fa:	d009      	beq.n	8016710 <udp_sendto_if+0x58>
 80166fc:	68fb      	ldr	r3, [r7, #12]
 80166fe:	681b      	ldr	r3, [r3, #0]
 8016700:	2b00      	cmp	r3, #0
 8016702:	d005      	beq.n	8016710 <udp_sendto_if+0x58>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8016704:	68fb      	ldr	r3, [r7, #12]
 8016706:	681b      	ldr	r3, [r3, #0]
 8016708:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801670c:	2be0      	cmp	r3, #224	@ 0xe0
 801670e:	d103      	bne.n	8016718 <udp_sendto_if+0x60>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8016710:	6a3b      	ldr	r3, [r7, #32]
 8016712:	3304      	adds	r3, #4
 8016714:	617b      	str	r3, [r7, #20]
 8016716:	e00b      	b.n	8016730 <udp_sendto_if+0x78>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_eq(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8016718:	68fb      	ldr	r3, [r7, #12]
 801671a:	681a      	ldr	r2, [r3, #0]
 801671c:	6a3b      	ldr	r3, [r7, #32]
 801671e:	3304      	adds	r3, #4
 8016720:	681b      	ldr	r3, [r3, #0]
 8016722:	429a      	cmp	r2, r3
 8016724:	d002      	beq.n	801672c <udp_sendto_if+0x74>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8016726:	f06f 0303 	mvn.w	r3, #3
 801672a:	e00d      	b.n	8016748 <udp_sendto_if+0x90>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801672c:	68fb      	ldr	r3, [r7, #12]
 801672e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8016730:	887a      	ldrh	r2, [r7, #2]
 8016732:	697b      	ldr	r3, [r7, #20]
 8016734:	9301      	str	r3, [sp, #4]
 8016736:	6a3b      	ldr	r3, [r7, #32]
 8016738:	9300      	str	r3, [sp, #0]
 801673a:	4613      	mov	r3, r2
 801673c:	687a      	ldr	r2, [r7, #4]
 801673e:	68b9      	ldr	r1, [r7, #8]
 8016740:	68f8      	ldr	r0, [r7, #12]
 8016742:	f000 f805 	bl	8016750 <udp_sendto_if_src>
 8016746:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8016748:	4618      	mov	r0, r3
 801674a:	3718      	adds	r7, #24
 801674c:	46bd      	mov	sp, r7
 801674e:	bd80      	pop	{r7, pc}

08016750 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8016750:	b580      	push	{r7, lr}
 8016752:	b08c      	sub	sp, #48	@ 0x30
 8016754:	af04      	add	r7, sp, #16
 8016756:	60f8      	str	r0, [r7, #12]
 8016758:	60b9      	str	r1, [r7, #8]
 801675a:	607a      	str	r2, [r7, #4]
 801675c:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801675e:	68fb      	ldr	r3, [r7, #12]
 8016760:	2b00      	cmp	r3, #0
 8016762:	d102      	bne.n	801676a <udp_sendto_if_src+0x1a>
 8016764:	f06f 030f 	mvn.w	r3, #15
 8016768:	e0a0      	b.n	80168ac <udp_sendto_if_src+0x15c>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801676a:	68bb      	ldr	r3, [r7, #8]
 801676c:	2b00      	cmp	r3, #0
 801676e:	d102      	bne.n	8016776 <udp_sendto_if_src+0x26>
 8016770:	f06f 030f 	mvn.w	r3, #15
 8016774:	e09a      	b.n	80168ac <udp_sendto_if_src+0x15c>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	2b00      	cmp	r3, #0
 801677a:	d102      	bne.n	8016782 <udp_sendto_if_src+0x32>
 801677c:	f06f 030f 	mvn.w	r3, #15
 8016780:	e094      	b.n	80168ac <udp_sendto_if_src+0x15c>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8016782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016784:	2b00      	cmp	r3, #0
 8016786:	d102      	bne.n	801678e <udp_sendto_if_src+0x3e>
 8016788:	f06f 030f 	mvn.w	r3, #15
 801678c:	e08e      	b.n	80168ac <udp_sendto_if_src+0x15c>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801678e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016790:	2b00      	cmp	r3, #0
 8016792:	d102      	bne.n	801679a <udp_sendto_if_src+0x4a>
 8016794:	f06f 030f 	mvn.w	r3, #15
 8016798:	e088      	b.n	80168ac <udp_sendto_if_src+0x15c>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801679a:	68fb      	ldr	r3, [r7, #12]
 801679c:	8a5b      	ldrh	r3, [r3, #18]
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d10f      	bne.n	80167c2 <udp_sendto_if_src+0x72>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80167a2:	68f9      	ldr	r1, [r7, #12]
 80167a4:	68fb      	ldr	r3, [r7, #12]
 80167a6:	8a5b      	ldrh	r3, [r3, #18]
 80167a8:	461a      	mov	r2, r3
 80167aa:	68f8      	ldr	r0, [r7, #12]
 80167ac:	f000 f888 	bl	80168c0 <udp_bind>
 80167b0:	4603      	mov	r3, r0
 80167b2:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 80167b4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d002      	beq.n	80167c2 <udp_sendto_if_src+0x72>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80167bc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80167c0:	e074      	b.n	80168ac <udp_sendto_if_src+0x15c>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80167c2:	68bb      	ldr	r3, [r7, #8]
 80167c4:	891b      	ldrh	r3, [r3, #8]
 80167c6:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 80167ca:	4293      	cmp	r3, r2
 80167cc:	d902      	bls.n	80167d4 <udp_sendto_if_src+0x84>
    return ERR_MEM;
 80167ce:	f04f 33ff 	mov.w	r3, #4294967295
 80167d2:	e06b      	b.n	80168ac <udp_sendto_if_src+0x15c>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 80167d4:	2108      	movs	r1, #8
 80167d6:	68b8      	ldr	r0, [r7, #8]
 80167d8:	f7f8 ff7c 	bl	800f6d4 <pbuf_add_header>
 80167dc:	4603      	mov	r3, r0
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d015      	beq.n	801680e <udp_sendto_if_src+0xbe>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80167e2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80167e6:	2108      	movs	r1, #8
 80167e8:	2022      	movs	r0, #34	@ 0x22
 80167ea:	f7f8 fd19 	bl	800f220 <pbuf_alloc>
 80167ee:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80167f0:	69fb      	ldr	r3, [r7, #28]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d102      	bne.n	80167fc <udp_sendto_if_src+0xac>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80167f6:	f04f 33ff 	mov.w	r3, #4294967295
 80167fa:	e057      	b.n	80168ac <udp_sendto_if_src+0x15c>
    }
    if (p->tot_len != 0) {
 80167fc:	68bb      	ldr	r3, [r7, #8]
 80167fe:	891b      	ldrh	r3, [r3, #8]
 8016800:	2b00      	cmp	r3, #0
 8016802:	d006      	beq.n	8016812 <udp_sendto_if_src+0xc2>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8016804:	68b9      	ldr	r1, [r7, #8]
 8016806:	69f8      	ldr	r0, [r7, #28]
 8016808:	f7f9 f8fe 	bl	800fa08 <pbuf_chain>
 801680c:	e001      	b.n	8016812 <udp_sendto_if_src+0xc2>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801680e:	68bb      	ldr	r3, [r7, #8]
 8016810:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8016812:	69fb      	ldr	r3, [r7, #28]
 8016814:	895b      	ldrh	r3, [r3, #10]
 8016816:	2b07      	cmp	r3, #7
 8016818:	d806      	bhi.n	8016828 <udp_sendto_if_src+0xd8>
 801681a:	4b26      	ldr	r3, [pc, #152]	@ (80168b4 <udp_sendto_if_src+0x164>)
 801681c:	f240 320d 	movw	r2, #781	@ 0x30d
 8016820:	4925      	ldr	r1, [pc, #148]	@ (80168b8 <udp_sendto_if_src+0x168>)
 8016822:	4826      	ldr	r0, [pc, #152]	@ (80168bc <udp_sendto_if_src+0x16c>)
 8016824:	f005 fb8c 	bl	801bf40 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8016828:	69fb      	ldr	r3, [r7, #28]
 801682a:	685b      	ldr	r3, [r3, #4]
 801682c:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801682e:	68fb      	ldr	r3, [r7, #12]
 8016830:	8a5b      	ldrh	r3, [r3, #18]
 8016832:	4618      	mov	r0, r3
 8016834:	f7f7 f916 	bl	800da64 <lwip_htons>
 8016838:	4603      	mov	r3, r0
 801683a:	461a      	mov	r2, r3
 801683c:	697b      	ldr	r3, [r7, #20]
 801683e:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8016840:	887b      	ldrh	r3, [r7, #2]
 8016842:	4618      	mov	r0, r3
 8016844:	f7f7 f90e 	bl	800da64 <lwip_htons>
 8016848:	4603      	mov	r3, r0
 801684a:	461a      	mov	r2, r3
 801684c:	697b      	ldr	r3, [r7, #20]
 801684e:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8016850:	697b      	ldr	r3, [r7, #20]
 8016852:	2200      	movs	r2, #0
 8016854:	719a      	strb	r2, [r3, #6]
 8016856:	2200      	movs	r2, #0
 8016858:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801685a:	69fb      	ldr	r3, [r7, #28]
 801685c:	891b      	ldrh	r3, [r3, #8]
 801685e:	4618      	mov	r0, r3
 8016860:	f7f7 f900 	bl	800da64 <lwip_htons>
 8016864:	4603      	mov	r3, r0
 8016866:	461a      	mov	r2, r3
 8016868:	697b      	ldr	r3, [r7, #20]
 801686a:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801686c:	2311      	movs	r3, #17
 801686e:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8016870:	68fb      	ldr	r3, [r7, #12]
 8016872:	7adb      	ldrb	r3, [r3, #11]
 8016874:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8016876:	68fb      	ldr	r3, [r7, #12]
 8016878:	7a9b      	ldrb	r3, [r3, #10]
 801687a:	7cb9      	ldrb	r1, [r7, #18]
 801687c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801687e:	9202      	str	r2, [sp, #8]
 8016880:	7cfa      	ldrb	r2, [r7, #19]
 8016882:	9201      	str	r2, [sp, #4]
 8016884:	9300      	str	r3, [sp, #0]
 8016886:	460b      	mov	r3, r1
 8016888:	687a      	ldr	r2, [r7, #4]
 801688a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801688c:	69f8      	ldr	r0, [r7, #28]
 801688e:	f003 fd75 	bl	801a37c <ip4_output_if_src>
 8016892:	4603      	mov	r3, r0
 8016894:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8016896:	69fa      	ldr	r2, [r7, #28]
 8016898:	68bb      	ldr	r3, [r7, #8]
 801689a:	429a      	cmp	r2, r3
 801689c:	d004      	beq.n	80168a8 <udp_sendto_if_src+0x158>
    /* free the header pbuf */
    pbuf_free(q);
 801689e:	69f8      	ldr	r0, [r7, #28]
 80168a0:	f7f8 ffa4 	bl	800f7ec <pbuf_free>
    q = NULL;
 80168a4:	2300      	movs	r3, #0
 80168a6:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80168a8:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80168ac:	4618      	mov	r0, r3
 80168ae:	3720      	adds	r7, #32
 80168b0:	46bd      	mov	sp, r7
 80168b2:	bd80      	pop	{r7, pc}
 80168b4:	08020190 	.word	0x08020190
 80168b8:	08020268 	.word	0x08020268
 80168bc:	080201c8 	.word	0x080201c8

080168c0 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80168c0:	b580      	push	{r7, lr}
 80168c2:	b086      	sub	sp, #24
 80168c4:	af00      	add	r7, sp, #0
 80168c6:	60f8      	str	r0, [r7, #12]
 80168c8:	60b9      	str	r1, [r7, #8]
 80168ca:	4613      	mov	r3, r2
 80168cc:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80168ce:	68bb      	ldr	r3, [r7, #8]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d101      	bne.n	80168d8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80168d4:	4b36      	ldr	r3, [pc, #216]	@ (80169b0 <udp_bind+0xf0>)
 80168d6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80168d8:	68fb      	ldr	r3, [r7, #12]
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d102      	bne.n	80168e4 <udp_bind+0x24>
 80168de:	f06f 030f 	mvn.w	r3, #15
 80168e2:	e060      	b.n	80169a6 <udp_bind+0xe6>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80168e4:	2300      	movs	r3, #0
 80168e6:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80168e8:	4b32      	ldr	r3, [pc, #200]	@ (80169b4 <udp_bind+0xf4>)
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	617b      	str	r3, [r7, #20]
 80168ee:	e009      	b.n	8016904 <udp_bind+0x44>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80168f0:	68fa      	ldr	r2, [r7, #12]
 80168f2:	697b      	ldr	r3, [r7, #20]
 80168f4:	429a      	cmp	r2, r3
 80168f6:	d102      	bne.n	80168fe <udp_bind+0x3e>
      rebind = 1;
 80168f8:	2301      	movs	r3, #1
 80168fa:	74fb      	strb	r3, [r7, #19]
      break;
 80168fc:	e005      	b.n	801690a <udp_bind+0x4a>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80168fe:	697b      	ldr	r3, [r7, #20]
 8016900:	68db      	ldr	r3, [r3, #12]
 8016902:	617b      	str	r3, [r7, #20]
 8016904:	697b      	ldr	r3, [r7, #20]
 8016906:	2b00      	cmp	r3, #0
 8016908:	d1f2      	bne.n	80168f0 <udp_bind+0x30>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801690a:	88fb      	ldrh	r3, [r7, #6]
 801690c:	2b00      	cmp	r3, #0
 801690e:	d109      	bne.n	8016924 <udp_bind+0x64>
    port = udp_new_port();
 8016910:	f7ff fce6 	bl	80162e0 <udp_new_port>
 8016914:	4603      	mov	r3, r0
 8016916:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8016918:	88fb      	ldrh	r3, [r7, #6]
 801691a:	2b00      	cmp	r3, #0
 801691c:	d12c      	bne.n	8016978 <udp_bind+0xb8>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801691e:	f06f 0307 	mvn.w	r3, #7
 8016922:	e040      	b.n	80169a6 <udp_bind+0xe6>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016924:	4b23      	ldr	r3, [pc, #140]	@ (80169b4 <udp_bind+0xf4>)
 8016926:	681b      	ldr	r3, [r3, #0]
 8016928:	617b      	str	r3, [r7, #20]
 801692a:	e022      	b.n	8016972 <udp_bind+0xb2>
      if (pcb != ipcb) {
 801692c:	68fa      	ldr	r2, [r7, #12]
 801692e:	697b      	ldr	r3, [r7, #20]
 8016930:	429a      	cmp	r2, r3
 8016932:	d01b      	beq.n	801696c <udp_bind+0xac>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8016934:	697b      	ldr	r3, [r7, #20]
 8016936:	8a5b      	ldrh	r3, [r3, #18]
 8016938:	88fa      	ldrh	r2, [r7, #6]
 801693a:	429a      	cmp	r2, r3
 801693c:	d116      	bne.n	801696c <udp_bind+0xac>
              (((IP_GET_TYPE(&ipcb->local_ip) == IP_GET_TYPE(ipaddr)) &&
              /* IP address matches or any IP used? */
              (ip_addr_eq(&ipcb->local_ip, ipaddr) ||
 801693e:	697b      	ldr	r3, [r7, #20]
 8016940:	681a      	ldr	r2, [r3, #0]
 8016942:	68bb      	ldr	r3, [r7, #8]
 8016944:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8016946:	429a      	cmp	r2, r3
 8016948:	d00d      	beq.n	8016966 <udp_bind+0xa6>
              (ip_addr_eq(&ipcb->local_ip, ipaddr) ||
 801694a:	68bb      	ldr	r3, [r7, #8]
 801694c:	2b00      	cmp	r3, #0
 801694e:	d00a      	beq.n	8016966 <udp_bind+0xa6>
              ip_addr_isany(ipaddr) ||
 8016950:	68bb      	ldr	r3, [r7, #8]
 8016952:	681b      	ldr	r3, [r3, #0]
 8016954:	2b00      	cmp	r3, #0
 8016956:	d006      	beq.n	8016966 <udp_bind+0xa6>
              ip_addr_isany(&ipcb->local_ip))) ||
 8016958:	697b      	ldr	r3, [r7, #20]
              (IP_GET_TYPE(&ipcb->local_ip) == IPADDR_TYPE_ANY) ||
 801695a:	2b00      	cmp	r3, #0
 801695c:	d003      	beq.n	8016966 <udp_bind+0xa6>
              ip_addr_isany(&ipcb->local_ip))) ||
 801695e:	697b      	ldr	r3, [r7, #20]
 8016960:	681b      	ldr	r3, [r3, #0]
 8016962:	2b00      	cmp	r3, #0
 8016964:	d102      	bne.n	801696c <udp_bind+0xac>
              (IP_GET_TYPE(ipaddr) == IPADDR_TYPE_ANY))) {
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8016966:	f06f 0307 	mvn.w	r3, #7
 801696a:	e01c      	b.n	80169a6 <udp_bind+0xe6>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801696c:	697b      	ldr	r3, [r7, #20]
 801696e:	68db      	ldr	r3, [r3, #12]
 8016970:	617b      	str	r3, [r7, #20]
 8016972:	697b      	ldr	r3, [r7, #20]
 8016974:	2b00      	cmp	r3, #0
 8016976:	d1d9      	bne.n	801692c <udp_bind+0x6c>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8016978:	68bb      	ldr	r3, [r7, #8]
 801697a:	2b00      	cmp	r3, #0
 801697c:	d002      	beq.n	8016984 <udp_bind+0xc4>
 801697e:	68bb      	ldr	r3, [r7, #8]
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	e000      	b.n	8016986 <udp_bind+0xc6>
 8016984:	2300      	movs	r3, #0
 8016986:	68fa      	ldr	r2, [r7, #12]
 8016988:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801698a:	68fb      	ldr	r3, [r7, #12]
 801698c:	88fa      	ldrh	r2, [r7, #6]
 801698e:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8016990:	7cfb      	ldrb	r3, [r7, #19]
 8016992:	2b00      	cmp	r3, #0
 8016994:	d106      	bne.n	80169a4 <udp_bind+0xe4>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8016996:	4b07      	ldr	r3, [pc, #28]	@ (80169b4 <udp_bind+0xf4>)
 8016998:	681a      	ldr	r2, [r3, #0]
 801699a:	68fb      	ldr	r3, [r7, #12]
 801699c:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801699e:	4a05      	ldr	r2, [pc, #20]	@ (80169b4 <udp_bind+0xf4>)
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80169a4:	2300      	movs	r3, #0
}
 80169a6:	4618      	mov	r0, r3
 80169a8:	3718      	adds	r7, #24
 80169aa:	46bd      	mov	sp, r7
 80169ac:	bd80      	pop	{r7, pc}
 80169ae:	bf00      	nop
 80169b0:	08020e00 	.word	0x08020e00
 80169b4:	2000ad68 	.word	0x2000ad68

080169b8 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80169b8:	b580      	push	{r7, lr}
 80169ba:	b086      	sub	sp, #24
 80169bc:	af00      	add	r7, sp, #0
 80169be:	60f8      	str	r0, [r7, #12]
 80169c0:	60b9      	str	r1, [r7, #8]
 80169c2:	4613      	mov	r3, r2
 80169c4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80169c6:	68fb      	ldr	r3, [r7, #12]
 80169c8:	2b00      	cmp	r3, #0
 80169ca:	d102      	bne.n	80169d2 <udp_connect+0x1a>
 80169cc:	f06f 030f 	mvn.w	r3, #15
 80169d0:	e044      	b.n	8016a5c <udp_connect+0xa4>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80169d2:	68bb      	ldr	r3, [r7, #8]
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d102      	bne.n	80169de <udp_connect+0x26>
 80169d8:	f06f 030f 	mvn.w	r3, #15
 80169dc:	e03e      	b.n	8016a5c <udp_connect+0xa4>

  if (pcb->local_port == 0) {
 80169de:	68fb      	ldr	r3, [r7, #12]
 80169e0:	8a5b      	ldrh	r3, [r3, #18]
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d10f      	bne.n	8016a06 <udp_connect+0x4e>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80169e6:	68f9      	ldr	r1, [r7, #12]
 80169e8:	68fb      	ldr	r3, [r7, #12]
 80169ea:	8a5b      	ldrh	r3, [r3, #18]
 80169ec:	461a      	mov	r2, r3
 80169ee:	68f8      	ldr	r0, [r7, #12]
 80169f0:	f7ff ff66 	bl	80168c0 <udp_bind>
 80169f4:	4603      	mov	r3, r0
 80169f6:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80169f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d002      	beq.n	8016a06 <udp_connect+0x4e>
      return err;
 8016a00:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016a04:	e02a      	b.n	8016a5c <udp_connect+0xa4>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8016a06:	68bb      	ldr	r3, [r7, #8]
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d002      	beq.n	8016a12 <udp_connect+0x5a>
 8016a0c:	68bb      	ldr	r3, [r7, #8]
 8016a0e:	681b      	ldr	r3, [r3, #0]
 8016a10:	e000      	b.n	8016a14 <udp_connect+0x5c>
 8016a12:	2300      	movs	r3, #0
 8016a14:	68fa      	ldr	r2, [r7, #12]
 8016a16:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8016a18:	68fb      	ldr	r3, [r7, #12]
 8016a1a:	88fa      	ldrh	r2, [r7, #6]
 8016a1c:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8016a1e:	68fb      	ldr	r3, [r7, #12]
 8016a20:	7c1b      	ldrb	r3, [r3, #16]
 8016a22:	f043 0304 	orr.w	r3, r3, #4
 8016a26:	b2da      	uxtb	r2, r3
 8016a28:	68fb      	ldr	r3, [r7, #12]
 8016a2a:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016a2c:	4b0d      	ldr	r3, [pc, #52]	@ (8016a64 <udp_connect+0xac>)
 8016a2e:	681b      	ldr	r3, [r3, #0]
 8016a30:	617b      	str	r3, [r7, #20]
 8016a32:	e008      	b.n	8016a46 <udp_connect+0x8e>
    if (pcb == ipcb) {
 8016a34:	68fa      	ldr	r2, [r7, #12]
 8016a36:	697b      	ldr	r3, [r7, #20]
 8016a38:	429a      	cmp	r2, r3
 8016a3a:	d101      	bne.n	8016a40 <udp_connect+0x88>
      /* already on the list, just return */
      return ERR_OK;
 8016a3c:	2300      	movs	r3, #0
 8016a3e:	e00d      	b.n	8016a5c <udp_connect+0xa4>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016a40:	697b      	ldr	r3, [r7, #20]
 8016a42:	68db      	ldr	r3, [r3, #12]
 8016a44:	617b      	str	r3, [r7, #20]
 8016a46:	697b      	ldr	r3, [r7, #20]
 8016a48:	2b00      	cmp	r3, #0
 8016a4a:	d1f3      	bne.n	8016a34 <udp_connect+0x7c>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8016a4c:	4b05      	ldr	r3, [pc, #20]	@ (8016a64 <udp_connect+0xac>)
 8016a4e:	681a      	ldr	r2, [r3, #0]
 8016a50:	68fb      	ldr	r3, [r7, #12]
 8016a52:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8016a54:	4a03      	ldr	r2, [pc, #12]	@ (8016a64 <udp_connect+0xac>)
 8016a56:	68fb      	ldr	r3, [r7, #12]
 8016a58:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8016a5a:	2300      	movs	r3, #0
}
 8016a5c:	4618      	mov	r0, r3
 8016a5e:	3718      	adds	r7, #24
 8016a60:	46bd      	mov	sp, r7
 8016a62:	bd80      	pop	{r7, pc}
 8016a64:	2000ad68 	.word	0x2000ad68

08016a68 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8016a68:	b480      	push	{r7}
 8016a6a:	b085      	sub	sp, #20
 8016a6c:	af00      	add	r7, sp, #0
 8016a6e:	60f8      	str	r0, [r7, #12]
 8016a70:	60b9      	str	r1, [r7, #8]
 8016a72:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8016a74:	68fb      	ldr	r3, [r7, #12]
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d005      	beq.n	8016a86 <udp_recv+0x1e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8016a7a:	68fb      	ldr	r3, [r7, #12]
 8016a7c:	68ba      	ldr	r2, [r7, #8]
 8016a7e:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8016a80:	68fb      	ldr	r3, [r7, #12]
 8016a82:	687a      	ldr	r2, [r7, #4]
 8016a84:	61da      	str	r2, [r3, #28]
}
 8016a86:	3714      	adds	r7, #20
 8016a88:	46bd      	mov	sp, r7
 8016a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a8e:	4770      	bx	lr

08016a90 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8016a90:	b580      	push	{r7, lr}
 8016a92:	b084      	sub	sp, #16
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	2b00      	cmp	r3, #0
 8016a9c:	d026      	beq.n	8016aec <udp_remove+0x5c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8016a9e:	4b15      	ldr	r3, [pc, #84]	@ (8016af4 <udp_remove+0x64>)
 8016aa0:	681b      	ldr	r3, [r3, #0]
 8016aa2:	687a      	ldr	r2, [r7, #4]
 8016aa4:	429a      	cmp	r2, r3
 8016aa6:	d105      	bne.n	8016ab4 <udp_remove+0x24>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8016aa8:	4b12      	ldr	r3, [pc, #72]	@ (8016af4 <udp_remove+0x64>)
 8016aaa:	681b      	ldr	r3, [r3, #0]
 8016aac:	68db      	ldr	r3, [r3, #12]
 8016aae:	4a11      	ldr	r2, [pc, #68]	@ (8016af4 <udp_remove+0x64>)
 8016ab0:	6013      	str	r3, [r2, #0]
 8016ab2:	e017      	b.n	8016ae4 <udp_remove+0x54>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8016ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8016af4 <udp_remove+0x64>)
 8016ab6:	681b      	ldr	r3, [r3, #0]
 8016ab8:	60fb      	str	r3, [r7, #12]
 8016aba:	e010      	b.n	8016ade <udp_remove+0x4e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	68db      	ldr	r3, [r3, #12]
 8016ac0:	2b00      	cmp	r3, #0
 8016ac2:	d009      	beq.n	8016ad8 <udp_remove+0x48>
 8016ac4:	68fb      	ldr	r3, [r7, #12]
 8016ac6:	68db      	ldr	r3, [r3, #12]
 8016ac8:	687a      	ldr	r2, [r7, #4]
 8016aca:	429a      	cmp	r2, r3
 8016acc:	d104      	bne.n	8016ad8 <udp_remove+0x48>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8016ace:	687b      	ldr	r3, [r7, #4]
 8016ad0:	68da      	ldr	r2, [r3, #12]
 8016ad2:	68fb      	ldr	r3, [r7, #12]
 8016ad4:	60da      	str	r2, [r3, #12]
        break;
 8016ad6:	e005      	b.n	8016ae4 <udp_remove+0x54>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8016ad8:	68fb      	ldr	r3, [r7, #12]
 8016ada:	68db      	ldr	r3, [r3, #12]
 8016adc:	60fb      	str	r3, [r7, #12]
 8016ade:	68fb      	ldr	r3, [r7, #12]
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d1eb      	bne.n	8016abc <udp_remove+0x2c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8016ae4:	6879      	ldr	r1, [r7, #4]
 8016ae6:	2000      	movs	r0, #0
 8016ae8:	f7f8 f85c 	bl	800eba4 <memp_free>
}
 8016aec:	3710      	adds	r7, #16
 8016aee:	46bd      	mov	sp, r7
 8016af0:	bd80      	pop	{r7, pc}
 8016af2:	bf00      	nop
 8016af4:	2000ad68 	.word	0x2000ad68

08016af8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8016af8:	b580      	push	{r7, lr}
 8016afa:	b082      	sub	sp, #8
 8016afc:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8016afe:	2000      	movs	r0, #0
 8016b00:	f7f7 ffec 	bl	800eadc <memp_malloc>
 8016b04:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	2b00      	cmp	r3, #0
 8016b0a:	d007      	beq.n	8016b1c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8016b0c:	2220      	movs	r2, #32
 8016b0e:	2100      	movs	r1, #0
 8016b10:	6878      	ldr	r0, [r7, #4]
 8016b12:	f005 fbbd 	bl	801c290 <memset>
    pcb->ttl = UDP_TTL;
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	22ff      	movs	r2, #255	@ 0xff
 8016b1a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    pcb_tci_init(pcb);
  }
  return pcb;
 8016b1c:	687b      	ldr	r3, [r7, #4]
}
 8016b1e:	4618      	mov	r0, r3
 8016b20:	3708      	adds	r7, #8
 8016b22:	46bd      	mov	sp, r7
 8016b24:	bd80      	pop	{r7, pc}
	...

08016b28 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016b28:	b480      	push	{r7}
 8016b2a:	b085      	sub	sp, #20
 8016b2c:	af00      	add	r7, sp, #0
 8016b2e:	6078      	str	r0, [r7, #4]
 8016b30:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d01e      	beq.n	8016b76 <udp_netif_ip_addr_changed+0x4e>
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	681b      	ldr	r3, [r3, #0]
 8016b3c:	2b00      	cmp	r3, #0
 8016b3e:	d01a      	beq.n	8016b76 <udp_netif_ip_addr_changed+0x4e>
 8016b40:	683b      	ldr	r3, [r7, #0]
 8016b42:	2b00      	cmp	r3, #0
 8016b44:	d017      	beq.n	8016b76 <udp_netif_ip_addr_changed+0x4e>
 8016b46:	683b      	ldr	r3, [r7, #0]
 8016b48:	681b      	ldr	r3, [r3, #0]
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	d013      	beq.n	8016b76 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8016b84 <udp_netif_ip_addr_changed+0x5c>)
 8016b50:	681b      	ldr	r3, [r3, #0]
 8016b52:	60fb      	str	r3, [r7, #12]
 8016b54:	e00c      	b.n	8016b70 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_eq(&upcb->local_ip, old_addr)) {
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	681a      	ldr	r2, [r3, #0]
 8016b5a:	687b      	ldr	r3, [r7, #4]
 8016b5c:	681b      	ldr	r3, [r3, #0]
 8016b5e:	429a      	cmp	r2, r3
 8016b60:	d103      	bne.n	8016b6a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8016b62:	683b      	ldr	r3, [r7, #0]
 8016b64:	681a      	ldr	r2, [r3, #0]
 8016b66:	68fb      	ldr	r3, [r7, #12]
 8016b68:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016b6a:	68fb      	ldr	r3, [r7, #12]
 8016b6c:	68db      	ldr	r3, [r3, #12]
 8016b6e:	60fb      	str	r3, [r7, #12]
 8016b70:	68fb      	ldr	r3, [r7, #12]
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d1ef      	bne.n	8016b56 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8016b76:	bf00      	nop
 8016b78:	3714      	adds	r7, #20
 8016b7a:	46bd      	mov	sp, r7
 8016b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b80:	4770      	bx	lr
 8016b82:	bf00      	nop
 8016b84:	2000ad68 	.word	0x2000ad68

08016b88 <acd_add>:
 *                              is available
 */
err_t
acd_add(struct netif *netif, struct acd *acd,
         acd_conflict_callback_t acd_conflict_callback)
{
 8016b88:	b580      	push	{r7, lr}
 8016b8a:	b086      	sub	sp, #24
 8016b8c:	af00      	add	r7, sp, #0
 8016b8e:	60f8      	str	r0, [r7, #12]
 8016b90:	60b9      	str	r1, [r7, #8]
 8016b92:	607a      	str	r2, [r7, #4]
  struct acd *acd2;

  /* Set callback */
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("acd_conflict_callback != NULL", acd_conflict_callback != NULL);
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	2b00      	cmp	r3, #0
 8016b98:	d105      	bne.n	8016ba6 <acd_add+0x1e>
 8016b9a:	4b12      	ldr	r3, [pc, #72]	@ (8016be4 <acd_add+0x5c>)
 8016b9c:	227d      	movs	r2, #125	@ 0x7d
 8016b9e:	4912      	ldr	r1, [pc, #72]	@ (8016be8 <acd_add+0x60>)
 8016ba0:	4812      	ldr	r0, [pc, #72]	@ (8016bec <acd_add+0x64>)
 8016ba2:	f005 f9cd 	bl	801bf40 <iprintf>
  acd->acd_conflict_callback = acd_conflict_callback;
 8016ba6:	68bb      	ldr	r3, [r7, #8]
 8016ba8:	687a      	ldr	r2, [r7, #4]
 8016baa:	611a      	str	r2, [r3, #16]

  /* Check if the acd struct is already added */
  for (acd2 = netif->acd_list; acd2 != NULL; acd2 = acd2->next) {
 8016bac:	68fb      	ldr	r3, [r7, #12]
 8016bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016bb0:	617b      	str	r3, [r7, #20]
 8016bb2:	e008      	b.n	8016bc6 <acd_add+0x3e>
    if (acd2 == acd) {
 8016bb4:	697a      	ldr	r2, [r7, #20]
 8016bb6:	68bb      	ldr	r3, [r7, #8]
 8016bb8:	429a      	cmp	r2, r3
 8016bba:	d101      	bne.n	8016bc0 <acd_add+0x38>
      LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                  ("acd_add(): acd already added to list\n"));
      return ERR_OK;
 8016bbc:	2300      	movs	r3, #0
 8016bbe:	e00d      	b.n	8016bdc <acd_add+0x54>
  for (acd2 = netif->acd_list; acd2 != NULL; acd2 = acd2->next) {
 8016bc0:	697b      	ldr	r3, [r7, #20]
 8016bc2:	681b      	ldr	r3, [r3, #0]
 8016bc4:	617b      	str	r3, [r7, #20]
 8016bc6:	697b      	ldr	r3, [r7, #20]
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d1f3      	bne.n	8016bb4 <acd_add+0x2c>
    }
  }

  /* add acd struct to the list */
  acd->next = netif->acd_list;
 8016bcc:	68fb      	ldr	r3, [r7, #12]
 8016bce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8016bd0:	68bb      	ldr	r3, [r7, #8]
 8016bd2:	601a      	str	r2, [r3, #0]
  netif->acd_list = acd;
 8016bd4:	68fb      	ldr	r3, [r7, #12]
 8016bd6:	68ba      	ldr	r2, [r7, #8]
 8016bd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  return ERR_OK;
 8016bda:	2300      	movs	r3, #0
}
 8016bdc:	4618      	mov	r0, r3
 8016bde:	3718      	adds	r7, #24
 8016be0:	46bd      	mov	sp, r7
 8016be2:	bd80      	pop	{r7, pc}
 8016be4:	08020298 	.word	0x08020298
 8016be8:	080202b0 	.word	0x080202b0
 8016bec:	080202d0 	.word	0x080202d0

08016bf0 <acd_remove>:
 * @param netif network interface from which to remove the acd client
 * @param acd   acd module to be removed from the list
 */
void
acd_remove(struct netif *netif, struct acd *acd)
{
 8016bf0:	b580      	push	{r7, lr}
 8016bf2:	b084      	sub	sp, #16
 8016bf4:	af00      	add	r7, sp, #0
 8016bf6:	6078      	str	r0, [r7, #4]
 8016bf8:	6039      	str	r1, [r7, #0]
  struct acd *acd2, *prev = NULL;
 8016bfa:	2300      	movs	r3, #0
 8016bfc:	60bb      	str	r3, [r7, #8]

  LWIP_ASSERT_CORE_LOCKED();

  for (acd2 = netif->acd_list; acd2 != NULL; acd2 = acd2->next) {
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016c02:	60fb      	str	r3, [r7, #12]
 8016c04:	e015      	b.n	8016c32 <acd_remove+0x42>
    if (acd2 == acd) {
 8016c06:	68fa      	ldr	r2, [r7, #12]
 8016c08:	683b      	ldr	r3, [r7, #0]
 8016c0a:	429a      	cmp	r2, r3
 8016c0c:	d10c      	bne.n	8016c28 <acd_remove+0x38>
      if (prev) {
 8016c0e:	68bb      	ldr	r3, [r7, #8]
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d004      	beq.n	8016c1e <acd_remove+0x2e>
        prev->next = acd->next;
 8016c14:	683b      	ldr	r3, [r7, #0]
 8016c16:	681a      	ldr	r2, [r3, #0]
 8016c18:	68bb      	ldr	r3, [r7, #8]
 8016c1a:	601a      	str	r2, [r3, #0]
      } else {
        netif->acd_list = acd->next;
      }
      return;
 8016c1c:	e012      	b.n	8016c44 <acd_remove+0x54>
        netif->acd_list = acd->next;
 8016c1e:	683b      	ldr	r3, [r7, #0]
 8016c20:	681a      	ldr	r2, [r3, #0]
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	63da      	str	r2, [r3, #60]	@ 0x3c
      return;
 8016c26:	e00d      	b.n	8016c44 <acd_remove+0x54>
    }
    prev = acd2;
 8016c28:	68fb      	ldr	r3, [r7, #12]
 8016c2a:	60bb      	str	r3, [r7, #8]
  for (acd2 = netif->acd_list; acd2 != NULL; acd2 = acd2->next) {
 8016c2c:	68fb      	ldr	r3, [r7, #12]
 8016c2e:	681b      	ldr	r3, [r3, #0]
 8016c30:	60fb      	str	r3, [r7, #12]
 8016c32:	68fb      	ldr	r3, [r7, #12]
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	d1e6      	bne.n	8016c06 <acd_remove+0x16>
  }
  LWIP_ASSERT(("acd_remove(): acd not on list\n"), 0);
 8016c38:	4b04      	ldr	r3, [pc, #16]	@ (8016c4c <acd_remove+0x5c>)
 8016c3a:	22a9      	movs	r2, #169	@ 0xa9
 8016c3c:	4904      	ldr	r1, [pc, #16]	@ (8016c50 <acd_remove+0x60>)
 8016c3e:	4805      	ldr	r0, [pc, #20]	@ (8016c54 <acd_remove+0x64>)
 8016c40:	f005 f97e 	bl	801bf40 <iprintf>
}
 8016c44:	3710      	adds	r7, #16
 8016c46:	46bd      	mov	sp, r7
 8016c48:	bd80      	pop	{r7, pc}
 8016c4a:	bf00      	nop
 8016c4c:	08020298 	.word	0x08020298
 8016c50:	080202f8 	.word	0x080202f8
 8016c54:	080202d0 	.word	0x080202d0

08016c58 <acd_start>:
 * @param acd     acd module to start
 * @param ipaddr  ip address to perform acd on
 */
err_t
acd_start(struct netif *netif, struct acd *acd, ip4_addr_t ipaddr)
{
 8016c58:	b580      	push	{r7, lr}
 8016c5a:	b086      	sub	sp, #24
 8016c5c:	af00      	add	r7, sp, #0
 8016c5e:	60f8      	str	r0, [r7, #12]
 8016c60:	60b9      	str	r1, [r7, #8]
 8016c62:	607a      	str	r2, [r7, #4]
  err_t result = ERR_OK;
 8016c64:	2300      	movs	r3, #0
 8016c66:	75fb      	strb	r3, [r7, #23]
              ("acd_start(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0],
               netif->name[1], (u16_t)netif->num));

  /* init probing state */
  acd->sent_num = 0;
 8016c68:	68bb      	ldr	r3, [r7, #8]
 8016c6a:	2200      	movs	r2, #0
 8016c6c:	725a      	strb	r2, [r3, #9]
  acd->lastconflict = 0;
 8016c6e:	68bb      	ldr	r3, [r7, #8]
 8016c70:	2200      	movs	r2, #0
 8016c72:	731a      	strb	r2, [r3, #12]
  ip4_addr_copy(acd->ipaddr, ipaddr);
 8016c74:	687a      	ldr	r2, [r7, #4]
 8016c76:	68bb      	ldr	r3, [r7, #8]
 8016c78:	605a      	str	r2, [r3, #4]
  acd->state = ACD_STATE_PROBE_WAIT;
 8016c7a:	68bb      	ldr	r3, [r7, #8]
 8016c7c:	2201      	movs	r2, #1
 8016c7e:	721a      	strb	r2, [r3, #8]

  acd->ttw = (u16_t)(ACD_RANDOM_PROBE_WAIT(netif, acd));
 8016c80:	f004 fc06 	bl	801b490 <rand>
 8016c84:	4603      	mov	r3, r0
 8016c86:	4619      	mov	r1, r3
 8016c88:	4b08      	ldr	r3, [pc, #32]	@ (8016cac <acd_start+0x54>)
 8016c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8016c8e:	08da      	lsrs	r2, r3, #3
 8016c90:	4613      	mov	r3, r2
 8016c92:	009b      	lsls	r3, r3, #2
 8016c94:	4413      	add	r3, r2
 8016c96:	005b      	lsls	r3, r3, #1
 8016c98:	1aca      	subs	r2, r1, r3
 8016c9a:	b292      	uxth	r2, r2
 8016c9c:	68bb      	ldr	r3, [r7, #8]
 8016c9e:	815a      	strh	r2, [r3, #10]

  return result;
 8016ca0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016ca4:	4618      	mov	r0, r3
 8016ca6:	3718      	adds	r7, #24
 8016ca8:	46bd      	mov	sp, r7
 8016caa:	bd80      	pop	{r7, pc}
 8016cac:	cccccccd 	.word	0xcccccccd

08016cb0 <acd_stop>:
 *
 * @param acd   acd module to stop
 */
err_t
acd_stop(struct acd *acd)
{
 8016cb0:	b480      	push	{r7}
 8016cb2:	b083      	sub	sp, #12
 8016cb4:	af00      	add	r7, sp, #0
 8016cb6:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("acd_stop\n"));

  if (acd != NULL) {
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	d002      	beq.n	8016cc4 <acd_stop+0x14>
    acd->state = ACD_STATE_OFF;
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	2200      	movs	r2, #0
 8016cc2:	721a      	strb	r2, [r3, #8]
  }
  return ERR_OK;
 8016cc4:	2300      	movs	r3, #0
}
 8016cc6:	4618      	mov	r0, r3
 8016cc8:	370c      	adds	r7, #12
 8016cca:	46bd      	mov	sp, r7
 8016ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cd0:	4770      	bx	lr

08016cd2 <acd_network_changed_link_down>:
 *
 * @param netif network interface on which to inform the ACD clients
 */
void
acd_network_changed_link_down(struct netif *netif)
{
 8016cd2:	b580      	push	{r7, lr}
 8016cd4:	b084      	sub	sp, #16
 8016cd6:	af00      	add	r7, sp, #0
 8016cd8:	6078      	str	r0, [r7, #4]
  struct acd *acd;
  /* loop over the acd's*/
  ACD_FOREACH(acd, netif->acd_list) {
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016cde:	60fb      	str	r3, [r7, #12]
 8016ce0:	e005      	b.n	8016cee <acd_network_changed_link_down+0x1c>
    acd_stop(acd);
 8016ce2:	68f8      	ldr	r0, [r7, #12]
 8016ce4:	f7ff ffe4 	bl	8016cb0 <acd_stop>
  ACD_FOREACH(acd, netif->acd_list) {
 8016ce8:	68fb      	ldr	r3, [r7, #12]
 8016cea:	681b      	ldr	r3, [r3, #0]
 8016cec:	60fb      	str	r3, [r7, #12]
 8016cee:	68fb      	ldr	r3, [r7, #12]
 8016cf0:	2b00      	cmp	r3, #0
 8016cf2:	d1f6      	bne.n	8016ce2 <acd_network_changed_link_down+0x10>
  }
}
 8016cf4:	bf00      	nop
 8016cf6:	bf00      	nop
 8016cf8:	3710      	adds	r7, #16
 8016cfa:	46bd      	mov	sp, r7
 8016cfc:	bd80      	pop	{r7, pc}
	...

08016d00 <acd_tmr>:
/**
 * Has to be called in loop every ACD_TMR_INTERVAL milliseconds
 */
void
acd_tmr(void)
{
 8016d00:	b580      	push	{r7, lr}
 8016d02:	b082      	sub	sp, #8
 8016d04:	af00      	add	r7, sp, #0
  struct netif *netif;
  struct acd *acd;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8016d06:	4b5b      	ldr	r3, [pc, #364]	@ (8016e74 <acd_tmr+0x174>)
 8016d08:	681b      	ldr	r3, [r3, #0]
 8016d0a:	607b      	str	r3, [r7, #4]
 8016d0c:	e0a8      	b.n	8016e60 <acd_tmr+0x160>
    ACD_FOREACH(acd, netif->acd_list) {
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016d12:	603b      	str	r3, [r7, #0]
 8016d14:	e09d      	b.n	8016e52 <acd_tmr+0x152>
      if (acd->lastconflict > 0) {
 8016d16:	683b      	ldr	r3, [r7, #0]
 8016d18:	7b1b      	ldrb	r3, [r3, #12]
 8016d1a:	2b00      	cmp	r3, #0
 8016d1c:	d005      	beq.n	8016d2a <acd_tmr+0x2a>
        acd->lastconflict--;
 8016d1e:	683b      	ldr	r3, [r7, #0]
 8016d20:	7b1b      	ldrb	r3, [r3, #12]
 8016d22:	3b01      	subs	r3, #1
 8016d24:	b2da      	uxtb	r2, r3
 8016d26:	683b      	ldr	r3, [r7, #0]
 8016d28:	731a      	strb	r2, [r3, #12]

      LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE,
                  ("acd_tmr() ACD-State: %"U16_F", ttw=%"U16_F"\n",
                   (u16_t)(acd->state), acd->ttw));

      if (acd->ttw > 0) {
 8016d2a:	683b      	ldr	r3, [r7, #0]
 8016d2c:	895b      	ldrh	r3, [r3, #10]
 8016d2e:	2b00      	cmp	r3, #0
 8016d30:	d005      	beq.n	8016d3e <acd_tmr+0x3e>
        acd->ttw--;
 8016d32:	683b      	ldr	r3, [r7, #0]
 8016d34:	895b      	ldrh	r3, [r3, #10]
 8016d36:	3b01      	subs	r3, #1
 8016d38:	b29a      	uxth	r2, r3
 8016d3a:	683b      	ldr	r3, [r7, #0]
 8016d3c:	815a      	strh	r2, [r3, #10]
      }

      switch (acd->state) {
 8016d3e:	683b      	ldr	r3, [r7, #0]
 8016d40:	7a1b      	ldrb	r3, [r3, #8]
 8016d42:	2b07      	cmp	r3, #7
 8016d44:	d06e      	beq.n	8016e24 <acd_tmr+0x124>
 8016d46:	2b07      	cmp	r3, #7
 8016d48:	dc79      	bgt.n	8016e3e <acd_tmr+0x13e>
 8016d4a:	2b02      	cmp	r3, #2
 8016d4c:	dc02      	bgt.n	8016d54 <acd_tmr+0x54>
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	dc04      	bgt.n	8016d5c <acd_tmr+0x5c>
          }
          break;

        default:
          /* nothing to do in other states */
          break;
 8016d52:	e074      	b.n	8016e3e <acd_tmr+0x13e>
 8016d54:	3b03      	subs	r3, #3
      switch (acd->state) {
 8016d56:	2b01      	cmp	r3, #1
 8016d58:	d871      	bhi.n	8016e3e <acd_tmr+0x13e>
 8016d5a:	e033      	b.n	8016dc4 <acd_tmr+0xc4>
          if (acd->ttw == 0) {
 8016d5c:	683b      	ldr	r3, [r7, #0]
 8016d5e:	895b      	ldrh	r3, [r3, #10]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	d16e      	bne.n	8016e42 <acd_tmr+0x142>
            acd->state = ACD_STATE_PROBING;
 8016d64:	683b      	ldr	r3, [r7, #0]
 8016d66:	2202      	movs	r2, #2
 8016d68:	721a      	strb	r2, [r3, #8]
            etharp_acd_probe(netif, &acd->ipaddr);
 8016d6a:	683b      	ldr	r3, [r7, #0]
 8016d6c:	3304      	adds	r3, #4
 8016d6e:	4619      	mov	r1, r3
 8016d70:	6878      	ldr	r0, [r7, #4]
 8016d72:	f002 ff03 	bl	8019b7c <etharp_acd_probe>
            acd->sent_num++;
 8016d76:	683b      	ldr	r3, [r7, #0]
 8016d78:	7a5b      	ldrb	r3, [r3, #9]
 8016d7a:	3301      	adds	r3, #1
 8016d7c:	b2da      	uxtb	r2, r3
 8016d7e:	683b      	ldr	r3, [r7, #0]
 8016d80:	725a      	strb	r2, [r3, #9]
            if (acd->sent_num >= PROBE_NUM) {
 8016d82:	683b      	ldr	r3, [r7, #0]
 8016d84:	7a5b      	ldrb	r3, [r3, #9]
 8016d86:	2b02      	cmp	r3, #2
 8016d88:	d909      	bls.n	8016d9e <acd_tmr+0x9e>
              acd->state = ACD_STATE_ANNOUNCE_WAIT;
 8016d8a:	683b      	ldr	r3, [r7, #0]
 8016d8c:	2203      	movs	r2, #3
 8016d8e:	721a      	strb	r2, [r3, #8]
              acd->sent_num = 0;
 8016d90:	683b      	ldr	r3, [r7, #0]
 8016d92:	2200      	movs	r2, #0
 8016d94:	725a      	strb	r2, [r3, #9]
              acd->ttw = (u16_t)(ANNOUNCE_WAIT * ACD_TICKS_PER_SECOND);
 8016d96:	683b      	ldr	r3, [r7, #0]
 8016d98:	2214      	movs	r2, #20
 8016d9a:	815a      	strh	r2, [r3, #10]
          break;
 8016d9c:	e051      	b.n	8016e42 <acd_tmr+0x142>
              acd->ttw = (u16_t)(ACD_RANDOM_PROBE_INTERVAL(netif, acd));
 8016d9e:	f004 fb77 	bl	801b490 <rand>
 8016da2:	4603      	mov	r3, r0
 8016da4:	4619      	mov	r1, r3
 8016da6:	4b34      	ldr	r3, [pc, #208]	@ (8016e78 <acd_tmr+0x178>)
 8016da8:	fba3 2301 	umull	r2, r3, r3, r1
 8016dac:	08da      	lsrs	r2, r3, #3
 8016dae:	4613      	mov	r3, r2
 8016db0:	009b      	lsls	r3, r3, #2
 8016db2:	4413      	add	r3, r2
 8016db4:	005b      	lsls	r3, r3, #1
 8016db6:	1aca      	subs	r2, r1, r3
 8016db8:	b293      	uxth	r3, r2
 8016dba:	330a      	adds	r3, #10
 8016dbc:	b29a      	uxth	r2, r3
 8016dbe:	683b      	ldr	r3, [r7, #0]
 8016dc0:	815a      	strh	r2, [r3, #10]
          break;
 8016dc2:	e03e      	b.n	8016e42 <acd_tmr+0x142>
          if (acd->ttw == 0) {
 8016dc4:	683b      	ldr	r3, [r7, #0]
 8016dc6:	895b      	ldrh	r3, [r3, #10]
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	d13c      	bne.n	8016e46 <acd_tmr+0x146>
            if (acd->sent_num == 0) {
 8016dcc:	683b      	ldr	r3, [r7, #0]
 8016dce:	7a5b      	ldrb	r3, [r3, #9]
 8016dd0:	2b00      	cmp	r3, #0
 8016dd2:	d105      	bne.n	8016de0 <acd_tmr+0xe0>
              acd->state = ACD_STATE_ANNOUNCING;
 8016dd4:	683b      	ldr	r3, [r7, #0]
 8016dd6:	2204      	movs	r2, #4
 8016dd8:	721a      	strb	r2, [r3, #8]
              acd->num_conflicts = 0;
 8016dda:	683b      	ldr	r3, [r7, #0]
 8016ddc:	2200      	movs	r2, #0
 8016dde:	735a      	strb	r2, [r3, #13]
            etharp_acd_announce(netif, &acd->ipaddr);
 8016de0:	683b      	ldr	r3, [r7, #0]
 8016de2:	3304      	adds	r3, #4
 8016de4:	4619      	mov	r1, r3
 8016de6:	6878      	ldr	r0, [r7, #4]
 8016de8:	f002 feec 	bl	8019bc4 <etharp_acd_announce>
            acd->ttw = ANNOUNCE_INTERVAL * ACD_TICKS_PER_SECOND;
 8016dec:	683b      	ldr	r3, [r7, #0]
 8016dee:	2214      	movs	r2, #20
 8016df0:	815a      	strh	r2, [r3, #10]
            acd->sent_num++;
 8016df2:	683b      	ldr	r3, [r7, #0]
 8016df4:	7a5b      	ldrb	r3, [r3, #9]
 8016df6:	3301      	adds	r3, #1
 8016df8:	b2da      	uxtb	r2, r3
 8016dfa:	683b      	ldr	r3, [r7, #0]
 8016dfc:	725a      	strb	r2, [r3, #9]
            if (acd->sent_num >= ANNOUNCE_NUM) {
 8016dfe:	683b      	ldr	r3, [r7, #0]
 8016e00:	7a5b      	ldrb	r3, [r3, #9]
 8016e02:	2b01      	cmp	r3, #1
 8016e04:	d91f      	bls.n	8016e46 <acd_tmr+0x146>
              acd->state = ACD_STATE_ONGOING;
 8016e06:	683b      	ldr	r3, [r7, #0]
 8016e08:	2205      	movs	r2, #5
 8016e0a:	721a      	strb	r2, [r3, #8]
              acd->sent_num = 0;
 8016e0c:	683b      	ldr	r3, [r7, #0]
 8016e0e:	2200      	movs	r2, #0
 8016e10:	725a      	strb	r2, [r3, #9]
              acd->ttw = 0;
 8016e12:	683b      	ldr	r3, [r7, #0]
 8016e14:	2200      	movs	r2, #0
 8016e16:	815a      	strh	r2, [r3, #10]
              acd->acd_conflict_callback(netif, ACD_IP_OK);
 8016e18:	683b      	ldr	r3, [r7, #0]
 8016e1a:	691b      	ldr	r3, [r3, #16]
 8016e1c:	2100      	movs	r1, #0
 8016e1e:	6878      	ldr	r0, [r7, #4]
 8016e20:	4798      	blx	r3
          break;
 8016e22:	e010      	b.n	8016e46 <acd_tmr+0x146>
          if (acd->ttw == 0) {
 8016e24:	683b      	ldr	r3, [r7, #0]
 8016e26:	895b      	ldrh	r3, [r3, #10]
 8016e28:	2b00      	cmp	r3, #0
 8016e2a:	d10e      	bne.n	8016e4a <acd_tmr+0x14a>
            acd_stop(acd);
 8016e2c:	6838      	ldr	r0, [r7, #0]
 8016e2e:	f7ff ff3f 	bl	8016cb0 <acd_stop>
            acd->acd_conflict_callback(netif, ACD_RESTART_CLIENT);
 8016e32:	683b      	ldr	r3, [r7, #0]
 8016e34:	691b      	ldr	r3, [r3, #16]
 8016e36:	2101      	movs	r1, #1
 8016e38:	6878      	ldr	r0, [r7, #4]
 8016e3a:	4798      	blx	r3
          break;
 8016e3c:	e005      	b.n	8016e4a <acd_tmr+0x14a>
          break;
 8016e3e:	bf00      	nop
 8016e40:	e004      	b.n	8016e4c <acd_tmr+0x14c>
          break;
 8016e42:	bf00      	nop
 8016e44:	e002      	b.n	8016e4c <acd_tmr+0x14c>
          break;
 8016e46:	bf00      	nop
 8016e48:	e000      	b.n	8016e4c <acd_tmr+0x14c>
          break;
 8016e4a:	bf00      	nop
    ACD_FOREACH(acd, netif->acd_list) {
 8016e4c:	683b      	ldr	r3, [r7, #0]
 8016e4e:	681b      	ldr	r3, [r3, #0]
 8016e50:	603b      	str	r3, [r7, #0]
 8016e52:	683b      	ldr	r3, [r7, #0]
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	f47f af5e 	bne.w	8016d16 <acd_tmr+0x16>
  NETIF_FOREACH(netif) {
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	681b      	ldr	r3, [r3, #0]
 8016e5e:	607b      	str	r3, [r7, #4]
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	2b00      	cmp	r3, #0
 8016e64:	f47f af53 	bne.w	8016d0e <acd_tmr+0xe>
      }
    }
  }
}
 8016e68:	bf00      	nop
 8016e6a:	bf00      	nop
 8016e6c:	3708      	adds	r7, #8
 8016e6e:	46bd      	mov	sp, r7
 8016e70:	bd80      	pop	{r7, pc}
 8016e72:	bf00      	nop
 8016e74:	2000ad00 	.word	0x2000ad00
 8016e78:	cccccccd 	.word	0xcccccccd

08016e7c <acd_restart>:
 *
 * The number of conflicts is increased and the upper layer is informed.
 */
static void
acd_restart(struct netif *netif, struct acd *acd)
{
 8016e7c:	b580      	push	{r7, lr}
 8016e7e:	b082      	sub	sp, #8
 8016e80:	af00      	add	r7, sp, #0
 8016e82:	6078      	str	r0, [r7, #4]
 8016e84:	6039      	str	r1, [r7, #0]
  /* increase conflict counter. */
  acd->num_conflicts++;
 8016e86:	683b      	ldr	r3, [r7, #0]
 8016e88:	7b5b      	ldrb	r3, [r3, #13]
 8016e8a:	3301      	adds	r3, #1
 8016e8c:	b2da      	uxtb	r2, r3
 8016e8e:	683b      	ldr	r3, [r7, #0]
 8016e90:	735a      	strb	r2, [r3, #13]

  /* Decline the address */
  acd->acd_conflict_callback(netif, ACD_DECLINE);
 8016e92:	683b      	ldr	r3, [r7, #0]
 8016e94:	691b      	ldr	r3, [r3, #16]
 8016e96:	2102      	movs	r1, #2
 8016e98:	6878      	ldr	r0, [r7, #4]
 8016e9a:	4798      	blx	r3

  /* if we tried more then MAX_CONFLICTS we must limit our rate for
   * acquiring and probing addresses. compliant to RFC 5227 Section 2.1.1 */
  if (acd->num_conflicts >= MAX_CONFLICTS) {
 8016e9c:	683b      	ldr	r3, [r7, #0]
 8016e9e:	7b5b      	ldrb	r3, [r3, #13]
 8016ea0:	2b09      	cmp	r3, #9
 8016ea2:	d907      	bls.n	8016eb4 <acd_restart+0x38>
    acd->state = ACD_STATE_RATE_LIMIT;
 8016ea4:	683b      	ldr	r3, [r7, #0]
 8016ea6:	2207      	movs	r2, #7
 8016ea8:	721a      	strb	r2, [r3, #8]
    acd->ttw = (u16_t)(RATE_LIMIT_INTERVAL * ACD_TICKS_PER_SECOND);
 8016eaa:	683b      	ldr	r3, [r7, #0]
 8016eac:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8016eb0:	815a      	strh	r2, [r3, #10]
    acd_stop(acd);
    /* let the acd user know right away that their is a conflict detected.
     * So it can restart the address acquiring process. */
    acd->acd_conflict_callback(netif, ACD_RESTART_CLIENT);
  }
}
 8016eb2:	e007      	b.n	8016ec4 <acd_restart+0x48>
    acd_stop(acd);
 8016eb4:	6838      	ldr	r0, [r7, #0]
 8016eb6:	f7ff fefb 	bl	8016cb0 <acd_stop>
    acd->acd_conflict_callback(netif, ACD_RESTART_CLIENT);
 8016eba:	683b      	ldr	r3, [r7, #0]
 8016ebc:	691b      	ldr	r3, [r3, #16]
 8016ebe:	2101      	movs	r1, #1
 8016ec0:	6878      	ldr	r0, [r7, #4]
 8016ec2:	4798      	blx	r3
}
 8016ec4:	bf00      	nop
 8016ec6:	3708      	adds	r7, #8
 8016ec8:	46bd      	mov	sp, r7
 8016eca:	bd80      	pop	{r7, pc}

08016ecc <acd_arp_reply>:
 * @param netif network interface to use for acd processing
 * @param hdr   Incoming ARP packet
 */
void
acd_arp_reply(struct netif *netif, struct etharp_hdr *hdr)
{
 8016ecc:	b580      	push	{r7, lr}
 8016ece:	b088      	sub	sp, #32
 8016ed0:	af00      	add	r7, sp, #0
 8016ed2:	6078      	str	r0, [r7, #4]
 8016ed4:	6039      	str	r1, [r7, #0]
  struct acd *acd;
  ip4_addr_t sipaddr, dipaddr;
  struct eth_addr netifaddr;
  SMEMCPY(netifaddr.addr, netif->hwaddr, ETH_HWADDR_LEN);
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	f103 022e 	add.w	r2, r3, #46	@ 0x2e
 8016edc:	f107 030c 	add.w	r3, r7, #12
 8016ee0:	6810      	ldr	r0, [r2, #0]
 8016ee2:	6018      	str	r0, [r3, #0]
 8016ee4:	8892      	ldrh	r2, [r2, #4]
 8016ee6:	809a      	strh	r2, [r3, #4]

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support
   * compilers without structure packing (not using structure copy which
   * breaks strict-aliasing rules).
   */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8016ee8:	683b      	ldr	r3, [r7, #0]
 8016eea:	330e      	adds	r3, #14
 8016eec:	681b      	ldr	r3, [r3, #0]
 8016eee:	61bb      	str	r3, [r7, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8016ef0:	683b      	ldr	r3, [r7, #0]
 8016ef2:	3318      	adds	r3, #24
 8016ef4:	681b      	ldr	r3, [r3, #0]
 8016ef6:	617b      	str	r3, [r7, #20]

  LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE, ("acd_arp_reply()\n"));

  /* loop over the acd's*/
  ACD_FOREACH(acd, netif->acd_list) {
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016efc:	61fb      	str	r3, [r7, #28]
 8016efe:	e044      	b.n	8016f8a <acd_arp_reply+0xbe>
    switch(acd->state) {
 8016f00:	69fb      	ldr	r3, [r7, #28]
 8016f02:	7a1b      	ldrb	r3, [r3, #8]
 8016f04:	2b03      	cmp	r3, #3
 8016f06:	dc02      	bgt.n	8016f0e <acd_arp_reply+0x42>
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	dc04      	bgt.n	8016f16 <acd_arp_reply+0x4a>
      case ACD_STATE_OFF:
      case ACD_STATE_RATE_LIMIT:
      default:
        /* do nothing */
        break;
 8016f0c:	e03a      	b.n	8016f84 <acd_arp_reply+0xb8>
 8016f0e:	3b04      	subs	r3, #4
    switch(acd->state) {
 8016f10:	2b02      	cmp	r3, #2
 8016f12:	d91e      	bls.n	8016f52 <acd_arp_reply+0x86>
        break;
 8016f14:	e036      	b.n	8016f84 <acd_arp_reply+0xb8>
         * from beginning to after ANNOUNCE_WAIT seconds we have a conflict if
         * ip.src == ipaddr (someone is already using the address)
         * OR
         * ip.dst == ipaddr && hw.src != own hwaddr (someone else is probing it)
         */
        if ((ip4_addr_eq(&sipaddr, &acd->ipaddr)) ||
 8016f16:	69ba      	ldr	r2, [r7, #24]
 8016f18:	69fb      	ldr	r3, [r7, #28]
 8016f1a:	685b      	ldr	r3, [r3, #4]
 8016f1c:	429a      	cmp	r2, r3
 8016f1e:	d013      	beq.n	8016f48 <acd_arp_reply+0x7c>
            (ip4_addr_isany_val(sipaddr) &&
 8016f20:	69bb      	ldr	r3, [r7, #24]
        if ((ip4_addr_eq(&sipaddr, &acd->ipaddr)) ||
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d12b      	bne.n	8016f7e <acd_arp_reply+0xb2>
             ip4_addr_eq(&dipaddr, &acd->ipaddr) &&
 8016f26:	697a      	ldr	r2, [r7, #20]
 8016f28:	69fb      	ldr	r3, [r7, #28]
 8016f2a:	685b      	ldr	r3, [r3, #4]
            (ip4_addr_isany_val(sipaddr) &&
 8016f2c:	429a      	cmp	r2, r3
 8016f2e:	d126      	bne.n	8016f7e <acd_arp_reply+0xb2>
             !eth_addr_eq(&netifaddr, &hdr->shwaddr))) {
 8016f30:	683b      	ldr	r3, [r7, #0]
 8016f32:	f103 0108 	add.w	r1, r3, #8
 8016f36:	f107 030c 	add.w	r3, r7, #12
 8016f3a:	2206      	movs	r2, #6
 8016f3c:	4618      	mov	r0, r3
 8016f3e:	f005 f97d 	bl	801c23c <memcmp>
 8016f42:	4603      	mov	r3, r0
             ip4_addr_eq(&dipaddr, &acd->ipaddr) &&
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d01a      	beq.n	8016f7e <acd_arp_reply+0xb2>
          LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                      ("acd_arp_reply(): Probe Conflict detected\n"));
          acd_restart(netif, acd);
 8016f48:	69f9      	ldr	r1, [r7, #28]
 8016f4a:	6878      	ldr	r0, [r7, #4]
 8016f4c:	f7ff ff96 	bl	8016e7c <acd_restart>
        }
        break;
 8016f50:	e015      	b.n	8016f7e <acd_arp_reply+0xb2>
      case ACD_STATE_PASSIVE_ONGOING:
        /* RFC 5227 Section 2.4:
         * in any state we have a conflict if
         * ip.src == ipaddr && hw.src != own hwaddr (someone is using our address)
         */
        if (ip4_addr_eq(&sipaddr, &acd->ipaddr) &&
 8016f52:	69ba      	ldr	r2, [r7, #24]
 8016f54:	69fb      	ldr	r3, [r7, #28]
 8016f56:	685b      	ldr	r3, [r3, #4]
 8016f58:	429a      	cmp	r2, r3
 8016f5a:	d112      	bne.n	8016f82 <acd_arp_reply+0xb6>
            !eth_addr_eq(&netifaddr, &hdr->shwaddr)) {
 8016f5c:	683b      	ldr	r3, [r7, #0]
 8016f5e:	f103 0108 	add.w	r1, r3, #8
 8016f62:	f107 030c 	add.w	r3, r7, #12
 8016f66:	2206      	movs	r2, #6
 8016f68:	4618      	mov	r0, r3
 8016f6a:	f005 f967 	bl	801c23c <memcmp>
 8016f6e:	4603      	mov	r3, r0
        if (ip4_addr_eq(&sipaddr, &acd->ipaddr) &&
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d006      	beq.n	8016f82 <acd_arp_reply+0xb6>
          LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                      ("acd_arp_reply(): Conflicting ARP-Packet detected\n"));
          acd_handle_arp_conflict(netif, acd);
 8016f74:	69f9      	ldr	r1, [r7, #28]
 8016f76:	6878      	ldr	r0, [r7, #4]
 8016f78:	f000 f80f 	bl	8016f9a <acd_handle_arp_conflict>
        }
        break;
 8016f7c:	e001      	b.n	8016f82 <acd_arp_reply+0xb6>
        break;
 8016f7e:	bf00      	nop
 8016f80:	e000      	b.n	8016f84 <acd_arp_reply+0xb8>
        break;
 8016f82:	bf00      	nop
  ACD_FOREACH(acd, netif->acd_list) {
 8016f84:	69fb      	ldr	r3, [r7, #28]
 8016f86:	681b      	ldr	r3, [r3, #0]
 8016f88:	61fb      	str	r3, [r7, #28]
 8016f8a:	69fb      	ldr	r3, [r7, #28]
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d1b7      	bne.n	8016f00 <acd_arp_reply+0x34>
    }
  }
}
 8016f90:	bf00      	nop
 8016f92:	bf00      	nop
 8016f94:	3720      	adds	r7, #32
 8016f96:	46bd      	mov	sp, r7
 8016f98:	bd80      	pop	{r7, pc}

08016f9a <acd_handle_arp_conflict>:
/**
 * Handle a IP address conflict after an ARP conflict detection
 */
static void
acd_handle_arp_conflict(struct netif *netif, struct acd *acd)
{
 8016f9a:	b580      	push	{r7, lr}
 8016f9c:	b082      	sub	sp, #8
 8016f9e:	af00      	add	r7, sp, #0
 8016fa0:	6078      	str	r0, [r7, #4]
 8016fa2:	6039      	str	r1, [r7, #0]
     We use option a) when the acd module does not represent the netif address,
     since we cannot have the acd module announcing or restarting. This
     situation occurs for the LL acd module when a routable address is used on
     the netif but the LL address is still open in the background. */

  if (acd->state == ACD_STATE_PASSIVE_ONGOING) {
 8016fa4:	683b      	ldr	r3, [r7, #0]
 8016fa6:	7a1b      	ldrb	r3, [r3, #8]
 8016fa8:	2b06      	cmp	r3, #6
 8016faa:	d108      	bne.n	8016fbe <acd_handle_arp_conflict+0x24>
    /* Immediately back off on a conflict. */
    LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
      ("acd_handle_arp_conflict(): conflict when we are in passive mode -> back off\n"));
    acd_stop(acd);
 8016fac:	6838      	ldr	r0, [r7, #0]
 8016fae:	f7ff fe7f 	bl	8016cb0 <acd_stop>
    acd->acd_conflict_callback(netif, ACD_DECLINE);
 8016fb2:	683b      	ldr	r3, [r7, #0]
 8016fb4:	691b      	ldr	r3, [r3, #16]
 8016fb6:	2102      	movs	r1, #2
 8016fb8:	6878      	ldr	r0, [r7, #4]
 8016fba:	4798      	blx	r3
          ("acd_handle_arp_conflict(): we are defending, send ARP Announce\n"));
      etharp_acd_announce(netif, &acd->ipaddr);
      acd->lastconflict = DEFEND_INTERVAL * ACD_TICKS_PER_SECOND;
    }
  }
}
 8016fbc:	e011      	b.n	8016fe2 <acd_handle_arp_conflict+0x48>
    if (acd->lastconflict > 0) {
 8016fbe:	683b      	ldr	r3, [r7, #0]
 8016fc0:	7b1b      	ldrb	r3, [r3, #12]
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	d004      	beq.n	8016fd0 <acd_handle_arp_conflict+0x36>
       acd_restart(netif, acd);
 8016fc6:	6839      	ldr	r1, [r7, #0]
 8016fc8:	6878      	ldr	r0, [r7, #4]
 8016fca:	f7ff ff57 	bl	8016e7c <acd_restart>
}
 8016fce:	e008      	b.n	8016fe2 <acd_handle_arp_conflict+0x48>
      etharp_acd_announce(netif, &acd->ipaddr);
 8016fd0:	683b      	ldr	r3, [r7, #0]
 8016fd2:	3304      	adds	r3, #4
 8016fd4:	4619      	mov	r1, r3
 8016fd6:	6878      	ldr	r0, [r7, #4]
 8016fd8:	f002 fdf4 	bl	8019bc4 <etharp_acd_announce>
      acd->lastconflict = DEFEND_INTERVAL * ACD_TICKS_PER_SECOND;
 8016fdc:	683b      	ldr	r3, [r7, #0]
 8016fde:	2264      	movs	r2, #100	@ 0x64
 8016fe0:	731a      	strb	r2, [r3, #12]
}
 8016fe2:	bf00      	nop
 8016fe4:	3708      	adds	r7, #8
 8016fe6:	46bd      	mov	sp, r7
 8016fe8:	bd80      	pop	{r7, pc}

08016fea <acd_put_in_passive_mode>:
/**
 * Put the acd module in passive ongoing conflict detection.
 */
static void
acd_put_in_passive_mode(struct netif *netif, struct acd *acd)
{
 8016fea:	b580      	push	{r7, lr}
 8016fec:	b082      	sub	sp, #8
 8016fee:	af00      	add	r7, sp, #0
 8016ff0:	6078      	str	r0, [r7, #4]
 8016ff2:	6039      	str	r1, [r7, #0]
  switch(acd->state) {
 8016ff4:	683b      	ldr	r3, [r7, #0]
 8016ff6:	7a1b      	ldrb	r3, [r3, #8]
 8016ff8:	2b07      	cmp	r3, #7
 8016ffa:	d00a      	beq.n	8017012 <acd_put_in_passive_mode+0x28>
 8016ffc:	2b07      	cmp	r3, #7
 8016ffe:	dc15      	bgt.n	801702c <acd_put_in_passive_mode+0x42>
 8017000:	2b03      	cmp	r3, #3
 8017002:	dc02      	bgt.n	801700a <acd_put_in_passive_mode+0x20>
 8017004:	2b00      	cmp	r3, #0
 8017006:	dc04      	bgt.n	8017012 <acd_put_in_passive_mode+0x28>
    case ACD_STATE_OFF:
    case ACD_STATE_PASSIVE_ONGOING:
    default:
      /* do nothing */
      break;
 8017008:	e010      	b.n	801702c <acd_put_in_passive_mode+0x42>
 801700a:	3b04      	subs	r3, #4
  switch(acd->state) {
 801700c:	2b01      	cmp	r3, #1
 801700e:	d909      	bls.n	8017024 <acd_put_in_passive_mode+0x3a>
      break;
 8017010:	e00c      	b.n	801702c <acd_put_in_passive_mode+0x42>

    case ACD_STATE_PROBE_WAIT:
    case ACD_STATE_PROBING:
    case ACD_STATE_ANNOUNCE_WAIT:
    case ACD_STATE_RATE_LIMIT:
      acd_stop(acd);
 8017012:	6838      	ldr	r0, [r7, #0]
 8017014:	f7ff fe4c 	bl	8016cb0 <acd_stop>
      acd->acd_conflict_callback(netif, ACD_DECLINE);
 8017018:	683b      	ldr	r3, [r7, #0]
 801701a:	691b      	ldr	r3, [r3, #16]
 801701c:	2102      	movs	r1, #2
 801701e:	6878      	ldr	r0, [r7, #4]
 8017020:	4798      	blx	r3
      break;
 8017022:	e004      	b.n	801702e <acd_put_in_passive_mode+0x44>

    case ACD_STATE_ANNOUNCING:
    case ACD_STATE_ONGOING:
      acd->state = ACD_STATE_PASSIVE_ONGOING;
 8017024:	683b      	ldr	r3, [r7, #0]
 8017026:	2206      	movs	r2, #6
 8017028:	721a      	strb	r2, [r3, #8]
      LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
        ("acd_put_in_passive_mode()\n"));
      break;
 801702a:	e000      	b.n	801702e <acd_put_in_passive_mode+0x44>
      break;
 801702c:	bf00      	nop
  }
}
 801702e:	bf00      	nop
 8017030:	3708      	adds	r7, #8
 8017032:	46bd      	mov	sp, r7
 8017034:	bd80      	pop	{r7, pc}

08017036 <acd_netif_ip_addr_changed>:
 * @param new_addr  new ip address
 */
void
acd_netif_ip_addr_changed(struct netif *netif, const ip_addr_t *old_addr,
                          const ip_addr_t *new_addr)
{
 8017036:	b580      	push	{r7, lr}
 8017038:	b086      	sub	sp, #24
 801703a:	af00      	add	r7, sp, #0
 801703c:	60f8      	str	r0, [r7, #12]
 801703e:	60b9      	str	r1, [r7, #8]
 8017040:	607a      	str	r2, [r7, #4]
    ("acd_netif_ip_addr_changed(): old address = %s\n", ipaddr_ntoa(old_addr)));
  LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
    ("acd_netif_ip_addr_changed(): new address = %s\n", ipaddr_ntoa(new_addr)));

  /* If we change from ANY to an IP or from an IP to ANY we do nothing */
  if (ip_addr_isany(old_addr) || ip_addr_isany(new_addr)) {
 8017042:	68bb      	ldr	r3, [r7, #8]
 8017044:	2b00      	cmp	r3, #0
 8017046:	d02d      	beq.n	80170a4 <acd_netif_ip_addr_changed+0x6e>
 8017048:	68bb      	ldr	r3, [r7, #8]
 801704a:	681b      	ldr	r3, [r3, #0]
 801704c:	2b00      	cmp	r3, #0
 801704e:	d029      	beq.n	80170a4 <acd_netif_ip_addr_changed+0x6e>
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	2b00      	cmp	r3, #0
 8017054:	d026      	beq.n	80170a4 <acd_netif_ip_addr_changed+0x6e>
 8017056:	687b      	ldr	r3, [r7, #4]
 8017058:	681b      	ldr	r3, [r3, #0]
 801705a:	2b00      	cmp	r3, #0
 801705c:	d022      	beq.n	80170a4 <acd_netif_ip_addr_changed+0x6e>
    return;
  }

  ACD_FOREACH(acd, netif->acd_list) {
 801705e:	68fb      	ldr	r3, [r7, #12]
 8017060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017062:	617b      	str	r3, [r7, #20]
 8017064:	e01a      	b.n	801709c <acd_netif_ip_addr_changed+0x66>
    /* Find ACD module of old address */
    if(ip4_addr_eq(&acd->ipaddr, ip_2_ip4(old_addr))) {
 8017066:	697b      	ldr	r3, [r7, #20]
 8017068:	685a      	ldr	r2, [r3, #4]
 801706a:	68bb      	ldr	r3, [r7, #8]
 801706c:	681b      	ldr	r3, [r3, #0]
 801706e:	429a      	cmp	r2, r3
 8017070:	d111      	bne.n	8017096 <acd_netif_ip_addr_changed+0x60>
      /* Did we change from a LL address to a routable address? */
      if (ip_addr_islinklocal(old_addr) && !ip_addr_islinklocal(new_addr)) {
 8017072:	68bb      	ldr	r3, [r7, #8]
 8017074:	681b      	ldr	r3, [r3, #0]
 8017076:	b29b      	uxth	r3, r3
 8017078:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801707c:	4293      	cmp	r3, r2
 801707e:	d10a      	bne.n	8017096 <acd_netif_ip_addr_changed+0x60>
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	681b      	ldr	r3, [r3, #0]
 8017084:	b29b      	uxth	r3, r3
 8017086:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801708a:	4293      	cmp	r3, r2
 801708c:	d003      	beq.n	8017096 <acd_netif_ip_addr_changed+0x60>
        LWIP_DEBUGF(ACD_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
          ("acd_netif_ip_addr_changed(): changed from LL to routable address\n"));
        /* Put the module in passive conflict detection mode */
        acd_put_in_passive_mode(netif, acd);
 801708e:	6979      	ldr	r1, [r7, #20]
 8017090:	68f8      	ldr	r0, [r7, #12]
 8017092:	f7ff ffaa 	bl	8016fea <acd_put_in_passive_mode>
  ACD_FOREACH(acd, netif->acd_list) {
 8017096:	697b      	ldr	r3, [r7, #20]
 8017098:	681b      	ldr	r3, [r3, #0]
 801709a:	617b      	str	r3, [r7, #20]
 801709c:	697b      	ldr	r3, [r7, #20]
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d1e1      	bne.n	8017066 <acd_netif_ip_addr_changed+0x30>
 80170a2:	e000      	b.n	80170a6 <acd_netif_ip_addr_changed+0x70>
    return;
 80170a4:	bf00      	nop
      }
    }
  }
}
 80170a6:	3718      	adds	r7, #24
 80170a8:	46bd      	mov	sp, r7
 80170aa:	bd80      	pop	{r7, pc}

080170ac <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 80170ac:	b580      	push	{r7, lr}
 80170ae:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 80170b0:	4b20      	ldr	r3, [pc, #128]	@ (8017134 <dhcp_inc_pcb_refcount+0x88>)
 80170b2:	781b      	ldrb	r3, [r3, #0]
 80170b4:	2b00      	cmp	r3, #0
 80170b6:	d134      	bne.n	8017122 <dhcp_inc_pcb_refcount+0x76>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 80170b8:	4b1f      	ldr	r3, [pc, #124]	@ (8017138 <dhcp_inc_pcb_refcount+0x8c>)
 80170ba:	681b      	ldr	r3, [r3, #0]
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d006      	beq.n	80170ce <dhcp_inc_pcb_refcount+0x22>
 80170c0:	4b1e      	ldr	r3, [pc, #120]	@ (801713c <dhcp_inc_pcb_refcount+0x90>)
 80170c2:	f44f 728a 	mov.w	r2, #276	@ 0x114
 80170c6:	491e      	ldr	r1, [pc, #120]	@ (8017140 <dhcp_inc_pcb_refcount+0x94>)
 80170c8:	481e      	ldr	r0, [pc, #120]	@ (8017144 <dhcp_inc_pcb_refcount+0x98>)
 80170ca:	f004 ff39 	bl	801bf40 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 80170ce:	f7ff fd13 	bl	8016af8 <udp_new>
 80170d2:	4603      	mov	r3, r0
 80170d4:	4a18      	ldr	r2, [pc, #96]	@ (8017138 <dhcp_inc_pcb_refcount+0x8c>)
 80170d6:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 80170d8:	4b17      	ldr	r3, [pc, #92]	@ (8017138 <dhcp_inc_pcb_refcount+0x8c>)
 80170da:	681b      	ldr	r3, [r3, #0]
 80170dc:	2b00      	cmp	r3, #0
 80170de:	d102      	bne.n	80170e6 <dhcp_inc_pcb_refcount+0x3a>
      return ERR_MEM;
 80170e0:	f04f 33ff 	mov.w	r3, #4294967295
 80170e4:	e024      	b.n	8017130 <dhcp_inc_pcb_refcount+0x84>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 80170e6:	4b14      	ldr	r3, [pc, #80]	@ (8017138 <dhcp_inc_pcb_refcount+0x8c>)
 80170e8:	681b      	ldr	r3, [r3, #0]
 80170ea:	7a5a      	ldrb	r2, [r3, #9]
 80170ec:	4b12      	ldr	r3, [pc, #72]	@ (8017138 <dhcp_inc_pcb_refcount+0x8c>)
 80170ee:	681b      	ldr	r3, [r3, #0]
 80170f0:	f042 0220 	orr.w	r2, r2, #32
 80170f4:	b2d2      	uxtb	r2, r2
 80170f6:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 80170f8:	4b0f      	ldr	r3, [pc, #60]	@ (8017138 <dhcp_inc_pcb_refcount+0x8c>)
 80170fa:	681b      	ldr	r3, [r3, #0]
 80170fc:	2244      	movs	r2, #68	@ 0x44
 80170fe:	4912      	ldr	r1, [pc, #72]	@ (8017148 <dhcp_inc_pcb_refcount+0x9c>)
 8017100:	4618      	mov	r0, r3
 8017102:	f7ff fbdd 	bl	80168c0 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 8017106:	4b0c      	ldr	r3, [pc, #48]	@ (8017138 <dhcp_inc_pcb_refcount+0x8c>)
 8017108:	681b      	ldr	r3, [r3, #0]
 801710a:	2243      	movs	r2, #67	@ 0x43
 801710c:	490e      	ldr	r1, [pc, #56]	@ (8017148 <dhcp_inc_pcb_refcount+0x9c>)
 801710e:	4618      	mov	r0, r3
 8017110:	f7ff fc52 	bl	80169b8 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 8017114:	4b08      	ldr	r3, [pc, #32]	@ (8017138 <dhcp_inc_pcb_refcount+0x8c>)
 8017116:	681b      	ldr	r3, [r3, #0]
 8017118:	2200      	movs	r2, #0
 801711a:	490c      	ldr	r1, [pc, #48]	@ (801714c <dhcp_inc_pcb_refcount+0xa0>)
 801711c:	4618      	mov	r0, r3
 801711e:	f7ff fca3 	bl	8016a68 <udp_recv>
  }

  dhcp_pcb_refcount++;
 8017122:	4b04      	ldr	r3, [pc, #16]	@ (8017134 <dhcp_inc_pcb_refcount+0x88>)
 8017124:	781b      	ldrb	r3, [r3, #0]
 8017126:	3301      	adds	r3, #1
 8017128:	b2da      	uxtb	r2, r3
 801712a:	4b02      	ldr	r3, [pc, #8]	@ (8017134 <dhcp_inc_pcb_refcount+0x88>)
 801712c:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 801712e:	2300      	movs	r3, #0
}
 8017130:	4618      	mov	r0, r3
 8017132:	bd80      	pop	{r7, pc}
 8017134:	2000ada4 	.word	0x2000ada4
 8017138:	2000ada0 	.word	0x2000ada0
 801713c:	08020318 	.word	0x08020318
 8017140:	08020330 	.word	0x08020330
 8017144:	08020358 	.word	0x08020358
 8017148:	08020e00 	.word	0x08020e00
 801714c:	080188d5 	.word	0x080188d5

08017150 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 8017150:	b580      	push	{r7, lr}
 8017152:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8017154:	4b0f      	ldr	r3, [pc, #60]	@ (8017194 <dhcp_dec_pcb_refcount+0x44>)
 8017156:	781b      	ldrb	r3, [r3, #0]
 8017158:	2b00      	cmp	r3, #0
 801715a:	d106      	bne.n	801716a <dhcp_dec_pcb_refcount+0x1a>
 801715c:	4b0e      	ldr	r3, [pc, #56]	@ (8017198 <dhcp_dec_pcb_refcount+0x48>)
 801715e:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 8017162:	490e      	ldr	r1, [pc, #56]	@ (801719c <dhcp_dec_pcb_refcount+0x4c>)
 8017164:	480e      	ldr	r0, [pc, #56]	@ (80171a0 <dhcp_dec_pcb_refcount+0x50>)
 8017166:	f004 feeb 	bl	801bf40 <iprintf>
  dhcp_pcb_refcount--;
 801716a:	4b0a      	ldr	r3, [pc, #40]	@ (8017194 <dhcp_dec_pcb_refcount+0x44>)
 801716c:	781b      	ldrb	r3, [r3, #0]
 801716e:	3b01      	subs	r3, #1
 8017170:	b2da      	uxtb	r2, r3
 8017172:	4b08      	ldr	r3, [pc, #32]	@ (8017194 <dhcp_dec_pcb_refcount+0x44>)
 8017174:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 8017176:	4b07      	ldr	r3, [pc, #28]	@ (8017194 <dhcp_dec_pcb_refcount+0x44>)
 8017178:	781b      	ldrb	r3, [r3, #0]
 801717a:	2b00      	cmp	r3, #0
 801717c:	d107      	bne.n	801718e <dhcp_dec_pcb_refcount+0x3e>
    udp_remove(dhcp_pcb);
 801717e:	4b09      	ldr	r3, [pc, #36]	@ (80171a4 <dhcp_dec_pcb_refcount+0x54>)
 8017180:	681b      	ldr	r3, [r3, #0]
 8017182:	4618      	mov	r0, r3
 8017184:	f7ff fc84 	bl	8016a90 <udp_remove>
    dhcp_pcb = NULL;
 8017188:	4b06      	ldr	r3, [pc, #24]	@ (80171a4 <dhcp_dec_pcb_refcount+0x54>)
 801718a:	2200      	movs	r2, #0
 801718c:	601a      	str	r2, [r3, #0]
  }
}
 801718e:	bf00      	nop
 8017190:	bd80      	pop	{r7, pc}
 8017192:	bf00      	nop
 8017194:	2000ada4 	.word	0x2000ada4
 8017198:	08020318 	.word	0x08020318
 801719c:	08020380 	.word	0x08020380
 80171a0:	08020358 	.word	0x08020358
 80171a4:	2000ada0 	.word	0x2000ada0

080171a8 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 80171a8:	b580      	push	{r7, lr}
 80171aa:	b084      	sub	sp, #16
 80171ac:	af00      	add	r7, sp, #0
 80171ae:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80171b4:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 80171b6:	210c      	movs	r1, #12
 80171b8:	68f8      	ldr	r0, [r7, #12]
 80171ba:	f001 f817 	bl	80181ec <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 80171be:	4b06      	ldr	r3, [pc, #24]	@ (80171d8 <dhcp_handle_nak+0x30>)
 80171c0:	4a05      	ldr	r2, [pc, #20]	@ (80171d8 <dhcp_handle_nak+0x30>)
 80171c2:	4905      	ldr	r1, [pc, #20]	@ (80171d8 <dhcp_handle_nak+0x30>)
 80171c4:	6878      	ldr	r0, [r7, #4]
 80171c6:	f7f7 fe77 	bl	800eeb8 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 80171ca:	6878      	ldr	r0, [r7, #4]
 80171cc:	f000 fc2c 	bl	8017a28 <dhcp_discover>
}
 80171d0:	bf00      	nop
 80171d2:	3710      	adds	r7, #16
 80171d4:	46bd      	mov	sp, r7
 80171d6:	bd80      	pop	{r7, pc}
 80171d8:	08020e00 	.word	0x08020e00

080171dc <dhcp_conflict_callback>:
* @param netif   network interface to handle conflict information on
* @param state   acd_callback_enum_t
 */
static void
dhcp_conflict_callback(struct netif *netif, acd_callback_enum_t state)
{
 80171dc:	b580      	push	{r7, lr}
 80171de:	b084      	sub	sp, #16
 80171e0:	af00      	add	r7, sp, #0
 80171e2:	6078      	str	r0, [r7, #4]
 80171e4:	460b      	mov	r3, r1
 80171e6:	70fb      	strb	r3, [r7, #3]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80171ec:	60fb      	str	r3, [r7, #12]
  u16_t msecs;

  LWIP_ASSERT("DHCP should be enabled at this point, but it is not!",
 80171ee:	68fb      	ldr	r3, [r7, #12]
 80171f0:	2b00      	cmp	r3, #0
 80171f2:	d003      	beq.n	80171fc <dhcp_conflict_callback+0x20>
 80171f4:	68fb      	ldr	r3, [r7, #12]
 80171f6:	795b      	ldrb	r3, [r3, #5]
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	d106      	bne.n	801720a <dhcp_conflict_callback+0x2e>
 80171fc:	4b1b      	ldr	r3, [pc, #108]	@ (801726c <dhcp_conflict_callback+0x90>)
 80171fe:	f44f 72b0 	mov.w	r2, #352	@ 0x160
 8017202:	491b      	ldr	r1, [pc, #108]	@ (8017270 <dhcp_conflict_callback+0x94>)
 8017204:	481b      	ldr	r0, [pc, #108]	@ (8017274 <dhcp_conflict_callback+0x98>)
 8017206:	f004 fe9b 	bl	801bf40 <iprintf>
              (dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF));

  switch (state) {
 801720a:	78fb      	ldrb	r3, [r7, #3]
 801720c:	2b02      	cmp	r3, #2
 801720e:	d01e      	beq.n	801724e <dhcp_conflict_callback+0x72>
 8017210:	2b02      	cmp	r3, #2
 8017212:	dc26      	bgt.n	8017262 <dhcp_conflict_callback+0x86>
 8017214:	2b00      	cmp	r3, #0
 8017216:	d002      	beq.n	801721e <dhcp_conflict_callback+0x42>
 8017218:	2b01      	cmp	r3, #1
 801721a:	d004      	beq.n	8017226 <dhcp_conflict_callback+0x4a>
      netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
      /* Let the DHCP server know we will not use the address */
      dhcp_decline(netif);
      break;
    default:
      break;
 801721c:	e021      	b.n	8017262 <dhcp_conflict_callback+0x86>
      dhcp_bind(netif);
 801721e:	6878      	ldr	r0, [r7, #4]
 8017220:	f000 fca4 	bl	8017b6c <dhcp_bind>
      break;
 8017224:	e01e      	b.n	8017264 <dhcp_conflict_callback+0x88>
       dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8017226:	210c      	movs	r1, #12
 8017228:	68f8      	ldr	r0, [r7, #12]
 801722a:	f000 ffdf 	bl	80181ec <dhcp_set_state>
       msecs = 10 * 1000;
 801722e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8017232:	817b      	strh	r3, [r7, #10]
       dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8017234:	897b      	ldrh	r3, [r7, #10]
 8017236:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 801723a:	4a0f      	ldr	r2, [pc, #60]	@ (8017278 <dhcp_conflict_callback+0x9c>)
 801723c:	fb82 1203 	smull	r1, r2, r2, r3
 8017240:	1152      	asrs	r2, r2, #5
 8017242:	17db      	asrs	r3, r3, #31
 8017244:	1ad3      	subs	r3, r2, r3
 8017246:	b29a      	uxth	r2, r3
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	811a      	strh	r2, [r3, #8]
      break;
 801724c:	e00a      	b.n	8017264 <dhcp_conflict_callback+0x88>
      netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801724e:	4b0b      	ldr	r3, [pc, #44]	@ (801727c <dhcp_conflict_callback+0xa0>)
 8017250:	4a0a      	ldr	r2, [pc, #40]	@ (801727c <dhcp_conflict_callback+0xa0>)
 8017252:	490a      	ldr	r1, [pc, #40]	@ (801727c <dhcp_conflict_callback+0xa0>)
 8017254:	6878      	ldr	r0, [r7, #4]
 8017256:	f7f7 fe2f 	bl	800eeb8 <netif_set_addr>
      dhcp_decline(netif);
 801725a:	6878      	ldr	r0, [r7, #4]
 801725c:	f000 fb8a 	bl	8017974 <dhcp_decline>
      break;
 8017260:	e000      	b.n	8017264 <dhcp_conflict_callback+0x88>
      break;
 8017262:	bf00      	nop
  }
}
 8017264:	bf00      	nop
 8017266:	3710      	adds	r7, #16
 8017268:	46bd      	mov	sp, r7
 801726a:	bd80      	pop	{r7, pc}
 801726c:	08020318 	.word	0x08020318
 8017270:	080203a4 	.word	0x080203a4
 8017274:	08020358 	.word	0x08020358
 8017278:	10624dd3 	.word	0x10624dd3
 801727c:	08020e00 	.word	0x08020e00

08017280 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8017280:	b580      	push	{r7, lr}
 8017282:	b084      	sub	sp, #16
 8017284:	af00      	add	r7, sp, #0
 8017286:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801728c:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 801728e:	2108      	movs	r1, #8
 8017290:	68f8      	ldr	r0, [r7, #12]
 8017292:	f000 ffab 	bl	80181ec <dhcp_set_state>

  /* start ACD module */
  acd_start(netif, &dhcp->acd, dhcp->offered_ip_addr);
 8017296:	68fb      	ldr	r3, [r7, #12]
 8017298:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801729c:	68fb      	ldr	r3, [r7, #12]
 801729e:	69da      	ldr	r2, [r3, #28]
 80172a0:	6878      	ldr	r0, [r7, #4]
 80172a2:	f7ff fcd9 	bl	8016c58 <acd_start>
}
 80172a6:	bf00      	nop
 80172a8:	3710      	adds	r7, #16
 80172aa:	46bd      	mov	sp, r7
 80172ac:	bd80      	pop	{r7, pc}
	...

080172b0 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 80172b0:	b580      	push	{r7, lr}
 80172b2:	b084      	sub	sp, #16
 80172b4:	af00      	add	r7, sp, #0
 80172b6:	6078      	str	r0, [r7, #4]
 80172b8:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80172be:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 80172c0:	4b0c      	ldr	r3, [pc, #48]	@ (80172f4 <dhcp_handle_offer+0x44>)
 80172c2:	789b      	ldrb	r3, [r3, #2]
 80172c4:	2b00      	cmp	r3, #0
 80172c6:	d011      	beq.n	80172ec <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 80172c8:	68fb      	ldr	r3, [r7, #12]
 80172ca:	2200      	movs	r2, #0
 80172cc:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 80172ce:	4b0a      	ldr	r3, [pc, #40]	@ (80172f8 <dhcp_handle_offer+0x48>)
 80172d0:	689b      	ldr	r3, [r3, #8]
 80172d2:	4618      	mov	r0, r3
 80172d4:	f7f6 fbdc 	bl	800da90 <lwip_htonl>
 80172d8:	4602      	mov	r2, r0
 80172da:	68fb      	ldr	r3, [r7, #12]
 80172dc:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 80172de:	683b      	ldr	r3, [r7, #0]
 80172e0:	691a      	ldr	r2, [r3, #16]
 80172e2:	68fb      	ldr	r3, [r7, #12]
 80172e4:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 80172e6:	6878      	ldr	r0, [r7, #4]
 80172e8:	f000 f808 	bl	80172fc <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 80172ec:	bf00      	nop
 80172ee:	3710      	adds	r7, #16
 80172f0:	46bd      	mov	sp, r7
 80172f2:	bd80      	pop	{r7, pc}
 80172f4:	2000ad94 	.word	0x2000ad94
 80172f8:	2000ad6c 	.word	0x2000ad6c

080172fc <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 80172fc:	b5b0      	push	{r4, r5, r7, lr}
 80172fe:	b08a      	sub	sp, #40	@ 0x28
 8017300:	af02      	add	r7, sp, #8
 8017302:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	2b00      	cmp	r3, #0
 8017308:	d102      	bne.n	8017310 <dhcp_select+0x14>
 801730a:	f06f 030f 	mvn.w	r3, #15
 801730e:	e0cc      	b.n	80174aa <dhcp_select+0x1ae>
  dhcp = netif_dhcp_data(netif);
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017314:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8017316:	69bb      	ldr	r3, [r7, #24]
 8017318:	2b00      	cmp	r3, #0
 801731a:	d102      	bne.n	8017322 <dhcp_select+0x26>
 801731c:	f06f 0305 	mvn.w	r3, #5
 8017320:	e0c3      	b.n	80174aa <dhcp_select+0x1ae>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 8017322:	2101      	movs	r1, #1
 8017324:	69b8      	ldr	r0, [r7, #24]
 8017326:	f000 ff61 	bl	80181ec <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801732a:	f107 030c 	add.w	r3, r7, #12
 801732e:	2203      	movs	r2, #3
 8017330:	69b9      	ldr	r1, [r7, #24]
 8017332:	6878      	ldr	r0, [r7, #4]
 8017334:	f001 fb9c 	bl	8018a70 <dhcp_create_msg>
 8017338:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801733a:	697b      	ldr	r3, [r7, #20]
 801733c:	2b00      	cmp	r3, #0
 801733e:	f000 8085 	beq.w	801744c <dhcp_select+0x150>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017342:	697b      	ldr	r3, [r7, #20]
 8017344:	685b      	ldr	r3, [r3, #4]
 8017346:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8017348:	89b8      	ldrh	r0, [r7, #12]
 801734a:	693b      	ldr	r3, [r7, #16]
 801734c:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017350:	2302      	movs	r3, #2
 8017352:	2239      	movs	r2, #57	@ 0x39
 8017354:	f000 ff64 	bl	8018220 <dhcp_option>
 8017358:	4603      	mov	r3, r0
 801735a:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801735c:	89b8      	ldrh	r0, [r7, #12]
 801735e:	693b      	ldr	r3, [r7, #16]
 8017360:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8017368:	461a      	mov	r2, r3
 801736a:	f000 ffb3 	bl	80182d4 <dhcp_option_short>
 801736e:	4603      	mov	r3, r0
 8017370:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8017372:	89b8      	ldrh	r0, [r7, #12]
 8017374:	693b      	ldr	r3, [r7, #16]
 8017376:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801737a:	2304      	movs	r3, #4
 801737c:	2232      	movs	r2, #50	@ 0x32
 801737e:	f000 ff4f 	bl	8018220 <dhcp_option>
 8017382:	4603      	mov	r3, r0
 8017384:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8017386:	89bc      	ldrh	r4, [r7, #12]
 8017388:	693b      	ldr	r3, [r7, #16]
 801738a:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 801738e:	69bb      	ldr	r3, [r7, #24]
 8017390:	69db      	ldr	r3, [r3, #28]
 8017392:	4618      	mov	r0, r3
 8017394:	f7f6 fb7c 	bl	800da90 <lwip_htonl>
 8017398:	4603      	mov	r3, r0
 801739a:	461a      	mov	r2, r3
 801739c:	4629      	mov	r1, r5
 801739e:	4620      	mov	r0, r4
 80173a0:	f000 ffca 	bl	8018338 <dhcp_option_long>
 80173a4:	4603      	mov	r3, r0
 80173a6:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 80173a8:	89b8      	ldrh	r0, [r7, #12]
 80173aa:	693b      	ldr	r3, [r7, #16]
 80173ac:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80173b0:	2304      	movs	r3, #4
 80173b2:	2236      	movs	r2, #54	@ 0x36
 80173b4:	f000 ff34 	bl	8018220 <dhcp_option>
 80173b8:	4603      	mov	r3, r0
 80173ba:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 80173bc:	89bc      	ldrh	r4, [r7, #12]
 80173be:	693b      	ldr	r3, [r7, #16]
 80173c0:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 80173c4:	69bb      	ldr	r3, [r7, #24]
 80173c6:	699b      	ldr	r3, [r3, #24]
 80173c8:	4618      	mov	r0, r3
 80173ca:	f7f6 fb61 	bl	800da90 <lwip_htonl>
 80173ce:	4603      	mov	r3, r0
 80173d0:	461a      	mov	r2, r3
 80173d2:	4629      	mov	r1, r5
 80173d4:	4620      	mov	r0, r4
 80173d6:	f000 ffaf 	bl	8018338 <dhcp_option_long>
 80173da:	4603      	mov	r3, r0
 80173dc:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80173de:	89b8      	ldrh	r0, [r7, #12]
 80173e0:	693b      	ldr	r3, [r7, #16]
 80173e2:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80173e6:	2304      	movs	r3, #4
 80173e8:	2237      	movs	r2, #55	@ 0x37
 80173ea:	f000 ff19 	bl	8018220 <dhcp_option>
 80173ee:	4603      	mov	r3, r0
 80173f0:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80173f2:	2300      	movs	r3, #0
 80173f4:	77bb      	strb	r3, [r7, #30]
 80173f6:	e00e      	b.n	8017416 <dhcp_select+0x11a>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80173f8:	89b8      	ldrh	r0, [r7, #12]
 80173fa:	693b      	ldr	r3, [r7, #16]
 80173fc:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017400:	7fbb      	ldrb	r3, [r7, #30]
 8017402:	4a2c      	ldr	r2, [pc, #176]	@ (80174b4 <dhcp_select+0x1b8>)
 8017404:	5cd3      	ldrb	r3, [r2, r3]
 8017406:	461a      	mov	r2, r3
 8017408:	f000 ff3e 	bl	8018288 <dhcp_option_byte>
 801740c:	4603      	mov	r3, r0
 801740e:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017410:	7fbb      	ldrb	r3, [r7, #30]
 8017412:	3301      	adds	r3, #1
 8017414:	77bb      	strb	r3, [r7, #30]
 8017416:	7fbb      	ldrb	r3, [r7, #30]
 8017418:	2b03      	cmp	r3, #3
 801741a:	d9ed      	bls.n	80173f8 <dhcp_select+0xfc>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801741c:	89b8      	ldrh	r0, [r7, #12]
 801741e:	693b      	ldr	r3, [r7, #16]
 8017420:	33f0      	adds	r3, #240	@ 0xf0
 8017422:	697a      	ldr	r2, [r7, #20]
 8017424:	4619      	mov	r1, r3
 8017426:	f001 fbe7 	bl	8018bf8 <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801742a:	4b23      	ldr	r3, [pc, #140]	@ (80174b8 <dhcp_select+0x1bc>)
 801742c:	6818      	ldr	r0, [r3, #0]
 801742e:	4b23      	ldr	r3, [pc, #140]	@ (80174bc <dhcp_select+0x1c0>)
 8017430:	9301      	str	r3, [sp, #4]
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	9300      	str	r3, [sp, #0]
 8017436:	2343      	movs	r3, #67	@ 0x43
 8017438:	4a21      	ldr	r2, [pc, #132]	@ (80174c0 <dhcp_select+0x1c4>)
 801743a:	6979      	ldr	r1, [r7, #20]
 801743c:	f7ff f988 	bl	8016750 <udp_sendto_if_src>
 8017440:	4603      	mov	r3, r0
 8017442:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8017444:	6978      	ldr	r0, [r7, #20]
 8017446:	f7f8 f9d1 	bl	800f7ec <pbuf_free>
 801744a:	e001      	b.n	8017450 <dhcp_select+0x154>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801744c:	23ff      	movs	r3, #255	@ 0xff
 801744e:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8017450:	69bb      	ldr	r3, [r7, #24]
 8017452:	799b      	ldrb	r3, [r3, #6]
 8017454:	2bff      	cmp	r3, #255	@ 0xff
 8017456:	d005      	beq.n	8017464 <dhcp_select+0x168>
    dhcp->tries++;
 8017458:	69bb      	ldr	r3, [r7, #24]
 801745a:	799b      	ldrb	r3, [r3, #6]
 801745c:	3301      	adds	r3, #1
 801745e:	b2da      	uxtb	r2, r3
 8017460:	69bb      	ldr	r3, [r7, #24]
 8017462:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8017464:	69bb      	ldr	r3, [r7, #24]
 8017466:	799b      	ldrb	r3, [r3, #6]
 8017468:	2b05      	cmp	r3, #5
 801746a:	d80d      	bhi.n	8017488 <dhcp_select+0x18c>
 801746c:	69bb      	ldr	r3, [r7, #24]
 801746e:	799b      	ldrb	r3, [r3, #6]
 8017470:	461a      	mov	r2, r3
 8017472:	2301      	movs	r3, #1
 8017474:	4093      	lsls	r3, r2
 8017476:	b29b      	uxth	r3, r3
 8017478:	461a      	mov	r2, r3
 801747a:	0152      	lsls	r2, r2, #5
 801747c:	1ad2      	subs	r2, r2, r3
 801747e:	0092      	lsls	r2, r2, #2
 8017480:	4413      	add	r3, r2
 8017482:	00db      	lsls	r3, r3, #3
 8017484:	b29b      	uxth	r3, r3
 8017486:	e001      	b.n	801748c <dhcp_select+0x190>
 8017488:	f64e 2360 	movw	r3, #60000	@ 0xea60
 801748c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801748e:	89fb      	ldrh	r3, [r7, #14]
 8017490:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8017494:	4a0b      	ldr	r2, [pc, #44]	@ (80174c4 <dhcp_select+0x1c8>)
 8017496:	fb82 1203 	smull	r1, r2, r2, r3
 801749a:	1152      	asrs	r2, r2, #5
 801749c:	17db      	asrs	r3, r3, #31
 801749e:	1ad3      	subs	r3, r2, r3
 80174a0:	b29a      	uxth	r2, r3
 80174a2:	69bb      	ldr	r3, [r7, #24]
 80174a4:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80174a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80174aa:	4618      	mov	r0, r3
 80174ac:	3720      	adds	r7, #32
 80174ae:	46bd      	mov	sp, r7
 80174b0:	bdb0      	pop	{r4, r5, r7, pc}
 80174b2:	bf00      	nop
 80174b4:	20000030 	.word	0x20000030
 80174b8:	2000ada0 	.word	0x2000ada0
 80174bc:	08020e00 	.word	0x08020e00
 80174c0:	08020e04 	.word	0x08020e04
 80174c4:	10624dd3 	.word	0x10624dd3

080174c8 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 80174c8:	b580      	push	{r7, lr}
 80174ca:	b082      	sub	sp, #8
 80174cc:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 80174ce:	4b27      	ldr	r3, [pc, #156]	@ (801756c <dhcp_coarse_tmr+0xa4>)
 80174d0:	681b      	ldr	r3, [r3, #0]
 80174d2:	607b      	str	r3, [r7, #4]
 80174d4:	e042      	b.n	801755c <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80174da:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 80174dc:	683b      	ldr	r3, [r7, #0]
 80174de:	2b00      	cmp	r3, #0
 80174e0:	d039      	beq.n	8017556 <dhcp_coarse_tmr+0x8e>
 80174e2:	683b      	ldr	r3, [r7, #0]
 80174e4:	795b      	ldrb	r3, [r3, #5]
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	d035      	beq.n	8017556 <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 80174ea:	683b      	ldr	r3, [r7, #0]
 80174ec:	8a9b      	ldrh	r3, [r3, #20]
 80174ee:	2b00      	cmp	r3, #0
 80174f0:	d012      	beq.n	8017518 <dhcp_coarse_tmr+0x50>
 80174f2:	683b      	ldr	r3, [r7, #0]
 80174f4:	8a5b      	ldrh	r3, [r3, #18]
 80174f6:	3301      	adds	r3, #1
 80174f8:	b29a      	uxth	r2, r3
 80174fa:	683b      	ldr	r3, [r7, #0]
 80174fc:	825a      	strh	r2, [r3, #18]
 80174fe:	683b      	ldr	r3, [r7, #0]
 8017500:	8a5a      	ldrh	r2, [r3, #18]
 8017502:	683b      	ldr	r3, [r7, #0]
 8017504:	8a9b      	ldrh	r3, [r3, #20]
 8017506:	429a      	cmp	r2, r3
 8017508:	d106      	bne.n	8017518 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 801750a:	6878      	ldr	r0, [r7, #4]
 801750c:	f000 fdca 	bl	80180a4 <dhcp_release_and_stop>
        dhcp_start(netif);
 8017510:	6878      	ldr	r0, [r7, #4]
 8017512:	f000 f981 	bl	8017818 <dhcp_start>
 8017516:	e01e      	b.n	8017556 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8017518:	683b      	ldr	r3, [r7, #0]
 801751a:	8a1b      	ldrh	r3, [r3, #16]
 801751c:	2b00      	cmp	r3, #0
 801751e:	d00b      	beq.n	8017538 <dhcp_coarse_tmr+0x70>
 8017520:	683b      	ldr	r3, [r7, #0]
 8017522:	8a1b      	ldrh	r3, [r3, #16]
 8017524:	1e5a      	subs	r2, r3, #1
 8017526:	b291      	uxth	r1, r2
 8017528:	683a      	ldr	r2, [r7, #0]
 801752a:	8211      	strh	r1, [r2, #16]
 801752c:	2b01      	cmp	r3, #1
 801752e:	d103      	bne.n	8017538 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 8017530:	6878      	ldr	r0, [r7, #4]
 8017532:	f000 f8b6 	bl	80176a2 <dhcp_t2_timeout>
 8017536:	e00e      	b.n	8017556 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8017538:	683b      	ldr	r3, [r7, #0]
 801753a:	89db      	ldrh	r3, [r3, #14]
 801753c:	2b00      	cmp	r3, #0
 801753e:	d00a      	beq.n	8017556 <dhcp_coarse_tmr+0x8e>
 8017540:	683b      	ldr	r3, [r7, #0]
 8017542:	89db      	ldrh	r3, [r3, #14]
 8017544:	1e5a      	subs	r2, r3, #1
 8017546:	b291      	uxth	r1, r2
 8017548:	683a      	ldr	r2, [r7, #0]
 801754a:	81d1      	strh	r1, [r2, #14]
 801754c:	2b01      	cmp	r3, #1
 801754e:	d102      	bne.n	8017556 <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 8017550:	6878      	ldr	r0, [r7, #4]
 8017552:	f000 f878 	bl	8017646 <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	607b      	str	r3, [r7, #4]
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	2b00      	cmp	r3, #0
 8017560:	d1b9      	bne.n	80174d6 <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 8017562:	bf00      	nop
 8017564:	bf00      	nop
 8017566:	3708      	adds	r7, #8
 8017568:	46bd      	mov	sp, r7
 801756a:	bd80      	pop	{r7, pc}
 801756c:	2000ad00 	.word	0x2000ad00

08017570 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 8017570:	b580      	push	{r7, lr}
 8017572:	b082      	sub	sp, #8
 8017574:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8017576:	4b16      	ldr	r3, [pc, #88]	@ (80175d0 <dhcp_fine_tmr+0x60>)
 8017578:	681b      	ldr	r3, [r3, #0]
 801757a:	607b      	str	r3, [r7, #4]
 801757c:	e020      	b.n	80175c0 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801757e:	687b      	ldr	r3, [r7, #4]
 8017580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017582:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8017584:	683b      	ldr	r3, [r7, #0]
 8017586:	2b00      	cmp	r3, #0
 8017588:	d017      	beq.n	80175ba <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 801758a:	683b      	ldr	r3, [r7, #0]
 801758c:	891b      	ldrh	r3, [r3, #8]
 801758e:	2b01      	cmp	r3, #1
 8017590:	d906      	bls.n	80175a0 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 8017592:	683b      	ldr	r3, [r7, #0]
 8017594:	891b      	ldrh	r3, [r3, #8]
 8017596:	3b01      	subs	r3, #1
 8017598:	b29a      	uxth	r2, r3
 801759a:	683b      	ldr	r3, [r7, #0]
 801759c:	811a      	strh	r2, [r3, #8]
 801759e:	e00c      	b.n	80175ba <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 80175a0:	683b      	ldr	r3, [r7, #0]
 80175a2:	891b      	ldrh	r3, [r3, #8]
 80175a4:	2b01      	cmp	r3, #1
 80175a6:	d108      	bne.n	80175ba <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 80175a8:	683b      	ldr	r3, [r7, #0]
 80175aa:	891b      	ldrh	r3, [r3, #8]
 80175ac:	3b01      	subs	r3, #1
 80175ae:	b29a      	uxth	r2, r3
 80175b0:	683b      	ldr	r3, [r7, #0]
 80175b2:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 80175b4:	6878      	ldr	r0, [r7, #4]
 80175b6:	f000 f80d 	bl	80175d4 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	681b      	ldr	r3, [r3, #0]
 80175be:	607b      	str	r3, [r7, #4]
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	d1db      	bne.n	801757e <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 80175c6:	bf00      	nop
 80175c8:	bf00      	nop
 80175ca:	3708      	adds	r7, #8
 80175cc:	46bd      	mov	sp, r7
 80175ce:	bd80      	pop	{r7, pc}
 80175d0:	2000ad00 	.word	0x2000ad00

080175d4 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 80175d4:	b580      	push	{r7, lr}
 80175d6:	b084      	sub	sp, #16
 80175d8:	af00      	add	r7, sp, #0
 80175da:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80175e0:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 80175e2:	68fb      	ldr	r3, [r7, #12]
 80175e4:	795b      	ldrb	r3, [r3, #5]
 80175e6:	2b0c      	cmp	r3, #12
 80175e8:	d003      	beq.n	80175f2 <dhcp_timeout+0x1e>
 80175ea:	68fb      	ldr	r3, [r7, #12]
 80175ec:	795b      	ldrb	r3, [r3, #5]
 80175ee:	2b06      	cmp	r3, #6
 80175f0:	d103      	bne.n	80175fa <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 80175f2:	6878      	ldr	r0, [r7, #4]
 80175f4:	f000 fa18 	bl	8017a28 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 80175f8:	e021      	b.n	801763e <dhcp_timeout+0x6a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 80175fa:	68fb      	ldr	r3, [r7, #12]
 80175fc:	795b      	ldrb	r3, [r3, #5]
 80175fe:	2b01      	cmp	r3, #1
 8017600:	d10e      	bne.n	8017620 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 8017602:	68fb      	ldr	r3, [r7, #12]
 8017604:	799b      	ldrb	r3, [r3, #6]
 8017606:	2b05      	cmp	r3, #5
 8017608:	d803      	bhi.n	8017612 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 801760a:	6878      	ldr	r0, [r7, #4]
 801760c:	f7ff fe76 	bl	80172fc <dhcp_select>
}
 8017610:	e015      	b.n	801763e <dhcp_timeout+0x6a>
      dhcp_release_and_stop(netif);
 8017612:	6878      	ldr	r0, [r7, #4]
 8017614:	f000 fd46 	bl	80180a4 <dhcp_release_and_stop>
      dhcp_start(netif);
 8017618:	6878      	ldr	r0, [r7, #4]
 801761a:	f000 f8fd 	bl	8017818 <dhcp_start>
}
 801761e:	e00e      	b.n	801763e <dhcp_timeout+0x6a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8017620:	68fb      	ldr	r3, [r7, #12]
 8017622:	795b      	ldrb	r3, [r3, #5]
 8017624:	2b03      	cmp	r3, #3
 8017626:	d10a      	bne.n	801763e <dhcp_timeout+0x6a>
    if (dhcp->tries < REBOOT_TRIES) {
 8017628:	68fb      	ldr	r3, [r7, #12]
 801762a:	799b      	ldrb	r3, [r3, #6]
 801762c:	2b01      	cmp	r3, #1
 801762e:	d803      	bhi.n	8017638 <dhcp_timeout+0x64>
      dhcp_reboot(netif);
 8017630:	6878      	ldr	r0, [r7, #4]
 8017632:	f000 fc83 	bl	8017f3c <dhcp_reboot>
}
 8017636:	e002      	b.n	801763e <dhcp_timeout+0x6a>
      dhcp_discover(netif);
 8017638:	6878      	ldr	r0, [r7, #4]
 801763a:	f000 f9f5 	bl	8017a28 <dhcp_discover>
}
 801763e:	bf00      	nop
 8017640:	3710      	adds	r7, #16
 8017642:	46bd      	mov	sp, r7
 8017644:	bd80      	pop	{r7, pc}

08017646 <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 8017646:	b580      	push	{r7, lr}
 8017648:	b084      	sub	sp, #16
 801764a:	af00      	add	r7, sp, #0
 801764c:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801764e:	687b      	ldr	r3, [r7, #4]
 8017650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017652:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8017654:	68fb      	ldr	r3, [r7, #12]
 8017656:	795b      	ldrb	r3, [r3, #5]
 8017658:	2b01      	cmp	r3, #1
 801765a:	d007      	beq.n	801766c <dhcp_t1_timeout+0x26>
 801765c:	68fb      	ldr	r3, [r7, #12]
 801765e:	795b      	ldrb	r3, [r3, #5]
 8017660:	2b0a      	cmp	r3, #10
 8017662:	d003      	beq.n	801766c <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 8017664:	68fb      	ldr	r3, [r7, #12]
 8017666:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8017668:	2b05      	cmp	r3, #5
 801766a:	d116      	bne.n	801769a <dhcp_t1_timeout+0x54>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 801766c:	6878      	ldr	r0, [r7, #4]
 801766e:	f000 fb31 	bl	8017cd4 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= DHCP_NEXT_TIMEOUT_THRESHOLD) {
 8017672:	68fb      	ldr	r3, [r7, #12]
 8017674:	899b      	ldrh	r3, [r3, #12]
 8017676:	461a      	mov	r2, r3
 8017678:	68fb      	ldr	r3, [r7, #12]
 801767a:	8a5b      	ldrh	r3, [r3, #18]
 801767c:	1ad3      	subs	r3, r2, r3
 801767e:	2b01      	cmp	r3, #1
 8017680:	dd0b      	ble.n	801769a <dhcp_t1_timeout+0x54>
      dhcp->t1_renew_time = (dhcp_timeout_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8017682:	68fb      	ldr	r3, [r7, #12]
 8017684:	899b      	ldrh	r3, [r3, #12]
 8017686:	461a      	mov	r2, r3
 8017688:	68fb      	ldr	r3, [r7, #12]
 801768a:	8a5b      	ldrh	r3, [r3, #18]
 801768c:	1ad3      	subs	r3, r2, r3
 801768e:	0fda      	lsrs	r2, r3, #31
 8017690:	4413      	add	r3, r2
 8017692:	105b      	asrs	r3, r3, #1
 8017694:	b29a      	uxth	r2, r3
 8017696:	68fb      	ldr	r3, [r7, #12]
 8017698:	81da      	strh	r2, [r3, #14]
    }
  }
}
 801769a:	bf00      	nop
 801769c:	3710      	adds	r7, #16
 801769e:	46bd      	mov	sp, r7
 80176a0:	bd80      	pop	{r7, pc}

080176a2 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 80176a2:	b580      	push	{r7, lr}
 80176a4:	b084      	sub	sp, #16
 80176a6:	af00      	add	r7, sp, #0
 80176a8:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80176aa:	687b      	ldr	r3, [r7, #4]
 80176ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80176ae:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 80176b0:	68fb      	ldr	r3, [r7, #12]
 80176b2:	795b      	ldrb	r3, [r3, #5]
 80176b4:	2b01      	cmp	r3, #1
 80176b6:	d00b      	beq.n	80176d0 <dhcp_t2_timeout+0x2e>
 80176b8:	68fb      	ldr	r3, [r7, #12]
 80176ba:	795b      	ldrb	r3, [r3, #5]
 80176bc:	2b0a      	cmp	r3, #10
 80176be:	d007      	beq.n	80176d0 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 80176c0:	68fb      	ldr	r3, [r7, #12]
 80176c2:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 80176c4:	2b05      	cmp	r3, #5
 80176c6:	d003      	beq.n	80176d0 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	795b      	ldrb	r3, [r3, #5]
 80176cc:	2b04      	cmp	r3, #4
 80176ce:	d116      	bne.n	80176fe <dhcp_t2_timeout+0x5c>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 80176d0:	6878      	ldr	r0, [r7, #4]
 80176d2:	f000 fb99 	bl	8017e08 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= DHCP_NEXT_TIMEOUT_THRESHOLD) {
 80176d6:	68fb      	ldr	r3, [r7, #12]
 80176d8:	8a9b      	ldrh	r3, [r3, #20]
 80176da:	461a      	mov	r2, r3
 80176dc:	68fb      	ldr	r3, [r7, #12]
 80176de:	8a5b      	ldrh	r3, [r3, #18]
 80176e0:	1ad3      	subs	r3, r2, r3
 80176e2:	2b01      	cmp	r3, #1
 80176e4:	dd0b      	ble.n	80176fe <dhcp_t2_timeout+0x5c>
      dhcp->t2_rebind_time = (dhcp_timeout_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 80176e6:	68fb      	ldr	r3, [r7, #12]
 80176e8:	8a9b      	ldrh	r3, [r3, #20]
 80176ea:	461a      	mov	r2, r3
 80176ec:	68fb      	ldr	r3, [r7, #12]
 80176ee:	8a5b      	ldrh	r3, [r3, #18]
 80176f0:	1ad3      	subs	r3, r2, r3
 80176f2:	0fda      	lsrs	r2, r3, #31
 80176f4:	4413      	add	r3, r2
 80176f6:	105b      	asrs	r3, r3, #1
 80176f8:	b29a      	uxth	r2, r3
 80176fa:	68fb      	ldr	r3, [r7, #12]
 80176fc:	821a      	strh	r2, [r3, #16]
    }
  }
}
 80176fe:	bf00      	nop
 8017700:	3710      	adds	r7, #16
 8017702:	46bd      	mov	sp, r7
 8017704:	bd80      	pop	{r7, pc}
	...

08017708 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 8017708:	b580      	push	{r7, lr}
 801770a:	b086      	sub	sp, #24
 801770c:	af00      	add	r7, sp, #0
 801770e:	6078      	str	r0, [r7, #4]
 8017710:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017712:	687b      	ldr	r3, [r7, #4]
 8017714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017716:	613b      	str	r3, [r7, #16]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8017718:	693b      	ldr	r3, [r7, #16]
 801771a:	2200      	movs	r2, #0
 801771c:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801771e:	693b      	ldr	r3, [r7, #16]
 8017720:	2200      	movs	r2, #0
 8017722:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8017724:	4b3a      	ldr	r3, [pc, #232]	@ (8017810 <dhcp_handle_ack+0x108>)
 8017726:	78db      	ldrb	r3, [r3, #3]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d003      	beq.n	8017734 <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801772c:	4b39      	ldr	r3, [pc, #228]	@ (8017814 <dhcp_handle_ack+0x10c>)
 801772e:	68da      	ldr	r2, [r3, #12]
 8017730:	693b      	ldr	r3, [r7, #16]
 8017732:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 8017734:	4b36      	ldr	r3, [pc, #216]	@ (8017810 <dhcp_handle_ack+0x108>)
 8017736:	791b      	ldrb	r3, [r3, #4]
 8017738:	2b00      	cmp	r3, #0
 801773a:	d004      	beq.n	8017746 <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801773c:	4b35      	ldr	r3, [pc, #212]	@ (8017814 <dhcp_handle_ack+0x10c>)
 801773e:	691a      	ldr	r2, [r3, #16]
 8017740:	693b      	ldr	r3, [r7, #16]
 8017742:	62da      	str	r2, [r3, #44]	@ 0x2c
 8017744:	e004      	b.n	8017750 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 8017746:	693b      	ldr	r3, [r7, #16]
 8017748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801774a:	085a      	lsrs	r2, r3, #1
 801774c:	693b      	ldr	r3, [r7, #16]
 801774e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 8017750:	4b2f      	ldr	r3, [pc, #188]	@ (8017810 <dhcp_handle_ack+0x108>)
 8017752:	795b      	ldrb	r3, [r3, #5]
 8017754:	2b00      	cmp	r3, #0
 8017756:	d004      	beq.n	8017762 <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 8017758:	4b2e      	ldr	r3, [pc, #184]	@ (8017814 <dhcp_handle_ack+0x10c>)
 801775a:	695a      	ldr	r2, [r3, #20]
 801775c:	693b      	ldr	r3, [r7, #16]
 801775e:	631a      	str	r2, [r3, #48]	@ 0x30
 8017760:	e007      	b.n	8017772 <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8017762:	693b      	ldr	r3, [r7, #16]
 8017764:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017766:	4613      	mov	r3, r2
 8017768:	00db      	lsls	r3, r3, #3
 801776a:	1a9b      	subs	r3, r3, r2
 801776c:	08da      	lsrs	r2, r3, #3
 801776e:	693b      	ldr	r3, [r7, #16]
 8017770:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8017772:	683b      	ldr	r3, [r7, #0]
 8017774:	691a      	ldr	r2, [r3, #16]
 8017776:	693b      	ldr	r3, [r7, #16]
 8017778:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801777a:	4b25      	ldr	r3, [pc, #148]	@ (8017810 <dhcp_handle_ack+0x108>)
 801777c:	799b      	ldrb	r3, [r3, #6]
 801777e:	2b00      	cmp	r3, #0
 8017780:	d00f      	beq.n	80177a2 <dhcp_handle_ack+0x9a>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8017782:	4b24      	ldr	r3, [pc, #144]	@ (8017814 <dhcp_handle_ack+0x10c>)
 8017784:	699b      	ldr	r3, [r3, #24]
 8017786:	4618      	mov	r0, r3
 8017788:	f7f6 f982 	bl	800da90 <lwip_htonl>
 801778c:	4602      	mov	r2, r0
 801778e:	693b      	ldr	r3, [r7, #16]
 8017790:	621a      	str	r2, [r3, #32]
    dhcp->flags |= DHCP_FLAG_SUBNET_MASK_GIVEN;
 8017792:	693b      	ldr	r3, [r7, #16]
 8017794:	79db      	ldrb	r3, [r3, #7]
 8017796:	f043 0301 	orr.w	r3, r3, #1
 801779a:	b2da      	uxtb	r2, r3
 801779c:	693b      	ldr	r3, [r7, #16]
 801779e:	71da      	strb	r2, [r3, #7]
 80177a0:	e006      	b.n	80177b0 <dhcp_handle_ack+0xa8>
  } else {
    dhcp->flags &= ~DHCP_FLAG_SUBNET_MASK_GIVEN;
 80177a2:	693b      	ldr	r3, [r7, #16]
 80177a4:	79db      	ldrb	r3, [r3, #7]
 80177a6:	f023 0301 	bic.w	r3, r3, #1
 80177aa:	b2da      	uxtb	r2, r3
 80177ac:	693b      	ldr	r3, [r7, #16]
 80177ae:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 80177b0:	4b17      	ldr	r3, [pc, #92]	@ (8017810 <dhcp_handle_ack+0x108>)
 80177b2:	79db      	ldrb	r3, [r3, #7]
 80177b4:	2b00      	cmp	r3, #0
 80177b6:	d007      	beq.n	80177c8 <dhcp_handle_ack+0xc0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 80177b8:	4b16      	ldr	r3, [pc, #88]	@ (8017814 <dhcp_handle_ack+0x10c>)
 80177ba:	69db      	ldr	r3, [r3, #28]
 80177bc:	4618      	mov	r0, r3
 80177be:	f7f6 f967 	bl	800da90 <lwip_htonl>
 80177c2:	4602      	mov	r2, r0
 80177c4:	693b      	ldr	r3, [r7, #16]
 80177c6:	625a      	str	r2, [r3, #36]	@ 0x24
  dhcp_set_ntp_servers(n, ntp_server_addrs);
#endif /* LWIP_DHCP_GET_NTP_SRV */

#if LWIP_DHCP_PROVIDE_DNS_SERVERS
  /* DNS servers */
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 80177c8:	2300      	movs	r3, #0
 80177ca:	75fb      	strb	r3, [r7, #23]
 80177cc:	e013      	b.n	80177f6 <dhcp_handle_ack+0xee>
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 80177ce:	7dfb      	ldrb	r3, [r7, #23]
 80177d0:	3308      	adds	r3, #8
 80177d2:	4a10      	ldr	r2, [pc, #64]	@ (8017814 <dhcp_handle_ack+0x10c>)
 80177d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80177d8:	4618      	mov	r0, r3
 80177da:	f7f6 f959 	bl	800da90 <lwip_htonl>
 80177de:	4603      	mov	r3, r0
 80177e0:	60fb      	str	r3, [r7, #12]
    dns_setserver(n, &dns_addr);
 80177e2:	f107 020c 	add.w	r2, r7, #12
 80177e6:	7dfb      	ldrb	r3, [r7, #23]
 80177e8:	4611      	mov	r1, r2
 80177ea:	4618      	mov	r0, r3
 80177ec:	f7f6 f9da 	bl	800dba4 <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 80177f0:	7dfb      	ldrb	r3, [r7, #23]
 80177f2:	3301      	adds	r3, #1
 80177f4:	75fb      	strb	r3, [r7, #23]
 80177f6:	7dfb      	ldrb	r3, [r7, #23]
 80177f8:	2b01      	cmp	r3, #1
 80177fa:	d805      	bhi.n	8017808 <dhcp_handle_ack+0x100>
 80177fc:	7dfb      	ldrb	r3, [r7, #23]
 80177fe:	3308      	adds	r3, #8
 8017800:	4a03      	ldr	r2, [pc, #12]	@ (8017810 <dhcp_handle_ack+0x108>)
 8017802:	5cd3      	ldrb	r3, [r2, r3]
 8017804:	2b00      	cmp	r3, #0
 8017806:	d1e2      	bne.n	80177ce <dhcp_handle_ack+0xc6>
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8017808:	bf00      	nop
 801780a:	3718      	adds	r7, #24
 801780c:	46bd      	mov	sp, r7
 801780e:	bd80      	pop	{r7, pc}
 8017810:	2000ad94 	.word	0x2000ad94
 8017814:	2000ad6c 	.word	0x2000ad6c

08017818 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 8017818:	b580      	push	{r7, lr}
 801781a:	b084      	sub	sp, #16
 801781c:	af00      	add	r7, sp, #0
 801781e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	2b00      	cmp	r3, #0
 8017824:	d102      	bne.n	801782c <dhcp_start+0x14>
 8017826:	f06f 030f 	mvn.w	r3, #15
 801782a:	e060      	b.n	80178ee <dhcp_start+0xd6>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8017832:	f003 0301 	and.w	r3, r3, #1
 8017836:	2b00      	cmp	r3, #0
 8017838:	d102      	bne.n	8017840 <dhcp_start+0x28>
 801783a:	f06f 030f 	mvn.w	r3, #15
 801783e:	e056      	b.n	80178ee <dhcp_start+0xd6>
  dhcp = netif_dhcp_data(netif);
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017844:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8017846:	687b      	ldr	r3, [r7, #4]
 8017848:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801784a:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 801784e:	d202      	bcs.n	8017856 <dhcp_start+0x3e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 8017850:	f04f 33ff 	mov.w	r3, #4294967295
 8017854:	e04b      	b.n	80178ee <dhcp_start+0xd6>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 8017856:	68fb      	ldr	r3, [r7, #12]
 8017858:	2b00      	cmp	r3, #0
 801785a:	d10d      	bne.n	8017878 <dhcp_start+0x60>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 801785c:	2048      	movs	r0, #72	@ 0x48
 801785e:	f7f6 ffad 	bl	800e7bc <mem_malloc>
 8017862:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 8017864:	68fb      	ldr	r3, [r7, #12]
 8017866:	2b00      	cmp	r3, #0
 8017868:	d102      	bne.n	8017870 <dhcp_start+0x58>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 801786a:	f04f 33ff 	mov.w	r3, #4294967295
 801786e:	e03e      	b.n	80178ee <dhcp_start+0xd6>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8017870:	687b      	ldr	r3, [r7, #4]
 8017872:	68fa      	ldr	r2, [r7, #12]
 8017874:	625a      	str	r2, [r3, #36]	@ 0x24
 8017876:	e005      	b.n	8017884 <dhcp_start+0x6c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp\n"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 8017878:	68fb      	ldr	r3, [r7, #12]
 801787a:	791b      	ldrb	r3, [r3, #4]
 801787c:	2b00      	cmp	r3, #0
 801787e:	d001      	beq.n	8017884 <dhcp_start+0x6c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8017880:	f7ff fc66 	bl	8017150 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 8017884:	2248      	movs	r2, #72	@ 0x48
 8017886:	2100      	movs	r1, #0
 8017888:	68f8      	ldr	r0, [r7, #12]
 801788a:	f004 fd01 	bl	801c290 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */


#if LWIP_DHCP_DOES_ACD_CHECK
  /* add acd struct to list*/
  acd_add(netif, &dhcp->acd, dhcp_conflict_callback);
 801788e:	68fb      	ldr	r3, [r7, #12]
 8017890:	3334      	adds	r3, #52	@ 0x34
 8017892:	4a19      	ldr	r2, [pc, #100]	@ (80178f8 <dhcp_start+0xe0>)
 8017894:	4619      	mov	r1, r3
 8017896:	6878      	ldr	r0, [r7, #4]
 8017898:	f7ff f976 	bl	8016b88 <acd_add>
#endif /* LWIP_DHCP_DOES_ACD_CHECK */


  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801789c:	f7ff fc06 	bl	80170ac <dhcp_inc_pcb_refcount>
 80178a0:	4603      	mov	r3, r0
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	d002      	beq.n	80178ac <dhcp_start+0x94>
    return ERR_MEM;
 80178a6:	f04f 33ff 	mov.w	r3, #4294967295
 80178aa:	e020      	b.n	80178ee <dhcp_start+0xd6>
  }
  dhcp->pcb_allocated = 1;
 80178ac:	68fb      	ldr	r3, [r7, #12]
 80178ae:	2201      	movs	r2, #1
 80178b0:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80178b8:	f003 0304 	and.w	r3, r3, #4
 80178bc:	2b00      	cmp	r3, #0
 80178be:	d105      	bne.n	80178cc <dhcp_start+0xb4>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 80178c0:	2102      	movs	r1, #2
 80178c2:	68f8      	ldr	r0, [r7, #12]
 80178c4:	f000 fc92 	bl	80181ec <dhcp_set_state>
    return ERR_OK;
 80178c8:	2300      	movs	r3, #0
 80178ca:	e010      	b.n	80178ee <dhcp_start+0xd6>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 80178cc:	6878      	ldr	r0, [r7, #4]
 80178ce:	f000 f8ab 	bl	8017a28 <dhcp_discover>
 80178d2:	4603      	mov	r3, r0
 80178d4:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 80178d6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80178da:	2b00      	cmp	r3, #0
 80178dc:	d005      	beq.n	80178ea <dhcp_start+0xd2>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 80178de:	6878      	ldr	r0, [r7, #4]
 80178e0:	f000 fbe0 	bl	80180a4 <dhcp_release_and_stop>
    return ERR_MEM;
 80178e4:	f04f 33ff 	mov.w	r3, #4294967295
 80178e8:	e001      	b.n	80178ee <dhcp_start+0xd6>
  }
  return result;
 80178ea:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80178ee:	4618      	mov	r0, r3
 80178f0:	3710      	adds	r7, #16
 80178f2:	46bd      	mov	sp, r7
 80178f4:	bd80      	pop	{r7, pc}
 80178f6:	bf00      	nop
 80178f8:	080171dd 	.word	0x080171dd

080178fc <dhcp_network_changed_link_up>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed_link_up(struct netif *netif)
{
 80178fc:	b580      	push	{r7, lr}
 80178fe:	b084      	sub	sp, #16
 8017900:	af00      	add	r7, sp, #0
 8017902:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017904:	687b      	ldr	r3, [r7, #4]
 8017906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017908:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 801790a:	68fb      	ldr	r3, [r7, #12]
 801790c:	2b00      	cmp	r3, #0
 801790e:	d025      	beq.n	801795c <dhcp_network_changed_link_up+0x60>
    return;
  }
  switch (dhcp->state) {
 8017910:	68fb      	ldr	r3, [r7, #12]
 8017912:	795b      	ldrb	r3, [r3, #5]
 8017914:	2b0a      	cmp	r3, #10
 8017916:	d008      	beq.n	801792a <dhcp_network_changed_link_up+0x2e>
 8017918:	2b0a      	cmp	r3, #10
 801791a:	dc0d      	bgt.n	8017938 <dhcp_network_changed_link_up+0x3c>
 801791c:	2b00      	cmp	r3, #0
 801791e:	d01f      	beq.n	8017960 <dhcp_network_changed_link_up+0x64>
 8017920:	2b00      	cmp	r3, #0
 8017922:	db09      	blt.n	8017938 <dhcp_network_changed_link_up+0x3c>
 8017924:	3b03      	subs	r3, #3
 8017926:	2b02      	cmp	r3, #2
 8017928:	d806      	bhi.n	8017938 <dhcp_network_changed_link_up+0x3c>
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 801792a:	68fb      	ldr	r3, [r7, #12]
 801792c:	2200      	movs	r2, #0
 801792e:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 8017930:	6878      	ldr	r0, [r7, #4]
 8017932:	f000 fb03 	bl	8017f3c <dhcp_reboot>
      break;
 8017936:	e014      	b.n	8017962 <dhcp_network_changed_link_up+0x66>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 8017938:	68fb      	ldr	r3, [r7, #12]
 801793a:	795b      	ldrb	r3, [r3, #5]
 801793c:	2b0c      	cmp	r3, #12
 801793e:	d906      	bls.n	801794e <dhcp_network_changed_link_up+0x52>
 8017940:	4b09      	ldr	r3, [pc, #36]	@ (8017968 <dhcp_network_changed_link_up+0x6c>)
 8017942:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8017946:	4909      	ldr	r1, [pc, #36]	@ (801796c <dhcp_network_changed_link_up+0x70>)
 8017948:	4809      	ldr	r0, [pc, #36]	@ (8017970 <dhcp_network_changed_link_up+0x74>)
 801794a:	f004 faf9 	bl	801bf40 <iprintf>
      /* INIT/REQUESTING/CHECKING/BACKING_OFF restart with new 'rid' because the
         state changes, SELECTING: continue with current 'rid' as we stay in the
         same state */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 801794e:	68fb      	ldr	r3, [r7, #12]
 8017950:	2200      	movs	r2, #0
 8017952:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 8017954:	6878      	ldr	r0, [r7, #4]
 8017956:	f000 f867 	bl	8017a28 <dhcp_discover>
      break;
 801795a:	e002      	b.n	8017962 <dhcp_network_changed_link_up+0x66>
    return;
 801795c:	bf00      	nop
 801795e:	e000      	b.n	8017962 <dhcp_network_changed_link_up+0x66>
      break;
 8017960:	bf00      	nop
  }
}
 8017962:	3710      	adds	r7, #16
 8017964:	46bd      	mov	sp, r7
 8017966:	bd80      	pop	{r7, pc}
 8017968:	08020318 	.word	0x08020318
 801796c:	08020420 	.word	0x08020420
 8017970:	08020358 	.word	0x08020358

08017974 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 8017974:	b5b0      	push	{r4, r5, r7, lr}
 8017976:	b08a      	sub	sp, #40	@ 0x28
 8017978:	af02      	add	r7, sp, #8
 801797a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801797c:	687b      	ldr	r3, [r7, #4]
 801797e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017980:	61bb      	str	r3, [r7, #24]
  err_t result;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8017982:	210c      	movs	r1, #12
 8017984:	69b8      	ldr	r0, [r7, #24]
 8017986:	f000 fc31 	bl	80181ec <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801798a:	f107 030e 	add.w	r3, r7, #14
 801798e:	2204      	movs	r2, #4
 8017990:	69b9      	ldr	r1, [r7, #24]
 8017992:	6878      	ldr	r0, [r7, #4]
 8017994:	f001 f86c 	bl	8018a70 <dhcp_create_msg>
 8017998:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801799a:	697b      	ldr	r3, [r7, #20]
 801799c:	2b00      	cmp	r3, #0
 801799e:	d035      	beq.n	8017a0c <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80179a0:	697b      	ldr	r3, [r7, #20]
 80179a2:	685b      	ldr	r3, [r3, #4]
 80179a4:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80179a6:	89f8      	ldrh	r0, [r7, #14]
 80179a8:	693b      	ldr	r3, [r7, #16]
 80179aa:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80179ae:	2304      	movs	r3, #4
 80179b0:	2232      	movs	r2, #50	@ 0x32
 80179b2:	f000 fc35 	bl	8018220 <dhcp_option>
 80179b6:	4603      	mov	r3, r0
 80179b8:	81fb      	strh	r3, [r7, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80179ba:	89fc      	ldrh	r4, [r7, #14]
 80179bc:	693b      	ldr	r3, [r7, #16]
 80179be:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 80179c2:	69bb      	ldr	r3, [r7, #24]
 80179c4:	69db      	ldr	r3, [r3, #28]
 80179c6:	4618      	mov	r0, r3
 80179c8:	f7f6 f862 	bl	800da90 <lwip_htonl>
 80179cc:	4603      	mov	r3, r0
 80179ce:	461a      	mov	r2, r3
 80179d0:	4629      	mov	r1, r5
 80179d2:	4620      	mov	r0, r4
 80179d4:	f000 fcb0 	bl	8018338 <dhcp_option_long>
 80179d8:	4603      	mov	r3, r0
 80179da:	81fb      	strh	r3, [r7, #14]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80179dc:	89f8      	ldrh	r0, [r7, #14]
 80179de:	693b      	ldr	r3, [r7, #16]
 80179e0:	33f0      	adds	r3, #240	@ 0xf0
 80179e2:	697a      	ldr	r2, [r7, #20]
 80179e4:	4619      	mov	r1, r3
 80179e6:	f001 f907 	bl	8018bf8 <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80179ea:	4b0c      	ldr	r3, [pc, #48]	@ (8017a1c <dhcp_decline+0xa8>)
 80179ec:	6818      	ldr	r0, [r3, #0]
 80179ee:	4b0c      	ldr	r3, [pc, #48]	@ (8017a20 <dhcp_decline+0xac>)
 80179f0:	9301      	str	r3, [sp, #4]
 80179f2:	687b      	ldr	r3, [r7, #4]
 80179f4:	9300      	str	r3, [sp, #0]
 80179f6:	2343      	movs	r3, #67	@ 0x43
 80179f8:	4a0a      	ldr	r2, [pc, #40]	@ (8017a24 <dhcp_decline+0xb0>)
 80179fa:	6979      	ldr	r1, [r7, #20]
 80179fc:	f7fe fea8 	bl	8016750 <udp_sendto_if_src>
 8017a00:	4603      	mov	r3, r0
 8017a02:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8017a04:	6978      	ldr	r0, [r7, #20]
 8017a06:	f7f7 fef1 	bl	800f7ec <pbuf_free>
 8017a0a:	e001      	b.n	8017a10 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8017a0c:	23ff      	movs	r3, #255	@ 0xff
 8017a0e:	77fb      	strb	r3, [r7, #31]
  }
  return result;
 8017a10:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8017a14:	4618      	mov	r0, r3
 8017a16:	3720      	adds	r7, #32
 8017a18:	46bd      	mov	sp, r7
 8017a1a:	bdb0      	pop	{r4, r5, r7, pc}
 8017a1c:	2000ada0 	.word	0x2000ada0
 8017a20:	08020e00 	.word	0x08020e00
 8017a24:	08020e04 	.word	0x08020e04

08017a28 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 8017a28:	b580      	push	{r7, lr}
 8017a2a:	b08a      	sub	sp, #40	@ 0x28
 8017a2c:	af02      	add	r7, sp, #8
 8017a2e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017a30:	687b      	ldr	r3, [r7, #4]
 8017a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a34:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 8017a36:	2300      	movs	r3, #0
 8017a38:	75fb      	strb	r3, [r7, #23]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES) {
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8017a3a:	69bb      	ldr	r3, [r7, #24]
 8017a3c:	2200      	movs	r2, #0
 8017a3e:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 8017a40:	2106      	movs	r1, #6
 8017a42:	69b8      	ldr	r0, [r7, #24]
 8017a44:	f000 fbd2 	bl	80181ec <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8017a48:	f107 0308 	add.w	r3, r7, #8
 8017a4c:	2201      	movs	r2, #1
 8017a4e:	69b9      	ldr	r1, [r7, #24]
 8017a50:	6878      	ldr	r0, [r7, #4]
 8017a52:	f001 f80d 	bl	8018a70 <dhcp_create_msg>
 8017a56:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 8017a58:	693b      	ldr	r3, [r7, #16]
 8017a5a:	2b00      	cmp	r3, #0
 8017a5c:	d04b      	beq.n	8017af6 <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017a5e:	693b      	ldr	r3, [r7, #16]
 8017a60:	685b      	ldr	r3, [r3, #4]
 8017a62:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8017a64:	8938      	ldrh	r0, [r7, #8]
 8017a66:	68fb      	ldr	r3, [r7, #12]
 8017a68:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017a6c:	2302      	movs	r3, #2
 8017a6e:	2239      	movs	r2, #57	@ 0x39
 8017a70:	f000 fbd6 	bl	8018220 <dhcp_option>
 8017a74:	4603      	mov	r3, r0
 8017a76:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8017a78:	8938      	ldrh	r0, [r7, #8]
 8017a7a:	68fb      	ldr	r3, [r7, #12]
 8017a7c:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017a80:	687b      	ldr	r3, [r7, #4]
 8017a82:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8017a84:	461a      	mov	r2, r3
 8017a86:	f000 fc25 	bl	80182d4 <dhcp_option_short>
 8017a8a:	4603      	mov	r3, r0
 8017a8c:	813b      	strh	r3, [r7, #8]

#if LWIP_NETIF_HOSTNAME && LWIP_DHCP_DISCOVER_ADD_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP NETIF HOSTNAME && LWIP_DHCP_DISCOVER_ADD_HOSTNAME */

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8017a8e:	8938      	ldrh	r0, [r7, #8]
 8017a90:	68fb      	ldr	r3, [r7, #12]
 8017a92:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017a96:	2304      	movs	r3, #4
 8017a98:	2237      	movs	r2, #55	@ 0x37
 8017a9a:	f000 fbc1 	bl	8018220 <dhcp_option>
 8017a9e:	4603      	mov	r3, r0
 8017aa0:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017aa2:	2300      	movs	r3, #0
 8017aa4:	77fb      	strb	r3, [r7, #31]
 8017aa6:	e00e      	b.n	8017ac6 <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8017aa8:	8938      	ldrh	r0, [r7, #8]
 8017aaa:	68fb      	ldr	r3, [r7, #12]
 8017aac:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017ab0:	7ffb      	ldrb	r3, [r7, #31]
 8017ab2:	4a29      	ldr	r2, [pc, #164]	@ (8017b58 <dhcp_discover+0x130>)
 8017ab4:	5cd3      	ldrb	r3, [r2, r3]
 8017ab6:	461a      	mov	r2, r3
 8017ab8:	f000 fbe6 	bl	8018288 <dhcp_option_byte>
 8017abc:	4603      	mov	r3, r0
 8017abe:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017ac0:	7ffb      	ldrb	r3, [r7, #31]
 8017ac2:	3301      	adds	r3, #1
 8017ac4:	77fb      	strb	r3, [r7, #31]
 8017ac6:	7ffb      	ldrb	r3, [r7, #31]
 8017ac8:	2b03      	cmp	r3, #3
 8017aca:	d9ed      	bls.n	8017aa8 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8017acc:	8938      	ldrh	r0, [r7, #8]
 8017ace:	68fb      	ldr	r3, [r7, #12]
 8017ad0:	33f0      	adds	r3, #240	@ 0xf0
 8017ad2:	693a      	ldr	r2, [r7, #16]
 8017ad4:	4619      	mov	r1, r3
 8017ad6:	f001 f88f 	bl	8018bf8 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8017ada:	4b20      	ldr	r3, [pc, #128]	@ (8017b5c <dhcp_discover+0x134>)
 8017adc:	6818      	ldr	r0, [r3, #0]
 8017ade:	4b20      	ldr	r3, [pc, #128]	@ (8017b60 <dhcp_discover+0x138>)
 8017ae0:	9301      	str	r3, [sp, #4]
 8017ae2:	687b      	ldr	r3, [r7, #4]
 8017ae4:	9300      	str	r3, [sp, #0]
 8017ae6:	2343      	movs	r3, #67	@ 0x43
 8017ae8:	4a1e      	ldr	r2, [pc, #120]	@ (8017b64 <dhcp_discover+0x13c>)
 8017aea:	6939      	ldr	r1, [r7, #16]
 8017aec:	f7fe fe30 	bl	8016750 <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()\n"));
    pbuf_free(p_out);
 8017af0:	6938      	ldr	r0, [r7, #16]
 8017af2:	f7f7 fe7b 	bl	800f7ec <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }

  if (dhcp->tries < 255) {
 8017af6:	69bb      	ldr	r3, [r7, #24]
 8017af8:	799b      	ldrb	r3, [r3, #6]
 8017afa:	2bff      	cmp	r3, #255	@ 0xff
 8017afc:	d005      	beq.n	8017b0a <dhcp_discover+0xe2>
    dhcp->tries++;
 8017afe:	69bb      	ldr	r3, [r7, #24]
 8017b00:	799b      	ldrb	r3, [r3, #6]
 8017b02:	3301      	adds	r3, #1
 8017b04:	b2da      	uxtb	r2, r3
 8017b06:	69bb      	ldr	r3, [r7, #24]
 8017b08:	719a      	strb	r2, [r3, #6]
  }
  msecs = DHCP_REQUEST_BACKOFF_SEQUENCE(dhcp->tries);
 8017b0a:	69bb      	ldr	r3, [r7, #24]
 8017b0c:	799b      	ldrb	r3, [r3, #6]
 8017b0e:	2b05      	cmp	r3, #5
 8017b10:	d80d      	bhi.n	8017b2e <dhcp_discover+0x106>
 8017b12:	69bb      	ldr	r3, [r7, #24]
 8017b14:	799b      	ldrb	r3, [r3, #6]
 8017b16:	461a      	mov	r2, r3
 8017b18:	2301      	movs	r3, #1
 8017b1a:	4093      	lsls	r3, r2
 8017b1c:	b29b      	uxth	r3, r3
 8017b1e:	461a      	mov	r2, r3
 8017b20:	0152      	lsls	r2, r2, #5
 8017b22:	1ad2      	subs	r2, r2, r3
 8017b24:	0092      	lsls	r2, r2, #2
 8017b26:	4413      	add	r3, r2
 8017b28:	00db      	lsls	r3, r3, #3
 8017b2a:	b29b      	uxth	r3, r3
 8017b2c:	e001      	b.n	8017b32 <dhcp_discover+0x10a>
 8017b2e:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8017b32:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8017b34:	897b      	ldrh	r3, [r7, #10]
 8017b36:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8017b3a:	4a0b      	ldr	r2, [pc, #44]	@ (8017b68 <dhcp_discover+0x140>)
 8017b3c:	fb82 1203 	smull	r1, r2, r2, r3
 8017b40:	1152      	asrs	r2, r2, #5
 8017b42:	17db      	asrs	r3, r3, #31
 8017b44:	1ad3      	subs	r3, r2, r3
 8017b46:	b29a      	uxth	r2, r3
 8017b48:	69bb      	ldr	r3, [r7, #24]
 8017b4a:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8017b4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017b50:	4618      	mov	r0, r3
 8017b52:	3720      	adds	r7, #32
 8017b54:	46bd      	mov	sp, r7
 8017b56:	bd80      	pop	{r7, pc}
 8017b58:	20000030 	.word	0x20000030
 8017b5c:	2000ada0 	.word	0x2000ada0
 8017b60:	08020e00 	.word	0x08020e00
 8017b64:	08020e04 	.word	0x08020e04
 8017b68:	10624dd3 	.word	0x10624dd3

08017b6c <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 8017b6c:	b580      	push	{r7, lr}
 8017b6e:	b08a      	sub	sp, #40	@ 0x28
 8017b70:	af00      	add	r7, sp, #0
 8017b72:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 8017b74:	687b      	ldr	r3, [r7, #4]
 8017b76:	2b00      	cmp	r3, #0
 8017b78:	f000 80a6 	beq.w	8017cc8 <dhcp_bind+0x15c>
  dhcp = netif_dhcp_data(netif);
 8017b7c:	687b      	ldr	r3, [r7, #4]
 8017b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017b80:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8017b82:	69bb      	ldr	r3, [r7, #24]
 8017b84:	2b00      	cmp	r3, #0
 8017b86:	f000 809f 	beq.w	8017cc8 <dhcp_bind+0x15c>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 8017b8a:	69bb      	ldr	r3, [r7, #24]
 8017b8c:	2200      	movs	r2, #0
 8017b8e:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 8017b90:	69bb      	ldr	r3, [r7, #24]
 8017b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b98:	d017      	beq.n	8017bca <dhcp_bind+0x5e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    DHCP_SET_TIMEOUT_FROM_OFFERED_T0_LEASE(dhcp->t0_timeout, dhcp);
 8017b9a:	69bb      	ldr	r3, [r7, #24]
 8017b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017b9e:	331e      	adds	r3, #30
 8017ba0:	4a4b      	ldr	r2, [pc, #300]	@ (8017cd0 <dhcp_bind+0x164>)
 8017ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8017ba6:	095b      	lsrs	r3, r3, #5
 8017ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8017baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017bb0:	d302      	bcc.n	8017bb8 <dhcp_bind+0x4c>
 8017bb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8017bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	d101      	bne.n	8017bc2 <dhcp_bind+0x56>
 8017bbe:	2301      	movs	r3, #1
 8017bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8017bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017bc4:	b29a      	uxth	r2, r3
 8017bc6:	69bb      	ldr	r3, [r7, #24]
 8017bc8:	829a      	strh	r2, [r3, #20]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 8017bca:	69bb      	ldr	r3, [r7, #24]
 8017bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017bd2:	d01b      	beq.n	8017c0c <dhcp_bind+0xa0>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    DHCP_SET_TIMEOUT_FROM_OFFERED_T1_RENEW(dhcp->t1_timeout, dhcp);
 8017bd4:	69bb      	ldr	r3, [r7, #24]
 8017bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017bd8:	331e      	adds	r3, #30
 8017bda:	4a3d      	ldr	r2, [pc, #244]	@ (8017cd0 <dhcp_bind+0x164>)
 8017bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8017be0:	095b      	lsrs	r3, r3, #5
 8017be2:	623b      	str	r3, [r7, #32]
 8017be4:	6a3b      	ldr	r3, [r7, #32]
 8017be6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017bea:	d302      	bcc.n	8017bf2 <dhcp_bind+0x86>
 8017bec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017bf0:	623b      	str	r3, [r7, #32]
 8017bf2:	6a3b      	ldr	r3, [r7, #32]
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d101      	bne.n	8017bfc <dhcp_bind+0x90>
 8017bf8:	2301      	movs	r3, #1
 8017bfa:	623b      	str	r3, [r7, #32]
 8017bfc:	6a3b      	ldr	r3, [r7, #32]
 8017bfe:	b29a      	uxth	r2, r3
 8017c00:	69bb      	ldr	r3, [r7, #24]
 8017c02:	815a      	strh	r2, [r3, #10]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 8017c04:	69bb      	ldr	r3, [r7, #24]
 8017c06:	895a      	ldrh	r2, [r3, #10]
 8017c08:	69bb      	ldr	r3, [r7, #24]
 8017c0a:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8017c0c:	69bb      	ldr	r3, [r7, #24]
 8017c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017c14:	d01b      	beq.n	8017c4e <dhcp_bind+0xe2>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    DHCP_SET_TIMEOUT_FROM_OFFERED_T2_REBIND(dhcp->t2_timeout, dhcp);
 8017c16:	69bb      	ldr	r3, [r7, #24]
 8017c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017c1a:	331e      	adds	r3, #30
 8017c1c:	4a2c      	ldr	r2, [pc, #176]	@ (8017cd0 <dhcp_bind+0x164>)
 8017c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8017c22:	095b      	lsrs	r3, r3, #5
 8017c24:	61fb      	str	r3, [r7, #28]
 8017c26:	69fb      	ldr	r3, [r7, #28]
 8017c28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017c2c:	d302      	bcc.n	8017c34 <dhcp_bind+0xc8>
 8017c2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017c32:	61fb      	str	r3, [r7, #28]
 8017c34:	69fb      	ldr	r3, [r7, #28]
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	d101      	bne.n	8017c3e <dhcp_bind+0xd2>
 8017c3a:	2301      	movs	r3, #1
 8017c3c:	61fb      	str	r3, [r7, #28]
 8017c3e:	69fb      	ldr	r3, [r7, #28]
 8017c40:	b29a      	uxth	r2, r3
 8017c42:	69bb      	ldr	r3, [r7, #24]
 8017c44:	819a      	strh	r2, [r3, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 8017c46:	69bb      	ldr	r3, [r7, #24]
 8017c48:	899a      	ldrh	r2, [r3, #12]
 8017c4a:	69bb      	ldr	r3, [r7, #24]
 8017c4c:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 8017c4e:	69bb      	ldr	r3, [r7, #24]
 8017c50:	895a      	ldrh	r2, [r3, #10]
 8017c52:	69bb      	ldr	r3, [r7, #24]
 8017c54:	899b      	ldrh	r3, [r3, #12]
 8017c56:	429a      	cmp	r2, r3
 8017c58:	d306      	bcc.n	8017c68 <dhcp_bind+0xfc>
 8017c5a:	69bb      	ldr	r3, [r7, #24]
 8017c5c:	899b      	ldrh	r3, [r3, #12]
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	d002      	beq.n	8017c68 <dhcp_bind+0xfc>
    dhcp->t1_timeout = 0;
 8017c62:	69bb      	ldr	r3, [r7, #24]
 8017c64:	2200      	movs	r2, #0
 8017c66:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->flags & DHCP_FLAG_SUBNET_MASK_GIVEN) {
 8017c68:	69bb      	ldr	r3, [r7, #24]
 8017c6a:	79db      	ldrb	r3, [r3, #7]
 8017c6c:	f003 0301 	and.w	r3, r3, #1
 8017c70:	2b00      	cmp	r3, #0
 8017c72:	d003      	beq.n	8017c7c <dhcp_bind+0x110>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 8017c74:	69bb      	ldr	r3, [r7, #24]
 8017c76:	6a1b      	ldr	r3, [r3, #32]
 8017c78:	613b      	str	r3, [r7, #16]
 8017c7a:	e014      	b.n	8017ca6 <dhcp_bind+0x13a>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 8017c7c:	69bb      	ldr	r3, [r7, #24]
 8017c7e:	331c      	adds	r3, #28
 8017c80:	781b      	ldrb	r3, [r3, #0]
 8017c82:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 8017c84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	db02      	blt.n	8017c92 <dhcp_bind+0x126>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 8017c8c:	23ff      	movs	r3, #255	@ 0xff
 8017c8e:	613b      	str	r3, [r7, #16]
 8017c90:	e009      	b.n	8017ca6 <dhcp_bind+0x13a>
    } else if (first_octet >= 192) {
 8017c92:	7dfb      	ldrb	r3, [r7, #23]
 8017c94:	2bbf      	cmp	r3, #191	@ 0xbf
 8017c96:	d903      	bls.n	8017ca0 <dhcp_bind+0x134>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 8017c98:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 8017c9c:	613b      	str	r3, [r7, #16]
 8017c9e:	e002      	b.n	8017ca6 <dhcp_bind+0x13a>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 8017ca0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017ca4:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 8017ca6:	69bb      	ldr	r3, [r7, #24]
 8017ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017caa:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 8017cac:	210a      	movs	r1, #10
 8017cae:	69b8      	ldr	r0, [r7, #24]
 8017cb0:	f000 fa9c 	bl	80181ec <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 8017cb4:	69bb      	ldr	r3, [r7, #24]
 8017cb6:	f103 011c 	add.w	r1, r3, #28
 8017cba:	f107 030c 	add.w	r3, r7, #12
 8017cbe:	f107 0210 	add.w	r2, r7, #16
 8017cc2:	6878      	ldr	r0, [r7, #4]
 8017cc4:	f7f7 f8f8 	bl	800eeb8 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 8017cc8:	3728      	adds	r7, #40	@ 0x28
 8017cca:	46bd      	mov	sp, r7
 8017ccc:	bd80      	pop	{r7, pc}
 8017cce:	bf00      	nop
 8017cd0:	88888889 	.word	0x88888889

08017cd4 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 8017cd4:	b580      	push	{r7, lr}
 8017cd6:	b08a      	sub	sp, #40	@ 0x28
 8017cd8:	af02      	add	r7, sp, #8
 8017cda:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017ce0:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 8017ce2:	2105      	movs	r1, #5
 8017ce4:	69b8      	ldr	r0, [r7, #24]
 8017ce6:	f000 fa81 	bl	80181ec <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8017cea:	f107 030c 	add.w	r3, r7, #12
 8017cee:	2203      	movs	r2, #3
 8017cf0:	69b9      	ldr	r1, [r7, #24]
 8017cf2:	6878      	ldr	r0, [r7, #4]
 8017cf4:	f000 febc 	bl	8018a70 <dhcp_create_msg>
 8017cf8:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8017cfa:	697b      	ldr	r3, [r7, #20]
 8017cfc:	2b00      	cmp	r3, #0
 8017cfe:	d04e      	beq.n	8017d9e <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017d00:	697b      	ldr	r3, [r7, #20]
 8017d02:	685b      	ldr	r3, [r3, #4]
 8017d04:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8017d06:	89b8      	ldrh	r0, [r7, #12]
 8017d08:	693b      	ldr	r3, [r7, #16]
 8017d0a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017d0e:	2302      	movs	r3, #2
 8017d10:	2239      	movs	r2, #57	@ 0x39
 8017d12:	f000 fa85 	bl	8018220 <dhcp_option>
 8017d16:	4603      	mov	r3, r0
 8017d18:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8017d1a:	89b8      	ldrh	r0, [r7, #12]
 8017d1c:	693b      	ldr	r3, [r7, #16]
 8017d1e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8017d26:	461a      	mov	r2, r3
 8017d28:	f000 fad4 	bl	80182d4 <dhcp_option_short>
 8017d2c:	4603      	mov	r3, r0
 8017d2e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8017d30:	89b8      	ldrh	r0, [r7, #12]
 8017d32:	693b      	ldr	r3, [r7, #16]
 8017d34:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017d38:	2304      	movs	r3, #4
 8017d3a:	2237      	movs	r2, #55	@ 0x37
 8017d3c:	f000 fa70 	bl	8018220 <dhcp_option>
 8017d40:	4603      	mov	r3, r0
 8017d42:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017d44:	2300      	movs	r3, #0
 8017d46:	77bb      	strb	r3, [r7, #30]
 8017d48:	e00e      	b.n	8017d68 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8017d4a:	89b8      	ldrh	r0, [r7, #12]
 8017d4c:	693b      	ldr	r3, [r7, #16]
 8017d4e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017d52:	7fbb      	ldrb	r3, [r7, #30]
 8017d54:	4a29      	ldr	r2, [pc, #164]	@ (8017dfc <dhcp_renew+0x128>)
 8017d56:	5cd3      	ldrb	r3, [r2, r3]
 8017d58:	461a      	mov	r2, r3
 8017d5a:	f000 fa95 	bl	8018288 <dhcp_option_byte>
 8017d5e:	4603      	mov	r3, r0
 8017d60:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017d62:	7fbb      	ldrb	r3, [r7, #30]
 8017d64:	3301      	adds	r3, #1
 8017d66:	77bb      	strb	r3, [r7, #30]
 8017d68:	7fbb      	ldrb	r3, [r7, #30]
 8017d6a:	2b03      	cmp	r3, #3
 8017d6c:	d9ed      	bls.n	8017d4a <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8017d6e:	89b8      	ldrh	r0, [r7, #12]
 8017d70:	693b      	ldr	r3, [r7, #16]
 8017d72:	33f0      	adds	r3, #240	@ 0xf0
 8017d74:	697a      	ldr	r2, [r7, #20]
 8017d76:	4619      	mov	r1, r3
 8017d78:	f000 ff3e 	bl	8018bf8 <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8017d7c:	4b20      	ldr	r3, [pc, #128]	@ (8017e00 <dhcp_renew+0x12c>)
 8017d7e:	6818      	ldr	r0, [r3, #0]
 8017d80:	69bb      	ldr	r3, [r7, #24]
 8017d82:	f103 0218 	add.w	r2, r3, #24
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	9300      	str	r3, [sp, #0]
 8017d8a:	2343      	movs	r3, #67	@ 0x43
 8017d8c:	6979      	ldr	r1, [r7, #20]
 8017d8e:	f7fe fc93 	bl	80166b8 <udp_sendto_if>
 8017d92:	4603      	mov	r3, r0
 8017d94:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8017d96:	6978      	ldr	r0, [r7, #20]
 8017d98:	f7f7 fd28 	bl	800f7ec <pbuf_free>
 8017d9c:	e001      	b.n	8017da2 <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8017d9e:	23ff      	movs	r3, #255	@ 0xff
 8017da0:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8017da2:	69bb      	ldr	r3, [r7, #24]
 8017da4:	799b      	ldrb	r3, [r3, #6]
 8017da6:	2bff      	cmp	r3, #255	@ 0xff
 8017da8:	d005      	beq.n	8017db6 <dhcp_renew+0xe2>
    dhcp->tries++;
 8017daa:	69bb      	ldr	r3, [r7, #24]
 8017dac:	799b      	ldrb	r3, [r3, #6]
 8017dae:	3301      	adds	r3, #1
 8017db0:	b2da      	uxtb	r2, r3
 8017db2:	69bb      	ldr	r3, [r7, #24]
 8017db4:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8017db6:	69bb      	ldr	r3, [r7, #24]
 8017db8:	799b      	ldrb	r3, [r3, #6]
 8017dba:	2b09      	cmp	r3, #9
 8017dbc:	d809      	bhi.n	8017dd2 <dhcp_renew+0xfe>
 8017dbe:	69bb      	ldr	r3, [r7, #24]
 8017dc0:	799b      	ldrb	r3, [r3, #6]
 8017dc2:	461a      	mov	r2, r3
 8017dc4:	0152      	lsls	r2, r2, #5
 8017dc6:	1ad2      	subs	r2, r2, r3
 8017dc8:	0092      	lsls	r2, r2, #2
 8017dca:	4413      	add	r3, r2
 8017dcc:	011b      	lsls	r3, r3, #4
 8017dce:	b29b      	uxth	r3, r3
 8017dd0:	e001      	b.n	8017dd6 <dhcp_renew+0x102>
 8017dd2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8017dd6:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8017dd8:	89fb      	ldrh	r3, [r7, #14]
 8017dda:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8017dde:	4a09      	ldr	r2, [pc, #36]	@ (8017e04 <dhcp_renew+0x130>)
 8017de0:	fb82 1203 	smull	r1, r2, r2, r3
 8017de4:	1152      	asrs	r2, r2, #5
 8017de6:	17db      	asrs	r3, r3, #31
 8017de8:	1ad3      	subs	r3, r2, r3
 8017dea:	b29a      	uxth	r2, r3
 8017dec:	69bb      	ldr	r3, [r7, #24]
 8017dee:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8017df0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8017df4:	4618      	mov	r0, r3
 8017df6:	3720      	adds	r7, #32
 8017df8:	46bd      	mov	sp, r7
 8017dfa:	bd80      	pop	{r7, pc}
 8017dfc:	20000030 	.word	0x20000030
 8017e00:	2000ada0 	.word	0x2000ada0
 8017e04:	10624dd3 	.word	0x10624dd3

08017e08 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 8017e08:	b580      	push	{r7, lr}
 8017e0a:	b08a      	sub	sp, #40	@ 0x28
 8017e0c:	af02      	add	r7, sp, #8
 8017e0e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017e14:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 8017e16:	2104      	movs	r1, #4
 8017e18:	69b8      	ldr	r0, [r7, #24]
 8017e1a:	f000 f9e7 	bl	80181ec <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8017e1e:	f107 030c 	add.w	r3, r7, #12
 8017e22:	2203      	movs	r2, #3
 8017e24:	69b9      	ldr	r1, [r7, #24]
 8017e26:	6878      	ldr	r0, [r7, #4]
 8017e28:	f000 fe22 	bl	8018a70 <dhcp_create_msg>
 8017e2c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8017e2e:	697b      	ldr	r3, [r7, #20]
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d04c      	beq.n	8017ece <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017e34:	697b      	ldr	r3, [r7, #20]
 8017e36:	685b      	ldr	r3, [r3, #4]
 8017e38:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8017e3a:	89b8      	ldrh	r0, [r7, #12]
 8017e3c:	693b      	ldr	r3, [r7, #16]
 8017e3e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017e42:	2302      	movs	r3, #2
 8017e44:	2239      	movs	r2, #57	@ 0x39
 8017e46:	f000 f9eb 	bl	8018220 <dhcp_option>
 8017e4a:	4603      	mov	r3, r0
 8017e4c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8017e4e:	89b8      	ldrh	r0, [r7, #12]
 8017e50:	693b      	ldr	r3, [r7, #16]
 8017e52:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8017e5a:	461a      	mov	r2, r3
 8017e5c:	f000 fa3a 	bl	80182d4 <dhcp_option_short>
 8017e60:	4603      	mov	r3, r0
 8017e62:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8017e64:	89b8      	ldrh	r0, [r7, #12]
 8017e66:	693b      	ldr	r3, [r7, #16]
 8017e68:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017e6c:	2304      	movs	r3, #4
 8017e6e:	2237      	movs	r2, #55	@ 0x37
 8017e70:	f000 f9d6 	bl	8018220 <dhcp_option>
 8017e74:	4603      	mov	r3, r0
 8017e76:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017e78:	2300      	movs	r3, #0
 8017e7a:	77bb      	strb	r3, [r7, #30]
 8017e7c:	e00e      	b.n	8017e9c <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8017e7e:	89b8      	ldrh	r0, [r7, #12]
 8017e80:	693b      	ldr	r3, [r7, #16]
 8017e82:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017e86:	7fbb      	ldrb	r3, [r7, #30]
 8017e88:	4a28      	ldr	r2, [pc, #160]	@ (8017f2c <dhcp_rebind+0x124>)
 8017e8a:	5cd3      	ldrb	r3, [r2, r3]
 8017e8c:	461a      	mov	r2, r3
 8017e8e:	f000 f9fb 	bl	8018288 <dhcp_option_byte>
 8017e92:	4603      	mov	r3, r0
 8017e94:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017e96:	7fbb      	ldrb	r3, [r7, #30]
 8017e98:	3301      	adds	r3, #1
 8017e9a:	77bb      	strb	r3, [r7, #30]
 8017e9c:	7fbb      	ldrb	r3, [r7, #30]
 8017e9e:	2b03      	cmp	r3, #3
 8017ea0:	d9ed      	bls.n	8017e7e <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8017ea2:	89b8      	ldrh	r0, [r7, #12]
 8017ea4:	693b      	ldr	r3, [r7, #16]
 8017ea6:	33f0      	adds	r3, #240	@ 0xf0
 8017ea8:	697a      	ldr	r2, [r7, #20]
 8017eaa:	4619      	mov	r1, r3
 8017eac:	f000 fea4 	bl	8018bf8 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8017eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8017f30 <dhcp_rebind+0x128>)
 8017eb2:	6818      	ldr	r0, [r3, #0]
 8017eb4:	687b      	ldr	r3, [r7, #4]
 8017eb6:	9300      	str	r3, [sp, #0]
 8017eb8:	2343      	movs	r3, #67	@ 0x43
 8017eba:	4a1e      	ldr	r2, [pc, #120]	@ (8017f34 <dhcp_rebind+0x12c>)
 8017ebc:	6979      	ldr	r1, [r7, #20]
 8017ebe:	f7fe fbfb 	bl	80166b8 <udp_sendto_if>
 8017ec2:	4603      	mov	r3, r0
 8017ec4:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8017ec6:	6978      	ldr	r0, [r7, #20]
 8017ec8:	f7f7 fc90 	bl	800f7ec <pbuf_free>
 8017ecc:	e001      	b.n	8017ed2 <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8017ece:	23ff      	movs	r3, #255	@ 0xff
 8017ed0:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8017ed2:	69bb      	ldr	r3, [r7, #24]
 8017ed4:	799b      	ldrb	r3, [r3, #6]
 8017ed6:	2bff      	cmp	r3, #255	@ 0xff
 8017ed8:	d005      	beq.n	8017ee6 <dhcp_rebind+0xde>
    dhcp->tries++;
 8017eda:	69bb      	ldr	r3, [r7, #24]
 8017edc:	799b      	ldrb	r3, [r3, #6]
 8017ede:	3301      	adds	r3, #1
 8017ee0:	b2da      	uxtb	r2, r3
 8017ee2:	69bb      	ldr	r3, [r7, #24]
 8017ee4:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8017ee6:	69bb      	ldr	r3, [r7, #24]
 8017ee8:	799b      	ldrb	r3, [r3, #6]
 8017eea:	2b09      	cmp	r3, #9
 8017eec:	d809      	bhi.n	8017f02 <dhcp_rebind+0xfa>
 8017eee:	69bb      	ldr	r3, [r7, #24]
 8017ef0:	799b      	ldrb	r3, [r3, #6]
 8017ef2:	461a      	mov	r2, r3
 8017ef4:	0152      	lsls	r2, r2, #5
 8017ef6:	1ad2      	subs	r2, r2, r3
 8017ef8:	0092      	lsls	r2, r2, #2
 8017efa:	4413      	add	r3, r2
 8017efc:	00db      	lsls	r3, r3, #3
 8017efe:	b29b      	uxth	r3, r3
 8017f00:	e001      	b.n	8017f06 <dhcp_rebind+0xfe>
 8017f02:	f242 7310 	movw	r3, #10000	@ 0x2710
 8017f06:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8017f08:	89fb      	ldrh	r3, [r7, #14]
 8017f0a:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8017f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8017f38 <dhcp_rebind+0x130>)
 8017f10:	fb82 1203 	smull	r1, r2, r2, r3
 8017f14:	1152      	asrs	r2, r2, #5
 8017f16:	17db      	asrs	r3, r3, #31
 8017f18:	1ad3      	subs	r3, r2, r3
 8017f1a:	b29a      	uxth	r2, r3
 8017f1c:	69bb      	ldr	r3, [r7, #24]
 8017f1e:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8017f20:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8017f24:	4618      	mov	r0, r3
 8017f26:	3720      	adds	r7, #32
 8017f28:	46bd      	mov	sp, r7
 8017f2a:	bd80      	pop	{r7, pc}
 8017f2c:	20000030 	.word	0x20000030
 8017f30:	2000ada0 	.word	0x2000ada0
 8017f34:	08020e04 	.word	0x08020e04
 8017f38:	10624dd3 	.word	0x10624dd3

08017f3c <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 8017f3c:	b5b0      	push	{r4, r5, r7, lr}
 8017f3e:	b08a      	sub	sp, #40	@ 0x28
 8017f40:	af02      	add	r7, sp, #8
 8017f42:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8017f44:	687b      	ldr	r3, [r7, #4]
 8017f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017f48:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 8017f4a:	2103      	movs	r1, #3
 8017f4c:	69b8      	ldr	r0, [r7, #24]
 8017f4e:	f000 f94d 	bl	80181ec <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8017f52:	f107 030c 	add.w	r3, r7, #12
 8017f56:	2203      	movs	r2, #3
 8017f58:	69b9      	ldr	r1, [r7, #24]
 8017f5a:	6878      	ldr	r0, [r7, #4]
 8017f5c:	f000 fd88 	bl	8018a70 <dhcp_create_msg>
 8017f60:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8017f62:	697b      	ldr	r3, [r7, #20]
 8017f64:	2b00      	cmp	r3, #0
 8017f66:	d066      	beq.n	8018036 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8017f68:	697b      	ldr	r3, [r7, #20]
 8017f6a:	685b      	ldr	r3, [r3, #4]
 8017f6c:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8017f6e:	89b8      	ldrh	r0, [r7, #12]
 8017f70:	693b      	ldr	r3, [r7, #16]
 8017f72:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017f76:	2302      	movs	r3, #2
 8017f78:	2239      	movs	r2, #57	@ 0x39
 8017f7a:	f000 f951 	bl	8018220 <dhcp_option>
 8017f7e:	4603      	mov	r3, r0
 8017f80:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 8017f82:	89b8      	ldrh	r0, [r7, #12]
 8017f84:	693b      	ldr	r3, [r7, #16]
 8017f86:	33f0      	adds	r3, #240	@ 0xf0
 8017f88:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8017f8c:	4619      	mov	r1, r3
 8017f8e:	f000 f9a1 	bl	80182d4 <dhcp_option_short>
 8017f92:	4603      	mov	r3, r0
 8017f94:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8017f96:	89b8      	ldrh	r0, [r7, #12]
 8017f98:	693b      	ldr	r3, [r7, #16]
 8017f9a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017f9e:	2304      	movs	r3, #4
 8017fa0:	2232      	movs	r2, #50	@ 0x32
 8017fa2:	f000 f93d 	bl	8018220 <dhcp_option>
 8017fa6:	4603      	mov	r3, r0
 8017fa8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8017faa:	89bc      	ldrh	r4, [r7, #12]
 8017fac:	693b      	ldr	r3, [r7, #16]
 8017fae:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 8017fb2:	69bb      	ldr	r3, [r7, #24]
 8017fb4:	69db      	ldr	r3, [r3, #28]
 8017fb6:	4618      	mov	r0, r3
 8017fb8:	f7f5 fd6a 	bl	800da90 <lwip_htonl>
 8017fbc:	4603      	mov	r3, r0
 8017fbe:	461a      	mov	r2, r3
 8017fc0:	4629      	mov	r1, r5
 8017fc2:	4620      	mov	r0, r4
 8017fc4:	f000 f9b8 	bl	8018338 <dhcp_option_long>
 8017fc8:	4603      	mov	r3, r0
 8017fca:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8017fcc:	89b8      	ldrh	r0, [r7, #12]
 8017fce:	693b      	ldr	r3, [r7, #16]
 8017fd0:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017fd4:	2304      	movs	r3, #4
 8017fd6:	2237      	movs	r2, #55	@ 0x37
 8017fd8:	f000 f922 	bl	8018220 <dhcp_option>
 8017fdc:	4603      	mov	r3, r0
 8017fde:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017fe0:	2300      	movs	r3, #0
 8017fe2:	77bb      	strb	r3, [r7, #30]
 8017fe4:	e00e      	b.n	8018004 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8017fe6:	89b8      	ldrh	r0, [r7, #12]
 8017fe8:	693b      	ldr	r3, [r7, #16]
 8017fea:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8017fee:	7fbb      	ldrb	r3, [r7, #30]
 8017ff0:	4a28      	ldr	r2, [pc, #160]	@ (8018094 <dhcp_reboot+0x158>)
 8017ff2:	5cd3      	ldrb	r3, [r2, r3]
 8017ff4:	461a      	mov	r2, r3
 8017ff6:	f000 f947 	bl	8018288 <dhcp_option_byte>
 8017ffa:	4603      	mov	r3, r0
 8017ffc:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8017ffe:	7fbb      	ldrb	r3, [r7, #30]
 8018000:	3301      	adds	r3, #1
 8018002:	77bb      	strb	r3, [r7, #30]
 8018004:	7fbb      	ldrb	r3, [r7, #30]
 8018006:	2b03      	cmp	r3, #3
 8018008:	d9ed      	bls.n	8017fe6 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801800a:	89b8      	ldrh	r0, [r7, #12]
 801800c:	693b      	ldr	r3, [r7, #16]
 801800e:	33f0      	adds	r3, #240	@ 0xf0
 8018010:	697a      	ldr	r2, [r7, #20]
 8018012:	4619      	mov	r1, r3
 8018014:	f000 fdf0 	bl	8018bf8 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8018018:	4b1f      	ldr	r3, [pc, #124]	@ (8018098 <dhcp_reboot+0x15c>)
 801801a:	6818      	ldr	r0, [r3, #0]
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	9300      	str	r3, [sp, #0]
 8018020:	2343      	movs	r3, #67	@ 0x43
 8018022:	4a1e      	ldr	r2, [pc, #120]	@ (801809c <dhcp_reboot+0x160>)
 8018024:	6979      	ldr	r1, [r7, #20]
 8018026:	f7fe fb47 	bl	80166b8 <udp_sendto_if>
 801802a:	4603      	mov	r3, r0
 801802c:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801802e:	6978      	ldr	r0, [r7, #20]
 8018030:	f7f7 fbdc 	bl	800f7ec <pbuf_free>
 8018034:	e001      	b.n	801803a <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8018036:	23ff      	movs	r3, #255	@ 0xff
 8018038:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 801803a:	69bb      	ldr	r3, [r7, #24]
 801803c:	799b      	ldrb	r3, [r3, #6]
 801803e:	2bff      	cmp	r3, #255	@ 0xff
 8018040:	d005      	beq.n	801804e <dhcp_reboot+0x112>
    dhcp->tries++;
 8018042:	69bb      	ldr	r3, [r7, #24]
 8018044:	799b      	ldrb	r3, [r3, #6]
 8018046:	3301      	adds	r3, #1
 8018048:	b2da      	uxtb	r2, r3
 801804a:	69bb      	ldr	r3, [r7, #24]
 801804c:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801804e:	69bb      	ldr	r3, [r7, #24]
 8018050:	799b      	ldrb	r3, [r3, #6]
 8018052:	2b09      	cmp	r3, #9
 8018054:	d809      	bhi.n	801806a <dhcp_reboot+0x12e>
 8018056:	69bb      	ldr	r3, [r7, #24]
 8018058:	799b      	ldrb	r3, [r3, #6]
 801805a:	461a      	mov	r2, r3
 801805c:	0152      	lsls	r2, r2, #5
 801805e:	1ad2      	subs	r2, r2, r3
 8018060:	0092      	lsls	r2, r2, #2
 8018062:	4413      	add	r3, r2
 8018064:	00db      	lsls	r3, r3, #3
 8018066:	b29b      	uxth	r3, r3
 8018068:	e001      	b.n	801806e <dhcp_reboot+0x132>
 801806a:	f242 7310 	movw	r3, #10000	@ 0x2710
 801806e:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8018070:	89fb      	ldrh	r3, [r7, #14]
 8018072:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8018076:	4a0a      	ldr	r2, [pc, #40]	@ (80180a0 <dhcp_reboot+0x164>)
 8018078:	fb82 1203 	smull	r1, r2, r2, r3
 801807c:	1152      	asrs	r2, r2, #5
 801807e:	17db      	asrs	r3, r3, #31
 8018080:	1ad3      	subs	r3, r2, r3
 8018082:	b29a      	uxth	r2, r3
 8018084:	69bb      	ldr	r3, [r7, #24]
 8018086:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8018088:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801808c:	4618      	mov	r0, r3
 801808e:	3720      	adds	r7, #32
 8018090:	46bd      	mov	sp, r7
 8018092:	bdb0      	pop	{r4, r5, r7, pc}
 8018094:	20000030 	.word	0x20000030
 8018098:	2000ada0 	.word	0x2000ada0
 801809c:	08020e04 	.word	0x08020e04
 80180a0:	10624dd3 	.word	0x10624dd3

080180a4 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 80180a4:	b5b0      	push	{r4, r5, r7, lr}
 80180a6:	b08a      	sub	sp, #40	@ 0x28
 80180a8:	af02      	add	r7, sp, #8
 80180aa:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80180b0:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 80180b2:	69fb      	ldr	r3, [r7, #28]
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	f000 808f 	beq.w	80181d8 <dhcp_release_and_stop+0x134>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 80180ba:	69fb      	ldr	r3, [r7, #28]
 80180bc:	795b      	ldrb	r3, [r3, #5]
 80180be:	2b00      	cmp	r3, #0
 80180c0:	f000 808c 	beq.w	80181dc <dhcp_release_and_stop+0x138>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 80180c4:	69fb      	ldr	r3, [r7, #28]
 80180c6:	699b      	ldr	r3, [r3, #24]
 80180c8:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 80180ca:	69fb      	ldr	r3, [r7, #28]
 80180cc:	2200      	movs	r2, #0
 80180ce:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 80180d0:	69fb      	ldr	r3, [r7, #28]
 80180d2:	2200      	movs	r2, #0
 80180d4:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 80180d6:	69fb      	ldr	r3, [r7, #28]
 80180d8:	2200      	movs	r2, #0
 80180da:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 80180dc:	69fb      	ldr	r3, [r7, #28]
 80180de:	2200      	movs	r2, #0
 80180e0:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 80180e2:	69fb      	ldr	r3, [r7, #28]
 80180e4:	2200      	movs	r2, #0
 80180e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80180e8:	69fb      	ldr	r3, [r7, #28]
 80180ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80180ec:	69fb      	ldr	r3, [r7, #28]
 80180ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80180f0:	69fb      	ldr	r3, [r7, #28]
 80180f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80180f4:	69fb      	ldr	r3, [r7, #28]
 80180f6:	629a      	str	r2, [r3, #40]	@ 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 80180f8:	69fb      	ldr	r3, [r7, #28]
 80180fa:	2200      	movs	r2, #0
 80180fc:	829a      	strh	r2, [r3, #20]
 80180fe:	69fb      	ldr	r3, [r7, #28]
 8018100:	8a9a      	ldrh	r2, [r3, #20]
 8018102:	69fb      	ldr	r3, [r7, #28]
 8018104:	825a      	strh	r2, [r3, #18]
 8018106:	69fb      	ldr	r3, [r7, #28]
 8018108:	8a5a      	ldrh	r2, [r3, #18]
 801810a:	69fb      	ldr	r3, [r7, #28]
 801810c:	821a      	strh	r2, [r3, #16]
 801810e:	69fb      	ldr	r3, [r7, #28]
 8018110:	8a1a      	ldrh	r2, [r3, #16]
 8018112:	69fb      	ldr	r3, [r7, #28]
 8018114:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 8018116:	6878      	ldr	r0, [r7, #4]
 8018118:	f000 fd9c 	bl	8018c54 <dhcp_supplied_address>
 801811c:	4603      	mov	r3, r0
 801811e:	2b00      	cmp	r3, #0
 8018120:	d046      	beq.n	80181b0 <dhcp_release_and_stop+0x10c>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    dhcp_set_state(dhcp, DHCP_STATE_OFF);
 8018122:	2100      	movs	r1, #0
 8018124:	69f8      	ldr	r0, [r7, #28]
 8018126:	f000 f861 	bl	80181ec <dhcp_set_state>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801812a:	f107 030e 	add.w	r3, r7, #14
 801812e:	2207      	movs	r2, #7
 8018130:	69f9      	ldr	r1, [r7, #28]
 8018132:	6878      	ldr	r0, [r7, #4]
 8018134:	f000 fc9c 	bl	8018a70 <dhcp_create_msg>
 8018138:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 801813a:	69bb      	ldr	r3, [r7, #24]
 801813c:	2b00      	cmp	r3, #0
 801813e:	d030      	beq.n	80181a2 <dhcp_release_and_stop+0xfe>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018140:	69bb      	ldr	r3, [r7, #24]
 8018142:	685b      	ldr	r3, [r3, #4]
 8018144:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8018146:	89f8      	ldrh	r0, [r7, #14]
 8018148:	697b      	ldr	r3, [r7, #20]
 801814a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801814e:	2304      	movs	r3, #4
 8018150:	2236      	movs	r2, #54	@ 0x36
 8018152:	f000 f865 	bl	8018220 <dhcp_option>
 8018156:	4603      	mov	r3, r0
 8018158:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801815a:	89fc      	ldrh	r4, [r7, #14]
 801815c:	697b      	ldr	r3, [r7, #20]
 801815e:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 8018162:	693b      	ldr	r3, [r7, #16]
 8018164:	4618      	mov	r0, r3
 8018166:	f7f5 fc93 	bl	800da90 <lwip_htonl>
 801816a:	4603      	mov	r3, r0
 801816c:	461a      	mov	r2, r3
 801816e:	4629      	mov	r1, r5
 8018170:	4620      	mov	r0, r4
 8018172:	f000 f8e1 	bl	8018338 <dhcp_option_long>
 8018176:	4603      	mov	r3, r0
 8018178:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801817a:	89f8      	ldrh	r0, [r7, #14]
 801817c:	697b      	ldr	r3, [r7, #20]
 801817e:	33f0      	adds	r3, #240	@ 0xf0
 8018180:	69ba      	ldr	r2, [r7, #24]
 8018182:	4619      	mov	r1, r3
 8018184:	f000 fd38 	bl	8018bf8 <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8018188:	4b16      	ldr	r3, [pc, #88]	@ (80181e4 <dhcp_release_and_stop+0x140>)
 801818a:	6818      	ldr	r0, [r3, #0]
 801818c:	f107 0210 	add.w	r2, r7, #16
 8018190:	687b      	ldr	r3, [r7, #4]
 8018192:	9300      	str	r3, [sp, #0]
 8018194:	2343      	movs	r3, #67	@ 0x43
 8018196:	69b9      	ldr	r1, [r7, #24]
 8018198:	f7fe fa8e 	bl	80166b8 <udp_sendto_if>
      pbuf_free(p_out);
 801819c:	69b8      	ldr	r0, [r7, #24]
 801819e:	f7f7 fb25 	bl	800f7ec <pbuf_free>
      /* sending release failed, but that's not a problem since the correct behaviour of dhcp does not rely on release */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }

    /* remove IP address from interface (prevents routing from selecting this interface) */
    netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 80181a2:	4b11      	ldr	r3, [pc, #68]	@ (80181e8 <dhcp_release_and_stop+0x144>)
 80181a4:	4a10      	ldr	r2, [pc, #64]	@ (80181e8 <dhcp_release_and_stop+0x144>)
 80181a6:	4910      	ldr	r1, [pc, #64]	@ (80181e8 <dhcp_release_and_stop+0x144>)
 80181a8:	6878      	ldr	r0, [r7, #4]
 80181aa:	f7f6 fe85 	bl	800eeb8 <netif_set_addr>
 80181ae:	e003      	b.n	80181b8 <dhcp_release_and_stop+0x114>
  } else {
     dhcp_set_state(dhcp, DHCP_STATE_OFF);
 80181b0:	2100      	movs	r1, #0
 80181b2:	69f8      	ldr	r0, [r7, #28]
 80181b4:	f000 f81a 	bl	80181ec <dhcp_set_state>
  }

#if LWIP_DHCP_DOES_ACD_CHECK
  /* stop acd because we may be in checking state and the callback would trigger a bind */
  acd_remove(netif, &dhcp->acd);
 80181b8:	69fb      	ldr	r3, [r7, #28]
 80181ba:	3334      	adds	r3, #52	@ 0x34
 80181bc:	4619      	mov	r1, r3
 80181be:	6878      	ldr	r0, [r7, #4]
 80181c0:	f7fe fd16 	bl	8016bf0 <acd_remove>
#endif

  if (dhcp->pcb_allocated != 0) {
 80181c4:	69fb      	ldr	r3, [r7, #28]
 80181c6:	791b      	ldrb	r3, [r3, #4]
 80181c8:	2b00      	cmp	r3, #0
 80181ca:	d008      	beq.n	80181de <dhcp_release_and_stop+0x13a>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 80181cc:	f7fe ffc0 	bl	8017150 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 80181d0:	69fb      	ldr	r3, [r7, #28]
 80181d2:	2200      	movs	r2, #0
 80181d4:	711a      	strb	r2, [r3, #4]
 80181d6:	e002      	b.n	80181de <dhcp_release_and_stop+0x13a>
    return;
 80181d8:	bf00      	nop
 80181da:	e000      	b.n	80181de <dhcp_release_and_stop+0x13a>
    return;
 80181dc:	bf00      	nop
  }
}
 80181de:	3720      	adds	r7, #32
 80181e0:	46bd      	mov	sp, r7
 80181e2:	bdb0      	pop	{r4, r5, r7, pc}
 80181e4:	2000ada0 	.word	0x2000ada0
 80181e8:	08020e00 	.word	0x08020e00

080181ec <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 80181ec:	b480      	push	{r7}
 80181ee:	b083      	sub	sp, #12
 80181f0:	af00      	add	r7, sp, #0
 80181f2:	6078      	str	r0, [r7, #4]
 80181f4:	460b      	mov	r3, r1
 80181f6:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	795b      	ldrb	r3, [r3, #5]
 80181fc:	78fa      	ldrb	r2, [r7, #3]
 80181fe:	429a      	cmp	r2, r3
 8018200:	d008      	beq.n	8018214 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	78fa      	ldrb	r2, [r7, #3]
 8018206:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	2200      	movs	r2, #0
 801820c:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	2200      	movs	r2, #0
 8018212:	811a      	strh	r2, [r3, #8]
  }
}
 8018214:	bf00      	nop
 8018216:	370c      	adds	r7, #12
 8018218:	46bd      	mov	sp, r7
 801821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801821e:	4770      	bx	lr

08018220 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 8018220:	b580      	push	{r7, lr}
 8018222:	b082      	sub	sp, #8
 8018224:	af00      	add	r7, sp, #0
 8018226:	6039      	str	r1, [r7, #0]
 8018228:	4611      	mov	r1, r2
 801822a:	461a      	mov	r2, r3
 801822c:	4603      	mov	r3, r0
 801822e:	80fb      	strh	r3, [r7, #6]
 8018230:	460b      	mov	r3, r1
 8018232:	717b      	strb	r3, [r7, #5]
 8018234:	4613      	mov	r3, r2
 8018236:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8018238:	88fa      	ldrh	r2, [r7, #6]
 801823a:	793b      	ldrb	r3, [r7, #4]
 801823c:	4413      	add	r3, r2
 801823e:	3302      	adds	r3, #2
 8018240:	2b44      	cmp	r3, #68	@ 0x44
 8018242:	d906      	bls.n	8018252 <dhcp_option+0x32>
 8018244:	4b0d      	ldr	r3, [pc, #52]	@ (801827c <dhcp_option+0x5c>)
 8018246:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 801824a:	490d      	ldr	r1, [pc, #52]	@ (8018280 <dhcp_option+0x60>)
 801824c:	480d      	ldr	r0, [pc, #52]	@ (8018284 <dhcp_option+0x64>)
 801824e:	f003 fe77 	bl	801bf40 <iprintf>
  options[options_out_len++] = option_type;
 8018252:	88fb      	ldrh	r3, [r7, #6]
 8018254:	1c5a      	adds	r2, r3, #1
 8018256:	80fa      	strh	r2, [r7, #6]
 8018258:	461a      	mov	r2, r3
 801825a:	683b      	ldr	r3, [r7, #0]
 801825c:	4413      	add	r3, r2
 801825e:	797a      	ldrb	r2, [r7, #5]
 8018260:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 8018262:	88fb      	ldrh	r3, [r7, #6]
 8018264:	1c5a      	adds	r2, r3, #1
 8018266:	80fa      	strh	r2, [r7, #6]
 8018268:	461a      	mov	r2, r3
 801826a:	683b      	ldr	r3, [r7, #0]
 801826c:	4413      	add	r3, r2
 801826e:	793a      	ldrb	r2, [r7, #4]
 8018270:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8018272:	88fb      	ldrh	r3, [r7, #6]
}
 8018274:	4618      	mov	r0, r3
 8018276:	3708      	adds	r7, #8
 8018278:	46bd      	mov	sp, r7
 801827a:	bd80      	pop	{r7, pc}
 801827c:	08020318 	.word	0x08020318
 8018280:	08020434 	.word	0x08020434
 8018284:	08020358 	.word	0x08020358

08018288 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 8018288:	b580      	push	{r7, lr}
 801828a:	b082      	sub	sp, #8
 801828c:	af00      	add	r7, sp, #0
 801828e:	4603      	mov	r3, r0
 8018290:	6039      	str	r1, [r7, #0]
 8018292:	80fb      	strh	r3, [r7, #6]
 8018294:	4613      	mov	r3, r2
 8018296:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8018298:	88fb      	ldrh	r3, [r7, #6]
 801829a:	2b43      	cmp	r3, #67	@ 0x43
 801829c:	d906      	bls.n	80182ac <dhcp_option_byte+0x24>
 801829e:	4b0a      	ldr	r3, [pc, #40]	@ (80182c8 <dhcp_option_byte+0x40>)
 80182a0:	f240 52ac 	movw	r2, #1452	@ 0x5ac
 80182a4:	4909      	ldr	r1, [pc, #36]	@ (80182cc <dhcp_option_byte+0x44>)
 80182a6:	480a      	ldr	r0, [pc, #40]	@ (80182d0 <dhcp_option_byte+0x48>)
 80182a8:	f003 fe4a 	bl	801bf40 <iprintf>
  options[options_out_len++] = value;
 80182ac:	88fb      	ldrh	r3, [r7, #6]
 80182ae:	1c5a      	adds	r2, r3, #1
 80182b0:	80fa      	strh	r2, [r7, #6]
 80182b2:	461a      	mov	r2, r3
 80182b4:	683b      	ldr	r3, [r7, #0]
 80182b6:	4413      	add	r3, r2
 80182b8:	797a      	ldrb	r2, [r7, #5]
 80182ba:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80182bc:	88fb      	ldrh	r3, [r7, #6]
}
 80182be:	4618      	mov	r0, r3
 80182c0:	3708      	adds	r7, #8
 80182c2:	46bd      	mov	sp, r7
 80182c4:	bd80      	pop	{r7, pc}
 80182c6:	bf00      	nop
 80182c8:	08020318 	.word	0x08020318
 80182cc:	08020478 	.word	0x08020478
 80182d0:	08020358 	.word	0x08020358

080182d4 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 80182d4:	b580      	push	{r7, lr}
 80182d6:	b082      	sub	sp, #8
 80182d8:	af00      	add	r7, sp, #0
 80182da:	4603      	mov	r3, r0
 80182dc:	6039      	str	r1, [r7, #0]
 80182de:	80fb      	strh	r3, [r7, #6]
 80182e0:	4613      	mov	r3, r2
 80182e2:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 80182e4:	88fb      	ldrh	r3, [r7, #6]
 80182e6:	3302      	adds	r3, #2
 80182e8:	2b44      	cmp	r3, #68	@ 0x44
 80182ea:	d906      	bls.n	80182fa <dhcp_option_short+0x26>
 80182ec:	4b0f      	ldr	r3, [pc, #60]	@ (801832c <dhcp_option_short+0x58>)
 80182ee:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80182f2:	490f      	ldr	r1, [pc, #60]	@ (8018330 <dhcp_option_short+0x5c>)
 80182f4:	480f      	ldr	r0, [pc, #60]	@ (8018334 <dhcp_option_short+0x60>)
 80182f6:	f003 fe23 	bl	801bf40 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 80182fa:	88bb      	ldrh	r3, [r7, #4]
 80182fc:	0a1b      	lsrs	r3, r3, #8
 80182fe:	b29a      	uxth	r2, r3
 8018300:	88fb      	ldrh	r3, [r7, #6]
 8018302:	1c59      	adds	r1, r3, #1
 8018304:	80f9      	strh	r1, [r7, #6]
 8018306:	4619      	mov	r1, r3
 8018308:	683b      	ldr	r3, [r7, #0]
 801830a:	440b      	add	r3, r1
 801830c:	b2d2      	uxtb	r2, r2
 801830e:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8018310:	88fb      	ldrh	r3, [r7, #6]
 8018312:	1c5a      	adds	r2, r3, #1
 8018314:	80fa      	strh	r2, [r7, #6]
 8018316:	461a      	mov	r2, r3
 8018318:	683b      	ldr	r3, [r7, #0]
 801831a:	4413      	add	r3, r2
 801831c:	88ba      	ldrh	r2, [r7, #4]
 801831e:	b2d2      	uxtb	r2, r2
 8018320:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8018322:	88fb      	ldrh	r3, [r7, #6]
}
 8018324:	4618      	mov	r0, r3
 8018326:	3708      	adds	r7, #8
 8018328:	46bd      	mov	sp, r7
 801832a:	bd80      	pop	{r7, pc}
 801832c:	08020318 	.word	0x08020318
 8018330:	080204b0 	.word	0x080204b0
 8018334:	08020358 	.word	0x08020358

08018338 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8018338:	b580      	push	{r7, lr}
 801833a:	b084      	sub	sp, #16
 801833c:	af00      	add	r7, sp, #0
 801833e:	4603      	mov	r3, r0
 8018340:	60b9      	str	r1, [r7, #8]
 8018342:	607a      	str	r2, [r7, #4]
 8018344:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8018346:	89fb      	ldrh	r3, [r7, #14]
 8018348:	3304      	adds	r3, #4
 801834a:	2b44      	cmp	r3, #68	@ 0x44
 801834c:	d906      	bls.n	801835c <dhcp_option_long+0x24>
 801834e:	4b19      	ldr	r3, [pc, #100]	@ (80183b4 <dhcp_option_long+0x7c>)
 8018350:	f240 52bd 	movw	r2, #1469	@ 0x5bd
 8018354:	4918      	ldr	r1, [pc, #96]	@ (80183b8 <dhcp_option_long+0x80>)
 8018356:	4819      	ldr	r0, [pc, #100]	@ (80183bc <dhcp_option_long+0x84>)
 8018358:	f003 fdf2 	bl	801bf40 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801835c:	687b      	ldr	r3, [r7, #4]
 801835e:	0e1a      	lsrs	r2, r3, #24
 8018360:	89fb      	ldrh	r3, [r7, #14]
 8018362:	1c59      	adds	r1, r3, #1
 8018364:	81f9      	strh	r1, [r7, #14]
 8018366:	4619      	mov	r1, r3
 8018368:	68bb      	ldr	r3, [r7, #8]
 801836a:	440b      	add	r3, r1
 801836c:	b2d2      	uxtb	r2, r2
 801836e:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8018370:	687b      	ldr	r3, [r7, #4]
 8018372:	0c1a      	lsrs	r2, r3, #16
 8018374:	89fb      	ldrh	r3, [r7, #14]
 8018376:	1c59      	adds	r1, r3, #1
 8018378:	81f9      	strh	r1, [r7, #14]
 801837a:	4619      	mov	r1, r3
 801837c:	68bb      	ldr	r3, [r7, #8]
 801837e:	440b      	add	r3, r1
 8018380:	b2d2      	uxtb	r2, r2
 8018382:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	0a1a      	lsrs	r2, r3, #8
 8018388:	89fb      	ldrh	r3, [r7, #14]
 801838a:	1c59      	adds	r1, r3, #1
 801838c:	81f9      	strh	r1, [r7, #14]
 801838e:	4619      	mov	r1, r3
 8018390:	68bb      	ldr	r3, [r7, #8]
 8018392:	440b      	add	r3, r1
 8018394:	b2d2      	uxtb	r2, r2
 8018396:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8018398:	89fb      	ldrh	r3, [r7, #14]
 801839a:	1c5a      	adds	r2, r3, #1
 801839c:	81fa      	strh	r2, [r7, #14]
 801839e:	461a      	mov	r2, r3
 80183a0:	68bb      	ldr	r3, [r7, #8]
 80183a2:	4413      	add	r3, r2
 80183a4:	687a      	ldr	r2, [r7, #4]
 80183a6:	b2d2      	uxtb	r2, r2
 80183a8:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80183aa:	89fb      	ldrh	r3, [r7, #14]
}
 80183ac:	4618      	mov	r0, r3
 80183ae:	3710      	adds	r7, #16
 80183b0:	46bd      	mov	sp, r7
 80183b2:	bd80      	pop	{r7, pc}
 80183b4:	08020318 	.word	0x08020318
 80183b8:	080204ec 	.word	0x080204ec
 80183bc:	08020358 	.word	0x08020358

080183c0 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 80183c0:	b580      	push	{r7, lr}
 80183c2:	b090      	sub	sp, #64	@ 0x40
 80183c4:	af00      	add	r7, sp, #0
 80183c6:	6078      	str	r0, [r7, #4]
 80183c8:	6039      	str	r1, [r7, #0]
  u16_t offset_max;
  u16_t options_offset;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 80183ca:	2300      	movs	r3, #0
 80183cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int parse_sname_as_options = 0;
 80183ce:	2300      	movs	r3, #0
 80183d0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 80183d2:	220a      	movs	r2, #10
 80183d4:	2100      	movs	r1, #0
 80183d6:	48b6      	ldr	r0, [pc, #728]	@ (80186b0 <dhcp_parse_reply+0x2f0>)
 80183d8:	f003 ff5a 	bl	801c290 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 80183dc:	687b      	ldr	r3, [r7, #4]
 80183de:	895b      	ldrh	r3, [r3, #10]
 80183e0:	2b2b      	cmp	r3, #43	@ 0x2b
 80183e2:	d802      	bhi.n	80183ea <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 80183e4:	f06f 0301 	mvn.w	r3, #1
 80183e8:	e265      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 80183ea:	687b      	ldr	r3, [r7, #4]
 80183ec:	685b      	ldr	r3, [r3, #4]
 80183ee:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 80183f0:	23f0      	movs	r3, #240	@ 0xf0
 80183f2:	86fb      	strh	r3, [r7, #54]	@ 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 80183f4:	687b      	ldr	r3, [r7, #4]
 80183f6:	891b      	ldrh	r3, [r3, #8]
 80183f8:	86bb      	strh	r3, [r7, #52]	@ 0x34
again:
  q = p;
 80183fa:	687b      	ldr	r3, [r7, #4]
 80183fc:	633b      	str	r3, [r7, #48]	@ 0x30
  options_offset = options_idx;
 80183fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8018400:	82fb      	strh	r3, [r7, #22]
  while ((q != NULL) && (options_idx >= q->len)) {
 8018402:	e00c      	b.n	801841e <dhcp_parse_reply+0x5e>
    options_idx = (u16_t)(options_idx - q->len);
 8018404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018406:	895b      	ldrh	r3, [r3, #10]
 8018408:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801840a:	1ad3      	subs	r3, r2, r3
 801840c:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801840e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018410:	895b      	ldrh	r3, [r3, #10]
 8018412:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8018414:	1ad3      	subs	r3, r2, r3
 8018416:	86bb      	strh	r3, [r7, #52]	@ 0x34
    q = q->next;
 8018418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801841a:	681b      	ldr	r3, [r3, #0]
 801841c:	633b      	str	r3, [r7, #48]	@ 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801841e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018420:	2b00      	cmp	r3, #0
 8018422:	d004      	beq.n	801842e <dhcp_parse_reply+0x6e>
 8018424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018426:	895b      	ldrh	r3, [r3, #10]
 8018428:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801842a:	429a      	cmp	r2, r3
 801842c:	d2ea      	bcs.n	8018404 <dhcp_parse_reply+0x44>
  }
  if (q == NULL) {
 801842e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018430:	2b00      	cmp	r3, #0
 8018432:	d102      	bne.n	801843a <dhcp_parse_reply+0x7a>
    return ERR_BUF;
 8018434:	f06f 0301 	mvn.w	r3, #1
 8018438:	e23d      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
  }
  offset = options_idx;
 801843a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801843c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  offset_max = options_idx_max;
 801843e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018440:	873b      	strh	r3, [r7, #56]	@ 0x38
  options = (u8_t *)q->payload;
 8018442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018444:	685b      	ldr	r3, [r3, #4]
 8018446:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8018448:	e1f5      	b.n	8018836 <dhcp_parse_reply+0x476>
    u8_t op = options[offset];
 801844a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801844c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801844e:	4413      	add	r3, r2
 8018450:	781b      	ldrb	r3, [r3, #0]
 8018452:	757b      	strb	r3, [r7, #21]
    u8_t len;
    u8_t decode_len = 0;
 8018454:	2300      	movs	r3, #0
 8018456:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    int decode_idx = -1;
 801845a:	f04f 33ff 	mov.w	r3, #4294967295
 801845e:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 8018460:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018462:	3302      	adds	r3, #2
 8018464:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 8018466:	8bfa      	ldrh	r2, [r7, #30]
 8018468:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801846a:	429a      	cmp	r2, r3
 801846c:	d202      	bcs.n	8018474 <dhcp_parse_reply+0xb4>
      /* overflow */
      return ERR_BUF;
 801846e:	f06f 0301 	mvn.w	r3, #1
 8018472:	e220      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 8018474:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018476:	3301      	adds	r3, #1
 8018478:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801847a:	8952      	ldrh	r2, [r2, #10]
 801847c:	4293      	cmp	r3, r2
 801847e:	da07      	bge.n	8018490 <dhcp_parse_reply+0xd0>
      len = options[offset + 1];
 8018480:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018482:	3301      	adds	r3, #1
 8018484:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018486:	4413      	add	r3, r2
 8018488:	781b      	ldrb	r3, [r3, #0]
 801848a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801848e:	e00b      	b.n	80184a8 <dhcp_parse_reply+0xe8>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8018490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018492:	681b      	ldr	r3, [r3, #0]
 8018494:	2b00      	cmp	r3, #0
 8018496:	d004      	beq.n	80184a2 <dhcp_parse_reply+0xe2>
 8018498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801849a:	681b      	ldr	r3, [r3, #0]
 801849c:	685b      	ldr	r3, [r3, #4]
 801849e:	781b      	ldrb	r3, [r3, #0]
 80184a0:	e000      	b.n	80184a4 <dhcp_parse_reply+0xe4>
 80184a2:	2300      	movs	r3, #0
 80184a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F"\n", msg_offset, q->len)); */
    decode_len = len;
 80184a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80184ac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    switch (op) {
 80184b0:	7d7b      	ldrb	r3, [r7, #21]
 80184b2:	2b3b      	cmp	r3, #59	@ 0x3b
 80184b4:	f200 80fe 	bhi.w	80186b4 <dhcp_parse_reply+0x2f4>
 80184b8:	a201      	add	r2, pc, #4	@ (adr r2, 80184c0 <dhcp_parse_reply+0x100>)
 80184ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80184be:	bf00      	nop
 80184c0:	080185b1 	.word	0x080185b1
 80184c4:	080185c1 	.word	0x080185c1
 80184c8:	080186b5 	.word	0x080186b5
 80184cc:	080185d5 	.word	0x080185d5
 80184d0:	080186b5 	.word	0x080186b5
 80184d4:	080186b5 	.word	0x080186b5
 80184d8:	080185f3 	.word	0x080185f3
 80184dc:	080186b5 	.word	0x080186b5
 80184e0:	080186b5 	.word	0x080186b5
 80184e4:	080186b5 	.word	0x080186b5
 80184e8:	080186b5 	.word	0x080186b5
 80184ec:	080186b5 	.word	0x080186b5
 80184f0:	080186b5 	.word	0x080186b5
 80184f4:	080186b5 	.word	0x080186b5
 80184f8:	080186b5 	.word	0x080186b5
 80184fc:	080186b5 	.word	0x080186b5
 8018500:	080186b5 	.word	0x080186b5
 8018504:	080186b5 	.word	0x080186b5
 8018508:	080186b5 	.word	0x080186b5
 801850c:	080186b5 	.word	0x080186b5
 8018510:	080186b5 	.word	0x080186b5
 8018514:	080186b5 	.word	0x080186b5
 8018518:	080186b5 	.word	0x080186b5
 801851c:	080186b5 	.word	0x080186b5
 8018520:	080186b5 	.word	0x080186b5
 8018524:	080186b5 	.word	0x080186b5
 8018528:	080186b5 	.word	0x080186b5
 801852c:	080186b5 	.word	0x080186b5
 8018530:	080186b5 	.word	0x080186b5
 8018534:	080186b5 	.word	0x080186b5
 8018538:	080186b5 	.word	0x080186b5
 801853c:	080186b5 	.word	0x080186b5
 8018540:	080186b5 	.word	0x080186b5
 8018544:	080186b5 	.word	0x080186b5
 8018548:	080186b5 	.word	0x080186b5
 801854c:	080186b5 	.word	0x080186b5
 8018550:	080186b5 	.word	0x080186b5
 8018554:	080186b5 	.word	0x080186b5
 8018558:	080186b5 	.word	0x080186b5
 801855c:	080186b5 	.word	0x080186b5
 8018560:	080186b5 	.word	0x080186b5
 8018564:	080186b5 	.word	0x080186b5
 8018568:	080186b5 	.word	0x080186b5
 801856c:	080186b5 	.word	0x080186b5
 8018570:	080186b5 	.word	0x080186b5
 8018574:	080186b5 	.word	0x080186b5
 8018578:	080186b5 	.word	0x080186b5
 801857c:	080186b5 	.word	0x080186b5
 8018580:	080186b5 	.word	0x080186b5
 8018584:	080186b5 	.word	0x080186b5
 8018588:	080186b5 	.word	0x080186b5
 801858c:	0801862d 	.word	0x0801862d
 8018590:	08018641 	.word	0x08018641
 8018594:	08018661 	.word	0x08018661
 8018598:	08018675 	.word	0x08018675
 801859c:	080186b5 	.word	0x080186b5
 80185a0:	080186b5 	.word	0x080186b5
 80185a4:	080186b5 	.word	0x080186b5
 80185a8:	08018689 	.word	0x08018689
 80185ac:	0801869d 	.word	0x0801869d
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 80185b0:	2300      	movs	r3, #0
 80185b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80185b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80185ba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        /* will be increased below */
        break;
 80185be:	e07d      	b.n	80186bc <dhcp_parse_reply+0x2fc>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_DHCP_INPUT_ERROR("len == 4", len == 4, return ERR_VAL;);
 80185c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80185c4:	2b04      	cmp	r3, #4
 80185c6:	d002      	beq.n	80185ce <dhcp_parse_reply+0x20e>
 80185c8:	f06f 0305 	mvn.w	r3, #5
 80185cc:	e173      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 80185ce:	2306      	movs	r3, #6
 80185d0:	623b      	str	r3, [r7, #32]
        break;
 80185d2:	e073      	b.n	80186bc <dhcp_parse_reply+0x2fc>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 80185d4:	2304      	movs	r3, #4
 80185d6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        LWIP_DHCP_INPUT_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 80185da:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80185de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80185e2:	429a      	cmp	r2, r3
 80185e4:	d202      	bcs.n	80185ec <dhcp_parse_reply+0x22c>
 80185e6:	f06f 0305 	mvn.w	r3, #5
 80185ea:	e164      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 80185ec:	2307      	movs	r3, #7
 80185ee:	623b      	str	r3, [r7, #32]
        break;
 80185f0:	e064      	b.n	80186bc <dhcp_parse_reply+0x2fc>
#if LWIP_DHCP_PROVIDE_DNS_SERVERS
      case (DHCP_OPTION_DNS_SERVER):
        /* special case: there might be more than one server */
        LWIP_DHCP_INPUT_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 80185f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80185f6:	f003 0303 	and.w	r3, r3, #3
 80185fa:	b2db      	uxtb	r3, r3
 80185fc:	2b00      	cmp	r3, #0
 80185fe:	d002      	beq.n	8018606 <dhcp_parse_reply+0x246>
 8018600:	f06f 0305 	mvn.w	r3, #5
 8018604:	e157      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        /* limit number of DNS servers */
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 8018606:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801860a:	2b08      	cmp	r3, #8
 801860c:	bf28      	it	cs
 801860e:	2308      	movcs	r3, #8
 8018610:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        LWIP_DHCP_INPUT_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8018614:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8018618:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801861c:	429a      	cmp	r2, r3
 801861e:	d202      	bcs.n	8018626 <dhcp_parse_reply+0x266>
 8018620:	f06f 0305 	mvn.w	r3, #5
 8018624:	e147      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 8018626:	2308      	movs	r3, #8
 8018628:	623b      	str	r3, [r7, #32]
        break;
 801862a:	e047      	b.n	80186bc <dhcp_parse_reply+0x2fc>
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_DHCP_INPUT_ERROR("len == 4", len == 4, return ERR_VAL;);
 801862c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018630:	2b04      	cmp	r3, #4
 8018632:	d002      	beq.n	801863a <dhcp_parse_reply+0x27a>
 8018634:	f06f 0305 	mvn.w	r3, #5
 8018638:	e13d      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801863a:	2303      	movs	r3, #3
 801863c:	623b      	str	r3, [r7, #32]
        break;
 801863e:	e03d      	b.n	80186bc <dhcp_parse_reply+0x2fc>
        LWIP_DHCP_INPUT_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_DHCP_INPUT_ERROR("len == 1", len == 1, return ERR_VAL;);
 8018640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018644:	2b01      	cmp	r3, #1
 8018646:	d002      	beq.n	801864e <dhcp_parse_reply+0x28e>
 8018648:	f06f 0305 	mvn.w	r3, #5
 801864c:	e133      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_DHCP_INPUT_ERROR("overload in file/sname", options_offset == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801864e:	8afb      	ldrh	r3, [r7, #22]
 8018650:	2bf0      	cmp	r3, #240	@ 0xf0
 8018652:	d002      	beq.n	801865a <dhcp_parse_reply+0x29a>
 8018654:	f06f 0305 	mvn.w	r3, #5
 8018658:	e12d      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801865a:	2300      	movs	r3, #0
 801865c:	623b      	str	r3, [r7, #32]
        break;
 801865e:	e02d      	b.n	80186bc <dhcp_parse_reply+0x2fc>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_DHCP_INPUT_ERROR("len == 1", len == 1, return ERR_VAL;);
 8018660:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018664:	2b01      	cmp	r3, #1
 8018666:	d002      	beq.n	801866e <dhcp_parse_reply+0x2ae>
 8018668:	f06f 0305 	mvn.w	r3, #5
 801866c:	e123      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801866e:	2301      	movs	r3, #1
 8018670:	623b      	str	r3, [r7, #32]
        break;
 8018672:	e023      	b.n	80186bc <dhcp_parse_reply+0x2fc>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_DHCP_INPUT_ERROR("len == 4", len == 4, return ERR_VAL;);
 8018674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018678:	2b04      	cmp	r3, #4
 801867a:	d002      	beq.n	8018682 <dhcp_parse_reply+0x2c2>
 801867c:	f06f 0305 	mvn.w	r3, #5
 8018680:	e119      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 8018682:	2302      	movs	r3, #2
 8018684:	623b      	str	r3, [r7, #32]
        break;
 8018686:	e019      	b.n	80186bc <dhcp_parse_reply+0x2fc>
      case (DHCP_OPTION_T1):
        LWIP_DHCP_INPUT_ERROR("len == 4", len == 4, return ERR_VAL;);
 8018688:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801868c:	2b04      	cmp	r3, #4
 801868e:	d002      	beq.n	8018696 <dhcp_parse_reply+0x2d6>
 8018690:	f06f 0305 	mvn.w	r3, #5
 8018694:	e10f      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_T1;
 8018696:	2304      	movs	r3, #4
 8018698:	623b      	str	r3, [r7, #32]
        break;
 801869a:	e00f      	b.n	80186bc <dhcp_parse_reply+0x2fc>
      case (DHCP_OPTION_T2):
        LWIP_DHCP_INPUT_ERROR("len == 4", len == 4, return ERR_VAL;);
 801869c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80186a0:	2b04      	cmp	r3, #4
 80186a2:	d002      	beq.n	80186aa <dhcp_parse_reply+0x2ea>
 80186a4:	f06f 0305 	mvn.w	r3, #5
 80186a8:	e105      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        decode_idx = DHCP_OPTION_IDX_T2;
 80186aa:	2305      	movs	r3, #5
 80186ac:	623b      	str	r3, [r7, #32]
        break;
 80186ae:	e005      	b.n	80186bc <dhcp_parse_reply+0x2fc>
 80186b0:	2000ad94 	.word	0x2000ad94
      default:
        decode_len = 0;
 80186b4:	2300      	movs	r3, #0
 80186b6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 80186ba:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 80186bc:	7d7b      	ldrb	r3, [r7, #21]
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d103      	bne.n	80186ca <dhcp_parse_reply+0x30a>
      offset++;
 80186c2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80186c4:	3301      	adds	r3, #1
 80186c6:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80186c8:	e092      	b.n	80187f0 <dhcp_parse_reply+0x430>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 80186ca:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80186cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80186d0:	4413      	add	r3, r2
 80186d2:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 80186d6:	4293      	cmp	r3, r2
 80186d8:	dd02      	ble.n	80186e0 <dhcp_parse_reply+0x320>
        /* overflow */
        return ERR_BUF;
 80186da:	f06f 0301 	mvn.w	r3, #1
 80186de:	e0ea      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
      }
      offset = (u16_t)(offset + len + 2);
 80186e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80186e4:	b29a      	uxth	r2, r3
 80186e6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80186e8:	4413      	add	r3, r2
 80186ea:	b29b      	uxth	r3, r3
 80186ec:	3302      	adds	r3, #2
 80186ee:	877b      	strh	r3, [r7, #58]	@ 0x3a
      if (decode_len > 0) {
 80186f0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80186f4:	2b00      	cmp	r3, #0
 80186f6:	d07b      	beq.n	80187f0 <dhcp_parse_reply+0x430>
        u32_t value = 0;
 80186f8:	2300      	movs	r3, #0
 80186fa:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 80186fc:	6a3b      	ldr	r3, [r7, #32]
 80186fe:	2b00      	cmp	r3, #0
 8018700:	db02      	blt.n	8018708 <dhcp_parse_reply+0x348>
 8018702:	6a3b      	ldr	r3, [r7, #32]
 8018704:	2b09      	cmp	r3, #9
 8018706:	dd06      	ble.n	8018716 <dhcp_parse_reply+0x356>
 8018708:	4b6d      	ldr	r3, [pc, #436]	@ (80188c0 <dhcp_parse_reply+0x500>)
 801870a:	f44f 62d0 	mov.w	r2, #1664	@ 0x680
 801870e:	496d      	ldr	r1, [pc, #436]	@ (80188c4 <dhcp_parse_reply+0x504>)
 8018710:	486d      	ldr	r0, [pc, #436]	@ (80188c8 <dhcp_parse_reply+0x508>)
 8018712:	f003 fc15 	bl	801bf40 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 8018716:	4a6d      	ldr	r2, [pc, #436]	@ (80188cc <dhcp_parse_reply+0x50c>)
 8018718:	6a3b      	ldr	r3, [r7, #32]
 801871a:	4413      	add	r3, r2
 801871c:	781b      	ldrb	r3, [r3, #0]
 801871e:	2b00      	cmp	r3, #0
 8018720:	d166      	bne.n	80187f0 <dhcp_parse_reply+0x430>
          copy_len = LWIP_MIN(decode_len, 4);
 8018722:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018726:	2b04      	cmp	r3, #4
 8018728:	bf28      	it	cs
 801872a:	2304      	movcs	r3, #4
 801872c:	b2db      	uxtb	r3, r3
 801872e:	827b      	strh	r3, [r7, #18]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8018730:	8bfb      	ldrh	r3, [r7, #30]
 8018732:	8a7a      	ldrh	r2, [r7, #18]
 8018734:	f107 0108 	add.w	r1, r7, #8
 8018738:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801873a:	f7f7 fa61 	bl	800fc00 <pbuf_copy_partial>
 801873e:	4603      	mov	r3, r0
 8018740:	461a      	mov	r2, r3
 8018742:	8a7b      	ldrh	r3, [r7, #18]
 8018744:	4293      	cmp	r3, r2
 8018746:	d002      	beq.n	801874e <dhcp_parse_reply+0x38e>
            return ERR_BUF;
 8018748:	f06f 0301 	mvn.w	r3, #1
 801874c:	e0b3      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
          }
          if (decode_len > 4) {
 801874e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018752:	2b04      	cmp	r3, #4
 8018754:	d92c      	bls.n	80187b0 <dhcp_parse_reply+0x3f0>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_DHCP_INPUT_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 8018756:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801875a:	f003 0303 	and.w	r3, r3, #3
 801875e:	b2db      	uxtb	r3, r3
 8018760:	2b00      	cmp	r3, #0
 8018762:	d002      	beq.n	801876a <dhcp_parse_reply+0x3aa>
 8018764:	f06f 0305 	mvn.w	r3, #5
 8018768:	e0a5      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
            dhcp_got_option(dhcp, decode_idx);
 801876a:	4a58      	ldr	r2, [pc, #352]	@ (80188cc <dhcp_parse_reply+0x50c>)
 801876c:	6a3b      	ldr	r3, [r7, #32]
 801876e:	4413      	add	r3, r2
 8018770:	2201      	movs	r2, #1
 8018772:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8018774:	68bb      	ldr	r3, [r7, #8]
 8018776:	4618      	mov	r0, r3
 8018778:	f7f5 f98a 	bl	800da90 <lwip_htonl>
 801877c:	4602      	mov	r2, r0
 801877e:	4954      	ldr	r1, [pc, #336]	@ (80188d0 <dhcp_parse_reply+0x510>)
 8018780:	6a3b      	ldr	r3, [r7, #32]
 8018782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 8018786:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801878a:	3b04      	subs	r3, #4
 801878c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 8018790:	8bfb      	ldrh	r3, [r7, #30]
 8018792:	3304      	adds	r3, #4
 8018794:	823b      	strh	r3, [r7, #16]
            if (next_val_offset < val_offset) {
 8018796:	8a3a      	ldrh	r2, [r7, #16]
 8018798:	8bfb      	ldrh	r3, [r7, #30]
 801879a:	429a      	cmp	r2, r3
 801879c:	d202      	bcs.n	80187a4 <dhcp_parse_reply+0x3e4>
              /* overflow */
              return ERR_BUF;
 801879e:	f06f 0301 	mvn.w	r3, #1
 80187a2:	e088      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
            }
            val_offset = next_val_offset;
 80187a4:	8a3b      	ldrh	r3, [r7, #16]
 80187a6:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 80187a8:	6a3b      	ldr	r3, [r7, #32]
 80187aa:	3301      	adds	r3, #1
 80187ac:	623b      	str	r3, [r7, #32]
            goto decode_next;
 80187ae:	e7a5      	b.n	80186fc <dhcp_parse_reply+0x33c>
          } else if (decode_len == 4) {
 80187b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80187b4:	2b04      	cmp	r3, #4
 80187b6:	d106      	bne.n	80187c6 <dhcp_parse_reply+0x406>
            value = lwip_ntohl(value);
 80187b8:	68bb      	ldr	r3, [r7, #8]
 80187ba:	4618      	mov	r0, r3
 80187bc:	f7f5 f968 	bl	800da90 <lwip_htonl>
 80187c0:	4603      	mov	r3, r0
 80187c2:	60bb      	str	r3, [r7, #8]
 80187c4:	e00a      	b.n	80187dc <dhcp_parse_reply+0x41c>
          } else {
            LWIP_DHCP_INPUT_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 80187c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80187ca:	2b01      	cmp	r3, #1
 80187cc:	d002      	beq.n	80187d4 <dhcp_parse_reply+0x414>
 80187ce:	f06f 0305 	mvn.w	r3, #5
 80187d2:	e070      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
            value = ((u8_t *)&value)[0];
 80187d4:	f107 0308 	add.w	r3, r7, #8
 80187d8:	781b      	ldrb	r3, [r3, #0]
 80187da:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 80187dc:	4a3b      	ldr	r2, [pc, #236]	@ (80188cc <dhcp_parse_reply+0x50c>)
 80187de:	6a3b      	ldr	r3, [r7, #32]
 80187e0:	4413      	add	r3, r2
 80187e2:	2201      	movs	r2, #1
 80187e4:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 80187e6:	68ba      	ldr	r2, [r7, #8]
 80187e8:	4939      	ldr	r1, [pc, #228]	@ (80188d0 <dhcp_parse_reply+0x510>)
 80187ea:	6a3b      	ldr	r3, [r7, #32]
 80187ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 80187f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187f2:	895b      	ldrh	r3, [r3, #10]
 80187f4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80187f6:	429a      	cmp	r2, r3
 80187f8:	d31d      	bcc.n	8018836 <dhcp_parse_reply+0x476>
      offset = (u16_t)(offset - q->len);
 80187fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187fc:	895b      	ldrh	r3, [r3, #10]
 80187fe:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018800:	1ad3      	subs	r3, r2, r3
 8018802:	877b      	strh	r3, [r7, #58]	@ 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 8018804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018806:	895b      	ldrh	r3, [r3, #10]
 8018808:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 801880a:	1ad3      	subs	r3, r2, r3
 801880c:	873b      	strh	r3, [r7, #56]	@ 0x38
      if (offset < offset_max) {
 801880e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018810:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8018812:	429a      	cmp	r2, r3
 8018814:	d20c      	bcs.n	8018830 <dhcp_parse_reply+0x470>
        q = q->next;
 8018816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018818:	681b      	ldr	r3, [r3, #0]
 801881a:	633b      	str	r3, [r7, #48]	@ 0x30
        LWIP_DHCP_INPUT_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801881c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801881e:	2b00      	cmp	r3, #0
 8018820:	d102      	bne.n	8018828 <dhcp_parse_reply+0x468>
 8018822:	f06f 0305 	mvn.w	r3, #5
 8018826:	e046      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
        options = (u8_t *)q->payload;
 8018828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801882a:	685b      	ldr	r3, [r3, #4]
 801882c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801882e:	e002      	b.n	8018836 <dhcp_parse_reply+0x476>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 8018830:	f06f 0301 	mvn.w	r3, #1
 8018834:	e03f      	b.n	80188b6 <dhcp_parse_reply+0x4f6>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8018836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018838:	2b00      	cmp	r3, #0
 801883a:	d00a      	beq.n	8018852 <dhcp_parse_reply+0x492>
 801883c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801883e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8018840:	429a      	cmp	r2, r3
 8018842:	d206      	bcs.n	8018852 <dhcp_parse_reply+0x492>
 8018844:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018846:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018848:	4413      	add	r3, r2
 801884a:	781b      	ldrb	r3, [r3, #0]
 801884c:	2bff      	cmp	r3, #255	@ 0xff
 801884e:	f47f adfc 	bne.w	801844a <dhcp_parse_reply+0x8a>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8018852:	4b1e      	ldr	r3, [pc, #120]	@ (80188cc <dhcp_parse_reply+0x50c>)
 8018854:	781b      	ldrb	r3, [r3, #0]
 8018856:	2b00      	cmp	r3, #0
 8018858:	d018      	beq.n	801888c <dhcp_parse_reply+0x4cc>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801885a:	4b1d      	ldr	r3, [pc, #116]	@ (80188d0 <dhcp_parse_reply+0x510>)
 801885c:	681b      	ldr	r3, [r3, #0]
 801885e:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8018860:	4b1a      	ldr	r3, [pc, #104]	@ (80188cc <dhcp_parse_reply+0x50c>)
 8018862:	2200      	movs	r2, #0
 8018864:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8018866:	68fb      	ldr	r3, [r7, #12]
 8018868:	2b01      	cmp	r3, #1
 801886a:	d102      	bne.n	8018872 <dhcp_parse_reply+0x4b2>
      parse_file_as_options = 1;
 801886c:	2301      	movs	r3, #1
 801886e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018870:	e00c      	b.n	801888c <dhcp_parse_reply+0x4cc>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8018872:	68fb      	ldr	r3, [r7, #12]
 8018874:	2b02      	cmp	r3, #2
 8018876:	d102      	bne.n	801887e <dhcp_parse_reply+0x4be>
      parse_sname_as_options = 1;
 8018878:	2301      	movs	r3, #1
 801887a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801887c:	e006      	b.n	801888c <dhcp_parse_reply+0x4cc>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801887e:	68fb      	ldr	r3, [r7, #12]
 8018880:	2b03      	cmp	r3, #3
 8018882:	d103      	bne.n	801888c <dhcp_parse_reply+0x4cc>
      parse_sname_as_options = 1;
 8018884:	2301      	movs	r3, #1
 8018886:	62bb      	str	r3, [r7, #40]	@ 0x28
      parse_file_as_options = 1;
 8018888:	2301      	movs	r3, #1
 801888a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 801888c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801888e:	2b00      	cmp	r3, #0
 8018890:	d006      	beq.n	80188a0 <dhcp_parse_reply+0x4e0>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 8018892:	2300      	movs	r3, #0
 8018894:	62fb      	str	r3, [r7, #44]	@ 0x2c
    options_idx = DHCP_FILE_OFS;
 8018896:	236c      	movs	r3, #108	@ 0x6c
 8018898:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801889a:	23ec      	movs	r3, #236	@ 0xec
 801889c:	86bb      	strh	r3, [r7, #52]	@ 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 801889e:	e5ac      	b.n	80183fa <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 80188a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	d006      	beq.n	80188b4 <dhcp_parse_reply+0x4f4>
    parse_sname_as_options = 0;
 80188a6:	2300      	movs	r3, #0
 80188a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    options_idx = DHCP_SNAME_OFS;
 80188aa:	232c      	movs	r3, #44	@ 0x2c
 80188ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 80188ae:	236c      	movs	r3, #108	@ 0x6c
 80188b0:	86bb      	strh	r3, [r7, #52]	@ 0x34
    goto again;
 80188b2:	e5a2      	b.n	80183fa <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */
  return ERR_OK;
 80188b4:	2300      	movs	r3, #0
}
 80188b6:	4618      	mov	r0, r3
 80188b8:	3740      	adds	r7, #64	@ 0x40
 80188ba:	46bd      	mov	sp, r7
 80188bc:	bd80      	pop	{r7, pc}
 80188be:	bf00      	nop
 80188c0:	08020318 	.word	0x08020318
 80188c4:	08020528 	.word	0x08020528
 80188c8:	08020358 	.word	0x08020358
 80188cc:	2000ad94 	.word	0x2000ad94
 80188d0:	2000ad6c 	.word	0x2000ad6c

080188d4 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80188d4:	b580      	push	{r7, lr}
 80188d6:	b08a      	sub	sp, #40	@ 0x28
 80188d8:	af00      	add	r7, sp, #0
 80188da:	60f8      	str	r0, [r7, #12]
 80188dc:	60b9      	str	r1, [r7, #8]
 80188de:	607a      	str	r2, [r7, #4]
 80188e0:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 80188e2:	4b60      	ldr	r3, [pc, #384]	@ (8018a64 <dhcp_recv+0x190>)
 80188e4:	685b      	ldr	r3, [r3, #4]
 80188e6:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80188e8:	6a3b      	ldr	r3, [r7, #32]
 80188ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80188ec:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 80188ee:	687b      	ldr	r3, [r7, #4]
 80188f0:	685b      	ldr	r3, [r3, #4]
 80188f2:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 80188f4:	69fb      	ldr	r3, [r7, #28]
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	f000 809d 	beq.w	8018a36 <dhcp_recv+0x162>
 80188fc:	69fb      	ldr	r3, [r7, #28]
 80188fe:	791b      	ldrb	r3, [r3, #4]
 8018900:	2b00      	cmp	r3, #0
 8018902:	f000 8098 	beq.w	8018a36 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 8018906:	687b      	ldr	r3, [r7, #4]
 8018908:	895b      	ldrh	r3, [r3, #10]
 801890a:	2b2b      	cmp	r3, #43	@ 0x2b
 801890c:	f240 8095 	bls.w	8018a3a <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 8018910:	69bb      	ldr	r3, [r7, #24]
 8018912:	781b      	ldrb	r3, [r3, #0]
 8018914:	2b02      	cmp	r3, #2
 8018916:	f040 8092 	bne.w	8018a3e <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801891a:	2300      	movs	r3, #0
 801891c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018920:	e012      	b.n	8018948 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8018922:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018926:	6a3a      	ldr	r2, [r7, #32]
 8018928:	4413      	add	r3, r2
 801892a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801892e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018932:	69b9      	ldr	r1, [r7, #24]
 8018934:	440b      	add	r3, r1
 8018936:	7f1b      	ldrb	r3, [r3, #28]
 8018938:	429a      	cmp	r2, r3
 801893a:	f040 8082 	bne.w	8018a42 <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801893e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018942:	3301      	adds	r3, #1
 8018944:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018948:	6a3b      	ldr	r3, [r7, #32]
 801894a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801894e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8018952:	429a      	cmp	r2, r3
 8018954:	d203      	bcs.n	801895e <dhcp_recv+0x8a>
 8018956:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801895a:	2b05      	cmp	r3, #5
 801895c:	d9e1      	bls.n	8018922 <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801895e:	69bb      	ldr	r3, [r7, #24]
 8018960:	685b      	ldr	r3, [r3, #4]
 8018962:	4618      	mov	r0, r3
 8018964:	f7f5 f894 	bl	800da90 <lwip_htonl>
 8018968:	4602      	mov	r2, r0
 801896a:	69fb      	ldr	r3, [r7, #28]
 801896c:	681b      	ldr	r3, [r3, #0]
 801896e:	429a      	cmp	r2, r3
 8018970:	d169      	bne.n	8018a46 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 8018972:	69f9      	ldr	r1, [r7, #28]
 8018974:	6878      	ldr	r0, [r7, #4]
 8018976:	f7ff fd23 	bl	80183c0 <dhcp_parse_reply>
 801897a:	4603      	mov	r3, r0
 801897c:	2b00      	cmp	r3, #0
 801897e:	d164      	bne.n	8018a4a <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 8018980:	4b39      	ldr	r3, [pc, #228]	@ (8018a68 <dhcp_recv+0x194>)
 8018982:	785b      	ldrb	r3, [r3, #1]
 8018984:	2b00      	cmp	r3, #0
 8018986:	d062      	beq.n	8018a4e <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 8018988:	687b      	ldr	r3, [r7, #4]
 801898a:	685b      	ldr	r3, [r3, #4]
 801898c:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801898e:	4b37      	ldr	r3, [pc, #220]	@ (8018a6c <dhcp_recv+0x198>)
 8018990:	685b      	ldr	r3, [r3, #4]
 8018992:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 8018994:	7cfb      	ldrb	r3, [r7, #19]
 8018996:	2b05      	cmp	r3, #5
 8018998:	d12a      	bne.n	80189f0 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state or just reconnected to the network? */
    if ((dhcp->state == DHCP_STATE_REQUESTING) ||
 801899a:	69fb      	ldr	r3, [r7, #28]
 801899c:	795b      	ldrb	r3, [r3, #5]
 801899e:	2b01      	cmp	r3, #1
 80189a0:	d003      	beq.n	80189aa <dhcp_recv+0xd6>
        (dhcp->state == DHCP_STATE_REBOOTING)) {
 80189a2:	69fb      	ldr	r3, [r7, #28]
 80189a4:	795b      	ldrb	r3, [r3, #5]
    if ((dhcp->state == DHCP_STATE_REQUESTING) ||
 80189a6:	2b03      	cmp	r3, #3
 80189a8:	d112      	bne.n	80189d0 <dhcp_recv+0xfc>
      dhcp_handle_ack(netif, msg_in);
 80189aa:	6979      	ldr	r1, [r7, #20]
 80189ac:	6a38      	ldr	r0, [r7, #32]
 80189ae:	f7fe feab 	bl	8017708 <dhcp_handle_ack>
#if LWIP_DHCP_DOES_ACD_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 80189b2:	6a3b      	ldr	r3, [r7, #32]
 80189b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80189b8:	f003 0308 	and.w	r3, r3, #8
 80189bc:	2b00      	cmp	r3, #0
 80189be:	d003      	beq.n	80189c8 <dhcp_recv+0xf4>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 80189c0:	6a38      	ldr	r0, [r7, #32]
 80189c2:	f7fe fc5d 	bl	8017280 <dhcp_check>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 80189c6:	e045      	b.n	8018a54 <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 80189c8:	6a38      	ldr	r0, [r7, #32]
 80189ca:	f7ff f8cf 	bl	8017b6c <dhcp_bind>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 80189ce:	e041      	b.n	8018a54 <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address and using it? */
    else if ((dhcp->state == DHCP_STATE_REBINDING) ||
 80189d0:	69fb      	ldr	r3, [r7, #28]
 80189d2:	795b      	ldrb	r3, [r3, #5]
 80189d4:	2b04      	cmp	r3, #4
 80189d6:	d003      	beq.n	80189e0 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 80189d8:	69fb      	ldr	r3, [r7, #28]
 80189da:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBINDING) ||
 80189dc:	2b05      	cmp	r3, #5
 80189de:	d139      	bne.n	8018a54 <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 80189e0:	6979      	ldr	r1, [r7, #20]
 80189e2:	6a38      	ldr	r0, [r7, #32]
 80189e4:	f7fe fe90 	bl	8017708 <dhcp_handle_ack>
      dhcp_bind(netif);
 80189e8:	6a38      	ldr	r0, [r7, #32]
 80189ea:	f7ff f8bf 	bl	8017b6c <dhcp_bind>
 80189ee:	e031      	b.n	8018a54 <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 80189f0:	7cfb      	ldrb	r3, [r7, #19]
 80189f2:	2b06      	cmp	r3, #6
 80189f4:	d113      	bne.n	8018a1e <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 80189f6:	69fb      	ldr	r3, [r7, #28]
 80189f8:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 80189fa:	2b03      	cmp	r3, #3
 80189fc:	d00b      	beq.n	8018a16 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 80189fe:	69fb      	ldr	r3, [r7, #28]
 8018a00:	795b      	ldrb	r3, [r3, #5]
 8018a02:	2b01      	cmp	r3, #1
 8018a04:	d007      	beq.n	8018a16 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8018a06:	69fb      	ldr	r3, [r7, #28]
 8018a08:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8018a0a:	2b04      	cmp	r3, #4
 8018a0c:	d003      	beq.n	8018a16 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8018a0e:	69fb      	ldr	r3, [r7, #28]
 8018a10:	795b      	ldrb	r3, [r3, #5]
 8018a12:	2b05      	cmp	r3, #5
 8018a14:	d103      	bne.n	8018a1e <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 8018a16:	6a38      	ldr	r0, [r7, #32]
 8018a18:	f7fe fbc6 	bl	80171a8 <dhcp_handle_nak>
 8018a1c:	e01a      	b.n	8018a54 <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 8018a1e:	7cfb      	ldrb	r3, [r7, #19]
 8018a20:	2b02      	cmp	r3, #2
 8018a22:	d116      	bne.n	8018a52 <dhcp_recv+0x17e>
 8018a24:	69fb      	ldr	r3, [r7, #28]
 8018a26:	795b      	ldrb	r3, [r3, #5]
 8018a28:	2b06      	cmp	r3, #6
 8018a2a:	d112      	bne.n	8018a52 <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 8018a2c:	6979      	ldr	r1, [r7, #20]
 8018a2e:	6a38      	ldr	r0, [r7, #32]
 8018a30:	f7fe fc3e 	bl	80172b0 <dhcp_handle_offer>
 8018a34:	e00e      	b.n	8018a54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8018a36:	bf00      	nop
 8018a38:	e00c      	b.n	8018a54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8018a3a:	bf00      	nop
 8018a3c:	e00a      	b.n	8018a54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8018a3e:	bf00      	nop
 8018a40:	e008      	b.n	8018a54 <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 8018a42:	bf00      	nop
 8018a44:	e006      	b.n	8018a54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8018a46:	bf00      	nop
 8018a48:	e004      	b.n	8018a54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8018a4a:	bf00      	nop
 8018a4c:	e002      	b.n	8018a54 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8018a4e:	bf00      	nop
 8018a50:	e000      	b.n	8018a54 <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 8018a52:	bf00      	nop
  pbuf_free(p);
 8018a54:	6878      	ldr	r0, [r7, #4]
 8018a56:	f7f6 fec9 	bl	800f7ec <pbuf_free>
}
 8018a5a:	bf00      	nop
 8018a5c:	3728      	adds	r7, #40	@ 0x28
 8018a5e:	46bd      	mov	sp, r7
 8018a60:	bd80      	pop	{r7, pc}
 8018a62:	bf00      	nop
 8018a64:	20003fa4 	.word	0x20003fa4
 8018a68:	2000ad94 	.word	0x2000ad94
 8018a6c:	2000ad6c 	.word	0x2000ad6c

08018a70 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8018a70:	b580      	push	{r7, lr}
 8018a72:	b088      	sub	sp, #32
 8018a74:	af00      	add	r7, sp, #0
 8018a76:	60f8      	str	r0, [r7, #12]
 8018a78:	60b9      	str	r1, [r7, #8]
 8018a7a:	603b      	str	r3, [r7, #0]
 8018a7c:	4613      	mov	r3, r2
 8018a7e:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8018a80:	68fb      	ldr	r3, [r7, #12]
 8018a82:	2b00      	cmp	r3, #0
 8018a84:	d101      	bne.n	8018a8a <dhcp_create_msg+0x1a>
 8018a86:	2300      	movs	r3, #0
 8018a88:	e0aa      	b.n	8018be0 <dhcp_create_msg+0x170>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8018a8a:	68bb      	ldr	r3, [r7, #8]
 8018a8c:	2b00      	cmp	r3, #0
 8018a8e:	d101      	bne.n	8018a94 <dhcp_create_msg+0x24>
 8018a90:	2300      	movs	r3, #0
 8018a92:	e0a5      	b.n	8018be0 <dhcp_create_msg+0x170>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 8018a94:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018a98:	f44f 719a 	mov.w	r1, #308	@ 0x134
 8018a9c:	2036      	movs	r0, #54	@ 0x36
 8018a9e:	f7f6 fbbf 	bl	800f220 <pbuf_alloc>
 8018aa2:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 8018aa4:	69bb      	ldr	r3, [r7, #24]
 8018aa6:	2b00      	cmp	r3, #0
 8018aa8:	d101      	bne.n	8018aae <dhcp_create_msg+0x3e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 8018aaa:	2300      	movs	r3, #0
 8018aac:	e098      	b.n	8018be0 <dhcp_create_msg+0x170>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8018aae:	69bb      	ldr	r3, [r7, #24]
 8018ab0:	895b      	ldrh	r3, [r3, #10]
 8018ab2:	f5b3 7f9a 	cmp.w	r3, #308	@ 0x134
 8018ab6:	d206      	bcs.n	8018ac6 <dhcp_create_msg+0x56>
 8018ab8:	4b4b      	ldr	r3, [pc, #300]	@ (8018be8 <dhcp_create_msg+0x178>)
 8018aba:	f240 727a 	movw	r2, #1914	@ 0x77a
 8018abe:	494b      	ldr	r1, [pc, #300]	@ (8018bec <dhcp_create_msg+0x17c>)
 8018ac0:	484b      	ldr	r0, [pc, #300]	@ (8018bf0 <dhcp_create_msg+0x180>)
 8018ac2:	f003 fa3d 	bl	801bf40 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8018ac6:	79fb      	ldrb	r3, [r7, #7]
 8018ac8:	2b03      	cmp	r3, #3
 8018aca:	d103      	bne.n	8018ad4 <dhcp_create_msg+0x64>
 8018acc:	68bb      	ldr	r3, [r7, #8]
 8018ace:	795b      	ldrb	r3, [r3, #5]
 8018ad0:	2b03      	cmp	r3, #3
 8018ad2:	d10d      	bne.n	8018af0 <dhcp_create_msg+0x80>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8018ad4:	68bb      	ldr	r3, [r7, #8]
 8018ad6:	799b      	ldrb	r3, [r3, #6]
 8018ad8:	2b00      	cmp	r3, #0
 8018ada:	d105      	bne.n	8018ae8 <dhcp_create_msg+0x78>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 8018adc:	f002 fcd8 	bl	801b490 <rand>
 8018ae0:	4603      	mov	r3, r0
 8018ae2:	461a      	mov	r2, r3
 8018ae4:	4b43      	ldr	r3, [pc, #268]	@ (8018bf4 <dhcp_create_msg+0x184>)
 8018ae6:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8018ae8:	4b42      	ldr	r3, [pc, #264]	@ (8018bf4 <dhcp_create_msg+0x184>)
 8018aea:	681a      	ldr	r2, [r3, #0]
 8018aec:	68bb      	ldr	r3, [r7, #8]
 8018aee:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 8018af0:	69bb      	ldr	r3, [r7, #24]
 8018af2:	685b      	ldr	r3, [r3, #4]
 8018af4:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8018af6:	f44f 729a 	mov.w	r2, #308	@ 0x134
 8018afa:	2100      	movs	r1, #0
 8018afc:	6978      	ldr	r0, [r7, #20]
 8018afe:	f003 fbc7 	bl	801c290 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 8018b02:	697b      	ldr	r3, [r7, #20]
 8018b04:	2201      	movs	r2, #1
 8018b06:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8018b08:	697b      	ldr	r3, [r7, #20]
 8018b0a:	2201      	movs	r2, #1
 8018b0c:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 8018b0e:	68fb      	ldr	r3, [r7, #12]
 8018b10:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 8018b14:	697b      	ldr	r3, [r7, #20]
 8018b16:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 8018b18:	68bb      	ldr	r3, [r7, #8]
 8018b1a:	681b      	ldr	r3, [r3, #0]
 8018b1c:	4618      	mov	r0, r3
 8018b1e:	f7f4 ffb7 	bl	800da90 <lwip_htonl>
 8018b22:	4602      	mov	r2, r0
 8018b24:	697b      	ldr	r3, [r7, #20]
 8018b26:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8018b28:	79fb      	ldrb	r3, [r7, #7]
 8018b2a:	2b08      	cmp	r3, #8
 8018b2c:	d010      	beq.n	8018b50 <dhcp_create_msg+0xe0>
 8018b2e:	79fb      	ldrb	r3, [r7, #7]
 8018b30:	2b04      	cmp	r3, #4
 8018b32:	d00d      	beq.n	8018b50 <dhcp_create_msg+0xe0>
 8018b34:	79fb      	ldrb	r3, [r7, #7]
 8018b36:	2b07      	cmp	r3, #7
 8018b38:	d00a      	beq.n	8018b50 <dhcp_create_msg+0xe0>
 8018b3a:	79fb      	ldrb	r3, [r7, #7]
 8018b3c:	2b03      	cmp	r3, #3
 8018b3e:	d10c      	bne.n	8018b5a <dhcp_create_msg+0xea>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8018b40:	68bb      	ldr	r3, [r7, #8]
 8018b42:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8018b44:	2b05      	cmp	r3, #5
 8018b46:	d003      	beq.n	8018b50 <dhcp_create_msg+0xe0>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8018b48:	68bb      	ldr	r3, [r7, #8]
 8018b4a:	795b      	ldrb	r3, [r3, #5]
 8018b4c:	2b04      	cmp	r3, #4
 8018b4e:	d104      	bne.n	8018b5a <dhcp_create_msg+0xea>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 8018b50:	68fb      	ldr	r3, [r7, #12]
 8018b52:	3304      	adds	r3, #4
 8018b54:	681a      	ldr	r2, [r3, #0]
 8018b56:	697b      	ldr	r3, [r7, #20]
 8018b58:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8018b5a:	2300      	movs	r3, #0
 8018b5c:	83fb      	strh	r3, [r7, #30]
 8018b5e:	e00c      	b.n	8018b7a <dhcp_create_msg+0x10a>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 8018b60:	8bfa      	ldrh	r2, [r7, #30]
 8018b62:	8bfb      	ldrh	r3, [r7, #30]
 8018b64:	68f9      	ldr	r1, [r7, #12]
 8018b66:	440a      	add	r2, r1
 8018b68:	f892 102e 	ldrb.w	r1, [r2, #46]	@ 0x2e
 8018b6c:	697a      	ldr	r2, [r7, #20]
 8018b6e:	4413      	add	r3, r2
 8018b70:	460a      	mov	r2, r1
 8018b72:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8018b74:	8bfb      	ldrh	r3, [r7, #30]
 8018b76:	3301      	adds	r3, #1
 8018b78:	83fb      	strh	r3, [r7, #30]
 8018b7a:	8bfb      	ldrh	r3, [r7, #30]
 8018b7c:	2b05      	cmp	r3, #5
 8018b7e:	d9ef      	bls.n	8018b60 <dhcp_create_msg+0xf0>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8018b80:	697b      	ldr	r3, [r7, #20]
 8018b82:	2200      	movs	r2, #0
 8018b84:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 8018b88:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 8018b8c:	2200      	movs	r2, #0
 8018b8e:	f062 027d 	orn	r2, r2, #125	@ 0x7d
 8018b92:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8018b96:	2200      	movs	r2, #0
 8018b98:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8018b9c:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
 8018ba0:	2200      	movs	r2, #0
 8018ba2:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 8018ba6:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 8018baa:	697b      	ldr	r3, [r7, #20]
 8018bac:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018bb0:	2301      	movs	r3, #1
 8018bb2:	2235      	movs	r2, #53	@ 0x35
 8018bb4:	2000      	movs	r0, #0
 8018bb6:	f7ff fb33 	bl	8018220 <dhcp_option>
 8018bba:	4603      	mov	r3, r0
 8018bbc:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 8018bbe:	697b      	ldr	r3, [r7, #20]
 8018bc0:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018bc4:	79fa      	ldrb	r2, [r7, #7]
 8018bc6:	8a7b      	ldrh	r3, [r7, #18]
 8018bc8:	4618      	mov	r0, r3
 8018bca:	f7ff fb5d 	bl	8018288 <dhcp_option_byte>
 8018bce:	4603      	mov	r3, r0
 8018bd0:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 8018bd2:	683b      	ldr	r3, [r7, #0]
 8018bd4:	2b00      	cmp	r3, #0
 8018bd6:	d002      	beq.n	8018bde <dhcp_create_msg+0x16e>
    *options_out_len = options_out_len_loc;
 8018bd8:	683b      	ldr	r3, [r7, #0]
 8018bda:	8a7a      	ldrh	r2, [r7, #18]
 8018bdc:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 8018bde:	69bb      	ldr	r3, [r7, #24]
}
 8018be0:	4618      	mov	r0, r3
 8018be2:	3720      	adds	r7, #32
 8018be4:	46bd      	mov	sp, r7
 8018be6:	bd80      	pop	{r7, pc}
 8018be8:	08020318 	.word	0x08020318
 8018bec:	0802053c 	.word	0x0802053c
 8018bf0:	08020358 	.word	0x08020358
 8018bf4:	2000ada8 	.word	0x2000ada8

08018bf8 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 8018bf8:	b580      	push	{r7, lr}
 8018bfa:	b084      	sub	sp, #16
 8018bfc:	af00      	add	r7, sp, #0
 8018bfe:	4603      	mov	r3, r0
 8018c00:	60b9      	str	r1, [r7, #8]
 8018c02:	607a      	str	r2, [r7, #4]
 8018c04:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 8018c06:	89fb      	ldrh	r3, [r7, #14]
 8018c08:	1c5a      	adds	r2, r3, #1
 8018c0a:	81fa      	strh	r2, [r7, #14]
 8018c0c:	461a      	mov	r2, r3
 8018c0e:	68bb      	ldr	r3, [r7, #8]
 8018c10:	4413      	add	r3, r2
 8018c12:	22ff      	movs	r2, #255	@ 0xff
 8018c14:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8018c16:	e007      	b.n	8018c28 <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8018c18:	89fb      	ldrh	r3, [r7, #14]
 8018c1a:	1c5a      	adds	r2, r3, #1
 8018c1c:	81fa      	strh	r2, [r7, #14]
 8018c1e:	461a      	mov	r2, r3
 8018c20:	68bb      	ldr	r3, [r7, #8]
 8018c22:	4413      	add	r3, r2
 8018c24:	2200      	movs	r2, #0
 8018c26:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8018c28:	89fb      	ldrh	r3, [r7, #14]
 8018c2a:	2b43      	cmp	r3, #67	@ 0x43
 8018c2c:	d904      	bls.n	8018c38 <dhcp_option_trailer+0x40>
 8018c2e:	89fb      	ldrh	r3, [r7, #14]
 8018c30:	f003 0303 	and.w	r3, r3, #3
 8018c34:	2b00      	cmp	r3, #0
 8018c36:	d002      	beq.n	8018c3e <dhcp_option_trailer+0x46>
 8018c38:	89fb      	ldrh	r3, [r7, #14]
 8018c3a:	2b43      	cmp	r3, #67	@ 0x43
 8018c3c:	d9ec      	bls.n	8018c18 <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8018c3e:	89fb      	ldrh	r3, [r7, #14]
 8018c40:	33f0      	adds	r3, #240	@ 0xf0
 8018c42:	b29b      	uxth	r3, r3
 8018c44:	4619      	mov	r1, r3
 8018c46:	6878      	ldr	r0, [r7, #4]
 8018c48:	f7f6 fc48 	bl	800f4dc <pbuf_realloc>
}
 8018c4c:	bf00      	nop
 8018c4e:	3710      	adds	r7, #16
 8018c50:	46bd      	mov	sp, r7
 8018c52:	bd80      	pop	{r7, pc}

08018c54 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 8018c54:	b480      	push	{r7}
 8018c56:	b085      	sub	sp, #20
 8018c58:	af00      	add	r7, sp, #0
 8018c5a:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 8018c5c:	687b      	ldr	r3, [r7, #4]
 8018c5e:	2b00      	cmp	r3, #0
 8018c60:	d017      	beq.n	8018c92 <dhcp_supplied_address+0x3e>
 8018c62:	687b      	ldr	r3, [r7, #4]
 8018c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c66:	2b00      	cmp	r3, #0
 8018c68:	d013      	beq.n	8018c92 <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8018c6a:	687b      	ldr	r3, [r7, #4]
 8018c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c6e:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8018c70:	68fb      	ldr	r3, [r7, #12]
 8018c72:	795b      	ldrb	r3, [r3, #5]
 8018c74:	2b0a      	cmp	r3, #10
 8018c76:	d007      	beq.n	8018c88 <dhcp_supplied_address+0x34>
 8018c78:	68fb      	ldr	r3, [r7, #12]
 8018c7a:	795b      	ldrb	r3, [r3, #5]
 8018c7c:	2b05      	cmp	r3, #5
 8018c7e:	d003      	beq.n	8018c88 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 8018c80:	68fb      	ldr	r3, [r7, #12]
 8018c82:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8018c84:	2b04      	cmp	r3, #4
 8018c86:	d101      	bne.n	8018c8c <dhcp_supplied_address+0x38>
 8018c88:	2301      	movs	r3, #1
 8018c8a:	e000      	b.n	8018c8e <dhcp_supplied_address+0x3a>
 8018c8c:	2300      	movs	r3, #0
 8018c8e:	b2db      	uxtb	r3, r3
 8018c90:	e000      	b.n	8018c94 <dhcp_supplied_address+0x40>
  }
  return 0;
 8018c92:	2300      	movs	r3, #0
}
 8018c94:	4618      	mov	r0, r3
 8018c96:	3714      	adds	r7, #20
 8018c98:	46bd      	mov	sp, r7
 8018c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c9e:	4770      	bx	lr

08018ca0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8018ca0:	b580      	push	{r7, lr}
 8018ca2:	b082      	sub	sp, #8
 8018ca4:	af00      	add	r7, sp, #0
 8018ca6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8018ca8:	4915      	ldr	r1, [pc, #84]	@ (8018d00 <etharp_free_entry+0x60>)
 8018caa:	687a      	ldr	r2, [r7, #4]
 8018cac:	4613      	mov	r3, r2
 8018cae:	005b      	lsls	r3, r3, #1
 8018cb0:	4413      	add	r3, r2
 8018cb2:	00db      	lsls	r3, r3, #3
 8018cb4:	440b      	add	r3, r1
 8018cb6:	681b      	ldr	r3, [r3, #0]
 8018cb8:	2b00      	cmp	r3, #0
 8018cba:	d013      	beq.n	8018ce4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8018cbc:	4910      	ldr	r1, [pc, #64]	@ (8018d00 <etharp_free_entry+0x60>)
 8018cbe:	687a      	ldr	r2, [r7, #4]
 8018cc0:	4613      	mov	r3, r2
 8018cc2:	005b      	lsls	r3, r3, #1
 8018cc4:	4413      	add	r3, r2
 8018cc6:	00db      	lsls	r3, r3, #3
 8018cc8:	440b      	add	r3, r1
 8018cca:	681b      	ldr	r3, [r3, #0]
 8018ccc:	4618      	mov	r0, r3
 8018cce:	f7f6 fd8d 	bl	800f7ec <pbuf_free>
    arp_table[i].q = NULL;
 8018cd2:	490b      	ldr	r1, [pc, #44]	@ (8018d00 <etharp_free_entry+0x60>)
 8018cd4:	687a      	ldr	r2, [r7, #4]
 8018cd6:	4613      	mov	r3, r2
 8018cd8:	005b      	lsls	r3, r3, #1
 8018cda:	4413      	add	r3, r2
 8018cdc:	00db      	lsls	r3, r3, #3
 8018cde:	440b      	add	r3, r1
 8018ce0:	2200      	movs	r2, #0
 8018ce2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8018ce4:	4906      	ldr	r1, [pc, #24]	@ (8018d00 <etharp_free_entry+0x60>)
 8018ce6:	687a      	ldr	r2, [r7, #4]
 8018ce8:	4613      	mov	r3, r2
 8018cea:	005b      	lsls	r3, r3, #1
 8018cec:	4413      	add	r3, r2
 8018cee:	00db      	lsls	r3, r3, #3
 8018cf0:	440b      	add	r3, r1
 8018cf2:	3314      	adds	r3, #20
 8018cf4:	2200      	movs	r2, #0
 8018cf6:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8018cf8:	bf00      	nop
 8018cfa:	3708      	adds	r7, #8
 8018cfc:	46bd      	mov	sp, r7
 8018cfe:	bd80      	pop	{r7, pc}
 8018d00:	2000adac 	.word	0x2000adac

08018d04 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8018d04:	b580      	push	{r7, lr}
 8018d06:	b082      	sub	sp, #8
 8018d08:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018d0a:	2300      	movs	r3, #0
 8018d0c:	607b      	str	r3, [r7, #4]
 8018d0e:	e096      	b.n	8018e3e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8018d10:	494f      	ldr	r1, [pc, #316]	@ (8018e50 <etharp_tmr+0x14c>)
 8018d12:	687a      	ldr	r2, [r7, #4]
 8018d14:	4613      	mov	r3, r2
 8018d16:	005b      	lsls	r3, r3, #1
 8018d18:	4413      	add	r3, r2
 8018d1a:	00db      	lsls	r3, r3, #3
 8018d1c:	440b      	add	r3, r1
 8018d1e:	3314      	adds	r3, #20
 8018d20:	781b      	ldrb	r3, [r3, #0]
 8018d22:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8018d24:	78fb      	ldrb	r3, [r7, #3]
 8018d26:	2b00      	cmp	r3, #0
 8018d28:	f000 8086 	beq.w	8018e38 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8018d2c:	4948      	ldr	r1, [pc, #288]	@ (8018e50 <etharp_tmr+0x14c>)
 8018d2e:	687a      	ldr	r2, [r7, #4]
 8018d30:	4613      	mov	r3, r2
 8018d32:	005b      	lsls	r3, r3, #1
 8018d34:	4413      	add	r3, r2
 8018d36:	00db      	lsls	r3, r3, #3
 8018d38:	440b      	add	r3, r1
 8018d3a:	3312      	adds	r3, #18
 8018d3c:	881b      	ldrh	r3, [r3, #0]
 8018d3e:	3301      	adds	r3, #1
 8018d40:	b298      	uxth	r0, r3
 8018d42:	4943      	ldr	r1, [pc, #268]	@ (8018e50 <etharp_tmr+0x14c>)
 8018d44:	687a      	ldr	r2, [r7, #4]
 8018d46:	4613      	mov	r3, r2
 8018d48:	005b      	lsls	r3, r3, #1
 8018d4a:	4413      	add	r3, r2
 8018d4c:	00db      	lsls	r3, r3, #3
 8018d4e:	440b      	add	r3, r1
 8018d50:	3312      	adds	r3, #18
 8018d52:	4602      	mov	r2, r0
 8018d54:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018d56:	493e      	ldr	r1, [pc, #248]	@ (8018e50 <etharp_tmr+0x14c>)
 8018d58:	687a      	ldr	r2, [r7, #4]
 8018d5a:	4613      	mov	r3, r2
 8018d5c:	005b      	lsls	r3, r3, #1
 8018d5e:	4413      	add	r3, r2
 8018d60:	00db      	lsls	r3, r3, #3
 8018d62:	440b      	add	r3, r1
 8018d64:	3312      	adds	r3, #18
 8018d66:	881b      	ldrh	r3, [r3, #0]
 8018d68:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8018d6c:	d215      	bcs.n	8018d9a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018d6e:	4938      	ldr	r1, [pc, #224]	@ (8018e50 <etharp_tmr+0x14c>)
 8018d70:	687a      	ldr	r2, [r7, #4]
 8018d72:	4613      	mov	r3, r2
 8018d74:	005b      	lsls	r3, r3, #1
 8018d76:	4413      	add	r3, r2
 8018d78:	00db      	lsls	r3, r3, #3
 8018d7a:	440b      	add	r3, r1
 8018d7c:	3314      	adds	r3, #20
 8018d7e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018d80:	2b01      	cmp	r3, #1
 8018d82:	d10e      	bne.n	8018da2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8018d84:	4932      	ldr	r1, [pc, #200]	@ (8018e50 <etharp_tmr+0x14c>)
 8018d86:	687a      	ldr	r2, [r7, #4]
 8018d88:	4613      	mov	r3, r2
 8018d8a:	005b      	lsls	r3, r3, #1
 8018d8c:	4413      	add	r3, r2
 8018d8e:	00db      	lsls	r3, r3, #3
 8018d90:	440b      	add	r3, r1
 8018d92:	3312      	adds	r3, #18
 8018d94:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018d96:	2b04      	cmp	r3, #4
 8018d98:	d903      	bls.n	8018da2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8018d9a:	6878      	ldr	r0, [r7, #4]
 8018d9c:	f7ff ff80 	bl	8018ca0 <etharp_free_entry>
 8018da0:	e04a      	b.n	8018e38 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8018da2:	492b      	ldr	r1, [pc, #172]	@ (8018e50 <etharp_tmr+0x14c>)
 8018da4:	687a      	ldr	r2, [r7, #4]
 8018da6:	4613      	mov	r3, r2
 8018da8:	005b      	lsls	r3, r3, #1
 8018daa:	4413      	add	r3, r2
 8018dac:	00db      	lsls	r3, r3, #3
 8018dae:	440b      	add	r3, r1
 8018db0:	3314      	adds	r3, #20
 8018db2:	781b      	ldrb	r3, [r3, #0]
 8018db4:	2b03      	cmp	r3, #3
 8018db6:	d10a      	bne.n	8018dce <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8018db8:	4925      	ldr	r1, [pc, #148]	@ (8018e50 <etharp_tmr+0x14c>)
 8018dba:	687a      	ldr	r2, [r7, #4]
 8018dbc:	4613      	mov	r3, r2
 8018dbe:	005b      	lsls	r3, r3, #1
 8018dc0:	4413      	add	r3, r2
 8018dc2:	00db      	lsls	r3, r3, #3
 8018dc4:	440b      	add	r3, r1
 8018dc6:	3314      	adds	r3, #20
 8018dc8:	2204      	movs	r2, #4
 8018dca:	701a      	strb	r2, [r3, #0]
 8018dcc:	e034      	b.n	8018e38 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8018dce:	4920      	ldr	r1, [pc, #128]	@ (8018e50 <etharp_tmr+0x14c>)
 8018dd0:	687a      	ldr	r2, [r7, #4]
 8018dd2:	4613      	mov	r3, r2
 8018dd4:	005b      	lsls	r3, r3, #1
 8018dd6:	4413      	add	r3, r2
 8018dd8:	00db      	lsls	r3, r3, #3
 8018dda:	440b      	add	r3, r1
 8018ddc:	3314      	adds	r3, #20
 8018dde:	781b      	ldrb	r3, [r3, #0]
 8018de0:	2b04      	cmp	r3, #4
 8018de2:	d10a      	bne.n	8018dfa <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8018de4:	491a      	ldr	r1, [pc, #104]	@ (8018e50 <etharp_tmr+0x14c>)
 8018de6:	687a      	ldr	r2, [r7, #4]
 8018de8:	4613      	mov	r3, r2
 8018dea:	005b      	lsls	r3, r3, #1
 8018dec:	4413      	add	r3, r2
 8018dee:	00db      	lsls	r3, r3, #3
 8018df0:	440b      	add	r3, r1
 8018df2:	3314      	adds	r3, #20
 8018df4:	2202      	movs	r2, #2
 8018df6:	701a      	strb	r2, [r3, #0]
 8018df8:	e01e      	b.n	8018e38 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8018dfa:	4915      	ldr	r1, [pc, #84]	@ (8018e50 <etharp_tmr+0x14c>)
 8018dfc:	687a      	ldr	r2, [r7, #4]
 8018dfe:	4613      	mov	r3, r2
 8018e00:	005b      	lsls	r3, r3, #1
 8018e02:	4413      	add	r3, r2
 8018e04:	00db      	lsls	r3, r3, #3
 8018e06:	440b      	add	r3, r1
 8018e08:	3314      	adds	r3, #20
 8018e0a:	781b      	ldrb	r3, [r3, #0]
 8018e0c:	2b01      	cmp	r3, #1
 8018e0e:	d113      	bne.n	8018e38 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8018e10:	490f      	ldr	r1, [pc, #60]	@ (8018e50 <etharp_tmr+0x14c>)
 8018e12:	687a      	ldr	r2, [r7, #4]
 8018e14:	4613      	mov	r3, r2
 8018e16:	005b      	lsls	r3, r3, #1
 8018e18:	4413      	add	r3, r2
 8018e1a:	00db      	lsls	r3, r3, #3
 8018e1c:	440b      	add	r3, r1
 8018e1e:	3308      	adds	r3, #8
 8018e20:	6818      	ldr	r0, [r3, #0]
 8018e22:	687a      	ldr	r2, [r7, #4]
 8018e24:	4613      	mov	r3, r2
 8018e26:	005b      	lsls	r3, r3, #1
 8018e28:	4413      	add	r3, r2
 8018e2a:	00db      	lsls	r3, r3, #3
 8018e2c:	4a08      	ldr	r2, [pc, #32]	@ (8018e50 <etharp_tmr+0x14c>)
 8018e2e:	4413      	add	r3, r2
 8018e30:	3304      	adds	r3, #4
 8018e32:	4619      	mov	r1, r3
 8018e34:	f000 fe90 	bl	8019b58 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018e38:	687b      	ldr	r3, [r7, #4]
 8018e3a:	3301      	adds	r3, #1
 8018e3c:	607b      	str	r3, [r7, #4]
 8018e3e:	687b      	ldr	r3, [r7, #4]
 8018e40:	2b09      	cmp	r3, #9
 8018e42:	f77f af65 	ble.w	8018d10 <etharp_tmr+0xc>
      }
    }
  }
}
 8018e46:	bf00      	nop
 8018e48:	bf00      	nop
 8018e4a:	3708      	adds	r7, #8
 8018e4c:	46bd      	mov	sp, r7
 8018e4e:	bd80      	pop	{r7, pc}
 8018e50:	2000adac 	.word	0x2000adac

08018e54 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8018e54:	b580      	push	{r7, lr}
 8018e56:	b08a      	sub	sp, #40	@ 0x28
 8018e58:	af00      	add	r7, sp, #0
 8018e5a:	60f8      	str	r0, [r7, #12]
 8018e5c:	460b      	mov	r3, r1
 8018e5e:	607a      	str	r2, [r7, #4]
 8018e60:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8018e62:	230a      	movs	r3, #10
 8018e64:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8018e66:	230a      	movs	r3, #10
 8018e68:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8018e6a:	230a      	movs	r3, #10
 8018e6c:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8018e6e:	2300      	movs	r3, #0
 8018e70:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8018e72:	230a      	movs	r3, #10
 8018e74:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8018e76:	2300      	movs	r3, #0
 8018e78:	83bb      	strh	r3, [r7, #28]
 8018e7a:	2300      	movs	r3, #0
 8018e7c:	837b      	strh	r3, [r7, #26]
 8018e7e:	2300      	movs	r3, #0
 8018e80:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018e82:	2300      	movs	r3, #0
 8018e84:	843b      	strh	r3, [r7, #32]
 8018e86:	e0ae      	b.n	8018fe6 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8018e88:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018e8c:	49a6      	ldr	r1, [pc, #664]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018e8e:	4613      	mov	r3, r2
 8018e90:	005b      	lsls	r3, r3, #1
 8018e92:	4413      	add	r3, r2
 8018e94:	00db      	lsls	r3, r3, #3
 8018e96:	440b      	add	r3, r1
 8018e98:	3314      	adds	r3, #20
 8018e9a:	781b      	ldrb	r3, [r3, #0]
 8018e9c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8018e9e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8018ea2:	2b0a      	cmp	r3, #10
 8018ea4:	d105      	bne.n	8018eb2 <etharp_find_entry+0x5e>
 8018ea6:	7dfb      	ldrb	r3, [r7, #23]
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	d102      	bne.n	8018eb2 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8018eac:	8c3b      	ldrh	r3, [r7, #32]
 8018eae:	847b      	strh	r3, [r7, #34]	@ 0x22
 8018eb0:	e095      	b.n	8018fde <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8018eb2:	7dfb      	ldrb	r3, [r7, #23]
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	f000 8092 	beq.w	8018fde <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8018eba:	7dfb      	ldrb	r3, [r7, #23]
 8018ebc:	2b01      	cmp	r3, #1
 8018ebe:	d009      	beq.n	8018ed4 <etharp_find_entry+0x80>
 8018ec0:	7dfb      	ldrb	r3, [r7, #23]
 8018ec2:	2b01      	cmp	r3, #1
 8018ec4:	d806      	bhi.n	8018ed4 <etharp_find_entry+0x80>
 8018ec6:	4b99      	ldr	r3, [pc, #612]	@ (801912c <etharp_find_entry+0x2d8>)
 8018ec8:	f44f 7292 	mov.w	r2, #292	@ 0x124
 8018ecc:	4998      	ldr	r1, [pc, #608]	@ (8019130 <etharp_find_entry+0x2dc>)
 8018ece:	4899      	ldr	r0, [pc, #612]	@ (8019134 <etharp_find_entry+0x2e0>)
 8018ed0:	f003 f836 	bl	801bf40 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_eq(ipaddr, &arp_table[i].ipaddr)
 8018ed4:	68fb      	ldr	r3, [r7, #12]
 8018ed6:	2b00      	cmp	r3, #0
 8018ed8:	d020      	beq.n	8018f1c <etharp_find_entry+0xc8>
 8018eda:	68fb      	ldr	r3, [r7, #12]
 8018edc:	6819      	ldr	r1, [r3, #0]
 8018ede:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018ee2:	4891      	ldr	r0, [pc, #580]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018ee4:	4613      	mov	r3, r2
 8018ee6:	005b      	lsls	r3, r3, #1
 8018ee8:	4413      	add	r3, r2
 8018eea:	00db      	lsls	r3, r3, #3
 8018eec:	4403      	add	r3, r0
 8018eee:	3304      	adds	r3, #4
 8018ef0:	681b      	ldr	r3, [r3, #0]
 8018ef2:	4299      	cmp	r1, r3
 8018ef4:	d112      	bne.n	8018f1c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8018ef6:	687b      	ldr	r3, [r7, #4]
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	d00c      	beq.n	8018f16 <etharp_find_entry+0xc2>
 8018efc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f00:	4989      	ldr	r1, [pc, #548]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018f02:	4613      	mov	r3, r2
 8018f04:	005b      	lsls	r3, r3, #1
 8018f06:	4413      	add	r3, r2
 8018f08:	00db      	lsls	r3, r3, #3
 8018f0a:	440b      	add	r3, r1
 8018f0c:	3308      	adds	r3, #8
 8018f0e:	681b      	ldr	r3, [r3, #0]
 8018f10:	687a      	ldr	r2, [r7, #4]
 8018f12:	429a      	cmp	r2, r3
 8018f14:	d102      	bne.n	8018f1c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8018f16:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018f1a:	e100      	b.n	801911e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8018f1c:	7dfb      	ldrb	r3, [r7, #23]
 8018f1e:	2b01      	cmp	r3, #1
 8018f20:	d140      	bne.n	8018fa4 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8018f22:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f26:	4980      	ldr	r1, [pc, #512]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018f28:	4613      	mov	r3, r2
 8018f2a:	005b      	lsls	r3, r3, #1
 8018f2c:	4413      	add	r3, r2
 8018f2e:	00db      	lsls	r3, r3, #3
 8018f30:	440b      	add	r3, r1
 8018f32:	681b      	ldr	r3, [r3, #0]
 8018f34:	2b00      	cmp	r3, #0
 8018f36:	d01a      	beq.n	8018f6e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8018f38:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f3c:	497a      	ldr	r1, [pc, #488]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018f3e:	4613      	mov	r3, r2
 8018f40:	005b      	lsls	r3, r3, #1
 8018f42:	4413      	add	r3, r2
 8018f44:	00db      	lsls	r3, r3, #3
 8018f46:	440b      	add	r3, r1
 8018f48:	3312      	adds	r3, #18
 8018f4a:	881b      	ldrh	r3, [r3, #0]
 8018f4c:	8bba      	ldrh	r2, [r7, #28]
 8018f4e:	429a      	cmp	r2, r3
 8018f50:	d845      	bhi.n	8018fde <etharp_find_entry+0x18a>
            old_queue = i;
 8018f52:	8c3b      	ldrh	r3, [r7, #32]
 8018f54:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8018f56:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f5a:	4973      	ldr	r1, [pc, #460]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018f5c:	4613      	mov	r3, r2
 8018f5e:	005b      	lsls	r3, r3, #1
 8018f60:	4413      	add	r3, r2
 8018f62:	00db      	lsls	r3, r3, #3
 8018f64:	440b      	add	r3, r1
 8018f66:	3312      	adds	r3, #18
 8018f68:	881b      	ldrh	r3, [r3, #0]
 8018f6a:	83bb      	strh	r3, [r7, #28]
 8018f6c:	e037      	b.n	8018fde <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8018f6e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f72:	496d      	ldr	r1, [pc, #436]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018f74:	4613      	mov	r3, r2
 8018f76:	005b      	lsls	r3, r3, #1
 8018f78:	4413      	add	r3, r2
 8018f7a:	00db      	lsls	r3, r3, #3
 8018f7c:	440b      	add	r3, r1
 8018f7e:	3312      	adds	r3, #18
 8018f80:	881b      	ldrh	r3, [r3, #0]
 8018f82:	8b7a      	ldrh	r2, [r7, #26]
 8018f84:	429a      	cmp	r2, r3
 8018f86:	d82a      	bhi.n	8018fde <etharp_find_entry+0x18a>
            old_pending = i;
 8018f88:	8c3b      	ldrh	r3, [r7, #32]
 8018f8a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8018f8c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f90:	4965      	ldr	r1, [pc, #404]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018f92:	4613      	mov	r3, r2
 8018f94:	005b      	lsls	r3, r3, #1
 8018f96:	4413      	add	r3, r2
 8018f98:	00db      	lsls	r3, r3, #3
 8018f9a:	440b      	add	r3, r1
 8018f9c:	3312      	adds	r3, #18
 8018f9e:	881b      	ldrh	r3, [r3, #0]
 8018fa0:	837b      	strh	r3, [r7, #26]
 8018fa2:	e01c      	b.n	8018fde <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8018fa4:	7dfb      	ldrb	r3, [r7, #23]
 8018fa6:	2b01      	cmp	r3, #1
 8018fa8:	d919      	bls.n	8018fde <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8018faa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018fae:	495e      	ldr	r1, [pc, #376]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018fb0:	4613      	mov	r3, r2
 8018fb2:	005b      	lsls	r3, r3, #1
 8018fb4:	4413      	add	r3, r2
 8018fb6:	00db      	lsls	r3, r3, #3
 8018fb8:	440b      	add	r3, r1
 8018fba:	3312      	adds	r3, #18
 8018fbc:	881b      	ldrh	r3, [r3, #0]
 8018fbe:	8b3a      	ldrh	r2, [r7, #24]
 8018fc0:	429a      	cmp	r2, r3
 8018fc2:	d80c      	bhi.n	8018fde <etharp_find_entry+0x18a>
            old_stable = i;
 8018fc4:	8c3b      	ldrh	r3, [r7, #32]
 8018fc6:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8018fc8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018fcc:	4956      	ldr	r1, [pc, #344]	@ (8019128 <etharp_find_entry+0x2d4>)
 8018fce:	4613      	mov	r3, r2
 8018fd0:	005b      	lsls	r3, r3, #1
 8018fd2:	4413      	add	r3, r2
 8018fd4:	00db      	lsls	r3, r3, #3
 8018fd6:	440b      	add	r3, r1
 8018fd8:	3312      	adds	r3, #18
 8018fda:	881b      	ldrh	r3, [r3, #0]
 8018fdc:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018fde:	8c3b      	ldrh	r3, [r7, #32]
 8018fe0:	3301      	adds	r3, #1
 8018fe2:	b29b      	uxth	r3, r3
 8018fe4:	843b      	strh	r3, [r7, #32]
 8018fe6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018fea:	2b09      	cmp	r3, #9
 8018fec:	f77f af4c 	ble.w	8018e88 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8018ff0:	7afb      	ldrb	r3, [r7, #11]
 8018ff2:	f003 0302 	and.w	r3, r3, #2
 8018ff6:	2b00      	cmp	r3, #0
 8018ff8:	d108      	bne.n	801900c <etharp_find_entry+0x1b8>
 8018ffa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8018ffe:	2b0a      	cmp	r3, #10
 8019000:	d107      	bne.n	8019012 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8019002:	7afb      	ldrb	r3, [r7, #11]
 8019004:	f003 0301 	and.w	r3, r3, #1
 8019008:	2b00      	cmp	r3, #0
 801900a:	d102      	bne.n	8019012 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801900c:	f04f 33ff 	mov.w	r3, #4294967295
 8019010:	e085      	b.n	801911e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8019012:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8019016:	2b09      	cmp	r3, #9
 8019018:	dc02      	bgt.n	8019020 <etharp_find_entry+0x1cc>
    i = empty;
 801901a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801901c:	843b      	strh	r3, [r7, #32]
 801901e:	e039      	b.n	8019094 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8019020:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8019024:	2b09      	cmp	r3, #9
 8019026:	dc14      	bgt.n	8019052 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8019028:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801902a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801902c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019030:	493d      	ldr	r1, [pc, #244]	@ (8019128 <etharp_find_entry+0x2d4>)
 8019032:	4613      	mov	r3, r2
 8019034:	005b      	lsls	r3, r3, #1
 8019036:	4413      	add	r3, r2
 8019038:	00db      	lsls	r3, r3, #3
 801903a:	440b      	add	r3, r1
 801903c:	681b      	ldr	r3, [r3, #0]
 801903e:	2b00      	cmp	r3, #0
 8019040:	d018      	beq.n	8019074 <etharp_find_entry+0x220>
 8019042:	4b3a      	ldr	r3, [pc, #232]	@ (801912c <etharp_find_entry+0x2d8>)
 8019044:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8019048:	493b      	ldr	r1, [pc, #236]	@ (8019138 <etharp_find_entry+0x2e4>)
 801904a:	483a      	ldr	r0, [pc, #232]	@ (8019134 <etharp_find_entry+0x2e0>)
 801904c:	f002 ff78 	bl	801bf40 <iprintf>
 8019050:	e010      	b.n	8019074 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8019052:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8019056:	2b09      	cmp	r3, #9
 8019058:	dc02      	bgt.n	8019060 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801905a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801905c:	843b      	strh	r3, [r7, #32]
 801905e:	e009      	b.n	8019074 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8019060:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8019064:	2b09      	cmp	r3, #9
 8019066:	dc02      	bgt.n	801906e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8019068:	8bfb      	ldrh	r3, [r7, #30]
 801906a:	843b      	strh	r3, [r7, #32]
 801906c:	e002      	b.n	8019074 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801906e:	f04f 33ff 	mov.w	r3, #4294967295
 8019072:	e054      	b.n	801911e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8019074:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8019078:	2b09      	cmp	r3, #9
 801907a:	dd06      	ble.n	801908a <etharp_find_entry+0x236>
 801907c:	4b2b      	ldr	r3, [pc, #172]	@ (801912c <etharp_find_entry+0x2d8>)
 801907e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8019082:	492e      	ldr	r1, [pc, #184]	@ (801913c <etharp_find_entry+0x2e8>)
 8019084:	482b      	ldr	r0, [pc, #172]	@ (8019134 <etharp_find_entry+0x2e0>)
 8019086:	f002 ff5b 	bl	801bf40 <iprintf>
    etharp_free_entry(i);
 801908a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801908e:	4618      	mov	r0, r3
 8019090:	f7ff fe06 	bl	8018ca0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8019094:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8019098:	2b09      	cmp	r3, #9
 801909a:	dd06      	ble.n	80190aa <etharp_find_entry+0x256>
 801909c:	4b23      	ldr	r3, [pc, #140]	@ (801912c <etharp_find_entry+0x2d8>)
 801909e:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80190a2:	4926      	ldr	r1, [pc, #152]	@ (801913c <etharp_find_entry+0x2e8>)
 80190a4:	4823      	ldr	r0, [pc, #140]	@ (8019134 <etharp_find_entry+0x2e0>)
 80190a6:	f002 ff4b 	bl	801bf40 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80190aa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80190ae:	491e      	ldr	r1, [pc, #120]	@ (8019128 <etharp_find_entry+0x2d4>)
 80190b0:	4613      	mov	r3, r2
 80190b2:	005b      	lsls	r3, r3, #1
 80190b4:	4413      	add	r3, r2
 80190b6:	00db      	lsls	r3, r3, #3
 80190b8:	440b      	add	r3, r1
 80190ba:	3314      	adds	r3, #20
 80190bc:	781b      	ldrb	r3, [r3, #0]
 80190be:	2b00      	cmp	r3, #0
 80190c0:	d006      	beq.n	80190d0 <etharp_find_entry+0x27c>
 80190c2:	4b1a      	ldr	r3, [pc, #104]	@ (801912c <etharp_find_entry+0x2d8>)
 80190c4:	f240 1285 	movw	r2, #389	@ 0x185
 80190c8:	491d      	ldr	r1, [pc, #116]	@ (8019140 <etharp_find_entry+0x2ec>)
 80190ca:	481a      	ldr	r0, [pc, #104]	@ (8019134 <etharp_find_entry+0x2e0>)
 80190cc:	f002 ff38 	bl	801bf40 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80190d0:	68fb      	ldr	r3, [r7, #12]
 80190d2:	2b00      	cmp	r3, #0
 80190d4:	d00b      	beq.n	80190ee <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80190d6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80190da:	68fb      	ldr	r3, [r7, #12]
 80190dc:	6819      	ldr	r1, [r3, #0]
 80190de:	4812      	ldr	r0, [pc, #72]	@ (8019128 <etharp_find_entry+0x2d4>)
 80190e0:	4613      	mov	r3, r2
 80190e2:	005b      	lsls	r3, r3, #1
 80190e4:	4413      	add	r3, r2
 80190e6:	00db      	lsls	r3, r3, #3
 80190e8:	4403      	add	r3, r0
 80190ea:	3304      	adds	r3, #4
 80190ec:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80190ee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80190f2:	490d      	ldr	r1, [pc, #52]	@ (8019128 <etharp_find_entry+0x2d4>)
 80190f4:	4613      	mov	r3, r2
 80190f6:	005b      	lsls	r3, r3, #1
 80190f8:	4413      	add	r3, r2
 80190fa:	00db      	lsls	r3, r3, #3
 80190fc:	440b      	add	r3, r1
 80190fe:	3312      	adds	r3, #18
 8019100:	2200      	movs	r2, #0
 8019102:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8019104:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019108:	4907      	ldr	r1, [pc, #28]	@ (8019128 <etharp_find_entry+0x2d4>)
 801910a:	4613      	mov	r3, r2
 801910c:	005b      	lsls	r3, r3, #1
 801910e:	4413      	add	r3, r2
 8019110:	00db      	lsls	r3, r3, #3
 8019112:	440b      	add	r3, r1
 8019114:	3308      	adds	r3, #8
 8019116:	687a      	ldr	r2, [r7, #4]
 8019118:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801911a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801911e:	4618      	mov	r0, r3
 8019120:	3728      	adds	r7, #40	@ 0x28
 8019122:	46bd      	mov	sp, r7
 8019124:	bd80      	pop	{r7, pc}
 8019126:	bf00      	nop
 8019128:	2000adac 	.word	0x2000adac
 801912c:	0802057c 	.word	0x0802057c
 8019130:	08020598 	.word	0x08020598
 8019134:	080205d8 	.word	0x080205d8
 8019138:	08020600 	.word	0x08020600
 801913c:	08020618 	.word	0x08020618
 8019140:	0802062c 	.word	0x0802062c

08019144 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8019144:	b580      	push	{r7, lr}
 8019146:	b088      	sub	sp, #32
 8019148:	af02      	add	r7, sp, #8
 801914a:	60f8      	str	r0, [r7, #12]
 801914c:	60b9      	str	r1, [r7, #8]
 801914e:	607a      	str	r2, [r7, #4]
 8019150:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8019152:	68fb      	ldr	r3, [r7, #12]
 8019154:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8019158:	2b06      	cmp	r3, #6
 801915a:	d006      	beq.n	801916a <etharp_update_arp_entry+0x26>
 801915c:	4b48      	ldr	r3, [pc, #288]	@ (8019280 <etharp_update_arp_entry+0x13c>)
 801915e:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8019162:	4948      	ldr	r1, [pc, #288]	@ (8019284 <etharp_update_arp_entry+0x140>)
 8019164:	4848      	ldr	r0, [pc, #288]	@ (8019288 <etharp_update_arp_entry+0x144>)
 8019166:	f002 feeb 	bl	801bf40 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801916a:	68bb      	ldr	r3, [r7, #8]
 801916c:	2b00      	cmp	r3, #0
 801916e:	d012      	beq.n	8019196 <etharp_update_arp_entry+0x52>
 8019170:	68bb      	ldr	r3, [r7, #8]
 8019172:	681b      	ldr	r3, [r3, #0]
 8019174:	2b00      	cmp	r3, #0
 8019176:	d00e      	beq.n	8019196 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8019178:	68bb      	ldr	r3, [r7, #8]
 801917a:	681b      	ldr	r3, [r3, #0]
 801917c:	68f9      	ldr	r1, [r7, #12]
 801917e:	4618      	mov	r0, r3
 8019180:	f001 f9aa 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 8019184:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8019186:	2b00      	cmp	r3, #0
 8019188:	d105      	bne.n	8019196 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801918a:	68bb      	ldr	r3, [r7, #8]
 801918c:	681b      	ldr	r3, [r3, #0]
 801918e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8019192:	2be0      	cmp	r3, #224	@ 0xe0
 8019194:	d102      	bne.n	801919c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8019196:	f06f 030f 	mvn.w	r3, #15
 801919a:	e06c      	b.n	8019276 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801919c:	78fb      	ldrb	r3, [r7, #3]
 801919e:	68fa      	ldr	r2, [r7, #12]
 80191a0:	4619      	mov	r1, r3
 80191a2:	68b8      	ldr	r0, [r7, #8]
 80191a4:	f7ff fe56 	bl	8018e54 <etharp_find_entry>
 80191a8:	4603      	mov	r3, r0
 80191aa:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80191ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80191b0:	2b00      	cmp	r3, #0
 80191b2:	da02      	bge.n	80191ba <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80191b4:	8afb      	ldrh	r3, [r7, #22]
 80191b6:	b25b      	sxtb	r3, r3
 80191b8:	e05d      	b.n	8019276 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80191ba:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80191be:	4933      	ldr	r1, [pc, #204]	@ (801928c <etharp_update_arp_entry+0x148>)
 80191c0:	4613      	mov	r3, r2
 80191c2:	005b      	lsls	r3, r3, #1
 80191c4:	4413      	add	r3, r2
 80191c6:	00db      	lsls	r3, r3, #3
 80191c8:	440b      	add	r3, r1
 80191ca:	3314      	adds	r3, #20
 80191cc:	2202      	movs	r2, #2
 80191ce:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80191d0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80191d4:	492d      	ldr	r1, [pc, #180]	@ (801928c <etharp_update_arp_entry+0x148>)
 80191d6:	4613      	mov	r3, r2
 80191d8:	005b      	lsls	r3, r3, #1
 80191da:	4413      	add	r3, r2
 80191dc:	00db      	lsls	r3, r3, #3
 80191de:	440b      	add	r3, r1
 80191e0:	3308      	adds	r3, #8
 80191e2:	68fa      	ldr	r2, [r7, #12]
 80191e4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80191e6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80191ea:	4613      	mov	r3, r2
 80191ec:	005b      	lsls	r3, r3, #1
 80191ee:	4413      	add	r3, r2
 80191f0:	00db      	lsls	r3, r3, #3
 80191f2:	3308      	adds	r3, #8
 80191f4:	4a25      	ldr	r2, [pc, #148]	@ (801928c <etharp_update_arp_entry+0x148>)
 80191f6:	4413      	add	r3, r2
 80191f8:	3304      	adds	r3, #4
 80191fa:	2206      	movs	r2, #6
 80191fc:	6879      	ldr	r1, [r7, #4]
 80191fe:	4618      	mov	r0, r3
 8019200:	f003 f8f3 	bl	801c3ea <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8019204:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019208:	4920      	ldr	r1, [pc, #128]	@ (801928c <etharp_update_arp_entry+0x148>)
 801920a:	4613      	mov	r3, r2
 801920c:	005b      	lsls	r3, r3, #1
 801920e:	4413      	add	r3, r2
 8019210:	00db      	lsls	r3, r3, #3
 8019212:	440b      	add	r3, r1
 8019214:	3312      	adds	r3, #18
 8019216:	2200      	movs	r2, #0
 8019218:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801921a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801921e:	491b      	ldr	r1, [pc, #108]	@ (801928c <etharp_update_arp_entry+0x148>)
 8019220:	4613      	mov	r3, r2
 8019222:	005b      	lsls	r3, r3, #1
 8019224:	4413      	add	r3, r2
 8019226:	00db      	lsls	r3, r3, #3
 8019228:	440b      	add	r3, r1
 801922a:	681b      	ldr	r3, [r3, #0]
 801922c:	2b00      	cmp	r3, #0
 801922e:	d021      	beq.n	8019274 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8019230:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019234:	4915      	ldr	r1, [pc, #84]	@ (801928c <etharp_update_arp_entry+0x148>)
 8019236:	4613      	mov	r3, r2
 8019238:	005b      	lsls	r3, r3, #1
 801923a:	4413      	add	r3, r2
 801923c:	00db      	lsls	r3, r3, #3
 801923e:	440b      	add	r3, r1
 8019240:	681b      	ldr	r3, [r3, #0]
 8019242:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8019244:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019248:	4910      	ldr	r1, [pc, #64]	@ (801928c <etharp_update_arp_entry+0x148>)
 801924a:	4613      	mov	r3, r2
 801924c:	005b      	lsls	r3, r3, #1
 801924e:	4413      	add	r3, r2
 8019250:	00db      	lsls	r3, r3, #3
 8019252:	440b      	add	r3, r1
 8019254:	2200      	movs	r2, #0
 8019256:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8019258:	68fb      	ldr	r3, [r7, #12]
 801925a:	f103 022e 	add.w	r2, r3, #46	@ 0x2e
 801925e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8019262:	9300      	str	r3, [sp, #0]
 8019264:	687b      	ldr	r3, [r7, #4]
 8019266:	6939      	ldr	r1, [r7, #16]
 8019268:	68f8      	ldr	r0, [r7, #12]
 801926a:	f002 f8c9 	bl	801b400 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801926e:	6938      	ldr	r0, [r7, #16]
 8019270:	f7f6 fabc 	bl	800f7ec <pbuf_free>
  }
  return ERR_OK;
 8019274:	2300      	movs	r3, #0
}
 8019276:	4618      	mov	r0, r3
 8019278:	3718      	adds	r7, #24
 801927a:	46bd      	mov	sp, r7
 801927c:	bd80      	pop	{r7, pc}
 801927e:	bf00      	nop
 8019280:	0802057c 	.word	0x0802057c
 8019284:	08020658 	.word	0x08020658
 8019288:	080205d8 	.word	0x080205d8
 801928c:	2000adac 	.word	0x2000adac

08019290 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8019290:	b580      	push	{r7, lr}
 8019292:	b084      	sub	sp, #16
 8019294:	af00      	add	r7, sp, #0
 8019296:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019298:	2300      	movs	r3, #0
 801929a:	60fb      	str	r3, [r7, #12]
 801929c:	e01e      	b.n	80192dc <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801929e:	4913      	ldr	r1, [pc, #76]	@ (80192ec <etharp_cleanup_netif+0x5c>)
 80192a0:	68fa      	ldr	r2, [r7, #12]
 80192a2:	4613      	mov	r3, r2
 80192a4:	005b      	lsls	r3, r3, #1
 80192a6:	4413      	add	r3, r2
 80192a8:	00db      	lsls	r3, r3, #3
 80192aa:	440b      	add	r3, r1
 80192ac:	3314      	adds	r3, #20
 80192ae:	781b      	ldrb	r3, [r3, #0]
 80192b0:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80192b2:	7afb      	ldrb	r3, [r7, #11]
 80192b4:	2b00      	cmp	r3, #0
 80192b6:	d00e      	beq.n	80192d6 <etharp_cleanup_netif+0x46>
 80192b8:	490c      	ldr	r1, [pc, #48]	@ (80192ec <etharp_cleanup_netif+0x5c>)
 80192ba:	68fa      	ldr	r2, [r7, #12]
 80192bc:	4613      	mov	r3, r2
 80192be:	005b      	lsls	r3, r3, #1
 80192c0:	4413      	add	r3, r2
 80192c2:	00db      	lsls	r3, r3, #3
 80192c4:	440b      	add	r3, r1
 80192c6:	3308      	adds	r3, #8
 80192c8:	681b      	ldr	r3, [r3, #0]
 80192ca:	687a      	ldr	r2, [r7, #4]
 80192cc:	429a      	cmp	r2, r3
 80192ce:	d102      	bne.n	80192d6 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80192d0:	68f8      	ldr	r0, [r7, #12]
 80192d2:	f7ff fce5 	bl	8018ca0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80192d6:	68fb      	ldr	r3, [r7, #12]
 80192d8:	3301      	adds	r3, #1
 80192da:	60fb      	str	r3, [r7, #12]
 80192dc:	68fb      	ldr	r3, [r7, #12]
 80192de:	2b09      	cmp	r3, #9
 80192e0:	dddd      	ble.n	801929e <etharp_cleanup_netif+0xe>
    }
  }
}
 80192e2:	bf00      	nop
 80192e4:	bf00      	nop
 80192e6:	3710      	adds	r7, #16
 80192e8:	46bd      	mov	sp, r7
 80192ea:	bd80      	pop	{r7, pc}
 80192ec:	2000adac 	.word	0x2000adac

080192f0 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80192f0:	b5b0      	push	{r4, r5, r7, lr}
 80192f2:	b08a      	sub	sp, #40	@ 0x28
 80192f4:	af04      	add	r7, sp, #16
 80192f6:	6078      	str	r0, [r7, #4]
 80192f8:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us, from_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80192fa:	683b      	ldr	r3, [r7, #0]
 80192fc:	2b00      	cmp	r3, #0
 80192fe:	f000 8083 	beq.w	8019408 <etharp_input+0x118>

  hdr = (struct etharp_hdr *)p->payload;
 8019302:	687b      	ldr	r3, [r7, #4]
 8019304:	685b      	ldr	r3, [r3, #4]
 8019306:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8019308:	693b      	ldr	r3, [r7, #16]
 801930a:	881b      	ldrh	r3, [r3, #0]
 801930c:	b29b      	uxth	r3, r3
 801930e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8019312:	d10c      	bne.n	801932e <etharp_input+0x3e>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8019314:	693b      	ldr	r3, [r7, #16]
 8019316:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8019318:	2b06      	cmp	r3, #6
 801931a:	d108      	bne.n	801932e <etharp_input+0x3e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801931c:	693b      	ldr	r3, [r7, #16]
 801931e:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8019320:	2b04      	cmp	r3, #4
 8019322:	d104      	bne.n	801932e <etharp_input+0x3e>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8019324:	693b      	ldr	r3, [r7, #16]
 8019326:	885b      	ldrh	r3, [r3, #2]
 8019328:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801932a:	2b08      	cmp	r3, #8
 801932c:	d003      	beq.n	8019336 <etharp_input+0x46>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801932e:	6878      	ldr	r0, [r7, #4]
 8019330:	f7f6 fa5c 	bl	800f7ec <pbuf_free>
    return;
 8019334:	e068      	b.n	8019408 <etharp_input+0x118>
   * detect collisions.
   * acd_arp_reply ensures the detection of conflicts. It will handle possible
   * defending or retreating and will make sure a new IP address is selected.
   * etharp_input does not need to handle packets that originate "from_us".
   */
  acd_arp_reply(netif, hdr);
 8019336:	6939      	ldr	r1, [r7, #16]
 8019338:	6838      	ldr	r0, [r7, #0]
 801933a:	f7fd fdc7 	bl	8016ecc <acd_arp_reply>
#endif /* LWIP_ACD */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801933e:	693b      	ldr	r3, [r7, #16]
 8019340:	330e      	adds	r3, #14
 8019342:	681b      	ldr	r3, [r3, #0]
 8019344:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8019346:	693b      	ldr	r3, [r7, #16]
 8019348:	3318      	adds	r3, #24
 801934a:	681b      	ldr	r3, [r3, #0]
 801934c:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801934e:	683b      	ldr	r3, [r7, #0]
 8019350:	3304      	adds	r3, #4
 8019352:	681b      	ldr	r3, [r3, #0]
 8019354:	2b00      	cmp	r3, #0
 8019356:	d104      	bne.n	8019362 <etharp_input+0x72>
    for_us = 0;
 8019358:	2300      	movs	r3, #0
 801935a:	75fb      	strb	r3, [r7, #23]
    from_us = 0;
 801935c:	2300      	movs	r3, #0
 801935e:	75bb      	strb	r3, [r7, #22]
 8019360:	e013      	b.n	801938a <etharp_input+0x9a>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_eq(&dipaddr, netif_ip4_addr(netif));
 8019362:	68ba      	ldr	r2, [r7, #8]
 8019364:	683b      	ldr	r3, [r7, #0]
 8019366:	3304      	adds	r3, #4
 8019368:	681b      	ldr	r3, [r3, #0]
 801936a:	429a      	cmp	r2, r3
 801936c:	bf0c      	ite	eq
 801936e:	2301      	moveq	r3, #1
 8019370:	2300      	movne	r3, #0
 8019372:	b2db      	uxtb	r3, r3
 8019374:	75fb      	strb	r3, [r7, #23]
    /* ARP packet from us? */
    from_us = (u8_t)ip4_addr_eq(&sipaddr, netif_ip4_addr(netif));
 8019376:	68fa      	ldr	r2, [r7, #12]
 8019378:	683b      	ldr	r3, [r7, #0]
 801937a:	3304      	adds	r3, #4
 801937c:	681b      	ldr	r3, [r3, #0]
 801937e:	429a      	cmp	r2, r3
 8019380:	bf0c      	ite	eq
 8019382:	2301      	moveq	r3, #1
 8019384:	2300      	movne	r3, #0
 8019386:	b2db      	uxtb	r3, r3
 8019388:	75bb      	strb	r3, [r7, #22]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801938a:	693b      	ldr	r3, [r7, #16]
 801938c:	f103 0208 	add.w	r2, r3, #8
 8019390:	7dfb      	ldrb	r3, [r7, #23]
 8019392:	2b00      	cmp	r3, #0
 8019394:	d001      	beq.n	801939a <etharp_input+0xaa>
 8019396:	2301      	movs	r3, #1
 8019398:	e000      	b.n	801939c <etharp_input+0xac>
 801939a:	2302      	movs	r3, #2
 801939c:	f107 010c 	add.w	r1, r7, #12
 80193a0:	6838      	ldr	r0, [r7, #0]
 80193a2:	f7ff fecf 	bl	8019144 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80193a6:	693b      	ldr	r3, [r7, #16]
 80193a8:	88db      	ldrh	r3, [r3, #6]
 80193aa:	b29b      	uxth	r3, r3
 80193ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80193b0:	d003      	beq.n	80193ba <etharp_input+0xca>
 80193b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80193b6:	d021      	beq.n	80193fc <etharp_input+0x10c>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: incoming ARP reply\n"));
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80193b8:	e023      	b.n	8019402 <etharp_input+0x112>
      if (for_us && !from_us) {
 80193ba:	7dfb      	ldrb	r3, [r7, #23]
 80193bc:	2b00      	cmp	r3, #0
 80193be:	d01f      	beq.n	8019400 <etharp_input+0x110>
 80193c0:	7dbb      	ldrb	r3, [r7, #22]
 80193c2:	2b00      	cmp	r3, #0
 80193c4:	d11c      	bne.n	8019400 <etharp_input+0x110>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80193c6:	683b      	ldr	r3, [r7, #0]
 80193c8:	f103 002e 	add.w	r0, r3, #46	@ 0x2e
 80193cc:	693b      	ldr	r3, [r7, #16]
 80193ce:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80193d2:	683b      	ldr	r3, [r7, #0]
 80193d4:	f103 052e 	add.w	r5, r3, #46	@ 0x2e
 80193d8:	683b      	ldr	r3, [r7, #0]
 80193da:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80193dc:	693a      	ldr	r2, [r7, #16]
 80193de:	3208      	adds	r2, #8
        etharp_raw(netif,
 80193e0:	2102      	movs	r1, #2
 80193e2:	9103      	str	r1, [sp, #12]
 80193e4:	f107 010c 	add.w	r1, r7, #12
 80193e8:	9102      	str	r1, [sp, #8]
 80193ea:	9201      	str	r2, [sp, #4]
 80193ec:	9300      	str	r3, [sp, #0]
 80193ee:	462b      	mov	r3, r5
 80193f0:	4622      	mov	r2, r4
 80193f2:	4601      	mov	r1, r0
 80193f4:	6838      	ldr	r0, [r7, #0]
 80193f6:	f000 fb01 	bl	80199fc <etharp_raw>
      break;
 80193fa:	e001      	b.n	8019400 <etharp_input+0x110>
      break;
 80193fc:	bf00      	nop
 80193fe:	e000      	b.n	8019402 <etharp_input+0x112>
      break;
 8019400:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8019402:	6878      	ldr	r0, [r7, #4]
 8019404:	f7f6 f9f2 	bl	800f7ec <pbuf_free>
}
 8019408:	3718      	adds	r7, #24
 801940a:	46bd      	mov	sp, r7
 801940c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08019410 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8019410:	b580      	push	{r7, lr}
 8019412:	b086      	sub	sp, #24
 8019414:	af02      	add	r7, sp, #8
 8019416:	60f8      	str	r0, [r7, #12]
 8019418:	60b9      	str	r1, [r7, #8]
 801941a:	4613      	mov	r3, r2
 801941c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801941e:	79fa      	ldrb	r2, [r7, #7]
 8019420:	4944      	ldr	r1, [pc, #272]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 8019422:	4613      	mov	r3, r2
 8019424:	005b      	lsls	r3, r3, #1
 8019426:	4413      	add	r3, r2
 8019428:	00db      	lsls	r3, r3, #3
 801942a:	440b      	add	r3, r1
 801942c:	3314      	adds	r3, #20
 801942e:	781b      	ldrb	r3, [r3, #0]
 8019430:	2b01      	cmp	r3, #1
 8019432:	d806      	bhi.n	8019442 <etharp_output_to_arp_index+0x32>
 8019434:	4b40      	ldr	r3, [pc, #256]	@ (8019538 <etharp_output_to_arp_index+0x128>)
 8019436:	f240 22ef 	movw	r2, #751	@ 0x2ef
 801943a:	4940      	ldr	r1, [pc, #256]	@ (801953c <etharp_output_to_arp_index+0x12c>)
 801943c:	4840      	ldr	r0, [pc, #256]	@ (8019540 <etharp_output_to_arp_index+0x130>)
 801943e:	f002 fd7f 	bl	801bf40 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8019442:	79fa      	ldrb	r2, [r7, #7]
 8019444:	493b      	ldr	r1, [pc, #236]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 8019446:	4613      	mov	r3, r2
 8019448:	005b      	lsls	r3, r3, #1
 801944a:	4413      	add	r3, r2
 801944c:	00db      	lsls	r3, r3, #3
 801944e:	440b      	add	r3, r1
 8019450:	3314      	adds	r3, #20
 8019452:	781b      	ldrb	r3, [r3, #0]
 8019454:	2b02      	cmp	r3, #2
 8019456:	d153      	bne.n	8019500 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8019458:	79fa      	ldrb	r2, [r7, #7]
 801945a:	4936      	ldr	r1, [pc, #216]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 801945c:	4613      	mov	r3, r2
 801945e:	005b      	lsls	r3, r3, #1
 8019460:	4413      	add	r3, r2
 8019462:	00db      	lsls	r3, r3, #3
 8019464:	440b      	add	r3, r1
 8019466:	3312      	adds	r3, #18
 8019468:	881b      	ldrh	r3, [r3, #0]
 801946a:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801946e:	d919      	bls.n	80194a4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8019470:	79fa      	ldrb	r2, [r7, #7]
 8019472:	4613      	mov	r3, r2
 8019474:	005b      	lsls	r3, r3, #1
 8019476:	4413      	add	r3, r2
 8019478:	00db      	lsls	r3, r3, #3
 801947a:	4a2e      	ldr	r2, [pc, #184]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 801947c:	4413      	add	r3, r2
 801947e:	3304      	adds	r3, #4
 8019480:	4619      	mov	r1, r3
 8019482:	68f8      	ldr	r0, [r7, #12]
 8019484:	f000 fb68 	bl	8019b58 <etharp_request>
 8019488:	4603      	mov	r3, r0
 801948a:	2b00      	cmp	r3, #0
 801948c:	d138      	bne.n	8019500 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801948e:	79fa      	ldrb	r2, [r7, #7]
 8019490:	4928      	ldr	r1, [pc, #160]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 8019492:	4613      	mov	r3, r2
 8019494:	005b      	lsls	r3, r3, #1
 8019496:	4413      	add	r3, r2
 8019498:	00db      	lsls	r3, r3, #3
 801949a:	440b      	add	r3, r1
 801949c:	3314      	adds	r3, #20
 801949e:	2203      	movs	r2, #3
 80194a0:	701a      	strb	r2, [r3, #0]
 80194a2:	e02d      	b.n	8019500 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80194a4:	79fa      	ldrb	r2, [r7, #7]
 80194a6:	4923      	ldr	r1, [pc, #140]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 80194a8:	4613      	mov	r3, r2
 80194aa:	005b      	lsls	r3, r3, #1
 80194ac:	4413      	add	r3, r2
 80194ae:	00db      	lsls	r3, r3, #3
 80194b0:	440b      	add	r3, r1
 80194b2:	3312      	adds	r3, #18
 80194b4:	881b      	ldrh	r3, [r3, #0]
 80194b6:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80194ba:	d321      	bcc.n	8019500 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80194bc:	79fa      	ldrb	r2, [r7, #7]
 80194be:	4613      	mov	r3, r2
 80194c0:	005b      	lsls	r3, r3, #1
 80194c2:	4413      	add	r3, r2
 80194c4:	00db      	lsls	r3, r3, #3
 80194c6:	4a1b      	ldr	r2, [pc, #108]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 80194c8:	4413      	add	r3, r2
 80194ca:	1d19      	adds	r1, r3, #4
 80194cc:	79fa      	ldrb	r2, [r7, #7]
 80194ce:	4613      	mov	r3, r2
 80194d0:	005b      	lsls	r3, r3, #1
 80194d2:	4413      	add	r3, r2
 80194d4:	00db      	lsls	r3, r3, #3
 80194d6:	3308      	adds	r3, #8
 80194d8:	4a16      	ldr	r2, [pc, #88]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 80194da:	4413      	add	r3, r2
 80194dc:	3304      	adds	r3, #4
 80194de:	461a      	mov	r2, r3
 80194e0:	68f8      	ldr	r0, [r7, #12]
 80194e2:	f000 fb17 	bl	8019b14 <etharp_request_dst>
 80194e6:	4603      	mov	r3, r0
 80194e8:	2b00      	cmp	r3, #0
 80194ea:	d109      	bne.n	8019500 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80194ec:	79fa      	ldrb	r2, [r7, #7]
 80194ee:	4911      	ldr	r1, [pc, #68]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 80194f0:	4613      	mov	r3, r2
 80194f2:	005b      	lsls	r3, r3, #1
 80194f4:	4413      	add	r3, r2
 80194f6:	00db      	lsls	r3, r3, #3
 80194f8:	440b      	add	r3, r1
 80194fa:	3314      	adds	r3, #20
 80194fc:	2203      	movs	r2, #3
 80194fe:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8019500:	68fb      	ldr	r3, [r7, #12]
 8019502:	f103 012e 	add.w	r1, r3, #46	@ 0x2e
 8019506:	79fa      	ldrb	r2, [r7, #7]
 8019508:	4613      	mov	r3, r2
 801950a:	005b      	lsls	r3, r3, #1
 801950c:	4413      	add	r3, r2
 801950e:	00db      	lsls	r3, r3, #3
 8019510:	3308      	adds	r3, #8
 8019512:	4a08      	ldr	r2, [pc, #32]	@ (8019534 <etharp_output_to_arp_index+0x124>)
 8019514:	4413      	add	r3, r2
 8019516:	3304      	adds	r3, #4
 8019518:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801951c:	9200      	str	r2, [sp, #0]
 801951e:	460a      	mov	r2, r1
 8019520:	68b9      	ldr	r1, [r7, #8]
 8019522:	68f8      	ldr	r0, [r7, #12]
 8019524:	f001 ff6c 	bl	801b400 <ethernet_output>
 8019528:	4603      	mov	r3, r0
}
 801952a:	4618      	mov	r0, r3
 801952c:	3710      	adds	r7, #16
 801952e:	46bd      	mov	sp, r7
 8019530:	bd80      	pop	{r7, pc}
 8019532:	bf00      	nop
 8019534:	2000adac 	.word	0x2000adac
 8019538:	0802057c 	.word	0x0802057c
 801953c:	080206d0 	.word	0x080206d0
 8019540:	080205d8 	.word	0x080205d8

08019544 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8019544:	b580      	push	{r7, lr}
 8019546:	b08a      	sub	sp, #40	@ 0x28
 8019548:	af02      	add	r7, sp, #8
 801954a:	60f8      	str	r0, [r7, #12]
 801954c:	60b9      	str	r1, [r7, #8]
 801954e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8019550:	687b      	ldr	r3, [r7, #4]
 8019552:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019554:	68fb      	ldr	r3, [r7, #12]
 8019556:	2b00      	cmp	r3, #0
 8019558:	d106      	bne.n	8019568 <etharp_output+0x24>
 801955a:	4b73      	ldr	r3, [pc, #460]	@ (8019728 <etharp_output+0x1e4>)
 801955c:	f240 321f 	movw	r2, #799	@ 0x31f
 8019560:	4972      	ldr	r1, [pc, #456]	@ (801972c <etharp_output+0x1e8>)
 8019562:	4873      	ldr	r0, [pc, #460]	@ (8019730 <etharp_output+0x1ec>)
 8019564:	f002 fcec 	bl	801bf40 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8019568:	68bb      	ldr	r3, [r7, #8]
 801956a:	2b00      	cmp	r3, #0
 801956c:	d106      	bne.n	801957c <etharp_output+0x38>
 801956e:	4b6e      	ldr	r3, [pc, #440]	@ (8019728 <etharp_output+0x1e4>)
 8019570:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8019574:	496f      	ldr	r1, [pc, #444]	@ (8019734 <etharp_output+0x1f0>)
 8019576:	486e      	ldr	r0, [pc, #440]	@ (8019730 <etharp_output+0x1ec>)
 8019578:	f002 fce2 	bl	801bf40 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801957c:	687b      	ldr	r3, [r7, #4]
 801957e:	2b00      	cmp	r3, #0
 8019580:	d106      	bne.n	8019590 <etharp_output+0x4c>
 8019582:	4b69      	ldr	r3, [pc, #420]	@ (8019728 <etharp_output+0x1e4>)
 8019584:	f240 3221 	movw	r2, #801	@ 0x321
 8019588:	496b      	ldr	r1, [pc, #428]	@ (8019738 <etharp_output+0x1f4>)
 801958a:	4869      	ldr	r0, [pc, #420]	@ (8019730 <etharp_output+0x1ec>)
 801958c:	f002 fcd8 	bl	801bf40 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	681b      	ldr	r3, [r3, #0]
 8019594:	68f9      	ldr	r1, [r7, #12]
 8019596:	4618      	mov	r0, r3
 8019598:	f000 ff9e 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 801959c:	4603      	mov	r3, r0
 801959e:	2b00      	cmp	r3, #0
 80195a0:	d002      	beq.n	80195a8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80195a2:	4b66      	ldr	r3, [pc, #408]	@ (801973c <etharp_output+0x1f8>)
 80195a4:	61fb      	str	r3, [r7, #28]
 80195a6:	e0af      	b.n	8019708 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80195a8:	687b      	ldr	r3, [r7, #4]
 80195aa:	681b      	ldr	r3, [r3, #0]
 80195ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80195b0:	2be0      	cmp	r3, #224	@ 0xe0
 80195b2:	d118      	bne.n	80195e6 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80195b4:	2301      	movs	r3, #1
 80195b6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80195b8:	2300      	movs	r3, #0
 80195ba:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80195bc:	235e      	movs	r3, #94	@ 0x5e
 80195be:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80195c0:	687b      	ldr	r3, [r7, #4]
 80195c2:	3301      	adds	r3, #1
 80195c4:	781b      	ldrb	r3, [r3, #0]
 80195c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80195ca:	b2db      	uxtb	r3, r3
 80195cc:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80195ce:	687b      	ldr	r3, [r7, #4]
 80195d0:	3302      	adds	r3, #2
 80195d2:	781b      	ldrb	r3, [r3, #0]
 80195d4:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80195d6:	687b      	ldr	r3, [r7, #4]
 80195d8:	3303      	adds	r3, #3
 80195da:	781b      	ldrb	r3, [r3, #0]
 80195dc:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80195de:	f107 0310 	add.w	r3, r7, #16
 80195e2:	61fb      	str	r3, [r7, #28]
 80195e4:	e090      	b.n	8019708 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_net_eq(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80195e6:	687b      	ldr	r3, [r7, #4]
 80195e8:	681a      	ldr	r2, [r3, #0]
 80195ea:	68fb      	ldr	r3, [r7, #12]
 80195ec:	3304      	adds	r3, #4
 80195ee:	681b      	ldr	r3, [r3, #0]
 80195f0:	405a      	eors	r2, r3
 80195f2:	68fb      	ldr	r3, [r7, #12]
 80195f4:	3308      	adds	r3, #8
 80195f6:	681b      	ldr	r3, [r3, #0]
 80195f8:	4013      	ands	r3, r2
 80195fa:	2b00      	cmp	r3, #0
 80195fc:	d012      	beq.n	8019624 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80195fe:	687b      	ldr	r3, [r7, #4]
 8019600:	681b      	ldr	r3, [r3, #0]
 8019602:	b29b      	uxth	r3, r3
    if (!ip4_addr_net_eq(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8019604:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8019608:	4293      	cmp	r3, r2
 801960a:	d00b      	beq.n	8019624 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801960c:	68fb      	ldr	r3, [r7, #12]
 801960e:	330c      	adds	r3, #12
 8019610:	681b      	ldr	r3, [r3, #0]
 8019612:	2b00      	cmp	r3, #0
 8019614:	d003      	beq.n	801961e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8019616:	68fb      	ldr	r3, [r7, #12]
 8019618:	330c      	adds	r3, #12
 801961a:	61bb      	str	r3, [r7, #24]
 801961c:	e002      	b.n	8019624 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801961e:	f06f 0303 	mvn.w	r3, #3
 8019622:	e07d      	b.n	8019720 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019624:	4b46      	ldr	r3, [pc, #280]	@ (8019740 <etharp_output+0x1fc>)
 8019626:	781b      	ldrb	r3, [r3, #0]
 8019628:	4619      	mov	r1, r3
 801962a:	4a46      	ldr	r2, [pc, #280]	@ (8019744 <etharp_output+0x200>)
 801962c:	460b      	mov	r3, r1
 801962e:	005b      	lsls	r3, r3, #1
 8019630:	440b      	add	r3, r1
 8019632:	00db      	lsls	r3, r3, #3
 8019634:	4413      	add	r3, r2
 8019636:	3314      	adds	r3, #20
 8019638:	781b      	ldrb	r3, [r3, #0]
 801963a:	2b01      	cmp	r3, #1
 801963c:	d925      	bls.n	801968a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801963e:	4b40      	ldr	r3, [pc, #256]	@ (8019740 <etharp_output+0x1fc>)
 8019640:	781b      	ldrb	r3, [r3, #0]
 8019642:	4619      	mov	r1, r3
 8019644:	4a3f      	ldr	r2, [pc, #252]	@ (8019744 <etharp_output+0x200>)
 8019646:	460b      	mov	r3, r1
 8019648:	005b      	lsls	r3, r3, #1
 801964a:	440b      	add	r3, r1
 801964c:	00db      	lsls	r3, r3, #3
 801964e:	4413      	add	r3, r2
 8019650:	3308      	adds	r3, #8
 8019652:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019654:	68fa      	ldr	r2, [r7, #12]
 8019656:	429a      	cmp	r2, r3
 8019658:	d117      	bne.n	801968a <etharp_output+0x146>
#endif
            (ip4_addr_eq(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801965a:	69bb      	ldr	r3, [r7, #24]
 801965c:	681a      	ldr	r2, [r3, #0]
 801965e:	4b38      	ldr	r3, [pc, #224]	@ (8019740 <etharp_output+0x1fc>)
 8019660:	781b      	ldrb	r3, [r3, #0]
 8019662:	4618      	mov	r0, r3
 8019664:	4937      	ldr	r1, [pc, #220]	@ (8019744 <etharp_output+0x200>)
 8019666:	4603      	mov	r3, r0
 8019668:	005b      	lsls	r3, r3, #1
 801966a:	4403      	add	r3, r0
 801966c:	00db      	lsls	r3, r3, #3
 801966e:	440b      	add	r3, r1
 8019670:	3304      	adds	r3, #4
 8019672:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8019674:	429a      	cmp	r2, r3
 8019676:	d108      	bne.n	801968a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8019678:	4b31      	ldr	r3, [pc, #196]	@ (8019740 <etharp_output+0x1fc>)
 801967a:	781b      	ldrb	r3, [r3, #0]
 801967c:	461a      	mov	r2, r3
 801967e:	68b9      	ldr	r1, [r7, #8]
 8019680:	68f8      	ldr	r0, [r7, #12]
 8019682:	f7ff fec5 	bl	8019410 <etharp_output_to_arp_index>
 8019686:	4603      	mov	r3, r0
 8019688:	e04a      	b.n	8019720 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801968a:	2300      	movs	r3, #0
 801968c:	75fb      	strb	r3, [r7, #23]
 801968e:	e031      	b.n	80196f4 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8019690:	7dfa      	ldrb	r2, [r7, #23]
 8019692:	492c      	ldr	r1, [pc, #176]	@ (8019744 <etharp_output+0x200>)
 8019694:	4613      	mov	r3, r2
 8019696:	005b      	lsls	r3, r3, #1
 8019698:	4413      	add	r3, r2
 801969a:	00db      	lsls	r3, r3, #3
 801969c:	440b      	add	r3, r1
 801969e:	3314      	adds	r3, #20
 80196a0:	781b      	ldrb	r3, [r3, #0]
 80196a2:	2b01      	cmp	r3, #1
 80196a4:	d923      	bls.n	80196ee <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80196a6:	7dfa      	ldrb	r2, [r7, #23]
 80196a8:	4926      	ldr	r1, [pc, #152]	@ (8019744 <etharp_output+0x200>)
 80196aa:	4613      	mov	r3, r2
 80196ac:	005b      	lsls	r3, r3, #1
 80196ae:	4413      	add	r3, r2
 80196b0:	00db      	lsls	r3, r3, #3
 80196b2:	440b      	add	r3, r1
 80196b4:	3308      	adds	r3, #8
 80196b6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80196b8:	68fa      	ldr	r2, [r7, #12]
 80196ba:	429a      	cmp	r2, r3
 80196bc:	d117      	bne.n	80196ee <etharp_output+0x1aa>
#endif
          (ip4_addr_eq(dst_addr, &arp_table[i].ipaddr))) {
 80196be:	69bb      	ldr	r3, [r7, #24]
 80196c0:	6819      	ldr	r1, [r3, #0]
 80196c2:	7dfa      	ldrb	r2, [r7, #23]
 80196c4:	481f      	ldr	r0, [pc, #124]	@ (8019744 <etharp_output+0x200>)
 80196c6:	4613      	mov	r3, r2
 80196c8:	005b      	lsls	r3, r3, #1
 80196ca:	4413      	add	r3, r2
 80196cc:	00db      	lsls	r3, r3, #3
 80196ce:	4403      	add	r3, r0
 80196d0:	3304      	adds	r3, #4
 80196d2:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80196d4:	4299      	cmp	r1, r3
 80196d6:	d10a      	bne.n	80196ee <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80196d8:	4a19      	ldr	r2, [pc, #100]	@ (8019740 <etharp_output+0x1fc>)
 80196da:	7dfb      	ldrb	r3, [r7, #23]
 80196dc:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80196de:	7dfb      	ldrb	r3, [r7, #23]
 80196e0:	461a      	mov	r2, r3
 80196e2:	68b9      	ldr	r1, [r7, #8]
 80196e4:	68f8      	ldr	r0, [r7, #12]
 80196e6:	f7ff fe93 	bl	8019410 <etharp_output_to_arp_index>
 80196ea:	4603      	mov	r3, r0
 80196ec:	e018      	b.n	8019720 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80196ee:	7dfb      	ldrb	r3, [r7, #23]
 80196f0:	3301      	adds	r3, #1
 80196f2:	75fb      	strb	r3, [r7, #23]
 80196f4:	7dfb      	ldrb	r3, [r7, #23]
 80196f6:	2b09      	cmp	r3, #9
 80196f8:	d9ca      	bls.n	8019690 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80196fa:	68ba      	ldr	r2, [r7, #8]
 80196fc:	69b9      	ldr	r1, [r7, #24]
 80196fe:	68f8      	ldr	r0, [r7, #12]
 8019700:	f000 f822 	bl	8019748 <etharp_query>
 8019704:	4603      	mov	r3, r0
 8019706:	e00b      	b.n	8019720 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8019708:	68fb      	ldr	r3, [r7, #12]
 801970a:	f103 022e 	add.w	r2, r3, #46	@ 0x2e
 801970e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8019712:	9300      	str	r3, [sp, #0]
 8019714:	69fb      	ldr	r3, [r7, #28]
 8019716:	68b9      	ldr	r1, [r7, #8]
 8019718:	68f8      	ldr	r0, [r7, #12]
 801971a:	f001 fe71 	bl	801b400 <ethernet_output>
 801971e:	4603      	mov	r3, r0
}
 8019720:	4618      	mov	r0, r3
 8019722:	3720      	adds	r7, #32
 8019724:	46bd      	mov	sp, r7
 8019726:	bd80      	pop	{r7, pc}
 8019728:	0802057c 	.word	0x0802057c
 801972c:	080206b0 	.word	0x080206b0
 8019730:	080205d8 	.word	0x080205d8
 8019734:	08020700 	.word	0x08020700
 8019738:	080206a0 	.word	0x080206a0
 801973c:	08020e08 	.word	0x08020e08
 8019740:	2000ae9c 	.word	0x2000ae9c
 8019744:	2000adac 	.word	0x2000adac

08019748 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8019748:	b580      	push	{r7, lr}
 801974a:	b08c      	sub	sp, #48	@ 0x30
 801974c:	af02      	add	r7, sp, #8
 801974e:	60f8      	str	r0, [r7, #12]
 8019750:	60b9      	str	r1, [r7, #8]
 8019752:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8019754:	68fb      	ldr	r3, [r7, #12]
 8019756:	332e      	adds	r3, #46	@ 0x2e
 8019758:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801975a:	23ff      	movs	r3, #255	@ 0xff
 801975c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8019760:	2300      	movs	r3, #0
 8019762:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8019764:	68bb      	ldr	r3, [r7, #8]
 8019766:	681b      	ldr	r3, [r3, #0]
 8019768:	68f9      	ldr	r1, [r7, #12]
 801976a:	4618      	mov	r0, r3
 801976c:	f000 feb4 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 8019770:	4603      	mov	r3, r0
 8019772:	2b00      	cmp	r3, #0
 8019774:	d10c      	bne.n	8019790 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8019776:	68bb      	ldr	r3, [r7, #8]
 8019778:	681b      	ldr	r3, [r3, #0]
 801977a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801977e:	2be0      	cmp	r3, #224	@ 0xe0
 8019780:	d006      	beq.n	8019790 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8019782:	68bb      	ldr	r3, [r7, #8]
 8019784:	2b00      	cmp	r3, #0
 8019786:	d003      	beq.n	8019790 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8019788:	68bb      	ldr	r3, [r7, #8]
 801978a:	681b      	ldr	r3, [r3, #0]
 801978c:	2b00      	cmp	r3, #0
 801978e:	d102      	bne.n	8019796 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8019790:	f06f 030f 	mvn.w	r3, #15
 8019794:	e11d      	b.n	80199d2 <etharp_query+0x28a>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8019796:	68fa      	ldr	r2, [r7, #12]
 8019798:	2101      	movs	r1, #1
 801979a:	68b8      	ldr	r0, [r7, #8]
 801979c:	f7ff fb5a 	bl	8018e54 <etharp_find_entry>
 80197a0:	4603      	mov	r3, r0
 80197a2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80197a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80197a8:	2b00      	cmp	r3, #0
 80197aa:	da02      	bge.n	80197b2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80197ac:	8a7b      	ldrh	r3, [r7, #18]
 80197ae:	b25b      	sxtb	r3, r3
 80197b0:	e10f      	b.n	80199d2 <etharp_query+0x28a>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80197b2:	8a7b      	ldrh	r3, [r7, #18]
 80197b4:	2b7e      	cmp	r3, #126	@ 0x7e
 80197b6:	d906      	bls.n	80197c6 <etharp_query+0x7e>
 80197b8:	4b88      	ldr	r3, [pc, #544]	@ (80199dc <etharp_query+0x294>)
 80197ba:	f240 32c2 	movw	r2, #962	@ 0x3c2
 80197be:	4988      	ldr	r1, [pc, #544]	@ (80199e0 <etharp_query+0x298>)
 80197c0:	4888      	ldr	r0, [pc, #544]	@ (80199e4 <etharp_query+0x29c>)
 80197c2:	f002 fbbd 	bl	801bf40 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80197c6:	8a7b      	ldrh	r3, [r7, #18]
 80197c8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80197ca:	7c7a      	ldrb	r2, [r7, #17]
 80197cc:	4986      	ldr	r1, [pc, #536]	@ (80199e8 <etharp_query+0x2a0>)
 80197ce:	4613      	mov	r3, r2
 80197d0:	005b      	lsls	r3, r3, #1
 80197d2:	4413      	add	r3, r2
 80197d4:	00db      	lsls	r3, r3, #3
 80197d6:	440b      	add	r3, r1
 80197d8:	3314      	adds	r3, #20
 80197da:	781b      	ldrb	r3, [r3, #0]
 80197dc:	2b00      	cmp	r3, #0
 80197de:	d115      	bne.n	801980c <etharp_query+0xc4>
    is_new_entry = 1;
 80197e0:	2301      	movs	r3, #1
 80197e2:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80197e4:	7c7a      	ldrb	r2, [r7, #17]
 80197e6:	4980      	ldr	r1, [pc, #512]	@ (80199e8 <etharp_query+0x2a0>)
 80197e8:	4613      	mov	r3, r2
 80197ea:	005b      	lsls	r3, r3, #1
 80197ec:	4413      	add	r3, r2
 80197ee:	00db      	lsls	r3, r3, #3
 80197f0:	440b      	add	r3, r1
 80197f2:	3314      	adds	r3, #20
 80197f4:	2201      	movs	r2, #1
 80197f6:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80197f8:	7c7a      	ldrb	r2, [r7, #17]
 80197fa:	497b      	ldr	r1, [pc, #492]	@ (80199e8 <etharp_query+0x2a0>)
 80197fc:	4613      	mov	r3, r2
 80197fe:	005b      	lsls	r3, r3, #1
 8019800:	4413      	add	r3, r2
 8019802:	00db      	lsls	r3, r3, #3
 8019804:	440b      	add	r3, r1
 8019806:	3308      	adds	r3, #8
 8019808:	68fa      	ldr	r2, [r7, #12]
 801980a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801980c:	7c7a      	ldrb	r2, [r7, #17]
 801980e:	4976      	ldr	r1, [pc, #472]	@ (80199e8 <etharp_query+0x2a0>)
 8019810:	4613      	mov	r3, r2
 8019812:	005b      	lsls	r3, r3, #1
 8019814:	4413      	add	r3, r2
 8019816:	00db      	lsls	r3, r3, #3
 8019818:	440b      	add	r3, r1
 801981a:	3314      	adds	r3, #20
 801981c:	781b      	ldrb	r3, [r3, #0]
 801981e:	2b01      	cmp	r3, #1
 8019820:	d011      	beq.n	8019846 <etharp_query+0xfe>
 8019822:	7c7a      	ldrb	r2, [r7, #17]
 8019824:	4970      	ldr	r1, [pc, #448]	@ (80199e8 <etharp_query+0x2a0>)
 8019826:	4613      	mov	r3, r2
 8019828:	005b      	lsls	r3, r3, #1
 801982a:	4413      	add	r3, r2
 801982c:	00db      	lsls	r3, r3, #3
 801982e:	440b      	add	r3, r1
 8019830:	3314      	adds	r3, #20
 8019832:	781b      	ldrb	r3, [r3, #0]
 8019834:	2b01      	cmp	r3, #1
 8019836:	d806      	bhi.n	8019846 <etharp_query+0xfe>
 8019838:	4b68      	ldr	r3, [pc, #416]	@ (80199dc <etharp_query+0x294>)
 801983a:	f240 32ce 	movw	r2, #974	@ 0x3ce
 801983e:	496b      	ldr	r1, [pc, #428]	@ (80199ec <etharp_query+0x2a4>)
 8019840:	4868      	ldr	r0, [pc, #416]	@ (80199e4 <etharp_query+0x29c>)
 8019842:	f002 fb7d 	bl	801bf40 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8019846:	6a3b      	ldr	r3, [r7, #32]
 8019848:	2b00      	cmp	r3, #0
 801984a:	d102      	bne.n	8019852 <etharp_query+0x10a>
 801984c:	687b      	ldr	r3, [r7, #4]
 801984e:	2b00      	cmp	r3, #0
 8019850:	d128      	bne.n	80198a4 <etharp_query+0x15c>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8019852:	68b9      	ldr	r1, [r7, #8]
 8019854:	68f8      	ldr	r0, [r7, #12]
 8019856:	f000 f97f 	bl	8019b58 <etharp_request>
 801985a:	4603      	mov	r3, r0
 801985c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (result != ERR_OK) {
 8019860:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8019864:	2b00      	cmp	r3, #0
 8019866:	d117      	bne.n	8019898 <etharp_query+0x150>
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    } else {
      /* ARP request successfully sent */
      if ((arp_table[i].state == ETHARP_STATE_PENDING) && !is_new_entry) {
 8019868:	7c7a      	ldrb	r2, [r7, #17]
 801986a:	495f      	ldr	r1, [pc, #380]	@ (80199e8 <etharp_query+0x2a0>)
 801986c:	4613      	mov	r3, r2
 801986e:	005b      	lsls	r3, r3, #1
 8019870:	4413      	add	r3, r2
 8019872:	00db      	lsls	r3, r3, #3
 8019874:	440b      	add	r3, r1
 8019876:	3314      	adds	r3, #20
 8019878:	781b      	ldrb	r3, [r3, #0]
 801987a:	2b01      	cmp	r3, #1
 801987c:	d10c      	bne.n	8019898 <etharp_query+0x150>
 801987e:	6a3b      	ldr	r3, [r7, #32]
 8019880:	2b00      	cmp	r3, #0
 8019882:	d109      	bne.n	8019898 <etharp_query+0x150>
        /* A new ARP request has been sent for a pending entry. Reset the ctime to
           not let it expire too fast. */
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: reset ctime for entry %"S16_F"\n", (s16_t)i));
        arp_table[i].ctime = 0;
 8019884:	7c7a      	ldrb	r2, [r7, #17]
 8019886:	4958      	ldr	r1, [pc, #352]	@ (80199e8 <etharp_query+0x2a0>)
 8019888:	4613      	mov	r3, r2
 801988a:	005b      	lsls	r3, r3, #1
 801988c:	4413      	add	r3, r2
 801988e:	00db      	lsls	r3, r3, #3
 8019890:	440b      	add	r3, r1
 8019892:	3312      	adds	r3, #18
 8019894:	2200      	movs	r2, #0
 8019896:	801a      	strh	r2, [r3, #0]
      }
    }
    if (q == NULL) {
 8019898:	687b      	ldr	r3, [r7, #4]
 801989a:	2b00      	cmp	r3, #0
 801989c:	d102      	bne.n	80198a4 <etharp_query+0x15c>
      return result;
 801989e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80198a2:	e096      	b.n	80199d2 <etharp_query+0x28a>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80198a4:	687b      	ldr	r3, [r7, #4]
 80198a6:	2b00      	cmp	r3, #0
 80198a8:	d106      	bne.n	80198b8 <etharp_query+0x170>
 80198aa:	4b4c      	ldr	r3, [pc, #304]	@ (80199dc <etharp_query+0x294>)
 80198ac:	f240 32ea 	movw	r2, #1002	@ 0x3ea
 80198b0:	494f      	ldr	r1, [pc, #316]	@ (80199f0 <etharp_query+0x2a8>)
 80198b2:	484c      	ldr	r0, [pc, #304]	@ (80199e4 <etharp_query+0x29c>)
 80198b4:	f002 fb44 	bl	801bf40 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80198b8:	7c7a      	ldrb	r2, [r7, #17]
 80198ba:	494b      	ldr	r1, [pc, #300]	@ (80199e8 <etharp_query+0x2a0>)
 80198bc:	4613      	mov	r3, r2
 80198be:	005b      	lsls	r3, r3, #1
 80198c0:	4413      	add	r3, r2
 80198c2:	00db      	lsls	r3, r3, #3
 80198c4:	440b      	add	r3, r1
 80198c6:	3314      	adds	r3, #20
 80198c8:	781b      	ldrb	r3, [r3, #0]
 80198ca:	2b01      	cmp	r3, #1
 80198cc:	d917      	bls.n	80198fe <etharp_query+0x1b6>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80198ce:	4a49      	ldr	r2, [pc, #292]	@ (80199f4 <etharp_query+0x2ac>)
 80198d0:	7c7b      	ldrb	r3, [r7, #17]
 80198d2:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80198d4:	7c7a      	ldrb	r2, [r7, #17]
 80198d6:	4613      	mov	r3, r2
 80198d8:	005b      	lsls	r3, r3, #1
 80198da:	4413      	add	r3, r2
 80198dc:	00db      	lsls	r3, r3, #3
 80198de:	3308      	adds	r3, #8
 80198e0:	4a41      	ldr	r2, [pc, #260]	@ (80199e8 <etharp_query+0x2a0>)
 80198e2:	4413      	add	r3, r2
 80198e4:	3304      	adds	r3, #4
 80198e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80198ea:	9200      	str	r2, [sp, #0]
 80198ec:	697a      	ldr	r2, [r7, #20]
 80198ee:	6879      	ldr	r1, [r7, #4]
 80198f0:	68f8      	ldr	r0, [r7, #12]
 80198f2:	f001 fd85 	bl	801b400 <ethernet_output>
 80198f6:	4603      	mov	r3, r0
 80198f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80198fc:	e067      	b.n	80199ce <etharp_query+0x286>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80198fe:	7c7a      	ldrb	r2, [r7, #17]
 8019900:	4939      	ldr	r1, [pc, #228]	@ (80199e8 <etharp_query+0x2a0>)
 8019902:	4613      	mov	r3, r2
 8019904:	005b      	lsls	r3, r3, #1
 8019906:	4413      	add	r3, r2
 8019908:	00db      	lsls	r3, r3, #3
 801990a:	440b      	add	r3, r1
 801990c:	3314      	adds	r3, #20
 801990e:	781b      	ldrb	r3, [r3, #0]
 8019910:	2b01      	cmp	r3, #1
 8019912:	d15c      	bne.n	80199ce <etharp_query+0x286>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8019914:	2300      	movs	r3, #0
 8019916:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801991c:	e01c      	b.n	8019958 <etharp_query+0x210>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == NULL));
 801991e:	69fb      	ldr	r3, [r7, #28]
 8019920:	895a      	ldrh	r2, [r3, #10]
 8019922:	69fb      	ldr	r3, [r7, #28]
 8019924:	891b      	ldrh	r3, [r3, #8]
 8019926:	429a      	cmp	r2, r3
 8019928:	d10a      	bne.n	8019940 <etharp_query+0x1f8>
 801992a:	69fb      	ldr	r3, [r7, #28]
 801992c:	681b      	ldr	r3, [r3, #0]
 801992e:	2b00      	cmp	r3, #0
 8019930:	d006      	beq.n	8019940 <etharp_query+0x1f8>
 8019932:	4b2a      	ldr	r3, [pc, #168]	@ (80199dc <etharp_query+0x294>)
 8019934:	f240 32fa 	movw	r2, #1018	@ 0x3fa
 8019938:	492f      	ldr	r1, [pc, #188]	@ (80199f8 <etharp_query+0x2b0>)
 801993a:	482a      	ldr	r0, [pc, #168]	@ (80199e4 <etharp_query+0x29c>)
 801993c:	f002 fb00 	bl	801bf40 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8019940:	69fb      	ldr	r3, [r7, #28]
 8019942:	7b1b      	ldrb	r3, [r3, #12]
 8019944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019948:	2b00      	cmp	r3, #0
 801994a:	d002      	beq.n	8019952 <etharp_query+0x20a>
        copy_needed = 1;
 801994c:	2301      	movs	r3, #1
 801994e:	61bb      	str	r3, [r7, #24]
        break;
 8019950:	e005      	b.n	801995e <etharp_query+0x216>
      }
      p = p->next;
 8019952:	69fb      	ldr	r3, [r7, #28]
 8019954:	681b      	ldr	r3, [r3, #0]
 8019956:	61fb      	str	r3, [r7, #28]
    while (p) {
 8019958:	69fb      	ldr	r3, [r7, #28]
 801995a:	2b00      	cmp	r3, #0
 801995c:	d1df      	bne.n	801991e <etharp_query+0x1d6>
    }
    if (copy_needed) {
 801995e:	69bb      	ldr	r3, [r7, #24]
 8019960:	2b00      	cmp	r3, #0
 8019962:	d007      	beq.n	8019974 <etharp_query+0x22c>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8019964:	687a      	ldr	r2, [r7, #4]
 8019966:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801996a:	200e      	movs	r0, #14
 801996c:	f7f6 fac2 	bl	800fef4 <pbuf_clone>
 8019970:	61f8      	str	r0, [r7, #28]
 8019972:	e004      	b.n	801997e <etharp_query+0x236>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8019974:	687b      	ldr	r3, [r7, #4]
 8019976:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8019978:	69f8      	ldr	r0, [r7, #28]
 801997a:	f7f5 ffd7 	bl	800f92c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801997e:	69fb      	ldr	r3, [r7, #28]
 8019980:	2b00      	cmp	r3, #0
 8019982:	d021      	beq.n	80199c8 <etharp_query+0x280>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8019984:	7c7a      	ldrb	r2, [r7, #17]
 8019986:	4918      	ldr	r1, [pc, #96]	@ (80199e8 <etharp_query+0x2a0>)
 8019988:	4613      	mov	r3, r2
 801998a:	005b      	lsls	r3, r3, #1
 801998c:	4413      	add	r3, r2
 801998e:	00db      	lsls	r3, r3, #3
 8019990:	440b      	add	r3, r1
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	2b00      	cmp	r3, #0
 8019996:	d00a      	beq.n	80199ae <etharp_query+0x266>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8019998:	7c7a      	ldrb	r2, [r7, #17]
 801999a:	4913      	ldr	r1, [pc, #76]	@ (80199e8 <etharp_query+0x2a0>)
 801999c:	4613      	mov	r3, r2
 801999e:	005b      	lsls	r3, r3, #1
 80199a0:	4413      	add	r3, r2
 80199a2:	00db      	lsls	r3, r3, #3
 80199a4:	440b      	add	r3, r1
 80199a6:	681b      	ldr	r3, [r3, #0]
 80199a8:	4618      	mov	r0, r3
 80199aa:	f7f5 ff1f 	bl	800f7ec <pbuf_free>
      }
      arp_table[i].q = p;
 80199ae:	7c7a      	ldrb	r2, [r7, #17]
 80199b0:	490d      	ldr	r1, [pc, #52]	@ (80199e8 <etharp_query+0x2a0>)
 80199b2:	4613      	mov	r3, r2
 80199b4:	005b      	lsls	r3, r3, #1
 80199b6:	4413      	add	r3, r2
 80199b8:	00db      	lsls	r3, r3, #3
 80199ba:	440b      	add	r3, r1
 80199bc:	69fa      	ldr	r2, [r7, #28]
 80199be:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80199c0:	2300      	movs	r3, #0
 80199c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80199c6:	e002      	b.n	80199ce <etharp_query+0x286>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80199c8:	23ff      	movs	r3, #255	@ 0xff
 80199ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 80199ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80199d2:	4618      	mov	r0, r3
 80199d4:	3728      	adds	r7, #40	@ 0x28
 80199d6:	46bd      	mov	sp, r7
 80199d8:	bd80      	pop	{r7, pc}
 80199da:	bf00      	nop
 80199dc:	0802057c 	.word	0x0802057c
 80199e0:	0802070c 	.word	0x0802070c
 80199e4:	080205d8 	.word	0x080205d8
 80199e8:	2000adac 	.word	0x2000adac
 80199ec:	0802071c 	.word	0x0802071c
 80199f0:	08020700 	.word	0x08020700
 80199f4:	2000ae9c 	.word	0x2000ae9c
 80199f8:	08020744 	.word	0x08020744

080199fc <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80199fc:	b580      	push	{r7, lr}
 80199fe:	b08a      	sub	sp, #40	@ 0x28
 8019a00:	af02      	add	r7, sp, #8
 8019a02:	60f8      	str	r0, [r7, #12]
 8019a04:	60b9      	str	r1, [r7, #8]
 8019a06:	607a      	str	r2, [r7, #4]
 8019a08:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8019a0a:	2300      	movs	r3, #0
 8019a0c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019a0e:	68fb      	ldr	r3, [r7, #12]
 8019a10:	2b00      	cmp	r3, #0
 8019a12:	d106      	bne.n	8019a22 <etharp_raw+0x26>
 8019a14:	4b3a      	ldr	r3, [pc, #232]	@ (8019b00 <etharp_raw+0x104>)
 8019a16:	f44f 628c 	mov.w	r2, #1120	@ 0x460
 8019a1a:	493a      	ldr	r1, [pc, #232]	@ (8019b04 <etharp_raw+0x108>)
 8019a1c:	483a      	ldr	r0, [pc, #232]	@ (8019b08 <etharp_raw+0x10c>)
 8019a1e:	f002 fa8f 	bl	801bf40 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8019a22:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019a26:	211c      	movs	r1, #28
 8019a28:	200e      	movs	r0, #14
 8019a2a:	f7f5 fbf9 	bl	800f220 <pbuf_alloc>
 8019a2e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8019a30:	69bb      	ldr	r3, [r7, #24]
 8019a32:	2b00      	cmp	r3, #0
 8019a34:	d102      	bne.n	8019a3c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8019a36:	f04f 33ff 	mov.w	r3, #4294967295
 8019a3a:	e05d      	b.n	8019af8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8019a3c:	69bb      	ldr	r3, [r7, #24]
 8019a3e:	895b      	ldrh	r3, [r3, #10]
 8019a40:	2b1b      	cmp	r3, #27
 8019a42:	d806      	bhi.n	8019a52 <etharp_raw+0x56>
 8019a44:	4b2e      	ldr	r3, [pc, #184]	@ (8019b00 <etharp_raw+0x104>)
 8019a46:	f240 426b 	movw	r2, #1131	@ 0x46b
 8019a4a:	4930      	ldr	r1, [pc, #192]	@ (8019b0c <etharp_raw+0x110>)
 8019a4c:	482e      	ldr	r0, [pc, #184]	@ (8019b08 <etharp_raw+0x10c>)
 8019a4e:	f002 fa77 	bl	801bf40 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8019a52:	69bb      	ldr	r3, [r7, #24]
 8019a54:	685b      	ldr	r3, [r3, #4]
 8019a56:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8019a58:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019a5a:	4618      	mov	r0, r3
 8019a5c:	f7f4 f802 	bl	800da64 <lwip_htons>
 8019a60:	4603      	mov	r3, r0
 8019a62:	461a      	mov	r2, r3
 8019a64:	697b      	ldr	r3, [r7, #20]
 8019a66:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8019a68:	68fb      	ldr	r3, [r7, #12]
 8019a6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8019a6e:	2b06      	cmp	r3, #6
 8019a70:	d006      	beq.n	8019a80 <etharp_raw+0x84>
 8019a72:	4b23      	ldr	r3, [pc, #140]	@ (8019b00 <etharp_raw+0x104>)
 8019a74:	f240 4272 	movw	r2, #1138	@ 0x472
 8019a78:	4925      	ldr	r1, [pc, #148]	@ (8019b10 <etharp_raw+0x114>)
 8019a7a:	4823      	ldr	r0, [pc, #140]	@ (8019b08 <etharp_raw+0x10c>)
 8019a7c:	f002 fa60 	bl	801bf40 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8019a80:	697b      	ldr	r3, [r7, #20]
 8019a82:	3308      	adds	r3, #8
 8019a84:	2206      	movs	r2, #6
 8019a86:	6839      	ldr	r1, [r7, #0]
 8019a88:	4618      	mov	r0, r3
 8019a8a:	f002 fcae 	bl	801c3ea <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8019a8e:	697b      	ldr	r3, [r7, #20]
 8019a90:	3312      	adds	r3, #18
 8019a92:	2206      	movs	r2, #6
 8019a94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019a96:	4618      	mov	r0, r3
 8019a98:	f002 fca7 	bl	801c3ea <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8019a9c:	697b      	ldr	r3, [r7, #20]
 8019a9e:	330e      	adds	r3, #14
 8019aa0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019aa2:	6812      	ldr	r2, [r2, #0]
 8019aa4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8019aa6:	697b      	ldr	r3, [r7, #20]
 8019aa8:	3318      	adds	r3, #24
 8019aaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019aac:	6812      	ldr	r2, [r2, #0]
 8019aae:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8019ab0:	697b      	ldr	r3, [r7, #20]
 8019ab2:	2200      	movs	r2, #0
 8019ab4:	701a      	strb	r2, [r3, #0]
 8019ab6:	2200      	movs	r2, #0
 8019ab8:	f042 0201 	orr.w	r2, r2, #1
 8019abc:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8019abe:	697b      	ldr	r3, [r7, #20]
 8019ac0:	2200      	movs	r2, #0
 8019ac2:	f042 0208 	orr.w	r2, r2, #8
 8019ac6:	709a      	strb	r2, [r3, #2]
 8019ac8:	2200      	movs	r2, #0
 8019aca:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8019acc:	697b      	ldr	r3, [r7, #20]
 8019ace:	2206      	movs	r2, #6
 8019ad0:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8019ad2:	697b      	ldr	r3, [r7, #20]
 8019ad4:	2204      	movs	r2, #4
 8019ad6:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8019ad8:	f640 0306 	movw	r3, #2054	@ 0x806
 8019adc:	9300      	str	r3, [sp, #0]
 8019ade:	687b      	ldr	r3, [r7, #4]
 8019ae0:	68ba      	ldr	r2, [r7, #8]
 8019ae2:	69b9      	ldr	r1, [r7, #24]
 8019ae4:	68f8      	ldr	r0, [r7, #12]
 8019ae6:	f001 fc8b 	bl	801b400 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8019aea:	69b8      	ldr	r0, [r7, #24]
 8019aec:	f7f5 fe7e 	bl	800f7ec <pbuf_free>
  p = NULL;
 8019af0:	2300      	movs	r3, #0
 8019af2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8019af4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019af8:	4618      	mov	r0, r3
 8019afa:	3720      	adds	r7, #32
 8019afc:	46bd      	mov	sp, r7
 8019afe:	bd80      	pop	{r7, pc}
 8019b00:	0802057c 	.word	0x0802057c
 8019b04:	080206b0 	.word	0x080206b0
 8019b08:	080205d8 	.word	0x080205d8
 8019b0c:	08020760 	.word	0x08020760
 8019b10:	08020794 	.word	0x08020794

08019b14 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8019b14:	b580      	push	{r7, lr}
 8019b16:	b088      	sub	sp, #32
 8019b18:	af04      	add	r7, sp, #16
 8019b1a:	60f8      	str	r0, [r7, #12]
 8019b1c:	60b9      	str	r1, [r7, #8]
 8019b1e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019b20:	68fb      	ldr	r3, [r7, #12]
 8019b22:	f103 012e 	add.w	r1, r3, #46	@ 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8019b26:	68fb      	ldr	r3, [r7, #12]
 8019b28:	f103 002e 	add.w	r0, r3, #46	@ 0x2e
 8019b2c:	68fb      	ldr	r3, [r7, #12]
 8019b2e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019b30:	2201      	movs	r2, #1
 8019b32:	9203      	str	r2, [sp, #12]
 8019b34:	68ba      	ldr	r2, [r7, #8]
 8019b36:	9202      	str	r2, [sp, #8]
 8019b38:	4a06      	ldr	r2, [pc, #24]	@ (8019b54 <etharp_request_dst+0x40>)
 8019b3a:	9201      	str	r2, [sp, #4]
 8019b3c:	9300      	str	r3, [sp, #0]
 8019b3e:	4603      	mov	r3, r0
 8019b40:	687a      	ldr	r2, [r7, #4]
 8019b42:	68f8      	ldr	r0, [r7, #12]
 8019b44:	f7ff ff5a 	bl	80199fc <etharp_raw>
 8019b48:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8019b4a:	4618      	mov	r0, r3
 8019b4c:	3710      	adds	r7, #16
 8019b4e:	46bd      	mov	sp, r7
 8019b50:	bd80      	pop	{r7, pc}
 8019b52:	bf00      	nop
 8019b54:	08020e10 	.word	0x08020e10

08019b58 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8019b58:	b580      	push	{r7, lr}
 8019b5a:	b082      	sub	sp, #8
 8019b5c:	af00      	add	r7, sp, #0
 8019b5e:	6078      	str	r0, [r7, #4]
 8019b60:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8019b62:	4a05      	ldr	r2, [pc, #20]	@ (8019b78 <etharp_request+0x20>)
 8019b64:	6839      	ldr	r1, [r7, #0]
 8019b66:	6878      	ldr	r0, [r7, #4]
 8019b68:	f7ff ffd4 	bl	8019b14 <etharp_request_dst>
 8019b6c:	4603      	mov	r3, r0
}
 8019b6e:	4618      	mov	r0, r3
 8019b70:	3708      	adds	r7, #8
 8019b72:	46bd      	mov	sp, r7
 8019b74:	bd80      	pop	{r7, pc}
 8019b76:	bf00      	nop
 8019b78:	08020e08 	.word	0x08020e08

08019b7c <etharp_acd_probe>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_acd_probe(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8019b7c:	b580      	push	{r7, lr}
 8019b7e:	b086      	sub	sp, #24
 8019b80:	af04      	add	r7, sp, #16
 8019b82:	6078      	str	r0, [r7, #4]
 8019b84:	6039      	str	r1, [r7, #0]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, &ethbroadcast,
 8019b86:	687b      	ldr	r3, [r7, #4]
 8019b88:	f103 012e 	add.w	r1, r3, #46	@ 0x2e
                    (struct eth_addr *)netif->hwaddr, IP4_ADDR_ANY4, &ethzero,
 8019b8c:	687b      	ldr	r3, [r7, #4]
 8019b8e:	f103 022e 	add.w	r2, r3, #46	@ 0x2e
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, &ethbroadcast,
 8019b92:	2301      	movs	r3, #1
 8019b94:	9303      	str	r3, [sp, #12]
 8019b96:	683b      	ldr	r3, [r7, #0]
 8019b98:	9302      	str	r3, [sp, #8]
 8019b9a:	4b07      	ldr	r3, [pc, #28]	@ (8019bb8 <etharp_acd_probe+0x3c>)
 8019b9c:	9301      	str	r3, [sp, #4]
 8019b9e:	4b07      	ldr	r3, [pc, #28]	@ (8019bbc <etharp_acd_probe+0x40>)
 8019ba0:	9300      	str	r3, [sp, #0]
 8019ba2:	4613      	mov	r3, r2
 8019ba4:	4a06      	ldr	r2, [pc, #24]	@ (8019bc0 <etharp_acd_probe+0x44>)
 8019ba6:	6878      	ldr	r0, [r7, #4]
 8019ba8:	f7ff ff28 	bl	80199fc <etharp_raw>
 8019bac:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8019bae:	4618      	mov	r0, r3
 8019bb0:	3708      	adds	r7, #8
 8019bb2:	46bd      	mov	sp, r7
 8019bb4:	bd80      	pop	{r7, pc}
 8019bb6:	bf00      	nop
 8019bb8:	08020e10 	.word	0x08020e10
 8019bbc:	08020e00 	.word	0x08020e00
 8019bc0:	08020e08 	.word	0x08020e08

08019bc4 <etharp_acd_announce>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_acd_announce(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8019bc4:	b580      	push	{r7, lr}
 8019bc6:	b086      	sub	sp, #24
 8019bc8:	af04      	add	r7, sp, #16
 8019bca:	6078      	str	r0, [r7, #4]
 8019bcc:	6039      	str	r1, [r7, #0]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, &ethbroadcast,
 8019bce:	687b      	ldr	r3, [r7, #4]
 8019bd0:	f103 012e 	add.w	r1, r3, #46	@ 0x2e
                    (struct eth_addr *)netif->hwaddr, ipaddr, &ethzero,
 8019bd4:	687b      	ldr	r3, [r7, #4]
 8019bd6:	f103 022e 	add.w	r2, r3, #46	@ 0x2e
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, &ethbroadcast,
 8019bda:	2301      	movs	r3, #1
 8019bdc:	9303      	str	r3, [sp, #12]
 8019bde:	683b      	ldr	r3, [r7, #0]
 8019be0:	9302      	str	r3, [sp, #8]
 8019be2:	4b07      	ldr	r3, [pc, #28]	@ (8019c00 <etharp_acd_announce+0x3c>)
 8019be4:	9301      	str	r3, [sp, #4]
 8019be6:	683b      	ldr	r3, [r7, #0]
 8019be8:	9300      	str	r3, [sp, #0]
 8019bea:	4613      	mov	r3, r2
 8019bec:	4a05      	ldr	r2, [pc, #20]	@ (8019c04 <etharp_acd_announce+0x40>)
 8019bee:	6878      	ldr	r0, [r7, #4]
 8019bf0:	f7ff ff04 	bl	80199fc <etharp_raw>
 8019bf4:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8019bf6:	4618      	mov	r0, r3
 8019bf8:	3708      	adds	r7, #8
 8019bfa:	46bd      	mov	sp, r7
 8019bfc:	bd80      	pop	{r7, pc}
 8019bfe:	bf00      	nop
 8019c00:	08020e10 	.word	0x08020e10
 8019c04:	08020e08 	.word	0x08020e08

08019c08 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8019c08:	b580      	push	{r7, lr}
 8019c0a:	b08e      	sub	sp, #56	@ 0x38
 8019c0c:	af04      	add	r7, sp, #16
 8019c0e:	6078      	str	r0, [r7, #4]
 8019c10:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8019c12:	4b82      	ldr	r3, [pc, #520]	@ (8019e1c <icmp_input+0x214>)
 8019c14:	689b      	ldr	r3, [r3, #8]
 8019c16:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8019c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c1a:	781b      	ldrb	r3, [r3, #0]
 8019c1c:	f003 030f 	and.w	r3, r3, #15
 8019c20:	b2db      	uxtb	r3, r3
 8019c22:	009b      	lsls	r3, r3, #2
 8019c24:	b2db      	uxtb	r3, r3
 8019c26:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8019c28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8019c2a:	2b13      	cmp	r3, #19
 8019c2c:	f240 80de 	bls.w	8019dec <icmp_input+0x1e4>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8019c30:	687b      	ldr	r3, [r7, #4]
 8019c32:	895b      	ldrh	r3, [r3, #10]
 8019c34:	2b03      	cmp	r3, #3
 8019c36:	f240 80db 	bls.w	8019df0 <icmp_input+0x1e8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8019c3a:	687b      	ldr	r3, [r7, #4]
 8019c3c:	685b      	ldr	r3, [r3, #4]
 8019c3e:	781b      	ldrb	r3, [r3, #0]
 8019c40:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8019c44:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8019c48:	2b00      	cmp	r3, #0
 8019c4a:	f000 80c8 	beq.w	8019dde <icmp_input+0x1d6>
 8019c4e:	2b08      	cmp	r3, #8
 8019c50:	f040 80c8 	bne.w	8019de4 <icmp_input+0x1dc>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8019c54:	4b72      	ldr	r3, [pc, #456]	@ (8019e20 <icmp_input+0x218>)
 8019c56:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019c58:	4b70      	ldr	r3, [pc, #448]	@ (8019e1c <icmp_input+0x214>)
 8019c5a:	695b      	ldr	r3, [r3, #20]
 8019c5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019c60:	2be0      	cmp	r3, #224	@ 0xe0
 8019c62:	f000 80cc 	beq.w	8019dfe <icmp_input+0x1f6>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8019c66:	4b6d      	ldr	r3, [pc, #436]	@ (8019e1c <icmp_input+0x214>)
 8019c68:	695b      	ldr	r3, [r3, #20]
 8019c6a:	4a6c      	ldr	r2, [pc, #432]	@ (8019e1c <icmp_input+0x214>)
 8019c6c:	6812      	ldr	r2, [r2, #0]
 8019c6e:	4611      	mov	r1, r2
 8019c70:	4618      	mov	r0, r3
 8019c72:	f000 fc31 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 8019c76:	4603      	mov	r3, r0
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	f040 80c2 	bne.w	8019e02 <icmp_input+0x1fa>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8019c7e:	687b      	ldr	r3, [r7, #4]
 8019c80:	891b      	ldrh	r3, [r3, #8]
 8019c82:	2b07      	cmp	r3, #7
 8019c84:	f240 80b6 	bls.w	8019df4 <icmp_input+0x1ec>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8019c88:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8019c8a:	330e      	adds	r3, #14
 8019c8c:	4619      	mov	r1, r3
 8019c8e:	6878      	ldr	r0, [r7, #4]
 8019c90:	f7f5 fd20 	bl	800f6d4 <pbuf_add_header>
 8019c94:	4603      	mov	r3, r0
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d04b      	beq.n	8019d32 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8019c9a:	687b      	ldr	r3, [r7, #4]
 8019c9c:	891a      	ldrh	r2, [r3, #8]
 8019c9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8019ca0:	4413      	add	r3, r2
 8019ca2:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8019ca4:	687b      	ldr	r3, [r7, #4]
 8019ca6:	891b      	ldrh	r3, [r3, #8]
 8019ca8:	8b7a      	ldrh	r2, [r7, #26]
 8019caa:	429a      	cmp	r2, r3
 8019cac:	f0c0 80ab 	bcc.w	8019e06 <icmp_input+0x1fe>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8019cb0:	8b7b      	ldrh	r3, [r7, #26]
 8019cb2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019cb6:	4619      	mov	r1, r3
 8019cb8:	200e      	movs	r0, #14
 8019cba:	f7f5 fab1 	bl	800f220 <pbuf_alloc>
 8019cbe:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8019cc0:	697b      	ldr	r3, [r7, #20]
 8019cc2:	2b00      	cmp	r3, #0
 8019cc4:	f000 80a1 	beq.w	8019e0a <icmp_input+0x202>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8019cc8:	697b      	ldr	r3, [r7, #20]
 8019cca:	895b      	ldrh	r3, [r3, #10]
 8019ccc:	461a      	mov	r2, r3
 8019cce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8019cd0:	3308      	adds	r3, #8
 8019cd2:	429a      	cmp	r2, r3
 8019cd4:	d203      	bcs.n	8019cde <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header\n"));
          pbuf_free(r);
 8019cd6:	6978      	ldr	r0, [r7, #20]
 8019cd8:	f7f5 fd88 	bl	800f7ec <pbuf_free>
          goto icmperr;
 8019cdc:	e096      	b.n	8019e0c <icmp_input+0x204>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8019cde:	697b      	ldr	r3, [r7, #20]
 8019ce0:	685b      	ldr	r3, [r3, #4]
 8019ce2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8019ce4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8019ce6:	4618      	mov	r0, r3
 8019ce8:	f002 fb7f 	bl	801c3ea <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8019cec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8019cee:	4619      	mov	r1, r3
 8019cf0:	6978      	ldr	r0, [r7, #20]
 8019cf2:	f7f5 fcff 	bl	800f6f4 <pbuf_remove_header>
 8019cf6:	4603      	mov	r3, r0
 8019cf8:	2b00      	cmp	r3, #0
 8019cfa:	d009      	beq.n	8019d10 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed", 0);
 8019cfc:	4b49      	ldr	r3, [pc, #292]	@ (8019e24 <icmp_input+0x21c>)
 8019cfe:	22b6      	movs	r2, #182	@ 0xb6
 8019d00:	4949      	ldr	r1, [pc, #292]	@ (8019e28 <icmp_input+0x220>)
 8019d02:	484a      	ldr	r0, [pc, #296]	@ (8019e2c <icmp_input+0x224>)
 8019d04:	f002 f91c 	bl	801bf40 <iprintf>
          pbuf_free(r);
 8019d08:	6978      	ldr	r0, [r7, #20]
 8019d0a:	f7f5 fd6f 	bl	800f7ec <pbuf_free>
          goto icmperr;
 8019d0e:	e07d      	b.n	8019e0c <icmp_input+0x204>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8019d10:	6879      	ldr	r1, [r7, #4]
 8019d12:	6978      	ldr	r0, [r7, #20]
 8019d14:	f7f5 fe88 	bl	800fa28 <pbuf_copy>
 8019d18:	4603      	mov	r3, r0
 8019d1a:	2b00      	cmp	r3, #0
 8019d1c:	d003      	beq.n	8019d26 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed\n"));
          pbuf_free(r);
 8019d1e:	6978      	ldr	r0, [r7, #20]
 8019d20:	f7f5 fd64 	bl	800f7ec <pbuf_free>
          goto icmperr;
 8019d24:	e072      	b.n	8019e0c <icmp_input+0x204>
        }
        /* free the original p */
        pbuf_free(p);
 8019d26:	6878      	ldr	r0, [r7, #4]
 8019d28:	f7f5 fd60 	bl	800f7ec <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8019d2c:	697b      	ldr	r3, [r7, #20]
 8019d2e:	607b      	str	r3, [r7, #4]
 8019d30:	e00f      	b.n	8019d52 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8019d32:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8019d34:	330e      	adds	r3, #14
 8019d36:	4619      	mov	r1, r3
 8019d38:	6878      	ldr	r0, [r7, #4]
 8019d3a:	f7f5 fcdb 	bl	800f6f4 <pbuf_remove_header>
 8019d3e:	4603      	mov	r3, r0
 8019d40:	2b00      	cmp	r3, #0
 8019d42:	d006      	beq.n	8019d52 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed", 0);
 8019d44:	4b37      	ldr	r3, [pc, #220]	@ (8019e24 <icmp_input+0x21c>)
 8019d46:	22c7      	movs	r2, #199	@ 0xc7
 8019d48:	4939      	ldr	r1, [pc, #228]	@ (8019e30 <icmp_input+0x228>)
 8019d4a:	4838      	ldr	r0, [pc, #224]	@ (8019e2c <icmp_input+0x224>)
 8019d4c:	f002 f8f8 	bl	801bf40 <iprintf>
          goto icmperr;
 8019d50:	e05c      	b.n	8019e0c <icmp_input+0x204>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8019d52:	687b      	ldr	r3, [r7, #4]
 8019d54:	685b      	ldr	r3, [r3, #4]
 8019d56:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8019d58:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8019d5a:	4619      	mov	r1, r3
 8019d5c:	6878      	ldr	r0, [r7, #4]
 8019d5e:	f7f5 fcb9 	bl	800f6d4 <pbuf_add_header>
 8019d62:	4603      	mov	r3, r0
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d13c      	bne.n	8019de2 <icmp_input+0x1da>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet\n"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8019d68:	687b      	ldr	r3, [r7, #4]
 8019d6a:	685b      	ldr	r3, [r3, #4]
 8019d6c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8019d6e:	69fb      	ldr	r3, [r7, #28]
 8019d70:	681a      	ldr	r2, [r3, #0]
 8019d72:	68fb      	ldr	r3, [r7, #12]
 8019d74:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8019d76:	4b29      	ldr	r3, [pc, #164]	@ (8019e1c <icmp_input+0x214>)
 8019d78:	691a      	ldr	r2, [r3, #16]
 8019d7a:	68fb      	ldr	r3, [r7, #12]
 8019d7c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8019d7e:	693b      	ldr	r3, [r7, #16]
 8019d80:	2200      	movs	r2, #0
 8019d82:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8019d84:	693b      	ldr	r3, [r7, #16]
 8019d86:	885b      	ldrh	r3, [r3, #2]
 8019d88:	b29b      	uxth	r3, r3
 8019d8a:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8019d8e:	4293      	cmp	r3, r2
 8019d90:	d907      	bls.n	8019da2 <icmp_input+0x19a>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8019d92:	693b      	ldr	r3, [r7, #16]
 8019d94:	885b      	ldrh	r3, [r3, #2]
 8019d96:	b29b      	uxth	r3, r3
 8019d98:	3309      	adds	r3, #9
 8019d9a:	b29a      	uxth	r2, r3
 8019d9c:	693b      	ldr	r3, [r7, #16]
 8019d9e:	805a      	strh	r2, [r3, #2]
 8019da0:	e006      	b.n	8019db0 <icmp_input+0x1a8>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8019da2:	693b      	ldr	r3, [r7, #16]
 8019da4:	885b      	ldrh	r3, [r3, #2]
 8019da6:	b29b      	uxth	r3, r3
 8019da8:	3308      	adds	r3, #8
 8019daa:	b29a      	uxth	r2, r3
 8019dac:	693b      	ldr	r3, [r7, #16]
 8019dae:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8019db0:	68fb      	ldr	r3, [r7, #12]
 8019db2:	22ff      	movs	r2, #255	@ 0xff
 8019db4:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8019db6:	68fb      	ldr	r3, [r7, #12]
 8019db8:	2200      	movs	r2, #0
 8019dba:	729a      	strb	r2, [r3, #10]
 8019dbc:	2200      	movs	r2, #0
 8019dbe:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8019dc0:	683b      	ldr	r3, [r7, #0]
 8019dc2:	9302      	str	r3, [sp, #8]
 8019dc4:	2301      	movs	r3, #1
 8019dc6:	9301      	str	r3, [sp, #4]
 8019dc8:	2300      	movs	r3, #0
 8019dca:	9300      	str	r3, [sp, #0]
 8019dcc:	23ff      	movs	r3, #255	@ 0xff
 8019dce:	2200      	movs	r2, #0
 8019dd0:	69f9      	ldr	r1, [r7, #28]
 8019dd2:	6878      	ldr	r0, [r7, #4]
 8019dd4:	f000 faa8 	bl	801a328 <ip4_output_if>
 8019dd8:	4603      	mov	r3, r0
 8019dda:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8019ddc:	e001      	b.n	8019de2 <icmp_input+0x1da>
      break;
 8019dde:	bf00      	nop
 8019de0:	e000      	b.n	8019de4 <icmp_input+0x1dc>
      break;
 8019de2:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8019de4:	6878      	ldr	r0, [r7, #4]
 8019de6:	f7f5 fd01 	bl	800f7ec <pbuf_free>
  return;
 8019dea:	e013      	b.n	8019e14 <icmp_input+0x20c>
    goto lenerr;
 8019dec:	bf00      	nop
 8019dee:	e002      	b.n	8019df6 <icmp_input+0x1ee>
    goto lenerr;
 8019df0:	bf00      	nop
 8019df2:	e000      	b.n	8019df6 <icmp_input+0x1ee>
        goto lenerr;
 8019df4:	bf00      	nop
lenerr:
  pbuf_free(p);
 8019df6:	6878      	ldr	r0, [r7, #4]
 8019df8:	f7f5 fcf8 	bl	800f7ec <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019dfc:	e00a      	b.n	8019e14 <icmp_input+0x20c>
        goto icmperr;
 8019dfe:	bf00      	nop
 8019e00:	e004      	b.n	8019e0c <icmp_input+0x204>
        goto icmperr;
 8019e02:	bf00      	nop
 8019e04:	e002      	b.n	8019e0c <icmp_input+0x204>
          goto icmperr;
 8019e06:	bf00      	nop
 8019e08:	e000      	b.n	8019e0c <icmp_input+0x204>
          goto icmperr;
 8019e0a:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8019e0c:	6878      	ldr	r0, [r7, #4]
 8019e0e:	f7f5 fced 	bl	800f7ec <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019e12:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8019e14:	3728      	adds	r7, #40	@ 0x28
 8019e16:	46bd      	mov	sp, r7
 8019e18:	bd80      	pop	{r7, pc}
 8019e1a:	bf00      	nop
 8019e1c:	20003fa4 	.word	0x20003fa4
 8019e20:	20003fb8 	.word	0x20003fb8
 8019e24:	080207d8 	.word	0x080207d8
 8019e28:	080207f0 	.word	0x080207f0
 8019e2c:	08020824 	.word	0x08020824
 8019e30:	0802084c 	.word	0x0802084c

08019e34 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8019e34:	b580      	push	{r7, lr}
 8019e36:	b082      	sub	sp, #8
 8019e38:	af00      	add	r7, sp, #0
 8019e3a:	6078      	str	r0, [r7, #4]
 8019e3c:	460b      	mov	r3, r1
 8019e3e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8019e40:	78fb      	ldrb	r3, [r7, #3]
 8019e42:	461a      	mov	r2, r3
 8019e44:	2103      	movs	r1, #3
 8019e46:	6878      	ldr	r0, [r7, #4]
 8019e48:	f000 f814 	bl	8019e74 <icmp_send_response>
}
 8019e4c:	bf00      	nop
 8019e4e:	3708      	adds	r7, #8
 8019e50:	46bd      	mov	sp, r7
 8019e52:	bd80      	pop	{r7, pc}

08019e54 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8019e54:	b580      	push	{r7, lr}
 8019e56:	b082      	sub	sp, #8
 8019e58:	af00      	add	r7, sp, #0
 8019e5a:	6078      	str	r0, [r7, #4]
 8019e5c:	460b      	mov	r3, r1
 8019e5e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8019e60:	78fb      	ldrb	r3, [r7, #3]
 8019e62:	461a      	mov	r2, r3
 8019e64:	210b      	movs	r1, #11
 8019e66:	6878      	ldr	r0, [r7, #4]
 8019e68:	f000 f804 	bl	8019e74 <icmp_send_response>
}
 8019e6c:	bf00      	nop
 8019e6e:	3708      	adds	r7, #8
 8019e70:	46bd      	mov	sp, r7
 8019e72:	bd80      	pop	{r7, pc}

08019e74 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8019e74:	b580      	push	{r7, lr}
 8019e76:	b08c      	sub	sp, #48	@ 0x30
 8019e78:	af04      	add	r7, sp, #16
 8019e7a:	6078      	str	r0, [r7, #4]
 8019e7c:	460b      	mov	r3, r1
 8019e7e:	70fb      	strb	r3, [r7, #3]
 8019e80:	4613      	mov	r3, r2
 8019e82:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* Keep IP header + up to 8 bytes */
  response_pkt_len = IP_HLEN + ICMP_DEST_UNREACH_DATASIZE;
 8019e84:	231c      	movs	r3, #28
 8019e86:	83fb      	strh	r3, [r7, #30]
  if (p->tot_len < response_pkt_len) {
 8019e88:	687b      	ldr	r3, [r7, #4]
 8019e8a:	891b      	ldrh	r3, [r3, #8]
 8019e8c:	8bfa      	ldrh	r2, [r7, #30]
 8019e8e:	429a      	cmp	r2, r3
 8019e90:	d902      	bls.n	8019e98 <icmp_send_response+0x24>
    response_pkt_len = p->tot_len;
 8019e92:	687b      	ldr	r3, [r7, #4]
 8019e94:	891b      	ldrh	r3, [r3, #8]
 8019e96:	83fb      	strh	r3, [r7, #30]
  }

  /* ICMP header + part of original packet */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_hdr) + response_pkt_len, PBUF_RAM);
 8019e98:	8bfb      	ldrh	r3, [r7, #30]
 8019e9a:	3308      	adds	r3, #8
 8019e9c:	b29b      	uxth	r3, r3
 8019e9e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019ea2:	4619      	mov	r1, r3
 8019ea4:	2022      	movs	r0, #34	@ 0x22
 8019ea6:	f7f5 f9bb 	bl	800f220 <pbuf_alloc>
 8019eaa:	61b8      	str	r0, [r7, #24]
  if (q == NULL) {
 8019eac:	69bb      	ldr	r3, [r7, #24]
 8019eae:	2b00      	cmp	r3, #0
 8019eb0:	d054      	beq.n	8019f5c <icmp_send_response+0xe8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_send_response: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8019eb2:	69bb      	ldr	r3, [r7, #24]
 8019eb4:	895b      	ldrh	r3, [r3, #10]
 8019eb6:	461a      	mov	r2, r3
 8019eb8:	8bfb      	ldrh	r3, [r7, #30]
 8019eba:	3308      	adds	r3, #8
 8019ebc:	429a      	cmp	r2, r3
 8019ebe:	d206      	bcs.n	8019ece <icmp_send_response+0x5a>
 8019ec0:	4b28      	ldr	r3, [pc, #160]	@ (8019f64 <icmp_send_response+0xf0>)
 8019ec2:	f240 126d 	movw	r2, #365	@ 0x16d
 8019ec6:	4928      	ldr	r1, [pc, #160]	@ (8019f68 <icmp_send_response+0xf4>)
 8019ec8:	4828      	ldr	r0, [pc, #160]	@ (8019f6c <icmp_send_response+0xf8>)
 8019eca:	f002 f839 	bl	801bf40 <iprintf>
              (q->len >= (sizeof(struct icmp_hdr) + response_pkt_len)));

  iphdr = (struct ip_hdr *)p->payload;
 8019ece:	687b      	ldr	r3, [r7, #4]
 8019ed0:	685b      	ldr	r3, [r3, #4]
 8019ed2:	617b      	str	r3, [r7, #20]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_hdr *)q->payload;
 8019ed4:	69bb      	ldr	r3, [r7, #24]
 8019ed6:	685b      	ldr	r3, [r3, #4]
 8019ed8:	613b      	str	r3, [r7, #16]
  icmphdr->type = type;
 8019eda:	693b      	ldr	r3, [r7, #16]
 8019edc:	78fa      	ldrb	r2, [r7, #3]
 8019ede:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8019ee0:	693b      	ldr	r3, [r7, #16]
 8019ee2:	78ba      	ldrb	r2, [r7, #2]
 8019ee4:	705a      	strb	r2, [r3, #1]
  icmphdr->data = 0;
 8019ee6:	693b      	ldr	r3, [r7, #16]
 8019ee8:	2200      	movs	r2, #0
 8019eea:	711a      	strb	r2, [r3, #4]
 8019eec:	2200      	movs	r2, #0
 8019eee:	715a      	strb	r2, [r3, #5]
 8019ef0:	2200      	movs	r2, #0
 8019ef2:	719a      	strb	r2, [r3, #6]
 8019ef4:	2200      	movs	r2, #0
 8019ef6:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  pbuf_copy_partial_pbuf(q, p, response_pkt_len, sizeof(struct icmp_hdr));
 8019ef8:	8bfa      	ldrh	r2, [r7, #30]
 8019efa:	2308      	movs	r3, #8
 8019efc:	6879      	ldr	r1, [r7, #4]
 8019efe:	69b8      	ldr	r0, [r7, #24]
 8019f00:	f7f5 fdaa 	bl	800fa58 <pbuf_copy_partial_pbuf>

  ip4_addr_copy(iphdr_src, iphdr->src);
 8019f04:	697b      	ldr	r3, [r7, #20]
 8019f06:	68db      	ldr	r3, [r3, #12]
 8019f08:	60bb      	str	r3, [r7, #8]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8019f0a:	f107 0308 	add.w	r3, r7, #8
 8019f0e:	4618      	mov	r0, r3
 8019f10:	f000 f82e 	bl	8019f70 <ip4_route>
 8019f14:	60f8      	str	r0, [r7, #12]
#endif
  if (netif != NULL) {
 8019f16:	68fb      	ldr	r3, [r7, #12]
 8019f18:	2b00      	cmp	r3, #0
 8019f1a:	d01b      	beq.n	8019f54 <icmp_send_response+0xe0>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8019f1c:	693b      	ldr	r3, [r7, #16]
 8019f1e:	2200      	movs	r2, #0
 8019f20:	709a      	strb	r2, [r3, #2]
 8019f22:	2200      	movs	r2, #0
 8019f24:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8019f26:	69bb      	ldr	r3, [r7, #24]
 8019f28:	895b      	ldrh	r3, [r3, #10]
 8019f2a:	4619      	mov	r1, r3
 8019f2c:	6938      	ldr	r0, [r7, #16]
 8019f2e:	f7f4 f97b 	bl	800e228 <inet_chksum>
 8019f32:	4603      	mov	r3, r0
 8019f34:	461a      	mov	r2, r3
 8019f36:	693b      	ldr	r3, [r7, #16]
 8019f38:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8019f3a:	f107 0208 	add.w	r2, r7, #8
 8019f3e:	68fb      	ldr	r3, [r7, #12]
 8019f40:	9302      	str	r3, [sp, #8]
 8019f42:	2301      	movs	r3, #1
 8019f44:	9301      	str	r3, [sp, #4]
 8019f46:	2300      	movs	r3, #0
 8019f48:	9300      	str	r3, [sp, #0]
 8019f4a:	23ff      	movs	r3, #255	@ 0xff
 8019f4c:	2100      	movs	r1, #0
 8019f4e:	69b8      	ldr	r0, [r7, #24]
 8019f50:	f000 f9ea 	bl	801a328 <ip4_output_if>
  }
  pbuf_free(q);
 8019f54:	69b8      	ldr	r0, [r7, #24]
 8019f56:	f7f5 fc49 	bl	800f7ec <pbuf_free>
 8019f5a:	e000      	b.n	8019f5e <icmp_send_response+0xea>
    return;
 8019f5c:	bf00      	nop
}
 8019f5e:	3720      	adds	r7, #32
 8019f60:	46bd      	mov	sp, r7
 8019f62:	bd80      	pop	{r7, pc}
 8019f64:	080207d8 	.word	0x080207d8
 8019f68:	08020880 	.word	0x08020880
 8019f6c:	08020824 	.word	0x08020824

08019f70 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8019f70:	b480      	push	{r7}
 8019f72:	b085      	sub	sp, #20
 8019f74:	af00      	add	r7, sp, #0
 8019f76:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8019f78:	4b33      	ldr	r3, [pc, #204]	@ (801a048 <ip4_route+0xd8>)
 8019f7a:	681b      	ldr	r3, [r3, #0]
 8019f7c:	60fb      	str	r3, [r7, #12]
 8019f7e:	e036      	b.n	8019fee <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8019f80:	68fb      	ldr	r3, [r7, #12]
 8019f82:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8019f86:	f003 0301 	and.w	r3, r3, #1
 8019f8a:	b2db      	uxtb	r3, r3
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	d02b      	beq.n	8019fe8 <ip4_route+0x78>
 8019f90:	68fb      	ldr	r3, [r7, #12]
 8019f92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8019f96:	089b      	lsrs	r3, r3, #2
 8019f98:	f003 0301 	and.w	r3, r3, #1
 8019f9c:	b2db      	uxtb	r3, r3
 8019f9e:	2b00      	cmp	r3, #0
 8019fa0:	d022      	beq.n	8019fe8 <ip4_route+0x78>
 8019fa2:	68fb      	ldr	r3, [r7, #12]
 8019fa4:	3304      	adds	r3, #4
 8019fa6:	681b      	ldr	r3, [r3, #0]
 8019fa8:	2b00      	cmp	r3, #0
 8019faa:	d01d      	beq.n	8019fe8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_net_eq(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8019fac:	687b      	ldr	r3, [r7, #4]
 8019fae:	681a      	ldr	r2, [r3, #0]
 8019fb0:	68fb      	ldr	r3, [r7, #12]
 8019fb2:	3304      	adds	r3, #4
 8019fb4:	681b      	ldr	r3, [r3, #0]
 8019fb6:	405a      	eors	r2, r3
 8019fb8:	68fb      	ldr	r3, [r7, #12]
 8019fba:	3308      	adds	r3, #8
 8019fbc:	681b      	ldr	r3, [r3, #0]
 8019fbe:	4013      	ands	r3, r2
 8019fc0:	2b00      	cmp	r3, #0
 8019fc2:	d101      	bne.n	8019fc8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8019fc4:	68fb      	ldr	r3, [r7, #12]
 8019fc6:	e038      	b.n	801a03a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_eq(dest, netif_ip4_gw(netif))) {
 8019fc8:	68fb      	ldr	r3, [r7, #12]
 8019fca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8019fce:	f003 0302 	and.w	r3, r3, #2
 8019fd2:	2b00      	cmp	r3, #0
 8019fd4:	d108      	bne.n	8019fe8 <ip4_route+0x78>
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	681a      	ldr	r2, [r3, #0]
 8019fda:	68fb      	ldr	r3, [r7, #12]
 8019fdc:	330c      	adds	r3, #12
 8019fde:	681b      	ldr	r3, [r3, #0]
 8019fe0:	429a      	cmp	r2, r3
 8019fe2:	d101      	bne.n	8019fe8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8019fe4:	68fb      	ldr	r3, [r7, #12]
 8019fe6:	e028      	b.n	801a03a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8019fe8:	68fb      	ldr	r3, [r7, #12]
 8019fea:	681b      	ldr	r3, [r3, #0]
 8019fec:	60fb      	str	r3, [r7, #12]
 8019fee:	68fb      	ldr	r3, [r7, #12]
 8019ff0:	2b00      	cmp	r3, #0
 8019ff2:	d1c5      	bne.n	8019f80 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019ff4:	4b15      	ldr	r3, [pc, #84]	@ (801a04c <ip4_route+0xdc>)
 8019ff6:	681b      	ldr	r3, [r3, #0]
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	d01a      	beq.n	801a032 <ip4_route+0xc2>
 8019ffc:	4b13      	ldr	r3, [pc, #76]	@ (801a04c <ip4_route+0xdc>)
 8019ffe:	681b      	ldr	r3, [r3, #0]
 801a000:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801a004:	f003 0301 	and.w	r3, r3, #1
 801a008:	2b00      	cmp	r3, #0
 801a00a:	d012      	beq.n	801a032 <ip4_route+0xc2>
 801a00c:	4b0f      	ldr	r3, [pc, #60]	@ (801a04c <ip4_route+0xdc>)
 801a00e:	681b      	ldr	r3, [r3, #0]
 801a010:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801a014:	f003 0304 	and.w	r3, r3, #4
 801a018:	2b00      	cmp	r3, #0
 801a01a:	d00a      	beq.n	801a032 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801a01c:	4b0b      	ldr	r3, [pc, #44]	@ (801a04c <ip4_route+0xdc>)
 801a01e:	681b      	ldr	r3, [r3, #0]
 801a020:	3304      	adds	r3, #4
 801a022:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801a024:	2b00      	cmp	r3, #0
 801a026:	d004      	beq.n	801a032 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801a028:	687b      	ldr	r3, [r7, #4]
 801a02a:	681b      	ldr	r3, [r3, #0]
 801a02c:	b2db      	uxtb	r3, r3
 801a02e:	2b7f      	cmp	r3, #127	@ 0x7f
 801a030:	d101      	bne.n	801a036 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801a032:	2300      	movs	r3, #0
 801a034:	e001      	b.n	801a03a <ip4_route+0xca>
  }

  return netif_default;
 801a036:	4b05      	ldr	r3, [pc, #20]	@ (801a04c <ip4_route+0xdc>)
 801a038:	681b      	ldr	r3, [r3, #0]
}
 801a03a:	4618      	mov	r0, r3
 801a03c:	3714      	adds	r7, #20
 801a03e:	46bd      	mov	sp, r7
 801a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a044:	4770      	bx	lr
 801a046:	bf00      	nop
 801a048:	2000ad00 	.word	0x2000ad00
 801a04c:	2000ad04 	.word	0x2000ad04

0801a050 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801a050:	b580      	push	{r7, lr}
 801a052:	b082      	sub	sp, #8
 801a054:	af00      	add	r7, sp, #0
 801a056:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801a058:	687b      	ldr	r3, [r7, #4]
 801a05a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801a05e:	f003 0301 	and.w	r3, r3, #1
 801a062:	b2db      	uxtb	r3, r3
 801a064:	2b00      	cmp	r3, #0
 801a066:	d016      	beq.n	801a096 <ip4_input_accept+0x46>
 801a068:	687b      	ldr	r3, [r7, #4]
 801a06a:	3304      	adds	r3, #4
 801a06c:	681b      	ldr	r3, [r3, #0]
 801a06e:	2b00      	cmp	r3, #0
 801a070:	d011      	beq.n	801a096 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_eq(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801a072:	4b0b      	ldr	r3, [pc, #44]	@ (801a0a0 <ip4_input_accept+0x50>)
 801a074:	695a      	ldr	r2, [r3, #20]
 801a076:	687b      	ldr	r3, [r7, #4]
 801a078:	3304      	adds	r3, #4
 801a07a:	681b      	ldr	r3, [r3, #0]
 801a07c:	429a      	cmp	r2, r3
 801a07e:	d008      	beq.n	801a092 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801a080:	4b07      	ldr	r3, [pc, #28]	@ (801a0a0 <ip4_input_accept+0x50>)
 801a082:	695b      	ldr	r3, [r3, #20]
 801a084:	6879      	ldr	r1, [r7, #4]
 801a086:	4618      	mov	r0, r3
 801a088:	f000 fa26 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 801a08c:	4603      	mov	r3, r0
    if (ip4_addr_eq(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801a08e:	2b00      	cmp	r3, #0
 801a090:	d001      	beq.n	801a096 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801a092:	2301      	movs	r3, #1
 801a094:	e000      	b.n	801a098 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801a096:	2300      	movs	r3, #0
}
 801a098:	4618      	mov	r0, r3
 801a09a:	3708      	adds	r7, #8
 801a09c:	46bd      	mov	sp, r7
 801a09e:	bd80      	pop	{r7, pc}
 801a0a0:	20003fa4 	.word	0x20003fa4

0801a0a4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801a0a4:	b580      	push	{r7, lr}
 801a0a6:	b088      	sub	sp, #32
 801a0a8:	af00      	add	r7, sp, #0
 801a0aa:	6078      	str	r0, [r7, #4]
 801a0ac:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 801a0ae:	2301      	movs	r3, #1
 801a0b0:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801a0b2:	687b      	ldr	r3, [r7, #4]
 801a0b4:	685b      	ldr	r3, [r3, #4]
 801a0b6:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 801a0b8:	69fb      	ldr	r3, [r7, #28]
 801a0ba:	781b      	ldrb	r3, [r3, #0]
 801a0bc:	091b      	lsrs	r3, r3, #4
 801a0be:	b2db      	uxtb	r3, r3
 801a0c0:	2b04      	cmp	r3, #4
 801a0c2:	d004      	beq.n	801a0ce <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801a0c4:	6878      	ldr	r0, [r7, #4]
 801a0c6:	f7f5 fb91 	bl	800f7ec <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801a0ca:	2300      	movs	r3, #0
 801a0cc:	e123      	b.n	801a316 <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801a0ce:	69fb      	ldr	r3, [r7, #28]
 801a0d0:	781b      	ldrb	r3, [r3, #0]
 801a0d2:	f003 030f 	and.w	r3, r3, #15
 801a0d6:	b2db      	uxtb	r3, r3
 801a0d8:	009b      	lsls	r3, r3, #2
 801a0da:	b2db      	uxtb	r3, r3
 801a0dc:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801a0de:	69fb      	ldr	r3, [r7, #28]
 801a0e0:	885b      	ldrh	r3, [r3, #2]
 801a0e2:	b29b      	uxth	r3, r3
 801a0e4:	4618      	mov	r0, r3
 801a0e6:	f7f3 fcbd 	bl	800da64 <lwip_htons>
 801a0ea:	4603      	mov	r3, r0
 801a0ec:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801a0ee:	687b      	ldr	r3, [r7, #4]
 801a0f0:	891b      	ldrh	r3, [r3, #8]
 801a0f2:	8a3a      	ldrh	r2, [r7, #16]
 801a0f4:	429a      	cmp	r2, r3
 801a0f6:	d204      	bcs.n	801a102 <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 801a0f8:	8a3b      	ldrh	r3, [r7, #16]
 801a0fa:	4619      	mov	r1, r3
 801a0fc:	6878      	ldr	r0, [r7, #4]
 801a0fe:	f7f5 f9ed 	bl	800f4dc <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801a102:	687b      	ldr	r3, [r7, #4]
 801a104:	895b      	ldrh	r3, [r3, #10]
 801a106:	8a7a      	ldrh	r2, [r7, #18]
 801a108:	429a      	cmp	r2, r3
 801a10a:	d807      	bhi.n	801a11c <ip4_input+0x78>
 801a10c:	687b      	ldr	r3, [r7, #4]
 801a10e:	891b      	ldrh	r3, [r3, #8]
 801a110:	8a3a      	ldrh	r2, [r7, #16]
 801a112:	429a      	cmp	r2, r3
 801a114:	d802      	bhi.n	801a11c <ip4_input+0x78>
 801a116:	8a7b      	ldrh	r3, [r7, #18]
 801a118:	2b13      	cmp	r3, #19
 801a11a:	d804      	bhi.n	801a126 <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801a11c:	6878      	ldr	r0, [r7, #4]
 801a11e:	f7f5 fb65 	bl	800f7ec <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801a122:	2300      	movs	r3, #0
 801a124:	e0f7      	b.n	801a316 <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801a126:	69fb      	ldr	r3, [r7, #28]
 801a128:	691b      	ldr	r3, [r3, #16]
 801a12a:	4a7d      	ldr	r2, [pc, #500]	@ (801a320 <ip4_input+0x27c>)
 801a12c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801a12e:	69fb      	ldr	r3, [r7, #28]
 801a130:	68db      	ldr	r3, [r3, #12]
 801a132:	4a7b      	ldr	r2, [pc, #492]	@ (801a320 <ip4_input+0x27c>)
 801a134:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801a136:	4b7a      	ldr	r3, [pc, #488]	@ (801a320 <ip4_input+0x27c>)
 801a138:	695b      	ldr	r3, [r3, #20]
 801a13a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a13e:	2be0      	cmp	r3, #224	@ 0xe0
 801a140:	d112      	bne.n	801a168 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801a142:	683b      	ldr	r3, [r7, #0]
 801a144:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801a148:	f003 0301 	and.w	r3, r3, #1
 801a14c:	b2db      	uxtb	r3, r3
 801a14e:	2b00      	cmp	r3, #0
 801a150:	d007      	beq.n	801a162 <ip4_input+0xbe>
 801a152:	683b      	ldr	r3, [r7, #0]
 801a154:	3304      	adds	r3, #4
 801a156:	681b      	ldr	r3, [r3, #0]
 801a158:	2b00      	cmp	r3, #0
 801a15a:	d002      	beq.n	801a162 <ip4_input+0xbe>
      netif = inp;
 801a15c:	683b      	ldr	r3, [r7, #0]
 801a15e:	61bb      	str	r3, [r7, #24]
 801a160:	e02a      	b.n	801a1b8 <ip4_input+0x114>
    } else {
      netif = NULL;
 801a162:	2300      	movs	r3, #0
 801a164:	61bb      	str	r3, [r7, #24]
 801a166:	e027      	b.n	801a1b8 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801a168:	6838      	ldr	r0, [r7, #0]
 801a16a:	f7ff ff71 	bl	801a050 <ip4_input_accept>
 801a16e:	4603      	mov	r3, r0
 801a170:	2b00      	cmp	r3, #0
 801a172:	d002      	beq.n	801a17a <ip4_input+0xd6>
      netif = inp;
 801a174:	683b      	ldr	r3, [r7, #0]
 801a176:	61bb      	str	r3, [r7, #24]
 801a178:	e01e      	b.n	801a1b8 <ip4_input+0x114>
    } else {
      netif = NULL;
 801a17a:	2300      	movs	r3, #0
 801a17c:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801a17e:	4b68      	ldr	r3, [pc, #416]	@ (801a320 <ip4_input+0x27c>)
 801a180:	695b      	ldr	r3, [r3, #20]
 801a182:	b2db      	uxtb	r3, r3
 801a184:	2b7f      	cmp	r3, #127	@ 0x7f
 801a186:	d017      	beq.n	801a1b8 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801a188:	4b66      	ldr	r3, [pc, #408]	@ (801a324 <ip4_input+0x280>)
 801a18a:	681b      	ldr	r3, [r3, #0]
 801a18c:	61bb      	str	r3, [r7, #24]
 801a18e:	e00e      	b.n	801a1ae <ip4_input+0x10a>
          if (netif == inp) {
 801a190:	69ba      	ldr	r2, [r7, #24]
 801a192:	683b      	ldr	r3, [r7, #0]
 801a194:	429a      	cmp	r2, r3
 801a196:	d006      	beq.n	801a1a6 <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801a198:	69b8      	ldr	r0, [r7, #24]
 801a19a:	f7ff ff59 	bl	801a050 <ip4_input_accept>
 801a19e:	4603      	mov	r3, r0
 801a1a0:	2b00      	cmp	r3, #0
 801a1a2:	d108      	bne.n	801a1b6 <ip4_input+0x112>
 801a1a4:	e000      	b.n	801a1a8 <ip4_input+0x104>
            continue;
 801a1a6:	bf00      	nop
        NETIF_FOREACH(netif) {
 801a1a8:	69bb      	ldr	r3, [r7, #24]
 801a1aa:	681b      	ldr	r3, [r3, #0]
 801a1ac:	61bb      	str	r3, [r7, #24]
 801a1ae:	69bb      	ldr	r3, [r7, #24]
 801a1b0:	2b00      	cmp	r3, #0
 801a1b2:	d1ed      	bne.n	801a190 <ip4_input+0xec>
 801a1b4:	e000      	b.n	801a1b8 <ip4_input+0x114>
            break;
 801a1b6:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 801a1b8:	69bb      	ldr	r3, [r7, #24]
 801a1ba:	2b00      	cmp	r3, #0
 801a1bc:	d111      	bne.n	801a1e2 <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801a1be:	69fb      	ldr	r3, [r7, #28]
 801a1c0:	7a5b      	ldrb	r3, [r3, #9]
 801a1c2:	2b11      	cmp	r3, #17
 801a1c4:	d10d      	bne.n	801a1e2 <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 801a1c6:	8a7b      	ldrh	r3, [r7, #18]
 801a1c8:	69fa      	ldr	r2, [r7, #28]
 801a1ca:	4413      	add	r3, r2
 801a1cc:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801a1ce:	68fb      	ldr	r3, [r7, #12]
 801a1d0:	885b      	ldrh	r3, [r3, #2]
 801a1d2:	b29b      	uxth	r3, r3
 801a1d4:	f5b3 4f88 	cmp.w	r3, #17408	@ 0x4400
 801a1d8:	d103      	bne.n	801a1e2 <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 801a1da:	683b      	ldr	r3, [r7, #0]
 801a1dc:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 801a1de:	2300      	movs	r3, #0
 801a1e0:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 801a1e2:	697b      	ldr	r3, [r7, #20]
 801a1e4:	2b00      	cmp	r3, #0
 801a1e6:	d017      	beq.n	801a218 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801a1e8:	4b4d      	ldr	r3, [pc, #308]	@ (801a320 <ip4_input+0x27c>)
 801a1ea:	691b      	ldr	r3, [r3, #16]
 801a1ec:	2b00      	cmp	r3, #0
 801a1ee:	d013      	beq.n	801a218 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801a1f0:	4b4b      	ldr	r3, [pc, #300]	@ (801a320 <ip4_input+0x27c>)
 801a1f2:	691b      	ldr	r3, [r3, #16]
 801a1f4:	6839      	ldr	r1, [r7, #0]
 801a1f6:	4618      	mov	r0, r3
 801a1f8:	f000 f96e 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 801a1fc:	4603      	mov	r3, r0
 801a1fe:	2b00      	cmp	r3, #0
 801a200:	d105      	bne.n	801a20e <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801a202:	4b47      	ldr	r3, [pc, #284]	@ (801a320 <ip4_input+0x27c>)
 801a204:	691b      	ldr	r3, [r3, #16]
 801a206:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801a20a:	2be0      	cmp	r3, #224	@ 0xe0
 801a20c:	d104      	bne.n	801a218 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801a20e:	6878      	ldr	r0, [r7, #4]
 801a210:	f7f5 faec 	bl	800f7ec <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801a214:	2300      	movs	r3, #0
 801a216:	e07e      	b.n	801a316 <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801a218:	69bb      	ldr	r3, [r7, #24]
 801a21a:	2b00      	cmp	r3, #0
 801a21c:	d104      	bne.n	801a228 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801a21e:	6878      	ldr	r0, [r7, #4]
 801a220:	f7f5 fae4 	bl	800f7ec <pbuf_free>
    return ERR_OK;
 801a224:	2300      	movs	r3, #0
 801a226:	e076      	b.n	801a316 <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801a228:	69fb      	ldr	r3, [r7, #28]
 801a22a:	88db      	ldrh	r3, [r3, #6]
 801a22c:	b29b      	uxth	r3, r3
 801a22e:	461a      	mov	r2, r3
 801a230:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801a234:	4013      	ands	r3, r2
 801a236:	2b00      	cmp	r3, #0
 801a238:	d00b      	beq.n	801a252 <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801a23a:	6878      	ldr	r0, [r7, #4]
 801a23c:	f000 fd22 	bl	801ac84 <ip4_reass>
 801a240:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801a242:	687b      	ldr	r3, [r7, #4]
 801a244:	2b00      	cmp	r3, #0
 801a246:	d101      	bne.n	801a24c <ip4_input+0x1a8>
      return ERR_OK;
 801a248:	2300      	movs	r3, #0
 801a24a:	e064      	b.n	801a316 <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801a24c:	687b      	ldr	r3, [r7, #4]
 801a24e:	685b      	ldr	r3, [r3, #4]
 801a250:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801a252:	4a33      	ldr	r2, [pc, #204]	@ (801a320 <ip4_input+0x27c>)
 801a254:	69bb      	ldr	r3, [r7, #24]
 801a256:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801a258:	4a31      	ldr	r2, [pc, #196]	@ (801a320 <ip4_input+0x27c>)
 801a25a:	683b      	ldr	r3, [r7, #0]
 801a25c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801a25e:	4a30      	ldr	r2, [pc, #192]	@ (801a320 <ip4_input+0x27c>)
 801a260:	69fb      	ldr	r3, [r7, #28]
 801a262:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801a264:	69fb      	ldr	r3, [r7, #28]
 801a266:	781b      	ldrb	r3, [r3, #0]
 801a268:	f003 030f 	and.w	r3, r3, #15
 801a26c:	b2db      	uxtb	r3, r3
 801a26e:	009b      	lsls	r3, r3, #2
 801a270:	b2db      	uxtb	r3, r3
 801a272:	461a      	mov	r2, r3
 801a274:	4b2a      	ldr	r3, [pc, #168]	@ (801a320 <ip4_input+0x27c>)
 801a276:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801a278:	8a7b      	ldrh	r3, [r7, #18]
 801a27a:	4619      	mov	r1, r3
 801a27c:	6878      	ldr	r0, [r7, #4]
 801a27e:	f7f5 fa39 	bl	800f6f4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801a282:	69fb      	ldr	r3, [r7, #28]
 801a284:	7a5b      	ldrb	r3, [r3, #9]
 801a286:	2b11      	cmp	r3, #17
 801a288:	d006      	beq.n	801a298 <ip4_input+0x1f4>
 801a28a:	2b11      	cmp	r3, #17
 801a28c:	dc13      	bgt.n	801a2b6 <ip4_input+0x212>
 801a28e:	2b01      	cmp	r3, #1
 801a290:	d00c      	beq.n	801a2ac <ip4_input+0x208>
 801a292:	2b06      	cmp	r3, #6
 801a294:	d005      	beq.n	801a2a2 <ip4_input+0x1fe>
 801a296:	e00e      	b.n	801a2b6 <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801a298:	6839      	ldr	r1, [r7, #0]
 801a29a:	6878      	ldr	r0, [r7, #4]
 801a29c:	f7fc f8bc 	bl	8016418 <udp_input>
        break;
 801a2a0:	e026      	b.n	801a2f0 <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801a2a2:	6839      	ldr	r1, [r7, #0]
 801a2a4:	6878      	ldr	r0, [r7, #4]
 801a2a6:	f7f7 fc2f 	bl	8011b08 <tcp_input>
        break;
 801a2aa:	e021      	b.n	801a2f0 <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801a2ac:	6839      	ldr	r1, [r7, #0]
 801a2ae:	6878      	ldr	r0, [r7, #4]
 801a2b0:	f7ff fcaa 	bl	8019c08 <icmp_input>
        break;
 801a2b4:	e01c      	b.n	801a2f0 <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801a2b6:	4b1a      	ldr	r3, [pc, #104]	@ (801a320 <ip4_input+0x27c>)
 801a2b8:	695b      	ldr	r3, [r3, #20]
 801a2ba:	69b9      	ldr	r1, [r7, #24]
 801a2bc:	4618      	mov	r0, r3
 801a2be:	f000 f90b 	bl	801a4d8 <ip4_addr_isbroadcast_u32>
 801a2c2:	4603      	mov	r3, r0
 801a2c4:	2b00      	cmp	r3, #0
 801a2c6:	d10f      	bne.n	801a2e8 <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801a2c8:	4b15      	ldr	r3, [pc, #84]	@ (801a320 <ip4_input+0x27c>)
 801a2ca:	695b      	ldr	r3, [r3, #20]
 801a2cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801a2d0:	2be0      	cmp	r3, #224	@ 0xe0
 801a2d2:	d009      	beq.n	801a2e8 <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801a2d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801a2d8:	4619      	mov	r1, r3
 801a2da:	6878      	ldr	r0, [r7, #4]
 801a2dc:	f7f5 fa73 	bl	800f7c6 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801a2e0:	2102      	movs	r1, #2
 801a2e2:	6878      	ldr	r0, [r7, #4]
 801a2e4:	f7ff fda6 	bl	8019e34 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801a2e8:	6878      	ldr	r0, [r7, #4]
 801a2ea:	f7f5 fa7f 	bl	800f7ec <pbuf_free>
        break;
 801a2ee:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801a2f0:	4b0b      	ldr	r3, [pc, #44]	@ (801a320 <ip4_input+0x27c>)
 801a2f2:	2200      	movs	r2, #0
 801a2f4:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801a2f6:	4b0a      	ldr	r3, [pc, #40]	@ (801a320 <ip4_input+0x27c>)
 801a2f8:	2200      	movs	r2, #0
 801a2fa:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801a2fc:	4b08      	ldr	r3, [pc, #32]	@ (801a320 <ip4_input+0x27c>)
 801a2fe:	2200      	movs	r2, #0
 801a300:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801a302:	4b07      	ldr	r3, [pc, #28]	@ (801a320 <ip4_input+0x27c>)
 801a304:	2200      	movs	r2, #0
 801a306:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801a308:	4b05      	ldr	r3, [pc, #20]	@ (801a320 <ip4_input+0x27c>)
 801a30a:	2200      	movs	r2, #0
 801a30c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801a30e:	4b04      	ldr	r3, [pc, #16]	@ (801a320 <ip4_input+0x27c>)
 801a310:	2200      	movs	r2, #0
 801a312:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801a314:	2300      	movs	r3, #0
}
 801a316:	4618      	mov	r0, r3
 801a318:	3720      	adds	r7, #32
 801a31a:	46bd      	mov	sp, r7
 801a31c:	bd80      	pop	{r7, pc}
 801a31e:	bf00      	nop
 801a320:	20003fa4 	.word	0x20003fa4
 801a324:	2000ad00 	.word	0x2000ad00

0801a328 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801a328:	b580      	push	{r7, lr}
 801a32a:	b08a      	sub	sp, #40	@ 0x28
 801a32c:	af04      	add	r7, sp, #16
 801a32e:	60f8      	str	r0, [r7, #12]
 801a330:	60b9      	str	r1, [r7, #8]
 801a332:	607a      	str	r2, [r7, #4]
 801a334:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801a336:	68bb      	ldr	r3, [r7, #8]
 801a338:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801a33a:	687b      	ldr	r3, [r7, #4]
 801a33c:	2b00      	cmp	r3, #0
 801a33e:	d009      	beq.n	801a354 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801a340:	68bb      	ldr	r3, [r7, #8]
 801a342:	2b00      	cmp	r3, #0
 801a344:	d003      	beq.n	801a34e <ip4_output_if+0x26>
 801a346:	68bb      	ldr	r3, [r7, #8]
 801a348:	681b      	ldr	r3, [r3, #0]
 801a34a:	2b00      	cmp	r3, #0
 801a34c:	d102      	bne.n	801a354 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801a34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a350:	3304      	adds	r3, #4
 801a352:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801a354:	78fa      	ldrb	r2, [r7, #3]
 801a356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a358:	9302      	str	r3, [sp, #8]
 801a35a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801a35e:	9301      	str	r3, [sp, #4]
 801a360:	f897 3020 	ldrb.w	r3, [r7, #32]
 801a364:	9300      	str	r3, [sp, #0]
 801a366:	4613      	mov	r3, r2
 801a368:	687a      	ldr	r2, [r7, #4]
 801a36a:	6979      	ldr	r1, [r7, #20]
 801a36c:	68f8      	ldr	r0, [r7, #12]
 801a36e:	f000 f805 	bl	801a37c <ip4_output_if_src>
 801a372:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801a374:	4618      	mov	r0, r3
 801a376:	3718      	adds	r7, #24
 801a378:	46bd      	mov	sp, r7
 801a37a:	bd80      	pop	{r7, pc}

0801a37c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801a37c:	b580      	push	{r7, lr}
 801a37e:	b088      	sub	sp, #32
 801a380:	af00      	add	r7, sp, #0
 801a382:	60f8      	str	r0, [r7, #12]
 801a384:	60b9      	str	r1, [r7, #8]
 801a386:	607a      	str	r2, [r7, #4]
 801a388:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801a38a:	68fb      	ldr	r3, [r7, #12]
 801a38c:	7b9b      	ldrb	r3, [r3, #14]
 801a38e:	2b01      	cmp	r3, #1
 801a390:	d006      	beq.n	801a3a0 <ip4_output_if_src+0x24>
 801a392:	4b4b      	ldr	r3, [pc, #300]	@ (801a4c0 <ip4_output_if_src+0x144>)
 801a394:	f240 3276 	movw	r2, #886	@ 0x376
 801a398:	494a      	ldr	r1, [pc, #296]	@ (801a4c4 <ip4_output_if_src+0x148>)
 801a39a:	484b      	ldr	r0, [pc, #300]	@ (801a4c8 <ip4_output_if_src+0x14c>)
 801a39c:	f001 fdd0 	bl	801bf40 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801a3a0:	687b      	ldr	r3, [r7, #4]
 801a3a2:	2b00      	cmp	r3, #0
 801a3a4:	d060      	beq.n	801a468 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801a3a6:	2314      	movs	r3, #20
 801a3a8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801a3aa:	2114      	movs	r1, #20
 801a3ac:	68f8      	ldr	r0, [r7, #12]
 801a3ae:	f7f5 f991 	bl	800f6d4 <pbuf_add_header>
 801a3b2:	4603      	mov	r3, r0
 801a3b4:	2b00      	cmp	r3, #0
 801a3b6:	d002      	beq.n	801a3be <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801a3b8:	f06f 0301 	mvn.w	r3, #1
 801a3bc:	e07c      	b.n	801a4b8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801a3be:	68fb      	ldr	r3, [r7, #12]
 801a3c0:	685b      	ldr	r3, [r3, #4]
 801a3c2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801a3c4:	68fb      	ldr	r3, [r7, #12]
 801a3c6:	895b      	ldrh	r3, [r3, #10]
 801a3c8:	2b13      	cmp	r3, #19
 801a3ca:	d806      	bhi.n	801a3da <ip4_output_if_src+0x5e>
 801a3cc:	4b3c      	ldr	r3, [pc, #240]	@ (801a4c0 <ip4_output_if_src+0x144>)
 801a3ce:	f240 32aa 	movw	r2, #938	@ 0x3aa
 801a3d2:	493e      	ldr	r1, [pc, #248]	@ (801a4cc <ip4_output_if_src+0x150>)
 801a3d4:	483c      	ldr	r0, [pc, #240]	@ (801a4c8 <ip4_output_if_src+0x14c>)
 801a3d6:	f001 fdb3 	bl	801bf40 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801a3da:	69fb      	ldr	r3, [r7, #28]
 801a3dc:	78fa      	ldrb	r2, [r7, #3]
 801a3de:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801a3e0:	69fb      	ldr	r3, [r7, #28]
 801a3e2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801a3e6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801a3e8:	687b      	ldr	r3, [r7, #4]
 801a3ea:	681a      	ldr	r2, [r3, #0]
 801a3ec:	69fb      	ldr	r3, [r7, #28]
 801a3ee:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801a3f0:	8b7b      	ldrh	r3, [r7, #26]
 801a3f2:	089b      	lsrs	r3, r3, #2
 801a3f4:	b29b      	uxth	r3, r3
 801a3f6:	b2db      	uxtb	r3, r3
 801a3f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a3fc:	b2da      	uxtb	r2, r3
 801a3fe:	69fb      	ldr	r3, [r7, #28]
 801a400:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801a402:	69fb      	ldr	r3, [r7, #28]
 801a404:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801a408:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801a40a:	68fb      	ldr	r3, [r7, #12]
 801a40c:	891b      	ldrh	r3, [r3, #8]
 801a40e:	4618      	mov	r0, r3
 801a410:	f7f3 fb28 	bl	800da64 <lwip_htons>
 801a414:	4603      	mov	r3, r0
 801a416:	461a      	mov	r2, r3
 801a418:	69fb      	ldr	r3, [r7, #28]
 801a41a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801a41c:	69fb      	ldr	r3, [r7, #28]
 801a41e:	2200      	movs	r2, #0
 801a420:	719a      	strb	r2, [r3, #6]
 801a422:	2200      	movs	r2, #0
 801a424:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801a426:	4b2a      	ldr	r3, [pc, #168]	@ (801a4d0 <ip4_output_if_src+0x154>)
 801a428:	881b      	ldrh	r3, [r3, #0]
 801a42a:	4618      	mov	r0, r3
 801a42c:	f7f3 fb1a 	bl	800da64 <lwip_htons>
 801a430:	4603      	mov	r3, r0
 801a432:	461a      	mov	r2, r3
 801a434:	69fb      	ldr	r3, [r7, #28]
 801a436:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801a438:	4b25      	ldr	r3, [pc, #148]	@ (801a4d0 <ip4_output_if_src+0x154>)
 801a43a:	881b      	ldrh	r3, [r3, #0]
 801a43c:	3301      	adds	r3, #1
 801a43e:	b29a      	uxth	r2, r3
 801a440:	4b23      	ldr	r3, [pc, #140]	@ (801a4d0 <ip4_output_if_src+0x154>)
 801a442:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801a444:	68bb      	ldr	r3, [r7, #8]
 801a446:	2b00      	cmp	r3, #0
 801a448:	d104      	bne.n	801a454 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801a44a:	4b22      	ldr	r3, [pc, #136]	@ (801a4d4 <ip4_output_if_src+0x158>)
 801a44c:	681a      	ldr	r2, [r3, #0]
 801a44e:	69fb      	ldr	r3, [r7, #28]
 801a450:	60da      	str	r2, [r3, #12]
 801a452:	e003      	b.n	801a45c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801a454:	68bb      	ldr	r3, [r7, #8]
 801a456:	681a      	ldr	r2, [r3, #0]
 801a458:	69fb      	ldr	r3, [r7, #28]
 801a45a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801a45c:	69fb      	ldr	r3, [r7, #28]
 801a45e:	2200      	movs	r2, #0
 801a460:	729a      	strb	r2, [r3, #10]
 801a462:	2200      	movs	r2, #0
 801a464:	72da      	strb	r2, [r3, #11]
 801a466:	e00f      	b.n	801a488 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801a468:	68fb      	ldr	r3, [r7, #12]
 801a46a:	895b      	ldrh	r3, [r3, #10]
 801a46c:	2b13      	cmp	r3, #19
 801a46e:	d802      	bhi.n	801a476 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801a470:	f06f 0301 	mvn.w	r3, #1
 801a474:	e020      	b.n	801a4b8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801a476:	68fb      	ldr	r3, [r7, #12]
 801a478:	685b      	ldr	r3, [r3, #4]
 801a47a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801a47c:	69fb      	ldr	r3, [r7, #28]
 801a47e:	691b      	ldr	r3, [r3, #16]
 801a480:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801a482:	f107 0314 	add.w	r3, r7, #20
 801a486:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801a488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a48a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801a48c:	2b00      	cmp	r3, #0
 801a48e:	d00c      	beq.n	801a4aa <ip4_output_if_src+0x12e>
 801a490:	68fb      	ldr	r3, [r7, #12]
 801a492:	891a      	ldrh	r2, [r3, #8]
 801a494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a496:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801a498:	429a      	cmp	r2, r3
 801a49a:	d906      	bls.n	801a4aa <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801a49c:	687a      	ldr	r2, [r7, #4]
 801a49e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801a4a0:	68f8      	ldr	r0, [r7, #12]
 801a4a2:	f000 fde3 	bl	801b06c <ip4_frag>
 801a4a6:	4603      	mov	r3, r0
 801a4a8:	e006      	b.n	801a4b8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801a4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a4ac:	695b      	ldr	r3, [r3, #20]
 801a4ae:	687a      	ldr	r2, [r7, #4]
 801a4b0:	68f9      	ldr	r1, [r7, #12]
 801a4b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801a4b4:	4798      	blx	r3
 801a4b6:	4603      	mov	r3, r0
}
 801a4b8:	4618      	mov	r0, r3
 801a4ba:	3720      	adds	r7, #32
 801a4bc:	46bd      	mov	sp, r7
 801a4be:	bd80      	pop	{r7, pc}
 801a4c0:	080208ac 	.word	0x080208ac
 801a4c4:	080208c4 	.word	0x080208c4
 801a4c8:	080208d0 	.word	0x080208d0
 801a4cc:	080208f8 	.word	0x080208f8
 801a4d0:	2000ae9e 	.word	0x2000ae9e
 801a4d4:	08020e00 	.word	0x08020e00

0801a4d8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801a4d8:	b480      	push	{r7}
 801a4da:	b085      	sub	sp, #20
 801a4dc:	af00      	add	r7, sp, #0
 801a4de:	6078      	str	r0, [r7, #4]
 801a4e0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801a4e2:	687b      	ldr	r3, [r7, #4]
 801a4e4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801a4e6:	687b      	ldr	r3, [r7, #4]
 801a4e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a4ec:	d002      	beq.n	801a4f4 <ip4_addr_isbroadcast_u32+0x1c>
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	2b00      	cmp	r3, #0
 801a4f2:	d101      	bne.n	801a4f8 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801a4f4:	2301      	movs	r3, #1
 801a4f6:	e02a      	b.n	801a54e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801a4f8:	683b      	ldr	r3, [r7, #0]
 801a4fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801a4fe:	f003 0302 	and.w	r3, r3, #2
 801a502:	2b00      	cmp	r3, #0
 801a504:	d101      	bne.n	801a50a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801a506:	2300      	movs	r3, #0
 801a508:	e021      	b.n	801a54e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801a50a:	683b      	ldr	r3, [r7, #0]
 801a50c:	3304      	adds	r3, #4
 801a50e:	681b      	ldr	r3, [r3, #0]
 801a510:	687a      	ldr	r2, [r7, #4]
 801a512:	429a      	cmp	r2, r3
 801a514:	d101      	bne.n	801a51a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801a516:	2300      	movs	r3, #0
 801a518:	e019      	b.n	801a54e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_net_eq(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801a51a:	68fa      	ldr	r2, [r7, #12]
 801a51c:	683b      	ldr	r3, [r7, #0]
 801a51e:	3304      	adds	r3, #4
 801a520:	681b      	ldr	r3, [r3, #0]
 801a522:	405a      	eors	r2, r3
 801a524:	683b      	ldr	r3, [r7, #0]
 801a526:	3308      	adds	r3, #8
 801a528:	681b      	ldr	r3, [r3, #0]
 801a52a:	4013      	ands	r3, r2
 801a52c:	2b00      	cmp	r3, #0
 801a52e:	d10d      	bne.n	801a54c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801a530:	683b      	ldr	r3, [r7, #0]
 801a532:	3308      	adds	r3, #8
 801a534:	681b      	ldr	r3, [r3, #0]
 801a536:	43da      	mvns	r2, r3
 801a538:	687b      	ldr	r3, [r7, #4]
 801a53a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801a53c:	683b      	ldr	r3, [r7, #0]
 801a53e:	3308      	adds	r3, #8
 801a540:	681b      	ldr	r3, [r3, #0]
 801a542:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801a544:	429a      	cmp	r2, r3
 801a546:	d101      	bne.n	801a54c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801a548:	2301      	movs	r3, #1
 801a54a:	e000      	b.n	801a54e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801a54c:	2300      	movs	r3, #0
  }
}
 801a54e:	4618      	mov	r0, r3
 801a550:	3714      	adds	r7, #20
 801a552:	46bd      	mov	sp, r7
 801a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a558:	4770      	bx	lr
	...

0801a55c <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801a55c:	b580      	push	{r7, lr}
 801a55e:	b082      	sub	sp, #8
 801a560:	af00      	add	r7, sp, #0
 801a562:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801a564:	2210      	movs	r2, #16
 801a566:	4904      	ldr	r1, [pc, #16]	@ (801a578 <ip4addr_ntoa+0x1c>)
 801a568:	6878      	ldr	r0, [r7, #4]
 801a56a:	f000 f807 	bl	801a57c <ip4addr_ntoa_r>
 801a56e:	4603      	mov	r3, r0
}
 801a570:	4618      	mov	r0, r3
 801a572:	3708      	adds	r7, #8
 801a574:	46bd      	mov	sp, r7
 801a576:	bd80      	pop	{r7, pc}
 801a578:	2000aea0 	.word	0x2000aea0

0801a57c <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801a57c:	b480      	push	{r7}
 801a57e:	b08d      	sub	sp, #52	@ 0x34
 801a580:	af00      	add	r7, sp, #0
 801a582:	60f8      	str	r0, [r7, #12]
 801a584:	60b9      	str	r1, [r7, #8]
 801a586:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801a588:	2300      	movs	r3, #0
 801a58a:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801a58c:	68fb      	ldr	r3, [r7, #12]
 801a58e:	681b      	ldr	r3, [r3, #0]
 801a590:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801a592:	68bb      	ldr	r3, [r7, #8]
 801a594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 801a596:	f107 0318 	add.w	r3, r7, #24
 801a59a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801a59c:	2300      	movs	r3, #0
 801a59e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a5a2:	e058      	b.n	801a656 <ip4addr_ntoa_r+0xda>
    i = 0;
 801a5a4:	2300      	movs	r3, #0
 801a5a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 801a5aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a5ac:	781a      	ldrb	r2, [r3, #0]
 801a5ae:	4b32      	ldr	r3, [pc, #200]	@ (801a678 <ip4addr_ntoa_r+0xfc>)
 801a5b0:	fba3 1302 	umull	r1, r3, r3, r2
 801a5b4:	08d9      	lsrs	r1, r3, #3
 801a5b6:	460b      	mov	r3, r1
 801a5b8:	009b      	lsls	r3, r3, #2
 801a5ba:	440b      	add	r3, r1
 801a5bc:	005b      	lsls	r3, r3, #1
 801a5be:	1ad3      	subs	r3, r2, r3
 801a5c0:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801a5c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a5c4:	781b      	ldrb	r3, [r3, #0]
 801a5c6:	4a2c      	ldr	r2, [pc, #176]	@ (801a678 <ip4addr_ntoa_r+0xfc>)
 801a5c8:	fba2 2303 	umull	r2, r3, r2, r3
 801a5cc:	08db      	lsrs	r3, r3, #3
 801a5ce:	b2da      	uxtb	r2, r3
 801a5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a5d2:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801a5d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a5d8:	1c5a      	adds	r2, r3, #1
 801a5da:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801a5de:	4619      	mov	r1, r3
 801a5e0:	7ffb      	ldrb	r3, [r7, #31]
 801a5e2:	3330      	adds	r3, #48	@ 0x30
 801a5e4:	b2da      	uxtb	r2, r3
 801a5e6:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 801a5ea:	443b      	add	r3, r7
 801a5ec:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801a5f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a5f2:	781b      	ldrb	r3, [r3, #0]
 801a5f4:	2b00      	cmp	r3, #0
 801a5f6:	d1d8      	bne.n	801a5aa <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801a5f8:	e011      	b.n	801a61e <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 801a5fa:	6a3b      	ldr	r3, [r7, #32]
 801a5fc:	1c5a      	adds	r2, r3, #1
 801a5fe:	623a      	str	r2, [r7, #32]
 801a600:	687a      	ldr	r2, [r7, #4]
 801a602:	429a      	cmp	r2, r3
 801a604:	dc01      	bgt.n	801a60a <ip4addr_ntoa_r+0x8e>
        return NULL;
 801a606:	2300      	movs	r3, #0
 801a608:	e030      	b.n	801a66c <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 801a60a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a610:	1c59      	adds	r1, r3, #1
 801a612:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801a614:	3230      	adds	r2, #48	@ 0x30
 801a616:	443a      	add	r2, r7
 801a618:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801a61c:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801a61e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a622:	1e5a      	subs	r2, r3, #1
 801a624:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801a628:	2b00      	cmp	r3, #0
 801a62a:	d1e6      	bne.n	801a5fa <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801a62c:	6a3b      	ldr	r3, [r7, #32]
 801a62e:	1c5a      	adds	r2, r3, #1
 801a630:	623a      	str	r2, [r7, #32]
 801a632:	687a      	ldr	r2, [r7, #4]
 801a634:	429a      	cmp	r2, r3
 801a636:	dc01      	bgt.n	801a63c <ip4addr_ntoa_r+0xc0>
      return NULL;
 801a638:	2300      	movs	r3, #0
 801a63a:	e017      	b.n	801a66c <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 801a63c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a63e:	1c5a      	adds	r2, r3, #1
 801a640:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801a642:	222e      	movs	r2, #46	@ 0x2e
 801a644:	701a      	strb	r2, [r3, #0]
    ap++;
 801a646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a648:	3301      	adds	r3, #1
 801a64a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801a64c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a650:	3301      	adds	r3, #1
 801a652:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a656:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a65a:	2b03      	cmp	r3, #3
 801a65c:	d9a2      	bls.n	801a5a4 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801a65e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a660:	3b01      	subs	r3, #1
 801a662:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a666:	2200      	movs	r2, #0
 801a668:	701a      	strb	r2, [r3, #0]
  return buf;
 801a66a:	68bb      	ldr	r3, [r7, #8]
}
 801a66c:	4618      	mov	r0, r3
 801a66e:	3734      	adds	r7, #52	@ 0x34
 801a670:	46bd      	mov	sp, r7
 801a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a676:	4770      	bx	lr
 801a678:	cccccccd 	.word	0xcccccccd

0801a67c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801a67c:	b580      	push	{r7, lr}
 801a67e:	b084      	sub	sp, #16
 801a680:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801a682:	2300      	movs	r3, #0
 801a684:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801a686:	4b12      	ldr	r3, [pc, #72]	@ (801a6d0 <ip_reass_tmr+0x54>)
 801a688:	681b      	ldr	r3, [r3, #0]
 801a68a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801a68c:	e018      	b.n	801a6c0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801a68e:	68fb      	ldr	r3, [r7, #12]
 801a690:	7fdb      	ldrb	r3, [r3, #31]
 801a692:	2b00      	cmp	r3, #0
 801a694:	d00b      	beq.n	801a6ae <ip_reass_tmr+0x32>
      r->timer--;
 801a696:	68fb      	ldr	r3, [r7, #12]
 801a698:	7fdb      	ldrb	r3, [r3, #31]
 801a69a:	3b01      	subs	r3, #1
 801a69c:	b2da      	uxtb	r2, r3
 801a69e:	68fb      	ldr	r3, [r7, #12]
 801a6a0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801a6a2:	68fb      	ldr	r3, [r7, #12]
 801a6a4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801a6a6:	68fb      	ldr	r3, [r7, #12]
 801a6a8:	681b      	ldr	r3, [r3, #0]
 801a6aa:	60fb      	str	r3, [r7, #12]
 801a6ac:	e008      	b.n	801a6c0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801a6ae:	68fb      	ldr	r3, [r7, #12]
 801a6b0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801a6b2:	68fb      	ldr	r3, [r7, #12]
 801a6b4:	681b      	ldr	r3, [r3, #0]
 801a6b6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801a6b8:	68b9      	ldr	r1, [r7, #8]
 801a6ba:	6878      	ldr	r0, [r7, #4]
 801a6bc:	f000 f80a 	bl	801a6d4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801a6c0:	68fb      	ldr	r3, [r7, #12]
 801a6c2:	2b00      	cmp	r3, #0
 801a6c4:	d1e3      	bne.n	801a68e <ip_reass_tmr+0x12>
    }
  }
}
 801a6c6:	bf00      	nop
 801a6c8:	bf00      	nop
 801a6ca:	3710      	adds	r7, #16
 801a6cc:	46bd      	mov	sp, r7
 801a6ce:	bd80      	pop	{r7, pc}
 801a6d0:	2000aeb0 	.word	0x2000aeb0

0801a6d4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a6d4:	b580      	push	{r7, lr}
 801a6d6:	b088      	sub	sp, #32
 801a6d8:	af00      	add	r7, sp, #0
 801a6da:	6078      	str	r0, [r7, #4]
 801a6dc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801a6de:	2300      	movs	r3, #0
 801a6e0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801a6e2:	683a      	ldr	r2, [r7, #0]
 801a6e4:	687b      	ldr	r3, [r7, #4]
 801a6e6:	429a      	cmp	r2, r3
 801a6e8:	d105      	bne.n	801a6f6 <ip_reass_free_complete_datagram+0x22>
 801a6ea:	4b45      	ldr	r3, [pc, #276]	@ (801a800 <ip_reass_free_complete_datagram+0x12c>)
 801a6ec:	22ab      	movs	r2, #171	@ 0xab
 801a6ee:	4945      	ldr	r1, [pc, #276]	@ (801a804 <ip_reass_free_complete_datagram+0x130>)
 801a6f0:	4845      	ldr	r0, [pc, #276]	@ (801a808 <ip_reass_free_complete_datagram+0x134>)
 801a6f2:	f001 fc25 	bl	801bf40 <iprintf>
  if (prev != NULL) {
 801a6f6:	683b      	ldr	r3, [r7, #0]
 801a6f8:	2b00      	cmp	r3, #0
 801a6fa:	d00a      	beq.n	801a712 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801a6fc:	683b      	ldr	r3, [r7, #0]
 801a6fe:	681b      	ldr	r3, [r3, #0]
 801a700:	687a      	ldr	r2, [r7, #4]
 801a702:	429a      	cmp	r2, r3
 801a704:	d005      	beq.n	801a712 <ip_reass_free_complete_datagram+0x3e>
 801a706:	4b3e      	ldr	r3, [pc, #248]	@ (801a800 <ip_reass_free_complete_datagram+0x12c>)
 801a708:	22ad      	movs	r2, #173	@ 0xad
 801a70a:	4940      	ldr	r1, [pc, #256]	@ (801a80c <ip_reass_free_complete_datagram+0x138>)
 801a70c:	483e      	ldr	r0, [pc, #248]	@ (801a808 <ip_reass_free_complete_datagram+0x134>)
 801a70e:	f001 fc17 	bl	801bf40 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801a712:	687b      	ldr	r3, [r7, #4]
 801a714:	685b      	ldr	r3, [r3, #4]
 801a716:	685b      	ldr	r3, [r3, #4]
 801a718:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801a71a:	697b      	ldr	r3, [r7, #20]
 801a71c:	889b      	ldrh	r3, [r3, #4]
 801a71e:	b29b      	uxth	r3, r3
 801a720:	2b00      	cmp	r3, #0
 801a722:	d12a      	bne.n	801a77a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801a724:	687b      	ldr	r3, [r7, #4]
 801a726:	685b      	ldr	r3, [r3, #4]
 801a728:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801a72a:	697b      	ldr	r3, [r7, #20]
 801a72c:	681a      	ldr	r2, [r3, #0]
 801a72e:	687b      	ldr	r3, [r7, #4]
 801a730:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801a732:	69bb      	ldr	r3, [r7, #24]
 801a734:	6858      	ldr	r0, [r3, #4]
 801a736:	687b      	ldr	r3, [r7, #4]
 801a738:	3308      	adds	r3, #8
 801a73a:	2214      	movs	r2, #20
 801a73c:	4619      	mov	r1, r3
 801a73e:	f001 fe54 	bl	801c3ea <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801a742:	2101      	movs	r1, #1
 801a744:	69b8      	ldr	r0, [r7, #24]
 801a746:	f7ff fb85 	bl	8019e54 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801a74a:	69b8      	ldr	r0, [r7, #24]
 801a74c:	f7f5 f8d6 	bl	800f8fc <pbuf_clen>
 801a750:	4603      	mov	r3, r0
 801a752:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a754:	8bfa      	ldrh	r2, [r7, #30]
 801a756:	8a7b      	ldrh	r3, [r7, #18]
 801a758:	4413      	add	r3, r2
 801a75a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801a75e:	db05      	blt.n	801a76c <ip_reass_free_complete_datagram+0x98>
 801a760:	4b27      	ldr	r3, [pc, #156]	@ (801a800 <ip_reass_free_complete_datagram+0x12c>)
 801a762:	22bc      	movs	r2, #188	@ 0xbc
 801a764:	492a      	ldr	r1, [pc, #168]	@ (801a810 <ip_reass_free_complete_datagram+0x13c>)
 801a766:	4828      	ldr	r0, [pc, #160]	@ (801a808 <ip_reass_free_complete_datagram+0x134>)
 801a768:	f001 fbea 	bl	801bf40 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801a76c:	8bfa      	ldrh	r2, [r7, #30]
 801a76e:	8a7b      	ldrh	r3, [r7, #18]
 801a770:	4413      	add	r3, r2
 801a772:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801a774:	69b8      	ldr	r0, [r7, #24]
 801a776:	f7f5 f839 	bl	800f7ec <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801a77a:	687b      	ldr	r3, [r7, #4]
 801a77c:	685b      	ldr	r3, [r3, #4]
 801a77e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801a780:	e01f      	b.n	801a7c2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801a782:	69bb      	ldr	r3, [r7, #24]
 801a784:	685b      	ldr	r3, [r3, #4]
 801a786:	617b      	str	r3, [r7, #20]
    pcur = p;
 801a788:	69bb      	ldr	r3, [r7, #24]
 801a78a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801a78c:	697b      	ldr	r3, [r7, #20]
 801a78e:	681b      	ldr	r3, [r3, #0]
 801a790:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801a792:	68f8      	ldr	r0, [r7, #12]
 801a794:	f7f5 f8b2 	bl	800f8fc <pbuf_clen>
 801a798:	4603      	mov	r3, r0
 801a79a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a79c:	8bfa      	ldrh	r2, [r7, #30]
 801a79e:	8a7b      	ldrh	r3, [r7, #18]
 801a7a0:	4413      	add	r3, r2
 801a7a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801a7a6:	db05      	blt.n	801a7b4 <ip_reass_free_complete_datagram+0xe0>
 801a7a8:	4b15      	ldr	r3, [pc, #84]	@ (801a800 <ip_reass_free_complete_datagram+0x12c>)
 801a7aa:	22cc      	movs	r2, #204	@ 0xcc
 801a7ac:	4918      	ldr	r1, [pc, #96]	@ (801a810 <ip_reass_free_complete_datagram+0x13c>)
 801a7ae:	4816      	ldr	r0, [pc, #88]	@ (801a808 <ip_reass_free_complete_datagram+0x134>)
 801a7b0:	f001 fbc6 	bl	801bf40 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801a7b4:	8bfa      	ldrh	r2, [r7, #30]
 801a7b6:	8a7b      	ldrh	r3, [r7, #18]
 801a7b8:	4413      	add	r3, r2
 801a7ba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801a7bc:	68f8      	ldr	r0, [r7, #12]
 801a7be:	f7f5 f815 	bl	800f7ec <pbuf_free>
  while (p != NULL) {
 801a7c2:	69bb      	ldr	r3, [r7, #24]
 801a7c4:	2b00      	cmp	r3, #0
 801a7c6:	d1dc      	bne.n	801a782 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801a7c8:	6839      	ldr	r1, [r7, #0]
 801a7ca:	6878      	ldr	r0, [r7, #4]
 801a7cc:	f000 f8c2 	bl	801a954 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801a7d0:	4b10      	ldr	r3, [pc, #64]	@ (801a814 <ip_reass_free_complete_datagram+0x140>)
 801a7d2:	881b      	ldrh	r3, [r3, #0]
 801a7d4:	8bfa      	ldrh	r2, [r7, #30]
 801a7d6:	429a      	cmp	r2, r3
 801a7d8:	d905      	bls.n	801a7e6 <ip_reass_free_complete_datagram+0x112>
 801a7da:	4b09      	ldr	r3, [pc, #36]	@ (801a800 <ip_reass_free_complete_datagram+0x12c>)
 801a7dc:	22d2      	movs	r2, #210	@ 0xd2
 801a7de:	490e      	ldr	r1, [pc, #56]	@ (801a818 <ip_reass_free_complete_datagram+0x144>)
 801a7e0:	4809      	ldr	r0, [pc, #36]	@ (801a808 <ip_reass_free_complete_datagram+0x134>)
 801a7e2:	f001 fbad 	bl	801bf40 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801a7e6:	4b0b      	ldr	r3, [pc, #44]	@ (801a814 <ip_reass_free_complete_datagram+0x140>)
 801a7e8:	881a      	ldrh	r2, [r3, #0]
 801a7ea:	8bfb      	ldrh	r3, [r7, #30]
 801a7ec:	1ad3      	subs	r3, r2, r3
 801a7ee:	b29a      	uxth	r2, r3
 801a7f0:	4b08      	ldr	r3, [pc, #32]	@ (801a814 <ip_reass_free_complete_datagram+0x140>)
 801a7f2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801a7f4:	8bfb      	ldrh	r3, [r7, #30]
}
 801a7f6:	4618      	mov	r0, r3
 801a7f8:	3720      	adds	r7, #32
 801a7fa:	46bd      	mov	sp, r7
 801a7fc:	bd80      	pop	{r7, pc}
 801a7fe:	bf00      	nop
 801a800:	08020928 	.word	0x08020928
 801a804:	08020944 	.word	0x08020944
 801a808:	08020950 	.word	0x08020950
 801a80c:	08020978 	.word	0x08020978
 801a810:	0802098c 	.word	0x0802098c
 801a814:	2000aeb4 	.word	0x2000aeb4
 801a818:	080209ac 	.word	0x080209ac

0801a81c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801a81c:	b580      	push	{r7, lr}
 801a81e:	b08a      	sub	sp, #40	@ 0x28
 801a820:	af00      	add	r7, sp, #0
 801a822:	6078      	str	r0, [r7, #4]
 801a824:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801a826:	2300      	movs	r3, #0
 801a828:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801a82a:	2300      	movs	r3, #0
 801a82c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801a82e:	2300      	movs	r3, #0
 801a830:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801a832:	2300      	movs	r3, #0
 801a834:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801a836:	2300      	movs	r3, #0
 801a838:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801a83a:	4b28      	ldr	r3, [pc, #160]	@ (801a8dc <ip_reass_remove_oldest_datagram+0xc0>)
 801a83c:	681b      	ldr	r3, [r3, #0]
 801a83e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801a840:	e030      	b.n	801a8a4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801a842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a844:	695a      	ldr	r2, [r3, #20]
 801a846:	687b      	ldr	r3, [r7, #4]
 801a848:	68db      	ldr	r3, [r3, #12]
 801a84a:	429a      	cmp	r2, r3
 801a84c:	d10c      	bne.n	801a868 <ip_reass_remove_oldest_datagram+0x4c>
 801a84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a850:	699a      	ldr	r2, [r3, #24]
 801a852:	687b      	ldr	r3, [r7, #4]
 801a854:	691b      	ldr	r3, [r3, #16]
 801a856:	429a      	cmp	r2, r3
 801a858:	d106      	bne.n	801a868 <ip_reass_remove_oldest_datagram+0x4c>
 801a85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a85c:	899a      	ldrh	r2, [r3, #12]
 801a85e:	687b      	ldr	r3, [r7, #4]
 801a860:	889b      	ldrh	r3, [r3, #4]
 801a862:	b29b      	uxth	r3, r3
 801a864:	429a      	cmp	r2, r3
 801a866:	d014      	beq.n	801a892 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801a868:	693b      	ldr	r3, [r7, #16]
 801a86a:	3301      	adds	r3, #1
 801a86c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801a86e:	6a3b      	ldr	r3, [r7, #32]
 801a870:	2b00      	cmp	r3, #0
 801a872:	d104      	bne.n	801a87e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801a874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a876:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a878:	69fb      	ldr	r3, [r7, #28]
 801a87a:	61bb      	str	r3, [r7, #24]
 801a87c:	e009      	b.n	801a892 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801a87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a880:	7fda      	ldrb	r2, [r3, #31]
 801a882:	6a3b      	ldr	r3, [r7, #32]
 801a884:	7fdb      	ldrb	r3, [r3, #31]
 801a886:	429a      	cmp	r2, r3
 801a888:	d803      	bhi.n	801a892 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801a88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a88c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a88e:	69fb      	ldr	r3, [r7, #28]
 801a890:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801a892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a894:	681b      	ldr	r3, [r3, #0]
 801a896:	2b00      	cmp	r3, #0
 801a898:	d001      	beq.n	801a89e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801a89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a89c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801a89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a8a0:	681b      	ldr	r3, [r3, #0]
 801a8a2:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801a8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a8a6:	2b00      	cmp	r3, #0
 801a8a8:	d1cb      	bne.n	801a842 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801a8aa:	6a3b      	ldr	r3, [r7, #32]
 801a8ac:	2b00      	cmp	r3, #0
 801a8ae:	d008      	beq.n	801a8c2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801a8b0:	69b9      	ldr	r1, [r7, #24]
 801a8b2:	6a38      	ldr	r0, [r7, #32]
 801a8b4:	f7ff ff0e 	bl	801a6d4 <ip_reass_free_complete_datagram>
 801a8b8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801a8ba:	697a      	ldr	r2, [r7, #20]
 801a8bc:	68fb      	ldr	r3, [r7, #12]
 801a8be:	4413      	add	r3, r2
 801a8c0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801a8c2:	697a      	ldr	r2, [r7, #20]
 801a8c4:	683b      	ldr	r3, [r7, #0]
 801a8c6:	429a      	cmp	r2, r3
 801a8c8:	da02      	bge.n	801a8d0 <ip_reass_remove_oldest_datagram+0xb4>
 801a8ca:	693b      	ldr	r3, [r7, #16]
 801a8cc:	2b01      	cmp	r3, #1
 801a8ce:	dcac      	bgt.n	801a82a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801a8d0:	697b      	ldr	r3, [r7, #20]
}
 801a8d2:	4618      	mov	r0, r3
 801a8d4:	3728      	adds	r7, #40	@ 0x28
 801a8d6:	46bd      	mov	sp, r7
 801a8d8:	bd80      	pop	{r7, pc}
 801a8da:	bf00      	nop
 801a8dc:	2000aeb0 	.word	0x2000aeb0

0801a8e0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801a8e0:	b580      	push	{r7, lr}
 801a8e2:	b084      	sub	sp, #16
 801a8e4:	af00      	add	r7, sp, #0
 801a8e6:	6078      	str	r0, [r7, #4]
 801a8e8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a8ea:	2004      	movs	r0, #4
 801a8ec:	f7f4 f8f6 	bl	800eadc <memp_malloc>
 801a8f0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801a8f2:	68fb      	ldr	r3, [r7, #12]
 801a8f4:	2b00      	cmp	r3, #0
 801a8f6:	d110      	bne.n	801a91a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801a8f8:	6839      	ldr	r1, [r7, #0]
 801a8fa:	6878      	ldr	r0, [r7, #4]
 801a8fc:	f7ff ff8e 	bl	801a81c <ip_reass_remove_oldest_datagram>
 801a900:	4602      	mov	r2, r0
 801a902:	683b      	ldr	r3, [r7, #0]
 801a904:	4293      	cmp	r3, r2
 801a906:	dc03      	bgt.n	801a910 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a908:	2004      	movs	r0, #4
 801a90a:	f7f4 f8e7 	bl	800eadc <memp_malloc>
 801a90e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801a910:	68fb      	ldr	r3, [r7, #12]
 801a912:	2b00      	cmp	r3, #0
 801a914:	d101      	bne.n	801a91a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801a916:	2300      	movs	r3, #0
 801a918:	e016      	b.n	801a948 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801a91a:	2220      	movs	r2, #32
 801a91c:	2100      	movs	r1, #0
 801a91e:	68f8      	ldr	r0, [r7, #12]
 801a920:	f001 fcb6 	bl	801c290 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801a924:	68fb      	ldr	r3, [r7, #12]
 801a926:	220f      	movs	r2, #15
 801a928:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801a92a:	4b09      	ldr	r3, [pc, #36]	@ (801a950 <ip_reass_enqueue_new_datagram+0x70>)
 801a92c:	681a      	ldr	r2, [r3, #0]
 801a92e:	68fb      	ldr	r3, [r7, #12]
 801a930:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801a932:	4a07      	ldr	r2, [pc, #28]	@ (801a950 <ip_reass_enqueue_new_datagram+0x70>)
 801a934:	68fb      	ldr	r3, [r7, #12]
 801a936:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801a938:	68fb      	ldr	r3, [r7, #12]
 801a93a:	3308      	adds	r3, #8
 801a93c:	2214      	movs	r2, #20
 801a93e:	6879      	ldr	r1, [r7, #4]
 801a940:	4618      	mov	r0, r3
 801a942:	f001 fd52 	bl	801c3ea <memcpy>
  return ipr;
 801a946:	68fb      	ldr	r3, [r7, #12]
}
 801a948:	4618      	mov	r0, r3
 801a94a:	3710      	adds	r7, #16
 801a94c:	46bd      	mov	sp, r7
 801a94e:	bd80      	pop	{r7, pc}
 801a950:	2000aeb0 	.word	0x2000aeb0

0801a954 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a954:	b580      	push	{r7, lr}
 801a956:	b082      	sub	sp, #8
 801a958:	af00      	add	r7, sp, #0
 801a95a:	6078      	str	r0, [r7, #4]
 801a95c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801a95e:	4b10      	ldr	r3, [pc, #64]	@ (801a9a0 <ip_reass_dequeue_datagram+0x4c>)
 801a960:	681b      	ldr	r3, [r3, #0]
 801a962:	687a      	ldr	r2, [r7, #4]
 801a964:	429a      	cmp	r2, r3
 801a966:	d104      	bne.n	801a972 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801a968:	687b      	ldr	r3, [r7, #4]
 801a96a:	681b      	ldr	r3, [r3, #0]
 801a96c:	4a0c      	ldr	r2, [pc, #48]	@ (801a9a0 <ip_reass_dequeue_datagram+0x4c>)
 801a96e:	6013      	str	r3, [r2, #0]
 801a970:	e00d      	b.n	801a98e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801a972:	683b      	ldr	r3, [r7, #0]
 801a974:	2b00      	cmp	r3, #0
 801a976:	d106      	bne.n	801a986 <ip_reass_dequeue_datagram+0x32>
 801a978:	4b0a      	ldr	r3, [pc, #40]	@ (801a9a4 <ip_reass_dequeue_datagram+0x50>)
 801a97a:	f240 1245 	movw	r2, #325	@ 0x145
 801a97e:	490a      	ldr	r1, [pc, #40]	@ (801a9a8 <ip_reass_dequeue_datagram+0x54>)
 801a980:	480a      	ldr	r0, [pc, #40]	@ (801a9ac <ip_reass_dequeue_datagram+0x58>)
 801a982:	f001 fadd 	bl	801bf40 <iprintf>
    prev->next = ipr->next;
 801a986:	687b      	ldr	r3, [r7, #4]
 801a988:	681a      	ldr	r2, [r3, #0]
 801a98a:	683b      	ldr	r3, [r7, #0]
 801a98c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801a98e:	6879      	ldr	r1, [r7, #4]
 801a990:	2004      	movs	r0, #4
 801a992:	f7f4 f907 	bl	800eba4 <memp_free>
}
 801a996:	bf00      	nop
 801a998:	3708      	adds	r7, #8
 801a99a:	46bd      	mov	sp, r7
 801a99c:	bd80      	pop	{r7, pc}
 801a99e:	bf00      	nop
 801a9a0:	2000aeb0 	.word	0x2000aeb0
 801a9a4:	08020928 	.word	0x08020928
 801a9a8:	080209d0 	.word	0x080209d0
 801a9ac:	08020950 	.word	0x08020950

0801a9b0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801a9b0:	b580      	push	{r7, lr}
 801a9b2:	b08c      	sub	sp, #48	@ 0x30
 801a9b4:	af00      	add	r7, sp, #0
 801a9b6:	60f8      	str	r0, [r7, #12]
 801a9b8:	60b9      	str	r1, [r7, #8]
 801a9ba:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801a9bc:	2300      	movs	r3, #0
 801a9be:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801a9c0:	2301      	movs	r3, #1
 801a9c2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801a9c4:	68bb      	ldr	r3, [r7, #8]
 801a9c6:	685b      	ldr	r3, [r3, #4]
 801a9c8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801a9ca:	69fb      	ldr	r3, [r7, #28]
 801a9cc:	885b      	ldrh	r3, [r3, #2]
 801a9ce:	b29b      	uxth	r3, r3
 801a9d0:	4618      	mov	r0, r3
 801a9d2:	f7f3 f847 	bl	800da64 <lwip_htons>
 801a9d6:	4603      	mov	r3, r0
 801a9d8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801a9da:	69fb      	ldr	r3, [r7, #28]
 801a9dc:	781b      	ldrb	r3, [r3, #0]
 801a9de:	f003 030f 	and.w	r3, r3, #15
 801a9e2:	b2db      	uxtb	r3, r3
 801a9e4:	009b      	lsls	r3, r3, #2
 801a9e6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801a9e8:	7e7b      	ldrb	r3, [r7, #25]
 801a9ea:	b29b      	uxth	r3, r3
 801a9ec:	8b7a      	ldrh	r2, [r7, #26]
 801a9ee:	429a      	cmp	r2, r3
 801a9f0:	d202      	bcs.n	801a9f8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a9f2:	f04f 33ff 	mov.w	r3, #4294967295
 801a9f6:	e135      	b.n	801ac64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801a9f8:	7e7b      	ldrb	r3, [r7, #25]
 801a9fa:	b29b      	uxth	r3, r3
 801a9fc:	8b7a      	ldrh	r2, [r7, #26]
 801a9fe:	1ad3      	subs	r3, r2, r3
 801aa00:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801aa02:	69fb      	ldr	r3, [r7, #28]
 801aa04:	88db      	ldrh	r3, [r3, #6]
 801aa06:	b29b      	uxth	r3, r3
 801aa08:	4618      	mov	r0, r3
 801aa0a:	f7f3 f82b 	bl	800da64 <lwip_htons>
 801aa0e:	4603      	mov	r3, r0
 801aa10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801aa14:	b29b      	uxth	r3, r3
 801aa16:	00db      	lsls	r3, r3, #3
 801aa18:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801aa1a:	68bb      	ldr	r3, [r7, #8]
 801aa1c:	685b      	ldr	r3, [r3, #4]
 801aa1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801aa20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa22:	2200      	movs	r2, #0
 801aa24:	701a      	strb	r2, [r3, #0]
 801aa26:	2200      	movs	r2, #0
 801aa28:	705a      	strb	r2, [r3, #1]
 801aa2a:	2200      	movs	r2, #0
 801aa2c:	709a      	strb	r2, [r3, #2]
 801aa2e:	2200      	movs	r2, #0
 801aa30:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801aa32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa34:	8afa      	ldrh	r2, [r7, #22]
 801aa36:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801aa38:	8afa      	ldrh	r2, [r7, #22]
 801aa3a:	8b7b      	ldrh	r3, [r7, #26]
 801aa3c:	4413      	add	r3, r2
 801aa3e:	b29a      	uxth	r2, r3
 801aa40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa42:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801aa44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa46:	88db      	ldrh	r3, [r3, #6]
 801aa48:	b29b      	uxth	r3, r3
 801aa4a:	8afa      	ldrh	r2, [r7, #22]
 801aa4c:	429a      	cmp	r2, r3
 801aa4e:	d902      	bls.n	801aa56 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801aa50:	f04f 33ff 	mov.w	r3, #4294967295
 801aa54:	e106      	b.n	801ac64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801aa56:	68fb      	ldr	r3, [r7, #12]
 801aa58:	685b      	ldr	r3, [r3, #4]
 801aa5a:	627b      	str	r3, [r7, #36]	@ 0x24
 801aa5c:	e068      	b.n	801ab30 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801aa5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aa60:	685b      	ldr	r3, [r3, #4]
 801aa62:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801aa64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa66:	889b      	ldrh	r3, [r3, #4]
 801aa68:	b29a      	uxth	r2, r3
 801aa6a:	693b      	ldr	r3, [r7, #16]
 801aa6c:	889b      	ldrh	r3, [r3, #4]
 801aa6e:	b29b      	uxth	r3, r3
 801aa70:	429a      	cmp	r2, r3
 801aa72:	d235      	bcs.n	801aae0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801aa74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801aa78:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801aa7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aa7c:	2b00      	cmp	r3, #0
 801aa7e:	d020      	beq.n	801aac2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801aa80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa82:	889b      	ldrh	r3, [r3, #4]
 801aa84:	b29a      	uxth	r2, r3
 801aa86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aa88:	88db      	ldrh	r3, [r3, #6]
 801aa8a:	b29b      	uxth	r3, r3
 801aa8c:	429a      	cmp	r2, r3
 801aa8e:	d307      	bcc.n	801aaa0 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801aa90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa92:	88db      	ldrh	r3, [r3, #6]
 801aa94:	b29a      	uxth	r2, r3
 801aa96:	693b      	ldr	r3, [r7, #16]
 801aa98:	889b      	ldrh	r3, [r3, #4]
 801aa9a:	b29b      	uxth	r3, r3
 801aa9c:	429a      	cmp	r2, r3
 801aa9e:	d902      	bls.n	801aaa6 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801aaa0:	f04f 33ff 	mov.w	r3, #4294967295
 801aaa4:	e0de      	b.n	801ac64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801aaa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aaa8:	68ba      	ldr	r2, [r7, #8]
 801aaaa:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801aaac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aaae:	88db      	ldrh	r3, [r3, #6]
 801aab0:	b29a      	uxth	r2, r3
 801aab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aab4:	889b      	ldrh	r3, [r3, #4]
 801aab6:	b29b      	uxth	r3, r3
 801aab8:	429a      	cmp	r2, r3
 801aaba:	d03d      	beq.n	801ab38 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801aabc:	2300      	movs	r3, #0
 801aabe:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801aac0:	e03a      	b.n	801ab38 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801aac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aac4:	88db      	ldrh	r3, [r3, #6]
 801aac6:	b29a      	uxth	r2, r3
 801aac8:	693b      	ldr	r3, [r7, #16]
 801aaca:	889b      	ldrh	r3, [r3, #4]
 801aacc:	b29b      	uxth	r3, r3
 801aace:	429a      	cmp	r2, r3
 801aad0:	d902      	bls.n	801aad8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801aad2:	f04f 33ff 	mov.w	r3, #4294967295
 801aad6:	e0c5      	b.n	801ac64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801aad8:	68fb      	ldr	r3, [r7, #12]
 801aada:	68ba      	ldr	r2, [r7, #8]
 801aadc:	605a      	str	r2, [r3, #4]
      break;
 801aade:	e02b      	b.n	801ab38 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801aae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aae2:	889b      	ldrh	r3, [r3, #4]
 801aae4:	b29a      	uxth	r2, r3
 801aae6:	693b      	ldr	r3, [r7, #16]
 801aae8:	889b      	ldrh	r3, [r3, #4]
 801aaea:	b29b      	uxth	r3, r3
 801aaec:	429a      	cmp	r2, r3
 801aaee:	d102      	bne.n	801aaf6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801aaf0:	f04f 33ff 	mov.w	r3, #4294967295
 801aaf4:	e0b6      	b.n	801ac64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801aaf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aaf8:	889b      	ldrh	r3, [r3, #4]
 801aafa:	b29a      	uxth	r2, r3
 801aafc:	693b      	ldr	r3, [r7, #16]
 801aafe:	88db      	ldrh	r3, [r3, #6]
 801ab00:	b29b      	uxth	r3, r3
 801ab02:	429a      	cmp	r2, r3
 801ab04:	d202      	bcs.n	801ab0c <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ab06:	f04f 33ff 	mov.w	r3, #4294967295
 801ab0a:	e0ab      	b.n	801ac64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801ab0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ab0e:	2b00      	cmp	r3, #0
 801ab10:	d009      	beq.n	801ab26 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801ab12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ab14:	88db      	ldrh	r3, [r3, #6]
 801ab16:	b29a      	uxth	r2, r3
 801ab18:	693b      	ldr	r3, [r7, #16]
 801ab1a:	889b      	ldrh	r3, [r3, #4]
 801ab1c:	b29b      	uxth	r3, r3
 801ab1e:	429a      	cmp	r2, r3
 801ab20:	d001      	beq.n	801ab26 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ab22:	2300      	movs	r3, #0
 801ab24:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801ab26:	693b      	ldr	r3, [r7, #16]
 801ab28:	681b      	ldr	r3, [r3, #0]
 801ab2a:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801ab2c:	693b      	ldr	r3, [r7, #16]
 801ab2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801ab30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab32:	2b00      	cmp	r3, #0
 801ab34:	d193      	bne.n	801aa5e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801ab36:	e000      	b.n	801ab3a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801ab38:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801ab3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab3c:	2b00      	cmp	r3, #0
 801ab3e:	d12d      	bne.n	801ab9c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801ab40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ab42:	2b00      	cmp	r3, #0
 801ab44:	d01c      	beq.n	801ab80 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801ab46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ab48:	88db      	ldrh	r3, [r3, #6]
 801ab4a:	b29a      	uxth	r2, r3
 801ab4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ab4e:	889b      	ldrh	r3, [r3, #4]
 801ab50:	b29b      	uxth	r3, r3
 801ab52:	429a      	cmp	r2, r3
 801ab54:	d906      	bls.n	801ab64 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801ab56:	4b45      	ldr	r3, [pc, #276]	@ (801ac6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ab58:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801ab5c:	4944      	ldr	r1, [pc, #272]	@ (801ac70 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801ab5e:	4845      	ldr	r0, [pc, #276]	@ (801ac74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ab60:	f001 f9ee 	bl	801bf40 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801ab64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ab66:	68ba      	ldr	r2, [r7, #8]
 801ab68:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801ab6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ab6c:	88db      	ldrh	r3, [r3, #6]
 801ab6e:	b29a      	uxth	r2, r3
 801ab70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ab72:	889b      	ldrh	r3, [r3, #4]
 801ab74:	b29b      	uxth	r3, r3
 801ab76:	429a      	cmp	r2, r3
 801ab78:	d010      	beq.n	801ab9c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801ab7a:	2300      	movs	r3, #0
 801ab7c:	623b      	str	r3, [r7, #32]
 801ab7e:	e00d      	b.n	801ab9c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801ab80:	68fb      	ldr	r3, [r7, #12]
 801ab82:	685b      	ldr	r3, [r3, #4]
 801ab84:	2b00      	cmp	r3, #0
 801ab86:	d006      	beq.n	801ab96 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801ab88:	4b38      	ldr	r3, [pc, #224]	@ (801ac6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ab8a:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801ab8e:	493a      	ldr	r1, [pc, #232]	@ (801ac78 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801ab90:	4838      	ldr	r0, [pc, #224]	@ (801ac74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ab92:	f001 f9d5 	bl	801bf40 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801ab96:	68fb      	ldr	r3, [r7, #12]
 801ab98:	68ba      	ldr	r2, [r7, #8]
 801ab9a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ab9c:	687b      	ldr	r3, [r7, #4]
 801ab9e:	2b00      	cmp	r3, #0
 801aba0:	d105      	bne.n	801abae <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801aba2:	68fb      	ldr	r3, [r7, #12]
 801aba4:	7f9b      	ldrb	r3, [r3, #30]
 801aba6:	f003 0301 	and.w	r3, r3, #1
 801abaa:	2b00      	cmp	r3, #0
 801abac:	d059      	beq.n	801ac62 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801abae:	6a3b      	ldr	r3, [r7, #32]
 801abb0:	2b00      	cmp	r3, #0
 801abb2:	d04f      	beq.n	801ac54 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801abb4:	68fb      	ldr	r3, [r7, #12]
 801abb6:	685b      	ldr	r3, [r3, #4]
 801abb8:	2b00      	cmp	r3, #0
 801abba:	d006      	beq.n	801abca <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801abbc:	68fb      	ldr	r3, [r7, #12]
 801abbe:	685b      	ldr	r3, [r3, #4]
 801abc0:	685b      	ldr	r3, [r3, #4]
 801abc2:	889b      	ldrh	r3, [r3, #4]
 801abc4:	b29b      	uxth	r3, r3
 801abc6:	2b00      	cmp	r3, #0
 801abc8:	d002      	beq.n	801abd0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801abca:	2300      	movs	r3, #0
 801abcc:	623b      	str	r3, [r7, #32]
 801abce:	e041      	b.n	801ac54 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801abd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abd2:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801abd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abd6:	681b      	ldr	r3, [r3, #0]
 801abd8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801abda:	e012      	b.n	801ac02 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801abdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abde:	685b      	ldr	r3, [r3, #4]
 801abe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801abe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801abe4:	88db      	ldrh	r3, [r3, #6]
 801abe6:	b29a      	uxth	r2, r3
 801abe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abea:	889b      	ldrh	r3, [r3, #4]
 801abec:	b29b      	uxth	r3, r3
 801abee:	429a      	cmp	r2, r3
 801abf0:	d002      	beq.n	801abf8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801abf2:	2300      	movs	r3, #0
 801abf4:	623b      	str	r3, [r7, #32]
            break;
 801abf6:	e007      	b.n	801ac08 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801abf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abfa:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801abfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801abfe:	681b      	ldr	r3, [r3, #0]
 801ac00:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801ac02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac04:	2b00      	cmp	r3, #0
 801ac06:	d1e9      	bne.n	801abdc <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801ac08:	6a3b      	ldr	r3, [r7, #32]
 801ac0a:	2b00      	cmp	r3, #0
 801ac0c:	d022      	beq.n	801ac54 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801ac0e:	68fb      	ldr	r3, [r7, #12]
 801ac10:	685b      	ldr	r3, [r3, #4]
 801ac12:	2b00      	cmp	r3, #0
 801ac14:	d106      	bne.n	801ac24 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801ac16:	4b15      	ldr	r3, [pc, #84]	@ (801ac6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ac18:	f240 12df 	movw	r2, #479	@ 0x1df
 801ac1c:	4917      	ldr	r1, [pc, #92]	@ (801ac7c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801ac1e:	4815      	ldr	r0, [pc, #84]	@ (801ac74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ac20:	f001 f98e 	bl	801bf40 <iprintf>
          LWIP_ASSERT("sanity check",
 801ac24:	68fb      	ldr	r3, [r7, #12]
 801ac26:	685b      	ldr	r3, [r3, #4]
 801ac28:	685b      	ldr	r3, [r3, #4]
 801ac2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ac2c:	429a      	cmp	r2, r3
 801ac2e:	d106      	bne.n	801ac3e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801ac30:	4b0e      	ldr	r3, [pc, #56]	@ (801ac6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ac32:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801ac36:	4911      	ldr	r1, [pc, #68]	@ (801ac7c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801ac38:	480e      	ldr	r0, [pc, #56]	@ (801ac74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ac3a:	f001 f981 	bl	801bf40 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801ac3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ac40:	681b      	ldr	r3, [r3, #0]
 801ac42:	2b00      	cmp	r3, #0
 801ac44:	d006      	beq.n	801ac54 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801ac46:	4b09      	ldr	r3, [pc, #36]	@ (801ac6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ac48:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801ac4c:	490c      	ldr	r1, [pc, #48]	@ (801ac80 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801ac4e:	4809      	ldr	r0, [pc, #36]	@ (801ac74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ac50:	f001 f976 	bl	801bf40 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801ac54:	6a3b      	ldr	r3, [r7, #32]
 801ac56:	2b00      	cmp	r3, #0
 801ac58:	bf14      	ite	ne
 801ac5a:	2301      	movne	r3, #1
 801ac5c:	2300      	moveq	r3, #0
 801ac5e:	b2db      	uxtb	r3, r3
 801ac60:	e000      	b.n	801ac64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801ac62:	2300      	movs	r3, #0
}
 801ac64:	4618      	mov	r0, r3
 801ac66:	3730      	adds	r7, #48	@ 0x30
 801ac68:	46bd      	mov	sp, r7
 801ac6a:	bd80      	pop	{r7, pc}
 801ac6c:	08020928 	.word	0x08020928
 801ac70:	080209ec 	.word	0x080209ec
 801ac74:	08020950 	.word	0x08020950
 801ac78:	08020a0c 	.word	0x08020a0c
 801ac7c:	08020a44 	.word	0x08020a44
 801ac80:	08020a54 	.word	0x08020a54

0801ac84 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801ac84:	b580      	push	{r7, lr}
 801ac86:	b08e      	sub	sp, #56	@ 0x38
 801ac88:	af00      	add	r7, sp, #0
 801ac8a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801ac8c:	687b      	ldr	r3, [r7, #4]
 801ac8e:	685b      	ldr	r3, [r3, #4]
 801ac90:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801ac92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ac94:	781b      	ldrb	r3, [r3, #0]
 801ac96:	f003 030f 	and.w	r3, r3, #15
 801ac9a:	b2db      	uxtb	r3, r3
 801ac9c:	009b      	lsls	r3, r3, #2
 801ac9e:	b2db      	uxtb	r3, r3
 801aca0:	2b14      	cmp	r3, #20
 801aca2:	f040 8171 	bne.w	801af88 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801aca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aca8:	88db      	ldrh	r3, [r3, #6]
 801acaa:	b29b      	uxth	r3, r3
 801acac:	4618      	mov	r0, r3
 801acae:	f7f2 fed9 	bl	800da64 <lwip_htons>
 801acb2:	4603      	mov	r3, r0
 801acb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801acb8:	b29b      	uxth	r3, r3
 801acba:	00db      	lsls	r3, r3, #3
 801acbc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801acbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801acc0:	885b      	ldrh	r3, [r3, #2]
 801acc2:	b29b      	uxth	r3, r3
 801acc4:	4618      	mov	r0, r3
 801acc6:	f7f2 fecd 	bl	800da64 <lwip_htons>
 801acca:	4603      	mov	r3, r0
 801accc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801acce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801acd0:	781b      	ldrb	r3, [r3, #0]
 801acd2:	f003 030f 	and.w	r3, r3, #15
 801acd6:	b2db      	uxtb	r3, r3
 801acd8:	009b      	lsls	r3, r3, #2
 801acda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801acde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801ace2:	b29b      	uxth	r3, r3
 801ace4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801ace6:	429a      	cmp	r2, r3
 801ace8:	f0c0 8150 	bcc.w	801af8c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801acec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801acf0:	b29b      	uxth	r3, r3
 801acf2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801acf4:	1ad3      	subs	r3, r2, r3
 801acf6:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801acf8:	6878      	ldr	r0, [r7, #4]
 801acfa:	f7f4 fdff 	bl	800f8fc <pbuf_clen>
 801acfe:	4603      	mov	r3, r0
 801ad00:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801ad02:	4b8c      	ldr	r3, [pc, #560]	@ (801af34 <ip4_reass+0x2b0>)
 801ad04:	881b      	ldrh	r3, [r3, #0]
 801ad06:	461a      	mov	r2, r3
 801ad08:	8c3b      	ldrh	r3, [r7, #32]
 801ad0a:	4413      	add	r3, r2
 801ad0c:	2b0a      	cmp	r3, #10
 801ad0e:	dd10      	ble.n	801ad32 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ad10:	8c3b      	ldrh	r3, [r7, #32]
 801ad12:	4619      	mov	r1, r3
 801ad14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ad16:	f7ff fd81 	bl	801a81c <ip_reass_remove_oldest_datagram>
 801ad1a:	4603      	mov	r3, r0
 801ad1c:	2b00      	cmp	r3, #0
 801ad1e:	f000 8137 	beq.w	801af90 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801ad22:	4b84      	ldr	r3, [pc, #528]	@ (801af34 <ip4_reass+0x2b0>)
 801ad24:	881b      	ldrh	r3, [r3, #0]
 801ad26:	461a      	mov	r2, r3
 801ad28:	8c3b      	ldrh	r3, [r7, #32]
 801ad2a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ad2c:	2b0a      	cmp	r3, #10
 801ad2e:	f300 812f 	bgt.w	801af90 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ad32:	4b81      	ldr	r3, [pc, #516]	@ (801af38 <ip4_reass+0x2b4>)
 801ad34:	681b      	ldr	r3, [r3, #0]
 801ad36:	633b      	str	r3, [r7, #48]	@ 0x30
 801ad38:	e015      	b.n	801ad66 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801ad3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad3c:	695a      	ldr	r2, [r3, #20]
 801ad3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ad40:	68db      	ldr	r3, [r3, #12]
 801ad42:	429a      	cmp	r2, r3
 801ad44:	d10c      	bne.n	801ad60 <ip4_reass+0xdc>
 801ad46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad48:	699a      	ldr	r2, [r3, #24]
 801ad4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ad4c:	691b      	ldr	r3, [r3, #16]
 801ad4e:	429a      	cmp	r2, r3
 801ad50:	d106      	bne.n	801ad60 <ip4_reass+0xdc>
 801ad52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad54:	899a      	ldrh	r2, [r3, #12]
 801ad56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ad58:	889b      	ldrh	r3, [r3, #4]
 801ad5a:	b29b      	uxth	r3, r3
 801ad5c:	429a      	cmp	r2, r3
 801ad5e:	d006      	beq.n	801ad6e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ad60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad62:	681b      	ldr	r3, [r3, #0]
 801ad64:	633b      	str	r3, [r7, #48]	@ 0x30
 801ad66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad68:	2b00      	cmp	r3, #0
 801ad6a:	d1e6      	bne.n	801ad3a <ip4_reass+0xb6>
 801ad6c:	e000      	b.n	801ad70 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801ad6e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801ad70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad72:	2b00      	cmp	r3, #0
 801ad74:	d109      	bne.n	801ad8a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801ad76:	8c3b      	ldrh	r3, [r7, #32]
 801ad78:	4619      	mov	r1, r3
 801ad7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ad7c:	f7ff fdb0 	bl	801a8e0 <ip_reass_enqueue_new_datagram>
 801ad80:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801ad82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad84:	2b00      	cmp	r3, #0
 801ad86:	d11c      	bne.n	801adc2 <ip4_reass+0x13e>
      goto nullreturn;
 801ad88:	e105      	b.n	801af96 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ad8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ad8c:	88db      	ldrh	r3, [r3, #6]
 801ad8e:	b29b      	uxth	r3, r3
 801ad90:	4618      	mov	r0, r3
 801ad92:	f7f2 fe67 	bl	800da64 <lwip_htons>
 801ad96:	4603      	mov	r3, r0
 801ad98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ad9c:	2b00      	cmp	r3, #0
 801ad9e:	d110      	bne.n	801adc2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801ada0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ada2:	89db      	ldrh	r3, [r3, #14]
 801ada4:	4618      	mov	r0, r3
 801ada6:	f7f2 fe5d 	bl	800da64 <lwip_htons>
 801adaa:	4603      	mov	r3, r0
 801adac:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801adb0:	2b00      	cmp	r3, #0
 801adb2:	d006      	beq.n	801adc2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801adb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801adb6:	3308      	adds	r3, #8
 801adb8:	2214      	movs	r2, #20
 801adba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801adbc:	4618      	mov	r0, r3
 801adbe:	f001 fb14 	bl	801c3ea <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801adc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801adc4:	88db      	ldrh	r3, [r3, #6]
 801adc6:	b29b      	uxth	r3, r3
 801adc8:	f003 0320 	and.w	r3, r3, #32
 801adcc:	2b00      	cmp	r3, #0
 801adce:	bf0c      	ite	eq
 801add0:	2301      	moveq	r3, #1
 801add2:	2300      	movne	r3, #0
 801add4:	b2db      	uxtb	r3, r3
 801add6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801add8:	69fb      	ldr	r3, [r7, #28]
 801adda:	2b00      	cmp	r3, #0
 801addc:	d00e      	beq.n	801adfc <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801adde:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801ade0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801ade2:	4413      	add	r3, r2
 801ade4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801ade6:	8b7a      	ldrh	r2, [r7, #26]
 801ade8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801adea:	429a      	cmp	r2, r3
 801adec:	f0c0 80a0 	bcc.w	801af30 <ip4_reass+0x2ac>
 801adf0:	8b7b      	ldrh	r3, [r7, #26]
 801adf2:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801adf6:	4293      	cmp	r3, r2
 801adf8:	f200 809a 	bhi.w	801af30 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801adfc:	69fa      	ldr	r2, [r7, #28]
 801adfe:	6879      	ldr	r1, [r7, #4]
 801ae00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ae02:	f7ff fdd5 	bl	801a9b0 <ip_reass_chain_frag_into_datagram_and_validate>
 801ae06:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801ae08:	697b      	ldr	r3, [r7, #20]
 801ae0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ae0e:	f000 809b 	beq.w	801af48 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ae12:	4b48      	ldr	r3, [pc, #288]	@ (801af34 <ip4_reass+0x2b0>)
 801ae14:	881a      	ldrh	r2, [r3, #0]
 801ae16:	8c3b      	ldrh	r3, [r7, #32]
 801ae18:	4413      	add	r3, r2
 801ae1a:	b29a      	uxth	r2, r3
 801ae1c:	4b45      	ldr	r3, [pc, #276]	@ (801af34 <ip4_reass+0x2b0>)
 801ae1e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801ae20:	69fb      	ldr	r3, [r7, #28]
 801ae22:	2b00      	cmp	r3, #0
 801ae24:	d00d      	beq.n	801ae42 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801ae26:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801ae28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801ae2a:	4413      	add	r3, r2
 801ae2c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801ae2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae30:	8a7a      	ldrh	r2, [r7, #18]
 801ae32:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ae34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae36:	7f9b      	ldrb	r3, [r3, #30]
 801ae38:	f043 0301 	orr.w	r3, r3, #1
 801ae3c:	b2da      	uxtb	r2, r3
 801ae3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae40:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801ae42:	697b      	ldr	r3, [r7, #20]
 801ae44:	2b01      	cmp	r3, #1
 801ae46:	d171      	bne.n	801af2c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801ae48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae4a:	8b9b      	ldrh	r3, [r3, #28]
 801ae4c:	3314      	adds	r3, #20
 801ae4e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801ae50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae52:	685b      	ldr	r3, [r3, #4]
 801ae54:	685b      	ldr	r3, [r3, #4]
 801ae56:	681b      	ldr	r3, [r3, #0]
 801ae58:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801ae5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae5c:	685b      	ldr	r3, [r3, #4]
 801ae5e:	685b      	ldr	r3, [r3, #4]
 801ae60:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801ae62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae64:	3308      	adds	r3, #8
 801ae66:	2214      	movs	r2, #20
 801ae68:	4619      	mov	r1, r3
 801ae6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ae6c:	f001 fabd 	bl	801c3ea <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801ae70:	8a3b      	ldrh	r3, [r7, #16]
 801ae72:	4618      	mov	r0, r3
 801ae74:	f7f2 fdf6 	bl	800da64 <lwip_htons>
 801ae78:	4603      	mov	r3, r0
 801ae7a:	461a      	mov	r2, r3
 801ae7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae7e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801ae80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae82:	2200      	movs	r2, #0
 801ae84:	719a      	strb	r2, [r3, #6]
 801ae86:	2200      	movs	r2, #0
 801ae88:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801ae8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae8c:	2200      	movs	r2, #0
 801ae8e:	729a      	strb	r2, [r3, #10]
 801ae90:	2200      	movs	r2, #0
 801ae92:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801ae94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae96:	685b      	ldr	r3, [r3, #4]
 801ae98:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801ae9a:	e00d      	b.n	801aeb8 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801ae9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae9e:	685b      	ldr	r3, [r3, #4]
 801aea0:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801aea2:	2114      	movs	r1, #20
 801aea4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801aea6:	f7f4 fc25 	bl	800f6f4 <pbuf_remove_header>
      pbuf_cat(p, r);
 801aeaa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801aeac:	6878      	ldr	r0, [r7, #4]
 801aeae:	f7f4 fd5f 	bl	800f970 <pbuf_cat>
      r = iprh->next_pbuf;
 801aeb2:	68fb      	ldr	r3, [r7, #12]
 801aeb4:	681b      	ldr	r3, [r3, #0]
 801aeb6:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801aeb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aeba:	2b00      	cmp	r3, #0
 801aebc:	d1ee      	bne.n	801ae9c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801aebe:	4b1e      	ldr	r3, [pc, #120]	@ (801af38 <ip4_reass+0x2b4>)
 801aec0:	681b      	ldr	r3, [r3, #0]
 801aec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801aec4:	429a      	cmp	r2, r3
 801aec6:	d102      	bne.n	801aece <ip4_reass+0x24a>
      ipr_prev = NULL;
 801aec8:	2300      	movs	r3, #0
 801aeca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801aecc:	e010      	b.n	801aef0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801aece:	4b1a      	ldr	r3, [pc, #104]	@ (801af38 <ip4_reass+0x2b4>)
 801aed0:	681b      	ldr	r3, [r3, #0]
 801aed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801aed4:	e007      	b.n	801aee6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801aed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aed8:	681b      	ldr	r3, [r3, #0]
 801aeda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801aedc:	429a      	cmp	r2, r3
 801aede:	d006      	beq.n	801aeee <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801aee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aee2:	681b      	ldr	r3, [r3, #0]
 801aee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801aee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aee8:	2b00      	cmp	r3, #0
 801aeea:	d1f4      	bne.n	801aed6 <ip4_reass+0x252>
 801aeec:	e000      	b.n	801aef0 <ip4_reass+0x26c>
          break;
 801aeee:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801aef0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801aef2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801aef4:	f7ff fd2e 	bl	801a954 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801aef8:	6878      	ldr	r0, [r7, #4]
 801aefa:	f7f4 fcff 	bl	800f8fc <pbuf_clen>
 801aefe:	4603      	mov	r3, r0
 801af00:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801af02:	4b0c      	ldr	r3, [pc, #48]	@ (801af34 <ip4_reass+0x2b0>)
 801af04:	881b      	ldrh	r3, [r3, #0]
 801af06:	8c3a      	ldrh	r2, [r7, #32]
 801af08:	429a      	cmp	r2, r3
 801af0a:	d906      	bls.n	801af1a <ip4_reass+0x296>
 801af0c:	4b0b      	ldr	r3, [pc, #44]	@ (801af3c <ip4_reass+0x2b8>)
 801af0e:	f240 229b 	movw	r2, #667	@ 0x29b
 801af12:	490b      	ldr	r1, [pc, #44]	@ (801af40 <ip4_reass+0x2bc>)
 801af14:	480b      	ldr	r0, [pc, #44]	@ (801af44 <ip4_reass+0x2c0>)
 801af16:	f001 f813 	bl	801bf40 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801af1a:	4b06      	ldr	r3, [pc, #24]	@ (801af34 <ip4_reass+0x2b0>)
 801af1c:	881a      	ldrh	r2, [r3, #0]
 801af1e:	8c3b      	ldrh	r3, [r7, #32]
 801af20:	1ad3      	subs	r3, r2, r3
 801af22:	b29a      	uxth	r2, r3
 801af24:	4b03      	ldr	r3, [pc, #12]	@ (801af34 <ip4_reass+0x2b0>)
 801af26:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801af28:	687b      	ldr	r3, [r7, #4]
 801af2a:	e038      	b.n	801af9e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801af2c:	2300      	movs	r3, #0
 801af2e:	e036      	b.n	801af9e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801af30:	bf00      	nop
 801af32:	e00a      	b.n	801af4a <ip4_reass+0x2c6>
 801af34:	2000aeb4 	.word	0x2000aeb4
 801af38:	2000aeb0 	.word	0x2000aeb0
 801af3c:	08020928 	.word	0x08020928
 801af40:	08020a78 	.word	0x08020a78
 801af44:	08020950 	.word	0x08020950
    goto nullreturn_ipr;
 801af48:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801af4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801af4c:	2b00      	cmp	r3, #0
 801af4e:	d106      	bne.n	801af5e <ip4_reass+0x2da>
 801af50:	4b15      	ldr	r3, [pc, #84]	@ (801afa8 <ip4_reass+0x324>)
 801af52:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801af56:	4915      	ldr	r1, [pc, #84]	@ (801afac <ip4_reass+0x328>)
 801af58:	4815      	ldr	r0, [pc, #84]	@ (801afb0 <ip4_reass+0x32c>)
 801af5a:	f000 fff1 	bl	801bf40 <iprintf>
  if (ipr->p == NULL) {
 801af5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801af60:	685b      	ldr	r3, [r3, #4]
 801af62:	2b00      	cmp	r3, #0
 801af64:	d116      	bne.n	801af94 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801af66:	4b13      	ldr	r3, [pc, #76]	@ (801afb4 <ip4_reass+0x330>)
 801af68:	681b      	ldr	r3, [r3, #0]
 801af6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801af6c:	429a      	cmp	r2, r3
 801af6e:	d006      	beq.n	801af7e <ip4_reass+0x2fa>
 801af70:	4b0d      	ldr	r3, [pc, #52]	@ (801afa8 <ip4_reass+0x324>)
 801af72:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801af76:	4910      	ldr	r1, [pc, #64]	@ (801afb8 <ip4_reass+0x334>)
 801af78:	480d      	ldr	r0, [pc, #52]	@ (801afb0 <ip4_reass+0x32c>)
 801af7a:	f000 ffe1 	bl	801bf40 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801af7e:	2100      	movs	r1, #0
 801af80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801af82:	f7ff fce7 	bl	801a954 <ip_reass_dequeue_datagram>
 801af86:	e006      	b.n	801af96 <ip4_reass+0x312>
    goto nullreturn;
 801af88:	bf00      	nop
 801af8a:	e004      	b.n	801af96 <ip4_reass+0x312>
    goto nullreturn;
 801af8c:	bf00      	nop
 801af8e:	e002      	b.n	801af96 <ip4_reass+0x312>
      goto nullreturn;
 801af90:	bf00      	nop
 801af92:	e000      	b.n	801af96 <ip4_reass+0x312>
  }

nullreturn:
 801af94:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801af96:	6878      	ldr	r0, [r7, #4]
 801af98:	f7f4 fc28 	bl	800f7ec <pbuf_free>
  return NULL;
 801af9c:	2300      	movs	r3, #0
}
 801af9e:	4618      	mov	r0, r3
 801afa0:	3738      	adds	r7, #56	@ 0x38
 801afa2:	46bd      	mov	sp, r7
 801afa4:	bd80      	pop	{r7, pc}
 801afa6:	bf00      	nop
 801afa8:	08020928 	.word	0x08020928
 801afac:	08020a94 	.word	0x08020a94
 801afb0:	08020950 	.word	0x08020950
 801afb4:	2000aeb0 	.word	0x2000aeb0
 801afb8:	08020aa0 	.word	0x08020aa0

0801afbc <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801afbc:	b580      	push	{r7, lr}
 801afbe:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801afc0:	2005      	movs	r0, #5
 801afc2:	f7f3 fd8b 	bl	800eadc <memp_malloc>
 801afc6:	4603      	mov	r3, r0
}
 801afc8:	4618      	mov	r0, r3
 801afca:	bd80      	pop	{r7, pc}

0801afcc <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801afcc:	b580      	push	{r7, lr}
 801afce:	b082      	sub	sp, #8
 801afd0:	af00      	add	r7, sp, #0
 801afd2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801afd4:	687b      	ldr	r3, [r7, #4]
 801afd6:	2b00      	cmp	r3, #0
 801afd8:	d106      	bne.n	801afe8 <ip_frag_free_pbuf_custom_ref+0x1c>
 801afda:	4b07      	ldr	r3, [pc, #28]	@ (801aff8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801afdc:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801afe0:	4906      	ldr	r1, [pc, #24]	@ (801affc <ip_frag_free_pbuf_custom_ref+0x30>)
 801afe2:	4807      	ldr	r0, [pc, #28]	@ (801b000 <ip_frag_free_pbuf_custom_ref+0x34>)
 801afe4:	f000 ffac 	bl	801bf40 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801afe8:	6879      	ldr	r1, [r7, #4]
 801afea:	2005      	movs	r0, #5
 801afec:	f7f3 fdda 	bl	800eba4 <memp_free>
}
 801aff0:	bf00      	nop
 801aff2:	3708      	adds	r7, #8
 801aff4:	46bd      	mov	sp, r7
 801aff6:	bd80      	pop	{r7, pc}
 801aff8:	08020928 	.word	0x08020928
 801affc:	08020ac0 	.word	0x08020ac0
 801b000:	08020950 	.word	0x08020950

0801b004 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801b004:	b580      	push	{r7, lr}
 801b006:	b084      	sub	sp, #16
 801b008:	af00      	add	r7, sp, #0
 801b00a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801b00c:	687b      	ldr	r3, [r7, #4]
 801b00e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801b010:	68fb      	ldr	r3, [r7, #12]
 801b012:	2b00      	cmp	r3, #0
 801b014:	d106      	bne.n	801b024 <ipfrag_free_pbuf_custom+0x20>
 801b016:	4b11      	ldr	r3, [pc, #68]	@ (801b05c <ipfrag_free_pbuf_custom+0x58>)
 801b018:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801b01c:	4910      	ldr	r1, [pc, #64]	@ (801b060 <ipfrag_free_pbuf_custom+0x5c>)
 801b01e:	4811      	ldr	r0, [pc, #68]	@ (801b064 <ipfrag_free_pbuf_custom+0x60>)
 801b020:	f000 ff8e 	bl	801bf40 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801b024:	68fa      	ldr	r2, [r7, #12]
 801b026:	687b      	ldr	r3, [r7, #4]
 801b028:	429a      	cmp	r2, r3
 801b02a:	d006      	beq.n	801b03a <ipfrag_free_pbuf_custom+0x36>
 801b02c:	4b0b      	ldr	r3, [pc, #44]	@ (801b05c <ipfrag_free_pbuf_custom+0x58>)
 801b02e:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801b032:	490d      	ldr	r1, [pc, #52]	@ (801b068 <ipfrag_free_pbuf_custom+0x64>)
 801b034:	480b      	ldr	r0, [pc, #44]	@ (801b064 <ipfrag_free_pbuf_custom+0x60>)
 801b036:	f000 ff83 	bl	801bf40 <iprintf>
  if (pcr->original != NULL) {
 801b03a:	68fb      	ldr	r3, [r7, #12]
 801b03c:	695b      	ldr	r3, [r3, #20]
 801b03e:	2b00      	cmp	r3, #0
 801b040:	d004      	beq.n	801b04c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801b042:	68fb      	ldr	r3, [r7, #12]
 801b044:	695b      	ldr	r3, [r3, #20]
 801b046:	4618      	mov	r0, r3
 801b048:	f7f4 fbd0 	bl	800f7ec <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801b04c:	68f8      	ldr	r0, [r7, #12]
 801b04e:	f7ff ffbd 	bl	801afcc <ip_frag_free_pbuf_custom_ref>
}
 801b052:	bf00      	nop
 801b054:	3710      	adds	r7, #16
 801b056:	46bd      	mov	sp, r7
 801b058:	bd80      	pop	{r7, pc}
 801b05a:	bf00      	nop
 801b05c:	08020928 	.word	0x08020928
 801b060:	08020acc 	.word	0x08020acc
 801b064:	08020950 	.word	0x08020950
 801b068:	08020ad8 	.word	0x08020ad8

0801b06c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801b06c:	b580      	push	{r7, lr}
 801b06e:	b094      	sub	sp, #80	@ 0x50
 801b070:	af02      	add	r7, sp, #8
 801b072:	60f8      	str	r0, [r7, #12]
 801b074:	60b9      	str	r1, [r7, #8]
 801b076:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801b078:	2300      	movs	r3, #0
 801b07a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801b07e:	68bb      	ldr	r3, [r7, #8]
 801b080:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801b082:	3b14      	subs	r3, #20
 801b084:	2b00      	cmp	r3, #0
 801b086:	da00      	bge.n	801b08a <ip4_frag+0x1e>
 801b088:	3307      	adds	r3, #7
 801b08a:	10db      	asrs	r3, r3, #3
 801b08c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801b08e:	2314      	movs	r3, #20
 801b090:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801b092:	68fb      	ldr	r3, [r7, #12]
 801b094:	685b      	ldr	r3, [r3, #4]
 801b096:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801b098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b09a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801b09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b09e:	781b      	ldrb	r3, [r3, #0]
 801b0a0:	f003 030f 	and.w	r3, r3, #15
 801b0a4:	b2db      	uxtb	r3, r3
 801b0a6:	009b      	lsls	r3, r3, #2
 801b0a8:	b2db      	uxtb	r3, r3
 801b0aa:	2b14      	cmp	r3, #20
 801b0ac:	d002      	beq.n	801b0b4 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801b0ae:	f06f 0305 	mvn.w	r3, #5
 801b0b2:	e109      	b.n	801b2c8 <ip4_frag+0x25c>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801b0b4:	68fb      	ldr	r3, [r7, #12]
 801b0b6:	895b      	ldrh	r3, [r3, #10]
 801b0b8:	2b13      	cmp	r3, #19
 801b0ba:	d802      	bhi.n	801b0c2 <ip4_frag+0x56>
 801b0bc:	f06f 0305 	mvn.w	r3, #5
 801b0c0:	e102      	b.n	801b2c8 <ip4_frag+0x25c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801b0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b0c4:	88db      	ldrh	r3, [r3, #6]
 801b0c6:	b29b      	uxth	r3, r3
 801b0c8:	4618      	mov	r0, r3
 801b0ca:	f7f2 fccb 	bl	800da64 <lwip_htons>
 801b0ce:	4603      	mov	r3, r0
 801b0d0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801b0d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801b0d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b0d8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801b0dc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801b0de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801b0e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801b0e4:	68fb      	ldr	r3, [r7, #12]
 801b0e6:	891b      	ldrh	r3, [r3, #8]
 801b0e8:	3b14      	subs	r3, #20
 801b0ea:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801b0ee:	e0e1      	b.n	801b2b4 <ip4_frag+0x248>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801b0f0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801b0f2:	00db      	lsls	r3, r3, #3
 801b0f4:	b29b      	uxth	r3, r3
 801b0f6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801b0fa:	4293      	cmp	r3, r2
 801b0fc:	bf28      	it	cs
 801b0fe:	4613      	movcs	r3, r2
 801b100:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801b102:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b106:	2114      	movs	r1, #20
 801b108:	200e      	movs	r0, #14
 801b10a:	f7f4 f889 	bl	800f220 <pbuf_alloc>
 801b10e:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801b110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b112:	2b00      	cmp	r3, #0
 801b114:	f000 80d5 	beq.w	801b2c2 <ip4_frag+0x256>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801b118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b11a:	895b      	ldrh	r3, [r3, #10]
 801b11c:	2b13      	cmp	r3, #19
 801b11e:	d806      	bhi.n	801b12e <ip4_frag+0xc2>
 801b120:	4b6b      	ldr	r3, [pc, #428]	@ (801b2d0 <ip4_frag+0x264>)
 801b122:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801b126:	496b      	ldr	r1, [pc, #428]	@ (801b2d4 <ip4_frag+0x268>)
 801b128:	486b      	ldr	r0, [pc, #428]	@ (801b2d8 <ip4_frag+0x26c>)
 801b12a:	f000 ff09 	bl	801bf40 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801b12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b130:	685b      	ldr	r3, [r3, #4]
 801b132:	2214      	movs	r2, #20
 801b134:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801b136:	4618      	mov	r0, r3
 801b138:	f001 f957 	bl	801c3ea <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801b13c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b13e:	685b      	ldr	r3, [r3, #4]
 801b140:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801b142:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801b144:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801b148:	e064      	b.n	801b214 <ip4_frag+0x1a8>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801b14a:	68fb      	ldr	r3, [r7, #12]
 801b14c:	895a      	ldrh	r2, [r3, #10]
 801b14e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801b150:	1ad3      	subs	r3, r2, r3
 801b152:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801b154:	68fb      	ldr	r3, [r7, #12]
 801b156:	895b      	ldrh	r3, [r3, #10]
 801b158:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801b15a:	429a      	cmp	r2, r3
 801b15c:	d906      	bls.n	801b16c <ip4_frag+0x100>
 801b15e:	4b5c      	ldr	r3, [pc, #368]	@ (801b2d0 <ip4_frag+0x264>)
 801b160:	f240 322d 	movw	r2, #813	@ 0x32d
 801b164:	495d      	ldr	r1, [pc, #372]	@ (801b2dc <ip4_frag+0x270>)
 801b166:	485c      	ldr	r0, [pc, #368]	@ (801b2d8 <ip4_frag+0x26c>)
 801b168:	f000 feea 	bl	801bf40 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801b16c:	8bfa      	ldrh	r2, [r7, #30]
 801b16e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801b172:	4293      	cmp	r3, r2
 801b174:	bf28      	it	cs
 801b176:	4613      	movcs	r3, r2
 801b178:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801b17c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801b180:	2b00      	cmp	r3, #0
 801b182:	d105      	bne.n	801b190 <ip4_frag+0x124>
        poff = 0;
 801b184:	2300      	movs	r3, #0
 801b186:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801b188:	68fb      	ldr	r3, [r7, #12]
 801b18a:	681b      	ldr	r3, [r3, #0]
 801b18c:	60fb      	str	r3, [r7, #12]
        continue;
 801b18e:	e041      	b.n	801b214 <ip4_frag+0x1a8>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801b190:	f7ff ff14 	bl	801afbc <ip_frag_alloc_pbuf_custom_ref>
 801b194:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801b196:	69bb      	ldr	r3, [r7, #24]
 801b198:	2b00      	cmp	r3, #0
 801b19a:	d103      	bne.n	801b1a4 <ip4_frag+0x138>
        pbuf_free(rambuf);
 801b19c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b19e:	f7f4 fb25 	bl	800f7ec <pbuf_free>
        goto memerr;
 801b1a2:	e08f      	b.n	801b2c4 <ip4_frag+0x258>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801b1a4:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801b1a6:	68fb      	ldr	r3, [r7, #12]
 801b1a8:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801b1aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801b1ac:	4413      	add	r3, r2
 801b1ae:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801b1b2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801b1b6:	9201      	str	r2, [sp, #4]
 801b1b8:	9300      	str	r3, [sp, #0]
 801b1ba:	4603      	mov	r3, r0
 801b1bc:	2241      	movs	r2, #65	@ 0x41
 801b1be:	2000      	movs	r0, #0
 801b1c0:	f7f4 f958 	bl	800f474 <pbuf_alloced_custom>
 801b1c4:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801b1c6:	697b      	ldr	r3, [r7, #20]
 801b1c8:	2b00      	cmp	r3, #0
 801b1ca:	d106      	bne.n	801b1da <ip4_frag+0x16e>
        ip_frag_free_pbuf_custom_ref(pcr);
 801b1cc:	69b8      	ldr	r0, [r7, #24]
 801b1ce:	f7ff fefd 	bl	801afcc <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801b1d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b1d4:	f7f4 fb0a 	bl	800f7ec <pbuf_free>
        goto memerr;
 801b1d8:	e074      	b.n	801b2c4 <ip4_frag+0x258>
      }
      pbuf_ref(p);
 801b1da:	68f8      	ldr	r0, [r7, #12]
 801b1dc:	f7f4 fba6 	bl	800f92c <pbuf_ref>
      pcr->original = p;
 801b1e0:	69bb      	ldr	r3, [r7, #24]
 801b1e2:	68fa      	ldr	r2, [r7, #12]
 801b1e4:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801b1e6:	69bb      	ldr	r3, [r7, #24]
 801b1e8:	4a3d      	ldr	r2, [pc, #244]	@ (801b2e0 <ip4_frag+0x274>)
 801b1ea:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801b1ec:	6979      	ldr	r1, [r7, #20]
 801b1ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b1f0:	f7f4 fbbe 	bl	800f970 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801b1f4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801b1f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801b1fc:	1ad3      	subs	r3, r2, r3
 801b1fe:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801b202:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801b206:	2b00      	cmp	r3, #0
 801b208:	d004      	beq.n	801b214 <ip4_frag+0x1a8>
        poff = 0;
 801b20a:	2300      	movs	r3, #0
 801b20c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801b20e:	68fb      	ldr	r3, [r7, #12]
 801b210:	681b      	ldr	r3, [r3, #0]
 801b212:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801b214:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801b218:	2b00      	cmp	r3, #0
 801b21a:	d196      	bne.n	801b14a <ip4_frag+0xde>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801b21c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801b21e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801b222:	4413      	add	r3, r2
 801b224:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801b226:	68bb      	ldr	r3, [r7, #8]
 801b228:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801b22a:	f1a3 0213 	sub.w	r2, r3, #19
 801b22e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801b232:	429a      	cmp	r2, r3
 801b234:	bfcc      	ite	gt
 801b236:	2301      	movgt	r3, #1
 801b238:	2300      	movle	r3, #0
 801b23a:	b2db      	uxtb	r3, r3
 801b23c:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801b23e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801b242:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b246:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801b248:	6a3b      	ldr	r3, [r7, #32]
 801b24a:	2b00      	cmp	r3, #0
 801b24c:	d002      	beq.n	801b254 <ip4_frag+0x1e8>
 801b24e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b250:	2b00      	cmp	r3, #0
 801b252:	d003      	beq.n	801b25c <ip4_frag+0x1f0>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801b254:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801b256:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801b25a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801b25c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801b25e:	4618      	mov	r0, r3
 801b260:	f7f2 fc00 	bl	800da64 <lwip_htons>
 801b264:	4603      	mov	r3, r0
 801b266:	461a      	mov	r2, r3
 801b268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b26a:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801b26c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801b26e:	3314      	adds	r3, #20
 801b270:	b29b      	uxth	r3, r3
 801b272:	4618      	mov	r0, r3
 801b274:	f7f2 fbf6 	bl	800da64 <lwip_htons>
 801b278:	4603      	mov	r3, r0
 801b27a:	461a      	mov	r2, r3
 801b27c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b27e:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801b280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b282:	2200      	movs	r2, #0
 801b284:	729a      	strb	r2, [r3, #10]
 801b286:	2200      	movs	r2, #0
 801b288:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801b28a:	68bb      	ldr	r3, [r7, #8]
 801b28c:	695b      	ldr	r3, [r3, #20]
 801b28e:	687a      	ldr	r2, [r7, #4]
 801b290:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b292:	68b8      	ldr	r0, [r7, #8]
 801b294:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801b296:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b298:	f7f4 faa8 	bl	800f7ec <pbuf_free>
    left = (u16_t)(left - fragsize);
 801b29c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801b2a0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801b2a2:	1ad3      	subs	r3, r2, r3
 801b2a4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801b2a8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801b2ac:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801b2ae:	4413      	add	r3, r2
 801b2b0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801b2b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801b2b8:	2b00      	cmp	r3, #0
 801b2ba:	f47f af19 	bne.w	801b0f0 <ip4_frag+0x84>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801b2be:	2300      	movs	r3, #0
 801b2c0:	e002      	b.n	801b2c8 <ip4_frag+0x25c>
      goto memerr;
 801b2c2:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801b2c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b2c8:	4618      	mov	r0, r3
 801b2ca:	3748      	adds	r7, #72	@ 0x48
 801b2cc:	46bd      	mov	sp, r7
 801b2ce:	bd80      	pop	{r7, pc}
 801b2d0:	08020928 	.word	0x08020928
 801b2d4:	08020ae4 	.word	0x08020ae4
 801b2d8:	08020950 	.word	0x08020950
 801b2dc:	08020b04 	.word	0x08020b04
 801b2e0:	0801b005 	.word	0x0801b005

0801b2e4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801b2e4:	b580      	push	{r7, lr}
 801b2e6:	b086      	sub	sp, #24
 801b2e8:	af00      	add	r7, sp, #0
 801b2ea:	6078      	str	r0, [r7, #4]
 801b2ec:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801b2ee:	230e      	movs	r3, #14
 801b2f0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801b2f2:	687b      	ldr	r3, [r7, #4]
 801b2f4:	895b      	ldrh	r3, [r3, #10]
 801b2f6:	2b0e      	cmp	r3, #14
 801b2f8:	d96e      	bls.n	801b3d8 <ethernet_input+0xf4>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801b2fa:	687b      	ldr	r3, [r7, #4]
 801b2fc:	685b      	ldr	r3, [r3, #4]
 801b2fe:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801b300:	693b      	ldr	r3, [r7, #16]
 801b302:	7b1a      	ldrb	r2, [r3, #12]
 801b304:	7b5b      	ldrb	r3, [r3, #13]
 801b306:	021b      	lsls	r3, r3, #8
 801b308:	4313      	orrs	r3, r2
 801b30a:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (p->if_idx == NETIF_NO_INDEX) {
 801b30c:	687b      	ldr	r3, [r7, #4]
 801b30e:	7bdb      	ldrb	r3, [r3, #15]
 801b310:	2b00      	cmp	r3, #0
 801b312:	d106      	bne.n	801b322 <ethernet_input+0x3e>
    p->if_idx = netif_get_index(netif);
 801b314:	683b      	ldr	r3, [r7, #0]
 801b316:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801b31a:	3301      	adds	r3, #1
 801b31c:	b2da      	uxtb	r2, r3
 801b31e:	687b      	ldr	r3, [r7, #4]
 801b320:	73da      	strb	r2, [r3, #15]
  }

  if (ethhdr->dest.addr[0] & 1) {
 801b322:	693b      	ldr	r3, [r7, #16]
 801b324:	781b      	ldrb	r3, [r3, #0]
 801b326:	f003 0301 	and.w	r3, r3, #1
 801b32a:	2b00      	cmp	r3, #0
 801b32c:	d023      	beq.n	801b376 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801b32e:	693b      	ldr	r3, [r7, #16]
 801b330:	781b      	ldrb	r3, [r3, #0]
 801b332:	2b01      	cmp	r3, #1
 801b334:	d10f      	bne.n	801b356 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801b336:	693b      	ldr	r3, [r7, #16]
 801b338:	785b      	ldrb	r3, [r3, #1]
 801b33a:	2b00      	cmp	r3, #0
 801b33c:	d11b      	bne.n	801b376 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801b33e:	693b      	ldr	r3, [r7, #16]
 801b340:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801b342:	2b5e      	cmp	r3, #94	@ 0x5e
 801b344:	d117      	bne.n	801b376 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801b346:	687b      	ldr	r3, [r7, #4]
 801b348:	7b5b      	ldrb	r3, [r3, #13]
 801b34a:	f043 0310 	orr.w	r3, r3, #16
 801b34e:	b2da      	uxtb	r2, r3
 801b350:	687b      	ldr	r3, [r7, #4]
 801b352:	735a      	strb	r2, [r3, #13]
 801b354:	e00f      	b.n	801b376 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801b356:	693b      	ldr	r3, [r7, #16]
 801b358:	2206      	movs	r2, #6
 801b35a:	4928      	ldr	r1, [pc, #160]	@ (801b3fc <ethernet_input+0x118>)
 801b35c:	4618      	mov	r0, r3
 801b35e:	f000 ff6d 	bl	801c23c <memcmp>
 801b362:	4603      	mov	r3, r0
 801b364:	2b00      	cmp	r3, #0
 801b366:	d106      	bne.n	801b376 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801b368:	687b      	ldr	r3, [r7, #4]
 801b36a:	7b5b      	ldrb	r3, [r3, #13]
 801b36c:	f043 0308 	orr.w	r3, r3, #8
 801b370:	b2da      	uxtb	r2, r3
 801b372:	687b      	ldr	r3, [r7, #4]
 801b374:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801b376:	89fb      	ldrh	r3, [r7, #14]
 801b378:	2b08      	cmp	r3, #8
 801b37a:	d003      	beq.n	801b384 <ethernet_input+0xa0>
 801b37c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801b380:	d014      	beq.n	801b3ac <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801b382:	e032      	b.n	801b3ea <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801b384:	683b      	ldr	r3, [r7, #0]
 801b386:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801b38a:	f003 0308 	and.w	r3, r3, #8
 801b38e:	2b00      	cmp	r3, #0
 801b390:	d024      	beq.n	801b3dc <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801b392:	8afb      	ldrh	r3, [r7, #22]
 801b394:	4619      	mov	r1, r3
 801b396:	6878      	ldr	r0, [r7, #4]
 801b398:	f7f4 f9ac 	bl	800f6f4 <pbuf_remove_header>
 801b39c:	4603      	mov	r3, r0
 801b39e:	2b00      	cmp	r3, #0
 801b3a0:	d11e      	bne.n	801b3e0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801b3a2:	6839      	ldr	r1, [r7, #0]
 801b3a4:	6878      	ldr	r0, [r7, #4]
 801b3a6:	f7fe fe7d 	bl	801a0a4 <ip4_input>
      break;
 801b3aa:	e013      	b.n	801b3d4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801b3ac:	683b      	ldr	r3, [r7, #0]
 801b3ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801b3b2:	f003 0308 	and.w	r3, r3, #8
 801b3b6:	2b00      	cmp	r3, #0
 801b3b8:	d014      	beq.n	801b3e4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801b3ba:	8afb      	ldrh	r3, [r7, #22]
 801b3bc:	4619      	mov	r1, r3
 801b3be:	6878      	ldr	r0, [r7, #4]
 801b3c0:	f7f4 f998 	bl	800f6f4 <pbuf_remove_header>
 801b3c4:	4603      	mov	r3, r0
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	d10e      	bne.n	801b3e8 <ethernet_input+0x104>
        etharp_input(p, netif);
 801b3ca:	6839      	ldr	r1, [r7, #0]
 801b3cc:	6878      	ldr	r0, [r7, #4]
 801b3ce:	f7fd ff8f 	bl	80192f0 <etharp_input>
      break;
 801b3d2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801b3d4:	2300      	movs	r3, #0
 801b3d6:	e00c      	b.n	801b3f2 <ethernet_input+0x10e>
    goto free_and_return;
 801b3d8:	bf00      	nop
 801b3da:	e006      	b.n	801b3ea <ethernet_input+0x106>
        goto free_and_return;
 801b3dc:	bf00      	nop
 801b3de:	e004      	b.n	801b3ea <ethernet_input+0x106>
        goto free_and_return;
 801b3e0:	bf00      	nop
 801b3e2:	e002      	b.n	801b3ea <ethernet_input+0x106>
        goto free_and_return;
 801b3e4:	bf00      	nop
 801b3e6:	e000      	b.n	801b3ea <ethernet_input+0x106>
        goto free_and_return;
 801b3e8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801b3ea:	6878      	ldr	r0, [r7, #4]
 801b3ec:	f7f4 f9fe 	bl	800f7ec <pbuf_free>
  return ERR_OK;
 801b3f0:	2300      	movs	r3, #0
}
 801b3f2:	4618      	mov	r0, r3
 801b3f4:	3718      	adds	r7, #24
 801b3f6:	46bd      	mov	sp, r7
 801b3f8:	bd80      	pop	{r7, pc}
 801b3fa:	bf00      	nop
 801b3fc:	08020e08 	.word	0x08020e08

0801b400 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801b400:	b580      	push	{r7, lr}
 801b402:	b086      	sub	sp, #24
 801b404:	af00      	add	r7, sp, #0
 801b406:	60f8      	str	r0, [r7, #12]
 801b408:	60b9      	str	r1, [r7, #8]
 801b40a:	607a      	str	r2, [r7, #4]
 801b40c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801b40e:	8c3b      	ldrh	r3, [r7, #32]
 801b410:	4618      	mov	r0, r3
 801b412:	f7f2 fb27 	bl	800da64 <lwip_htons>
 801b416:	4603      	mov	r3, r0
 801b418:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && (defined(LWIP_HOOK_VLAN_SET) || LWIP_VLAN_PCP) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801b41a:	210e      	movs	r1, #14
 801b41c:	68b8      	ldr	r0, [r7, #8]
 801b41e:	f7f4 f959 	bl	800f6d4 <pbuf_add_header>
 801b422:	4603      	mov	r3, r0
 801b424:	2b00      	cmp	r3, #0
 801b426:	d125      	bne.n	801b474 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801b428:	68bb      	ldr	r3, [r7, #8]
 801b42a:	685b      	ldr	r3, [r3, #4]
 801b42c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801b42e:	693b      	ldr	r3, [r7, #16]
 801b430:	8afa      	ldrh	r2, [r7, #22]
 801b432:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801b434:	693b      	ldr	r3, [r7, #16]
 801b436:	2206      	movs	r2, #6
 801b438:	6839      	ldr	r1, [r7, #0]
 801b43a:	4618      	mov	r0, r3
 801b43c:	f000 ffd5 	bl	801c3ea <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801b440:	693b      	ldr	r3, [r7, #16]
 801b442:	3306      	adds	r3, #6
 801b444:	2206      	movs	r2, #6
 801b446:	6879      	ldr	r1, [r7, #4]
 801b448:	4618      	mov	r0, r3
 801b44a:	f000 ffce 	bl	801c3ea <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801b44e:	68fb      	ldr	r3, [r7, #12]
 801b450:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801b454:	2b06      	cmp	r3, #6
 801b456:	d006      	beq.n	801b466 <ethernet_output+0x66>
 801b458:	4b0a      	ldr	r3, [pc, #40]	@ (801b484 <ethernet_output+0x84>)
 801b45a:	f44f 729d 	mov.w	r2, #314	@ 0x13a
 801b45e:	490a      	ldr	r1, [pc, #40]	@ (801b488 <ethernet_output+0x88>)
 801b460:	480a      	ldr	r0, [pc, #40]	@ (801b48c <ethernet_output+0x8c>)
 801b462:	f000 fd6d 	bl	801bf40 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801b466:	68fb      	ldr	r3, [r7, #12]
 801b468:	699b      	ldr	r3, [r3, #24]
 801b46a:	68b9      	ldr	r1, [r7, #8]
 801b46c:	68f8      	ldr	r0, [r7, #12]
 801b46e:	4798      	blx	r3
 801b470:	4603      	mov	r3, r0
 801b472:	e002      	b.n	801b47a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801b474:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801b476:	f06f 0301 	mvn.w	r3, #1
}
 801b47a:	4618      	mov	r0, r3
 801b47c:	3718      	adds	r7, #24
 801b47e:	46bd      	mov	sp, r7
 801b480:	bd80      	pop	{r7, pc}
 801b482:	bf00      	nop
 801b484:	08020b14 	.word	0x08020b14
 801b488:	08020b2c 	.word	0x08020b2c
 801b48c:	08020b60 	.word	0x08020b60

0801b490 <rand>:
 801b490:	4b16      	ldr	r3, [pc, #88]	@ (801b4ec <rand+0x5c>)
 801b492:	b510      	push	{r4, lr}
 801b494:	681c      	ldr	r4, [r3, #0]
 801b496:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b498:	b9b3      	cbnz	r3, 801b4c8 <rand+0x38>
 801b49a:	2018      	movs	r0, #24
 801b49c:	f001 fe7c 	bl	801d198 <malloc>
 801b4a0:	4602      	mov	r2, r0
 801b4a2:	6320      	str	r0, [r4, #48]	@ 0x30
 801b4a4:	b920      	cbnz	r0, 801b4b0 <rand+0x20>
 801b4a6:	4b12      	ldr	r3, [pc, #72]	@ (801b4f0 <rand+0x60>)
 801b4a8:	2152      	movs	r1, #82	@ 0x52
 801b4aa:	4812      	ldr	r0, [pc, #72]	@ (801b4f4 <rand+0x64>)
 801b4ac:	f000 ffaa 	bl	801c404 <__assert_func>
 801b4b0:	4911      	ldr	r1, [pc, #68]	@ (801b4f8 <rand+0x68>)
 801b4b2:	4b12      	ldr	r3, [pc, #72]	@ (801b4fc <rand+0x6c>)
 801b4b4:	e9c0 1300 	strd	r1, r3, [r0]
 801b4b8:	4b11      	ldr	r3, [pc, #68]	@ (801b500 <rand+0x70>)
 801b4ba:	2100      	movs	r1, #0
 801b4bc:	6083      	str	r3, [r0, #8]
 801b4be:	230b      	movs	r3, #11
 801b4c0:	8183      	strh	r3, [r0, #12]
 801b4c2:	2001      	movs	r0, #1
 801b4c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801b4c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801b4ca:	480e      	ldr	r0, [pc, #56]	@ (801b504 <rand+0x74>)
 801b4cc:	690b      	ldr	r3, [r1, #16]
 801b4ce:	694c      	ldr	r4, [r1, #20]
 801b4d0:	4a0d      	ldr	r2, [pc, #52]	@ (801b508 <rand+0x78>)
 801b4d2:	4358      	muls	r0, r3
 801b4d4:	fb02 0004 	mla	r0, r2, r4, r0
 801b4d8:	fba3 3202 	umull	r3, r2, r3, r2
 801b4dc:	3301      	adds	r3, #1
 801b4de:	eb40 0002 	adc.w	r0, r0, r2
 801b4e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801b4e6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801b4ea:	bd10      	pop	{r4, pc}
 801b4ec:	20000040 	.word	0x20000040
 801b4f0:	08020e16 	.word	0x08020e16
 801b4f4:	08020e2d 	.word	0x08020e2d
 801b4f8:	abcd330e 	.word	0xabcd330e
 801b4fc:	e66d1234 	.word	0xe66d1234
 801b500:	0005deec 	.word	0x0005deec
 801b504:	5851f42d 	.word	0x5851f42d
 801b508:	4c957f2d 	.word	0x4c957f2d

0801b50c <__cvt>:
 801b50c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b510:	ec57 6b10 	vmov	r6, r7, d0
 801b514:	2f00      	cmp	r7, #0
 801b516:	460c      	mov	r4, r1
 801b518:	4619      	mov	r1, r3
 801b51a:	463b      	mov	r3, r7
 801b51c:	bfb4      	ite	lt
 801b51e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801b522:	2300      	movge	r3, #0
 801b524:	4691      	mov	r9, r2
 801b526:	bfbf      	itttt	lt
 801b528:	4632      	movlt	r2, r6
 801b52a:	461f      	movlt	r7, r3
 801b52c:	232d      	movlt	r3, #45	@ 0x2d
 801b52e:	4616      	movlt	r6, r2
 801b530:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801b534:	700b      	strb	r3, [r1, #0]
 801b536:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b538:	f023 0820 	bic.w	r8, r3, #32
 801b53c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801b540:	d005      	beq.n	801b54e <__cvt+0x42>
 801b542:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801b546:	d100      	bne.n	801b54a <__cvt+0x3e>
 801b548:	3401      	adds	r4, #1
 801b54a:	2102      	movs	r1, #2
 801b54c:	e000      	b.n	801b550 <__cvt+0x44>
 801b54e:	2103      	movs	r1, #3
 801b550:	ab03      	add	r3, sp, #12
 801b552:	4622      	mov	r2, r4
 801b554:	9301      	str	r3, [sp, #4]
 801b556:	ab02      	add	r3, sp, #8
 801b558:	ec47 6b10 	vmov	d0, r6, r7
 801b55c:	9300      	str	r3, [sp, #0]
 801b55e:	4653      	mov	r3, sl
 801b560:	f000 fffe 	bl	801c560 <_dtoa_r>
 801b564:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801b568:	4605      	mov	r5, r0
 801b56a:	d119      	bne.n	801b5a0 <__cvt+0x94>
 801b56c:	f019 0f01 	tst.w	r9, #1
 801b570:	d00e      	beq.n	801b590 <__cvt+0x84>
 801b572:	eb00 0904 	add.w	r9, r0, r4
 801b576:	2200      	movs	r2, #0
 801b578:	2300      	movs	r3, #0
 801b57a:	4630      	mov	r0, r6
 801b57c:	4639      	mov	r1, r7
 801b57e:	f7e5 fabd 	bl	8000afc <__aeabi_dcmpeq>
 801b582:	b108      	cbz	r0, 801b588 <__cvt+0x7c>
 801b584:	f8cd 900c 	str.w	r9, [sp, #12]
 801b588:	2230      	movs	r2, #48	@ 0x30
 801b58a:	9b03      	ldr	r3, [sp, #12]
 801b58c:	454b      	cmp	r3, r9
 801b58e:	d31e      	bcc.n	801b5ce <__cvt+0xc2>
 801b590:	9b03      	ldr	r3, [sp, #12]
 801b592:	4628      	mov	r0, r5
 801b594:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b596:	1b5b      	subs	r3, r3, r5
 801b598:	6013      	str	r3, [r2, #0]
 801b59a:	b004      	add	sp, #16
 801b59c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b5a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801b5a4:	eb00 0904 	add.w	r9, r0, r4
 801b5a8:	d1e5      	bne.n	801b576 <__cvt+0x6a>
 801b5aa:	7803      	ldrb	r3, [r0, #0]
 801b5ac:	2b30      	cmp	r3, #48	@ 0x30
 801b5ae:	d10a      	bne.n	801b5c6 <__cvt+0xba>
 801b5b0:	2200      	movs	r2, #0
 801b5b2:	2300      	movs	r3, #0
 801b5b4:	4630      	mov	r0, r6
 801b5b6:	4639      	mov	r1, r7
 801b5b8:	f7e5 faa0 	bl	8000afc <__aeabi_dcmpeq>
 801b5bc:	b918      	cbnz	r0, 801b5c6 <__cvt+0xba>
 801b5be:	f1c4 0401 	rsb	r4, r4, #1
 801b5c2:	f8ca 4000 	str.w	r4, [sl]
 801b5c6:	f8da 3000 	ldr.w	r3, [sl]
 801b5ca:	4499      	add	r9, r3
 801b5cc:	e7d3      	b.n	801b576 <__cvt+0x6a>
 801b5ce:	1c59      	adds	r1, r3, #1
 801b5d0:	9103      	str	r1, [sp, #12]
 801b5d2:	701a      	strb	r2, [r3, #0]
 801b5d4:	e7d9      	b.n	801b58a <__cvt+0x7e>

0801b5d6 <__exponent>:
 801b5d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b5d8:	2900      	cmp	r1, #0
 801b5da:	7002      	strb	r2, [r0, #0]
 801b5dc:	bfba      	itte	lt
 801b5de:	4249      	neglt	r1, r1
 801b5e0:	232d      	movlt	r3, #45	@ 0x2d
 801b5e2:	232b      	movge	r3, #43	@ 0x2b
 801b5e4:	2909      	cmp	r1, #9
 801b5e6:	7043      	strb	r3, [r0, #1]
 801b5e8:	dd28      	ble.n	801b63c <__exponent+0x66>
 801b5ea:	f10d 0307 	add.w	r3, sp, #7
 801b5ee:	270a      	movs	r7, #10
 801b5f0:	461d      	mov	r5, r3
 801b5f2:	461a      	mov	r2, r3
 801b5f4:	3b01      	subs	r3, #1
 801b5f6:	fbb1 f6f7 	udiv	r6, r1, r7
 801b5fa:	fb07 1416 	mls	r4, r7, r6, r1
 801b5fe:	3430      	adds	r4, #48	@ 0x30
 801b600:	f802 4c01 	strb.w	r4, [r2, #-1]
 801b604:	460c      	mov	r4, r1
 801b606:	4631      	mov	r1, r6
 801b608:	2c63      	cmp	r4, #99	@ 0x63
 801b60a:	dcf2      	bgt.n	801b5f2 <__exponent+0x1c>
 801b60c:	3130      	adds	r1, #48	@ 0x30
 801b60e:	1e94      	subs	r4, r2, #2
 801b610:	f803 1c01 	strb.w	r1, [r3, #-1]
 801b614:	1c41      	adds	r1, r0, #1
 801b616:	4623      	mov	r3, r4
 801b618:	42ab      	cmp	r3, r5
 801b61a:	d30a      	bcc.n	801b632 <__exponent+0x5c>
 801b61c:	f10d 0309 	add.w	r3, sp, #9
 801b620:	1a9b      	subs	r3, r3, r2
 801b622:	42ac      	cmp	r4, r5
 801b624:	bf88      	it	hi
 801b626:	2300      	movhi	r3, #0
 801b628:	3302      	adds	r3, #2
 801b62a:	4403      	add	r3, r0
 801b62c:	1a18      	subs	r0, r3, r0
 801b62e:	b003      	add	sp, #12
 801b630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b632:	f813 6b01 	ldrb.w	r6, [r3], #1
 801b636:	f801 6f01 	strb.w	r6, [r1, #1]!
 801b63a:	e7ed      	b.n	801b618 <__exponent+0x42>
 801b63c:	2330      	movs	r3, #48	@ 0x30
 801b63e:	3130      	adds	r1, #48	@ 0x30
 801b640:	7083      	strb	r3, [r0, #2]
 801b642:	1d03      	adds	r3, r0, #4
 801b644:	70c1      	strb	r1, [r0, #3]
 801b646:	e7f1      	b.n	801b62c <__exponent+0x56>

0801b648 <_printf_float>:
 801b648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b64c:	b08d      	sub	sp, #52	@ 0x34
 801b64e:	460c      	mov	r4, r1
 801b650:	4616      	mov	r6, r2
 801b652:	461f      	mov	r7, r3
 801b654:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801b658:	4605      	mov	r5, r0
 801b65a:	f000 fe41 	bl	801c2e0 <_localeconv_r>
 801b65e:	6803      	ldr	r3, [r0, #0]
 801b660:	4618      	mov	r0, r3
 801b662:	9304      	str	r3, [sp, #16]
 801b664:	f7e4 fe1e 	bl	80002a4 <strlen>
 801b668:	2300      	movs	r3, #0
 801b66a:	9005      	str	r0, [sp, #20]
 801b66c:	930a      	str	r3, [sp, #40]	@ 0x28
 801b66e:	f8d8 3000 	ldr.w	r3, [r8]
 801b672:	f894 a018 	ldrb.w	sl, [r4, #24]
 801b676:	3307      	adds	r3, #7
 801b678:	f8d4 b000 	ldr.w	fp, [r4]
 801b67c:	f023 0307 	bic.w	r3, r3, #7
 801b680:	f103 0208 	add.w	r2, r3, #8
 801b684:	f8c8 2000 	str.w	r2, [r8]
 801b688:	f04f 32ff 	mov.w	r2, #4294967295
 801b68c:	e9d3 8900 	ldrd	r8, r9, [r3]
 801b690:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801b694:	f8cd 8018 	str.w	r8, [sp, #24]
 801b698:	9307      	str	r3, [sp, #28]
 801b69a:	4b9d      	ldr	r3, [pc, #628]	@ (801b910 <_printf_float+0x2c8>)
 801b69c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b6a0:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801b6a4:	f7e5 fa5c 	bl	8000b60 <__aeabi_dcmpun>
 801b6a8:	bb70      	cbnz	r0, 801b708 <_printf_float+0xc0>
 801b6aa:	f04f 32ff 	mov.w	r2, #4294967295
 801b6ae:	4b98      	ldr	r3, [pc, #608]	@ (801b910 <_printf_float+0x2c8>)
 801b6b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b6b4:	f7e5 fa36 	bl	8000b24 <__aeabi_dcmple>
 801b6b8:	bb30      	cbnz	r0, 801b708 <_printf_float+0xc0>
 801b6ba:	2200      	movs	r2, #0
 801b6bc:	2300      	movs	r3, #0
 801b6be:	4640      	mov	r0, r8
 801b6c0:	4649      	mov	r1, r9
 801b6c2:	f7e5 fa25 	bl	8000b10 <__aeabi_dcmplt>
 801b6c6:	b110      	cbz	r0, 801b6ce <_printf_float+0x86>
 801b6c8:	232d      	movs	r3, #45	@ 0x2d
 801b6ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b6ce:	4a91      	ldr	r2, [pc, #580]	@ (801b914 <_printf_float+0x2cc>)
 801b6d0:	4b91      	ldr	r3, [pc, #580]	@ (801b918 <_printf_float+0x2d0>)
 801b6d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801b6d6:	bf8c      	ite	hi
 801b6d8:	4690      	movhi	r8, r2
 801b6da:	4698      	movls	r8, r3
 801b6dc:	2303      	movs	r3, #3
 801b6de:	f04f 0900 	mov.w	r9, #0
 801b6e2:	6123      	str	r3, [r4, #16]
 801b6e4:	f02b 0304 	bic.w	r3, fp, #4
 801b6e8:	6023      	str	r3, [r4, #0]
 801b6ea:	4633      	mov	r3, r6
 801b6ec:	aa0b      	add	r2, sp, #44	@ 0x2c
 801b6ee:	4621      	mov	r1, r4
 801b6f0:	4628      	mov	r0, r5
 801b6f2:	9700      	str	r7, [sp, #0]
 801b6f4:	f000 f9d2 	bl	801ba9c <_printf_common>
 801b6f8:	3001      	adds	r0, #1
 801b6fa:	f040 808d 	bne.w	801b818 <_printf_float+0x1d0>
 801b6fe:	f04f 30ff 	mov.w	r0, #4294967295
 801b702:	b00d      	add	sp, #52	@ 0x34
 801b704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b708:	4642      	mov	r2, r8
 801b70a:	464b      	mov	r3, r9
 801b70c:	4640      	mov	r0, r8
 801b70e:	4649      	mov	r1, r9
 801b710:	f7e5 fa26 	bl	8000b60 <__aeabi_dcmpun>
 801b714:	b140      	cbz	r0, 801b728 <_printf_float+0xe0>
 801b716:	464b      	mov	r3, r9
 801b718:	4a80      	ldr	r2, [pc, #512]	@ (801b91c <_printf_float+0x2d4>)
 801b71a:	2b00      	cmp	r3, #0
 801b71c:	bfbc      	itt	lt
 801b71e:	232d      	movlt	r3, #45	@ 0x2d
 801b720:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801b724:	4b7e      	ldr	r3, [pc, #504]	@ (801b920 <_printf_float+0x2d8>)
 801b726:	e7d4      	b.n	801b6d2 <_printf_float+0x8a>
 801b728:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801b72c:	6863      	ldr	r3, [r4, #4]
 801b72e:	9206      	str	r2, [sp, #24]
 801b730:	1c5a      	adds	r2, r3, #1
 801b732:	d13b      	bne.n	801b7ac <_printf_float+0x164>
 801b734:	2306      	movs	r3, #6
 801b736:	6063      	str	r3, [r4, #4]
 801b738:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801b73c:	2300      	movs	r3, #0
 801b73e:	4628      	mov	r0, r5
 801b740:	6022      	str	r2, [r4, #0]
 801b742:	9303      	str	r3, [sp, #12]
 801b744:	ab0a      	add	r3, sp, #40	@ 0x28
 801b746:	e9cd a301 	strd	sl, r3, [sp, #4]
 801b74a:	ab09      	add	r3, sp, #36	@ 0x24
 801b74c:	ec49 8b10 	vmov	d0, r8, r9
 801b750:	9300      	str	r3, [sp, #0]
 801b752:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801b756:	6861      	ldr	r1, [r4, #4]
 801b758:	f7ff fed8 	bl	801b50c <__cvt>
 801b75c:	9b06      	ldr	r3, [sp, #24]
 801b75e:	4680      	mov	r8, r0
 801b760:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801b762:	2b47      	cmp	r3, #71	@ 0x47
 801b764:	d129      	bne.n	801b7ba <_printf_float+0x172>
 801b766:	1cc8      	adds	r0, r1, #3
 801b768:	db02      	blt.n	801b770 <_printf_float+0x128>
 801b76a:	6863      	ldr	r3, [r4, #4]
 801b76c:	4299      	cmp	r1, r3
 801b76e:	dd41      	ble.n	801b7f4 <_printf_float+0x1ac>
 801b770:	f1aa 0a02 	sub.w	sl, sl, #2
 801b774:	fa5f fa8a 	uxtb.w	sl, sl
 801b778:	3901      	subs	r1, #1
 801b77a:	4652      	mov	r2, sl
 801b77c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801b780:	9109      	str	r1, [sp, #36]	@ 0x24
 801b782:	f7ff ff28 	bl	801b5d6 <__exponent>
 801b786:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b788:	4681      	mov	r9, r0
 801b78a:	1813      	adds	r3, r2, r0
 801b78c:	2a01      	cmp	r2, #1
 801b78e:	6123      	str	r3, [r4, #16]
 801b790:	dc02      	bgt.n	801b798 <_printf_float+0x150>
 801b792:	6822      	ldr	r2, [r4, #0]
 801b794:	07d2      	lsls	r2, r2, #31
 801b796:	d501      	bpl.n	801b79c <_printf_float+0x154>
 801b798:	3301      	adds	r3, #1
 801b79a:	6123      	str	r3, [r4, #16]
 801b79c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	d0a2      	beq.n	801b6ea <_printf_float+0xa2>
 801b7a4:	232d      	movs	r3, #45	@ 0x2d
 801b7a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b7aa:	e79e      	b.n	801b6ea <_printf_float+0xa2>
 801b7ac:	9a06      	ldr	r2, [sp, #24]
 801b7ae:	2a47      	cmp	r2, #71	@ 0x47
 801b7b0:	d1c2      	bne.n	801b738 <_printf_float+0xf0>
 801b7b2:	2b00      	cmp	r3, #0
 801b7b4:	d1c0      	bne.n	801b738 <_printf_float+0xf0>
 801b7b6:	2301      	movs	r3, #1
 801b7b8:	e7bd      	b.n	801b736 <_printf_float+0xee>
 801b7ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801b7be:	d9db      	bls.n	801b778 <_printf_float+0x130>
 801b7c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801b7c4:	d118      	bne.n	801b7f8 <_printf_float+0x1b0>
 801b7c6:	2900      	cmp	r1, #0
 801b7c8:	6863      	ldr	r3, [r4, #4]
 801b7ca:	dd0b      	ble.n	801b7e4 <_printf_float+0x19c>
 801b7cc:	6121      	str	r1, [r4, #16]
 801b7ce:	b913      	cbnz	r3, 801b7d6 <_printf_float+0x18e>
 801b7d0:	6822      	ldr	r2, [r4, #0]
 801b7d2:	07d0      	lsls	r0, r2, #31
 801b7d4:	d502      	bpl.n	801b7dc <_printf_float+0x194>
 801b7d6:	3301      	adds	r3, #1
 801b7d8:	440b      	add	r3, r1
 801b7da:	6123      	str	r3, [r4, #16]
 801b7dc:	f04f 0900 	mov.w	r9, #0
 801b7e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 801b7e2:	e7db      	b.n	801b79c <_printf_float+0x154>
 801b7e4:	b913      	cbnz	r3, 801b7ec <_printf_float+0x1a4>
 801b7e6:	6822      	ldr	r2, [r4, #0]
 801b7e8:	07d2      	lsls	r2, r2, #31
 801b7ea:	d501      	bpl.n	801b7f0 <_printf_float+0x1a8>
 801b7ec:	3302      	adds	r3, #2
 801b7ee:	e7f4      	b.n	801b7da <_printf_float+0x192>
 801b7f0:	2301      	movs	r3, #1
 801b7f2:	e7f2      	b.n	801b7da <_printf_float+0x192>
 801b7f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801b7f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b7fa:	4299      	cmp	r1, r3
 801b7fc:	db05      	blt.n	801b80a <_printf_float+0x1c2>
 801b7fe:	6823      	ldr	r3, [r4, #0]
 801b800:	6121      	str	r1, [r4, #16]
 801b802:	07d8      	lsls	r0, r3, #31
 801b804:	d5ea      	bpl.n	801b7dc <_printf_float+0x194>
 801b806:	1c4b      	adds	r3, r1, #1
 801b808:	e7e7      	b.n	801b7da <_printf_float+0x192>
 801b80a:	2900      	cmp	r1, #0
 801b80c:	bfd4      	ite	le
 801b80e:	f1c1 0202 	rsble	r2, r1, #2
 801b812:	2201      	movgt	r2, #1
 801b814:	4413      	add	r3, r2
 801b816:	e7e0      	b.n	801b7da <_printf_float+0x192>
 801b818:	6823      	ldr	r3, [r4, #0]
 801b81a:	055a      	lsls	r2, r3, #21
 801b81c:	d407      	bmi.n	801b82e <_printf_float+0x1e6>
 801b81e:	6923      	ldr	r3, [r4, #16]
 801b820:	4642      	mov	r2, r8
 801b822:	4631      	mov	r1, r6
 801b824:	4628      	mov	r0, r5
 801b826:	47b8      	blx	r7
 801b828:	3001      	adds	r0, #1
 801b82a:	d12b      	bne.n	801b884 <_printf_float+0x23c>
 801b82c:	e767      	b.n	801b6fe <_printf_float+0xb6>
 801b82e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801b832:	f240 80dd 	bls.w	801b9f0 <_printf_float+0x3a8>
 801b836:	2200      	movs	r2, #0
 801b838:	2300      	movs	r3, #0
 801b83a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801b83e:	f7e5 f95d 	bl	8000afc <__aeabi_dcmpeq>
 801b842:	2800      	cmp	r0, #0
 801b844:	d033      	beq.n	801b8ae <_printf_float+0x266>
 801b846:	2301      	movs	r3, #1
 801b848:	4a36      	ldr	r2, [pc, #216]	@ (801b924 <_printf_float+0x2dc>)
 801b84a:	4631      	mov	r1, r6
 801b84c:	4628      	mov	r0, r5
 801b84e:	47b8      	blx	r7
 801b850:	3001      	adds	r0, #1
 801b852:	f43f af54 	beq.w	801b6fe <_printf_float+0xb6>
 801b856:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801b85a:	4543      	cmp	r3, r8
 801b85c:	db02      	blt.n	801b864 <_printf_float+0x21c>
 801b85e:	6823      	ldr	r3, [r4, #0]
 801b860:	07d8      	lsls	r0, r3, #31
 801b862:	d50f      	bpl.n	801b884 <_printf_float+0x23c>
 801b864:	4631      	mov	r1, r6
 801b866:	4628      	mov	r0, r5
 801b868:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b86c:	47b8      	blx	r7
 801b86e:	3001      	adds	r0, #1
 801b870:	f43f af45 	beq.w	801b6fe <_printf_float+0xb6>
 801b874:	f04f 0900 	mov.w	r9, #0
 801b878:	f108 38ff 	add.w	r8, r8, #4294967295
 801b87c:	f104 0a1a 	add.w	sl, r4, #26
 801b880:	45c8      	cmp	r8, r9
 801b882:	dc09      	bgt.n	801b898 <_printf_float+0x250>
 801b884:	6823      	ldr	r3, [r4, #0]
 801b886:	079b      	lsls	r3, r3, #30
 801b888:	f100 8103 	bmi.w	801ba92 <_printf_float+0x44a>
 801b88c:	68e0      	ldr	r0, [r4, #12]
 801b88e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b890:	4298      	cmp	r0, r3
 801b892:	bfb8      	it	lt
 801b894:	4618      	movlt	r0, r3
 801b896:	e734      	b.n	801b702 <_printf_float+0xba>
 801b898:	2301      	movs	r3, #1
 801b89a:	4652      	mov	r2, sl
 801b89c:	4631      	mov	r1, r6
 801b89e:	4628      	mov	r0, r5
 801b8a0:	47b8      	blx	r7
 801b8a2:	3001      	adds	r0, #1
 801b8a4:	f43f af2b 	beq.w	801b6fe <_printf_float+0xb6>
 801b8a8:	f109 0901 	add.w	r9, r9, #1
 801b8ac:	e7e8      	b.n	801b880 <_printf_float+0x238>
 801b8ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b8b0:	2b00      	cmp	r3, #0
 801b8b2:	dc39      	bgt.n	801b928 <_printf_float+0x2e0>
 801b8b4:	2301      	movs	r3, #1
 801b8b6:	4a1b      	ldr	r2, [pc, #108]	@ (801b924 <_printf_float+0x2dc>)
 801b8b8:	4631      	mov	r1, r6
 801b8ba:	4628      	mov	r0, r5
 801b8bc:	47b8      	blx	r7
 801b8be:	3001      	adds	r0, #1
 801b8c0:	f43f af1d 	beq.w	801b6fe <_printf_float+0xb6>
 801b8c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801b8c8:	ea59 0303 	orrs.w	r3, r9, r3
 801b8cc:	d102      	bne.n	801b8d4 <_printf_float+0x28c>
 801b8ce:	6823      	ldr	r3, [r4, #0]
 801b8d0:	07d9      	lsls	r1, r3, #31
 801b8d2:	d5d7      	bpl.n	801b884 <_printf_float+0x23c>
 801b8d4:	4631      	mov	r1, r6
 801b8d6:	4628      	mov	r0, r5
 801b8d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b8dc:	47b8      	blx	r7
 801b8de:	3001      	adds	r0, #1
 801b8e0:	f43f af0d 	beq.w	801b6fe <_printf_float+0xb6>
 801b8e4:	f04f 0a00 	mov.w	sl, #0
 801b8e8:	f104 0b1a 	add.w	fp, r4, #26
 801b8ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b8ee:	425b      	negs	r3, r3
 801b8f0:	4553      	cmp	r3, sl
 801b8f2:	dc01      	bgt.n	801b8f8 <_printf_float+0x2b0>
 801b8f4:	464b      	mov	r3, r9
 801b8f6:	e793      	b.n	801b820 <_printf_float+0x1d8>
 801b8f8:	2301      	movs	r3, #1
 801b8fa:	465a      	mov	r2, fp
 801b8fc:	4631      	mov	r1, r6
 801b8fe:	4628      	mov	r0, r5
 801b900:	47b8      	blx	r7
 801b902:	3001      	adds	r0, #1
 801b904:	f43f aefb 	beq.w	801b6fe <_printf_float+0xb6>
 801b908:	f10a 0a01 	add.w	sl, sl, #1
 801b90c:	e7ee      	b.n	801b8ec <_printf_float+0x2a4>
 801b90e:	bf00      	nop
 801b910:	7fefffff 	.word	0x7fefffff
 801b914:	08020e89 	.word	0x08020e89
 801b918:	08020e85 	.word	0x08020e85
 801b91c:	08020e91 	.word	0x08020e91
 801b920:	08020e8d 	.word	0x08020e8d
 801b924:	08020e95 	.word	0x08020e95
 801b928:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801b92a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801b92e:	4553      	cmp	r3, sl
 801b930:	bfa8      	it	ge
 801b932:	4653      	movge	r3, sl
 801b934:	2b00      	cmp	r3, #0
 801b936:	4699      	mov	r9, r3
 801b938:	dc36      	bgt.n	801b9a8 <_printf_float+0x360>
 801b93a:	f04f 0b00 	mov.w	fp, #0
 801b93e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b942:	f104 021a 	add.w	r2, r4, #26
 801b946:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801b948:	9306      	str	r3, [sp, #24]
 801b94a:	eba3 0309 	sub.w	r3, r3, r9
 801b94e:	455b      	cmp	r3, fp
 801b950:	dc31      	bgt.n	801b9b6 <_printf_float+0x36e>
 801b952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b954:	459a      	cmp	sl, r3
 801b956:	dc3a      	bgt.n	801b9ce <_printf_float+0x386>
 801b958:	6823      	ldr	r3, [r4, #0]
 801b95a:	07da      	lsls	r2, r3, #31
 801b95c:	d437      	bmi.n	801b9ce <_printf_float+0x386>
 801b95e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b960:	ebaa 0903 	sub.w	r9, sl, r3
 801b964:	9b06      	ldr	r3, [sp, #24]
 801b966:	ebaa 0303 	sub.w	r3, sl, r3
 801b96a:	4599      	cmp	r9, r3
 801b96c:	bfa8      	it	ge
 801b96e:	4699      	movge	r9, r3
 801b970:	f1b9 0f00 	cmp.w	r9, #0
 801b974:	dc33      	bgt.n	801b9de <_printf_float+0x396>
 801b976:	f04f 0800 	mov.w	r8, #0
 801b97a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b97e:	f104 0b1a 	add.w	fp, r4, #26
 801b982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b984:	ebaa 0303 	sub.w	r3, sl, r3
 801b988:	eba3 0309 	sub.w	r3, r3, r9
 801b98c:	4543      	cmp	r3, r8
 801b98e:	f77f af79 	ble.w	801b884 <_printf_float+0x23c>
 801b992:	2301      	movs	r3, #1
 801b994:	465a      	mov	r2, fp
 801b996:	4631      	mov	r1, r6
 801b998:	4628      	mov	r0, r5
 801b99a:	47b8      	blx	r7
 801b99c:	3001      	adds	r0, #1
 801b99e:	f43f aeae 	beq.w	801b6fe <_printf_float+0xb6>
 801b9a2:	f108 0801 	add.w	r8, r8, #1
 801b9a6:	e7ec      	b.n	801b982 <_printf_float+0x33a>
 801b9a8:	4642      	mov	r2, r8
 801b9aa:	4631      	mov	r1, r6
 801b9ac:	4628      	mov	r0, r5
 801b9ae:	47b8      	blx	r7
 801b9b0:	3001      	adds	r0, #1
 801b9b2:	d1c2      	bne.n	801b93a <_printf_float+0x2f2>
 801b9b4:	e6a3      	b.n	801b6fe <_printf_float+0xb6>
 801b9b6:	2301      	movs	r3, #1
 801b9b8:	4631      	mov	r1, r6
 801b9ba:	4628      	mov	r0, r5
 801b9bc:	9206      	str	r2, [sp, #24]
 801b9be:	47b8      	blx	r7
 801b9c0:	3001      	adds	r0, #1
 801b9c2:	f43f ae9c 	beq.w	801b6fe <_printf_float+0xb6>
 801b9c6:	f10b 0b01 	add.w	fp, fp, #1
 801b9ca:	9a06      	ldr	r2, [sp, #24]
 801b9cc:	e7bb      	b.n	801b946 <_printf_float+0x2fe>
 801b9ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b9d2:	4631      	mov	r1, r6
 801b9d4:	4628      	mov	r0, r5
 801b9d6:	47b8      	blx	r7
 801b9d8:	3001      	adds	r0, #1
 801b9da:	d1c0      	bne.n	801b95e <_printf_float+0x316>
 801b9dc:	e68f      	b.n	801b6fe <_printf_float+0xb6>
 801b9de:	9a06      	ldr	r2, [sp, #24]
 801b9e0:	464b      	mov	r3, r9
 801b9e2:	4631      	mov	r1, r6
 801b9e4:	4628      	mov	r0, r5
 801b9e6:	4442      	add	r2, r8
 801b9e8:	47b8      	blx	r7
 801b9ea:	3001      	adds	r0, #1
 801b9ec:	d1c3      	bne.n	801b976 <_printf_float+0x32e>
 801b9ee:	e686      	b.n	801b6fe <_printf_float+0xb6>
 801b9f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801b9f4:	f1ba 0f01 	cmp.w	sl, #1
 801b9f8:	dc01      	bgt.n	801b9fe <_printf_float+0x3b6>
 801b9fa:	07db      	lsls	r3, r3, #31
 801b9fc:	d536      	bpl.n	801ba6c <_printf_float+0x424>
 801b9fe:	2301      	movs	r3, #1
 801ba00:	4642      	mov	r2, r8
 801ba02:	4631      	mov	r1, r6
 801ba04:	4628      	mov	r0, r5
 801ba06:	47b8      	blx	r7
 801ba08:	3001      	adds	r0, #1
 801ba0a:	f43f ae78 	beq.w	801b6fe <_printf_float+0xb6>
 801ba0e:	4631      	mov	r1, r6
 801ba10:	4628      	mov	r0, r5
 801ba12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801ba16:	47b8      	blx	r7
 801ba18:	3001      	adds	r0, #1
 801ba1a:	f43f ae70 	beq.w	801b6fe <_printf_float+0xb6>
 801ba1e:	2200      	movs	r2, #0
 801ba20:	2300      	movs	r3, #0
 801ba22:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ba26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801ba2a:	f7e5 f867 	bl	8000afc <__aeabi_dcmpeq>
 801ba2e:	b9c0      	cbnz	r0, 801ba62 <_printf_float+0x41a>
 801ba30:	4653      	mov	r3, sl
 801ba32:	f108 0201 	add.w	r2, r8, #1
 801ba36:	4631      	mov	r1, r6
 801ba38:	4628      	mov	r0, r5
 801ba3a:	47b8      	blx	r7
 801ba3c:	3001      	adds	r0, #1
 801ba3e:	d10c      	bne.n	801ba5a <_printf_float+0x412>
 801ba40:	e65d      	b.n	801b6fe <_printf_float+0xb6>
 801ba42:	2301      	movs	r3, #1
 801ba44:	465a      	mov	r2, fp
 801ba46:	4631      	mov	r1, r6
 801ba48:	4628      	mov	r0, r5
 801ba4a:	47b8      	blx	r7
 801ba4c:	3001      	adds	r0, #1
 801ba4e:	f43f ae56 	beq.w	801b6fe <_printf_float+0xb6>
 801ba52:	f108 0801 	add.w	r8, r8, #1
 801ba56:	45d0      	cmp	r8, sl
 801ba58:	dbf3      	blt.n	801ba42 <_printf_float+0x3fa>
 801ba5a:	464b      	mov	r3, r9
 801ba5c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801ba60:	e6df      	b.n	801b822 <_printf_float+0x1da>
 801ba62:	f04f 0800 	mov.w	r8, #0
 801ba66:	f104 0b1a 	add.w	fp, r4, #26
 801ba6a:	e7f4      	b.n	801ba56 <_printf_float+0x40e>
 801ba6c:	2301      	movs	r3, #1
 801ba6e:	4642      	mov	r2, r8
 801ba70:	e7e1      	b.n	801ba36 <_printf_float+0x3ee>
 801ba72:	2301      	movs	r3, #1
 801ba74:	464a      	mov	r2, r9
 801ba76:	4631      	mov	r1, r6
 801ba78:	4628      	mov	r0, r5
 801ba7a:	47b8      	blx	r7
 801ba7c:	3001      	adds	r0, #1
 801ba7e:	f43f ae3e 	beq.w	801b6fe <_printf_float+0xb6>
 801ba82:	f108 0801 	add.w	r8, r8, #1
 801ba86:	68e3      	ldr	r3, [r4, #12]
 801ba88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801ba8a:	1a5b      	subs	r3, r3, r1
 801ba8c:	4543      	cmp	r3, r8
 801ba8e:	dcf0      	bgt.n	801ba72 <_printf_float+0x42a>
 801ba90:	e6fc      	b.n	801b88c <_printf_float+0x244>
 801ba92:	f04f 0800 	mov.w	r8, #0
 801ba96:	f104 0919 	add.w	r9, r4, #25
 801ba9a:	e7f4      	b.n	801ba86 <_printf_float+0x43e>

0801ba9c <_printf_common>:
 801ba9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801baa0:	4616      	mov	r6, r2
 801baa2:	4698      	mov	r8, r3
 801baa4:	688a      	ldr	r2, [r1, #8]
 801baa6:	4607      	mov	r7, r0
 801baa8:	690b      	ldr	r3, [r1, #16]
 801baaa:	460c      	mov	r4, r1
 801baac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801bab0:	4293      	cmp	r3, r2
 801bab2:	bfb8      	it	lt
 801bab4:	4613      	movlt	r3, r2
 801bab6:	6033      	str	r3, [r6, #0]
 801bab8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801babc:	b10a      	cbz	r2, 801bac2 <_printf_common+0x26>
 801babe:	3301      	adds	r3, #1
 801bac0:	6033      	str	r3, [r6, #0]
 801bac2:	6823      	ldr	r3, [r4, #0]
 801bac4:	0699      	lsls	r1, r3, #26
 801bac6:	bf42      	ittt	mi
 801bac8:	6833      	ldrmi	r3, [r6, #0]
 801baca:	3302      	addmi	r3, #2
 801bacc:	6033      	strmi	r3, [r6, #0]
 801bace:	6825      	ldr	r5, [r4, #0]
 801bad0:	f015 0506 	ands.w	r5, r5, #6
 801bad4:	d106      	bne.n	801bae4 <_printf_common+0x48>
 801bad6:	f104 0a19 	add.w	sl, r4, #25
 801bada:	68e3      	ldr	r3, [r4, #12]
 801badc:	6832      	ldr	r2, [r6, #0]
 801bade:	1a9b      	subs	r3, r3, r2
 801bae0:	42ab      	cmp	r3, r5
 801bae2:	dc2b      	bgt.n	801bb3c <_printf_common+0xa0>
 801bae4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801bae8:	6822      	ldr	r2, [r4, #0]
 801baea:	3b00      	subs	r3, #0
 801baec:	bf18      	it	ne
 801baee:	2301      	movne	r3, #1
 801baf0:	0692      	lsls	r2, r2, #26
 801baf2:	d430      	bmi.n	801bb56 <_printf_common+0xba>
 801baf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801baf8:	4641      	mov	r1, r8
 801bafa:	4638      	mov	r0, r7
 801bafc:	47c8      	blx	r9
 801bafe:	3001      	adds	r0, #1
 801bb00:	d023      	beq.n	801bb4a <_printf_common+0xae>
 801bb02:	6823      	ldr	r3, [r4, #0]
 801bb04:	341a      	adds	r4, #26
 801bb06:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 801bb0a:	f003 0306 	and.w	r3, r3, #6
 801bb0e:	2b04      	cmp	r3, #4
 801bb10:	bf0a      	itet	eq
 801bb12:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 801bb16:	2500      	movne	r5, #0
 801bb18:	6833      	ldreq	r3, [r6, #0]
 801bb1a:	f04f 0600 	mov.w	r6, #0
 801bb1e:	bf08      	it	eq
 801bb20:	1aed      	subeq	r5, r5, r3
 801bb22:	f854 3c12 	ldr.w	r3, [r4, #-18]
 801bb26:	bf08      	it	eq
 801bb28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801bb2c:	4293      	cmp	r3, r2
 801bb2e:	bfc4      	itt	gt
 801bb30:	1a9b      	subgt	r3, r3, r2
 801bb32:	18ed      	addgt	r5, r5, r3
 801bb34:	42b5      	cmp	r5, r6
 801bb36:	d11a      	bne.n	801bb6e <_printf_common+0xd2>
 801bb38:	2000      	movs	r0, #0
 801bb3a:	e008      	b.n	801bb4e <_printf_common+0xb2>
 801bb3c:	2301      	movs	r3, #1
 801bb3e:	4652      	mov	r2, sl
 801bb40:	4641      	mov	r1, r8
 801bb42:	4638      	mov	r0, r7
 801bb44:	47c8      	blx	r9
 801bb46:	3001      	adds	r0, #1
 801bb48:	d103      	bne.n	801bb52 <_printf_common+0xb6>
 801bb4a:	f04f 30ff 	mov.w	r0, #4294967295
 801bb4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bb52:	3501      	adds	r5, #1
 801bb54:	e7c1      	b.n	801bada <_printf_common+0x3e>
 801bb56:	18e1      	adds	r1, r4, r3
 801bb58:	1c5a      	adds	r2, r3, #1
 801bb5a:	2030      	movs	r0, #48	@ 0x30
 801bb5c:	3302      	adds	r3, #2
 801bb5e:	4422      	add	r2, r4
 801bb60:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801bb64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801bb68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801bb6c:	e7c2      	b.n	801baf4 <_printf_common+0x58>
 801bb6e:	2301      	movs	r3, #1
 801bb70:	4622      	mov	r2, r4
 801bb72:	4641      	mov	r1, r8
 801bb74:	4638      	mov	r0, r7
 801bb76:	47c8      	blx	r9
 801bb78:	3001      	adds	r0, #1
 801bb7a:	d0e6      	beq.n	801bb4a <_printf_common+0xae>
 801bb7c:	3601      	adds	r6, #1
 801bb7e:	e7d9      	b.n	801bb34 <_printf_common+0x98>

0801bb80 <_printf_i>:
 801bb80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801bb84:	7e0f      	ldrb	r7, [r1, #24]
 801bb86:	4691      	mov	r9, r2
 801bb88:	4680      	mov	r8, r0
 801bb8a:	460c      	mov	r4, r1
 801bb8c:	2f78      	cmp	r7, #120	@ 0x78
 801bb8e:	469a      	mov	sl, r3
 801bb90:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801bb92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801bb96:	d807      	bhi.n	801bba8 <_printf_i+0x28>
 801bb98:	2f62      	cmp	r7, #98	@ 0x62
 801bb9a:	d80a      	bhi.n	801bbb2 <_printf_i+0x32>
 801bb9c:	2f00      	cmp	r7, #0
 801bb9e:	f000 80d1 	beq.w	801bd44 <_printf_i+0x1c4>
 801bba2:	2f58      	cmp	r7, #88	@ 0x58
 801bba4:	f000 80b8 	beq.w	801bd18 <_printf_i+0x198>
 801bba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801bbac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801bbb0:	e03a      	b.n	801bc28 <_printf_i+0xa8>
 801bbb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801bbb6:	2b15      	cmp	r3, #21
 801bbb8:	d8f6      	bhi.n	801bba8 <_printf_i+0x28>
 801bbba:	a101      	add	r1, pc, #4	@ (adr r1, 801bbc0 <_printf_i+0x40>)
 801bbbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801bbc0:	0801bc19 	.word	0x0801bc19
 801bbc4:	0801bc2d 	.word	0x0801bc2d
 801bbc8:	0801bba9 	.word	0x0801bba9
 801bbcc:	0801bba9 	.word	0x0801bba9
 801bbd0:	0801bba9 	.word	0x0801bba9
 801bbd4:	0801bba9 	.word	0x0801bba9
 801bbd8:	0801bc2d 	.word	0x0801bc2d
 801bbdc:	0801bba9 	.word	0x0801bba9
 801bbe0:	0801bba9 	.word	0x0801bba9
 801bbe4:	0801bba9 	.word	0x0801bba9
 801bbe8:	0801bba9 	.word	0x0801bba9
 801bbec:	0801bd2b 	.word	0x0801bd2b
 801bbf0:	0801bc57 	.word	0x0801bc57
 801bbf4:	0801bce5 	.word	0x0801bce5
 801bbf8:	0801bba9 	.word	0x0801bba9
 801bbfc:	0801bba9 	.word	0x0801bba9
 801bc00:	0801bd4d 	.word	0x0801bd4d
 801bc04:	0801bba9 	.word	0x0801bba9
 801bc08:	0801bc57 	.word	0x0801bc57
 801bc0c:	0801bba9 	.word	0x0801bba9
 801bc10:	0801bba9 	.word	0x0801bba9
 801bc14:	0801bced 	.word	0x0801bced
 801bc18:	6833      	ldr	r3, [r6, #0]
 801bc1a:	1d1a      	adds	r2, r3, #4
 801bc1c:	681b      	ldr	r3, [r3, #0]
 801bc1e:	6032      	str	r2, [r6, #0]
 801bc20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801bc24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801bc28:	2301      	movs	r3, #1
 801bc2a:	e09c      	b.n	801bd66 <_printf_i+0x1e6>
 801bc2c:	6833      	ldr	r3, [r6, #0]
 801bc2e:	6820      	ldr	r0, [r4, #0]
 801bc30:	1d19      	adds	r1, r3, #4
 801bc32:	6031      	str	r1, [r6, #0]
 801bc34:	0606      	lsls	r6, r0, #24
 801bc36:	d501      	bpl.n	801bc3c <_printf_i+0xbc>
 801bc38:	681d      	ldr	r5, [r3, #0]
 801bc3a:	e003      	b.n	801bc44 <_printf_i+0xc4>
 801bc3c:	0645      	lsls	r5, r0, #25
 801bc3e:	d5fb      	bpl.n	801bc38 <_printf_i+0xb8>
 801bc40:	f9b3 5000 	ldrsh.w	r5, [r3]
 801bc44:	2d00      	cmp	r5, #0
 801bc46:	da03      	bge.n	801bc50 <_printf_i+0xd0>
 801bc48:	232d      	movs	r3, #45	@ 0x2d
 801bc4a:	426d      	negs	r5, r5
 801bc4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801bc50:	4858      	ldr	r0, [pc, #352]	@ (801bdb4 <_printf_i+0x234>)
 801bc52:	230a      	movs	r3, #10
 801bc54:	e011      	b.n	801bc7a <_printf_i+0xfa>
 801bc56:	6821      	ldr	r1, [r4, #0]
 801bc58:	6833      	ldr	r3, [r6, #0]
 801bc5a:	0608      	lsls	r0, r1, #24
 801bc5c:	f853 5b04 	ldr.w	r5, [r3], #4
 801bc60:	d402      	bmi.n	801bc68 <_printf_i+0xe8>
 801bc62:	0649      	lsls	r1, r1, #25
 801bc64:	bf48      	it	mi
 801bc66:	b2ad      	uxthmi	r5, r5
 801bc68:	2f6f      	cmp	r7, #111	@ 0x6f
 801bc6a:	6033      	str	r3, [r6, #0]
 801bc6c:	4851      	ldr	r0, [pc, #324]	@ (801bdb4 <_printf_i+0x234>)
 801bc6e:	bf14      	ite	ne
 801bc70:	230a      	movne	r3, #10
 801bc72:	2308      	moveq	r3, #8
 801bc74:	2100      	movs	r1, #0
 801bc76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801bc7a:	6866      	ldr	r6, [r4, #4]
 801bc7c:	2e00      	cmp	r6, #0
 801bc7e:	60a6      	str	r6, [r4, #8]
 801bc80:	db05      	blt.n	801bc8e <_printf_i+0x10e>
 801bc82:	6821      	ldr	r1, [r4, #0]
 801bc84:	432e      	orrs	r6, r5
 801bc86:	f021 0104 	bic.w	r1, r1, #4
 801bc8a:	6021      	str	r1, [r4, #0]
 801bc8c:	d04b      	beq.n	801bd26 <_printf_i+0x1a6>
 801bc8e:	4616      	mov	r6, r2
 801bc90:	fbb5 f1f3 	udiv	r1, r5, r3
 801bc94:	fb03 5711 	mls	r7, r3, r1, r5
 801bc98:	5dc7      	ldrb	r7, [r0, r7]
 801bc9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801bc9e:	462f      	mov	r7, r5
 801bca0:	460d      	mov	r5, r1
 801bca2:	42bb      	cmp	r3, r7
 801bca4:	d9f4      	bls.n	801bc90 <_printf_i+0x110>
 801bca6:	2b08      	cmp	r3, #8
 801bca8:	d10b      	bne.n	801bcc2 <_printf_i+0x142>
 801bcaa:	6823      	ldr	r3, [r4, #0]
 801bcac:	07df      	lsls	r7, r3, #31
 801bcae:	d508      	bpl.n	801bcc2 <_printf_i+0x142>
 801bcb0:	6923      	ldr	r3, [r4, #16]
 801bcb2:	6861      	ldr	r1, [r4, #4]
 801bcb4:	4299      	cmp	r1, r3
 801bcb6:	bfde      	ittt	le
 801bcb8:	2330      	movle	r3, #48	@ 0x30
 801bcba:	f806 3c01 	strble.w	r3, [r6, #-1]
 801bcbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 801bcc2:	1b92      	subs	r2, r2, r6
 801bcc4:	6122      	str	r2, [r4, #16]
 801bcc6:	464b      	mov	r3, r9
 801bcc8:	aa03      	add	r2, sp, #12
 801bcca:	4621      	mov	r1, r4
 801bccc:	4640      	mov	r0, r8
 801bcce:	f8cd a000 	str.w	sl, [sp]
 801bcd2:	f7ff fee3 	bl	801ba9c <_printf_common>
 801bcd6:	3001      	adds	r0, #1
 801bcd8:	d14a      	bne.n	801bd70 <_printf_i+0x1f0>
 801bcda:	f04f 30ff 	mov.w	r0, #4294967295
 801bcde:	b004      	add	sp, #16
 801bce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bce4:	6823      	ldr	r3, [r4, #0]
 801bce6:	f043 0320 	orr.w	r3, r3, #32
 801bcea:	6023      	str	r3, [r4, #0]
 801bcec:	2778      	movs	r7, #120	@ 0x78
 801bcee:	4832      	ldr	r0, [pc, #200]	@ (801bdb8 <_printf_i+0x238>)
 801bcf0:	6823      	ldr	r3, [r4, #0]
 801bcf2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801bcf6:	061f      	lsls	r7, r3, #24
 801bcf8:	6831      	ldr	r1, [r6, #0]
 801bcfa:	f851 5b04 	ldr.w	r5, [r1], #4
 801bcfe:	d402      	bmi.n	801bd06 <_printf_i+0x186>
 801bd00:	065f      	lsls	r7, r3, #25
 801bd02:	bf48      	it	mi
 801bd04:	b2ad      	uxthmi	r5, r5
 801bd06:	6031      	str	r1, [r6, #0]
 801bd08:	07d9      	lsls	r1, r3, #31
 801bd0a:	bf44      	itt	mi
 801bd0c:	f043 0320 	orrmi.w	r3, r3, #32
 801bd10:	6023      	strmi	r3, [r4, #0]
 801bd12:	b11d      	cbz	r5, 801bd1c <_printf_i+0x19c>
 801bd14:	2310      	movs	r3, #16
 801bd16:	e7ad      	b.n	801bc74 <_printf_i+0xf4>
 801bd18:	4826      	ldr	r0, [pc, #152]	@ (801bdb4 <_printf_i+0x234>)
 801bd1a:	e7e9      	b.n	801bcf0 <_printf_i+0x170>
 801bd1c:	6823      	ldr	r3, [r4, #0]
 801bd1e:	f023 0320 	bic.w	r3, r3, #32
 801bd22:	6023      	str	r3, [r4, #0]
 801bd24:	e7f6      	b.n	801bd14 <_printf_i+0x194>
 801bd26:	4616      	mov	r6, r2
 801bd28:	e7bd      	b.n	801bca6 <_printf_i+0x126>
 801bd2a:	6833      	ldr	r3, [r6, #0]
 801bd2c:	6825      	ldr	r5, [r4, #0]
 801bd2e:	1d18      	adds	r0, r3, #4
 801bd30:	6961      	ldr	r1, [r4, #20]
 801bd32:	6030      	str	r0, [r6, #0]
 801bd34:	062e      	lsls	r6, r5, #24
 801bd36:	681b      	ldr	r3, [r3, #0]
 801bd38:	d501      	bpl.n	801bd3e <_printf_i+0x1be>
 801bd3a:	6019      	str	r1, [r3, #0]
 801bd3c:	e002      	b.n	801bd44 <_printf_i+0x1c4>
 801bd3e:	0668      	lsls	r0, r5, #25
 801bd40:	d5fb      	bpl.n	801bd3a <_printf_i+0x1ba>
 801bd42:	8019      	strh	r1, [r3, #0]
 801bd44:	2300      	movs	r3, #0
 801bd46:	4616      	mov	r6, r2
 801bd48:	6123      	str	r3, [r4, #16]
 801bd4a:	e7bc      	b.n	801bcc6 <_printf_i+0x146>
 801bd4c:	6833      	ldr	r3, [r6, #0]
 801bd4e:	2100      	movs	r1, #0
 801bd50:	1d1a      	adds	r2, r3, #4
 801bd52:	6032      	str	r2, [r6, #0]
 801bd54:	681e      	ldr	r6, [r3, #0]
 801bd56:	6862      	ldr	r2, [r4, #4]
 801bd58:	4630      	mov	r0, r6
 801bd5a:	f000 fb38 	bl	801c3ce <memchr>
 801bd5e:	b108      	cbz	r0, 801bd64 <_printf_i+0x1e4>
 801bd60:	1b80      	subs	r0, r0, r6
 801bd62:	6060      	str	r0, [r4, #4]
 801bd64:	6863      	ldr	r3, [r4, #4]
 801bd66:	6123      	str	r3, [r4, #16]
 801bd68:	2300      	movs	r3, #0
 801bd6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801bd6e:	e7aa      	b.n	801bcc6 <_printf_i+0x146>
 801bd70:	6923      	ldr	r3, [r4, #16]
 801bd72:	4632      	mov	r2, r6
 801bd74:	4649      	mov	r1, r9
 801bd76:	4640      	mov	r0, r8
 801bd78:	47d0      	blx	sl
 801bd7a:	3001      	adds	r0, #1
 801bd7c:	d0ad      	beq.n	801bcda <_printf_i+0x15a>
 801bd7e:	6823      	ldr	r3, [r4, #0]
 801bd80:	079b      	lsls	r3, r3, #30
 801bd82:	d413      	bmi.n	801bdac <_printf_i+0x22c>
 801bd84:	68e0      	ldr	r0, [r4, #12]
 801bd86:	9b03      	ldr	r3, [sp, #12]
 801bd88:	4298      	cmp	r0, r3
 801bd8a:	bfb8      	it	lt
 801bd8c:	4618      	movlt	r0, r3
 801bd8e:	e7a6      	b.n	801bcde <_printf_i+0x15e>
 801bd90:	2301      	movs	r3, #1
 801bd92:	4632      	mov	r2, r6
 801bd94:	4649      	mov	r1, r9
 801bd96:	4640      	mov	r0, r8
 801bd98:	47d0      	blx	sl
 801bd9a:	3001      	adds	r0, #1
 801bd9c:	d09d      	beq.n	801bcda <_printf_i+0x15a>
 801bd9e:	3501      	adds	r5, #1
 801bda0:	68e3      	ldr	r3, [r4, #12]
 801bda2:	9903      	ldr	r1, [sp, #12]
 801bda4:	1a5b      	subs	r3, r3, r1
 801bda6:	42ab      	cmp	r3, r5
 801bda8:	dcf2      	bgt.n	801bd90 <_printf_i+0x210>
 801bdaa:	e7eb      	b.n	801bd84 <_printf_i+0x204>
 801bdac:	2500      	movs	r5, #0
 801bdae:	f104 0619 	add.w	r6, r4, #25
 801bdb2:	e7f5      	b.n	801bda0 <_printf_i+0x220>
 801bdb4:	08020e97 	.word	0x08020e97
 801bdb8:	08020ea8 	.word	0x08020ea8

0801bdbc <std>:
 801bdbc:	2300      	movs	r3, #0
 801bdbe:	b510      	push	{r4, lr}
 801bdc0:	4604      	mov	r4, r0
 801bdc2:	6083      	str	r3, [r0, #8]
 801bdc4:	8181      	strh	r1, [r0, #12]
 801bdc6:	4619      	mov	r1, r3
 801bdc8:	6643      	str	r3, [r0, #100]	@ 0x64
 801bdca:	81c2      	strh	r2, [r0, #14]
 801bdcc:	2208      	movs	r2, #8
 801bdce:	6183      	str	r3, [r0, #24]
 801bdd0:	e9c0 3300 	strd	r3, r3, [r0]
 801bdd4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801bdd8:	305c      	adds	r0, #92	@ 0x5c
 801bdda:	f000 fa59 	bl	801c290 <memset>
 801bdde:	4b0d      	ldr	r3, [pc, #52]	@ (801be14 <std+0x58>)
 801bde0:	6224      	str	r4, [r4, #32]
 801bde2:	6263      	str	r3, [r4, #36]	@ 0x24
 801bde4:	4b0c      	ldr	r3, [pc, #48]	@ (801be18 <std+0x5c>)
 801bde6:	62a3      	str	r3, [r4, #40]	@ 0x28
 801bde8:	4b0c      	ldr	r3, [pc, #48]	@ (801be1c <std+0x60>)
 801bdea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801bdec:	4b0c      	ldr	r3, [pc, #48]	@ (801be20 <std+0x64>)
 801bdee:	6323      	str	r3, [r4, #48]	@ 0x30
 801bdf0:	4b0c      	ldr	r3, [pc, #48]	@ (801be24 <std+0x68>)
 801bdf2:	429c      	cmp	r4, r3
 801bdf4:	d006      	beq.n	801be04 <std+0x48>
 801bdf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801bdfa:	4294      	cmp	r4, r2
 801bdfc:	d002      	beq.n	801be04 <std+0x48>
 801bdfe:	33d0      	adds	r3, #208	@ 0xd0
 801be00:	429c      	cmp	r4, r3
 801be02:	d105      	bne.n	801be10 <std+0x54>
 801be04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801be08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801be0c:	f000 badc 	b.w	801c3c8 <__retarget_lock_init_recursive>
 801be10:	bd10      	pop	{r4, pc}
 801be12:	bf00      	nop
 801be14:	0801c08d 	.word	0x0801c08d
 801be18:	0801c0af 	.word	0x0801c0af
 801be1c:	0801c0e7 	.word	0x0801c0e7
 801be20:	0801c10b 	.word	0x0801c10b
 801be24:	2000aeb8 	.word	0x2000aeb8

0801be28 <stdio_exit_handler>:
 801be28:	4a02      	ldr	r2, [pc, #8]	@ (801be34 <stdio_exit_handler+0xc>)
 801be2a:	4903      	ldr	r1, [pc, #12]	@ (801be38 <stdio_exit_handler+0x10>)
 801be2c:	4803      	ldr	r0, [pc, #12]	@ (801be3c <stdio_exit_handler+0x14>)
 801be2e:	f000 b869 	b.w	801bf04 <_fwalk_sglue>
 801be32:	bf00      	nop
 801be34:	20000034 	.word	0x20000034
 801be38:	0801e045 	.word	0x0801e045
 801be3c:	20000044 	.word	0x20000044

0801be40 <cleanup_stdio>:
 801be40:	6841      	ldr	r1, [r0, #4]
 801be42:	4b0c      	ldr	r3, [pc, #48]	@ (801be74 <cleanup_stdio+0x34>)
 801be44:	4299      	cmp	r1, r3
 801be46:	b510      	push	{r4, lr}
 801be48:	4604      	mov	r4, r0
 801be4a:	d001      	beq.n	801be50 <cleanup_stdio+0x10>
 801be4c:	f002 f8fa 	bl	801e044 <_fflush_r>
 801be50:	68a1      	ldr	r1, [r4, #8]
 801be52:	4b09      	ldr	r3, [pc, #36]	@ (801be78 <cleanup_stdio+0x38>)
 801be54:	4299      	cmp	r1, r3
 801be56:	d002      	beq.n	801be5e <cleanup_stdio+0x1e>
 801be58:	4620      	mov	r0, r4
 801be5a:	f002 f8f3 	bl	801e044 <_fflush_r>
 801be5e:	68e1      	ldr	r1, [r4, #12]
 801be60:	4b06      	ldr	r3, [pc, #24]	@ (801be7c <cleanup_stdio+0x3c>)
 801be62:	4299      	cmp	r1, r3
 801be64:	d004      	beq.n	801be70 <cleanup_stdio+0x30>
 801be66:	4620      	mov	r0, r4
 801be68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801be6c:	f002 b8ea 	b.w	801e044 <_fflush_r>
 801be70:	bd10      	pop	{r4, pc}
 801be72:	bf00      	nop
 801be74:	2000aeb8 	.word	0x2000aeb8
 801be78:	2000af20 	.word	0x2000af20
 801be7c:	2000af88 	.word	0x2000af88

0801be80 <global_stdio_init.part.0>:
 801be80:	b510      	push	{r4, lr}
 801be82:	4b0b      	ldr	r3, [pc, #44]	@ (801beb0 <global_stdio_init.part.0+0x30>)
 801be84:	2104      	movs	r1, #4
 801be86:	4c0b      	ldr	r4, [pc, #44]	@ (801beb4 <global_stdio_init.part.0+0x34>)
 801be88:	4a0b      	ldr	r2, [pc, #44]	@ (801beb8 <global_stdio_init.part.0+0x38>)
 801be8a:	4620      	mov	r0, r4
 801be8c:	601a      	str	r2, [r3, #0]
 801be8e:	2200      	movs	r2, #0
 801be90:	f7ff ff94 	bl	801bdbc <std>
 801be94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801be98:	2201      	movs	r2, #1
 801be9a:	2109      	movs	r1, #9
 801be9c:	f7ff ff8e 	bl	801bdbc <std>
 801bea0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801bea4:	2202      	movs	r2, #2
 801bea6:	2112      	movs	r1, #18
 801bea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801beac:	f7ff bf86 	b.w	801bdbc <std>
 801beb0:	2000aff0 	.word	0x2000aff0
 801beb4:	2000aeb8 	.word	0x2000aeb8
 801beb8:	0801be29 	.word	0x0801be29

0801bebc <__sfp_lock_acquire>:
 801bebc:	4801      	ldr	r0, [pc, #4]	@ (801bec4 <__sfp_lock_acquire+0x8>)
 801bebe:	f000 ba84 	b.w	801c3ca <__retarget_lock_acquire_recursive>
 801bec2:	bf00      	nop
 801bec4:	2000aff9 	.word	0x2000aff9

0801bec8 <__sfp_lock_release>:
 801bec8:	4801      	ldr	r0, [pc, #4]	@ (801bed0 <__sfp_lock_release+0x8>)
 801beca:	f000 ba7f 	b.w	801c3cc <__retarget_lock_release_recursive>
 801bece:	bf00      	nop
 801bed0:	2000aff9 	.word	0x2000aff9

0801bed4 <__sinit>:
 801bed4:	b510      	push	{r4, lr}
 801bed6:	4604      	mov	r4, r0
 801bed8:	f7ff fff0 	bl	801bebc <__sfp_lock_acquire>
 801bedc:	6a23      	ldr	r3, [r4, #32]
 801bede:	b11b      	cbz	r3, 801bee8 <__sinit+0x14>
 801bee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bee4:	f7ff bff0 	b.w	801bec8 <__sfp_lock_release>
 801bee8:	4b04      	ldr	r3, [pc, #16]	@ (801befc <__sinit+0x28>)
 801beea:	6223      	str	r3, [r4, #32]
 801beec:	4b04      	ldr	r3, [pc, #16]	@ (801bf00 <__sinit+0x2c>)
 801beee:	681b      	ldr	r3, [r3, #0]
 801bef0:	2b00      	cmp	r3, #0
 801bef2:	d1f5      	bne.n	801bee0 <__sinit+0xc>
 801bef4:	f7ff ffc4 	bl	801be80 <global_stdio_init.part.0>
 801bef8:	e7f2      	b.n	801bee0 <__sinit+0xc>
 801befa:	bf00      	nop
 801befc:	0801be41 	.word	0x0801be41
 801bf00:	2000aff0 	.word	0x2000aff0

0801bf04 <_fwalk_sglue>:
 801bf04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bf08:	4607      	mov	r7, r0
 801bf0a:	4688      	mov	r8, r1
 801bf0c:	4614      	mov	r4, r2
 801bf0e:	2600      	movs	r6, #0
 801bf10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801bf14:	f1b9 0901 	subs.w	r9, r9, #1
 801bf18:	d505      	bpl.n	801bf26 <_fwalk_sglue+0x22>
 801bf1a:	6824      	ldr	r4, [r4, #0]
 801bf1c:	2c00      	cmp	r4, #0
 801bf1e:	d1f7      	bne.n	801bf10 <_fwalk_sglue+0xc>
 801bf20:	4630      	mov	r0, r6
 801bf22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bf26:	89ab      	ldrh	r3, [r5, #12]
 801bf28:	2b01      	cmp	r3, #1
 801bf2a:	d907      	bls.n	801bf3c <_fwalk_sglue+0x38>
 801bf2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801bf30:	3301      	adds	r3, #1
 801bf32:	d003      	beq.n	801bf3c <_fwalk_sglue+0x38>
 801bf34:	4629      	mov	r1, r5
 801bf36:	4638      	mov	r0, r7
 801bf38:	47c0      	blx	r8
 801bf3a:	4306      	orrs	r6, r0
 801bf3c:	3568      	adds	r5, #104	@ 0x68
 801bf3e:	e7e9      	b.n	801bf14 <_fwalk_sglue+0x10>

0801bf40 <iprintf>:
 801bf40:	b40f      	push	{r0, r1, r2, r3}
 801bf42:	b507      	push	{r0, r1, r2, lr}
 801bf44:	4906      	ldr	r1, [pc, #24]	@ (801bf60 <iprintf+0x20>)
 801bf46:	ab04      	add	r3, sp, #16
 801bf48:	6808      	ldr	r0, [r1, #0]
 801bf4a:	f853 2b04 	ldr.w	r2, [r3], #4
 801bf4e:	6881      	ldr	r1, [r0, #8]
 801bf50:	9301      	str	r3, [sp, #4]
 801bf52:	f001 fedb 	bl	801dd0c <_vfiprintf_r>
 801bf56:	b003      	add	sp, #12
 801bf58:	f85d eb04 	ldr.w	lr, [sp], #4
 801bf5c:	b004      	add	sp, #16
 801bf5e:	4770      	bx	lr
 801bf60:	20000040 	.word	0x20000040

0801bf64 <_puts_r>:
 801bf64:	6a03      	ldr	r3, [r0, #32]
 801bf66:	b570      	push	{r4, r5, r6, lr}
 801bf68:	4605      	mov	r5, r0
 801bf6a:	460e      	mov	r6, r1
 801bf6c:	6884      	ldr	r4, [r0, #8]
 801bf6e:	b90b      	cbnz	r3, 801bf74 <_puts_r+0x10>
 801bf70:	f7ff ffb0 	bl	801bed4 <__sinit>
 801bf74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801bf76:	07db      	lsls	r3, r3, #31
 801bf78:	d405      	bmi.n	801bf86 <_puts_r+0x22>
 801bf7a:	89a3      	ldrh	r3, [r4, #12]
 801bf7c:	0598      	lsls	r0, r3, #22
 801bf7e:	d402      	bmi.n	801bf86 <_puts_r+0x22>
 801bf80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bf82:	f000 fa22 	bl	801c3ca <__retarget_lock_acquire_recursive>
 801bf86:	89a3      	ldrh	r3, [r4, #12]
 801bf88:	0719      	lsls	r1, r3, #28
 801bf8a:	d502      	bpl.n	801bf92 <_puts_r+0x2e>
 801bf8c:	6923      	ldr	r3, [r4, #16]
 801bf8e:	2b00      	cmp	r3, #0
 801bf90:	d135      	bne.n	801bffe <_puts_r+0x9a>
 801bf92:	4621      	mov	r1, r4
 801bf94:	4628      	mov	r0, r5
 801bf96:	f000 f8fb 	bl	801c190 <__swsetup_r>
 801bf9a:	b380      	cbz	r0, 801bffe <_puts_r+0x9a>
 801bf9c:	f04f 35ff 	mov.w	r5, #4294967295
 801bfa0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801bfa2:	07da      	lsls	r2, r3, #31
 801bfa4:	d405      	bmi.n	801bfb2 <_puts_r+0x4e>
 801bfa6:	89a3      	ldrh	r3, [r4, #12]
 801bfa8:	059b      	lsls	r3, r3, #22
 801bfaa:	d402      	bmi.n	801bfb2 <_puts_r+0x4e>
 801bfac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bfae:	f000 fa0d 	bl	801c3cc <__retarget_lock_release_recursive>
 801bfb2:	4628      	mov	r0, r5
 801bfb4:	bd70      	pop	{r4, r5, r6, pc}
 801bfb6:	2b00      	cmp	r3, #0
 801bfb8:	da04      	bge.n	801bfc4 <_puts_r+0x60>
 801bfba:	69a2      	ldr	r2, [r4, #24]
 801bfbc:	429a      	cmp	r2, r3
 801bfbe:	dc17      	bgt.n	801bff0 <_puts_r+0x8c>
 801bfc0:	290a      	cmp	r1, #10
 801bfc2:	d015      	beq.n	801bff0 <_puts_r+0x8c>
 801bfc4:	6823      	ldr	r3, [r4, #0]
 801bfc6:	1c5a      	adds	r2, r3, #1
 801bfc8:	6022      	str	r2, [r4, #0]
 801bfca:	7019      	strb	r1, [r3, #0]
 801bfcc:	68a3      	ldr	r3, [r4, #8]
 801bfce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801bfd2:	3b01      	subs	r3, #1
 801bfd4:	60a3      	str	r3, [r4, #8]
 801bfd6:	2900      	cmp	r1, #0
 801bfd8:	d1ed      	bne.n	801bfb6 <_puts_r+0x52>
 801bfda:	2b00      	cmp	r3, #0
 801bfdc:	da11      	bge.n	801c002 <_puts_r+0x9e>
 801bfde:	4622      	mov	r2, r4
 801bfe0:	210a      	movs	r1, #10
 801bfe2:	4628      	mov	r0, r5
 801bfe4:	f000 f895 	bl	801c112 <__swbuf_r>
 801bfe8:	3001      	adds	r0, #1
 801bfea:	d0d7      	beq.n	801bf9c <_puts_r+0x38>
 801bfec:	250a      	movs	r5, #10
 801bfee:	e7d7      	b.n	801bfa0 <_puts_r+0x3c>
 801bff0:	4622      	mov	r2, r4
 801bff2:	4628      	mov	r0, r5
 801bff4:	f000 f88d 	bl	801c112 <__swbuf_r>
 801bff8:	3001      	adds	r0, #1
 801bffa:	d1e7      	bne.n	801bfcc <_puts_r+0x68>
 801bffc:	e7ce      	b.n	801bf9c <_puts_r+0x38>
 801bffe:	3e01      	subs	r6, #1
 801c000:	e7e4      	b.n	801bfcc <_puts_r+0x68>
 801c002:	6823      	ldr	r3, [r4, #0]
 801c004:	1c5a      	adds	r2, r3, #1
 801c006:	6022      	str	r2, [r4, #0]
 801c008:	220a      	movs	r2, #10
 801c00a:	701a      	strb	r2, [r3, #0]
 801c00c:	e7ee      	b.n	801bfec <_puts_r+0x88>
	...

0801c010 <puts>:
 801c010:	4b02      	ldr	r3, [pc, #8]	@ (801c01c <puts+0xc>)
 801c012:	4601      	mov	r1, r0
 801c014:	6818      	ldr	r0, [r3, #0]
 801c016:	f7ff bfa5 	b.w	801bf64 <_puts_r>
 801c01a:	bf00      	nop
 801c01c:	20000040 	.word	0x20000040

0801c020 <sniprintf>:
 801c020:	b40c      	push	{r2, r3}
 801c022:	4b19      	ldr	r3, [pc, #100]	@ (801c088 <sniprintf+0x68>)
 801c024:	b530      	push	{r4, r5, lr}
 801c026:	1e0c      	subs	r4, r1, #0
 801c028:	b09d      	sub	sp, #116	@ 0x74
 801c02a:	681d      	ldr	r5, [r3, #0]
 801c02c:	da08      	bge.n	801c040 <sniprintf+0x20>
 801c02e:	238b      	movs	r3, #139	@ 0x8b
 801c030:	f04f 30ff 	mov.w	r0, #4294967295
 801c034:	602b      	str	r3, [r5, #0]
 801c036:	b01d      	add	sp, #116	@ 0x74
 801c038:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c03c:	b002      	add	sp, #8
 801c03e:	4770      	bx	lr
 801c040:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c044:	9002      	str	r0, [sp, #8]
 801c046:	9006      	str	r0, [sp, #24]
 801c048:	a902      	add	r1, sp, #8
 801c04a:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c04e:	f04f 0300 	mov.w	r3, #0
 801c052:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801c054:	4628      	mov	r0, r5
 801c056:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c058:	bf14      	ite	ne
 801c05a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801c05e:	4623      	moveq	r3, r4
 801c060:	9304      	str	r3, [sp, #16]
 801c062:	9307      	str	r3, [sp, #28]
 801c064:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c068:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c06c:	ab21      	add	r3, sp, #132	@ 0x84
 801c06e:	9301      	str	r3, [sp, #4]
 801c070:	f001 fd26 	bl	801dac0 <_svfiprintf_r>
 801c074:	1c43      	adds	r3, r0, #1
 801c076:	bfbc      	itt	lt
 801c078:	238b      	movlt	r3, #139	@ 0x8b
 801c07a:	602b      	strlt	r3, [r5, #0]
 801c07c:	2c00      	cmp	r4, #0
 801c07e:	d0da      	beq.n	801c036 <sniprintf+0x16>
 801c080:	9b02      	ldr	r3, [sp, #8]
 801c082:	2200      	movs	r2, #0
 801c084:	701a      	strb	r2, [r3, #0]
 801c086:	e7d6      	b.n	801c036 <sniprintf+0x16>
 801c088:	20000040 	.word	0x20000040

0801c08c <__sread>:
 801c08c:	b510      	push	{r4, lr}
 801c08e:	460c      	mov	r4, r1
 801c090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c094:	f000 f94a 	bl	801c32c <_read_r>
 801c098:	2800      	cmp	r0, #0
 801c09a:	bfab      	itete	ge
 801c09c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c09e:	89a3      	ldrhlt	r3, [r4, #12]
 801c0a0:	181b      	addge	r3, r3, r0
 801c0a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c0a6:	bfac      	ite	ge
 801c0a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c0aa:	81a3      	strhlt	r3, [r4, #12]
 801c0ac:	bd10      	pop	{r4, pc}

0801c0ae <__swrite>:
 801c0ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c0b2:	461f      	mov	r7, r3
 801c0b4:	898b      	ldrh	r3, [r1, #12]
 801c0b6:	4605      	mov	r5, r0
 801c0b8:	460c      	mov	r4, r1
 801c0ba:	05db      	lsls	r3, r3, #23
 801c0bc:	4616      	mov	r6, r2
 801c0be:	d505      	bpl.n	801c0cc <__swrite+0x1e>
 801c0c0:	2302      	movs	r3, #2
 801c0c2:	2200      	movs	r2, #0
 801c0c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c0c8:	f000 f91e 	bl	801c308 <_lseek_r>
 801c0cc:	89a3      	ldrh	r3, [r4, #12]
 801c0ce:	4632      	mov	r2, r6
 801c0d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c0d4:	4628      	mov	r0, r5
 801c0d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c0da:	81a3      	strh	r3, [r4, #12]
 801c0dc:	463b      	mov	r3, r7
 801c0de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c0e2:	f000 b935 	b.w	801c350 <_write_r>

0801c0e6 <__sseek>:
 801c0e6:	b510      	push	{r4, lr}
 801c0e8:	460c      	mov	r4, r1
 801c0ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c0ee:	f000 f90b 	bl	801c308 <_lseek_r>
 801c0f2:	1c43      	adds	r3, r0, #1
 801c0f4:	89a3      	ldrh	r3, [r4, #12]
 801c0f6:	bf15      	itete	ne
 801c0f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c0fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c0fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c102:	81a3      	strheq	r3, [r4, #12]
 801c104:	bf18      	it	ne
 801c106:	81a3      	strhne	r3, [r4, #12]
 801c108:	bd10      	pop	{r4, pc}

0801c10a <__sclose>:
 801c10a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c10e:	f000 b8eb 	b.w	801c2e8 <_close_r>

0801c112 <__swbuf_r>:
 801c112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c114:	460e      	mov	r6, r1
 801c116:	4614      	mov	r4, r2
 801c118:	4605      	mov	r5, r0
 801c11a:	b118      	cbz	r0, 801c124 <__swbuf_r+0x12>
 801c11c:	6a03      	ldr	r3, [r0, #32]
 801c11e:	b90b      	cbnz	r3, 801c124 <__swbuf_r+0x12>
 801c120:	f7ff fed8 	bl	801bed4 <__sinit>
 801c124:	69a3      	ldr	r3, [r4, #24]
 801c126:	60a3      	str	r3, [r4, #8]
 801c128:	89a3      	ldrh	r3, [r4, #12]
 801c12a:	071a      	lsls	r2, r3, #28
 801c12c:	d501      	bpl.n	801c132 <__swbuf_r+0x20>
 801c12e:	6923      	ldr	r3, [r4, #16]
 801c130:	b943      	cbnz	r3, 801c144 <__swbuf_r+0x32>
 801c132:	4621      	mov	r1, r4
 801c134:	4628      	mov	r0, r5
 801c136:	f000 f82b 	bl	801c190 <__swsetup_r>
 801c13a:	b118      	cbz	r0, 801c144 <__swbuf_r+0x32>
 801c13c:	f04f 37ff 	mov.w	r7, #4294967295
 801c140:	4638      	mov	r0, r7
 801c142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c144:	6823      	ldr	r3, [r4, #0]
 801c146:	b2f6      	uxtb	r6, r6
 801c148:	6922      	ldr	r2, [r4, #16]
 801c14a:	4637      	mov	r7, r6
 801c14c:	1a98      	subs	r0, r3, r2
 801c14e:	6963      	ldr	r3, [r4, #20]
 801c150:	4283      	cmp	r3, r0
 801c152:	dc05      	bgt.n	801c160 <__swbuf_r+0x4e>
 801c154:	4621      	mov	r1, r4
 801c156:	4628      	mov	r0, r5
 801c158:	f001 ff74 	bl	801e044 <_fflush_r>
 801c15c:	2800      	cmp	r0, #0
 801c15e:	d1ed      	bne.n	801c13c <__swbuf_r+0x2a>
 801c160:	68a3      	ldr	r3, [r4, #8]
 801c162:	3b01      	subs	r3, #1
 801c164:	60a3      	str	r3, [r4, #8]
 801c166:	6823      	ldr	r3, [r4, #0]
 801c168:	1c5a      	adds	r2, r3, #1
 801c16a:	6022      	str	r2, [r4, #0]
 801c16c:	701e      	strb	r6, [r3, #0]
 801c16e:	1c43      	adds	r3, r0, #1
 801c170:	6962      	ldr	r2, [r4, #20]
 801c172:	429a      	cmp	r2, r3
 801c174:	d004      	beq.n	801c180 <__swbuf_r+0x6e>
 801c176:	89a3      	ldrh	r3, [r4, #12]
 801c178:	07db      	lsls	r3, r3, #31
 801c17a:	d5e1      	bpl.n	801c140 <__swbuf_r+0x2e>
 801c17c:	2e0a      	cmp	r6, #10
 801c17e:	d1df      	bne.n	801c140 <__swbuf_r+0x2e>
 801c180:	4621      	mov	r1, r4
 801c182:	4628      	mov	r0, r5
 801c184:	f001 ff5e 	bl	801e044 <_fflush_r>
 801c188:	2800      	cmp	r0, #0
 801c18a:	d0d9      	beq.n	801c140 <__swbuf_r+0x2e>
 801c18c:	e7d6      	b.n	801c13c <__swbuf_r+0x2a>
	...

0801c190 <__swsetup_r>:
 801c190:	b538      	push	{r3, r4, r5, lr}
 801c192:	4b29      	ldr	r3, [pc, #164]	@ (801c238 <__swsetup_r+0xa8>)
 801c194:	4605      	mov	r5, r0
 801c196:	460c      	mov	r4, r1
 801c198:	6818      	ldr	r0, [r3, #0]
 801c19a:	b118      	cbz	r0, 801c1a4 <__swsetup_r+0x14>
 801c19c:	6a03      	ldr	r3, [r0, #32]
 801c19e:	b90b      	cbnz	r3, 801c1a4 <__swsetup_r+0x14>
 801c1a0:	f7ff fe98 	bl	801bed4 <__sinit>
 801c1a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c1a8:	0719      	lsls	r1, r3, #28
 801c1aa:	d422      	bmi.n	801c1f2 <__swsetup_r+0x62>
 801c1ac:	06da      	lsls	r2, r3, #27
 801c1ae:	d407      	bmi.n	801c1c0 <__swsetup_r+0x30>
 801c1b0:	2209      	movs	r2, #9
 801c1b2:	602a      	str	r2, [r5, #0]
 801c1b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c1b8:	f04f 30ff 	mov.w	r0, #4294967295
 801c1bc:	81a3      	strh	r3, [r4, #12]
 801c1be:	e033      	b.n	801c228 <__swsetup_r+0x98>
 801c1c0:	0758      	lsls	r0, r3, #29
 801c1c2:	d512      	bpl.n	801c1ea <__swsetup_r+0x5a>
 801c1c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c1c6:	b141      	cbz	r1, 801c1da <__swsetup_r+0x4a>
 801c1c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c1cc:	4299      	cmp	r1, r3
 801c1ce:	d002      	beq.n	801c1d6 <__swsetup_r+0x46>
 801c1d0:	4628      	mov	r0, r5
 801c1d2:	f000 ff97 	bl	801d104 <_free_r>
 801c1d6:	2300      	movs	r3, #0
 801c1d8:	6363      	str	r3, [r4, #52]	@ 0x34
 801c1da:	89a3      	ldrh	r3, [r4, #12]
 801c1dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c1e0:	81a3      	strh	r3, [r4, #12]
 801c1e2:	2300      	movs	r3, #0
 801c1e4:	6063      	str	r3, [r4, #4]
 801c1e6:	6923      	ldr	r3, [r4, #16]
 801c1e8:	6023      	str	r3, [r4, #0]
 801c1ea:	89a3      	ldrh	r3, [r4, #12]
 801c1ec:	f043 0308 	orr.w	r3, r3, #8
 801c1f0:	81a3      	strh	r3, [r4, #12]
 801c1f2:	6923      	ldr	r3, [r4, #16]
 801c1f4:	b94b      	cbnz	r3, 801c20a <__swsetup_r+0x7a>
 801c1f6:	89a3      	ldrh	r3, [r4, #12]
 801c1f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c1fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c200:	d003      	beq.n	801c20a <__swsetup_r+0x7a>
 801c202:	4621      	mov	r1, r4
 801c204:	4628      	mov	r0, r5
 801c206:	f001 ff7c 	bl	801e102 <__smakebuf_r>
 801c20a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c20e:	f013 0201 	ands.w	r2, r3, #1
 801c212:	d00a      	beq.n	801c22a <__swsetup_r+0x9a>
 801c214:	2200      	movs	r2, #0
 801c216:	60a2      	str	r2, [r4, #8]
 801c218:	6962      	ldr	r2, [r4, #20]
 801c21a:	4252      	negs	r2, r2
 801c21c:	61a2      	str	r2, [r4, #24]
 801c21e:	6922      	ldr	r2, [r4, #16]
 801c220:	b942      	cbnz	r2, 801c234 <__swsetup_r+0xa4>
 801c222:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c226:	d1c5      	bne.n	801c1b4 <__swsetup_r+0x24>
 801c228:	bd38      	pop	{r3, r4, r5, pc}
 801c22a:	0799      	lsls	r1, r3, #30
 801c22c:	bf58      	it	pl
 801c22e:	6962      	ldrpl	r2, [r4, #20]
 801c230:	60a2      	str	r2, [r4, #8]
 801c232:	e7f4      	b.n	801c21e <__swsetup_r+0x8e>
 801c234:	2000      	movs	r0, #0
 801c236:	e7f7      	b.n	801c228 <__swsetup_r+0x98>
 801c238:	20000040 	.word	0x20000040

0801c23c <memcmp>:
 801c23c:	3901      	subs	r1, #1
 801c23e:	4402      	add	r2, r0
 801c240:	b510      	push	{r4, lr}
 801c242:	4290      	cmp	r0, r2
 801c244:	d101      	bne.n	801c24a <memcmp+0xe>
 801c246:	2000      	movs	r0, #0
 801c248:	e005      	b.n	801c256 <memcmp+0x1a>
 801c24a:	7803      	ldrb	r3, [r0, #0]
 801c24c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c250:	42a3      	cmp	r3, r4
 801c252:	d001      	beq.n	801c258 <memcmp+0x1c>
 801c254:	1b18      	subs	r0, r3, r4
 801c256:	bd10      	pop	{r4, pc}
 801c258:	3001      	adds	r0, #1
 801c25a:	e7f2      	b.n	801c242 <memcmp+0x6>

0801c25c <memmove>:
 801c25c:	4288      	cmp	r0, r1
 801c25e:	b510      	push	{r4, lr}
 801c260:	eb01 0402 	add.w	r4, r1, r2
 801c264:	d902      	bls.n	801c26c <memmove+0x10>
 801c266:	4284      	cmp	r4, r0
 801c268:	4623      	mov	r3, r4
 801c26a:	d807      	bhi.n	801c27c <memmove+0x20>
 801c26c:	1e43      	subs	r3, r0, #1
 801c26e:	42a1      	cmp	r1, r4
 801c270:	d008      	beq.n	801c284 <memmove+0x28>
 801c272:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c276:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c27a:	e7f8      	b.n	801c26e <memmove+0x12>
 801c27c:	4402      	add	r2, r0
 801c27e:	4601      	mov	r1, r0
 801c280:	428a      	cmp	r2, r1
 801c282:	d100      	bne.n	801c286 <memmove+0x2a>
 801c284:	bd10      	pop	{r4, pc}
 801c286:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c28a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c28e:	e7f7      	b.n	801c280 <memmove+0x24>

0801c290 <memset>:
 801c290:	4402      	add	r2, r0
 801c292:	4603      	mov	r3, r0
 801c294:	4293      	cmp	r3, r2
 801c296:	d100      	bne.n	801c29a <memset+0xa>
 801c298:	4770      	bx	lr
 801c29a:	f803 1b01 	strb.w	r1, [r3], #1
 801c29e:	e7f9      	b.n	801c294 <memset+0x4>

0801c2a0 <strchr>:
 801c2a0:	b2c9      	uxtb	r1, r1
 801c2a2:	4603      	mov	r3, r0
 801c2a4:	4618      	mov	r0, r3
 801c2a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c2aa:	b112      	cbz	r2, 801c2b2 <strchr+0x12>
 801c2ac:	428a      	cmp	r2, r1
 801c2ae:	d1f9      	bne.n	801c2a4 <strchr+0x4>
 801c2b0:	4770      	bx	lr
 801c2b2:	2900      	cmp	r1, #0
 801c2b4:	bf18      	it	ne
 801c2b6:	2000      	movne	r0, #0
 801c2b8:	4770      	bx	lr

0801c2ba <strncmp>:
 801c2ba:	b510      	push	{r4, lr}
 801c2bc:	b16a      	cbz	r2, 801c2da <strncmp+0x20>
 801c2be:	3901      	subs	r1, #1
 801c2c0:	1884      	adds	r4, r0, r2
 801c2c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c2c6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801c2ca:	429a      	cmp	r2, r3
 801c2cc:	d103      	bne.n	801c2d6 <strncmp+0x1c>
 801c2ce:	42a0      	cmp	r0, r4
 801c2d0:	d001      	beq.n	801c2d6 <strncmp+0x1c>
 801c2d2:	2a00      	cmp	r2, #0
 801c2d4:	d1f5      	bne.n	801c2c2 <strncmp+0x8>
 801c2d6:	1ad0      	subs	r0, r2, r3
 801c2d8:	bd10      	pop	{r4, pc}
 801c2da:	4610      	mov	r0, r2
 801c2dc:	e7fc      	b.n	801c2d8 <strncmp+0x1e>
	...

0801c2e0 <_localeconv_r>:
 801c2e0:	4800      	ldr	r0, [pc, #0]	@ (801c2e4 <_localeconv_r+0x4>)
 801c2e2:	4770      	bx	lr
 801c2e4:	20000180 	.word	0x20000180

0801c2e8 <_close_r>:
 801c2e8:	b538      	push	{r3, r4, r5, lr}
 801c2ea:	2300      	movs	r3, #0
 801c2ec:	4d05      	ldr	r5, [pc, #20]	@ (801c304 <_close_r+0x1c>)
 801c2ee:	4604      	mov	r4, r0
 801c2f0:	4608      	mov	r0, r1
 801c2f2:	602b      	str	r3, [r5, #0]
 801c2f4:	f7e5 f9f5 	bl	80016e2 <_close>
 801c2f8:	1c43      	adds	r3, r0, #1
 801c2fa:	d102      	bne.n	801c302 <_close_r+0x1a>
 801c2fc:	682b      	ldr	r3, [r5, #0]
 801c2fe:	b103      	cbz	r3, 801c302 <_close_r+0x1a>
 801c300:	6023      	str	r3, [r4, #0]
 801c302:	bd38      	pop	{r3, r4, r5, pc}
 801c304:	2000aff4 	.word	0x2000aff4

0801c308 <_lseek_r>:
 801c308:	b538      	push	{r3, r4, r5, lr}
 801c30a:	4604      	mov	r4, r0
 801c30c:	4d06      	ldr	r5, [pc, #24]	@ (801c328 <_lseek_r+0x20>)
 801c30e:	4608      	mov	r0, r1
 801c310:	4611      	mov	r1, r2
 801c312:	2200      	movs	r2, #0
 801c314:	602a      	str	r2, [r5, #0]
 801c316:	461a      	mov	r2, r3
 801c318:	f7e5 fa0a 	bl	8001730 <_lseek>
 801c31c:	1c43      	adds	r3, r0, #1
 801c31e:	d102      	bne.n	801c326 <_lseek_r+0x1e>
 801c320:	682b      	ldr	r3, [r5, #0]
 801c322:	b103      	cbz	r3, 801c326 <_lseek_r+0x1e>
 801c324:	6023      	str	r3, [r4, #0]
 801c326:	bd38      	pop	{r3, r4, r5, pc}
 801c328:	2000aff4 	.word	0x2000aff4

0801c32c <_read_r>:
 801c32c:	b538      	push	{r3, r4, r5, lr}
 801c32e:	4604      	mov	r4, r0
 801c330:	4d06      	ldr	r5, [pc, #24]	@ (801c34c <_read_r+0x20>)
 801c332:	4608      	mov	r0, r1
 801c334:	4611      	mov	r1, r2
 801c336:	2200      	movs	r2, #0
 801c338:	602a      	str	r2, [r5, #0]
 801c33a:	461a      	mov	r2, r3
 801c33c:	f7e5 f998 	bl	8001670 <_read>
 801c340:	1c43      	adds	r3, r0, #1
 801c342:	d102      	bne.n	801c34a <_read_r+0x1e>
 801c344:	682b      	ldr	r3, [r5, #0]
 801c346:	b103      	cbz	r3, 801c34a <_read_r+0x1e>
 801c348:	6023      	str	r3, [r4, #0]
 801c34a:	bd38      	pop	{r3, r4, r5, pc}
 801c34c:	2000aff4 	.word	0x2000aff4

0801c350 <_write_r>:
 801c350:	b538      	push	{r3, r4, r5, lr}
 801c352:	4604      	mov	r4, r0
 801c354:	4d06      	ldr	r5, [pc, #24]	@ (801c370 <_write_r+0x20>)
 801c356:	4608      	mov	r0, r1
 801c358:	4611      	mov	r1, r2
 801c35a:	2200      	movs	r2, #0
 801c35c:	602a      	str	r2, [r5, #0]
 801c35e:	461a      	mov	r2, r3
 801c360:	f7e5 f9a3 	bl	80016aa <_write>
 801c364:	1c43      	adds	r3, r0, #1
 801c366:	d102      	bne.n	801c36e <_write_r+0x1e>
 801c368:	682b      	ldr	r3, [r5, #0]
 801c36a:	b103      	cbz	r3, 801c36e <_write_r+0x1e>
 801c36c:	6023      	str	r3, [r4, #0]
 801c36e:	bd38      	pop	{r3, r4, r5, pc}
 801c370:	2000aff4 	.word	0x2000aff4

0801c374 <__errno>:
 801c374:	4b01      	ldr	r3, [pc, #4]	@ (801c37c <__errno+0x8>)
 801c376:	6818      	ldr	r0, [r3, #0]
 801c378:	4770      	bx	lr
 801c37a:	bf00      	nop
 801c37c:	20000040 	.word	0x20000040

0801c380 <__libc_init_array>:
 801c380:	b570      	push	{r4, r5, r6, lr}
 801c382:	4d0d      	ldr	r5, [pc, #52]	@ (801c3b8 <__libc_init_array+0x38>)
 801c384:	2600      	movs	r6, #0
 801c386:	4c0d      	ldr	r4, [pc, #52]	@ (801c3bc <__libc_init_array+0x3c>)
 801c388:	1b64      	subs	r4, r4, r5
 801c38a:	10a4      	asrs	r4, r4, #2
 801c38c:	42a6      	cmp	r6, r4
 801c38e:	d109      	bne.n	801c3a4 <__libc_init_array+0x24>
 801c390:	4d0b      	ldr	r5, [pc, #44]	@ (801c3c0 <__libc_init_array+0x40>)
 801c392:	2600      	movs	r6, #0
 801c394:	4c0b      	ldr	r4, [pc, #44]	@ (801c3c4 <__libc_init_array+0x44>)
 801c396:	f001 ffd7 	bl	801e348 <_init>
 801c39a:	1b64      	subs	r4, r4, r5
 801c39c:	10a4      	asrs	r4, r4, #2
 801c39e:	42a6      	cmp	r6, r4
 801c3a0:	d105      	bne.n	801c3ae <__libc_init_array+0x2e>
 801c3a2:	bd70      	pop	{r4, r5, r6, pc}
 801c3a4:	f855 3b04 	ldr.w	r3, [r5], #4
 801c3a8:	3601      	adds	r6, #1
 801c3aa:	4798      	blx	r3
 801c3ac:	e7ee      	b.n	801c38c <__libc_init_array+0xc>
 801c3ae:	f855 3b04 	ldr.w	r3, [r5], #4
 801c3b2:	3601      	adds	r6, #1
 801c3b4:	4798      	blx	r3
 801c3b6:	e7f2      	b.n	801c39e <__libc_init_array+0x1e>
 801c3b8:	080211e8 	.word	0x080211e8
 801c3bc:	080211e8 	.word	0x080211e8
 801c3c0:	080211e8 	.word	0x080211e8
 801c3c4:	080211ec 	.word	0x080211ec

0801c3c8 <__retarget_lock_init_recursive>:
 801c3c8:	4770      	bx	lr

0801c3ca <__retarget_lock_acquire_recursive>:
 801c3ca:	4770      	bx	lr

0801c3cc <__retarget_lock_release_recursive>:
 801c3cc:	4770      	bx	lr

0801c3ce <memchr>:
 801c3ce:	b2c9      	uxtb	r1, r1
 801c3d0:	4603      	mov	r3, r0
 801c3d2:	4402      	add	r2, r0
 801c3d4:	b510      	push	{r4, lr}
 801c3d6:	4293      	cmp	r3, r2
 801c3d8:	4618      	mov	r0, r3
 801c3da:	d101      	bne.n	801c3e0 <memchr+0x12>
 801c3dc:	2000      	movs	r0, #0
 801c3de:	e003      	b.n	801c3e8 <memchr+0x1a>
 801c3e0:	7804      	ldrb	r4, [r0, #0]
 801c3e2:	3301      	adds	r3, #1
 801c3e4:	428c      	cmp	r4, r1
 801c3e6:	d1f6      	bne.n	801c3d6 <memchr+0x8>
 801c3e8:	bd10      	pop	{r4, pc}

0801c3ea <memcpy>:
 801c3ea:	440a      	add	r2, r1
 801c3ec:	1e43      	subs	r3, r0, #1
 801c3ee:	4291      	cmp	r1, r2
 801c3f0:	d100      	bne.n	801c3f4 <memcpy+0xa>
 801c3f2:	4770      	bx	lr
 801c3f4:	b510      	push	{r4, lr}
 801c3f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c3fa:	4291      	cmp	r1, r2
 801c3fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c400:	d1f9      	bne.n	801c3f6 <memcpy+0xc>
 801c402:	bd10      	pop	{r4, pc}

0801c404 <__assert_func>:
 801c404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c406:	4614      	mov	r4, r2
 801c408:	461a      	mov	r2, r3
 801c40a:	4b09      	ldr	r3, [pc, #36]	@ (801c430 <__assert_func+0x2c>)
 801c40c:	4605      	mov	r5, r0
 801c40e:	681b      	ldr	r3, [r3, #0]
 801c410:	68d8      	ldr	r0, [r3, #12]
 801c412:	b14c      	cbz	r4, 801c428 <__assert_func+0x24>
 801c414:	4b07      	ldr	r3, [pc, #28]	@ (801c434 <__assert_func+0x30>)
 801c416:	9100      	str	r1, [sp, #0]
 801c418:	4907      	ldr	r1, [pc, #28]	@ (801c438 <__assert_func+0x34>)
 801c41a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c41e:	462b      	mov	r3, r5
 801c420:	f001 fe38 	bl	801e094 <fiprintf>
 801c424:	f001 fedc 	bl	801e1e0 <abort>
 801c428:	4b04      	ldr	r3, [pc, #16]	@ (801c43c <__assert_func+0x38>)
 801c42a:	461c      	mov	r4, r3
 801c42c:	e7f3      	b.n	801c416 <__assert_func+0x12>
 801c42e:	bf00      	nop
 801c430:	20000040 	.word	0x20000040
 801c434:	08020eb9 	.word	0x08020eb9
 801c438:	08020ec6 	.word	0x08020ec6
 801c43c:	08020ef4 	.word	0x08020ef4

0801c440 <quorem>:
 801c440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c444:	6903      	ldr	r3, [r0, #16]
 801c446:	4607      	mov	r7, r0
 801c448:	690c      	ldr	r4, [r1, #16]
 801c44a:	42a3      	cmp	r3, r4
 801c44c:	f2c0 8083 	blt.w	801c556 <quorem+0x116>
 801c450:	3c01      	subs	r4, #1
 801c452:	f100 0514 	add.w	r5, r0, #20
 801c456:	f101 0814 	add.w	r8, r1, #20
 801c45a:	00a3      	lsls	r3, r4, #2
 801c45c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c460:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801c464:	9300      	str	r3, [sp, #0]
 801c466:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c46a:	9301      	str	r3, [sp, #4]
 801c46c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801c470:	3301      	adds	r3, #1
 801c472:	429a      	cmp	r2, r3
 801c474:	fbb2 f6f3 	udiv	r6, r2, r3
 801c478:	d331      	bcc.n	801c4de <quorem+0x9e>
 801c47a:	f04f 0a00 	mov.w	sl, #0
 801c47e:	46c4      	mov	ip, r8
 801c480:	46ae      	mov	lr, r5
 801c482:	46d3      	mov	fp, sl
 801c484:	f85c 3b04 	ldr.w	r3, [ip], #4
 801c488:	b298      	uxth	r0, r3
 801c48a:	45e1      	cmp	r9, ip
 801c48c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c490:	fb06 a000 	mla	r0, r6, r0, sl
 801c494:	ea4f 4210 	mov.w	r2, r0, lsr #16
 801c498:	b280      	uxth	r0, r0
 801c49a:	fb06 2303 	mla	r3, r6, r3, r2
 801c49e:	f8de 2000 	ldr.w	r2, [lr]
 801c4a2:	b292      	uxth	r2, r2
 801c4a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c4a8:	eba2 0200 	sub.w	r2, r2, r0
 801c4ac:	b29b      	uxth	r3, r3
 801c4ae:	f8de 0000 	ldr.w	r0, [lr]
 801c4b2:	445a      	add	r2, fp
 801c4b4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801c4b8:	b292      	uxth	r2, r2
 801c4ba:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801c4be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801c4c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801c4c6:	f84e 2b04 	str.w	r2, [lr], #4
 801c4ca:	d2db      	bcs.n	801c484 <quorem+0x44>
 801c4cc:	9b00      	ldr	r3, [sp, #0]
 801c4ce:	58eb      	ldr	r3, [r5, r3]
 801c4d0:	b92b      	cbnz	r3, 801c4de <quorem+0x9e>
 801c4d2:	9b01      	ldr	r3, [sp, #4]
 801c4d4:	3b04      	subs	r3, #4
 801c4d6:	429d      	cmp	r5, r3
 801c4d8:	461a      	mov	r2, r3
 801c4da:	d330      	bcc.n	801c53e <quorem+0xfe>
 801c4dc:	613c      	str	r4, [r7, #16]
 801c4de:	4638      	mov	r0, r7
 801c4e0:	f001 f986 	bl	801d7f0 <__mcmp>
 801c4e4:	2800      	cmp	r0, #0
 801c4e6:	db26      	blt.n	801c536 <quorem+0xf6>
 801c4e8:	4629      	mov	r1, r5
 801c4ea:	2000      	movs	r0, #0
 801c4ec:	f858 2b04 	ldr.w	r2, [r8], #4
 801c4f0:	f8d1 c000 	ldr.w	ip, [r1]
 801c4f4:	fa1f fe82 	uxth.w	lr, r2
 801c4f8:	45c1      	cmp	r9, r8
 801c4fa:	fa1f f38c 	uxth.w	r3, ip
 801c4fe:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801c502:	eba3 030e 	sub.w	r3, r3, lr
 801c506:	4403      	add	r3, r0
 801c508:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801c50c:	b29b      	uxth	r3, r3
 801c50e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801c512:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c516:	ea4f 4022 	mov.w	r0, r2, asr #16
 801c51a:	f841 3b04 	str.w	r3, [r1], #4
 801c51e:	d2e5      	bcs.n	801c4ec <quorem+0xac>
 801c520:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c524:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c528:	b922      	cbnz	r2, 801c534 <quorem+0xf4>
 801c52a:	3b04      	subs	r3, #4
 801c52c:	429d      	cmp	r5, r3
 801c52e:	461a      	mov	r2, r3
 801c530:	d30b      	bcc.n	801c54a <quorem+0x10a>
 801c532:	613c      	str	r4, [r7, #16]
 801c534:	3601      	adds	r6, #1
 801c536:	4630      	mov	r0, r6
 801c538:	b003      	add	sp, #12
 801c53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c53e:	6812      	ldr	r2, [r2, #0]
 801c540:	3b04      	subs	r3, #4
 801c542:	2a00      	cmp	r2, #0
 801c544:	d1ca      	bne.n	801c4dc <quorem+0x9c>
 801c546:	3c01      	subs	r4, #1
 801c548:	e7c5      	b.n	801c4d6 <quorem+0x96>
 801c54a:	6812      	ldr	r2, [r2, #0]
 801c54c:	3b04      	subs	r3, #4
 801c54e:	2a00      	cmp	r2, #0
 801c550:	d1ef      	bne.n	801c532 <quorem+0xf2>
 801c552:	3c01      	subs	r4, #1
 801c554:	e7ea      	b.n	801c52c <quorem+0xec>
 801c556:	2000      	movs	r0, #0
 801c558:	e7ee      	b.n	801c538 <quorem+0xf8>
 801c55a:	0000      	movs	r0, r0
 801c55c:	0000      	movs	r0, r0
	...

0801c560 <_dtoa_r>:
 801c560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c564:	69c7      	ldr	r7, [r0, #28]
 801c566:	b097      	sub	sp, #92	@ 0x5c
 801c568:	4681      	mov	r9, r0
 801c56a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801c56c:	9107      	str	r1, [sp, #28]
 801c56e:	920c      	str	r2, [sp, #48]	@ 0x30
 801c570:	9311      	str	r3, [sp, #68]	@ 0x44
 801c572:	ec55 4b10 	vmov	r4, r5, d0
 801c576:	ed8d 0b04 	vstr	d0, [sp, #16]
 801c57a:	b97f      	cbnz	r7, 801c59c <_dtoa_r+0x3c>
 801c57c:	2010      	movs	r0, #16
 801c57e:	f000 fe0b 	bl	801d198 <malloc>
 801c582:	4602      	mov	r2, r0
 801c584:	f8c9 001c 	str.w	r0, [r9, #28]
 801c588:	b920      	cbnz	r0, 801c594 <_dtoa_r+0x34>
 801c58a:	4ba9      	ldr	r3, [pc, #676]	@ (801c830 <_dtoa_r+0x2d0>)
 801c58c:	21ef      	movs	r1, #239	@ 0xef
 801c58e:	48a9      	ldr	r0, [pc, #676]	@ (801c834 <_dtoa_r+0x2d4>)
 801c590:	f7ff ff38 	bl	801c404 <__assert_func>
 801c594:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801c598:	6007      	str	r7, [r0, #0]
 801c59a:	60c7      	str	r7, [r0, #12]
 801c59c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c5a0:	6819      	ldr	r1, [r3, #0]
 801c5a2:	b159      	cbz	r1, 801c5bc <_dtoa_r+0x5c>
 801c5a4:	685a      	ldr	r2, [r3, #4]
 801c5a6:	2301      	movs	r3, #1
 801c5a8:	4648      	mov	r0, r9
 801c5aa:	4093      	lsls	r3, r2
 801c5ac:	604a      	str	r2, [r1, #4]
 801c5ae:	608b      	str	r3, [r1, #8]
 801c5b0:	f000 fee8 	bl	801d384 <_Bfree>
 801c5b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c5b8:	2200      	movs	r2, #0
 801c5ba:	601a      	str	r2, [r3, #0]
 801c5bc:	1e2b      	subs	r3, r5, #0
 801c5be:	bfb7      	itett	lt
 801c5c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801c5c4:	2300      	movge	r3, #0
 801c5c6:	2201      	movlt	r2, #1
 801c5c8:	9305      	strlt	r3, [sp, #20]
 801c5ca:	bfa8      	it	ge
 801c5cc:	6033      	strge	r3, [r6, #0]
 801c5ce:	9f05      	ldr	r7, [sp, #20]
 801c5d0:	4b99      	ldr	r3, [pc, #612]	@ (801c838 <_dtoa_r+0x2d8>)
 801c5d2:	bfb8      	it	lt
 801c5d4:	6032      	strlt	r2, [r6, #0]
 801c5d6:	43bb      	bics	r3, r7
 801c5d8:	d112      	bne.n	801c600 <_dtoa_r+0xa0>
 801c5da:	f242 730f 	movw	r3, #9999	@ 0x270f
 801c5de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c5e0:	6013      	str	r3, [r2, #0]
 801c5e2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801c5e6:	4323      	orrs	r3, r4
 801c5e8:	f000 855a 	beq.w	801d0a0 <_dtoa_r+0xb40>
 801c5ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801c5ee:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801c84c <_dtoa_r+0x2ec>
 801c5f2:	2b00      	cmp	r3, #0
 801c5f4:	f000 855c 	beq.w	801d0b0 <_dtoa_r+0xb50>
 801c5f8:	f10a 0303 	add.w	r3, sl, #3
 801c5fc:	f000 bd56 	b.w	801d0ac <_dtoa_r+0xb4c>
 801c600:	ed9d 7b04 	vldr	d7, [sp, #16]
 801c604:	2200      	movs	r2, #0
 801c606:	2300      	movs	r3, #0
 801c608:	ec51 0b17 	vmov	r0, r1, d7
 801c60c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801c610:	f7e4 fa74 	bl	8000afc <__aeabi_dcmpeq>
 801c614:	4680      	mov	r8, r0
 801c616:	b158      	cbz	r0, 801c630 <_dtoa_r+0xd0>
 801c618:	2301      	movs	r3, #1
 801c61a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c61c:	6013      	str	r3, [r2, #0]
 801c61e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801c620:	b113      	cbz	r3, 801c628 <_dtoa_r+0xc8>
 801c622:	4b86      	ldr	r3, [pc, #536]	@ (801c83c <_dtoa_r+0x2dc>)
 801c624:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801c626:	6013      	str	r3, [r2, #0]
 801c628:	f8df a224 	ldr.w	sl, [pc, #548]	@ 801c850 <_dtoa_r+0x2f0>
 801c62c:	f000 bd40 	b.w	801d0b0 <_dtoa_r+0xb50>
 801c630:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801c634:	aa14      	add	r2, sp, #80	@ 0x50
 801c636:	a915      	add	r1, sp, #84	@ 0x54
 801c638:	4648      	mov	r0, r9
 801c63a:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801c63e:	f001 f98b 	bl	801d958 <__d2b>
 801c642:	9002      	str	r0, [sp, #8]
 801c644:	2e00      	cmp	r6, #0
 801c646:	d076      	beq.n	801c736 <_dtoa_r+0x1d6>
 801c648:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c64a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801c64e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801c652:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c656:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801c65a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801c65e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801c662:	4619      	mov	r1, r3
 801c664:	2200      	movs	r2, #0
 801c666:	4b76      	ldr	r3, [pc, #472]	@ (801c840 <_dtoa_r+0x2e0>)
 801c668:	f7e3 fe28 	bl	80002bc <__aeabi_dsub>
 801c66c:	a36a      	add	r3, pc, #424	@ (adr r3, 801c818 <_dtoa_r+0x2b8>)
 801c66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c672:	f7e3 ffdb 	bl	800062c <__aeabi_dmul>
 801c676:	a36a      	add	r3, pc, #424	@ (adr r3, 801c820 <_dtoa_r+0x2c0>)
 801c678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c67c:	f7e3 fe20 	bl	80002c0 <__adddf3>
 801c680:	4604      	mov	r4, r0
 801c682:	460d      	mov	r5, r1
 801c684:	4630      	mov	r0, r6
 801c686:	f7e3 ff67 	bl	8000558 <__aeabi_i2d>
 801c68a:	a367      	add	r3, pc, #412	@ (adr r3, 801c828 <_dtoa_r+0x2c8>)
 801c68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c690:	f7e3 ffcc 	bl	800062c <__aeabi_dmul>
 801c694:	4602      	mov	r2, r0
 801c696:	460b      	mov	r3, r1
 801c698:	4620      	mov	r0, r4
 801c69a:	4629      	mov	r1, r5
 801c69c:	f7e3 fe10 	bl	80002c0 <__adddf3>
 801c6a0:	4604      	mov	r4, r0
 801c6a2:	460d      	mov	r5, r1
 801c6a4:	f7e4 fa72 	bl	8000b8c <__aeabi_d2iz>
 801c6a8:	2200      	movs	r2, #0
 801c6aa:	4607      	mov	r7, r0
 801c6ac:	2300      	movs	r3, #0
 801c6ae:	4620      	mov	r0, r4
 801c6b0:	4629      	mov	r1, r5
 801c6b2:	f7e4 fa2d 	bl	8000b10 <__aeabi_dcmplt>
 801c6b6:	b140      	cbz	r0, 801c6ca <_dtoa_r+0x16a>
 801c6b8:	4638      	mov	r0, r7
 801c6ba:	f7e3 ff4d 	bl	8000558 <__aeabi_i2d>
 801c6be:	4622      	mov	r2, r4
 801c6c0:	462b      	mov	r3, r5
 801c6c2:	f7e4 fa1b 	bl	8000afc <__aeabi_dcmpeq>
 801c6c6:	b900      	cbnz	r0, 801c6ca <_dtoa_r+0x16a>
 801c6c8:	3f01      	subs	r7, #1
 801c6ca:	2f16      	cmp	r7, #22
 801c6cc:	d852      	bhi.n	801c774 <_dtoa_r+0x214>
 801c6ce:	4b5d      	ldr	r3, [pc, #372]	@ (801c844 <_dtoa_r+0x2e4>)
 801c6d0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801c6d4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801c6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c6dc:	f7e4 fa18 	bl	8000b10 <__aeabi_dcmplt>
 801c6e0:	2800      	cmp	r0, #0
 801c6e2:	d049      	beq.n	801c778 <_dtoa_r+0x218>
 801c6e4:	3f01      	subs	r7, #1
 801c6e6:	2300      	movs	r3, #0
 801c6e8:	9310      	str	r3, [sp, #64]	@ 0x40
 801c6ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801c6ec:	1b9b      	subs	r3, r3, r6
 801c6ee:	1e5a      	subs	r2, r3, #1
 801c6f0:	bf4c      	ite	mi
 801c6f2:	f1c3 0301 	rsbmi	r3, r3, #1
 801c6f6:	2300      	movpl	r3, #0
 801c6f8:	9206      	str	r2, [sp, #24]
 801c6fa:	bf45      	ittet	mi
 801c6fc:	9300      	strmi	r3, [sp, #0]
 801c6fe:	2300      	movmi	r3, #0
 801c700:	9300      	strpl	r3, [sp, #0]
 801c702:	9306      	strmi	r3, [sp, #24]
 801c704:	2f00      	cmp	r7, #0
 801c706:	db39      	blt.n	801c77c <_dtoa_r+0x21c>
 801c708:	9b06      	ldr	r3, [sp, #24]
 801c70a:	970d      	str	r7, [sp, #52]	@ 0x34
 801c70c:	443b      	add	r3, r7
 801c70e:	9306      	str	r3, [sp, #24]
 801c710:	2300      	movs	r3, #0
 801c712:	9308      	str	r3, [sp, #32]
 801c714:	9b07      	ldr	r3, [sp, #28]
 801c716:	2b09      	cmp	r3, #9
 801c718:	d863      	bhi.n	801c7e2 <_dtoa_r+0x282>
 801c71a:	2b05      	cmp	r3, #5
 801c71c:	bfc5      	ittet	gt
 801c71e:	3b04      	subgt	r3, #4
 801c720:	2400      	movgt	r4, #0
 801c722:	2401      	movle	r4, #1
 801c724:	9307      	strgt	r3, [sp, #28]
 801c726:	9b07      	ldr	r3, [sp, #28]
 801c728:	3b02      	subs	r3, #2
 801c72a:	2b03      	cmp	r3, #3
 801c72c:	d865      	bhi.n	801c7fa <_dtoa_r+0x29a>
 801c72e:	e8df f003 	tbb	[pc, r3]
 801c732:	5654      	.short	0x5654
 801c734:	2d39      	.short	0x2d39
 801c736:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801c73a:	441e      	add	r6, r3
 801c73c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801c740:	2b20      	cmp	r3, #32
 801c742:	bfc9      	itett	gt
 801c744:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801c748:	f1c3 0320 	rsble	r3, r3, #32
 801c74c:	409f      	lslgt	r7, r3
 801c74e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801c752:	bfd8      	it	le
 801c754:	fa04 f003 	lslle.w	r0, r4, r3
 801c758:	f106 36ff 	add.w	r6, r6, #4294967295
 801c75c:	bfc4      	itt	gt
 801c75e:	fa24 f303 	lsrgt.w	r3, r4, r3
 801c762:	ea47 0003 	orrgt.w	r0, r7, r3
 801c766:	f7e3 fee7 	bl	8000538 <__aeabi_ui2d>
 801c76a:	2201      	movs	r2, #1
 801c76c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801c770:	9212      	str	r2, [sp, #72]	@ 0x48
 801c772:	e776      	b.n	801c662 <_dtoa_r+0x102>
 801c774:	2301      	movs	r3, #1
 801c776:	e7b7      	b.n	801c6e8 <_dtoa_r+0x188>
 801c778:	9010      	str	r0, [sp, #64]	@ 0x40
 801c77a:	e7b6      	b.n	801c6ea <_dtoa_r+0x18a>
 801c77c:	9b00      	ldr	r3, [sp, #0]
 801c77e:	1bdb      	subs	r3, r3, r7
 801c780:	9300      	str	r3, [sp, #0]
 801c782:	427b      	negs	r3, r7
 801c784:	9308      	str	r3, [sp, #32]
 801c786:	2300      	movs	r3, #0
 801c788:	930d      	str	r3, [sp, #52]	@ 0x34
 801c78a:	e7c3      	b.n	801c714 <_dtoa_r+0x1b4>
 801c78c:	2301      	movs	r3, #1
 801c78e:	9309      	str	r3, [sp, #36]	@ 0x24
 801c790:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c792:	eb07 0b03 	add.w	fp, r7, r3
 801c796:	f10b 0301 	add.w	r3, fp, #1
 801c79a:	2b01      	cmp	r3, #1
 801c79c:	9303      	str	r3, [sp, #12]
 801c79e:	bfb8      	it	lt
 801c7a0:	2301      	movlt	r3, #1
 801c7a2:	e006      	b.n	801c7b2 <_dtoa_r+0x252>
 801c7a4:	2301      	movs	r3, #1
 801c7a6:	9309      	str	r3, [sp, #36]	@ 0x24
 801c7a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	dd28      	ble.n	801c800 <_dtoa_r+0x2a0>
 801c7ae:	469b      	mov	fp, r3
 801c7b0:	9303      	str	r3, [sp, #12]
 801c7b2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801c7b6:	2100      	movs	r1, #0
 801c7b8:	2204      	movs	r2, #4
 801c7ba:	f102 0514 	add.w	r5, r2, #20
 801c7be:	429d      	cmp	r5, r3
 801c7c0:	d926      	bls.n	801c810 <_dtoa_r+0x2b0>
 801c7c2:	6041      	str	r1, [r0, #4]
 801c7c4:	4648      	mov	r0, r9
 801c7c6:	f000 fd9d 	bl	801d304 <_Balloc>
 801c7ca:	4682      	mov	sl, r0
 801c7cc:	2800      	cmp	r0, #0
 801c7ce:	d141      	bne.n	801c854 <_dtoa_r+0x2f4>
 801c7d0:	4b1d      	ldr	r3, [pc, #116]	@ (801c848 <_dtoa_r+0x2e8>)
 801c7d2:	4602      	mov	r2, r0
 801c7d4:	f240 11af 	movw	r1, #431	@ 0x1af
 801c7d8:	e6d9      	b.n	801c58e <_dtoa_r+0x2e>
 801c7da:	2300      	movs	r3, #0
 801c7dc:	e7e3      	b.n	801c7a6 <_dtoa_r+0x246>
 801c7de:	2300      	movs	r3, #0
 801c7e0:	e7d5      	b.n	801c78e <_dtoa_r+0x22e>
 801c7e2:	2401      	movs	r4, #1
 801c7e4:	2300      	movs	r3, #0
 801c7e6:	9409      	str	r4, [sp, #36]	@ 0x24
 801c7e8:	9307      	str	r3, [sp, #28]
 801c7ea:	f04f 3bff 	mov.w	fp, #4294967295
 801c7ee:	2200      	movs	r2, #0
 801c7f0:	2312      	movs	r3, #18
 801c7f2:	f8cd b00c 	str.w	fp, [sp, #12]
 801c7f6:	920c      	str	r2, [sp, #48]	@ 0x30
 801c7f8:	e7db      	b.n	801c7b2 <_dtoa_r+0x252>
 801c7fa:	2301      	movs	r3, #1
 801c7fc:	9309      	str	r3, [sp, #36]	@ 0x24
 801c7fe:	e7f4      	b.n	801c7ea <_dtoa_r+0x28a>
 801c800:	f04f 0b01 	mov.w	fp, #1
 801c804:	465b      	mov	r3, fp
 801c806:	f8cd b00c 	str.w	fp, [sp, #12]
 801c80a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801c80e:	e7d0      	b.n	801c7b2 <_dtoa_r+0x252>
 801c810:	3101      	adds	r1, #1
 801c812:	0052      	lsls	r2, r2, #1
 801c814:	e7d1      	b.n	801c7ba <_dtoa_r+0x25a>
 801c816:	bf00      	nop
 801c818:	636f4361 	.word	0x636f4361
 801c81c:	3fd287a7 	.word	0x3fd287a7
 801c820:	8b60c8b3 	.word	0x8b60c8b3
 801c824:	3fc68a28 	.word	0x3fc68a28
 801c828:	509f79fb 	.word	0x509f79fb
 801c82c:	3fd34413 	.word	0x3fd34413
 801c830:	08020e16 	.word	0x08020e16
 801c834:	08020f02 	.word	0x08020f02
 801c838:	7ff00000 	.word	0x7ff00000
 801c83c:	08020e96 	.word	0x08020e96
 801c840:	3ff80000 	.word	0x3ff80000
 801c844:	08021118 	.word	0x08021118
 801c848:	08020f5a 	.word	0x08020f5a
 801c84c:	08020efe 	.word	0x08020efe
 801c850:	08020e95 	.word	0x08020e95
 801c854:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c858:	6018      	str	r0, [r3, #0]
 801c85a:	9b03      	ldr	r3, [sp, #12]
 801c85c:	2b0e      	cmp	r3, #14
 801c85e:	f200 80a1 	bhi.w	801c9a4 <_dtoa_r+0x444>
 801c862:	2c00      	cmp	r4, #0
 801c864:	f000 809e 	beq.w	801c9a4 <_dtoa_r+0x444>
 801c868:	2f00      	cmp	r7, #0
 801c86a:	dd33      	ble.n	801c8d4 <_dtoa_r+0x374>
 801c86c:	f007 020f 	and.w	r2, r7, #15
 801c870:	4b9b      	ldr	r3, [pc, #620]	@ (801cae0 <_dtoa_r+0x580>)
 801c872:	05f8      	lsls	r0, r7, #23
 801c874:	ea4f 1427 	mov.w	r4, r7, asr #4
 801c878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801c87c:	ed93 7b00 	vldr	d7, [r3]
 801c880:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 801c884:	d516      	bpl.n	801c8b4 <_dtoa_r+0x354>
 801c886:	4b97      	ldr	r3, [pc, #604]	@ (801cae4 <_dtoa_r+0x584>)
 801c888:	f004 040f 	and.w	r4, r4, #15
 801c88c:	2603      	movs	r6, #3
 801c88e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801c892:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801c896:	f7e3 fff3 	bl	8000880 <__aeabi_ddiv>
 801c89a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c89e:	4d91      	ldr	r5, [pc, #580]	@ (801cae4 <_dtoa_r+0x584>)
 801c8a0:	b954      	cbnz	r4, 801c8b8 <_dtoa_r+0x358>
 801c8a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801c8a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801c8aa:	f7e3 ffe9 	bl	8000880 <__aeabi_ddiv>
 801c8ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c8b2:	e028      	b.n	801c906 <_dtoa_r+0x3a6>
 801c8b4:	2602      	movs	r6, #2
 801c8b6:	e7f2      	b.n	801c89e <_dtoa_r+0x33e>
 801c8b8:	07e1      	lsls	r1, r4, #31
 801c8ba:	d508      	bpl.n	801c8ce <_dtoa_r+0x36e>
 801c8bc:	3601      	adds	r6, #1
 801c8be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801c8c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 801c8c6:	f7e3 feb1 	bl	800062c <__aeabi_dmul>
 801c8ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801c8ce:	1064      	asrs	r4, r4, #1
 801c8d0:	3508      	adds	r5, #8
 801c8d2:	e7e5      	b.n	801c8a0 <_dtoa_r+0x340>
 801c8d4:	f000 80af 	beq.w	801ca36 <_dtoa_r+0x4d6>
 801c8d8:	427c      	negs	r4, r7
 801c8da:	4b81      	ldr	r3, [pc, #516]	@ (801cae0 <_dtoa_r+0x580>)
 801c8dc:	4d81      	ldr	r5, [pc, #516]	@ (801cae4 <_dtoa_r+0x584>)
 801c8de:	2602      	movs	r6, #2
 801c8e0:	f004 020f 	and.w	r2, r4, #15
 801c8e4:	1124      	asrs	r4, r4, #4
 801c8e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801c8ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801c8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c8f2:	f7e3 fe9b 	bl	800062c <__aeabi_dmul>
 801c8f6:	2300      	movs	r3, #0
 801c8f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c8fc:	2c00      	cmp	r4, #0
 801c8fe:	f040 808f 	bne.w	801ca20 <_dtoa_r+0x4c0>
 801c902:	2b00      	cmp	r3, #0
 801c904:	d1d3      	bne.n	801c8ae <_dtoa_r+0x34e>
 801c906:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801c908:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801c90c:	2b00      	cmp	r3, #0
 801c90e:	f000 8094 	beq.w	801ca3a <_dtoa_r+0x4da>
 801c912:	2200      	movs	r2, #0
 801c914:	4b74      	ldr	r3, [pc, #464]	@ (801cae8 <_dtoa_r+0x588>)
 801c916:	4620      	mov	r0, r4
 801c918:	4629      	mov	r1, r5
 801c91a:	f7e4 f8f9 	bl	8000b10 <__aeabi_dcmplt>
 801c91e:	2800      	cmp	r0, #0
 801c920:	f000 808b 	beq.w	801ca3a <_dtoa_r+0x4da>
 801c924:	9b03      	ldr	r3, [sp, #12]
 801c926:	2b00      	cmp	r3, #0
 801c928:	f000 8087 	beq.w	801ca3a <_dtoa_r+0x4da>
 801c92c:	f1bb 0f00 	cmp.w	fp, #0
 801c930:	dd34      	ble.n	801c99c <_dtoa_r+0x43c>
 801c932:	4620      	mov	r0, r4
 801c934:	f107 38ff 	add.w	r8, r7, #4294967295
 801c938:	3601      	adds	r6, #1
 801c93a:	465c      	mov	r4, fp
 801c93c:	2200      	movs	r2, #0
 801c93e:	4b6b      	ldr	r3, [pc, #428]	@ (801caec <_dtoa_r+0x58c>)
 801c940:	4629      	mov	r1, r5
 801c942:	f7e3 fe73 	bl	800062c <__aeabi_dmul>
 801c946:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c94a:	4630      	mov	r0, r6
 801c94c:	f7e3 fe04 	bl	8000558 <__aeabi_i2d>
 801c950:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c954:	f7e3 fe6a 	bl	800062c <__aeabi_dmul>
 801c958:	2200      	movs	r2, #0
 801c95a:	4b65      	ldr	r3, [pc, #404]	@ (801caf0 <_dtoa_r+0x590>)
 801c95c:	f7e3 fcb0 	bl	80002c0 <__adddf3>
 801c960:	4605      	mov	r5, r0
 801c962:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801c966:	2c00      	cmp	r4, #0
 801c968:	d16a      	bne.n	801ca40 <_dtoa_r+0x4e0>
 801c96a:	2200      	movs	r2, #0
 801c96c:	4b61      	ldr	r3, [pc, #388]	@ (801caf4 <_dtoa_r+0x594>)
 801c96e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801c972:	f7e3 fca3 	bl	80002bc <__aeabi_dsub>
 801c976:	4602      	mov	r2, r0
 801c978:	460b      	mov	r3, r1
 801c97a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801c97e:	462a      	mov	r2, r5
 801c980:	4633      	mov	r3, r6
 801c982:	f7e4 f8e3 	bl	8000b4c <__aeabi_dcmpgt>
 801c986:	2800      	cmp	r0, #0
 801c988:	f040 8298 	bne.w	801cebc <_dtoa_r+0x95c>
 801c98c:	462a      	mov	r2, r5
 801c98e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801c992:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801c996:	f7e4 f8bb 	bl	8000b10 <__aeabi_dcmplt>
 801c99a:	bb38      	cbnz	r0, 801c9ec <_dtoa_r+0x48c>
 801c99c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 801c9a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801c9a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801c9a6:	2b00      	cmp	r3, #0
 801c9a8:	f2c0 8157 	blt.w	801cc5a <_dtoa_r+0x6fa>
 801c9ac:	2f0e      	cmp	r7, #14
 801c9ae:	f300 8154 	bgt.w	801cc5a <_dtoa_r+0x6fa>
 801c9b2:	4b4b      	ldr	r3, [pc, #300]	@ (801cae0 <_dtoa_r+0x580>)
 801c9b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801c9b8:	ed93 7b00 	vldr	d7, [r3]
 801c9bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c9be:	2b00      	cmp	r3, #0
 801c9c0:	ed8d 7b00 	vstr	d7, [sp]
 801c9c4:	f280 80e5 	bge.w	801cb92 <_dtoa_r+0x632>
 801c9c8:	9b03      	ldr	r3, [sp, #12]
 801c9ca:	2b00      	cmp	r3, #0
 801c9cc:	f300 80e1 	bgt.w	801cb92 <_dtoa_r+0x632>
 801c9d0:	d10c      	bne.n	801c9ec <_dtoa_r+0x48c>
 801c9d2:	2200      	movs	r2, #0
 801c9d4:	4b47      	ldr	r3, [pc, #284]	@ (801caf4 <_dtoa_r+0x594>)
 801c9d6:	ec51 0b17 	vmov	r0, r1, d7
 801c9da:	f7e3 fe27 	bl	800062c <__aeabi_dmul>
 801c9de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c9e2:	f7e4 f8a9 	bl	8000b38 <__aeabi_dcmpge>
 801c9e6:	2800      	cmp	r0, #0
 801c9e8:	f000 8266 	beq.w	801ceb8 <_dtoa_r+0x958>
 801c9ec:	2400      	movs	r4, #0
 801c9ee:	4625      	mov	r5, r4
 801c9f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c9f2:	4656      	mov	r6, sl
 801c9f4:	ea6f 0803 	mvn.w	r8, r3
 801c9f8:	2700      	movs	r7, #0
 801c9fa:	4621      	mov	r1, r4
 801c9fc:	4648      	mov	r0, r9
 801c9fe:	f000 fcc1 	bl	801d384 <_Bfree>
 801ca02:	2d00      	cmp	r5, #0
 801ca04:	f000 80bd 	beq.w	801cb82 <_dtoa_r+0x622>
 801ca08:	b12f      	cbz	r7, 801ca16 <_dtoa_r+0x4b6>
 801ca0a:	42af      	cmp	r7, r5
 801ca0c:	d003      	beq.n	801ca16 <_dtoa_r+0x4b6>
 801ca0e:	4639      	mov	r1, r7
 801ca10:	4648      	mov	r0, r9
 801ca12:	f000 fcb7 	bl	801d384 <_Bfree>
 801ca16:	4629      	mov	r1, r5
 801ca18:	4648      	mov	r0, r9
 801ca1a:	f000 fcb3 	bl	801d384 <_Bfree>
 801ca1e:	e0b0      	b.n	801cb82 <_dtoa_r+0x622>
 801ca20:	07e2      	lsls	r2, r4, #31
 801ca22:	d505      	bpl.n	801ca30 <_dtoa_r+0x4d0>
 801ca24:	3601      	adds	r6, #1
 801ca26:	e9d5 2300 	ldrd	r2, r3, [r5]
 801ca2a:	f7e3 fdff 	bl	800062c <__aeabi_dmul>
 801ca2e:	2301      	movs	r3, #1
 801ca30:	1064      	asrs	r4, r4, #1
 801ca32:	3508      	adds	r5, #8
 801ca34:	e762      	b.n	801c8fc <_dtoa_r+0x39c>
 801ca36:	2602      	movs	r6, #2
 801ca38:	e765      	b.n	801c906 <_dtoa_r+0x3a6>
 801ca3a:	46b8      	mov	r8, r7
 801ca3c:	9c03      	ldr	r4, [sp, #12]
 801ca3e:	e784      	b.n	801c94a <_dtoa_r+0x3ea>
 801ca40:	4b27      	ldr	r3, [pc, #156]	@ (801cae0 <_dtoa_r+0x580>)
 801ca42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801ca44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ca48:	4454      	add	r4, sl
 801ca4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801ca4e:	2900      	cmp	r1, #0
 801ca50:	d054      	beq.n	801cafc <_dtoa_r+0x59c>
 801ca52:	2000      	movs	r0, #0
 801ca54:	4928      	ldr	r1, [pc, #160]	@ (801caf8 <_dtoa_r+0x598>)
 801ca56:	f7e3 ff13 	bl	8000880 <__aeabi_ddiv>
 801ca5a:	4633      	mov	r3, r6
 801ca5c:	4656      	mov	r6, sl
 801ca5e:	462a      	mov	r2, r5
 801ca60:	f7e3 fc2c 	bl	80002bc <__aeabi_dsub>
 801ca64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801ca68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ca6c:	f7e4 f88e 	bl	8000b8c <__aeabi_d2iz>
 801ca70:	4605      	mov	r5, r0
 801ca72:	f7e3 fd71 	bl	8000558 <__aeabi_i2d>
 801ca76:	4602      	mov	r2, r0
 801ca78:	460b      	mov	r3, r1
 801ca7a:	3530      	adds	r5, #48	@ 0x30
 801ca7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801ca80:	f7e3 fc1c 	bl	80002bc <__aeabi_dsub>
 801ca84:	4602      	mov	r2, r0
 801ca86:	460b      	mov	r3, r1
 801ca88:	f806 5b01 	strb.w	r5, [r6], #1
 801ca8c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801ca90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801ca94:	f7e4 f83c 	bl	8000b10 <__aeabi_dcmplt>
 801ca98:	2800      	cmp	r0, #0
 801ca9a:	d172      	bne.n	801cb82 <_dtoa_r+0x622>
 801ca9c:	2000      	movs	r0, #0
 801ca9e:	4912      	ldr	r1, [pc, #72]	@ (801cae8 <_dtoa_r+0x588>)
 801caa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801caa4:	f7e3 fc0a 	bl	80002bc <__aeabi_dsub>
 801caa8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801caac:	f7e4 f830 	bl	8000b10 <__aeabi_dcmplt>
 801cab0:	2800      	cmp	r0, #0
 801cab2:	f040 80b4 	bne.w	801cc1e <_dtoa_r+0x6be>
 801cab6:	42a6      	cmp	r6, r4
 801cab8:	f43f af70 	beq.w	801c99c <_dtoa_r+0x43c>
 801cabc:	2200      	movs	r2, #0
 801cabe:	4b0b      	ldr	r3, [pc, #44]	@ (801caec <_dtoa_r+0x58c>)
 801cac0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801cac4:	f7e3 fdb2 	bl	800062c <__aeabi_dmul>
 801cac8:	2200      	movs	r2, #0
 801caca:	4b08      	ldr	r3, [pc, #32]	@ (801caec <_dtoa_r+0x58c>)
 801cacc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801cad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801cad4:	f7e3 fdaa 	bl	800062c <__aeabi_dmul>
 801cad8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801cadc:	e7c4      	b.n	801ca68 <_dtoa_r+0x508>
 801cade:	bf00      	nop
 801cae0:	08021118 	.word	0x08021118
 801cae4:	080210f0 	.word	0x080210f0
 801cae8:	3ff00000 	.word	0x3ff00000
 801caec:	40240000 	.word	0x40240000
 801caf0:	401c0000 	.word	0x401c0000
 801caf4:	40140000 	.word	0x40140000
 801caf8:	3fe00000 	.word	0x3fe00000
 801cafc:	4631      	mov	r1, r6
 801cafe:	4656      	mov	r6, sl
 801cb00:	4628      	mov	r0, r5
 801cb02:	f7e3 fd93 	bl	800062c <__aeabi_dmul>
 801cb06:	9413      	str	r4, [sp, #76]	@ 0x4c
 801cb08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801cb0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801cb10:	f7e4 f83c 	bl	8000b8c <__aeabi_d2iz>
 801cb14:	4605      	mov	r5, r0
 801cb16:	f7e3 fd1f 	bl	8000558 <__aeabi_i2d>
 801cb1a:	4602      	mov	r2, r0
 801cb1c:	3530      	adds	r5, #48	@ 0x30
 801cb1e:	460b      	mov	r3, r1
 801cb20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801cb24:	f7e3 fbca 	bl	80002bc <__aeabi_dsub>
 801cb28:	f806 5b01 	strb.w	r5, [r6], #1
 801cb2c:	4602      	mov	r2, r0
 801cb2e:	460b      	mov	r3, r1
 801cb30:	42a6      	cmp	r6, r4
 801cb32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801cb36:	f04f 0200 	mov.w	r2, #0
 801cb3a:	d124      	bne.n	801cb86 <_dtoa_r+0x626>
 801cb3c:	4baf      	ldr	r3, [pc, #700]	@ (801cdfc <_dtoa_r+0x89c>)
 801cb3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801cb42:	f7e3 fbbd 	bl	80002c0 <__adddf3>
 801cb46:	4602      	mov	r2, r0
 801cb48:	460b      	mov	r3, r1
 801cb4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801cb4e:	f7e3 fffd 	bl	8000b4c <__aeabi_dcmpgt>
 801cb52:	2800      	cmp	r0, #0
 801cb54:	d163      	bne.n	801cc1e <_dtoa_r+0x6be>
 801cb56:	2000      	movs	r0, #0
 801cb58:	49a8      	ldr	r1, [pc, #672]	@ (801cdfc <_dtoa_r+0x89c>)
 801cb5a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801cb5e:	f7e3 fbad 	bl	80002bc <__aeabi_dsub>
 801cb62:	4602      	mov	r2, r0
 801cb64:	460b      	mov	r3, r1
 801cb66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801cb6a:	f7e3 ffd1 	bl	8000b10 <__aeabi_dcmplt>
 801cb6e:	2800      	cmp	r0, #0
 801cb70:	f43f af14 	beq.w	801c99c <_dtoa_r+0x43c>
 801cb74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801cb76:	1e73      	subs	r3, r6, #1
 801cb78:	9313      	str	r3, [sp, #76]	@ 0x4c
 801cb7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801cb7e:	2b30      	cmp	r3, #48	@ 0x30
 801cb80:	d0f8      	beq.n	801cb74 <_dtoa_r+0x614>
 801cb82:	4647      	mov	r7, r8
 801cb84:	e03b      	b.n	801cbfe <_dtoa_r+0x69e>
 801cb86:	4b9e      	ldr	r3, [pc, #632]	@ (801ce00 <_dtoa_r+0x8a0>)
 801cb88:	f7e3 fd50 	bl	800062c <__aeabi_dmul>
 801cb8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801cb90:	e7bc      	b.n	801cb0c <_dtoa_r+0x5ac>
 801cb92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801cb96:	4656      	mov	r6, sl
 801cb98:	4620      	mov	r0, r4
 801cb9a:	4629      	mov	r1, r5
 801cb9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cba0:	f7e3 fe6e 	bl	8000880 <__aeabi_ddiv>
 801cba4:	f7e3 fff2 	bl	8000b8c <__aeabi_d2iz>
 801cba8:	4680      	mov	r8, r0
 801cbaa:	f7e3 fcd5 	bl	8000558 <__aeabi_i2d>
 801cbae:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cbb2:	f7e3 fd3b 	bl	800062c <__aeabi_dmul>
 801cbb6:	4602      	mov	r2, r0
 801cbb8:	4620      	mov	r0, r4
 801cbba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801cbbe:	460b      	mov	r3, r1
 801cbc0:	4629      	mov	r1, r5
 801cbc2:	f7e3 fb7b 	bl	80002bc <__aeabi_dsub>
 801cbc6:	9d03      	ldr	r5, [sp, #12]
 801cbc8:	f806 4b01 	strb.w	r4, [r6], #1
 801cbcc:	eba6 040a 	sub.w	r4, r6, sl
 801cbd0:	4602      	mov	r2, r0
 801cbd2:	460b      	mov	r3, r1
 801cbd4:	42a5      	cmp	r5, r4
 801cbd6:	d133      	bne.n	801cc40 <_dtoa_r+0x6e0>
 801cbd8:	f7e3 fb72 	bl	80002c0 <__adddf3>
 801cbdc:	4604      	mov	r4, r0
 801cbde:	460d      	mov	r5, r1
 801cbe0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cbe4:	f7e3 ffb2 	bl	8000b4c <__aeabi_dcmpgt>
 801cbe8:	b9c0      	cbnz	r0, 801cc1c <_dtoa_r+0x6bc>
 801cbea:	4620      	mov	r0, r4
 801cbec:	4629      	mov	r1, r5
 801cbee:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cbf2:	f7e3 ff83 	bl	8000afc <__aeabi_dcmpeq>
 801cbf6:	b110      	cbz	r0, 801cbfe <_dtoa_r+0x69e>
 801cbf8:	f018 0f01 	tst.w	r8, #1
 801cbfc:	d10e      	bne.n	801cc1c <_dtoa_r+0x6bc>
 801cbfe:	9902      	ldr	r1, [sp, #8]
 801cc00:	4648      	mov	r0, r9
 801cc02:	f000 fbbf 	bl	801d384 <_Bfree>
 801cc06:	2300      	movs	r3, #0
 801cc08:	3701      	adds	r7, #1
 801cc0a:	7033      	strb	r3, [r6, #0]
 801cc0c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801cc0e:	601f      	str	r7, [r3, #0]
 801cc10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801cc12:	2b00      	cmp	r3, #0
 801cc14:	f000 824c 	beq.w	801d0b0 <_dtoa_r+0xb50>
 801cc18:	601e      	str	r6, [r3, #0]
 801cc1a:	e249      	b.n	801d0b0 <_dtoa_r+0xb50>
 801cc1c:	46b8      	mov	r8, r7
 801cc1e:	4633      	mov	r3, r6
 801cc20:	461e      	mov	r6, r3
 801cc22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801cc26:	2a39      	cmp	r2, #57	@ 0x39
 801cc28:	d106      	bne.n	801cc38 <_dtoa_r+0x6d8>
 801cc2a:	459a      	cmp	sl, r3
 801cc2c:	d1f8      	bne.n	801cc20 <_dtoa_r+0x6c0>
 801cc2e:	2230      	movs	r2, #48	@ 0x30
 801cc30:	f108 0801 	add.w	r8, r8, #1
 801cc34:	f88a 2000 	strb.w	r2, [sl]
 801cc38:	781a      	ldrb	r2, [r3, #0]
 801cc3a:	3201      	adds	r2, #1
 801cc3c:	701a      	strb	r2, [r3, #0]
 801cc3e:	e7a0      	b.n	801cb82 <_dtoa_r+0x622>
 801cc40:	2200      	movs	r2, #0
 801cc42:	4b6f      	ldr	r3, [pc, #444]	@ (801ce00 <_dtoa_r+0x8a0>)
 801cc44:	f7e3 fcf2 	bl	800062c <__aeabi_dmul>
 801cc48:	2200      	movs	r2, #0
 801cc4a:	2300      	movs	r3, #0
 801cc4c:	4604      	mov	r4, r0
 801cc4e:	460d      	mov	r5, r1
 801cc50:	f7e3 ff54 	bl	8000afc <__aeabi_dcmpeq>
 801cc54:	2800      	cmp	r0, #0
 801cc56:	d09f      	beq.n	801cb98 <_dtoa_r+0x638>
 801cc58:	e7d1      	b.n	801cbfe <_dtoa_r+0x69e>
 801cc5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cc5c:	2a00      	cmp	r2, #0
 801cc5e:	f000 80ea 	beq.w	801ce36 <_dtoa_r+0x8d6>
 801cc62:	9a07      	ldr	r2, [sp, #28]
 801cc64:	2a01      	cmp	r2, #1
 801cc66:	f300 80cd 	bgt.w	801ce04 <_dtoa_r+0x8a4>
 801cc6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801cc6c:	2a00      	cmp	r2, #0
 801cc6e:	f000 80c1 	beq.w	801cdf4 <_dtoa_r+0x894>
 801cc72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801cc76:	9c08      	ldr	r4, [sp, #32]
 801cc78:	9e00      	ldr	r6, [sp, #0]
 801cc7a:	9a00      	ldr	r2, [sp, #0]
 801cc7c:	2101      	movs	r1, #1
 801cc7e:	4648      	mov	r0, r9
 801cc80:	441a      	add	r2, r3
 801cc82:	9200      	str	r2, [sp, #0]
 801cc84:	9a06      	ldr	r2, [sp, #24]
 801cc86:	441a      	add	r2, r3
 801cc88:	9206      	str	r2, [sp, #24]
 801cc8a:	f000 fc31 	bl	801d4f0 <__i2b>
 801cc8e:	4605      	mov	r5, r0
 801cc90:	b166      	cbz	r6, 801ccac <_dtoa_r+0x74c>
 801cc92:	9b06      	ldr	r3, [sp, #24]
 801cc94:	2b00      	cmp	r3, #0
 801cc96:	dd09      	ble.n	801ccac <_dtoa_r+0x74c>
 801cc98:	42b3      	cmp	r3, r6
 801cc9a:	9a00      	ldr	r2, [sp, #0]
 801cc9c:	bfa8      	it	ge
 801cc9e:	4633      	movge	r3, r6
 801cca0:	1ad2      	subs	r2, r2, r3
 801cca2:	1af6      	subs	r6, r6, r3
 801cca4:	9200      	str	r2, [sp, #0]
 801cca6:	9a06      	ldr	r2, [sp, #24]
 801cca8:	1ad3      	subs	r3, r2, r3
 801ccaa:	9306      	str	r3, [sp, #24]
 801ccac:	9b08      	ldr	r3, [sp, #32]
 801ccae:	b30b      	cbz	r3, 801ccf4 <_dtoa_r+0x794>
 801ccb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	f000 80c6 	beq.w	801ce44 <_dtoa_r+0x8e4>
 801ccb8:	2c00      	cmp	r4, #0
 801ccba:	f000 80c0 	beq.w	801ce3e <_dtoa_r+0x8de>
 801ccbe:	4629      	mov	r1, r5
 801ccc0:	4622      	mov	r2, r4
 801ccc2:	4648      	mov	r0, r9
 801ccc4:	f000 fcce 	bl	801d664 <__pow5mult>
 801ccc8:	9a02      	ldr	r2, [sp, #8]
 801ccca:	4601      	mov	r1, r0
 801cccc:	4605      	mov	r5, r0
 801ccce:	4648      	mov	r0, r9
 801ccd0:	f000 fc24 	bl	801d51c <__multiply>
 801ccd4:	9902      	ldr	r1, [sp, #8]
 801ccd6:	4680      	mov	r8, r0
 801ccd8:	4648      	mov	r0, r9
 801ccda:	f000 fb53 	bl	801d384 <_Bfree>
 801ccde:	9b08      	ldr	r3, [sp, #32]
 801cce0:	1b1b      	subs	r3, r3, r4
 801cce2:	9308      	str	r3, [sp, #32]
 801cce4:	f000 80b1 	beq.w	801ce4a <_dtoa_r+0x8ea>
 801cce8:	9a08      	ldr	r2, [sp, #32]
 801ccea:	4641      	mov	r1, r8
 801ccec:	4648      	mov	r0, r9
 801ccee:	f000 fcb9 	bl	801d664 <__pow5mult>
 801ccf2:	9002      	str	r0, [sp, #8]
 801ccf4:	2101      	movs	r1, #1
 801ccf6:	4648      	mov	r0, r9
 801ccf8:	f000 fbfa 	bl	801d4f0 <__i2b>
 801ccfc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801ccfe:	4604      	mov	r4, r0
 801cd00:	2b00      	cmp	r3, #0
 801cd02:	f000 81d9 	beq.w	801d0b8 <_dtoa_r+0xb58>
 801cd06:	461a      	mov	r2, r3
 801cd08:	4601      	mov	r1, r0
 801cd0a:	4648      	mov	r0, r9
 801cd0c:	f000 fcaa 	bl	801d664 <__pow5mult>
 801cd10:	9b07      	ldr	r3, [sp, #28]
 801cd12:	4604      	mov	r4, r0
 801cd14:	2b01      	cmp	r3, #1
 801cd16:	f300 809f 	bgt.w	801ce58 <_dtoa_r+0x8f8>
 801cd1a:	9b04      	ldr	r3, [sp, #16]
 801cd1c:	2b00      	cmp	r3, #0
 801cd1e:	f040 8097 	bne.w	801ce50 <_dtoa_r+0x8f0>
 801cd22:	9b05      	ldr	r3, [sp, #20]
 801cd24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801cd28:	2b00      	cmp	r3, #0
 801cd2a:	f040 8093 	bne.w	801ce54 <_dtoa_r+0x8f4>
 801cd2e:	9b05      	ldr	r3, [sp, #20]
 801cd30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801cd34:	0d1b      	lsrs	r3, r3, #20
 801cd36:	051b      	lsls	r3, r3, #20
 801cd38:	b133      	cbz	r3, 801cd48 <_dtoa_r+0x7e8>
 801cd3a:	9b00      	ldr	r3, [sp, #0]
 801cd3c:	3301      	adds	r3, #1
 801cd3e:	9300      	str	r3, [sp, #0]
 801cd40:	9b06      	ldr	r3, [sp, #24]
 801cd42:	3301      	adds	r3, #1
 801cd44:	9306      	str	r3, [sp, #24]
 801cd46:	2301      	movs	r3, #1
 801cd48:	9308      	str	r3, [sp, #32]
 801cd4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801cd4c:	2b00      	cmp	r3, #0
 801cd4e:	f000 81b9 	beq.w	801d0c4 <_dtoa_r+0xb64>
 801cd52:	6923      	ldr	r3, [r4, #16]
 801cd54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801cd58:	6918      	ldr	r0, [r3, #16]
 801cd5a:	f000 fb7d 	bl	801d458 <__hi0bits>
 801cd5e:	f1c0 0020 	rsb	r0, r0, #32
 801cd62:	9b06      	ldr	r3, [sp, #24]
 801cd64:	4418      	add	r0, r3
 801cd66:	f010 001f 	ands.w	r0, r0, #31
 801cd6a:	f000 8082 	beq.w	801ce72 <_dtoa_r+0x912>
 801cd6e:	f1c0 0320 	rsb	r3, r0, #32
 801cd72:	2b04      	cmp	r3, #4
 801cd74:	dd73      	ble.n	801ce5e <_dtoa_r+0x8fe>
 801cd76:	f1c0 001c 	rsb	r0, r0, #28
 801cd7a:	9b00      	ldr	r3, [sp, #0]
 801cd7c:	4403      	add	r3, r0
 801cd7e:	4406      	add	r6, r0
 801cd80:	9300      	str	r3, [sp, #0]
 801cd82:	9b06      	ldr	r3, [sp, #24]
 801cd84:	4403      	add	r3, r0
 801cd86:	9306      	str	r3, [sp, #24]
 801cd88:	9b00      	ldr	r3, [sp, #0]
 801cd8a:	2b00      	cmp	r3, #0
 801cd8c:	dd05      	ble.n	801cd9a <_dtoa_r+0x83a>
 801cd8e:	461a      	mov	r2, r3
 801cd90:	9902      	ldr	r1, [sp, #8]
 801cd92:	4648      	mov	r0, r9
 801cd94:	f000 fcc0 	bl	801d718 <__lshift>
 801cd98:	9002      	str	r0, [sp, #8]
 801cd9a:	9b06      	ldr	r3, [sp, #24]
 801cd9c:	2b00      	cmp	r3, #0
 801cd9e:	dd05      	ble.n	801cdac <_dtoa_r+0x84c>
 801cda0:	4621      	mov	r1, r4
 801cda2:	461a      	mov	r2, r3
 801cda4:	4648      	mov	r0, r9
 801cda6:	f000 fcb7 	bl	801d718 <__lshift>
 801cdaa:	4604      	mov	r4, r0
 801cdac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801cdae:	2b00      	cmp	r3, #0
 801cdb0:	d061      	beq.n	801ce76 <_dtoa_r+0x916>
 801cdb2:	4621      	mov	r1, r4
 801cdb4:	9802      	ldr	r0, [sp, #8]
 801cdb6:	f000 fd1b 	bl	801d7f0 <__mcmp>
 801cdba:	2800      	cmp	r0, #0
 801cdbc:	da5b      	bge.n	801ce76 <_dtoa_r+0x916>
 801cdbe:	2300      	movs	r3, #0
 801cdc0:	220a      	movs	r2, #10
 801cdc2:	9902      	ldr	r1, [sp, #8]
 801cdc4:	4648      	mov	r0, r9
 801cdc6:	f000 faff 	bl	801d3c8 <__multadd>
 801cdca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cdcc:	f107 38ff 	add.w	r8, r7, #4294967295
 801cdd0:	9002      	str	r0, [sp, #8]
 801cdd2:	2b00      	cmp	r3, #0
 801cdd4:	f000 8178 	beq.w	801d0c8 <_dtoa_r+0xb68>
 801cdd8:	4629      	mov	r1, r5
 801cdda:	2300      	movs	r3, #0
 801cddc:	220a      	movs	r2, #10
 801cdde:	4648      	mov	r0, r9
 801cde0:	f000 faf2 	bl	801d3c8 <__multadd>
 801cde4:	f1bb 0f00 	cmp.w	fp, #0
 801cde8:	4605      	mov	r5, r0
 801cdea:	dc6f      	bgt.n	801cecc <_dtoa_r+0x96c>
 801cdec:	9b07      	ldr	r3, [sp, #28]
 801cdee:	2b02      	cmp	r3, #2
 801cdf0:	dc49      	bgt.n	801ce86 <_dtoa_r+0x926>
 801cdf2:	e06b      	b.n	801cecc <_dtoa_r+0x96c>
 801cdf4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801cdf6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801cdfa:	e73c      	b.n	801cc76 <_dtoa_r+0x716>
 801cdfc:	3fe00000 	.word	0x3fe00000
 801ce00:	40240000 	.word	0x40240000
 801ce04:	9b03      	ldr	r3, [sp, #12]
 801ce06:	1e5c      	subs	r4, r3, #1
 801ce08:	9b08      	ldr	r3, [sp, #32]
 801ce0a:	42a3      	cmp	r3, r4
 801ce0c:	db09      	blt.n	801ce22 <_dtoa_r+0x8c2>
 801ce0e:	1b1c      	subs	r4, r3, r4
 801ce10:	9b03      	ldr	r3, [sp, #12]
 801ce12:	2b00      	cmp	r3, #0
 801ce14:	f6bf af30 	bge.w	801cc78 <_dtoa_r+0x718>
 801ce18:	9b00      	ldr	r3, [sp, #0]
 801ce1a:	9a03      	ldr	r2, [sp, #12]
 801ce1c:	1a9e      	subs	r6, r3, r2
 801ce1e:	2300      	movs	r3, #0
 801ce20:	e72b      	b.n	801cc7a <_dtoa_r+0x71a>
 801ce22:	9b08      	ldr	r3, [sp, #32]
 801ce24:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ce26:	1ae3      	subs	r3, r4, r3
 801ce28:	9408      	str	r4, [sp, #32]
 801ce2a:	9e00      	ldr	r6, [sp, #0]
 801ce2c:	2400      	movs	r4, #0
 801ce2e:	441a      	add	r2, r3
 801ce30:	9b03      	ldr	r3, [sp, #12]
 801ce32:	920d      	str	r2, [sp, #52]	@ 0x34
 801ce34:	e721      	b.n	801cc7a <_dtoa_r+0x71a>
 801ce36:	9c08      	ldr	r4, [sp, #32]
 801ce38:	9e00      	ldr	r6, [sp, #0]
 801ce3a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801ce3c:	e728      	b.n	801cc90 <_dtoa_r+0x730>
 801ce3e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801ce42:	e751      	b.n	801cce8 <_dtoa_r+0x788>
 801ce44:	9a08      	ldr	r2, [sp, #32]
 801ce46:	9902      	ldr	r1, [sp, #8]
 801ce48:	e750      	b.n	801ccec <_dtoa_r+0x78c>
 801ce4a:	f8cd 8008 	str.w	r8, [sp, #8]
 801ce4e:	e751      	b.n	801ccf4 <_dtoa_r+0x794>
 801ce50:	2300      	movs	r3, #0
 801ce52:	e779      	b.n	801cd48 <_dtoa_r+0x7e8>
 801ce54:	9b04      	ldr	r3, [sp, #16]
 801ce56:	e777      	b.n	801cd48 <_dtoa_r+0x7e8>
 801ce58:	2300      	movs	r3, #0
 801ce5a:	9308      	str	r3, [sp, #32]
 801ce5c:	e779      	b.n	801cd52 <_dtoa_r+0x7f2>
 801ce5e:	d093      	beq.n	801cd88 <_dtoa_r+0x828>
 801ce60:	331c      	adds	r3, #28
 801ce62:	9a00      	ldr	r2, [sp, #0]
 801ce64:	441a      	add	r2, r3
 801ce66:	441e      	add	r6, r3
 801ce68:	9200      	str	r2, [sp, #0]
 801ce6a:	9a06      	ldr	r2, [sp, #24]
 801ce6c:	441a      	add	r2, r3
 801ce6e:	9206      	str	r2, [sp, #24]
 801ce70:	e78a      	b.n	801cd88 <_dtoa_r+0x828>
 801ce72:	4603      	mov	r3, r0
 801ce74:	e7f4      	b.n	801ce60 <_dtoa_r+0x900>
 801ce76:	9b03      	ldr	r3, [sp, #12]
 801ce78:	46b8      	mov	r8, r7
 801ce7a:	2b00      	cmp	r3, #0
 801ce7c:	dc20      	bgt.n	801cec0 <_dtoa_r+0x960>
 801ce7e:	469b      	mov	fp, r3
 801ce80:	9b07      	ldr	r3, [sp, #28]
 801ce82:	2b02      	cmp	r3, #2
 801ce84:	dd1e      	ble.n	801cec4 <_dtoa_r+0x964>
 801ce86:	f1bb 0f00 	cmp.w	fp, #0
 801ce8a:	f47f adb1 	bne.w	801c9f0 <_dtoa_r+0x490>
 801ce8e:	4621      	mov	r1, r4
 801ce90:	465b      	mov	r3, fp
 801ce92:	2205      	movs	r2, #5
 801ce94:	4648      	mov	r0, r9
 801ce96:	f000 fa97 	bl	801d3c8 <__multadd>
 801ce9a:	4601      	mov	r1, r0
 801ce9c:	4604      	mov	r4, r0
 801ce9e:	9802      	ldr	r0, [sp, #8]
 801cea0:	f000 fca6 	bl	801d7f0 <__mcmp>
 801cea4:	2800      	cmp	r0, #0
 801cea6:	f77f ada3 	ble.w	801c9f0 <_dtoa_r+0x490>
 801ceaa:	4656      	mov	r6, sl
 801ceac:	2331      	movs	r3, #49	@ 0x31
 801ceae:	f108 0801 	add.w	r8, r8, #1
 801ceb2:	f806 3b01 	strb.w	r3, [r6], #1
 801ceb6:	e59f      	b.n	801c9f8 <_dtoa_r+0x498>
 801ceb8:	46b8      	mov	r8, r7
 801ceba:	9c03      	ldr	r4, [sp, #12]
 801cebc:	4625      	mov	r5, r4
 801cebe:	e7f4      	b.n	801ceaa <_dtoa_r+0x94a>
 801cec0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801cec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cec6:	2b00      	cmp	r3, #0
 801cec8:	f000 8102 	beq.w	801d0d0 <_dtoa_r+0xb70>
 801cecc:	2e00      	cmp	r6, #0
 801cece:	dd05      	ble.n	801cedc <_dtoa_r+0x97c>
 801ced0:	4629      	mov	r1, r5
 801ced2:	4632      	mov	r2, r6
 801ced4:	4648      	mov	r0, r9
 801ced6:	f000 fc1f 	bl	801d718 <__lshift>
 801ceda:	4605      	mov	r5, r0
 801cedc:	9b08      	ldr	r3, [sp, #32]
 801cede:	2b00      	cmp	r3, #0
 801cee0:	d05c      	beq.n	801cf9c <_dtoa_r+0xa3c>
 801cee2:	6869      	ldr	r1, [r5, #4]
 801cee4:	4648      	mov	r0, r9
 801cee6:	f000 fa0d 	bl	801d304 <_Balloc>
 801ceea:	4606      	mov	r6, r0
 801ceec:	b928      	cbnz	r0, 801cefa <_dtoa_r+0x99a>
 801ceee:	4b83      	ldr	r3, [pc, #524]	@ (801d0fc <_dtoa_r+0xb9c>)
 801cef0:	4602      	mov	r2, r0
 801cef2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801cef6:	f7ff bb4a 	b.w	801c58e <_dtoa_r+0x2e>
 801cefa:	692a      	ldr	r2, [r5, #16]
 801cefc:	f105 010c 	add.w	r1, r5, #12
 801cf00:	300c      	adds	r0, #12
 801cf02:	3202      	adds	r2, #2
 801cf04:	0092      	lsls	r2, r2, #2
 801cf06:	f7ff fa70 	bl	801c3ea <memcpy>
 801cf0a:	2201      	movs	r2, #1
 801cf0c:	4631      	mov	r1, r6
 801cf0e:	4648      	mov	r0, r9
 801cf10:	f000 fc02 	bl	801d718 <__lshift>
 801cf14:	f10a 0301 	add.w	r3, sl, #1
 801cf18:	462f      	mov	r7, r5
 801cf1a:	4605      	mov	r5, r0
 801cf1c:	9300      	str	r3, [sp, #0]
 801cf1e:	eb0a 030b 	add.w	r3, sl, fp
 801cf22:	9308      	str	r3, [sp, #32]
 801cf24:	9b04      	ldr	r3, [sp, #16]
 801cf26:	f003 0301 	and.w	r3, r3, #1
 801cf2a:	9306      	str	r3, [sp, #24]
 801cf2c:	9b00      	ldr	r3, [sp, #0]
 801cf2e:	4621      	mov	r1, r4
 801cf30:	9802      	ldr	r0, [sp, #8]
 801cf32:	f103 3bff 	add.w	fp, r3, #4294967295
 801cf36:	f7ff fa83 	bl	801c440 <quorem>
 801cf3a:	4603      	mov	r3, r0
 801cf3c:	4639      	mov	r1, r7
 801cf3e:	9003      	str	r0, [sp, #12]
 801cf40:	3330      	adds	r3, #48	@ 0x30
 801cf42:	9802      	ldr	r0, [sp, #8]
 801cf44:	9309      	str	r3, [sp, #36]	@ 0x24
 801cf46:	f000 fc53 	bl	801d7f0 <__mcmp>
 801cf4a:	462a      	mov	r2, r5
 801cf4c:	9004      	str	r0, [sp, #16]
 801cf4e:	4621      	mov	r1, r4
 801cf50:	4648      	mov	r0, r9
 801cf52:	f000 fc69 	bl	801d828 <__mdiff>
 801cf56:	68c2      	ldr	r2, [r0, #12]
 801cf58:	4606      	mov	r6, r0
 801cf5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cf5c:	bb02      	cbnz	r2, 801cfa0 <_dtoa_r+0xa40>
 801cf5e:	4601      	mov	r1, r0
 801cf60:	9802      	ldr	r0, [sp, #8]
 801cf62:	f000 fc45 	bl	801d7f0 <__mcmp>
 801cf66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cf68:	4602      	mov	r2, r0
 801cf6a:	4631      	mov	r1, r6
 801cf6c:	4648      	mov	r0, r9
 801cf6e:	920c      	str	r2, [sp, #48]	@ 0x30
 801cf70:	9309      	str	r3, [sp, #36]	@ 0x24
 801cf72:	f000 fa07 	bl	801d384 <_Bfree>
 801cf76:	9b07      	ldr	r3, [sp, #28]
 801cf78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801cf7a:	9e00      	ldr	r6, [sp, #0]
 801cf7c:	ea42 0103 	orr.w	r1, r2, r3
 801cf80:	9b06      	ldr	r3, [sp, #24]
 801cf82:	4319      	orrs	r1, r3
 801cf84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cf86:	d10d      	bne.n	801cfa4 <_dtoa_r+0xa44>
 801cf88:	2b39      	cmp	r3, #57	@ 0x39
 801cf8a:	d027      	beq.n	801cfdc <_dtoa_r+0xa7c>
 801cf8c:	9a04      	ldr	r2, [sp, #16]
 801cf8e:	2a00      	cmp	r2, #0
 801cf90:	dd01      	ble.n	801cf96 <_dtoa_r+0xa36>
 801cf92:	9b03      	ldr	r3, [sp, #12]
 801cf94:	3331      	adds	r3, #49	@ 0x31
 801cf96:	f88b 3000 	strb.w	r3, [fp]
 801cf9a:	e52e      	b.n	801c9fa <_dtoa_r+0x49a>
 801cf9c:	4628      	mov	r0, r5
 801cf9e:	e7b9      	b.n	801cf14 <_dtoa_r+0x9b4>
 801cfa0:	2201      	movs	r2, #1
 801cfa2:	e7e2      	b.n	801cf6a <_dtoa_r+0xa0a>
 801cfa4:	9904      	ldr	r1, [sp, #16]
 801cfa6:	2900      	cmp	r1, #0
 801cfa8:	db04      	blt.n	801cfb4 <_dtoa_r+0xa54>
 801cfaa:	9807      	ldr	r0, [sp, #28]
 801cfac:	4301      	orrs	r1, r0
 801cfae:	9806      	ldr	r0, [sp, #24]
 801cfb0:	4301      	orrs	r1, r0
 801cfb2:	d120      	bne.n	801cff6 <_dtoa_r+0xa96>
 801cfb4:	2a00      	cmp	r2, #0
 801cfb6:	ddee      	ble.n	801cf96 <_dtoa_r+0xa36>
 801cfb8:	2201      	movs	r2, #1
 801cfba:	9902      	ldr	r1, [sp, #8]
 801cfbc:	4648      	mov	r0, r9
 801cfbe:	9300      	str	r3, [sp, #0]
 801cfc0:	f000 fbaa 	bl	801d718 <__lshift>
 801cfc4:	4621      	mov	r1, r4
 801cfc6:	9002      	str	r0, [sp, #8]
 801cfc8:	f000 fc12 	bl	801d7f0 <__mcmp>
 801cfcc:	2800      	cmp	r0, #0
 801cfce:	9b00      	ldr	r3, [sp, #0]
 801cfd0:	dc02      	bgt.n	801cfd8 <_dtoa_r+0xa78>
 801cfd2:	d1e0      	bne.n	801cf96 <_dtoa_r+0xa36>
 801cfd4:	07da      	lsls	r2, r3, #31
 801cfd6:	d5de      	bpl.n	801cf96 <_dtoa_r+0xa36>
 801cfd8:	2b39      	cmp	r3, #57	@ 0x39
 801cfda:	d1da      	bne.n	801cf92 <_dtoa_r+0xa32>
 801cfdc:	2339      	movs	r3, #57	@ 0x39
 801cfde:	f88b 3000 	strb.w	r3, [fp]
 801cfe2:	4633      	mov	r3, r6
 801cfe4:	461e      	mov	r6, r3
 801cfe6:	3b01      	subs	r3, #1
 801cfe8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801cfec:	2a39      	cmp	r2, #57	@ 0x39
 801cfee:	d04f      	beq.n	801d090 <_dtoa_r+0xb30>
 801cff0:	3201      	adds	r2, #1
 801cff2:	701a      	strb	r2, [r3, #0]
 801cff4:	e501      	b.n	801c9fa <_dtoa_r+0x49a>
 801cff6:	2a00      	cmp	r2, #0
 801cff8:	dd03      	ble.n	801d002 <_dtoa_r+0xaa2>
 801cffa:	2b39      	cmp	r3, #57	@ 0x39
 801cffc:	d0ee      	beq.n	801cfdc <_dtoa_r+0xa7c>
 801cffe:	3301      	adds	r3, #1
 801d000:	e7c9      	b.n	801cf96 <_dtoa_r+0xa36>
 801d002:	9a00      	ldr	r2, [sp, #0]
 801d004:	9908      	ldr	r1, [sp, #32]
 801d006:	f802 3c01 	strb.w	r3, [r2, #-1]
 801d00a:	428a      	cmp	r2, r1
 801d00c:	d029      	beq.n	801d062 <_dtoa_r+0xb02>
 801d00e:	2300      	movs	r3, #0
 801d010:	220a      	movs	r2, #10
 801d012:	9902      	ldr	r1, [sp, #8]
 801d014:	4648      	mov	r0, r9
 801d016:	f000 f9d7 	bl	801d3c8 <__multadd>
 801d01a:	42af      	cmp	r7, r5
 801d01c:	9002      	str	r0, [sp, #8]
 801d01e:	f04f 0300 	mov.w	r3, #0
 801d022:	f04f 020a 	mov.w	r2, #10
 801d026:	4639      	mov	r1, r7
 801d028:	4648      	mov	r0, r9
 801d02a:	d107      	bne.n	801d03c <_dtoa_r+0xadc>
 801d02c:	f000 f9cc 	bl	801d3c8 <__multadd>
 801d030:	4607      	mov	r7, r0
 801d032:	4605      	mov	r5, r0
 801d034:	9b00      	ldr	r3, [sp, #0]
 801d036:	3301      	adds	r3, #1
 801d038:	9300      	str	r3, [sp, #0]
 801d03a:	e777      	b.n	801cf2c <_dtoa_r+0x9cc>
 801d03c:	f000 f9c4 	bl	801d3c8 <__multadd>
 801d040:	4629      	mov	r1, r5
 801d042:	4607      	mov	r7, r0
 801d044:	2300      	movs	r3, #0
 801d046:	220a      	movs	r2, #10
 801d048:	4648      	mov	r0, r9
 801d04a:	f000 f9bd 	bl	801d3c8 <__multadd>
 801d04e:	4605      	mov	r5, r0
 801d050:	e7f0      	b.n	801d034 <_dtoa_r+0xad4>
 801d052:	f1bb 0f00 	cmp.w	fp, #0
 801d056:	f04f 0700 	mov.w	r7, #0
 801d05a:	bfcc      	ite	gt
 801d05c:	465e      	movgt	r6, fp
 801d05e:	2601      	movle	r6, #1
 801d060:	4456      	add	r6, sl
 801d062:	2201      	movs	r2, #1
 801d064:	9902      	ldr	r1, [sp, #8]
 801d066:	4648      	mov	r0, r9
 801d068:	9300      	str	r3, [sp, #0]
 801d06a:	f000 fb55 	bl	801d718 <__lshift>
 801d06e:	4621      	mov	r1, r4
 801d070:	9002      	str	r0, [sp, #8]
 801d072:	f000 fbbd 	bl	801d7f0 <__mcmp>
 801d076:	2800      	cmp	r0, #0
 801d078:	dcb3      	bgt.n	801cfe2 <_dtoa_r+0xa82>
 801d07a:	d102      	bne.n	801d082 <_dtoa_r+0xb22>
 801d07c:	9b00      	ldr	r3, [sp, #0]
 801d07e:	07db      	lsls	r3, r3, #31
 801d080:	d4af      	bmi.n	801cfe2 <_dtoa_r+0xa82>
 801d082:	4633      	mov	r3, r6
 801d084:	461e      	mov	r6, r3
 801d086:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801d08a:	2a30      	cmp	r2, #48	@ 0x30
 801d08c:	d0fa      	beq.n	801d084 <_dtoa_r+0xb24>
 801d08e:	e4b4      	b.n	801c9fa <_dtoa_r+0x49a>
 801d090:	459a      	cmp	sl, r3
 801d092:	d1a7      	bne.n	801cfe4 <_dtoa_r+0xa84>
 801d094:	2331      	movs	r3, #49	@ 0x31
 801d096:	f108 0801 	add.w	r8, r8, #1
 801d09a:	f88a 3000 	strb.w	r3, [sl]
 801d09e:	e4ac      	b.n	801c9fa <_dtoa_r+0x49a>
 801d0a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801d0a2:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801d100 <_dtoa_r+0xba0>
 801d0a6:	b11b      	cbz	r3, 801d0b0 <_dtoa_r+0xb50>
 801d0a8:	f10a 0308 	add.w	r3, sl, #8
 801d0ac:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801d0ae:	6013      	str	r3, [r2, #0]
 801d0b0:	4650      	mov	r0, sl
 801d0b2:	b017      	add	sp, #92	@ 0x5c
 801d0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d0b8:	9b07      	ldr	r3, [sp, #28]
 801d0ba:	2b01      	cmp	r3, #1
 801d0bc:	f77f ae2d 	ble.w	801cd1a <_dtoa_r+0x7ba>
 801d0c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801d0c2:	9308      	str	r3, [sp, #32]
 801d0c4:	2001      	movs	r0, #1
 801d0c6:	e64c      	b.n	801cd62 <_dtoa_r+0x802>
 801d0c8:	f1bb 0f00 	cmp.w	fp, #0
 801d0cc:	f77f aed8 	ble.w	801ce80 <_dtoa_r+0x920>
 801d0d0:	4656      	mov	r6, sl
 801d0d2:	4621      	mov	r1, r4
 801d0d4:	9802      	ldr	r0, [sp, #8]
 801d0d6:	f7ff f9b3 	bl	801c440 <quorem>
 801d0da:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801d0de:	f806 3b01 	strb.w	r3, [r6], #1
 801d0e2:	eba6 020a 	sub.w	r2, r6, sl
 801d0e6:	4593      	cmp	fp, r2
 801d0e8:	ddb3      	ble.n	801d052 <_dtoa_r+0xaf2>
 801d0ea:	2300      	movs	r3, #0
 801d0ec:	220a      	movs	r2, #10
 801d0ee:	9902      	ldr	r1, [sp, #8]
 801d0f0:	4648      	mov	r0, r9
 801d0f2:	f000 f969 	bl	801d3c8 <__multadd>
 801d0f6:	9002      	str	r0, [sp, #8]
 801d0f8:	e7eb      	b.n	801d0d2 <_dtoa_r+0xb72>
 801d0fa:	bf00      	nop
 801d0fc:	08020f5a 	.word	0x08020f5a
 801d100:	08020ef5 	.word	0x08020ef5

0801d104 <_free_r>:
 801d104:	b538      	push	{r3, r4, r5, lr}
 801d106:	4605      	mov	r5, r0
 801d108:	2900      	cmp	r1, #0
 801d10a:	d041      	beq.n	801d190 <_free_r+0x8c>
 801d10c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d110:	1f0c      	subs	r4, r1, #4
 801d112:	2b00      	cmp	r3, #0
 801d114:	bfb8      	it	lt
 801d116:	18e4      	addlt	r4, r4, r3
 801d118:	f000 f8e8 	bl	801d2ec <__malloc_lock>
 801d11c:	4a1d      	ldr	r2, [pc, #116]	@ (801d194 <_free_r+0x90>)
 801d11e:	6813      	ldr	r3, [r2, #0]
 801d120:	b933      	cbnz	r3, 801d130 <_free_r+0x2c>
 801d122:	6063      	str	r3, [r4, #4]
 801d124:	6014      	str	r4, [r2, #0]
 801d126:	4628      	mov	r0, r5
 801d128:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d12c:	f000 b8e4 	b.w	801d2f8 <__malloc_unlock>
 801d130:	42a3      	cmp	r3, r4
 801d132:	d908      	bls.n	801d146 <_free_r+0x42>
 801d134:	6820      	ldr	r0, [r4, #0]
 801d136:	1821      	adds	r1, r4, r0
 801d138:	428b      	cmp	r3, r1
 801d13a:	bf01      	itttt	eq
 801d13c:	6819      	ldreq	r1, [r3, #0]
 801d13e:	685b      	ldreq	r3, [r3, #4]
 801d140:	1809      	addeq	r1, r1, r0
 801d142:	6021      	streq	r1, [r4, #0]
 801d144:	e7ed      	b.n	801d122 <_free_r+0x1e>
 801d146:	461a      	mov	r2, r3
 801d148:	685b      	ldr	r3, [r3, #4]
 801d14a:	b10b      	cbz	r3, 801d150 <_free_r+0x4c>
 801d14c:	42a3      	cmp	r3, r4
 801d14e:	d9fa      	bls.n	801d146 <_free_r+0x42>
 801d150:	6811      	ldr	r1, [r2, #0]
 801d152:	1850      	adds	r0, r2, r1
 801d154:	42a0      	cmp	r0, r4
 801d156:	d10b      	bne.n	801d170 <_free_r+0x6c>
 801d158:	6820      	ldr	r0, [r4, #0]
 801d15a:	4401      	add	r1, r0
 801d15c:	1850      	adds	r0, r2, r1
 801d15e:	6011      	str	r1, [r2, #0]
 801d160:	4283      	cmp	r3, r0
 801d162:	d1e0      	bne.n	801d126 <_free_r+0x22>
 801d164:	6818      	ldr	r0, [r3, #0]
 801d166:	685b      	ldr	r3, [r3, #4]
 801d168:	4408      	add	r0, r1
 801d16a:	6053      	str	r3, [r2, #4]
 801d16c:	6010      	str	r0, [r2, #0]
 801d16e:	e7da      	b.n	801d126 <_free_r+0x22>
 801d170:	d902      	bls.n	801d178 <_free_r+0x74>
 801d172:	230c      	movs	r3, #12
 801d174:	602b      	str	r3, [r5, #0]
 801d176:	e7d6      	b.n	801d126 <_free_r+0x22>
 801d178:	6820      	ldr	r0, [r4, #0]
 801d17a:	1821      	adds	r1, r4, r0
 801d17c:	428b      	cmp	r3, r1
 801d17e:	bf02      	ittt	eq
 801d180:	6819      	ldreq	r1, [r3, #0]
 801d182:	685b      	ldreq	r3, [r3, #4]
 801d184:	1809      	addeq	r1, r1, r0
 801d186:	6063      	str	r3, [r4, #4]
 801d188:	bf08      	it	eq
 801d18a:	6021      	streq	r1, [r4, #0]
 801d18c:	6054      	str	r4, [r2, #4]
 801d18e:	e7ca      	b.n	801d126 <_free_r+0x22>
 801d190:	bd38      	pop	{r3, r4, r5, pc}
 801d192:	bf00      	nop
 801d194:	2000b000 	.word	0x2000b000

0801d198 <malloc>:
 801d198:	4b02      	ldr	r3, [pc, #8]	@ (801d1a4 <malloc+0xc>)
 801d19a:	4601      	mov	r1, r0
 801d19c:	6818      	ldr	r0, [r3, #0]
 801d19e:	f000 b825 	b.w	801d1ec <_malloc_r>
 801d1a2:	bf00      	nop
 801d1a4:	20000040 	.word	0x20000040

0801d1a8 <sbrk_aligned>:
 801d1a8:	b570      	push	{r4, r5, r6, lr}
 801d1aa:	4e0f      	ldr	r6, [pc, #60]	@ (801d1e8 <sbrk_aligned+0x40>)
 801d1ac:	460c      	mov	r4, r1
 801d1ae:	4605      	mov	r5, r0
 801d1b0:	6831      	ldr	r1, [r6, #0]
 801d1b2:	b911      	cbnz	r1, 801d1ba <sbrk_aligned+0x12>
 801d1b4:	f001 f804 	bl	801e1c0 <_sbrk_r>
 801d1b8:	6030      	str	r0, [r6, #0]
 801d1ba:	4621      	mov	r1, r4
 801d1bc:	4628      	mov	r0, r5
 801d1be:	f000 ffff 	bl	801e1c0 <_sbrk_r>
 801d1c2:	1c43      	adds	r3, r0, #1
 801d1c4:	d103      	bne.n	801d1ce <sbrk_aligned+0x26>
 801d1c6:	f04f 34ff 	mov.w	r4, #4294967295
 801d1ca:	4620      	mov	r0, r4
 801d1cc:	bd70      	pop	{r4, r5, r6, pc}
 801d1ce:	1cc4      	adds	r4, r0, #3
 801d1d0:	f024 0403 	bic.w	r4, r4, #3
 801d1d4:	42a0      	cmp	r0, r4
 801d1d6:	d0f8      	beq.n	801d1ca <sbrk_aligned+0x22>
 801d1d8:	1a21      	subs	r1, r4, r0
 801d1da:	4628      	mov	r0, r5
 801d1dc:	f000 fff0 	bl	801e1c0 <_sbrk_r>
 801d1e0:	3001      	adds	r0, #1
 801d1e2:	d1f2      	bne.n	801d1ca <sbrk_aligned+0x22>
 801d1e4:	e7ef      	b.n	801d1c6 <sbrk_aligned+0x1e>
 801d1e6:	bf00      	nop
 801d1e8:	2000affc 	.word	0x2000affc

0801d1ec <_malloc_r>:
 801d1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d1f0:	1ccd      	adds	r5, r1, #3
 801d1f2:	4606      	mov	r6, r0
 801d1f4:	f025 0503 	bic.w	r5, r5, #3
 801d1f8:	3508      	adds	r5, #8
 801d1fa:	2d0c      	cmp	r5, #12
 801d1fc:	bf38      	it	cc
 801d1fe:	250c      	movcc	r5, #12
 801d200:	2d00      	cmp	r5, #0
 801d202:	db01      	blt.n	801d208 <_malloc_r+0x1c>
 801d204:	42a9      	cmp	r1, r5
 801d206:	d904      	bls.n	801d212 <_malloc_r+0x26>
 801d208:	230c      	movs	r3, #12
 801d20a:	6033      	str	r3, [r6, #0]
 801d20c:	2000      	movs	r0, #0
 801d20e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d212:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801d2e8 <_malloc_r+0xfc>
 801d216:	f000 f869 	bl	801d2ec <__malloc_lock>
 801d21a:	f8d8 3000 	ldr.w	r3, [r8]
 801d21e:	461c      	mov	r4, r3
 801d220:	bb44      	cbnz	r4, 801d274 <_malloc_r+0x88>
 801d222:	4629      	mov	r1, r5
 801d224:	4630      	mov	r0, r6
 801d226:	f7ff ffbf 	bl	801d1a8 <sbrk_aligned>
 801d22a:	1c43      	adds	r3, r0, #1
 801d22c:	4604      	mov	r4, r0
 801d22e:	d158      	bne.n	801d2e2 <_malloc_r+0xf6>
 801d230:	f8d8 4000 	ldr.w	r4, [r8]
 801d234:	4627      	mov	r7, r4
 801d236:	2f00      	cmp	r7, #0
 801d238:	d143      	bne.n	801d2c2 <_malloc_r+0xd6>
 801d23a:	2c00      	cmp	r4, #0
 801d23c:	d04b      	beq.n	801d2d6 <_malloc_r+0xea>
 801d23e:	6823      	ldr	r3, [r4, #0]
 801d240:	4639      	mov	r1, r7
 801d242:	4630      	mov	r0, r6
 801d244:	eb04 0903 	add.w	r9, r4, r3
 801d248:	f000 ffba 	bl	801e1c0 <_sbrk_r>
 801d24c:	4581      	cmp	r9, r0
 801d24e:	d142      	bne.n	801d2d6 <_malloc_r+0xea>
 801d250:	6821      	ldr	r1, [r4, #0]
 801d252:	4630      	mov	r0, r6
 801d254:	1a6d      	subs	r5, r5, r1
 801d256:	4629      	mov	r1, r5
 801d258:	f7ff ffa6 	bl	801d1a8 <sbrk_aligned>
 801d25c:	3001      	adds	r0, #1
 801d25e:	d03a      	beq.n	801d2d6 <_malloc_r+0xea>
 801d260:	6823      	ldr	r3, [r4, #0]
 801d262:	442b      	add	r3, r5
 801d264:	6023      	str	r3, [r4, #0]
 801d266:	f8d8 3000 	ldr.w	r3, [r8]
 801d26a:	685a      	ldr	r2, [r3, #4]
 801d26c:	bb62      	cbnz	r2, 801d2c8 <_malloc_r+0xdc>
 801d26e:	f8c8 7000 	str.w	r7, [r8]
 801d272:	e00f      	b.n	801d294 <_malloc_r+0xa8>
 801d274:	6822      	ldr	r2, [r4, #0]
 801d276:	1b52      	subs	r2, r2, r5
 801d278:	d420      	bmi.n	801d2bc <_malloc_r+0xd0>
 801d27a:	2a0b      	cmp	r2, #11
 801d27c:	d917      	bls.n	801d2ae <_malloc_r+0xc2>
 801d27e:	1961      	adds	r1, r4, r5
 801d280:	42a3      	cmp	r3, r4
 801d282:	6025      	str	r5, [r4, #0]
 801d284:	bf18      	it	ne
 801d286:	6059      	strne	r1, [r3, #4]
 801d288:	6863      	ldr	r3, [r4, #4]
 801d28a:	bf08      	it	eq
 801d28c:	f8c8 1000 	streq.w	r1, [r8]
 801d290:	5162      	str	r2, [r4, r5]
 801d292:	604b      	str	r3, [r1, #4]
 801d294:	4630      	mov	r0, r6
 801d296:	f000 f82f 	bl	801d2f8 <__malloc_unlock>
 801d29a:	f104 000b 	add.w	r0, r4, #11
 801d29e:	1d23      	adds	r3, r4, #4
 801d2a0:	f020 0007 	bic.w	r0, r0, #7
 801d2a4:	1ac2      	subs	r2, r0, r3
 801d2a6:	bf1c      	itt	ne
 801d2a8:	1a1b      	subne	r3, r3, r0
 801d2aa:	50a3      	strne	r3, [r4, r2]
 801d2ac:	e7af      	b.n	801d20e <_malloc_r+0x22>
 801d2ae:	6862      	ldr	r2, [r4, #4]
 801d2b0:	42a3      	cmp	r3, r4
 801d2b2:	bf0c      	ite	eq
 801d2b4:	f8c8 2000 	streq.w	r2, [r8]
 801d2b8:	605a      	strne	r2, [r3, #4]
 801d2ba:	e7eb      	b.n	801d294 <_malloc_r+0xa8>
 801d2bc:	4623      	mov	r3, r4
 801d2be:	6864      	ldr	r4, [r4, #4]
 801d2c0:	e7ae      	b.n	801d220 <_malloc_r+0x34>
 801d2c2:	463c      	mov	r4, r7
 801d2c4:	687f      	ldr	r7, [r7, #4]
 801d2c6:	e7b6      	b.n	801d236 <_malloc_r+0x4a>
 801d2c8:	461a      	mov	r2, r3
 801d2ca:	685b      	ldr	r3, [r3, #4]
 801d2cc:	42a3      	cmp	r3, r4
 801d2ce:	d1fb      	bne.n	801d2c8 <_malloc_r+0xdc>
 801d2d0:	2300      	movs	r3, #0
 801d2d2:	6053      	str	r3, [r2, #4]
 801d2d4:	e7de      	b.n	801d294 <_malloc_r+0xa8>
 801d2d6:	230c      	movs	r3, #12
 801d2d8:	4630      	mov	r0, r6
 801d2da:	6033      	str	r3, [r6, #0]
 801d2dc:	f000 f80c 	bl	801d2f8 <__malloc_unlock>
 801d2e0:	e794      	b.n	801d20c <_malloc_r+0x20>
 801d2e2:	6005      	str	r5, [r0, #0]
 801d2e4:	e7d6      	b.n	801d294 <_malloc_r+0xa8>
 801d2e6:	bf00      	nop
 801d2e8:	2000b000 	.word	0x2000b000

0801d2ec <__malloc_lock>:
 801d2ec:	4801      	ldr	r0, [pc, #4]	@ (801d2f4 <__malloc_lock+0x8>)
 801d2ee:	f7ff b86c 	b.w	801c3ca <__retarget_lock_acquire_recursive>
 801d2f2:	bf00      	nop
 801d2f4:	2000aff8 	.word	0x2000aff8

0801d2f8 <__malloc_unlock>:
 801d2f8:	4801      	ldr	r0, [pc, #4]	@ (801d300 <__malloc_unlock+0x8>)
 801d2fa:	f7ff b867 	b.w	801c3cc <__retarget_lock_release_recursive>
 801d2fe:	bf00      	nop
 801d300:	2000aff8 	.word	0x2000aff8

0801d304 <_Balloc>:
 801d304:	b570      	push	{r4, r5, r6, lr}
 801d306:	69c6      	ldr	r6, [r0, #28]
 801d308:	4604      	mov	r4, r0
 801d30a:	460d      	mov	r5, r1
 801d30c:	b976      	cbnz	r6, 801d32c <_Balloc+0x28>
 801d30e:	2010      	movs	r0, #16
 801d310:	f7ff ff42 	bl	801d198 <malloc>
 801d314:	4602      	mov	r2, r0
 801d316:	61e0      	str	r0, [r4, #28]
 801d318:	b920      	cbnz	r0, 801d324 <_Balloc+0x20>
 801d31a:	4b18      	ldr	r3, [pc, #96]	@ (801d37c <_Balloc+0x78>)
 801d31c:	216b      	movs	r1, #107	@ 0x6b
 801d31e:	4818      	ldr	r0, [pc, #96]	@ (801d380 <_Balloc+0x7c>)
 801d320:	f7ff f870 	bl	801c404 <__assert_func>
 801d324:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d328:	6006      	str	r6, [r0, #0]
 801d32a:	60c6      	str	r6, [r0, #12]
 801d32c:	69e6      	ldr	r6, [r4, #28]
 801d32e:	68f3      	ldr	r3, [r6, #12]
 801d330:	b183      	cbz	r3, 801d354 <_Balloc+0x50>
 801d332:	69e3      	ldr	r3, [r4, #28]
 801d334:	68db      	ldr	r3, [r3, #12]
 801d336:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801d33a:	b9b8      	cbnz	r0, 801d36c <_Balloc+0x68>
 801d33c:	2101      	movs	r1, #1
 801d33e:	4620      	mov	r0, r4
 801d340:	fa01 f605 	lsl.w	r6, r1, r5
 801d344:	1d72      	adds	r2, r6, #5
 801d346:	0092      	lsls	r2, r2, #2
 801d348:	f000 ff51 	bl	801e1ee <_calloc_r>
 801d34c:	b160      	cbz	r0, 801d368 <_Balloc+0x64>
 801d34e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801d352:	e00e      	b.n	801d372 <_Balloc+0x6e>
 801d354:	2221      	movs	r2, #33	@ 0x21
 801d356:	2104      	movs	r1, #4
 801d358:	4620      	mov	r0, r4
 801d35a:	f000 ff48 	bl	801e1ee <_calloc_r>
 801d35e:	69e3      	ldr	r3, [r4, #28]
 801d360:	60f0      	str	r0, [r6, #12]
 801d362:	68db      	ldr	r3, [r3, #12]
 801d364:	2b00      	cmp	r3, #0
 801d366:	d1e4      	bne.n	801d332 <_Balloc+0x2e>
 801d368:	2000      	movs	r0, #0
 801d36a:	bd70      	pop	{r4, r5, r6, pc}
 801d36c:	6802      	ldr	r2, [r0, #0]
 801d36e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801d372:	2300      	movs	r3, #0
 801d374:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d378:	e7f7      	b.n	801d36a <_Balloc+0x66>
 801d37a:	bf00      	nop
 801d37c:	08020e16 	.word	0x08020e16
 801d380:	08020f6b 	.word	0x08020f6b

0801d384 <_Bfree>:
 801d384:	b570      	push	{r4, r5, r6, lr}
 801d386:	69c6      	ldr	r6, [r0, #28]
 801d388:	4605      	mov	r5, r0
 801d38a:	460c      	mov	r4, r1
 801d38c:	b976      	cbnz	r6, 801d3ac <_Bfree+0x28>
 801d38e:	2010      	movs	r0, #16
 801d390:	f7ff ff02 	bl	801d198 <malloc>
 801d394:	4602      	mov	r2, r0
 801d396:	61e8      	str	r0, [r5, #28]
 801d398:	b920      	cbnz	r0, 801d3a4 <_Bfree+0x20>
 801d39a:	4b09      	ldr	r3, [pc, #36]	@ (801d3c0 <_Bfree+0x3c>)
 801d39c:	218f      	movs	r1, #143	@ 0x8f
 801d39e:	4809      	ldr	r0, [pc, #36]	@ (801d3c4 <_Bfree+0x40>)
 801d3a0:	f7ff f830 	bl	801c404 <__assert_func>
 801d3a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d3a8:	6006      	str	r6, [r0, #0]
 801d3aa:	60c6      	str	r6, [r0, #12]
 801d3ac:	b13c      	cbz	r4, 801d3be <_Bfree+0x3a>
 801d3ae:	69eb      	ldr	r3, [r5, #28]
 801d3b0:	6862      	ldr	r2, [r4, #4]
 801d3b2:	68db      	ldr	r3, [r3, #12]
 801d3b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d3b8:	6021      	str	r1, [r4, #0]
 801d3ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801d3be:	bd70      	pop	{r4, r5, r6, pc}
 801d3c0:	08020e16 	.word	0x08020e16
 801d3c4:	08020f6b 	.word	0x08020f6b

0801d3c8 <__multadd>:
 801d3c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d3cc:	f101 0c14 	add.w	ip, r1, #20
 801d3d0:	4607      	mov	r7, r0
 801d3d2:	460c      	mov	r4, r1
 801d3d4:	461e      	mov	r6, r3
 801d3d6:	690d      	ldr	r5, [r1, #16]
 801d3d8:	2000      	movs	r0, #0
 801d3da:	f8dc 3000 	ldr.w	r3, [ip]
 801d3de:	3001      	adds	r0, #1
 801d3e0:	b299      	uxth	r1, r3
 801d3e2:	4285      	cmp	r5, r0
 801d3e4:	fb02 6101 	mla	r1, r2, r1, r6
 801d3e8:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801d3ec:	ea4f 4311 	mov.w	r3, r1, lsr #16
 801d3f0:	b289      	uxth	r1, r1
 801d3f2:	fb02 3306 	mla	r3, r2, r6, r3
 801d3f6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801d3fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801d3fe:	f84c 1b04 	str.w	r1, [ip], #4
 801d402:	dcea      	bgt.n	801d3da <__multadd+0x12>
 801d404:	b30e      	cbz	r6, 801d44a <__multadd+0x82>
 801d406:	68a3      	ldr	r3, [r4, #8]
 801d408:	42ab      	cmp	r3, r5
 801d40a:	dc19      	bgt.n	801d440 <__multadd+0x78>
 801d40c:	6861      	ldr	r1, [r4, #4]
 801d40e:	4638      	mov	r0, r7
 801d410:	3101      	adds	r1, #1
 801d412:	f7ff ff77 	bl	801d304 <_Balloc>
 801d416:	4680      	mov	r8, r0
 801d418:	b928      	cbnz	r0, 801d426 <__multadd+0x5e>
 801d41a:	4602      	mov	r2, r0
 801d41c:	4b0c      	ldr	r3, [pc, #48]	@ (801d450 <__multadd+0x88>)
 801d41e:	21ba      	movs	r1, #186	@ 0xba
 801d420:	480c      	ldr	r0, [pc, #48]	@ (801d454 <__multadd+0x8c>)
 801d422:	f7fe ffef 	bl	801c404 <__assert_func>
 801d426:	6922      	ldr	r2, [r4, #16]
 801d428:	f104 010c 	add.w	r1, r4, #12
 801d42c:	300c      	adds	r0, #12
 801d42e:	3202      	adds	r2, #2
 801d430:	0092      	lsls	r2, r2, #2
 801d432:	f7fe ffda 	bl	801c3ea <memcpy>
 801d436:	4621      	mov	r1, r4
 801d438:	4644      	mov	r4, r8
 801d43a:	4638      	mov	r0, r7
 801d43c:	f7ff ffa2 	bl	801d384 <_Bfree>
 801d440:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801d444:	3501      	adds	r5, #1
 801d446:	615e      	str	r6, [r3, #20]
 801d448:	6125      	str	r5, [r4, #16]
 801d44a:	4620      	mov	r0, r4
 801d44c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d450:	08020f5a 	.word	0x08020f5a
 801d454:	08020f6b 	.word	0x08020f6b

0801d458 <__hi0bits>:
 801d458:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801d45c:	4603      	mov	r3, r0
 801d45e:	bf36      	itet	cc
 801d460:	0403      	lslcc	r3, r0, #16
 801d462:	2000      	movcs	r0, #0
 801d464:	2010      	movcc	r0, #16
 801d466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801d46a:	bf3c      	itt	cc
 801d46c:	021b      	lslcc	r3, r3, #8
 801d46e:	3008      	addcc	r0, #8
 801d470:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d474:	bf3c      	itt	cc
 801d476:	011b      	lslcc	r3, r3, #4
 801d478:	3004      	addcc	r0, #4
 801d47a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d47e:	bf3c      	itt	cc
 801d480:	009b      	lslcc	r3, r3, #2
 801d482:	3002      	addcc	r0, #2
 801d484:	2b00      	cmp	r3, #0
 801d486:	db05      	blt.n	801d494 <__hi0bits+0x3c>
 801d488:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801d48c:	f100 0001 	add.w	r0, r0, #1
 801d490:	bf08      	it	eq
 801d492:	2020      	moveq	r0, #32
 801d494:	4770      	bx	lr

0801d496 <__lo0bits>:
 801d496:	6803      	ldr	r3, [r0, #0]
 801d498:	4602      	mov	r2, r0
 801d49a:	f013 0007 	ands.w	r0, r3, #7
 801d49e:	d00b      	beq.n	801d4b8 <__lo0bits+0x22>
 801d4a0:	07d9      	lsls	r1, r3, #31
 801d4a2:	d421      	bmi.n	801d4e8 <__lo0bits+0x52>
 801d4a4:	0798      	lsls	r0, r3, #30
 801d4a6:	bf47      	ittee	mi
 801d4a8:	085b      	lsrmi	r3, r3, #1
 801d4aa:	2001      	movmi	r0, #1
 801d4ac:	089b      	lsrpl	r3, r3, #2
 801d4ae:	2002      	movpl	r0, #2
 801d4b0:	bf4c      	ite	mi
 801d4b2:	6013      	strmi	r3, [r2, #0]
 801d4b4:	6013      	strpl	r3, [r2, #0]
 801d4b6:	4770      	bx	lr
 801d4b8:	b299      	uxth	r1, r3
 801d4ba:	b909      	cbnz	r1, 801d4c0 <__lo0bits+0x2a>
 801d4bc:	0c1b      	lsrs	r3, r3, #16
 801d4be:	2010      	movs	r0, #16
 801d4c0:	b2d9      	uxtb	r1, r3
 801d4c2:	b909      	cbnz	r1, 801d4c8 <__lo0bits+0x32>
 801d4c4:	3008      	adds	r0, #8
 801d4c6:	0a1b      	lsrs	r3, r3, #8
 801d4c8:	0719      	lsls	r1, r3, #28
 801d4ca:	bf04      	itt	eq
 801d4cc:	091b      	lsreq	r3, r3, #4
 801d4ce:	3004      	addeq	r0, #4
 801d4d0:	0799      	lsls	r1, r3, #30
 801d4d2:	bf04      	itt	eq
 801d4d4:	089b      	lsreq	r3, r3, #2
 801d4d6:	3002      	addeq	r0, #2
 801d4d8:	07d9      	lsls	r1, r3, #31
 801d4da:	d403      	bmi.n	801d4e4 <__lo0bits+0x4e>
 801d4dc:	085b      	lsrs	r3, r3, #1
 801d4de:	f100 0001 	add.w	r0, r0, #1
 801d4e2:	d003      	beq.n	801d4ec <__lo0bits+0x56>
 801d4e4:	6013      	str	r3, [r2, #0]
 801d4e6:	4770      	bx	lr
 801d4e8:	2000      	movs	r0, #0
 801d4ea:	4770      	bx	lr
 801d4ec:	2020      	movs	r0, #32
 801d4ee:	4770      	bx	lr

0801d4f0 <__i2b>:
 801d4f0:	b510      	push	{r4, lr}
 801d4f2:	460c      	mov	r4, r1
 801d4f4:	2101      	movs	r1, #1
 801d4f6:	f7ff ff05 	bl	801d304 <_Balloc>
 801d4fa:	4602      	mov	r2, r0
 801d4fc:	b928      	cbnz	r0, 801d50a <__i2b+0x1a>
 801d4fe:	4b05      	ldr	r3, [pc, #20]	@ (801d514 <__i2b+0x24>)
 801d500:	f240 1145 	movw	r1, #325	@ 0x145
 801d504:	4804      	ldr	r0, [pc, #16]	@ (801d518 <__i2b+0x28>)
 801d506:	f7fe ff7d 	bl	801c404 <__assert_func>
 801d50a:	2301      	movs	r3, #1
 801d50c:	6144      	str	r4, [r0, #20]
 801d50e:	6103      	str	r3, [r0, #16]
 801d510:	bd10      	pop	{r4, pc}
 801d512:	bf00      	nop
 801d514:	08020f5a 	.word	0x08020f5a
 801d518:	08020f6b 	.word	0x08020f6b

0801d51c <__multiply>:
 801d51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d520:	4617      	mov	r7, r2
 801d522:	690a      	ldr	r2, [r1, #16]
 801d524:	4689      	mov	r9, r1
 801d526:	b085      	sub	sp, #20
 801d528:	693b      	ldr	r3, [r7, #16]
 801d52a:	429a      	cmp	r2, r3
 801d52c:	bfa2      	ittt	ge
 801d52e:	463b      	movge	r3, r7
 801d530:	460f      	movge	r7, r1
 801d532:	4699      	movge	r9, r3
 801d534:	693d      	ldr	r5, [r7, #16]
 801d536:	68bb      	ldr	r3, [r7, #8]
 801d538:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801d53c:	6879      	ldr	r1, [r7, #4]
 801d53e:	eb05 060a 	add.w	r6, r5, sl
 801d542:	42b3      	cmp	r3, r6
 801d544:	bfb8      	it	lt
 801d546:	3101      	addlt	r1, #1
 801d548:	f7ff fedc 	bl	801d304 <_Balloc>
 801d54c:	b930      	cbnz	r0, 801d55c <__multiply+0x40>
 801d54e:	4602      	mov	r2, r0
 801d550:	4b42      	ldr	r3, [pc, #264]	@ (801d65c <__multiply+0x140>)
 801d552:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801d556:	4842      	ldr	r0, [pc, #264]	@ (801d660 <__multiply+0x144>)
 801d558:	f7fe ff54 	bl	801c404 <__assert_func>
 801d55c:	f100 0414 	add.w	r4, r0, #20
 801d560:	2200      	movs	r2, #0
 801d562:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801d566:	4623      	mov	r3, r4
 801d568:	4573      	cmp	r3, lr
 801d56a:	d320      	bcc.n	801d5ae <__multiply+0x92>
 801d56c:	f107 0814 	add.w	r8, r7, #20
 801d570:	f109 0114 	add.w	r1, r9, #20
 801d574:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801d578:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801d57c:	9302      	str	r3, [sp, #8]
 801d57e:	1beb      	subs	r3, r5, r7
 801d580:	3715      	adds	r7, #21
 801d582:	3b15      	subs	r3, #21
 801d584:	f023 0303 	bic.w	r3, r3, #3
 801d588:	3304      	adds	r3, #4
 801d58a:	42bd      	cmp	r5, r7
 801d58c:	bf38      	it	cc
 801d58e:	2304      	movcc	r3, #4
 801d590:	9301      	str	r3, [sp, #4]
 801d592:	9b02      	ldr	r3, [sp, #8]
 801d594:	9103      	str	r1, [sp, #12]
 801d596:	428b      	cmp	r3, r1
 801d598:	d80c      	bhi.n	801d5b4 <__multiply+0x98>
 801d59a:	2e00      	cmp	r6, #0
 801d59c:	dd03      	ble.n	801d5a6 <__multiply+0x8a>
 801d59e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801d5a2:	2b00      	cmp	r3, #0
 801d5a4:	d057      	beq.n	801d656 <__multiply+0x13a>
 801d5a6:	6106      	str	r6, [r0, #16]
 801d5a8:	b005      	add	sp, #20
 801d5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d5ae:	f843 2b04 	str.w	r2, [r3], #4
 801d5b2:	e7d9      	b.n	801d568 <__multiply+0x4c>
 801d5b4:	f8b1 a000 	ldrh.w	sl, [r1]
 801d5b8:	f1ba 0f00 	cmp.w	sl, #0
 801d5bc:	d021      	beq.n	801d602 <__multiply+0xe6>
 801d5be:	46c4      	mov	ip, r8
 801d5c0:	46a1      	mov	r9, r4
 801d5c2:	2700      	movs	r7, #0
 801d5c4:	f85c 2b04 	ldr.w	r2, [ip], #4
 801d5c8:	f8d9 3000 	ldr.w	r3, [r9]
 801d5cc:	fa1f fb82 	uxth.w	fp, r2
 801d5d0:	4565      	cmp	r5, ip
 801d5d2:	b29b      	uxth	r3, r3
 801d5d4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801d5d8:	fb0a 330b 	mla	r3, sl, fp, r3
 801d5dc:	443b      	add	r3, r7
 801d5de:	f8d9 7000 	ldr.w	r7, [r9]
 801d5e2:	ea4f 4717 	mov.w	r7, r7, lsr #16
 801d5e6:	fb0a 7202 	mla	r2, sl, r2, r7
 801d5ea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801d5ee:	b29b      	uxth	r3, r3
 801d5f0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801d5f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d5f8:	f849 3b04 	str.w	r3, [r9], #4
 801d5fc:	d8e2      	bhi.n	801d5c4 <__multiply+0xa8>
 801d5fe:	9b01      	ldr	r3, [sp, #4]
 801d600:	50e7      	str	r7, [r4, r3]
 801d602:	9b03      	ldr	r3, [sp, #12]
 801d604:	3104      	adds	r1, #4
 801d606:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801d60a:	f1b9 0f00 	cmp.w	r9, #0
 801d60e:	d020      	beq.n	801d652 <__multiply+0x136>
 801d610:	6823      	ldr	r3, [r4, #0]
 801d612:	4647      	mov	r7, r8
 801d614:	46a4      	mov	ip, r4
 801d616:	f04f 0a00 	mov.w	sl, #0
 801d61a:	f8b7 b000 	ldrh.w	fp, [r7]
 801d61e:	b29b      	uxth	r3, r3
 801d620:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801d624:	fb09 220b 	mla	r2, r9, fp, r2
 801d628:	4452      	add	r2, sl
 801d62a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d62e:	f84c 3b04 	str.w	r3, [ip], #4
 801d632:	f857 3b04 	ldr.w	r3, [r7], #4
 801d636:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d63a:	f8bc 3000 	ldrh.w	r3, [ip]
 801d63e:	42bd      	cmp	r5, r7
 801d640:	fb09 330a 	mla	r3, r9, sl, r3
 801d644:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801d648:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d64c:	d8e5      	bhi.n	801d61a <__multiply+0xfe>
 801d64e:	9a01      	ldr	r2, [sp, #4]
 801d650:	50a3      	str	r3, [r4, r2]
 801d652:	3404      	adds	r4, #4
 801d654:	e79d      	b.n	801d592 <__multiply+0x76>
 801d656:	3e01      	subs	r6, #1
 801d658:	e79f      	b.n	801d59a <__multiply+0x7e>
 801d65a:	bf00      	nop
 801d65c:	08020f5a 	.word	0x08020f5a
 801d660:	08020f6b 	.word	0x08020f6b

0801d664 <__pow5mult>:
 801d664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d668:	4615      	mov	r5, r2
 801d66a:	f012 0203 	ands.w	r2, r2, #3
 801d66e:	4607      	mov	r7, r0
 801d670:	460e      	mov	r6, r1
 801d672:	d007      	beq.n	801d684 <__pow5mult+0x20>
 801d674:	3a01      	subs	r2, #1
 801d676:	4c25      	ldr	r4, [pc, #148]	@ (801d70c <__pow5mult+0xa8>)
 801d678:	2300      	movs	r3, #0
 801d67a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d67e:	f7ff fea3 	bl	801d3c8 <__multadd>
 801d682:	4606      	mov	r6, r0
 801d684:	10ad      	asrs	r5, r5, #2
 801d686:	d03d      	beq.n	801d704 <__pow5mult+0xa0>
 801d688:	69fc      	ldr	r4, [r7, #28]
 801d68a:	b97c      	cbnz	r4, 801d6ac <__pow5mult+0x48>
 801d68c:	2010      	movs	r0, #16
 801d68e:	f7ff fd83 	bl	801d198 <malloc>
 801d692:	4602      	mov	r2, r0
 801d694:	61f8      	str	r0, [r7, #28]
 801d696:	b928      	cbnz	r0, 801d6a4 <__pow5mult+0x40>
 801d698:	4b1d      	ldr	r3, [pc, #116]	@ (801d710 <__pow5mult+0xac>)
 801d69a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801d69e:	481d      	ldr	r0, [pc, #116]	@ (801d714 <__pow5mult+0xb0>)
 801d6a0:	f7fe feb0 	bl	801c404 <__assert_func>
 801d6a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d6a8:	6004      	str	r4, [r0, #0]
 801d6aa:	60c4      	str	r4, [r0, #12]
 801d6ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801d6b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d6b4:	b94c      	cbnz	r4, 801d6ca <__pow5mult+0x66>
 801d6b6:	f240 2171 	movw	r1, #625	@ 0x271
 801d6ba:	4638      	mov	r0, r7
 801d6bc:	f7ff ff18 	bl	801d4f0 <__i2b>
 801d6c0:	2300      	movs	r3, #0
 801d6c2:	4604      	mov	r4, r0
 801d6c4:	f8c8 0008 	str.w	r0, [r8, #8]
 801d6c8:	6003      	str	r3, [r0, #0]
 801d6ca:	f04f 0900 	mov.w	r9, #0
 801d6ce:	07eb      	lsls	r3, r5, #31
 801d6d0:	d50a      	bpl.n	801d6e8 <__pow5mult+0x84>
 801d6d2:	4631      	mov	r1, r6
 801d6d4:	4622      	mov	r2, r4
 801d6d6:	4638      	mov	r0, r7
 801d6d8:	f7ff ff20 	bl	801d51c <__multiply>
 801d6dc:	4680      	mov	r8, r0
 801d6de:	4631      	mov	r1, r6
 801d6e0:	4638      	mov	r0, r7
 801d6e2:	4646      	mov	r6, r8
 801d6e4:	f7ff fe4e 	bl	801d384 <_Bfree>
 801d6e8:	106d      	asrs	r5, r5, #1
 801d6ea:	d00b      	beq.n	801d704 <__pow5mult+0xa0>
 801d6ec:	6820      	ldr	r0, [r4, #0]
 801d6ee:	b938      	cbnz	r0, 801d700 <__pow5mult+0x9c>
 801d6f0:	4622      	mov	r2, r4
 801d6f2:	4621      	mov	r1, r4
 801d6f4:	4638      	mov	r0, r7
 801d6f6:	f7ff ff11 	bl	801d51c <__multiply>
 801d6fa:	6020      	str	r0, [r4, #0]
 801d6fc:	f8c0 9000 	str.w	r9, [r0]
 801d700:	4604      	mov	r4, r0
 801d702:	e7e4      	b.n	801d6ce <__pow5mult+0x6a>
 801d704:	4630      	mov	r0, r6
 801d706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d70a:	bf00      	nop
 801d70c:	080210e0 	.word	0x080210e0
 801d710:	08020e16 	.word	0x08020e16
 801d714:	08020f6b 	.word	0x08020f6b

0801d718 <__lshift>:
 801d718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d71c:	460c      	mov	r4, r1
 801d71e:	4607      	mov	r7, r0
 801d720:	4691      	mov	r9, r2
 801d722:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d726:	6923      	ldr	r3, [r4, #16]
 801d728:	6849      	ldr	r1, [r1, #4]
 801d72a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d72e:	68a3      	ldr	r3, [r4, #8]
 801d730:	f108 0601 	add.w	r6, r8, #1
 801d734:	42b3      	cmp	r3, r6
 801d736:	db0b      	blt.n	801d750 <__lshift+0x38>
 801d738:	4638      	mov	r0, r7
 801d73a:	f7ff fde3 	bl	801d304 <_Balloc>
 801d73e:	4605      	mov	r5, r0
 801d740:	b948      	cbnz	r0, 801d756 <__lshift+0x3e>
 801d742:	4602      	mov	r2, r0
 801d744:	4b28      	ldr	r3, [pc, #160]	@ (801d7e8 <__lshift+0xd0>)
 801d746:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801d74a:	4828      	ldr	r0, [pc, #160]	@ (801d7ec <__lshift+0xd4>)
 801d74c:	f7fe fe5a 	bl	801c404 <__assert_func>
 801d750:	3101      	adds	r1, #1
 801d752:	005b      	lsls	r3, r3, #1
 801d754:	e7ee      	b.n	801d734 <__lshift+0x1c>
 801d756:	2300      	movs	r3, #0
 801d758:	f100 0114 	add.w	r1, r0, #20
 801d75c:	f100 0210 	add.w	r2, r0, #16
 801d760:	4618      	mov	r0, r3
 801d762:	4553      	cmp	r3, sl
 801d764:	db33      	blt.n	801d7ce <__lshift+0xb6>
 801d766:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d76a:	f104 0314 	add.w	r3, r4, #20
 801d76e:	6920      	ldr	r0, [r4, #16]
 801d770:	f019 091f 	ands.w	r9, r9, #31
 801d774:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d778:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d77c:	d02b      	beq.n	801d7d6 <__lshift+0xbe>
 801d77e:	f1c9 0e20 	rsb	lr, r9, #32
 801d782:	468a      	mov	sl, r1
 801d784:	2200      	movs	r2, #0
 801d786:	6818      	ldr	r0, [r3, #0]
 801d788:	fa00 f009 	lsl.w	r0, r0, r9
 801d78c:	4310      	orrs	r0, r2
 801d78e:	f84a 0b04 	str.w	r0, [sl], #4
 801d792:	f853 2b04 	ldr.w	r2, [r3], #4
 801d796:	459c      	cmp	ip, r3
 801d798:	fa22 f20e 	lsr.w	r2, r2, lr
 801d79c:	d8f3      	bhi.n	801d786 <__lshift+0x6e>
 801d79e:	ebac 0304 	sub.w	r3, ip, r4
 801d7a2:	f104 0015 	add.w	r0, r4, #21
 801d7a6:	3b15      	subs	r3, #21
 801d7a8:	f023 0303 	bic.w	r3, r3, #3
 801d7ac:	3304      	adds	r3, #4
 801d7ae:	4560      	cmp	r0, ip
 801d7b0:	bf88      	it	hi
 801d7b2:	2304      	movhi	r3, #4
 801d7b4:	50ca      	str	r2, [r1, r3]
 801d7b6:	b10a      	cbz	r2, 801d7bc <__lshift+0xa4>
 801d7b8:	f108 0602 	add.w	r6, r8, #2
 801d7bc:	3e01      	subs	r6, #1
 801d7be:	4638      	mov	r0, r7
 801d7c0:	4621      	mov	r1, r4
 801d7c2:	612e      	str	r6, [r5, #16]
 801d7c4:	f7ff fdde 	bl	801d384 <_Bfree>
 801d7c8:	4628      	mov	r0, r5
 801d7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d7ce:	3301      	adds	r3, #1
 801d7d0:	f842 0f04 	str.w	r0, [r2, #4]!
 801d7d4:	e7c5      	b.n	801d762 <__lshift+0x4a>
 801d7d6:	3904      	subs	r1, #4
 801d7d8:	f853 2b04 	ldr.w	r2, [r3], #4
 801d7dc:	459c      	cmp	ip, r3
 801d7de:	f841 2f04 	str.w	r2, [r1, #4]!
 801d7e2:	d8f9      	bhi.n	801d7d8 <__lshift+0xc0>
 801d7e4:	e7ea      	b.n	801d7bc <__lshift+0xa4>
 801d7e6:	bf00      	nop
 801d7e8:	08020f5a 	.word	0x08020f5a
 801d7ec:	08020f6b 	.word	0x08020f6b

0801d7f0 <__mcmp>:
 801d7f0:	4603      	mov	r3, r0
 801d7f2:	690a      	ldr	r2, [r1, #16]
 801d7f4:	6900      	ldr	r0, [r0, #16]
 801d7f6:	1a80      	subs	r0, r0, r2
 801d7f8:	b530      	push	{r4, r5, lr}
 801d7fa:	d10e      	bne.n	801d81a <__mcmp+0x2a>
 801d7fc:	3314      	adds	r3, #20
 801d7fe:	3114      	adds	r1, #20
 801d800:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801d804:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801d808:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801d80c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801d810:	4295      	cmp	r5, r2
 801d812:	d003      	beq.n	801d81c <__mcmp+0x2c>
 801d814:	d205      	bcs.n	801d822 <__mcmp+0x32>
 801d816:	f04f 30ff 	mov.w	r0, #4294967295
 801d81a:	bd30      	pop	{r4, r5, pc}
 801d81c:	42a3      	cmp	r3, r4
 801d81e:	d3f3      	bcc.n	801d808 <__mcmp+0x18>
 801d820:	e7fb      	b.n	801d81a <__mcmp+0x2a>
 801d822:	2001      	movs	r0, #1
 801d824:	e7f9      	b.n	801d81a <__mcmp+0x2a>
	...

0801d828 <__mdiff>:
 801d828:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d82c:	4689      	mov	r9, r1
 801d82e:	4606      	mov	r6, r0
 801d830:	4611      	mov	r1, r2
 801d832:	4614      	mov	r4, r2
 801d834:	4648      	mov	r0, r9
 801d836:	f7ff ffdb 	bl	801d7f0 <__mcmp>
 801d83a:	1e05      	subs	r5, r0, #0
 801d83c:	d112      	bne.n	801d864 <__mdiff+0x3c>
 801d83e:	4629      	mov	r1, r5
 801d840:	4630      	mov	r0, r6
 801d842:	f7ff fd5f 	bl	801d304 <_Balloc>
 801d846:	4602      	mov	r2, r0
 801d848:	b928      	cbnz	r0, 801d856 <__mdiff+0x2e>
 801d84a:	4b41      	ldr	r3, [pc, #260]	@ (801d950 <__mdiff+0x128>)
 801d84c:	f240 2137 	movw	r1, #567	@ 0x237
 801d850:	4840      	ldr	r0, [pc, #256]	@ (801d954 <__mdiff+0x12c>)
 801d852:	f7fe fdd7 	bl	801c404 <__assert_func>
 801d856:	2301      	movs	r3, #1
 801d858:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d85c:	4610      	mov	r0, r2
 801d85e:	b003      	add	sp, #12
 801d860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d864:	bfbc      	itt	lt
 801d866:	464b      	movlt	r3, r9
 801d868:	46a1      	movlt	r9, r4
 801d86a:	4630      	mov	r0, r6
 801d86c:	bfb8      	it	lt
 801d86e:	2501      	movlt	r5, #1
 801d870:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801d874:	bfb4      	ite	lt
 801d876:	461c      	movlt	r4, r3
 801d878:	2500      	movge	r5, #0
 801d87a:	f7ff fd43 	bl	801d304 <_Balloc>
 801d87e:	4602      	mov	r2, r0
 801d880:	b918      	cbnz	r0, 801d88a <__mdiff+0x62>
 801d882:	4b33      	ldr	r3, [pc, #204]	@ (801d950 <__mdiff+0x128>)
 801d884:	f240 2145 	movw	r1, #581	@ 0x245
 801d888:	e7e2      	b.n	801d850 <__mdiff+0x28>
 801d88a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801d88e:	f104 0e14 	add.w	lr, r4, #20
 801d892:	6926      	ldr	r6, [r4, #16]
 801d894:	f100 0b14 	add.w	fp, r0, #20
 801d898:	60c5      	str	r5, [r0, #12]
 801d89a:	f109 0514 	add.w	r5, r9, #20
 801d89e:	f109 0310 	add.w	r3, r9, #16
 801d8a2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801d8a6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801d8aa:	46d9      	mov	r9, fp
 801d8ac:	f04f 0c00 	mov.w	ip, #0
 801d8b0:	9301      	str	r3, [sp, #4]
 801d8b2:	9b01      	ldr	r3, [sp, #4]
 801d8b4:	f85e 0b04 	ldr.w	r0, [lr], #4
 801d8b8:	f853 af04 	ldr.w	sl, [r3, #4]!
 801d8bc:	4576      	cmp	r6, lr
 801d8be:	9301      	str	r3, [sp, #4]
 801d8c0:	fa1f f38a 	uxth.w	r3, sl
 801d8c4:	4619      	mov	r1, r3
 801d8c6:	b283      	uxth	r3, r0
 801d8c8:	ea4f 4010 	mov.w	r0, r0, lsr #16
 801d8cc:	eba1 0303 	sub.w	r3, r1, r3
 801d8d0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801d8d4:	4463      	add	r3, ip
 801d8d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801d8da:	b29b      	uxth	r3, r3
 801d8dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801d8e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801d8e4:	f849 3b04 	str.w	r3, [r9], #4
 801d8e8:	d8e3      	bhi.n	801d8b2 <__mdiff+0x8a>
 801d8ea:	1b33      	subs	r3, r6, r4
 801d8ec:	3415      	adds	r4, #21
 801d8ee:	3b15      	subs	r3, #21
 801d8f0:	f023 0303 	bic.w	r3, r3, #3
 801d8f4:	3304      	adds	r3, #4
 801d8f6:	42a6      	cmp	r6, r4
 801d8f8:	bf38      	it	cc
 801d8fa:	2304      	movcc	r3, #4
 801d8fc:	441d      	add	r5, r3
 801d8fe:	445b      	add	r3, fp
 801d900:	462c      	mov	r4, r5
 801d902:	461e      	mov	r6, r3
 801d904:	4544      	cmp	r4, r8
 801d906:	d30e      	bcc.n	801d926 <__mdiff+0xfe>
 801d908:	f108 0103 	add.w	r1, r8, #3
 801d90c:	1b49      	subs	r1, r1, r5
 801d90e:	3d03      	subs	r5, #3
 801d910:	f021 0103 	bic.w	r1, r1, #3
 801d914:	45a8      	cmp	r8, r5
 801d916:	bf38      	it	cc
 801d918:	2100      	movcc	r1, #0
 801d91a:	440b      	add	r3, r1
 801d91c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d920:	b199      	cbz	r1, 801d94a <__mdiff+0x122>
 801d922:	6117      	str	r7, [r2, #16]
 801d924:	e79a      	b.n	801d85c <__mdiff+0x34>
 801d926:	f854 1b04 	ldr.w	r1, [r4], #4
 801d92a:	46e6      	mov	lr, ip
 801d92c:	fa1f fc81 	uxth.w	ip, r1
 801d930:	0c08      	lsrs	r0, r1, #16
 801d932:	4471      	add	r1, lr
 801d934:	44f4      	add	ip, lr
 801d936:	b289      	uxth	r1, r1
 801d938:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801d93c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801d940:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801d944:	f846 1b04 	str.w	r1, [r6], #4
 801d948:	e7dc      	b.n	801d904 <__mdiff+0xdc>
 801d94a:	3f01      	subs	r7, #1
 801d94c:	e7e6      	b.n	801d91c <__mdiff+0xf4>
 801d94e:	bf00      	nop
 801d950:	08020f5a 	.word	0x08020f5a
 801d954:	08020f6b 	.word	0x08020f6b

0801d958 <__d2b>:
 801d958:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d95c:	460f      	mov	r7, r1
 801d95e:	2101      	movs	r1, #1
 801d960:	4616      	mov	r6, r2
 801d962:	ec59 8b10 	vmov	r8, r9, d0
 801d966:	f7ff fccd 	bl	801d304 <_Balloc>
 801d96a:	4604      	mov	r4, r0
 801d96c:	b930      	cbnz	r0, 801d97c <__d2b+0x24>
 801d96e:	4602      	mov	r2, r0
 801d970:	4b23      	ldr	r3, [pc, #140]	@ (801da00 <__d2b+0xa8>)
 801d972:	f240 310f 	movw	r1, #783	@ 0x30f
 801d976:	4823      	ldr	r0, [pc, #140]	@ (801da04 <__d2b+0xac>)
 801d978:	f7fe fd44 	bl	801c404 <__assert_func>
 801d97c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801d980:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d984:	b10d      	cbz	r5, 801d98a <__d2b+0x32>
 801d986:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801d98a:	9301      	str	r3, [sp, #4]
 801d98c:	f1b8 0300 	subs.w	r3, r8, #0
 801d990:	d023      	beq.n	801d9da <__d2b+0x82>
 801d992:	4668      	mov	r0, sp
 801d994:	9300      	str	r3, [sp, #0]
 801d996:	f7ff fd7e 	bl	801d496 <__lo0bits>
 801d99a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801d99e:	b1d0      	cbz	r0, 801d9d6 <__d2b+0x7e>
 801d9a0:	f1c0 0320 	rsb	r3, r0, #32
 801d9a4:	fa02 f303 	lsl.w	r3, r2, r3
 801d9a8:	40c2      	lsrs	r2, r0
 801d9aa:	430b      	orrs	r3, r1
 801d9ac:	9201      	str	r2, [sp, #4]
 801d9ae:	6163      	str	r3, [r4, #20]
 801d9b0:	9b01      	ldr	r3, [sp, #4]
 801d9b2:	2b00      	cmp	r3, #0
 801d9b4:	61a3      	str	r3, [r4, #24]
 801d9b6:	bf0c      	ite	eq
 801d9b8:	2201      	moveq	r2, #1
 801d9ba:	2202      	movne	r2, #2
 801d9bc:	6122      	str	r2, [r4, #16]
 801d9be:	b1a5      	cbz	r5, 801d9ea <__d2b+0x92>
 801d9c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801d9c4:	4405      	add	r5, r0
 801d9c6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801d9ca:	603d      	str	r5, [r7, #0]
 801d9cc:	6030      	str	r0, [r6, #0]
 801d9ce:	4620      	mov	r0, r4
 801d9d0:	b003      	add	sp, #12
 801d9d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d9d6:	6161      	str	r1, [r4, #20]
 801d9d8:	e7ea      	b.n	801d9b0 <__d2b+0x58>
 801d9da:	a801      	add	r0, sp, #4
 801d9dc:	f7ff fd5b 	bl	801d496 <__lo0bits>
 801d9e0:	9b01      	ldr	r3, [sp, #4]
 801d9e2:	3020      	adds	r0, #32
 801d9e4:	2201      	movs	r2, #1
 801d9e6:	6163      	str	r3, [r4, #20]
 801d9e8:	e7e8      	b.n	801d9bc <__d2b+0x64>
 801d9ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801d9ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d9f2:	6038      	str	r0, [r7, #0]
 801d9f4:	6918      	ldr	r0, [r3, #16]
 801d9f6:	f7ff fd2f 	bl	801d458 <__hi0bits>
 801d9fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d9fe:	e7e5      	b.n	801d9cc <__d2b+0x74>
 801da00:	08020f5a 	.word	0x08020f5a
 801da04:	08020f6b 	.word	0x08020f6b

0801da08 <__ssputs_r>:
 801da08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801da0c:	461f      	mov	r7, r3
 801da0e:	688e      	ldr	r6, [r1, #8]
 801da10:	4682      	mov	sl, r0
 801da12:	460c      	mov	r4, r1
 801da14:	42be      	cmp	r6, r7
 801da16:	4690      	mov	r8, r2
 801da18:	680b      	ldr	r3, [r1, #0]
 801da1a:	d82d      	bhi.n	801da78 <__ssputs_r+0x70>
 801da1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801da20:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801da24:	d026      	beq.n	801da74 <__ssputs_r+0x6c>
 801da26:	6965      	ldr	r5, [r4, #20]
 801da28:	6909      	ldr	r1, [r1, #16]
 801da2a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801da2e:	eba3 0901 	sub.w	r9, r3, r1
 801da32:	1c7b      	adds	r3, r7, #1
 801da34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801da38:	444b      	add	r3, r9
 801da3a:	106d      	asrs	r5, r5, #1
 801da3c:	429d      	cmp	r5, r3
 801da3e:	bf38      	it	cc
 801da40:	461d      	movcc	r5, r3
 801da42:	0553      	lsls	r3, r2, #21
 801da44:	d527      	bpl.n	801da96 <__ssputs_r+0x8e>
 801da46:	4629      	mov	r1, r5
 801da48:	f7ff fbd0 	bl	801d1ec <_malloc_r>
 801da4c:	4606      	mov	r6, r0
 801da4e:	b360      	cbz	r0, 801daaa <__ssputs_r+0xa2>
 801da50:	464a      	mov	r2, r9
 801da52:	6921      	ldr	r1, [r4, #16]
 801da54:	f7fe fcc9 	bl	801c3ea <memcpy>
 801da58:	89a3      	ldrh	r3, [r4, #12]
 801da5a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801da5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801da62:	81a3      	strh	r3, [r4, #12]
 801da64:	6126      	str	r6, [r4, #16]
 801da66:	444e      	add	r6, r9
 801da68:	6165      	str	r5, [r4, #20]
 801da6a:	eba5 0509 	sub.w	r5, r5, r9
 801da6e:	6026      	str	r6, [r4, #0]
 801da70:	463e      	mov	r6, r7
 801da72:	60a5      	str	r5, [r4, #8]
 801da74:	42be      	cmp	r6, r7
 801da76:	d900      	bls.n	801da7a <__ssputs_r+0x72>
 801da78:	463e      	mov	r6, r7
 801da7a:	4632      	mov	r2, r6
 801da7c:	4641      	mov	r1, r8
 801da7e:	6820      	ldr	r0, [r4, #0]
 801da80:	f7fe fbec 	bl	801c25c <memmove>
 801da84:	68a3      	ldr	r3, [r4, #8]
 801da86:	2000      	movs	r0, #0
 801da88:	1b9b      	subs	r3, r3, r6
 801da8a:	60a3      	str	r3, [r4, #8]
 801da8c:	6823      	ldr	r3, [r4, #0]
 801da8e:	4433      	add	r3, r6
 801da90:	6023      	str	r3, [r4, #0]
 801da92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801da96:	462a      	mov	r2, r5
 801da98:	f000 fbcf 	bl	801e23a <_realloc_r>
 801da9c:	4606      	mov	r6, r0
 801da9e:	2800      	cmp	r0, #0
 801daa0:	d1e0      	bne.n	801da64 <__ssputs_r+0x5c>
 801daa2:	6921      	ldr	r1, [r4, #16]
 801daa4:	4650      	mov	r0, sl
 801daa6:	f7ff fb2d 	bl	801d104 <_free_r>
 801daaa:	230c      	movs	r3, #12
 801daac:	f04f 30ff 	mov.w	r0, #4294967295
 801dab0:	f8ca 3000 	str.w	r3, [sl]
 801dab4:	89a3      	ldrh	r3, [r4, #12]
 801dab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801daba:	81a3      	strh	r3, [r4, #12]
 801dabc:	e7e9      	b.n	801da92 <__ssputs_r+0x8a>
	...

0801dac0 <_svfiprintf_r>:
 801dac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dac4:	4698      	mov	r8, r3
 801dac6:	898b      	ldrh	r3, [r1, #12]
 801dac8:	b09d      	sub	sp, #116	@ 0x74
 801daca:	4607      	mov	r7, r0
 801dacc:	061b      	lsls	r3, r3, #24
 801dace:	460d      	mov	r5, r1
 801dad0:	4614      	mov	r4, r2
 801dad2:	d510      	bpl.n	801daf6 <_svfiprintf_r+0x36>
 801dad4:	690b      	ldr	r3, [r1, #16]
 801dad6:	b973      	cbnz	r3, 801daf6 <_svfiprintf_r+0x36>
 801dad8:	2140      	movs	r1, #64	@ 0x40
 801dada:	f7ff fb87 	bl	801d1ec <_malloc_r>
 801dade:	6028      	str	r0, [r5, #0]
 801dae0:	6128      	str	r0, [r5, #16]
 801dae2:	b930      	cbnz	r0, 801daf2 <_svfiprintf_r+0x32>
 801dae4:	230c      	movs	r3, #12
 801dae6:	603b      	str	r3, [r7, #0]
 801dae8:	f04f 30ff 	mov.w	r0, #4294967295
 801daec:	b01d      	add	sp, #116	@ 0x74
 801daee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801daf2:	2340      	movs	r3, #64	@ 0x40
 801daf4:	616b      	str	r3, [r5, #20]
 801daf6:	2300      	movs	r3, #0
 801daf8:	f8cd 800c 	str.w	r8, [sp, #12]
 801dafc:	f04f 0901 	mov.w	r9, #1
 801db00:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 801dca4 <_svfiprintf_r+0x1e4>
 801db04:	9309      	str	r3, [sp, #36]	@ 0x24
 801db06:	2320      	movs	r3, #32
 801db08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801db0c:	2330      	movs	r3, #48	@ 0x30
 801db0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801db12:	4623      	mov	r3, r4
 801db14:	469a      	mov	sl, r3
 801db16:	f813 2b01 	ldrb.w	r2, [r3], #1
 801db1a:	b10a      	cbz	r2, 801db20 <_svfiprintf_r+0x60>
 801db1c:	2a25      	cmp	r2, #37	@ 0x25
 801db1e:	d1f9      	bne.n	801db14 <_svfiprintf_r+0x54>
 801db20:	ebba 0b04 	subs.w	fp, sl, r4
 801db24:	d00b      	beq.n	801db3e <_svfiprintf_r+0x7e>
 801db26:	465b      	mov	r3, fp
 801db28:	4622      	mov	r2, r4
 801db2a:	4629      	mov	r1, r5
 801db2c:	4638      	mov	r0, r7
 801db2e:	f7ff ff6b 	bl	801da08 <__ssputs_r>
 801db32:	3001      	adds	r0, #1
 801db34:	f000 80a7 	beq.w	801dc86 <_svfiprintf_r+0x1c6>
 801db38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801db3a:	445a      	add	r2, fp
 801db3c:	9209      	str	r2, [sp, #36]	@ 0x24
 801db3e:	f89a 3000 	ldrb.w	r3, [sl]
 801db42:	2b00      	cmp	r3, #0
 801db44:	f000 809f 	beq.w	801dc86 <_svfiprintf_r+0x1c6>
 801db48:	2300      	movs	r3, #0
 801db4a:	f04f 32ff 	mov.w	r2, #4294967295
 801db4e:	f10a 0a01 	add.w	sl, sl, #1
 801db52:	9304      	str	r3, [sp, #16]
 801db54:	9307      	str	r3, [sp, #28]
 801db56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801db5a:	931a      	str	r3, [sp, #104]	@ 0x68
 801db5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801db60:	4654      	mov	r4, sl
 801db62:	2205      	movs	r2, #5
 801db64:	484f      	ldr	r0, [pc, #316]	@ (801dca4 <_svfiprintf_r+0x1e4>)
 801db66:	f814 1b01 	ldrb.w	r1, [r4], #1
 801db6a:	f7fe fc30 	bl	801c3ce <memchr>
 801db6e:	9a04      	ldr	r2, [sp, #16]
 801db70:	b9d8      	cbnz	r0, 801dbaa <_svfiprintf_r+0xea>
 801db72:	06d0      	lsls	r0, r2, #27
 801db74:	bf44      	itt	mi
 801db76:	2320      	movmi	r3, #32
 801db78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801db7c:	0711      	lsls	r1, r2, #28
 801db7e:	bf44      	itt	mi
 801db80:	232b      	movmi	r3, #43	@ 0x2b
 801db82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801db86:	f89a 3000 	ldrb.w	r3, [sl]
 801db8a:	2b2a      	cmp	r3, #42	@ 0x2a
 801db8c:	d015      	beq.n	801dbba <_svfiprintf_r+0xfa>
 801db8e:	9a07      	ldr	r2, [sp, #28]
 801db90:	4654      	mov	r4, sl
 801db92:	2000      	movs	r0, #0
 801db94:	f04f 0c0a 	mov.w	ip, #10
 801db98:	4621      	mov	r1, r4
 801db9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801db9e:	3b30      	subs	r3, #48	@ 0x30
 801dba0:	2b09      	cmp	r3, #9
 801dba2:	d94b      	bls.n	801dc3c <_svfiprintf_r+0x17c>
 801dba4:	b1b0      	cbz	r0, 801dbd4 <_svfiprintf_r+0x114>
 801dba6:	9207      	str	r2, [sp, #28]
 801dba8:	e014      	b.n	801dbd4 <_svfiprintf_r+0x114>
 801dbaa:	eba0 0308 	sub.w	r3, r0, r8
 801dbae:	46a2      	mov	sl, r4
 801dbb0:	fa09 f303 	lsl.w	r3, r9, r3
 801dbb4:	4313      	orrs	r3, r2
 801dbb6:	9304      	str	r3, [sp, #16]
 801dbb8:	e7d2      	b.n	801db60 <_svfiprintf_r+0xa0>
 801dbba:	9b03      	ldr	r3, [sp, #12]
 801dbbc:	1d19      	adds	r1, r3, #4
 801dbbe:	681b      	ldr	r3, [r3, #0]
 801dbc0:	2b00      	cmp	r3, #0
 801dbc2:	9103      	str	r1, [sp, #12]
 801dbc4:	bfbb      	ittet	lt
 801dbc6:	425b      	neglt	r3, r3
 801dbc8:	f042 0202 	orrlt.w	r2, r2, #2
 801dbcc:	9307      	strge	r3, [sp, #28]
 801dbce:	9307      	strlt	r3, [sp, #28]
 801dbd0:	bfb8      	it	lt
 801dbd2:	9204      	strlt	r2, [sp, #16]
 801dbd4:	7823      	ldrb	r3, [r4, #0]
 801dbd6:	2b2e      	cmp	r3, #46	@ 0x2e
 801dbd8:	d10a      	bne.n	801dbf0 <_svfiprintf_r+0x130>
 801dbda:	7863      	ldrb	r3, [r4, #1]
 801dbdc:	2b2a      	cmp	r3, #42	@ 0x2a
 801dbde:	d132      	bne.n	801dc46 <_svfiprintf_r+0x186>
 801dbe0:	9b03      	ldr	r3, [sp, #12]
 801dbe2:	3402      	adds	r4, #2
 801dbe4:	1d1a      	adds	r2, r3, #4
 801dbe6:	681b      	ldr	r3, [r3, #0]
 801dbe8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801dbec:	9203      	str	r2, [sp, #12]
 801dbee:	9305      	str	r3, [sp, #20]
 801dbf0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801dcb4 <_svfiprintf_r+0x1f4>
 801dbf4:	2203      	movs	r2, #3
 801dbf6:	7821      	ldrb	r1, [r4, #0]
 801dbf8:	4650      	mov	r0, sl
 801dbfa:	f7fe fbe8 	bl	801c3ce <memchr>
 801dbfe:	b138      	cbz	r0, 801dc10 <_svfiprintf_r+0x150>
 801dc00:	eba0 000a 	sub.w	r0, r0, sl
 801dc04:	2240      	movs	r2, #64	@ 0x40
 801dc06:	9b04      	ldr	r3, [sp, #16]
 801dc08:	3401      	adds	r4, #1
 801dc0a:	4082      	lsls	r2, r0
 801dc0c:	4313      	orrs	r3, r2
 801dc0e:	9304      	str	r3, [sp, #16]
 801dc10:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dc14:	2206      	movs	r2, #6
 801dc16:	4824      	ldr	r0, [pc, #144]	@ (801dca8 <_svfiprintf_r+0x1e8>)
 801dc18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801dc1c:	f7fe fbd7 	bl	801c3ce <memchr>
 801dc20:	2800      	cmp	r0, #0
 801dc22:	d036      	beq.n	801dc92 <_svfiprintf_r+0x1d2>
 801dc24:	4b21      	ldr	r3, [pc, #132]	@ (801dcac <_svfiprintf_r+0x1ec>)
 801dc26:	bb1b      	cbnz	r3, 801dc70 <_svfiprintf_r+0x1b0>
 801dc28:	9b03      	ldr	r3, [sp, #12]
 801dc2a:	3307      	adds	r3, #7
 801dc2c:	f023 0307 	bic.w	r3, r3, #7
 801dc30:	3308      	adds	r3, #8
 801dc32:	9303      	str	r3, [sp, #12]
 801dc34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dc36:	4433      	add	r3, r6
 801dc38:	9309      	str	r3, [sp, #36]	@ 0x24
 801dc3a:	e76a      	b.n	801db12 <_svfiprintf_r+0x52>
 801dc3c:	fb0c 3202 	mla	r2, ip, r2, r3
 801dc40:	460c      	mov	r4, r1
 801dc42:	2001      	movs	r0, #1
 801dc44:	e7a8      	b.n	801db98 <_svfiprintf_r+0xd8>
 801dc46:	2300      	movs	r3, #0
 801dc48:	3401      	adds	r4, #1
 801dc4a:	f04f 0c0a 	mov.w	ip, #10
 801dc4e:	4619      	mov	r1, r3
 801dc50:	9305      	str	r3, [sp, #20]
 801dc52:	4620      	mov	r0, r4
 801dc54:	f810 2b01 	ldrb.w	r2, [r0], #1
 801dc58:	3a30      	subs	r2, #48	@ 0x30
 801dc5a:	2a09      	cmp	r2, #9
 801dc5c:	d903      	bls.n	801dc66 <_svfiprintf_r+0x1a6>
 801dc5e:	2b00      	cmp	r3, #0
 801dc60:	d0c6      	beq.n	801dbf0 <_svfiprintf_r+0x130>
 801dc62:	9105      	str	r1, [sp, #20]
 801dc64:	e7c4      	b.n	801dbf0 <_svfiprintf_r+0x130>
 801dc66:	fb0c 2101 	mla	r1, ip, r1, r2
 801dc6a:	4604      	mov	r4, r0
 801dc6c:	2301      	movs	r3, #1
 801dc6e:	e7f0      	b.n	801dc52 <_svfiprintf_r+0x192>
 801dc70:	ab03      	add	r3, sp, #12
 801dc72:	462a      	mov	r2, r5
 801dc74:	a904      	add	r1, sp, #16
 801dc76:	4638      	mov	r0, r7
 801dc78:	9300      	str	r3, [sp, #0]
 801dc7a:	4b0d      	ldr	r3, [pc, #52]	@ (801dcb0 <_svfiprintf_r+0x1f0>)
 801dc7c:	f7fd fce4 	bl	801b648 <_printf_float>
 801dc80:	1c42      	adds	r2, r0, #1
 801dc82:	4606      	mov	r6, r0
 801dc84:	d1d6      	bne.n	801dc34 <_svfiprintf_r+0x174>
 801dc86:	89ab      	ldrh	r3, [r5, #12]
 801dc88:	065b      	lsls	r3, r3, #25
 801dc8a:	f53f af2d 	bmi.w	801dae8 <_svfiprintf_r+0x28>
 801dc8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801dc90:	e72c      	b.n	801daec <_svfiprintf_r+0x2c>
 801dc92:	ab03      	add	r3, sp, #12
 801dc94:	462a      	mov	r2, r5
 801dc96:	a904      	add	r1, sp, #16
 801dc98:	4638      	mov	r0, r7
 801dc9a:	9300      	str	r3, [sp, #0]
 801dc9c:	4b04      	ldr	r3, [pc, #16]	@ (801dcb0 <_svfiprintf_r+0x1f0>)
 801dc9e:	f7fd ff6f 	bl	801bb80 <_printf_i>
 801dca2:	e7ed      	b.n	801dc80 <_svfiprintf_r+0x1c0>
 801dca4:	08020fc4 	.word	0x08020fc4
 801dca8:	08020fce 	.word	0x08020fce
 801dcac:	0801b649 	.word	0x0801b649
 801dcb0:	0801da09 	.word	0x0801da09
 801dcb4:	08020fca 	.word	0x08020fca

0801dcb8 <__sfputc_r>:
 801dcb8:	6893      	ldr	r3, [r2, #8]
 801dcba:	3b01      	subs	r3, #1
 801dcbc:	2b00      	cmp	r3, #0
 801dcbe:	b410      	push	{r4}
 801dcc0:	6093      	str	r3, [r2, #8]
 801dcc2:	da08      	bge.n	801dcd6 <__sfputc_r+0x1e>
 801dcc4:	6994      	ldr	r4, [r2, #24]
 801dcc6:	42a3      	cmp	r3, r4
 801dcc8:	db01      	blt.n	801dcce <__sfputc_r+0x16>
 801dcca:	290a      	cmp	r1, #10
 801dccc:	d103      	bne.n	801dcd6 <__sfputc_r+0x1e>
 801dcce:	f85d 4b04 	ldr.w	r4, [sp], #4
 801dcd2:	f7fe ba1e 	b.w	801c112 <__swbuf_r>
 801dcd6:	6813      	ldr	r3, [r2, #0]
 801dcd8:	1c58      	adds	r0, r3, #1
 801dcda:	6010      	str	r0, [r2, #0]
 801dcdc:	4608      	mov	r0, r1
 801dcde:	7019      	strb	r1, [r3, #0]
 801dce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801dce4:	4770      	bx	lr

0801dce6 <__sfputs_r>:
 801dce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dce8:	4606      	mov	r6, r0
 801dcea:	460f      	mov	r7, r1
 801dcec:	4614      	mov	r4, r2
 801dcee:	18d5      	adds	r5, r2, r3
 801dcf0:	42ac      	cmp	r4, r5
 801dcf2:	d101      	bne.n	801dcf8 <__sfputs_r+0x12>
 801dcf4:	2000      	movs	r0, #0
 801dcf6:	e007      	b.n	801dd08 <__sfputs_r+0x22>
 801dcf8:	463a      	mov	r2, r7
 801dcfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dcfe:	4630      	mov	r0, r6
 801dd00:	f7ff ffda 	bl	801dcb8 <__sfputc_r>
 801dd04:	1c43      	adds	r3, r0, #1
 801dd06:	d1f3      	bne.n	801dcf0 <__sfputs_r+0xa>
 801dd08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801dd0c <_vfiprintf_r>:
 801dd0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dd10:	460d      	mov	r5, r1
 801dd12:	b09d      	sub	sp, #116	@ 0x74
 801dd14:	4614      	mov	r4, r2
 801dd16:	4698      	mov	r8, r3
 801dd18:	4606      	mov	r6, r0
 801dd1a:	b118      	cbz	r0, 801dd24 <_vfiprintf_r+0x18>
 801dd1c:	6a03      	ldr	r3, [r0, #32]
 801dd1e:	b90b      	cbnz	r3, 801dd24 <_vfiprintf_r+0x18>
 801dd20:	f7fe f8d8 	bl	801bed4 <__sinit>
 801dd24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801dd26:	07d9      	lsls	r1, r3, #31
 801dd28:	d405      	bmi.n	801dd36 <_vfiprintf_r+0x2a>
 801dd2a:	89ab      	ldrh	r3, [r5, #12]
 801dd2c:	059a      	lsls	r2, r3, #22
 801dd2e:	d402      	bmi.n	801dd36 <_vfiprintf_r+0x2a>
 801dd30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801dd32:	f7fe fb4a 	bl	801c3ca <__retarget_lock_acquire_recursive>
 801dd36:	89ab      	ldrh	r3, [r5, #12]
 801dd38:	071b      	lsls	r3, r3, #28
 801dd3a:	d501      	bpl.n	801dd40 <_vfiprintf_r+0x34>
 801dd3c:	692b      	ldr	r3, [r5, #16]
 801dd3e:	b99b      	cbnz	r3, 801dd68 <_vfiprintf_r+0x5c>
 801dd40:	4629      	mov	r1, r5
 801dd42:	4630      	mov	r0, r6
 801dd44:	f7fe fa24 	bl	801c190 <__swsetup_r>
 801dd48:	b170      	cbz	r0, 801dd68 <_vfiprintf_r+0x5c>
 801dd4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801dd4c:	07dc      	lsls	r4, r3, #31
 801dd4e:	d504      	bpl.n	801dd5a <_vfiprintf_r+0x4e>
 801dd50:	f04f 30ff 	mov.w	r0, #4294967295
 801dd54:	b01d      	add	sp, #116	@ 0x74
 801dd56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dd5a:	89ab      	ldrh	r3, [r5, #12]
 801dd5c:	0598      	lsls	r0, r3, #22
 801dd5e:	d4f7      	bmi.n	801dd50 <_vfiprintf_r+0x44>
 801dd60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801dd62:	f7fe fb33 	bl	801c3cc <__retarget_lock_release_recursive>
 801dd66:	e7f3      	b.n	801dd50 <_vfiprintf_r+0x44>
 801dd68:	2300      	movs	r3, #0
 801dd6a:	f8cd 800c 	str.w	r8, [sp, #12]
 801dd6e:	f04f 0901 	mov.w	r9, #1
 801dd72:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 801df28 <_vfiprintf_r+0x21c>
 801dd76:	9309      	str	r3, [sp, #36]	@ 0x24
 801dd78:	2320      	movs	r3, #32
 801dd7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801dd7e:	2330      	movs	r3, #48	@ 0x30
 801dd80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801dd84:	4623      	mov	r3, r4
 801dd86:	469a      	mov	sl, r3
 801dd88:	f813 2b01 	ldrb.w	r2, [r3], #1
 801dd8c:	b10a      	cbz	r2, 801dd92 <_vfiprintf_r+0x86>
 801dd8e:	2a25      	cmp	r2, #37	@ 0x25
 801dd90:	d1f9      	bne.n	801dd86 <_vfiprintf_r+0x7a>
 801dd92:	ebba 0b04 	subs.w	fp, sl, r4
 801dd96:	d00b      	beq.n	801ddb0 <_vfiprintf_r+0xa4>
 801dd98:	465b      	mov	r3, fp
 801dd9a:	4622      	mov	r2, r4
 801dd9c:	4629      	mov	r1, r5
 801dd9e:	4630      	mov	r0, r6
 801dda0:	f7ff ffa1 	bl	801dce6 <__sfputs_r>
 801dda4:	3001      	adds	r0, #1
 801dda6:	f000 80a7 	beq.w	801def8 <_vfiprintf_r+0x1ec>
 801ddaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ddac:	445a      	add	r2, fp
 801ddae:	9209      	str	r2, [sp, #36]	@ 0x24
 801ddb0:	f89a 3000 	ldrb.w	r3, [sl]
 801ddb4:	2b00      	cmp	r3, #0
 801ddb6:	f000 809f 	beq.w	801def8 <_vfiprintf_r+0x1ec>
 801ddba:	2300      	movs	r3, #0
 801ddbc:	f04f 32ff 	mov.w	r2, #4294967295
 801ddc0:	f10a 0a01 	add.w	sl, sl, #1
 801ddc4:	9304      	str	r3, [sp, #16]
 801ddc6:	9307      	str	r3, [sp, #28]
 801ddc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ddcc:	931a      	str	r3, [sp, #104]	@ 0x68
 801ddce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ddd2:	4654      	mov	r4, sl
 801ddd4:	2205      	movs	r2, #5
 801ddd6:	4854      	ldr	r0, [pc, #336]	@ (801df28 <_vfiprintf_r+0x21c>)
 801ddd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dddc:	f7fe faf7 	bl	801c3ce <memchr>
 801dde0:	9a04      	ldr	r2, [sp, #16]
 801dde2:	b9d8      	cbnz	r0, 801de1c <_vfiprintf_r+0x110>
 801dde4:	06d1      	lsls	r1, r2, #27
 801dde6:	bf44      	itt	mi
 801dde8:	2320      	movmi	r3, #32
 801ddea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ddee:	0713      	lsls	r3, r2, #28
 801ddf0:	bf44      	itt	mi
 801ddf2:	232b      	movmi	r3, #43	@ 0x2b
 801ddf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ddf8:	f89a 3000 	ldrb.w	r3, [sl]
 801ddfc:	2b2a      	cmp	r3, #42	@ 0x2a
 801ddfe:	d015      	beq.n	801de2c <_vfiprintf_r+0x120>
 801de00:	9a07      	ldr	r2, [sp, #28]
 801de02:	4654      	mov	r4, sl
 801de04:	2000      	movs	r0, #0
 801de06:	f04f 0c0a 	mov.w	ip, #10
 801de0a:	4621      	mov	r1, r4
 801de0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801de10:	3b30      	subs	r3, #48	@ 0x30
 801de12:	2b09      	cmp	r3, #9
 801de14:	d94b      	bls.n	801deae <_vfiprintf_r+0x1a2>
 801de16:	b1b0      	cbz	r0, 801de46 <_vfiprintf_r+0x13a>
 801de18:	9207      	str	r2, [sp, #28]
 801de1a:	e014      	b.n	801de46 <_vfiprintf_r+0x13a>
 801de1c:	eba0 0308 	sub.w	r3, r0, r8
 801de20:	46a2      	mov	sl, r4
 801de22:	fa09 f303 	lsl.w	r3, r9, r3
 801de26:	4313      	orrs	r3, r2
 801de28:	9304      	str	r3, [sp, #16]
 801de2a:	e7d2      	b.n	801ddd2 <_vfiprintf_r+0xc6>
 801de2c:	9b03      	ldr	r3, [sp, #12]
 801de2e:	1d19      	adds	r1, r3, #4
 801de30:	681b      	ldr	r3, [r3, #0]
 801de32:	2b00      	cmp	r3, #0
 801de34:	9103      	str	r1, [sp, #12]
 801de36:	bfbb      	ittet	lt
 801de38:	425b      	neglt	r3, r3
 801de3a:	f042 0202 	orrlt.w	r2, r2, #2
 801de3e:	9307      	strge	r3, [sp, #28]
 801de40:	9307      	strlt	r3, [sp, #28]
 801de42:	bfb8      	it	lt
 801de44:	9204      	strlt	r2, [sp, #16]
 801de46:	7823      	ldrb	r3, [r4, #0]
 801de48:	2b2e      	cmp	r3, #46	@ 0x2e
 801de4a:	d10a      	bne.n	801de62 <_vfiprintf_r+0x156>
 801de4c:	7863      	ldrb	r3, [r4, #1]
 801de4e:	2b2a      	cmp	r3, #42	@ 0x2a
 801de50:	d132      	bne.n	801deb8 <_vfiprintf_r+0x1ac>
 801de52:	9b03      	ldr	r3, [sp, #12]
 801de54:	3402      	adds	r4, #2
 801de56:	1d1a      	adds	r2, r3, #4
 801de58:	681b      	ldr	r3, [r3, #0]
 801de5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801de5e:	9203      	str	r2, [sp, #12]
 801de60:	9305      	str	r3, [sp, #20]
 801de62:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801df38 <_vfiprintf_r+0x22c>
 801de66:	2203      	movs	r2, #3
 801de68:	7821      	ldrb	r1, [r4, #0]
 801de6a:	4650      	mov	r0, sl
 801de6c:	f7fe faaf 	bl	801c3ce <memchr>
 801de70:	b138      	cbz	r0, 801de82 <_vfiprintf_r+0x176>
 801de72:	eba0 000a 	sub.w	r0, r0, sl
 801de76:	2240      	movs	r2, #64	@ 0x40
 801de78:	9b04      	ldr	r3, [sp, #16]
 801de7a:	3401      	adds	r4, #1
 801de7c:	4082      	lsls	r2, r0
 801de7e:	4313      	orrs	r3, r2
 801de80:	9304      	str	r3, [sp, #16]
 801de82:	f814 1b01 	ldrb.w	r1, [r4], #1
 801de86:	2206      	movs	r2, #6
 801de88:	4828      	ldr	r0, [pc, #160]	@ (801df2c <_vfiprintf_r+0x220>)
 801de8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801de8e:	f7fe fa9e 	bl	801c3ce <memchr>
 801de92:	2800      	cmp	r0, #0
 801de94:	d03f      	beq.n	801df16 <_vfiprintf_r+0x20a>
 801de96:	4b26      	ldr	r3, [pc, #152]	@ (801df30 <_vfiprintf_r+0x224>)
 801de98:	bb1b      	cbnz	r3, 801dee2 <_vfiprintf_r+0x1d6>
 801de9a:	9b03      	ldr	r3, [sp, #12]
 801de9c:	3307      	adds	r3, #7
 801de9e:	f023 0307 	bic.w	r3, r3, #7
 801dea2:	3308      	adds	r3, #8
 801dea4:	9303      	str	r3, [sp, #12]
 801dea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dea8:	443b      	add	r3, r7
 801deaa:	9309      	str	r3, [sp, #36]	@ 0x24
 801deac:	e76a      	b.n	801dd84 <_vfiprintf_r+0x78>
 801deae:	fb0c 3202 	mla	r2, ip, r2, r3
 801deb2:	460c      	mov	r4, r1
 801deb4:	2001      	movs	r0, #1
 801deb6:	e7a8      	b.n	801de0a <_vfiprintf_r+0xfe>
 801deb8:	2300      	movs	r3, #0
 801deba:	3401      	adds	r4, #1
 801debc:	f04f 0c0a 	mov.w	ip, #10
 801dec0:	4619      	mov	r1, r3
 801dec2:	9305      	str	r3, [sp, #20]
 801dec4:	4620      	mov	r0, r4
 801dec6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801deca:	3a30      	subs	r2, #48	@ 0x30
 801decc:	2a09      	cmp	r2, #9
 801dece:	d903      	bls.n	801ded8 <_vfiprintf_r+0x1cc>
 801ded0:	2b00      	cmp	r3, #0
 801ded2:	d0c6      	beq.n	801de62 <_vfiprintf_r+0x156>
 801ded4:	9105      	str	r1, [sp, #20]
 801ded6:	e7c4      	b.n	801de62 <_vfiprintf_r+0x156>
 801ded8:	fb0c 2101 	mla	r1, ip, r1, r2
 801dedc:	4604      	mov	r4, r0
 801dede:	2301      	movs	r3, #1
 801dee0:	e7f0      	b.n	801dec4 <_vfiprintf_r+0x1b8>
 801dee2:	ab03      	add	r3, sp, #12
 801dee4:	462a      	mov	r2, r5
 801dee6:	a904      	add	r1, sp, #16
 801dee8:	4630      	mov	r0, r6
 801deea:	9300      	str	r3, [sp, #0]
 801deec:	4b11      	ldr	r3, [pc, #68]	@ (801df34 <_vfiprintf_r+0x228>)
 801deee:	f7fd fbab 	bl	801b648 <_printf_float>
 801def2:	4607      	mov	r7, r0
 801def4:	1c78      	adds	r0, r7, #1
 801def6:	d1d6      	bne.n	801dea6 <_vfiprintf_r+0x19a>
 801def8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801defa:	07d9      	lsls	r1, r3, #31
 801defc:	d405      	bmi.n	801df0a <_vfiprintf_r+0x1fe>
 801defe:	89ab      	ldrh	r3, [r5, #12]
 801df00:	059a      	lsls	r2, r3, #22
 801df02:	d402      	bmi.n	801df0a <_vfiprintf_r+0x1fe>
 801df04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801df06:	f7fe fa61 	bl	801c3cc <__retarget_lock_release_recursive>
 801df0a:	89ab      	ldrh	r3, [r5, #12]
 801df0c:	065b      	lsls	r3, r3, #25
 801df0e:	f53f af1f 	bmi.w	801dd50 <_vfiprintf_r+0x44>
 801df12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801df14:	e71e      	b.n	801dd54 <_vfiprintf_r+0x48>
 801df16:	ab03      	add	r3, sp, #12
 801df18:	462a      	mov	r2, r5
 801df1a:	a904      	add	r1, sp, #16
 801df1c:	4630      	mov	r0, r6
 801df1e:	9300      	str	r3, [sp, #0]
 801df20:	4b04      	ldr	r3, [pc, #16]	@ (801df34 <_vfiprintf_r+0x228>)
 801df22:	f7fd fe2d 	bl	801bb80 <_printf_i>
 801df26:	e7e4      	b.n	801def2 <_vfiprintf_r+0x1e6>
 801df28:	08020fc4 	.word	0x08020fc4
 801df2c:	08020fce 	.word	0x08020fce
 801df30:	0801b649 	.word	0x0801b649
 801df34:	0801dce7 	.word	0x0801dce7
 801df38:	08020fca 	.word	0x08020fca

0801df3c <__sflush_r>:
 801df3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801df40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801df44:	0716      	lsls	r6, r2, #28
 801df46:	4605      	mov	r5, r0
 801df48:	460c      	mov	r4, r1
 801df4a:	d454      	bmi.n	801dff6 <__sflush_r+0xba>
 801df4c:	684b      	ldr	r3, [r1, #4]
 801df4e:	2b00      	cmp	r3, #0
 801df50:	dc02      	bgt.n	801df58 <__sflush_r+0x1c>
 801df52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801df54:	2b00      	cmp	r3, #0
 801df56:	dd48      	ble.n	801dfea <__sflush_r+0xae>
 801df58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801df5a:	2e00      	cmp	r6, #0
 801df5c:	d045      	beq.n	801dfea <__sflush_r+0xae>
 801df5e:	2300      	movs	r3, #0
 801df60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801df64:	682f      	ldr	r7, [r5, #0]
 801df66:	6a21      	ldr	r1, [r4, #32]
 801df68:	602b      	str	r3, [r5, #0]
 801df6a:	d030      	beq.n	801dfce <__sflush_r+0x92>
 801df6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801df6e:	89a3      	ldrh	r3, [r4, #12]
 801df70:	0759      	lsls	r1, r3, #29
 801df72:	d505      	bpl.n	801df80 <__sflush_r+0x44>
 801df74:	6863      	ldr	r3, [r4, #4]
 801df76:	1ad2      	subs	r2, r2, r3
 801df78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801df7a:	b10b      	cbz	r3, 801df80 <__sflush_r+0x44>
 801df7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801df7e:	1ad2      	subs	r2, r2, r3
 801df80:	2300      	movs	r3, #0
 801df82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801df84:	6a21      	ldr	r1, [r4, #32]
 801df86:	4628      	mov	r0, r5
 801df88:	47b0      	blx	r6
 801df8a:	1c43      	adds	r3, r0, #1
 801df8c:	89a3      	ldrh	r3, [r4, #12]
 801df8e:	d106      	bne.n	801df9e <__sflush_r+0x62>
 801df90:	6829      	ldr	r1, [r5, #0]
 801df92:	291d      	cmp	r1, #29
 801df94:	d82b      	bhi.n	801dfee <__sflush_r+0xb2>
 801df96:	4a2a      	ldr	r2, [pc, #168]	@ (801e040 <__sflush_r+0x104>)
 801df98:	40ca      	lsrs	r2, r1
 801df9a:	07d6      	lsls	r6, r2, #31
 801df9c:	d527      	bpl.n	801dfee <__sflush_r+0xb2>
 801df9e:	2200      	movs	r2, #0
 801dfa0:	04d9      	lsls	r1, r3, #19
 801dfa2:	6062      	str	r2, [r4, #4]
 801dfa4:	6922      	ldr	r2, [r4, #16]
 801dfa6:	6022      	str	r2, [r4, #0]
 801dfa8:	d504      	bpl.n	801dfb4 <__sflush_r+0x78>
 801dfaa:	1c42      	adds	r2, r0, #1
 801dfac:	d101      	bne.n	801dfb2 <__sflush_r+0x76>
 801dfae:	682b      	ldr	r3, [r5, #0]
 801dfb0:	b903      	cbnz	r3, 801dfb4 <__sflush_r+0x78>
 801dfb2:	6560      	str	r0, [r4, #84]	@ 0x54
 801dfb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dfb6:	602f      	str	r7, [r5, #0]
 801dfb8:	b1b9      	cbz	r1, 801dfea <__sflush_r+0xae>
 801dfba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dfbe:	4299      	cmp	r1, r3
 801dfc0:	d002      	beq.n	801dfc8 <__sflush_r+0x8c>
 801dfc2:	4628      	mov	r0, r5
 801dfc4:	f7ff f89e 	bl	801d104 <_free_r>
 801dfc8:	2300      	movs	r3, #0
 801dfca:	6363      	str	r3, [r4, #52]	@ 0x34
 801dfcc:	e00d      	b.n	801dfea <__sflush_r+0xae>
 801dfce:	2301      	movs	r3, #1
 801dfd0:	4628      	mov	r0, r5
 801dfd2:	47b0      	blx	r6
 801dfd4:	4602      	mov	r2, r0
 801dfd6:	1c50      	adds	r0, r2, #1
 801dfd8:	d1c9      	bne.n	801df6e <__sflush_r+0x32>
 801dfda:	682b      	ldr	r3, [r5, #0]
 801dfdc:	2b00      	cmp	r3, #0
 801dfde:	d0c6      	beq.n	801df6e <__sflush_r+0x32>
 801dfe0:	2b1d      	cmp	r3, #29
 801dfe2:	d001      	beq.n	801dfe8 <__sflush_r+0xac>
 801dfe4:	2b16      	cmp	r3, #22
 801dfe6:	d11d      	bne.n	801e024 <__sflush_r+0xe8>
 801dfe8:	602f      	str	r7, [r5, #0]
 801dfea:	2000      	movs	r0, #0
 801dfec:	e021      	b.n	801e032 <__sflush_r+0xf6>
 801dfee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dff2:	b21b      	sxth	r3, r3
 801dff4:	e01a      	b.n	801e02c <__sflush_r+0xf0>
 801dff6:	690f      	ldr	r7, [r1, #16]
 801dff8:	2f00      	cmp	r7, #0
 801dffa:	d0f6      	beq.n	801dfea <__sflush_r+0xae>
 801dffc:	0793      	lsls	r3, r2, #30
 801dffe:	680e      	ldr	r6, [r1, #0]
 801e000:	600f      	str	r7, [r1, #0]
 801e002:	bf0c      	ite	eq
 801e004:	694b      	ldreq	r3, [r1, #20]
 801e006:	2300      	movne	r3, #0
 801e008:	eba6 0807 	sub.w	r8, r6, r7
 801e00c:	608b      	str	r3, [r1, #8]
 801e00e:	f1b8 0f00 	cmp.w	r8, #0
 801e012:	ddea      	ble.n	801dfea <__sflush_r+0xae>
 801e014:	4643      	mov	r3, r8
 801e016:	463a      	mov	r2, r7
 801e018:	6a21      	ldr	r1, [r4, #32]
 801e01a:	4628      	mov	r0, r5
 801e01c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801e01e:	47b0      	blx	r6
 801e020:	2800      	cmp	r0, #0
 801e022:	dc08      	bgt.n	801e036 <__sflush_r+0xfa>
 801e024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e028:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e02c:	f04f 30ff 	mov.w	r0, #4294967295
 801e030:	81a3      	strh	r3, [r4, #12]
 801e032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e036:	4407      	add	r7, r0
 801e038:	eba8 0800 	sub.w	r8, r8, r0
 801e03c:	e7e7      	b.n	801e00e <__sflush_r+0xd2>
 801e03e:	bf00      	nop
 801e040:	20400001 	.word	0x20400001

0801e044 <_fflush_r>:
 801e044:	b538      	push	{r3, r4, r5, lr}
 801e046:	690b      	ldr	r3, [r1, #16]
 801e048:	4605      	mov	r5, r0
 801e04a:	460c      	mov	r4, r1
 801e04c:	b913      	cbnz	r3, 801e054 <_fflush_r+0x10>
 801e04e:	2500      	movs	r5, #0
 801e050:	4628      	mov	r0, r5
 801e052:	bd38      	pop	{r3, r4, r5, pc}
 801e054:	b118      	cbz	r0, 801e05e <_fflush_r+0x1a>
 801e056:	6a03      	ldr	r3, [r0, #32]
 801e058:	b90b      	cbnz	r3, 801e05e <_fflush_r+0x1a>
 801e05a:	f7fd ff3b 	bl	801bed4 <__sinit>
 801e05e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e062:	2b00      	cmp	r3, #0
 801e064:	d0f3      	beq.n	801e04e <_fflush_r+0xa>
 801e066:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801e068:	07d0      	lsls	r0, r2, #31
 801e06a:	d404      	bmi.n	801e076 <_fflush_r+0x32>
 801e06c:	0599      	lsls	r1, r3, #22
 801e06e:	d402      	bmi.n	801e076 <_fflush_r+0x32>
 801e070:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e072:	f7fe f9aa 	bl	801c3ca <__retarget_lock_acquire_recursive>
 801e076:	4628      	mov	r0, r5
 801e078:	4621      	mov	r1, r4
 801e07a:	f7ff ff5f 	bl	801df3c <__sflush_r>
 801e07e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e080:	4605      	mov	r5, r0
 801e082:	07da      	lsls	r2, r3, #31
 801e084:	d4e4      	bmi.n	801e050 <_fflush_r+0xc>
 801e086:	89a3      	ldrh	r3, [r4, #12]
 801e088:	059b      	lsls	r3, r3, #22
 801e08a:	d4e1      	bmi.n	801e050 <_fflush_r+0xc>
 801e08c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e08e:	f7fe f99d 	bl	801c3cc <__retarget_lock_release_recursive>
 801e092:	e7dd      	b.n	801e050 <_fflush_r+0xc>

0801e094 <fiprintf>:
 801e094:	b40e      	push	{r1, r2, r3}
 801e096:	b503      	push	{r0, r1, lr}
 801e098:	ab03      	add	r3, sp, #12
 801e09a:	4601      	mov	r1, r0
 801e09c:	4805      	ldr	r0, [pc, #20]	@ (801e0b4 <fiprintf+0x20>)
 801e09e:	f853 2b04 	ldr.w	r2, [r3], #4
 801e0a2:	6800      	ldr	r0, [r0, #0]
 801e0a4:	9301      	str	r3, [sp, #4]
 801e0a6:	f7ff fe31 	bl	801dd0c <_vfiprintf_r>
 801e0aa:	b002      	add	sp, #8
 801e0ac:	f85d eb04 	ldr.w	lr, [sp], #4
 801e0b0:	b003      	add	sp, #12
 801e0b2:	4770      	bx	lr
 801e0b4:	20000040 	.word	0x20000040

0801e0b8 <__swhatbuf_r>:
 801e0b8:	b570      	push	{r4, r5, r6, lr}
 801e0ba:	460c      	mov	r4, r1
 801e0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e0c0:	b096      	sub	sp, #88	@ 0x58
 801e0c2:	4615      	mov	r5, r2
 801e0c4:	2900      	cmp	r1, #0
 801e0c6:	461e      	mov	r6, r3
 801e0c8:	da0c      	bge.n	801e0e4 <__swhatbuf_r+0x2c>
 801e0ca:	89a3      	ldrh	r3, [r4, #12]
 801e0cc:	2100      	movs	r1, #0
 801e0ce:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801e0d2:	bf14      	ite	ne
 801e0d4:	2340      	movne	r3, #64	@ 0x40
 801e0d6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801e0da:	2000      	movs	r0, #0
 801e0dc:	6031      	str	r1, [r6, #0]
 801e0de:	602b      	str	r3, [r5, #0]
 801e0e0:	b016      	add	sp, #88	@ 0x58
 801e0e2:	bd70      	pop	{r4, r5, r6, pc}
 801e0e4:	466a      	mov	r2, sp
 801e0e6:	f000 f849 	bl	801e17c <_fstat_r>
 801e0ea:	2800      	cmp	r0, #0
 801e0ec:	dbed      	blt.n	801e0ca <__swhatbuf_r+0x12>
 801e0ee:	9901      	ldr	r1, [sp, #4]
 801e0f0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801e0f4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801e0f8:	4259      	negs	r1, r3
 801e0fa:	4159      	adcs	r1, r3
 801e0fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801e100:	e7eb      	b.n	801e0da <__swhatbuf_r+0x22>

0801e102 <__smakebuf_r>:
 801e102:	898b      	ldrh	r3, [r1, #12]
 801e104:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e106:	079d      	lsls	r5, r3, #30
 801e108:	4606      	mov	r6, r0
 801e10a:	460c      	mov	r4, r1
 801e10c:	d507      	bpl.n	801e11e <__smakebuf_r+0x1c>
 801e10e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801e112:	6023      	str	r3, [r4, #0]
 801e114:	6123      	str	r3, [r4, #16]
 801e116:	2301      	movs	r3, #1
 801e118:	6163      	str	r3, [r4, #20]
 801e11a:	b003      	add	sp, #12
 801e11c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e11e:	ab01      	add	r3, sp, #4
 801e120:	466a      	mov	r2, sp
 801e122:	f7ff ffc9 	bl	801e0b8 <__swhatbuf_r>
 801e126:	9f00      	ldr	r7, [sp, #0]
 801e128:	4605      	mov	r5, r0
 801e12a:	4630      	mov	r0, r6
 801e12c:	4639      	mov	r1, r7
 801e12e:	f7ff f85d 	bl	801d1ec <_malloc_r>
 801e132:	b948      	cbnz	r0, 801e148 <__smakebuf_r+0x46>
 801e134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e138:	059a      	lsls	r2, r3, #22
 801e13a:	d4ee      	bmi.n	801e11a <__smakebuf_r+0x18>
 801e13c:	f023 0303 	bic.w	r3, r3, #3
 801e140:	f043 0302 	orr.w	r3, r3, #2
 801e144:	81a3      	strh	r3, [r4, #12]
 801e146:	e7e2      	b.n	801e10e <__smakebuf_r+0xc>
 801e148:	89a3      	ldrh	r3, [r4, #12]
 801e14a:	6020      	str	r0, [r4, #0]
 801e14c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801e150:	81a3      	strh	r3, [r4, #12]
 801e152:	9b01      	ldr	r3, [sp, #4]
 801e154:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801e158:	b15b      	cbz	r3, 801e172 <__smakebuf_r+0x70>
 801e15a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e15e:	4630      	mov	r0, r6
 801e160:	f000 f81e 	bl	801e1a0 <_isatty_r>
 801e164:	b128      	cbz	r0, 801e172 <__smakebuf_r+0x70>
 801e166:	89a3      	ldrh	r3, [r4, #12]
 801e168:	f023 0303 	bic.w	r3, r3, #3
 801e16c:	f043 0301 	orr.w	r3, r3, #1
 801e170:	81a3      	strh	r3, [r4, #12]
 801e172:	89a3      	ldrh	r3, [r4, #12]
 801e174:	431d      	orrs	r5, r3
 801e176:	81a5      	strh	r5, [r4, #12]
 801e178:	e7cf      	b.n	801e11a <__smakebuf_r+0x18>
	...

0801e17c <_fstat_r>:
 801e17c:	b538      	push	{r3, r4, r5, lr}
 801e17e:	2300      	movs	r3, #0
 801e180:	4d06      	ldr	r5, [pc, #24]	@ (801e19c <_fstat_r+0x20>)
 801e182:	4604      	mov	r4, r0
 801e184:	4608      	mov	r0, r1
 801e186:	4611      	mov	r1, r2
 801e188:	602b      	str	r3, [r5, #0]
 801e18a:	f7e3 fab6 	bl	80016fa <_fstat>
 801e18e:	1c43      	adds	r3, r0, #1
 801e190:	d102      	bne.n	801e198 <_fstat_r+0x1c>
 801e192:	682b      	ldr	r3, [r5, #0]
 801e194:	b103      	cbz	r3, 801e198 <_fstat_r+0x1c>
 801e196:	6023      	str	r3, [r4, #0]
 801e198:	bd38      	pop	{r3, r4, r5, pc}
 801e19a:	bf00      	nop
 801e19c:	2000aff4 	.word	0x2000aff4

0801e1a0 <_isatty_r>:
 801e1a0:	b538      	push	{r3, r4, r5, lr}
 801e1a2:	2300      	movs	r3, #0
 801e1a4:	4d05      	ldr	r5, [pc, #20]	@ (801e1bc <_isatty_r+0x1c>)
 801e1a6:	4604      	mov	r4, r0
 801e1a8:	4608      	mov	r0, r1
 801e1aa:	602b      	str	r3, [r5, #0]
 801e1ac:	f7e3 fab5 	bl	800171a <_isatty>
 801e1b0:	1c43      	adds	r3, r0, #1
 801e1b2:	d102      	bne.n	801e1ba <_isatty_r+0x1a>
 801e1b4:	682b      	ldr	r3, [r5, #0]
 801e1b6:	b103      	cbz	r3, 801e1ba <_isatty_r+0x1a>
 801e1b8:	6023      	str	r3, [r4, #0]
 801e1ba:	bd38      	pop	{r3, r4, r5, pc}
 801e1bc:	2000aff4 	.word	0x2000aff4

0801e1c0 <_sbrk_r>:
 801e1c0:	b538      	push	{r3, r4, r5, lr}
 801e1c2:	2300      	movs	r3, #0
 801e1c4:	4d05      	ldr	r5, [pc, #20]	@ (801e1dc <_sbrk_r+0x1c>)
 801e1c6:	4604      	mov	r4, r0
 801e1c8:	4608      	mov	r0, r1
 801e1ca:	602b      	str	r3, [r5, #0]
 801e1cc:	f7e3 fabe 	bl	800174c <_sbrk>
 801e1d0:	1c43      	adds	r3, r0, #1
 801e1d2:	d102      	bne.n	801e1da <_sbrk_r+0x1a>
 801e1d4:	682b      	ldr	r3, [r5, #0]
 801e1d6:	b103      	cbz	r3, 801e1da <_sbrk_r+0x1a>
 801e1d8:	6023      	str	r3, [r4, #0]
 801e1da:	bd38      	pop	{r3, r4, r5, pc}
 801e1dc:	2000aff4 	.word	0x2000aff4

0801e1e0 <abort>:
 801e1e0:	2006      	movs	r0, #6
 801e1e2:	b508      	push	{r3, lr}
 801e1e4:	f000 f88c 	bl	801e300 <raise>
 801e1e8:	2001      	movs	r0, #1
 801e1ea:	f7e3 fa36 	bl	800165a <_exit>

0801e1ee <_calloc_r>:
 801e1ee:	b570      	push	{r4, r5, r6, lr}
 801e1f0:	fba1 5402 	umull	r5, r4, r1, r2
 801e1f4:	b934      	cbnz	r4, 801e204 <_calloc_r+0x16>
 801e1f6:	4629      	mov	r1, r5
 801e1f8:	f7fe fff8 	bl	801d1ec <_malloc_r>
 801e1fc:	4606      	mov	r6, r0
 801e1fe:	b928      	cbnz	r0, 801e20c <_calloc_r+0x1e>
 801e200:	4630      	mov	r0, r6
 801e202:	bd70      	pop	{r4, r5, r6, pc}
 801e204:	220c      	movs	r2, #12
 801e206:	2600      	movs	r6, #0
 801e208:	6002      	str	r2, [r0, #0]
 801e20a:	e7f9      	b.n	801e200 <_calloc_r+0x12>
 801e20c:	462a      	mov	r2, r5
 801e20e:	4621      	mov	r1, r4
 801e210:	f7fe f83e 	bl	801c290 <memset>
 801e214:	e7f4      	b.n	801e200 <_calloc_r+0x12>

0801e216 <__ascii_mbtowc>:
 801e216:	b082      	sub	sp, #8
 801e218:	b901      	cbnz	r1, 801e21c <__ascii_mbtowc+0x6>
 801e21a:	a901      	add	r1, sp, #4
 801e21c:	b142      	cbz	r2, 801e230 <__ascii_mbtowc+0x1a>
 801e21e:	b14b      	cbz	r3, 801e234 <__ascii_mbtowc+0x1e>
 801e220:	7813      	ldrb	r3, [r2, #0]
 801e222:	600b      	str	r3, [r1, #0]
 801e224:	7812      	ldrb	r2, [r2, #0]
 801e226:	1e10      	subs	r0, r2, #0
 801e228:	bf18      	it	ne
 801e22a:	2001      	movne	r0, #1
 801e22c:	b002      	add	sp, #8
 801e22e:	4770      	bx	lr
 801e230:	4610      	mov	r0, r2
 801e232:	e7fb      	b.n	801e22c <__ascii_mbtowc+0x16>
 801e234:	f06f 0001 	mvn.w	r0, #1
 801e238:	e7f8      	b.n	801e22c <__ascii_mbtowc+0x16>

0801e23a <_realloc_r>:
 801e23a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e23e:	4607      	mov	r7, r0
 801e240:	4614      	mov	r4, r2
 801e242:	460d      	mov	r5, r1
 801e244:	b921      	cbnz	r1, 801e250 <_realloc_r+0x16>
 801e246:	4611      	mov	r1, r2
 801e248:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e24c:	f7fe bfce 	b.w	801d1ec <_malloc_r>
 801e250:	b92a      	cbnz	r2, 801e25e <_realloc_r+0x24>
 801e252:	4625      	mov	r5, r4
 801e254:	f7fe ff56 	bl	801d104 <_free_r>
 801e258:	4628      	mov	r0, r5
 801e25a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e25e:	f000 f86b 	bl	801e338 <_malloc_usable_size_r>
 801e262:	4284      	cmp	r4, r0
 801e264:	4606      	mov	r6, r0
 801e266:	d802      	bhi.n	801e26e <_realloc_r+0x34>
 801e268:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801e26c:	d8f4      	bhi.n	801e258 <_realloc_r+0x1e>
 801e26e:	4621      	mov	r1, r4
 801e270:	4638      	mov	r0, r7
 801e272:	f7fe ffbb 	bl	801d1ec <_malloc_r>
 801e276:	4680      	mov	r8, r0
 801e278:	b908      	cbnz	r0, 801e27e <_realloc_r+0x44>
 801e27a:	4645      	mov	r5, r8
 801e27c:	e7ec      	b.n	801e258 <_realloc_r+0x1e>
 801e27e:	42b4      	cmp	r4, r6
 801e280:	4622      	mov	r2, r4
 801e282:	4629      	mov	r1, r5
 801e284:	bf28      	it	cs
 801e286:	4632      	movcs	r2, r6
 801e288:	f7fe f8af 	bl	801c3ea <memcpy>
 801e28c:	4629      	mov	r1, r5
 801e28e:	4638      	mov	r0, r7
 801e290:	f7fe ff38 	bl	801d104 <_free_r>
 801e294:	e7f1      	b.n	801e27a <_realloc_r+0x40>

0801e296 <__ascii_wctomb>:
 801e296:	4603      	mov	r3, r0
 801e298:	4608      	mov	r0, r1
 801e29a:	b141      	cbz	r1, 801e2ae <__ascii_wctomb+0x18>
 801e29c:	2aff      	cmp	r2, #255	@ 0xff
 801e29e:	d904      	bls.n	801e2aa <__ascii_wctomb+0x14>
 801e2a0:	228a      	movs	r2, #138	@ 0x8a
 801e2a2:	f04f 30ff 	mov.w	r0, #4294967295
 801e2a6:	601a      	str	r2, [r3, #0]
 801e2a8:	4770      	bx	lr
 801e2aa:	2001      	movs	r0, #1
 801e2ac:	700a      	strb	r2, [r1, #0]
 801e2ae:	4770      	bx	lr

0801e2b0 <_raise_r>:
 801e2b0:	291f      	cmp	r1, #31
 801e2b2:	b538      	push	{r3, r4, r5, lr}
 801e2b4:	4605      	mov	r5, r0
 801e2b6:	460c      	mov	r4, r1
 801e2b8:	d904      	bls.n	801e2c4 <_raise_r+0x14>
 801e2ba:	2316      	movs	r3, #22
 801e2bc:	6003      	str	r3, [r0, #0]
 801e2be:	f04f 30ff 	mov.w	r0, #4294967295
 801e2c2:	bd38      	pop	{r3, r4, r5, pc}
 801e2c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e2c6:	b112      	cbz	r2, 801e2ce <_raise_r+0x1e>
 801e2c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e2cc:	b94b      	cbnz	r3, 801e2e2 <_raise_r+0x32>
 801e2ce:	4628      	mov	r0, r5
 801e2d0:	f000 f830 	bl	801e334 <_getpid_r>
 801e2d4:	4622      	mov	r2, r4
 801e2d6:	4601      	mov	r1, r0
 801e2d8:	4628      	mov	r0, r5
 801e2da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e2de:	f000 b817 	b.w	801e310 <_kill_r>
 801e2e2:	2b01      	cmp	r3, #1
 801e2e4:	d00a      	beq.n	801e2fc <_raise_r+0x4c>
 801e2e6:	1c59      	adds	r1, r3, #1
 801e2e8:	d103      	bne.n	801e2f2 <_raise_r+0x42>
 801e2ea:	2316      	movs	r3, #22
 801e2ec:	6003      	str	r3, [r0, #0]
 801e2ee:	2001      	movs	r0, #1
 801e2f0:	e7e7      	b.n	801e2c2 <_raise_r+0x12>
 801e2f2:	2100      	movs	r1, #0
 801e2f4:	4620      	mov	r0, r4
 801e2f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e2fa:	4798      	blx	r3
 801e2fc:	2000      	movs	r0, #0
 801e2fe:	e7e0      	b.n	801e2c2 <_raise_r+0x12>

0801e300 <raise>:
 801e300:	4b02      	ldr	r3, [pc, #8]	@ (801e30c <raise+0xc>)
 801e302:	4601      	mov	r1, r0
 801e304:	6818      	ldr	r0, [r3, #0]
 801e306:	f7ff bfd3 	b.w	801e2b0 <_raise_r>
 801e30a:	bf00      	nop
 801e30c:	20000040 	.word	0x20000040

0801e310 <_kill_r>:
 801e310:	b538      	push	{r3, r4, r5, lr}
 801e312:	2300      	movs	r3, #0
 801e314:	4d06      	ldr	r5, [pc, #24]	@ (801e330 <_kill_r+0x20>)
 801e316:	4604      	mov	r4, r0
 801e318:	4608      	mov	r0, r1
 801e31a:	4611      	mov	r1, r2
 801e31c:	602b      	str	r3, [r5, #0]
 801e31e:	f7e3 f98c 	bl	800163a <_kill>
 801e322:	1c43      	adds	r3, r0, #1
 801e324:	d102      	bne.n	801e32c <_kill_r+0x1c>
 801e326:	682b      	ldr	r3, [r5, #0]
 801e328:	b103      	cbz	r3, 801e32c <_kill_r+0x1c>
 801e32a:	6023      	str	r3, [r4, #0]
 801e32c:	bd38      	pop	{r3, r4, r5, pc}
 801e32e:	bf00      	nop
 801e330:	2000aff4 	.word	0x2000aff4

0801e334 <_getpid_r>:
 801e334:	f7e3 b979 	b.w	800162a <_getpid>

0801e338 <_malloc_usable_size_r>:
 801e338:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e33c:	1f18      	subs	r0, r3, #4
 801e33e:	2b00      	cmp	r3, #0
 801e340:	bfbc      	itt	lt
 801e342:	580b      	ldrlt	r3, [r1, r0]
 801e344:	18c0      	addlt	r0, r0, r3
 801e346:	4770      	bx	lr

0801e348 <_init>:
 801e348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e34a:	bf00      	nop
 801e34c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e34e:	bc08      	pop	{r3}
 801e350:	469e      	mov	lr, r3
 801e352:	4770      	bx	lr

0801e354 <_fini>:
 801e354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e356:	bf00      	nop
 801e358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e35a:	bc08      	pop	{r3}
 801e35c:	469e      	mov	lr, r3
 801e35e:	4770      	bx	lr
