{
  "module_name": "state_hi.xml.h",
  "hash_id": "42cee4f3f6fcf48a36494c43c97b6ef6b37481aecaeef9433e2b8e4369f0b582",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/etnaviv/state_hi.xml.h",
  "human_readable_source": "#ifndef STATE_HI_XML\n#define STATE_HI_XML\n\n \n\n\n#define MMU_EXCEPTION_SLAVE_NOT_PRESENT\t\t\t\t0x00000001\n#define MMU_EXCEPTION_PAGE_NOT_PRESENT\t\t\t\t0x00000002\n#define MMU_EXCEPTION_WRITE_VIOLATION\t\t\t\t0x00000003\n#define MMU_EXCEPTION_OUT_OF_BOUND\t\t\t\t0x00000004\n#define MMU_EXCEPTION_READ_SECURITY_VIOLATION\t\t\t0x00000005\n#define MMU_EXCEPTION_WRITE_SECURITY_VIOLATION\t\t\t0x00000006\n#define VIVS_HI\t\t\t\t\t\t\t0x00000000\n\n#define VIVS_HI_CLOCK_CONTROL\t\t\t\t\t0x00000000\n#define VIVS_HI_CLOCK_CONTROL_CLK3D_DIS\t\t\t\t0x00000001\n#define VIVS_HI_CLOCK_CONTROL_CLK2D_DIS\t\t\t\t0x00000002\n#define VIVS_HI_CLOCK_CONTROL_FSCALE_VAL__MASK\t\t\t0x000001fc\n#define VIVS_HI_CLOCK_CONTROL_FSCALE_VAL__SHIFT\t\t\t2\n#define VIVS_HI_CLOCK_CONTROL_FSCALE_VAL(x)\t\t\t(((x) << VIVS_HI_CLOCK_CONTROL_FSCALE_VAL__SHIFT) & VIVS_HI_CLOCK_CONTROL_FSCALE_VAL__MASK)\n#define VIVS_HI_CLOCK_CONTROL_FSCALE_CMD_LOAD\t\t\t0x00000200\n#define VIVS_HI_CLOCK_CONTROL_DISABLE_RAM_CLK_GATING\t\t0x00000400\n#define VIVS_HI_CLOCK_CONTROL_DISABLE_DEBUG_REGISTERS\t\t0x00000800\n#define VIVS_HI_CLOCK_CONTROL_SOFT_RESET\t\t\t0x00001000\n#define VIVS_HI_CLOCK_CONTROL_IDLE_3D\t\t\t\t0x00010000\n#define VIVS_HI_CLOCK_CONTROL_IDLE_2D\t\t\t\t0x00020000\n#define VIVS_HI_CLOCK_CONTROL_IDLE_VG\t\t\t\t0x00040000\n#define VIVS_HI_CLOCK_CONTROL_ISOLATE_GPU\t\t\t0x00080000\n#define VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE__MASK\t\t0x00f00000\n#define VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE__SHIFT\t\t20\n#define VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE(x)\t\t(((x) << VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE__SHIFT) & VIVS_HI_CLOCK_CONTROL_DEBUG_PIXEL_PIPE__MASK)\n\n#define VIVS_HI_IDLE_STATE\t\t\t\t\t0x00000004\n#define VIVS_HI_IDLE_STATE_FE\t\t\t\t\t0x00000001\n#define VIVS_HI_IDLE_STATE_DE\t\t\t\t\t0x00000002\n#define VIVS_HI_IDLE_STATE_PE\t\t\t\t\t0x00000004\n#define VIVS_HI_IDLE_STATE_SH\t\t\t\t\t0x00000008\n#define VIVS_HI_IDLE_STATE_PA\t\t\t\t\t0x00000010\n#define VIVS_HI_IDLE_STATE_SE\t\t\t\t\t0x00000020\n#define VIVS_HI_IDLE_STATE_RA\t\t\t\t\t0x00000040\n#define VIVS_HI_IDLE_STATE_TX\t\t\t\t\t0x00000080\n#define VIVS_HI_IDLE_STATE_VG\t\t\t\t\t0x00000100\n#define VIVS_HI_IDLE_STATE_IM\t\t\t\t\t0x00000200\n#define VIVS_HI_IDLE_STATE_FP\t\t\t\t\t0x00000400\n#define VIVS_HI_IDLE_STATE_TS\t\t\t\t\t0x00000800\n#define VIVS_HI_IDLE_STATE_BL\t\t\t\t\t0x00001000\n#define VIVS_HI_IDLE_STATE_ASYNCFE\t\t\t\t0x00002000\n#define VIVS_HI_IDLE_STATE_MC\t\t\t\t\t0x00004000\n#define VIVS_HI_IDLE_STATE_PPA\t\t\t\t\t0x00008000\n#define VIVS_HI_IDLE_STATE_WD\t\t\t\t\t0x00010000\n#define VIVS_HI_IDLE_STATE_NN\t\t\t\t\t0x00020000\n#define VIVS_HI_IDLE_STATE_TP\t\t\t\t\t0x00040000\n#define VIVS_HI_IDLE_STATE_AXI_LP\t\t\t\t0x80000000\n\n#define VIVS_HI_AXI_CONFIG\t\t\t\t\t0x00000008\n#define VIVS_HI_AXI_CONFIG_AWID__MASK\t\t\t\t0x0000000f\n#define VIVS_HI_AXI_CONFIG_AWID__SHIFT\t\t\t\t0\n#define VIVS_HI_AXI_CONFIG_AWID(x)\t\t\t\t(((x) << VIVS_HI_AXI_CONFIG_AWID__SHIFT) & VIVS_HI_AXI_CONFIG_AWID__MASK)\n#define VIVS_HI_AXI_CONFIG_ARID__MASK\t\t\t\t0x000000f0\n#define VIVS_HI_AXI_CONFIG_ARID__SHIFT\t\t\t\t4\n#define VIVS_HI_AXI_CONFIG_ARID(x)\t\t\t\t(((x) << VIVS_HI_AXI_CONFIG_ARID__SHIFT) & VIVS_HI_AXI_CONFIG_ARID__MASK)\n#define VIVS_HI_AXI_CONFIG_AWCACHE__MASK\t\t\t0x00000f00\n#define VIVS_HI_AXI_CONFIG_AWCACHE__SHIFT\t\t\t8\n#define VIVS_HI_AXI_CONFIG_AWCACHE(x)\t\t\t\t(((x) << VIVS_HI_AXI_CONFIG_AWCACHE__SHIFT) & VIVS_HI_AXI_CONFIG_AWCACHE__MASK)\n#define VIVS_HI_AXI_CONFIG_ARCACHE__MASK\t\t\t0x0000f000\n#define VIVS_HI_AXI_CONFIG_ARCACHE__SHIFT\t\t\t12\n#define VIVS_HI_AXI_CONFIG_ARCACHE(x)\t\t\t\t(((x) << VIVS_HI_AXI_CONFIG_ARCACHE__SHIFT) & VIVS_HI_AXI_CONFIG_ARCACHE__MASK)\n\n#define VIVS_HI_AXI_STATUS\t\t\t\t\t0x0000000c\n#define VIVS_HI_AXI_STATUS_WR_ERR_ID__MASK\t\t\t0x0000000f\n#define VIVS_HI_AXI_STATUS_WR_ERR_ID__SHIFT\t\t\t0\n#define VIVS_HI_AXI_STATUS_WR_ERR_ID(x)\t\t\t\t(((x) << VIVS_HI_AXI_STATUS_WR_ERR_ID__SHIFT) & VIVS_HI_AXI_STATUS_WR_ERR_ID__MASK)\n#define VIVS_HI_AXI_STATUS_RD_ERR_ID__MASK\t\t\t0x000000f0\n#define VIVS_HI_AXI_STATUS_RD_ERR_ID__SHIFT\t\t\t4\n#define VIVS_HI_AXI_STATUS_RD_ERR_ID(x)\t\t\t\t(((x) << VIVS_HI_AXI_STATUS_RD_ERR_ID__SHIFT) & VIVS_HI_AXI_STATUS_RD_ERR_ID__MASK)\n#define VIVS_HI_AXI_STATUS_DET_WR_ERR\t\t\t\t0x00000100\n#define VIVS_HI_AXI_STATUS_DET_RD_ERR\t\t\t\t0x00000200\n\n#define VIVS_HI_INTR_ACKNOWLEDGE\t\t\t\t0x00000010\n#define VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC__MASK\t\t\t0x3fffffff\n#define VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC__SHIFT\t\t0\n#define VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC(x)\t\t\t(((x) << VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC__SHIFT) & VIVS_HI_INTR_ACKNOWLEDGE_INTR_VEC__MASK)\n#define VIVS_HI_INTR_ACKNOWLEDGE_MMU_EXCEPTION\t\t\t0x40000000\n#define VIVS_HI_INTR_ACKNOWLEDGE_AXI_BUS_ERROR\t\t\t0x80000000\n\n#define VIVS_HI_INTR_ENBL\t\t\t\t\t0x00000014\n#define VIVS_HI_INTR_ENBL_INTR_ENBL_VEC__MASK\t\t\t0xffffffff\n#define VIVS_HI_INTR_ENBL_INTR_ENBL_VEC__SHIFT\t\t\t0\n#define VIVS_HI_INTR_ENBL_INTR_ENBL_VEC(x)\t\t\t(((x) << VIVS_HI_INTR_ENBL_INTR_ENBL_VEC__SHIFT) & VIVS_HI_INTR_ENBL_INTR_ENBL_VEC__MASK)\n\n#define VIVS_HI_CHIP_IDENTITY\t\t\t\t\t0x00000018\n#define VIVS_HI_CHIP_IDENTITY_FAMILY__MASK\t\t\t0xff000000\n#define VIVS_HI_CHIP_IDENTITY_FAMILY__SHIFT\t\t\t24\n#define VIVS_HI_CHIP_IDENTITY_FAMILY(x)\t\t\t\t(((x) << VIVS_HI_CHIP_IDENTITY_FAMILY__SHIFT) & VIVS_HI_CHIP_IDENTITY_FAMILY__MASK)\n#define VIVS_HI_CHIP_IDENTITY_PRODUCT__MASK\t\t\t0x00ff0000\n#define VIVS_HI_CHIP_IDENTITY_PRODUCT__SHIFT\t\t\t16\n#define VIVS_HI_CHIP_IDENTITY_PRODUCT(x)\t\t\t(((x) << VIVS_HI_CHIP_IDENTITY_PRODUCT__SHIFT) & VIVS_HI_CHIP_IDENTITY_PRODUCT__MASK)\n#define VIVS_HI_CHIP_IDENTITY_REVISION__MASK\t\t\t0x0000f000\n#define VIVS_HI_CHIP_IDENTITY_REVISION__SHIFT\t\t\t12\n#define VIVS_HI_CHIP_IDENTITY_REVISION(x)\t\t\t(((x) << VIVS_HI_CHIP_IDENTITY_REVISION__SHIFT) & VIVS_HI_CHIP_IDENTITY_REVISION__MASK)\n\n#define VIVS_HI_CHIP_FEATURE\t\t\t\t\t0x0000001c\n\n#define VIVS_HI_CHIP_MODEL\t\t\t\t\t0x00000020\n\n#define VIVS_HI_CHIP_REV\t\t\t\t\t0x00000024\n\n#define VIVS_HI_CHIP_DATE\t\t\t\t\t0x00000028\n\n#define VIVS_HI_CHIP_TIME\t\t\t\t\t0x0000002c\n\n#define VIVS_HI_CHIP_CUSTOMER_ID\t\t\t\t0x00000030\n\n#define VIVS_HI_CHIP_MINOR_FEATURE_0\t\t\t\t0x00000034\n\n#define VIVS_HI_CACHE_CONTROL\t\t\t\t\t0x00000038\n\n#define VIVS_HI_MEMORY_COUNTER_RESET\t\t\t\t0x0000003c\n\n#define VIVS_HI_PROFILE_READ_BYTES8\t\t\t\t0x00000040\n\n#define VIVS_HI_PROFILE_WRITE_BYTES8\t\t\t\t0x00000044\n\n#define VIVS_HI_CHIP_SPECS\t\t\t\t\t0x00000048\n#define VIVS_HI_CHIP_SPECS_STREAM_COUNT__MASK\t\t\t0x0000000f\n#define VIVS_HI_CHIP_SPECS_STREAM_COUNT__SHIFT\t\t\t0\n#define VIVS_HI_CHIP_SPECS_STREAM_COUNT(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_STREAM_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_STREAM_COUNT__MASK)\n#define VIVS_HI_CHIP_SPECS_REGISTER_MAX__MASK\t\t\t0x000000f0\n#define VIVS_HI_CHIP_SPECS_REGISTER_MAX__SHIFT\t\t\t4\n#define VIVS_HI_CHIP_SPECS_REGISTER_MAX(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_REGISTER_MAX__SHIFT) & VIVS_HI_CHIP_SPECS_REGISTER_MAX__MASK)\n#define VIVS_HI_CHIP_SPECS_THREAD_COUNT__MASK\t\t\t0x00000f00\n#define VIVS_HI_CHIP_SPECS_THREAD_COUNT__SHIFT\t\t\t8\n#define VIVS_HI_CHIP_SPECS_THREAD_COUNT(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_THREAD_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_THREAD_COUNT__MASK)\n#define VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE__MASK\t\t0x0001f000\n#define VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE__SHIFT\t\t12\n#define VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE__SHIFT) & VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE__MASK)\n#define VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT__MASK\t\t0x01f00000\n#define VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT__SHIFT\t\t20\n#define VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT__MASK)\n#define VIVS_HI_CHIP_SPECS_PIXEL_PIPES__MASK\t\t\t0x0e000000\n#define VIVS_HI_CHIP_SPECS_PIXEL_PIPES__SHIFT\t\t\t25\n#define VIVS_HI_CHIP_SPECS_PIXEL_PIPES(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_PIXEL_PIPES__SHIFT) & VIVS_HI_CHIP_SPECS_PIXEL_PIPES__MASK)\n#define VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE__MASK\t0xf0000000\n#define VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE__SHIFT\t28\n#define VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE(x)\t\t(((x) << VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE__SHIFT) & VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE__MASK)\n\n#define VIVS_HI_PROFILE_WRITE_BURSTS\t\t\t\t0x0000004c\n\n#define VIVS_HI_PROFILE_WRITE_REQUESTS\t\t\t\t0x00000050\n\n#define VIVS_HI_PROFILE_READ_BURSTS\t\t\t\t0x00000058\n\n#define VIVS_HI_PROFILE_READ_REQUESTS\t\t\t\t0x0000005c\n\n#define VIVS_HI_PROFILE_READ_LASTS\t\t\t\t0x00000060\n\n#define VIVS_HI_GP_OUT0\t\t\t\t\t\t0x00000064\n\n#define VIVS_HI_GP_OUT1\t\t\t\t\t\t0x00000068\n\n#define VIVS_HI_GP_OUT2\t\t\t\t\t\t0x0000006c\n\n#define VIVS_HI_AXI_CONTROL\t\t\t\t\t0x00000070\n#define VIVS_HI_AXI_CONTROL_WR_FULL_BURST_MODE\t\t\t0x00000001\n\n#define VIVS_HI_CHIP_MINOR_FEATURE_1\t\t\t\t0x00000074\n\n#define VIVS_HI_PROFILE_TOTAL_CYCLES\t\t\t\t0x00000078\n\n#define VIVS_HI_PROFILE_IDLE_CYCLES\t\t\t\t0x0000007c\n\n#define VIVS_HI_CHIP_SPECS_2\t\t\t\t\t0x00000080\n#define VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE__MASK\t\t\t0x000000ff\n#define VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE__SHIFT\t\t\t0\n#define VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE__SHIFT) & VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE__MASK)\n#define VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT__MASK\t\t0x0000ff00\n#define VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT__SHIFT\t\t8\n#define VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT(x)\t\t(((x) << VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT__MASK)\n#define VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS__MASK\t\t0xffff0000\n#define VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS__SHIFT\t\t16\n#define VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS__SHIFT) & VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS__MASK)\n\n#define VIVS_HI_CHIP_MINOR_FEATURE_2\t\t\t\t0x00000084\n\n#define VIVS_HI_CHIP_MINOR_FEATURE_3\t\t\t\t0x00000088\n\n#define VIVS_HI_CHIP_SPECS_3\t\t\t\t\t0x0000008c\n#define VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT__MASK\t\t0x000001f0\n#define VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT__SHIFT\t\t4\n#define VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT__MASK)\n#define VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT__MASK\t\t0x00000007\n#define VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT__SHIFT\t\t0\n#define VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_3_GPU_CORE_COUNT__MASK)\n\n#define VIVS_HI_COMPRESSION_FLAGS\t\t\t\t0x00000090\n#define VIVS_HI_COMPRESSION_FLAGS_DEC300\t\t\t0x00000040\n\n#define VIVS_HI_CHIP_MINOR_FEATURE_4\t\t\t\t0x00000094\n\n#define VIVS_HI_CHIP_SPECS_4\t\t\t\t\t0x0000009c\n#define VIVS_HI_CHIP_SPECS_4_STREAM_COUNT__MASK\t\t\t0x0001f000\n#define VIVS_HI_CHIP_SPECS_4_STREAM_COUNT__SHIFT\t\t12\n#define VIVS_HI_CHIP_SPECS_4_STREAM_COUNT(x)\t\t\t(((x) << VIVS_HI_CHIP_SPECS_4_STREAM_COUNT__SHIFT) & VIVS_HI_CHIP_SPECS_4_STREAM_COUNT__MASK)\n\n#define VIVS_HI_CHIP_MINOR_FEATURE_5\t\t\t\t0x000000a0\n\n#define VIVS_HI_CHIP_PRODUCT_ID\t\t\t\t\t0x000000a8\n\n#define VIVS_HI_BLT_INTR\t\t\t\t\t0x000000d4\n\n#define VIVS_HI_CHIP_ECO_ID\t\t\t\t\t0x000000e8\n\n#define VIVS_HI_AUXBIT\t\t\t\t\t\t0x000000ec\n\n#define VIVS_PM\t\t\t\t\t\t\t0x00000000\n\n#define VIVS_PM_POWER_CONTROLS\t\t\t\t\t0x00000100\n#define VIVS_PM_POWER_CONTROLS_ENABLE_MODULE_CLOCK_GATING\t0x00000001\n#define VIVS_PM_POWER_CONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING\t0x00000002\n#define VIVS_PM_POWER_CONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING\t0x00000004\n#define VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER__MASK\t\t0x000000f0\n#define VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER__SHIFT\t\t4\n#define VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER(x)\t\t(((x) << VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER__SHIFT) & VIVS_PM_POWER_CONTROLS_TURN_ON_COUNTER__MASK)\n#define VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER__MASK\t\t0xffff0000\n#define VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER__SHIFT\t\t16\n#define VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER(x)\t\t(((x) << VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER__SHIFT) & VIVS_PM_POWER_CONTROLS_TURN_OFF_COUNTER__MASK)\n\n#define VIVS_PM_MODULE_CONTROLS\t\t\t\t\t0x00000104\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_FE\t0x00000001\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_DE\t0x00000002\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_PE\t0x00000004\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_SH\t0x00000008\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_PA\t0x00000010\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_SE\t0x00000020\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA\t0x00000040\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_TX\t0x00000080\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA_EZ\t0x00010000\n#define VIVS_PM_MODULE_CONTROLS_DISABLE_MODULE_CLOCK_GATING_RA_HZ\t0x00020000\n\n#define VIVS_PM_MODULE_STATUS\t\t\t\t\t0x00000108\n#define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_FE\t\t0x00000001\n#define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_DE\t\t0x00000002\n#define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_PE\t\t0x00000004\n#define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_SH\t\t0x00000008\n#define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_PA\t\t0x00000010\n#define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_SE\t\t0x00000020\n#define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_RA\t\t0x00000040\n#define VIVS_PM_MODULE_STATUS_MODULE_CLOCK_GATED_TX\t\t0x00000080\n\n#define VIVS_PM_PULSE_EATER\t\t\t\t\t0x0000010c\n#define VIVS_PM_PULSE_EATER_DISABLE\t\t\t\t0x00000001\n#define VIVS_PM_PULSE_EATER_DVFS_PERIOD__MASK\t\t\t0x0000ff00\n#define VIVS_PM_PULSE_EATER_DVFS_PERIOD__SHIFT\t\t\t8\n#define VIVS_PM_PULSE_EATER_DVFS_PERIOD(x)\t\t\t(((x) << VIVS_PM_PULSE_EATER_DVFS_PERIOD__SHIFT) & VIVS_PM_PULSE_EATER_DVFS_PERIOD__MASK)\n#define VIVS_PM_PULSE_EATER_UNK16\t\t\t\t0x00010000\n#define VIVS_PM_PULSE_EATER_UNK17\t\t\t\t0x00020000\n#define VIVS_PM_PULSE_EATER_INTERNAL_DFS\t\t\t0x00040000\n#define VIVS_PM_PULSE_EATER_UNK19\t\t\t\t0x00080000\n#define VIVS_PM_PULSE_EATER_UNK20\t\t\t\t0x00100000\n#define VIVS_PM_PULSE_EATER_UNK22\t\t\t\t0x00400000\n#define VIVS_PM_PULSE_EATER_UNK23\t\t\t\t0x00800000\n\n#define VIVS_MMUv2\t\t\t\t\t\t0x00000000\n\n#define VIVS_MMUv2_SAFE_ADDRESS\t\t\t\t\t0x00000180\n\n#define VIVS_MMUv2_CONFIGURATION\t\t\t\t0x00000184\n#define VIVS_MMUv2_CONFIGURATION_MODE__MASK\t\t\t0x00000001\n#define VIVS_MMUv2_CONFIGURATION_MODE__SHIFT\t\t\t0\n#define VIVS_MMUv2_CONFIGURATION_MODE_MODE4_K\t\t\t0x00000000\n#define VIVS_MMUv2_CONFIGURATION_MODE_MODE1_K\t\t\t0x00000001\n#define VIVS_MMUv2_CONFIGURATION_MODE_MASK\t\t\t0x00000008\n#define VIVS_MMUv2_CONFIGURATION_FLUSH__MASK\t\t\t0x00000010\n#define VIVS_MMUv2_CONFIGURATION_FLUSH__SHIFT\t\t\t4\n#define VIVS_MMUv2_CONFIGURATION_FLUSH_FLUSH\t\t\t0x00000010\n#define VIVS_MMUv2_CONFIGURATION_FLUSH_MASK\t\t\t0x00000080\n#define VIVS_MMUv2_CONFIGURATION_ADDRESS_MASK\t\t\t0x00000100\n#define VIVS_MMUv2_CONFIGURATION_ADDRESS__MASK\t\t\t0xfffffc00\n#define VIVS_MMUv2_CONFIGURATION_ADDRESS__SHIFT\t\t\t10\n#define VIVS_MMUv2_CONFIGURATION_ADDRESS(x)\t\t\t(((x) << VIVS_MMUv2_CONFIGURATION_ADDRESS__SHIFT) & VIVS_MMUv2_CONFIGURATION_ADDRESS__MASK)\n\n#define VIVS_MMUv2_STATUS\t\t\t\t\t0x00000188\n#define VIVS_MMUv2_STATUS_EXCEPTION0__MASK\t\t\t0x0000000f\n#define VIVS_MMUv2_STATUS_EXCEPTION0__SHIFT\t\t\t0\n#define VIVS_MMUv2_STATUS_EXCEPTION0(x)\t\t\t\t(((x) << VIVS_MMUv2_STATUS_EXCEPTION0__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION0__MASK)\n#define VIVS_MMUv2_STATUS_EXCEPTION1__MASK\t\t\t0x000000f0\n#define VIVS_MMUv2_STATUS_EXCEPTION1__SHIFT\t\t\t4\n#define VIVS_MMUv2_STATUS_EXCEPTION1(x)\t\t\t\t(((x) << VIVS_MMUv2_STATUS_EXCEPTION1__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION1__MASK)\n#define VIVS_MMUv2_STATUS_EXCEPTION2__MASK\t\t\t0x00000f00\n#define VIVS_MMUv2_STATUS_EXCEPTION2__SHIFT\t\t\t8\n#define VIVS_MMUv2_STATUS_EXCEPTION2(x)\t\t\t\t(((x) << VIVS_MMUv2_STATUS_EXCEPTION2__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION2__MASK)\n#define VIVS_MMUv2_STATUS_EXCEPTION3__MASK\t\t\t0x0000f000\n#define VIVS_MMUv2_STATUS_EXCEPTION3__SHIFT\t\t\t12\n#define VIVS_MMUv2_STATUS_EXCEPTION3(x)\t\t\t\t(((x) << VIVS_MMUv2_STATUS_EXCEPTION3__SHIFT) & VIVS_MMUv2_STATUS_EXCEPTION3__MASK)\n\n#define VIVS_MMUv2_CONTROL\t\t\t\t\t0x0000018c\n#define VIVS_MMUv2_CONTROL_ENABLE\t\t\t\t0x00000001\n\n#define VIVS_MMUv2_EXCEPTION_ADDR(i0)\t\t\t       (0x00000190 + 0x4*(i0))\n#define VIVS_MMUv2_EXCEPTION_ADDR__ESIZE\t\t\t0x00000004\n#define VIVS_MMUv2_EXCEPTION_ADDR__LEN\t\t\t\t0x00000004\n\n#define VIVS_MMUv2_PROFILE_BLT_READ\t\t\t\t0x000001a4\n\n#define VIVS_MMUv2_PTA_CONFIG\t\t\t\t\t0x000001ac\n#define VIVS_MMUv2_PTA_CONFIG_INDEX__MASK\t\t\t0x0000ffff\n#define VIVS_MMUv2_PTA_CONFIG_INDEX__SHIFT\t\t\t0\n#define VIVS_MMUv2_PTA_CONFIG_INDEX(x)\t\t\t\t(((x) << VIVS_MMUv2_PTA_CONFIG_INDEX__SHIFT) & VIVS_MMUv2_PTA_CONFIG_INDEX__MASK)\n#define VIVS_MMUv2_PTA_CONFIG_UNK16\t\t\t\t0x00010000\n\n#define VIVS_MMUv2_AXI_POLICY(i0)\t\t\t       (0x000001c0 + 0x4*(i0))\n#define VIVS_MMUv2_AXI_POLICY__ESIZE\t\t\t\t0x00000004\n#define VIVS_MMUv2_AXI_POLICY__LEN\t\t\t\t0x00000008\n\n#define VIVS_MMUv2_SEC_EXCEPTION_ADDR\t\t\t\t0x00000380\n\n#define VIVS_MMUv2_SEC_STATUS\t\t\t\t\t0x00000384\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION0__MASK\t\t\t0x00000003\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION0__SHIFT\t\t\t0\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION0(x)\t\t\t(((x) << VIVS_MMUv2_SEC_STATUS_EXCEPTION0__SHIFT) & VIVS_MMUv2_SEC_STATUS_EXCEPTION0__MASK)\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION1__MASK\t\t\t0x00000030\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION1__SHIFT\t\t\t4\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION1(x)\t\t\t(((x) << VIVS_MMUv2_SEC_STATUS_EXCEPTION1__SHIFT) & VIVS_MMUv2_SEC_STATUS_EXCEPTION1__MASK)\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION2__MASK\t\t\t0x00000300\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION2__SHIFT\t\t\t8\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION2(x)\t\t\t(((x) << VIVS_MMUv2_SEC_STATUS_EXCEPTION2__SHIFT) & VIVS_MMUv2_SEC_STATUS_EXCEPTION2__MASK)\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION3__MASK\t\t\t0x00003000\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION3__SHIFT\t\t\t12\n#define VIVS_MMUv2_SEC_STATUS_EXCEPTION3(x)\t\t\t(((x) << VIVS_MMUv2_SEC_STATUS_EXCEPTION3__SHIFT) & VIVS_MMUv2_SEC_STATUS_EXCEPTION3__MASK)\n\n#define VIVS_MMUv2_SEC_CONTROL\t\t\t\t\t0x00000388\n#define VIVS_MMUv2_SEC_CONTROL_ENABLE\t\t\t\t0x00000001\n\n#define VIVS_MMUv2_PTA_ADDRESS_LOW\t\t\t\t0x0000038c\n\n#define VIVS_MMUv2_PTA_ADDRESS_HIGH\t\t\t\t0x00000390\n\n#define VIVS_MMUv2_PTA_CONTROL\t\t\t\t\t0x00000394\n#define VIVS_MMUv2_PTA_CONTROL_ENABLE\t\t\t\t0x00000001\n\n#define VIVS_MMUv2_NONSEC_SAFE_ADDR_LOW\t\t\t\t0x00000398\n\n#define VIVS_MMUv2_SEC_SAFE_ADDR_LOW\t\t\t\t0x0000039c\n\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG\t\t\t\t0x000003a0\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH__MASK\t0x000000ff\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH__SHIFT\t0\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH(x)\t(((x) << VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH__SHIFT) & VIVS_MMUv2_SAFE_ADDRESS_CONFIG_NON_SEC_SAFE_ADDR_HIGH__MASK)\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_UNK15\t\t\t0x00008000\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH__MASK\t0x00ff0000\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH__SHIFT\t16\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH(x)\t(((x) << VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH__SHIFT) & VIVS_MMUv2_SAFE_ADDRESS_CONFIG_SEC_SAFE_ADDR_HIGH__MASK)\n#define VIVS_MMUv2_SAFE_ADDRESS_CONFIG_UNK31\t\t\t0x80000000\n\n#define VIVS_MMUv2_SEC_COMMAND_CONTROL\t\t\t\t0x000003a4\n#define VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH__MASK\t\t0x0000ffff\n#define VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH__SHIFT\t\t0\n#define VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH(x)\t\t(((x) << VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH__SHIFT) & VIVS_MMUv2_SEC_COMMAND_CONTROL_PREFETCH__MASK)\n#define VIVS_MMUv2_SEC_COMMAND_CONTROL_ENABLE\t\t\t0x00010000\n\n#define VIVS_MMUv2_AHB_CONTROL\t\t\t\t\t0x000003a8\n#define VIVS_MMUv2_AHB_CONTROL_RESET\t\t\t\t0x00000001\n#define VIVS_MMUv2_AHB_CONTROL_NONSEC_ACCESS\t\t\t0x00000002\n\n#define VIVS_MC\t\t\t\t\t\t\t0x00000000\n\n#define VIVS_MC_MMU_FE_PAGE_TABLE\t\t\t\t0x00000400\n\n#define VIVS_MC_MMU_TX_PAGE_TABLE\t\t\t\t0x00000404\n\n#define VIVS_MC_MMU_PE_PAGE_TABLE\t\t\t\t0x00000408\n\n#define VIVS_MC_MMU_PEZ_PAGE_TABLE\t\t\t\t0x0000040c\n\n#define VIVS_MC_MMU_RA_PAGE_TABLE\t\t\t\t0x00000410\n\n#define VIVS_MC_DEBUG_MEMORY\t\t\t\t\t0x00000414\n#define VIVS_MC_DEBUG_MEMORY_SPECIAL_PATCH_GC320\t\t0x00000008\n#define VIVS_MC_DEBUG_MEMORY_FAST_CLEAR_BYPASS\t\t\t0x00100000\n#define VIVS_MC_DEBUG_MEMORY_COMPRESSION_BYPASS\t\t\t0x00200000\n\n#define VIVS_MC_MEMORY_BASE_ADDR_RA\t\t\t\t0x00000418\n\n#define VIVS_MC_MEMORY_BASE_ADDR_FE\t\t\t\t0x0000041c\n\n#define VIVS_MC_MEMORY_BASE_ADDR_TX\t\t\t\t0x00000420\n\n#define VIVS_MC_MEMORY_BASE_ADDR_PEZ\t\t\t\t0x00000424\n\n#define VIVS_MC_MEMORY_BASE_ADDR_PE\t\t\t\t0x00000428\n\n#define VIVS_MC_MEMORY_TIMING_CONTROL\t\t\t\t0x0000042c\n\n#define VIVS_MC_MEMORY_FLUSH\t\t\t\t\t0x00000430\n\n#define VIVS_MC_PROFILE_CYCLE_COUNTER\t\t\t\t0x00000438\n\n#define VIVS_MC_DEBUG_READ0\t\t\t\t\t0x0000043c\n\n#define VIVS_MC_DEBUG_READ1\t\t\t\t\t0x00000440\n\n#define VIVS_MC_DEBUG_WRITE\t\t\t\t\t0x00000444\n\n#define VIVS_MC_PROFILE_RA_READ\t\t\t\t\t0x00000448\n\n#define VIVS_MC_PROFILE_TX_READ\t\t\t\t\t0x0000044c\n\n#define VIVS_MC_PROFILE_FE_READ\t\t\t\t\t0x00000450\n\n#define VIVS_MC_PROFILE_PE_READ\t\t\t\t\t0x00000454\n\n#define VIVS_MC_PROFILE_DE_READ\t\t\t\t\t0x00000458\n\n#define VIVS_MC_PROFILE_SH_READ\t\t\t\t\t0x0000045c\n\n#define VIVS_MC_PROFILE_PA_READ\t\t\t\t\t0x00000460\n\n#define VIVS_MC_PROFILE_SE_READ\t\t\t\t\t0x00000464\n\n#define VIVS_MC_PROFILE_MC_READ\t\t\t\t\t0x00000468\n\n#define VIVS_MC_PROFILE_HI_READ\t\t\t\t\t0x0000046c\n\n#define VIVS_MC_PROFILE_CONFIG0\t\t\t\t\t0x00000470\n#define VIVS_MC_PROFILE_CONFIG0_FE__MASK\t\t\t0x000000ff\n#define VIVS_MC_PROFILE_CONFIG0_FE__SHIFT\t\t\t0\n#define VIVS_MC_PROFILE_CONFIG0_FE_DRAW_COUNT\t\t\t0x0000000a\n#define VIVS_MC_PROFILE_CONFIG0_FE_OUT_VERTEX_COUNT\t\t0x0000000b\n#define VIVS_MC_PROFILE_CONFIG0_FE_CACHE_MISS_COUNT\t\t0x0000000c\n#define VIVS_MC_PROFILE_CONFIG0_FE_RESET\t\t\t0x0000000f\n#define VIVS_MC_PROFILE_CONFIG0_FE_CACHE_LK_COUNT\t\t0x00000010\n#define VIVS_MC_PROFILE_CONFIG0_FE_STALL_COUNT\t\t\t0x00000011\n#define VIVS_MC_PROFILE_CONFIG0_FE_PROCESS_COUNT\t\t0x00000012\n#define VIVS_MC_PROFILE_CONFIG0_DE__MASK\t\t\t0x0000ff00\n#define VIVS_MC_PROFILE_CONFIG0_DE__SHIFT\t\t\t8\n#define VIVS_MC_PROFILE_CONFIG0_DE_RESET\t\t\t0x00000f00\n#define VIVS_MC_PROFILE_CONFIG0_PE__MASK\t\t\t0x00ff0000\n#define VIVS_MC_PROFILE_CONFIG0_PE__SHIFT\t\t\t16\n#define VIVS_MC_PROFILE_CONFIG0_PE_PIXEL_COUNT_KILLED_BY_COLOR_PIPE\t0x00000000\n#define VIVS_MC_PROFILE_CONFIG0_PE_PIXEL_COUNT_KILLED_BY_DEPTH_PIPE\t0x00010000\n#define VIVS_MC_PROFILE_CONFIG0_PE_PIXEL_COUNT_DRAWN_BY_COLOR_PIPE\t0x00020000\n#define VIVS_MC_PROFILE_CONFIG0_PE_PIXEL_COUNT_DRAWN_BY_DEPTH_PIPE\t0x00030000\n#define VIVS_MC_PROFILE_CONFIG0_PE_PIXELS_RENDERED_2D\t\t0x000b0000\n#define VIVS_MC_PROFILE_CONFIG0_PE_RESET\t\t\t0x000f0000\n#define VIVS_MC_PROFILE_CONFIG0_SH__MASK\t\t\t0xff000000\n#define VIVS_MC_PROFILE_CONFIG0_SH__SHIFT\t\t\t24\n#define VIVS_MC_PROFILE_CONFIG0_SH_SHADER_CYCLES\t\t0x04000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_PS_INST_COUNTER\t\t0x07000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_RENDERED_PIXEL_COUNTER\t0x08000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_VS_INST_COUNTER\t\t0x09000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_RENDERED_VERTICE_COUNTER\t0x0a000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_VTX_BRANCH_INST_COUNTER\t0x0b000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_VTX_TEXLD_INST_COUNTER\t0x0c000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_PXL_BRANCH_INST_COUNTER\t0x0d000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_PXL_TEXLD_INST_COUNTER\t0x0e000000\n#define VIVS_MC_PROFILE_CONFIG0_SH_RESET\t\t\t0x0f000000\n\n#define VIVS_MC_PROFILE_CONFIG1\t\t\t\t\t0x00000474\n#define VIVS_MC_PROFILE_CONFIG1_PA__MASK\t\t\t0x000000ff\n#define VIVS_MC_PROFILE_CONFIG1_PA__SHIFT\t\t\t0\n#define VIVS_MC_PROFILE_CONFIG1_PA_INPUT_VTX_COUNTER\t\t0x00000003\n#define VIVS_MC_PROFILE_CONFIG1_PA_INPUT_PRIM_COUNTER\t\t0x00000004\n#define VIVS_MC_PROFILE_CONFIG1_PA_OUTPUT_PRIM_COUNTER\t\t0x00000005\n#define VIVS_MC_PROFILE_CONFIG1_PA_DEPTH_CLIPPED_COUNTER\t0x00000006\n#define VIVS_MC_PROFILE_CONFIG1_PA_TRIVIAL_REJECTED_COUNTER\t0x00000007\n#define VIVS_MC_PROFILE_CONFIG1_PA_CULLED_COUNTER\t\t0x00000008\n#define VIVS_MC_PROFILE_CONFIG1_PA_DROPED_PRIM_COUNTER\t\t0x00000009\n#define VIVS_MC_PROFILE_CONFIG1_PA_FRUSTUM_CLIPPED_PRIM_COUNTER\t0x0000000a\n#define VIVS_MC_PROFILE_CONFIG1_PA_RESET\t\t\t0x0000000f\n#define VIVS_MC_PROFILE_CONFIG1_SE__MASK\t\t\t0x0000ff00\n#define VIVS_MC_PROFILE_CONFIG1_SE__SHIFT\t\t\t8\n#define VIVS_MC_PROFILE_CONFIG1_SE_CULLED_TRIANGLE_COUNT\t0x00000000\n#define VIVS_MC_PROFILE_CONFIG1_SE_CULLED_LINES_COUNT\t\t0x00000100\n#define VIVS_MC_PROFILE_CONFIG1_SE_TRIVIAL_REJECTED_LINE_COUNT\t0x00000400\n#define VIVS_MC_PROFILE_CONFIG1_SE_RESET\t\t\t0x00000f00\n#define VIVS_MC_PROFILE_CONFIG1_RA__MASK\t\t\t0x00ff0000\n#define VIVS_MC_PROFILE_CONFIG1_RA__SHIFT\t\t\t16\n#define VIVS_MC_PROFILE_CONFIG1_RA_VALID_PIXEL_COUNT\t\t0x00000000\n#define VIVS_MC_PROFILE_CONFIG1_RA_TOTAL_QUAD_COUNT\t\t0x00010000\n#define VIVS_MC_PROFILE_CONFIG1_RA_VALID_QUAD_COUNT_AFTER_EARLY_Z\t0x00020000\n#define VIVS_MC_PROFILE_CONFIG1_RA_TOTAL_PRIMITIVE_COUNT\t0x00030000\n#define VIVS_MC_PROFILE_CONFIG1_RA_PIPE_CACHE_MISS_COUNTER\t0x00090000\n#define VIVS_MC_PROFILE_CONFIG1_RA_PREFETCH_CACHE_MISS_COUNTER\t0x000a0000\n#define VIVS_MC_PROFILE_CONFIG1_RA_CULLED_QUAD_COUNT\t\t0x000b0000\n#define VIVS_MC_PROFILE_CONFIG1_RA_RESET\t\t\t0x000f0000\n#define VIVS_MC_PROFILE_CONFIG1_RA_PIPE_HZ_CACHE_MISS_COUNTER\t0x00110000\n#define VIVS_MC_PROFILE_CONFIG1_RA_PREFETCH_HZ_CACHE_MISS_COUNTER\t0x00120000\n#define VIVS_MC_PROFILE_CONFIG1_TX__MASK\t\t\t0xff000000\n#define VIVS_MC_PROFILE_CONFIG1_TX__SHIFT\t\t\t24\n#define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_BILINEAR_REQUESTS\t0x00000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_TRILINEAR_REQUESTS\t0x01000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_DISCARDED_TEXTURE_REQUESTS\t0x02000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_TOTAL_TEXTURE_REQUESTS\t0x03000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_UNKNOWN\t\t\t0x04000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_MEM_READ_COUNT\t\t0x05000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_MEM_READ_IN_8B_COUNT\t\t0x06000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_CACHE_MISS_COUNT\t\t0x07000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_CACHE_HIT_TEXEL_COUNT\t0x08000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_CACHE_MISS_TEXEL_COUNT\t0x09000000\n#define VIVS_MC_PROFILE_CONFIG1_TX_RESET\t\t\t0x0f000000\n\n#define VIVS_MC_PROFILE_CONFIG2\t\t\t\t\t0x00000478\n#define VIVS_MC_PROFILE_CONFIG2_MC__MASK\t\t\t0x000000ff\n#define VIVS_MC_PROFILE_CONFIG2_MC__SHIFT\t\t\t0\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_PIPELINE\t0x00000001\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_IP\t0x00000002\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_PIPELINE\t0x00000003\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_SENTOUT_FROM_COLORPIPE\t0x00000004\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_COLORPIPE\t0x00000005\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_DEPTHPIPE\t0x00000007\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_SENTOUT_FROM_DEPTHPIPE\t0x00000008\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_DEPTHPIPE\t0x00000009\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_SENTOUT_FROM_DEPTHPIPE\t0x0000000a\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_DEPTHPIPE\t0x0000000b\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_8B_FROM_OTHERS\t0x0000000c\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_8B_FROM_OTHERS\t0x0000000d\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_READ_REQ_FROM_OTHERS\t0x0000000e\n#define VIVS_MC_PROFILE_CONFIG2_MC_TOTAL_WRITE_REQ_FROM_OTHERS\t0x0000000f\n#define VIVS_MC_PROFILE_CONFIG2_MC_FE_READ_BANDWIDTH\t\t0x00000015\n#define VIVS_MC_PROFILE_CONFIG2_MC_MMU_READ_BANDWIDTH\t\t0x00000016\n#define VIVS_MC_PROFILE_CONFIG2_MC_BLT_READ_BANDWIDTH\t\t0x00000017\n#define VIVS_MC_PROFILE_CONFIG2_MC_SH0_READ_BANDWIDTH\t\t0x00000018\n#define VIVS_MC_PROFILE_CONFIG2_MC_SH1_READ_BANDWIDTH\t\t0x00000019\n#define VIVS_MC_PROFILE_CONFIG2_MC_PE_WRITE_BANDWIDTH\t\t0x0000001a\n#define VIVS_MC_PROFILE_CONFIG2_MC_BLT_WRITE_BANDWIDTH\t\t0x0000001b\n#define VIVS_MC_PROFILE_CONFIG2_MC_SH0_WRITE_BANDWIDTH\t\t0x0000001c\n#define VIVS_MC_PROFILE_CONFIG2_MC_SH1_WRITE_BANDWIDTH\t\t0x0000001d\n#define VIVS_MC_PROFILE_CONFIG2_HI__MASK\t\t\t0x0000ff00\n#define VIVS_MC_PROFILE_CONFIG2_HI__SHIFT\t\t\t8\n#define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_READ_REQUEST_STALLED\t0x00000000\n#define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_WRITE_REQUEST_STALLED\t0x00000100\n#define VIVS_MC_PROFILE_CONFIG2_HI_AXI_CYCLES_WRITE_DATA_STALLED\t0x00000200\n#define VIVS_MC_PROFILE_CONFIG2_HI_RESET\t\t\t0x00000f00\n#define VIVS_MC_PROFILE_CONFIG2_L2__MASK\t\t\t0x00ff0000\n#define VIVS_MC_PROFILE_CONFIG2_L2__SHIFT\t\t\t16\n#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI0_READ_REQUEST_COUNT\t0x00000000\n#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI0_WRITE_REQUEST_COUNT\t0x00040000\n#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_AXI1_WRITE_REQUEST_COUNT\t0x00050000\n#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_READ_TRANSACTIONS_REQUEST_BY_AXI0\t0x00080000\n#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_READ_TRANSACTIONS_REQUEST_BY_AXI1\t0x00090000\n#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_WRITE_TRANSACTIONS_REQUEST_BY_AXI0\t0x000c0000\n#define VIVS_MC_PROFILE_CONFIG2_L2_TOTAL_WRITE_TRANSACTIONS_REQUEST_BY_AXI1\t0x000d0000\n#define VIVS_MC_PROFILE_CONFIG2_L2_RESET\t\t\t0x000f0000\n#define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_MINMAX_LATENCY\t\t0x00100000\n#define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_TOTAL_LATENCY\t\t0x00110000\n#define VIVS_MC_PROFILE_CONFIG2_L2_AXI0_TOTAL_REQUEST_COUNT\t0x00120000\n#define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_MINMAX_LATENCY\t\t0x00130000\n#define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_TOTAL_LATENCY\t\t0x00140000\n#define VIVS_MC_PROFILE_CONFIG2_L2_AXI1_TOTAL_REQUEST_COUNT\t0x00150000\n#define VIVS_MC_PROFILE_CONFIG2_BLT__MASK\t\t\t0xff000000\n#define VIVS_MC_PROFILE_CONFIG2_BLT__SHIFT\t\t\t24\n#define VIVS_MC_PROFILE_CONFIG2_BLT_UNK0\t\t\t0x00000000\n\n#define VIVS_MC_PROFILE_CONFIG3\t\t\t\t\t0x0000047c\n\n#define VIVS_MC_BUS_CONFIG\t\t\t\t\t0x00000480\n#define VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__MASK\t\t\t0x0000000f\n#define VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__SHIFT\t\t\t0\n#define VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG(x)\t\t\t(((x) << VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__SHIFT) & VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__MASK)\n#define VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__MASK\t\t\t0x000000f0\n#define VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__SHIFT\t\t\t4\n#define VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG(x)\t\t\t(((x) << VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__SHIFT) & VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__MASK)\n\n#define VIVS_MC_START_COMPOSITION\t\t\t\t0x00000554\n\n#define VIVS_MC_FLAGS\t\t\t\t\t\t0x00000558\n#define VIVS_MC_FLAGS_128B_MERGE\t\t\t\t0x00000001\n#define VIVS_MC_FLAGS_TPCV11_COMPRESSION\t\t\t0x08000000\n\n#define VIVS_MC_L2_CACHE_CONFIG\t\t\t\t\t0x0000055c\n\n#define VIVS_MC_PROFILE_L2_READ\t\t\t\t\t0x00000564\n\n#define VIVS_MC_MC_LATENCY_RESET\t\t\t\t0x00000568\n\n#define VIVS_MC_MC_AXI_MAX_MIN_LATENCY\t\t\t\t0x0000056c\n\n#define VIVS_MC_MC_AXI_TOTAL_LATENCY\t\t\t\t0x00000570\n\n#define VIVS_MC_MC_AXI_SAMPLE_COUNT\t\t\t\t0x00000574\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}