<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: AlphaISA Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AlphaISA Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespaceAlphaISA_1_1Kernel"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA_1_1Kernel.html">Kernel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlignmentFault.html">AlignmentFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaFault.html">AlphaFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaLinuxProcess.html">AlphaLinuxProcess</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A process with emulated Alpha/Linux syscalls.  <a href="classAlphaISA_1_1AlphaLinuxProcess.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1AlphaRequestFlags.html">AlphaRequestFlags</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alpha-specific memory request flags.  <a href="structAlphaISA_1_1AlphaRequestFlags.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ArithmeticFault.html">ArithmeticFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Decoder.html">Decoder</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbAcvFault.html">DtbAcvFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html">DtbAlignmentFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html">DtbFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbPageFault.html">DtbPageFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1FloatEnableFault.html">FloatEnableFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1IntegerOverflowFault.html">IntegerOverflowFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1InterruptFault.html">InterruptFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html">Interrupts</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html">ISA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbAcvFault.html">ItbAcvFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbFault.html">ItbFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbPageFault.html">ItbPageFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1MachineCheckFault.html">MachineCheckFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1NDtbMissFault.html">NDtbMissFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1PalFault.html">PalFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1PDtbMissFault.html">PDtbMissFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ProcessInfo.html">ProcessInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1RemoteGDB.html">RemoteGDB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ResetFault.html">ResetFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1StackTrace.html">StackTrace</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html">TLB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1UnimplementedOpcodeFault.html">UnimplementedOpcodeFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1VectorEnableFault.html">VectorEnableFault</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a02adb867130232f48aad22182711452c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">FaultVect</a></td></tr>
<tr class="separator:a02adb867130232f48aad22182711452c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf40e821a86c6a609aba3808259fd59"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">VecElem</a> = ::<a class="el" href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">DummyVecElem</a></td></tr>
<tr class="separator:adaf40e821a86c6a609aba3808259fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb7c8e8b89b921ae13f185b0818029e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1fb7c8e8b89b921ae13f185b0818029e">VecReg</a> = ::<a class="el" href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">DummyVecReg</a></td></tr>
<tr class="separator:a1fb7c8e8b89b921ae13f185b0818029e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15379929218579cd4b660229a4c26e7e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a15379929218579cd4b660229a4c26e7e">ConstVecReg</a> = ::<a class="el" href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">DummyConstVecReg</a></td></tr>
<tr class="separator:a15379929218579cd4b660229a4c26e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285fe2f69eec5bdf1d4b0abd9e29e331"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">VecRegContainer</a> = ::<a class="el" href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">DummyVecRegContainer</a></td></tr>
<tr class="separator:a285fe2f69eec5bdf1d4b0abd9e29e331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c6293b300601a7a749624999ee77b4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a15c6293b300601a7a749624999ee77b4">VecPredReg</a> = ::<a class="el" href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">DummyVecPredReg</a></td></tr>
<tr class="separator:a15c6293b300601a7a749624999ee77b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680ca518c9275e1d979042feca934cb6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a680ca518c9275e1d979042feca934cb6">ConstVecPredReg</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">DummyConstVecPredReg</a></td></tr>
<tr class="separator:a680ca518c9275e1d979042feca934cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c9d1b51caf181143ec0dcf77bd145f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">VecPredRegContainer</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">DummyVecPredRegContainer</a></td></tr>
<tr class="separator:a66c9d1b51caf181143ec0dcf77bd145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63693d656cc2bf4bdd0de3e493eabe66"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a></td></tr>
<tr class="separator:a63693d656cc2bf4bdd0de3e493eabe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513ba22c5f3400527dbe0370286b20ce"><td class="memItemLeft" align="right" valign="top">typedef uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a></td></tr>
<tr class="separator:a513ba22c5f3400527dbe0370286b20ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233e755911c9143f96bef37eedb1e009"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a>&lt; <a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a></td></tr>
<tr class="separator:a233e755911c9143f96bef37eedb1e009"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a22ad001dfcd9ff66fb3484ded573093f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">md_ipr_names</a> { <br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0f553cf6723234aec19a6f635216f00b">RAW_IPR_ISR</a> = 0x100, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3fcb93f93ff8429fad08a005e73287aa">RAW_IPR_ITB_TAG</a> = 0x101, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1e28ff9bd1853b8b820c8f53135b4373">RAW_IPR_ITB_PTE</a> = 0x102, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad4444cb903570da21316f572f6ceac18">RAW_IPR_ITB_ASN</a> = 0x103, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabd0d28e52febeef7c967167ff9a3922f">RAW_IPR_ITB_PTE_TEMP</a> = 0x104, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa926a22859f61011bf05f0a951da06fbd">RAW_IPR_ITB_IA</a> = 0x105, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa53467cd417449e387d2c027afd6fcec5">RAW_IPR_ITB_IAP</a> = 0x106, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9bfeb2067346225426b1fc046b3c9285">RAW_IPR_ITB_IS</a> = 0x107, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac9568d9985665f838841661959de8713">RAW_IPR_SIRR</a> = 0x108, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9ca7817d02f7a77696f33949140b0e01">RAW_IPR_ASTRR</a> = 0x109, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2855b7964985c859625f958dc60570f1">RAW_IPR_ASTER</a> = 0x10a, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa82fab385a2bd4b11e99cf527a8e9400a">RAW_IPR_EXC_ADDR</a> = 0x10b, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa794707ed2e55f4435d008b5ab6c44e9f">RAW_IPR_EXC_SUM</a> = 0x10c, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac8252f142616dc24ffd4087a80410c5b">RAW_IPR_EXC_MASK</a> = 0x10d, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa359e0ef48d0dc74c6667947ffd144c5a">RAW_IPR_PAL_BASE</a> = 0x10e, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71eea481c93e619d096ce71c679352b7">RAW_IPR_ICM</a> = 0x10f, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa5ee215afc59067dae844ec93fa7ef1c7">RAW_IPR_IPLR</a> = 0x110, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabb6778b92c8b2e4463f9fdcbdaf54aaa">RAW_IPR_INTID</a> = 0x111, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf2cef16c88ddc6c438ca968fed5a5d1d">RAW_IPR_IFAULT_VA_FORM</a> = 0x112, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0fe682b92a87376b0aa9a19b9020c062">RAW_IPR_IVPTBR</a> = 0x113, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabd12d77e5d1b5e2f277183ed988afe6a">RAW_IPR_HWINT_CLR</a> = 0x115, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa4293854e8a0bffd4382f11d5ac6932e3">RAW_IPR_SL_XMIT</a> = 0x116, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad6f2dc7f971d6769ac3ebdea1e39e7c0">RAW_IPR_SL_RCV</a> = 0x117, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0260aea2bd648f8fdbfdcf785cc2b73b">RAW_IPR_ICSR</a> = 0x118, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fab9697271c0ca13d65155460f1ebc7a5d">RAW_IPR_IC_FLUSH</a> = 0x119, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac7effa8564104e20e26e8206b3f037a6">RAW_IPR_IC_PERR_STAT</a> = 0x11a, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac7791d2c2173f990397107a6ce03bae3">RAW_IPR_PMCTR</a> = 0x11c, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2a1f85f9999ebd98e5a32cec09cd51d9">RAW_IPR_PALtemp0</a> = 0x140, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad3d71b998916577e51b5f7e0f9bcfefc">RAW_IPR_PALtemp1</a> = 0x141, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa40f5910ce486538d7b4c8988944d219">RAW_IPR_PALtemp2</a> = 0x142, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa15114871b8073b2891d84a6b4e2fe596">RAW_IPR_PALtemp3</a> = 0x143, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa95c4bf5a11f1dc04776ea24f4417346c">RAW_IPR_PALtemp4</a> = 0x144, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa57acdb3b8a30ace2ee0c2f84983440b9">RAW_IPR_PALtemp5</a> = 0x145, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0919780f4818d82d1b349c953e1d1e76">RAW_IPR_PALtemp6</a> = 0x146, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0e6df17cc57287700be386110cfb8ac8">RAW_IPR_PALtemp7</a> = 0x147, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faef9af849e1e2365690974b4aa7d68ecc">RAW_IPR_PALtemp8</a> = 0x148, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6dbeb152d5038c3e516e77de5a079608">RAW_IPR_PALtemp9</a> = 0x149, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa93cbefb9642e90f71ab0ef1bf7b142b6">RAW_IPR_PALtemp10</a> = 0x14a, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabfe187c723467fdaa56c5bdc242e18b8">RAW_IPR_PALtemp11</a> = 0x14b, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa66fc765089b62c0e876cc0be87bf926c">RAW_IPR_PALtemp12</a> = 0x14c, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faaf2c7f4029ba9c792537d65b377f2efe">RAW_IPR_PALtemp13</a> = 0x14d, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae6c28fe73fa8fdf88636543736cc0616">RAW_IPR_PALtemp14</a> = 0x14e, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faefb3e93fb3ddd3296c8c6fa4517514da">RAW_IPR_PALtemp15</a> = 0x14f, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3fed17a9518635ce3a00168d9930676f">RAW_IPR_PALtemp16</a> = 0x150, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa8761b97351b81e03d7add7c851113dff">RAW_IPR_PALtemp17</a> = 0x151, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3e0d3f3d2c722339fa82e7b576f2be02">RAW_IPR_PALtemp18</a> = 0x152, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6dbbbbfbe9bf87fd6fa2b95ef3a89847">RAW_IPR_PALtemp19</a> = 0x153, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa95ce4aee2b6b154ce2e1cae76e92329a">RAW_IPR_PALtemp20</a> = 0x154, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9e18b019b766f3976c626ad8d2ec3616">RAW_IPR_PALtemp21</a> = 0x155, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa4cda35422a8961e769a97b3e3b976d69">RAW_IPR_PALtemp22</a> = 0x156, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa8392374df20eefb63d3bb20ca1c41848">RAW_IPR_PALtemp23</a> = 0x157, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9e401c51bd512b16d9c580ae9ef1f48f">RAW_IPR_DTB_ASN</a> = 0x200, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa590f85b177d104741248e561a0a14ac8">RAW_IPR_DTB_CM</a> = 0x201, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faad0f672c776a5ba96a9f6c72bb5bb4a6">RAW_IPR_DTB_TAG</a> = 0x202, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faceb89bb48e1ab63a032278264056864a">RAW_IPR_DTB_PTE</a> = 0x203, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa63187671639d21c5d10a814e2c8a3d1">RAW_IPR_DTB_PTE_TEMP</a> = 0x204, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf91efafd5e635e82df4f5d88f5c34603">RAW_IPR_MM_STAT</a> = 0x205, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa16a83deee2c430d42ee4e904df213928">RAW_IPR_VA</a> = 0x206, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae9b3b9d0bc1816348497f82eb39c9dfb">RAW_IPR_VA_FORM</a> = 0x207, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf6f3a754302ef2ca3f4c79b3f3d171dc">RAW_IPR_MVPTBR</a> = 0x208, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa677b78e05bbab6b4d92b40c2cdffb039">RAW_IPR_DTB_IAP</a> = 0x209, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae3473cc2095376356f3e7e2e65bef3f0">RAW_IPR_DTB_IA</a> = 0x20a, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2729a471ee13cd41ba5abf6ea6690776">RAW_IPR_DTB_IS</a> = 0x20b, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faaefde26f0a099183f53605ae531c9936">RAW_IPR_ALT_MODE</a> = 0x20c, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1cff4d8d32bd5d81b1fb91023c8f5f1e">RAW_IPR_CC</a> = 0x20d, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad1ed6b0ab3e10c1f6a97e19bf2ae1d46">RAW_IPR_CC_CTL</a> = 0x20e, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6331e743da6ceaa681a3e8520bf6452a">RAW_IPR_MCSR</a> = 0x20f, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6600bf90613804d29376ec14a421fc50">RAW_IPR_DC_FLUSH</a> = 0x210, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac3b94f08b1dc415c541d86d14c5d44c7">RAW_IPR_DC_PERR_STAT</a> = 0x212, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1b90a4d0e6fdb544ec103b22910fe87b">RAW_IPR_DC_TEST_CTL</a> = 0x213, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fab704e0018a62feb7d0e6ec66d41789dd">RAW_IPR_DC_TEST_TAG</a> = 0x214, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabeb851d244f1993eb8cfa3d955eae673">RAW_IPR_DC_TEST_TAG_TEMP</a> = 0x215, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa47a813d7895d40312873f650545c830">RAW_IPR_DC_MODE</a> = 0x216, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292">RAW_IPR_MAF_MODE</a> = 0x217, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78">MaxInternalProcRegs</a>
<br />
 }</td></tr>
<tr class="separator:a22ad001dfcd9ff66fb3484ded573093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238bbb397f48622c2b00b5727f1f0c9a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9a">MiscRegIpr</a> { <br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa45358ac3b3d5c1fe9558766a822955ac">MinWriteOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79">IPR_HWINT_CLR</a> = MinWriteOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478">IPR_SL_XMIT</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a">IPR_DC_FLUSH</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9">IPR_IC_FLUSH</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">IPR_ALT_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d">IPR_DTB_IA</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6">IPR_DTB_IAP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90">IPR_ITB_IA</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad811e82968e1c9fea74bc5e05ea7abc5">MaxWriteOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33">IPR_ITB_IAP</a> = MaxWriteOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa6ebfa81fdb01b842c728ab42ed1505c0">MinReadOnlyIpr</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">IPR_INTID</a> = MinReadOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122">IPR_SL_RCV</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">IPR_MM_STAT</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b">IPR_ITB_PTE_TEMP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1ce9a5ced3b33d6d4914152a324141fd">MaxReadOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f">IPR_DTB_PTE_TEMP</a> = MaxReadOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5">IPR_ISR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e">IPR_ITB_TAG</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75">IPR_ITB_PTE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">IPR_ITB_ASN</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d">IPR_ITB_IS</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">IPR_ASTRR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c">IPR_ASTER</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994">IPR_EXC_SUM</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9">IPR_EXC_MASK</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">IPR_IPLR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4">IPR_IFAULT_VA_FORM</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">IPR_IVPTBR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e">IPR_ICSR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72">IPR_IC_PERR_STAT</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c">IPR_PMCTR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08">IPR_PALtemp0</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d">IPR_PALtemp1</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f">IPR_PALtemp2</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498">IPR_PALtemp3</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02">IPR_PALtemp4</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc">IPR_PALtemp5</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e">IPR_PALtemp6</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946">IPR_PALtemp7</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031">IPR_PALtemp8</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f">IPR_PALtemp9</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846">IPR_PALtemp10</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2">IPR_PALtemp11</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a">IPR_PALtemp12</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa">IPR_PALtemp13</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738">IPR_PALtemp14</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6">IPR_PALtemp15</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">IPR_PALtemp16</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2">IPR_PALtemp17</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0">IPR_PALtemp18</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab">IPR_PALtemp19</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a">IPR_PALtemp20</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128">IPR_PALtemp21</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15">IPR_PALtemp22</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">IPR_PALtemp23</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252">IPR_DTB_TAG</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">IPR_DTB_PTE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387">IPR_VA</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0">IPR_VA_FORM</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6">IPR_MVPTBR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0">IPR_DTB_IS</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d">IPR_CC</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0">IPR_CC_CTL</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">IPR_MCSR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d">IPR_DC_PERR_STAT</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9">IPR_DC_TEST_CTL</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9fc91b37a0f5afddf7feb0a8a411ffdd">IPR_DC_TEST_TAG</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa727472c42d4bf945b7b7df3cdf2bf374">IPR_DC_TEST_TAG_TEMP</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8">IPR_DC_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59">IPR_MAF_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>
<br />
 }</td></tr>
<tr class="separator:a238bbb397f48622c2b00b5727f1f0c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56315969ec872a2ba6ee1cf42674de4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4">InterruptLevels</a> { <br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3">INTLEVEL_SOFTWARE_MIN</a> = 4, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf">INTLEVEL_SOFTWARE_MAX</a> = 19, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa">INTLEVEL_EXTERNAL_MIN</a> = 20, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d">INTLEVEL_EXTERNAL_MAX</a> = 34, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a9c70b65b7f4d0804f370b26197cd0039">INTLEVEL_IRQ0</a> = 20, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9">INTLEVEL_IRQ1</a> = 21, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a7ce42de976ccbdee3822941ce9790f27">INTINDEX_ETHERNET</a> = 0, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4ae827a0fa07fa1cbe6240331d685930f7">INTINDEX_SCSI</a> = 1, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a3c997b40343923cf95d8c09dfc1b8af0">INTLEVEL_IRQ2</a> = 22, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a849db60bc9732b60cbcfd986f48c3686">INTLEVEL_IRQ3</a> = 23, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af6e6910eb8371c3d38fd01e094b8c6d3">INTLEVEL_SERIAL</a> = 33, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389">NumInterruptLevels</a> = INTLEVEL_EXTERNAL_MAX
<br />
 }</td></tr>
<tr class="separator:af56315969ec872a2ba6ee1cf42674de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c469672bd9e060411fe9582c1a06e1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">mode_type</a> { <br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">mode_kernel</a> = 0, 
<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a35f7aca74479d8c34404f89ce0df0fe6">mode_executive</a> = 1, 
<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a76d9bd274671bb28ab05a386065ef28c">mode_supervisor</a> = 2, 
<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a54343c3dd0b7385f5772cbe12bc9bc41">mode_user</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1aecf9acf08e60f5c3ef3158f8315215c6">mode_number</a>
<br />
 }</td></tr>
<tr class="separator:aa0c469672bd9e060411fe9582c1a06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad058b0990dcb8ed4d0b373396689fa12"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> { <br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">MISCREG_FPCR</a> = NumInternalProcRegs, 
<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5">MISCREG_UNIQ</a>, 
<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93">MISCREG_LOCKFLAG</a>, 
<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0">MISCREG_LOCKADDR</a>, 
<br />
&#160;&#160;<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8">MISCREG_INTR</a>, 
<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>
<br />
 }</td></tr>
<tr class="separator:ad058b0990dcb8ed4d0b373396689fa12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7233b868b325306d3ba68001a9d960"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1a7233b868b325306d3ba68001a9d960">annotes</a> { <a class="el" href="namespaceAlphaISA.html#a1a7233b868b325306d3ba68001a9d960ac81f2300ebd339a9ab66e2f22cd1de65">ANNOTE_NONE</a> = 0, 
<a class="el" href="namespaceAlphaISA.html#a1a7233b868b325306d3ba68001a9d960a79126a467f706664c2b31bdbfd11695a">ITOUCH_ANNOTE</a> = 0xffffffff
 }</td></tr>
<tr class="separator:a1a7233b868b325306d3ba68001a9d960"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa99c38a80a5fc5237ee777c46bf35afb"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:aa99c38a80a5fc5237ee777c46bf35afb"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classAlphaISA_1_1TLB.html">TLB</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">getITBPtr</a> (T *tc)</td></tr>
<tr class="separator:aa99c38a80a5fc5237ee777c46bf35afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2399ac3ee9880dd67c3f23d55fccf4f6"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a2399ac3ee9880dd67c3f23d55fccf4f6"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classAlphaISA_1_1TLB.html">TLB</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">getDTBPtr</a> (T *tc)</td></tr>
<tr class="separator:a2399ac3ee9880dd67c3f23d55fccf4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06411429ba06d7939a3aedc9099788eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">initCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="separator:a06411429ba06d7939a3aedc9099788eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d93cebe559ecec6122f4b67a10bbfc3"><td class="memTemplParams" colspan="2">template&lt;class CPU &gt; </td></tr>
<tr class="memitem:a3d93cebe559ecec6122f4b67a10bbfc3"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3d93cebe559ecec6122f4b67a10bbfc3">zeroRegisters</a> (CPU *cpu)</td></tr>
<tr class="separator:a3d93cebe559ecec6122f4b67a10bbfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad5b267894a6709b10c84584c0a4c4c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">initIPRs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="separator:adad5b267894a6709b10c84584c0a4c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f068ab16590c4aa8a0ca1d587a4cac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">copyIprs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:af1f068ab16590c4aa8a0ca1d587a4cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a35d8f74d0d30584c5962c5b15e4bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a06a35d8f74d0d30584c5962c5b15e4bd">VAddrImpl</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:a06a35d8f74d0d30584c5962c5b15e4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffa81e21e2eb5e447ece4abf6a70d78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6ffa81e21e2eb5e447ece4abf6a70d78">VAddrVPN</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:a6ffa81e21e2eb5e447ece4abf6a70d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef9303074541727ee9a1fdb7fa29c69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8ef9303074541727ee9a1fdb7fa29c69">VAddrOffset</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:a8ef9303074541727ee9a1fdb7fa29c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33810d23de17bbfa808c6b9e4e35887"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac33810d23de17bbfa808c6b9e4e35887">VAddrSpaceEV5</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:ac33810d23de17bbfa808c6b9e4e35887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9959ff43372ace452f37b2e12552484d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:a9959ff43372ace452f37b2e12552484d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85201164b9da471550f01069be9d1e7d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">PAddrIprSpace</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:a85201164b9da471550f01069be9d1e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1305e32166e725ed6b030319f1ce8681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1305e32166e725ed6b030319f1ce8681">Phys2K0Seg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:a1305e32166e725ed6b030319f1ce8681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b44188d4a889f9397dca5549e44a54"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a> (uint64_t reg)</td></tr>
<tr class="separator:a36b44188d4a889f9397dca5549e44a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f147507d2a1a5437426ab7231e4a3d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">DTB_PTE_PPN</a> (uint64_t reg)</td></tr>
<tr class="separator:a0f147507d2a1a5437426ab7231e4a3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">DTB_PTE_XRE</a> (uint64_t reg)</td></tr>
<tr class="separator:a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310e34dbbc9219cdeb9c877e6d0bd1f7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">DTB_PTE_XWE</a> (uint64_t reg)</td></tr>
<tr class="separator:a310e34dbbc9219cdeb9c877e6d0bd1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cba73d4105288236ba519f745492c0b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">DTB_PTE_FONR</a> (uint64_t reg)</td></tr>
<tr class="separator:a4cba73d4105288236ba519f745492c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32962f01b9ce7d53ebea64779cb769ba"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">DTB_PTE_FONW</a> (uint64_t reg)</td></tr>
<tr class="separator:a32962f01b9ce7d53ebea64779cb769ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5fad955e0b9ccad5b4e7d7820fa01c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">DTB_PTE_GH</a> (uint64_t reg)</td></tr>
<tr class="separator:a4d5fad955e0b9ccad5b4e7d7820fa01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81680a8f0a79643e10fc7337821f5f37"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">DTB_PTE_ASMA</a> (uint64_t reg)</td></tr>
<tr class="separator:a81680a8f0a79643e10fc7337821f5f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad79c10d320bef0ef127913e19eb2c5d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a> (uint64_t reg)</td></tr>
<tr class="separator:aad79c10d320bef0ef127913e19eb2c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2a97078ce2e44d3f04ee016e712c48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">ITB_PTE_PPN</a> (uint64_t reg)</td></tr>
<tr class="separator:a6c2a97078ce2e44d3f04ee016e712c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24b14426f25156fcab0dfea1992ebff"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">ITB_PTE_XRE</a> (uint64_t reg)</td></tr>
<tr class="separator:ad24b14426f25156fcab0dfea1992ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd8f27f8a622d14744aaa0fc16ef7d2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">ITB_PTE_FONR</a> (uint64_t reg)</td></tr>
<tr class="separator:a6fd8f27f8a622d14744aaa0fc16ef7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80ea9dd70abdb33c458d4f99d4b3491"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">ITB_PTE_FONW</a> (uint64_t reg)</td></tr>
<tr class="separator:aa80ea9dd70abdb33c458d4f99d4b3491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9640ea9e1d42b4e0f47250c7efe687f9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">ITB_PTE_GH</a> (uint64_t reg)</td></tr>
<tr class="separator:a9640ea9e1d42b4e0f47250c7efe687f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198dd6b2a31db4d72de90c9e4d02d9fc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">ITB_PTE_ASMA</a> (uint64_t reg)</td></tr>
<tr class="separator:a198dd6b2a31db4d72de90c9e4d02d9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d43dec6cc4c104201ca82a0b2a28d56"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1d43dec6cc4c104201ca82a0b2a28d56">MCSR_SP</a> (uint64_t reg)</td></tr>
<tr class="separator:a1d43dec6cc4c104201ca82a0b2a28d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a0dc059f8e677358c55c3c206ea78b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a77a0dc059f8e677358c55c3c206ea78b">ICSR_SDE</a> (uint64_t reg)</td></tr>
<tr class="separator:a77a0dc059f8e677358c55c3c206ea78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1296f5f4491f6eafcd4cac6c96b2ceb4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1296f5f4491f6eafcd4cac6c96b2ceb4">ICSR_SPE</a> (uint64_t reg)</td></tr>
<tr class="separator:a1296f5f4491f6eafcd4cac6c96b2ceb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98e58e7430195419d36c46d7bfb1af2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad98e58e7430195419d36c46d7bfb1af2">ICSR_FPE</a> (uint64_t reg)</td></tr>
<tr class="separator:ad98e58e7430195419d36c46d7bfb1af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea45c43f418ab3870323f1826f2a5038"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">ALT_MODE_AM</a> (uint64_t reg)</td></tr>
<tr class="separator:aea45c43f418ab3870323f1826f2a5038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60009a95542d624d42cf5134774bda8"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a> (uint64_t reg)</td></tr>
<tr class="separator:ad60009a95542d624d42cf5134774bda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f34da1a383722d1e64b076a35cdcd9"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a> (uint64_t reg)</td></tr>
<tr class="separator:a95f34da1a383722d1e64b076a35cdcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cdce6243495f64ef6cc1c6912da10"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a> (<a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> inst)</td></tr>
<tr class="separator:a9a4cdce6243495f64ef6cc1c6912da10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6bfaf48ec71f9e3354545d3aa85ff"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">Ra</a> (<a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> inst)</td></tr>
<tr class="separator:a5fb6bfaf48ec71f9e3354545d3aa85ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a2b6460dff5af1c61705fefbc74869"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab1a2b6460dff5af1c61705fefbc74869">initializeIprTable</a> ()</td></tr>
<tr class="separator:ab1a2b6460dff5af1c61705fefbc74869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cf21b4a9cdea68799e13e18f44d3d4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa3cf21b4a9cdea68799e13e18f44d3d4">IprIsWritable</a> (int index)</td></tr>
<tr class="separator:aa3cf21b4a9cdea68799e13e18f44d3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d31db1cc7ca61db4f288b9e525922e1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7d31db1cc7ca61db4f288b9e525922e1">IprIsReadable</a> (int index)</td></tr>
<tr class="separator:a7d31db1cc7ca61db4f288b9e525922e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef30743e4d38e3498eb69d368026c8f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aef30743e4d38e3498eb69d368026c8f8">decodeInst</a> (<a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a>)</td></tr>
<tr class="separator:aef30743e4d38e3498eb69d368026c8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69d4912a8dee0ebff1b8e7febb31560"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:aa69d4912a8dee0ebff1b8e7febb31560"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa69d4912a8dee0ebff1b8e7febb31560">handleLockedSnoop</a> (XC *xc, <a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr class="separator:aa69d4912a8dee0ebff1b8e7febb31560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4031c7ffc00ec37257adc6297a595661"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a4031c7ffc00ec37257adc6297a595661"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4031c7ffc00ec37257adc6297a595661">handleLockedRead</a> (XC *xc, const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req)</td></tr>
<tr class="separator:a4031c7ffc00ec37257adc6297a595661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386182ac178b906f7502fcf514c73a87"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a386182ac178b906f7502fcf514c73a87"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a386182ac178b906f7502fcf514c73a87">handleLockedSnoopHit</a> (XC *xc)</td></tr>
<tr class="separator:a386182ac178b906f7502fcf514c73a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2ec7b33769e244ef0f15939c36ca37"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a7c2ec7b33769e244ef0f15939c36ca37"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7c2ec7b33769e244ef0f15939c36ca37">handleLockedWrite</a> (XC *xc, const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr class="separator:a7c2ec7b33769e244ef0f15939c36ca37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f247196b1e9b15ba8ca29a195d1afe"><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr class="memitem:a73f247196b1e9b15ba8ca29a195d1afe"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a73f247196b1e9b15ba8ca29a195d1afe">globalClearExclusive</a> (XC *xc)</td></tr>
<tr class="separator:a73f247196b1e9b15ba8ca29a195d1afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987c52c68a58330cf13bb0142bf8bd97"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a987c52c68a58330cf13bb0142bf8bd97">getArgument</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int &amp;number, uint16_t size, bool fp)</td></tr>
<tr class="separator:a987c52c68a58330cf13bb0142bf8bd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb071b21eccebc7bccfcc645c4cb165"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aebb071b21eccebc7bccfcc645c4cb165">copyRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:aebb071b21eccebc7bccfcc645c4cb165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccd89b4d19742738076f05993116ec5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0ccd89b4d19742738076f05993116ec5">copyMiscRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr class="separator:a0ccd89b4d19742738076f05993116ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5332f270f0e4bfa4ae479c48c4c31a56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5332f270f0e4bfa4ae479c48c4c31a56">skipFunction</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a5332f270f0e4bfa4ae479c48c4c31a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7480844aa2eaec6bd5e60412bf6c4a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7480844aa2eaec6bd5e60412bf6c4a38">buildRetPC</a> (const <a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;curPC, const <a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;callPC)</td></tr>
<tr class="separator:a7480844aa2eaec6bd5e60412bf6c4a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166daa198f05f80c18b5249f18a0675e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">inUserMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:a166daa198f05f80c18b5249f18a0675e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48f9eeeef5281155186fd8b3cad393c"><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr class="memitem:aa48f9eeeef5281155186fd8b3cad393c"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa48f9eeeef5281155186fd8b3cad393c">zeroRegisters</a> (TC *tc)</td></tr>
<tr class="memdesc:aa48f9eeeef5281155186fd8b3cad393c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to insure <a class="el" href="classAlphaISA_1_1ISA.html">ISA</a> semantics about 0 registers.  <a href="#aa48f9eeeef5281155186fd8b3cad393c">More...</a><br /></td></tr>
<tr class="separator:aa48f9eeeef5281155186fd8b3cad393c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890ffda2717ffc0e2cd0e9f80b90fad2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:a890ffda2717ffc0e2cd0e9f80b90fad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b7ec798c399b980dc23332b8684a0b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a65b7ec798c399b980dc23332b8684a0b">startupCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr class="separator:a65b7ec798c399b980dc23332b8684a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7011d6b73edace006e7c43b09d9ae703"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7011d6b73edace006e7c43b09d9ae703">PteAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:a7011d6b73edace006e7c43b09d9ae703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2451f4cdda3759a112904a5bf9adc948"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2451f4cdda3759a112904a5bf9adc948">IsUSeg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:a2451f4cdda3759a112904a5bf9adc948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30e2a62fc7b8017254375687db343ee"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae30e2a62fc7b8017254375687db343ee">IsK0Seg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:ae30e2a62fc7b8017254375687db343ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3429ac3cc50f87a6522ce09b611ea974"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3429ac3cc50f87a6522ce09b611ea974">K0Seg2Phys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:a3429ac3cc50f87a6522ce09b611ea974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93fa394a0732944836267b5ca194e99"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab93fa394a0732944836267b5ca194e99">IsK1Seg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="fiber_8test_8cc.html#a7ebe9f480adf0a119babe1c0ea50d96a">a</a>)</td></tr>
<tr class="separator:ab93fa394a0732944836267b5ca194e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30de8739aa107005b5f69984513fc8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa30de8739aa107005b5f69984513fc8f">TruncPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:aa30de8739aa107005b5f69984513fc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ed8a5ee9eabb285172c3e8b40e0427"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a31ed8a5ee9eabb285172c3e8b40e0427">RoundPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:a31ed8a5ee9eabb285172c3e8b40e0427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4ae775d08af4c43d6dc371ebb9a65c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aef4ae775d08af4c43d6dc371ebb9a65c">advancePC</a> (<a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;pc, const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;inst)</td></tr>
<tr class="separator:aef4ae775d08af4c43d6dc371ebb9a65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb48fd2963e6ebf6b013e5546f1f7d87"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abb48fd2963e6ebf6b013e5546f1f7d87">getExecutingAsid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr class="separator:abb48fd2963e6ebf6b013e5546f1f7d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc69618d54387c9a11fd925d652029be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abc69618d54387c9a11fd925d652029be">kernel_pte_lookup</a> (<a class="el" href="classPortProxy.html">PortProxy</a> &amp;<a class="el" href="synth_2circle_2tb_8h.html#a308ac1b3a32d8dbdc6c4eafdcdb37ca4">mem</a>, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ptbr, <a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a> vaddr)</td></tr>
<tr class="separator:abc69618d54387c9a11fd925d652029be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97aaf5bc76cca900eb38eadd7e8b0db5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a97aaf5bc76cca900eb38eadd7e8b0db5">vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr class="separator:a97aaf5bc76cca900eb38eadd7e8b0db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185bad43d010a8667616844f8476a57f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a185bad43d010a8667616844f8476a57f">vtophys</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:a185bad43d010a8667616844f8476a57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af62b3270f399ada398e553b8930faf09"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">break_ipl</a> = -1</td></tr>
<tr class="separator:af62b3270f399ada398e553b8930faf09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237e65d4166ea627176530ae9131aa37"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a237e65d4166ea627176530ae9131aa37">AsnMask</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xff)</td></tr>
<tr class="separator:a237e65d4166ea627176530ae9131aa37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ded11ecc579271f7f65a3d3b2e86240"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">VAddrImplBits</a> = 43</td></tr>
<tr class="separator:a0ded11ecc579271f7f65a3d3b2e86240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eef7a313a30482b167ca965936dcdc9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">VAddrImplMask</a> = (<a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">VAddrImplBits</a>) - 1</td></tr>
<tr class="separator:a5eef7a313a30482b167ca965936dcdc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a95bcdfe357674a47fa2cf12c4561f9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7a95bcdfe357674a47fa2cf12c4561f9">VAddrUnImplMask</a> = ~<a class="el" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">VAddrImplMask</a></td></tr>
<tr class="separator:a7a95bcdfe357674a47fa2cf12c4561f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a3c8e0c9a4e0a66a07c9bac12aa58d"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">PAddrImplBits</a> = 44</td></tr>
<tr class="separator:a24a3c8e0c9a4e0a66a07c9bac12aa58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e63917c76a6af4ae3dd9406cbd932cd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a> = (<a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">PAddrImplBits</a>) - 1</td></tr>
<tr class="separator:a0e63917c76a6af4ae3dd9406cbd932cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38d681b0e076ec9d3a6b09b7a1c1e23"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab38d681b0e076ec9d3a6b09b7a1c1e23">PAddrUncachedBit39</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x8000000000)</td></tr>
<tr class="separator:ab38d681b0e076ec9d3a6b09b7a1c1e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73b96876a3763092c1fa0468ff11865"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">PAddrUncachedBit40</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x10000000000)</td></tr>
<tr class="separator:aa73b96876a3763092c1fa0468ff11865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a17282d43cac83233abf653d5b0e5d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">PAddrUncachedBit43</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x80000000000)</td></tr>
<tr class="separator:a21a17282d43cac83233abf653d5b0e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce110f1a1d77375625082f8d4908af6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">PAddrUncachedMask</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x807ffffffff)</td></tr>
<tr class="separator:adce110f1a1d77375625082f8d4908af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb31624300bd8d07da7ccc44e30634f0"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">MM_STAT_BAD_VA_MASK</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0020)</td></tr>
<tr class="separator:afb31624300bd8d07da7ccc44e30634f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaadac30f6873421d28cfa2aa40d6c21"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">MM_STAT_DTB_MISS_MASK</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0010)</td></tr>
<tr class="separator:abaadac30f6873421d28cfa2aa40d6c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0e06fc5e6986a43cef96abde0dc2c1"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">MM_STAT_FONW_MASK</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0008)</td></tr>
<tr class="separator:acd0e06fc5e6986a43cef96abde0dc2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9143dea1a7a6348b0890128aa6afe91"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">MM_STAT_FONR_MASK</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0004)</td></tr>
<tr class="separator:ab9143dea1a7a6348b0890128aa6afe91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c92f23e27c9573c116333f73873abe7"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0002)</td></tr>
<tr class="separator:a7c92f23e27c9573c116333f73873abe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2120199668c580d105618dbae21cf6b"><td class="memItemLeft" align="right" valign="top">const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0001)</td></tr>
<tr class="separator:ab2120199668c580d105618dbae21cf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa643f676145338cd2de85b7ff78cc4fd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">PalBase</a> = 0x4000</td></tr>
<tr class="separator:aa643f676145338cd2de85b7ff78cc4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40332e0f0627b51565b8595d48b929e0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a40332e0f0627b51565b8595d48b929e0">PalMax</a> = 0x10000</td></tr>
<tr class="separator:a40332e0f0627b51565b8595d48b929e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81c75c652a16ffa33a787ce6dc3114f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">md_ipr_names</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">MiscRegIndexToIpr</a> [<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>]</td></tr>
<tr class="separator:ae81c75c652a16ffa33a787ce6dc3114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5400504f79ff4501ded06ac88b000cb0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">IprToMiscRegIndex</a> [<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78">MaxInternalProcRegs</a>]</td></tr>
<tr class="separator:a5400504f79ff4501ded06ac88b000cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3856e43a30609038856df402f344f5a4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3856e43a30609038856df402f344f5a4">GuestByteOrder</a> = <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></td></tr>
<tr class="separator:a3856e43a30609038856df402f344f5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d7f028b7f093f8dd6eff780b280172"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a> = 13</td></tr>
<tr class="separator:a28d7f028b7f093f8dd6eff780b280172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f65ff44478e6995ad84581ed1d194ac"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a></td></tr>
<tr class="separator:a2f65ff44478e6995ad84581ed1d194ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa943df22d40bb25db657e45fd4a87db9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa943df22d40bb25db657e45fd4a87db9">PageMask</a> = ~(<a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1)</td></tr>
<tr class="separator:aa943df22d40bb25db657e45fd4a87db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4807a51b93d6bed51f762ea497dcd672"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4807a51b93d6bed51f762ea497dcd672">PageOffset</a> = <a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1</td></tr>
<tr class="separator:a4807a51b93d6bed51f762ea497dcd672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a2b3c6bcd85eb9862cfd166351c8e3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">PteShift</a> = 3</td></tr>
<tr class="separator:a83a2b3c6bcd85eb9862cfd166351c8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6eaf9d84bab393a44d60736ecf7318"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1a6eaf9d84bab393a44d60736ecf7318">NPtePageShift</a> = <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a> - <a class="el" href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">PteShift</a></td></tr>
<tr class="separator:a1a6eaf9d84bab393a44d60736ecf7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac262efd119004136783ffedb3f9b395d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac262efd119004136783ffedb3f9b395d">NPtePage</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a1a6eaf9d84bab393a44d60736ecf7318">NPtePageShift</a></td></tr>
<tr class="separator:ac262efd119004136783ffedb3f9b395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65007394efd82b463a3730e06eaba38b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a65007394efd82b463a3730e06eaba38b">PteMask</a> = <a class="el" href="namespaceAlphaISA.html#ac262efd119004136783ffedb3f9b395d">NPtePage</a> - 1</td></tr>
<tr class="separator:a65007394efd82b463a3730e06eaba38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9ebaad562b8e5b52f3449ec30bfbf2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2b9ebaad562b8e5b52f3449ec30bfbf2">USegBase</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0)</td></tr>
<tr class="separator:a2b9ebaad562b8e5b52f3449ec30bfbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e802bc567c13f965eb04f8b2cc067ed"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8e802bc567c13f965eb04f8b2cc067ed">USegEnd</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x000003ffffffffff)</td></tr>
<tr class="separator:a8e802bc567c13f965eb04f8b2cc067ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2e3f0762964606829618f7d3766ed6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ada2e3f0762964606829618f7d3766ed6">K0SegBase</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xfffffc0000000000)</td></tr>
<tr class="separator:ada2e3f0762964606829618f7d3766ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac985fca2d64fffc8f22b37448a188ac6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac985fca2d64fffc8f22b37448a188ac6">K0SegEnd</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xfffffdffffffffff)</td></tr>
<tr class="separator:ac985fca2d64fffc8f22b37448a188ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9d79355b5a2baeebb70e02e5fa6aa4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4b9d79355b5a2baeebb70e02e5fa6aa4">K1SegBase</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xfffffe0000000000)</td></tr>
<tr class="separator:a4b9d79355b5a2baeebb70e02e5fa6aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b3119ddde461989439ffb94643d012"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac2b3119ddde461989439ffb94643d012">K1SegEnd</a> = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffffffffffff)</td></tr>
<tr class="separator:ac2b3119ddde461989439ffb94643d012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a4631c9590ff5c3bb04bb944b74eb7"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a85a4631c9590ff5c3bb04bb944b74eb7">MachineBytes</a> = 8</td></tr>
<tr class="separator:a85a4631c9590ff5c3bb04bb944b74eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ca5e3be345f0a0617b307b42902b45"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">HasUnalignedMemAcc</a> = false</td></tr>
<tr class="separator:a63ca5e3be345f0a0617b307b42902b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931e103bf7d96c187393b21386f60642"><td class="memItemLeft" align="right" valign="top">const bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a931e103bf7d96c187393b21386f60642">CurThreadInfoImplemented</a> = true</td></tr>
<tr class="separator:a931e103bf7d96c187393b21386f60642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9764d61c0025180da06a8edb72ddb48d"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9764d61c0025180da06a8edb72ddb48d">CurThreadInfoReg</a> = <a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">AlphaISA::IPR_PALtemp23</a></td></tr>
<tr class="separator:a9764d61c0025180da06a8edb72ddb48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21e8c9cdd177b23218b8beaf6cf62e3"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">MaxMiscDestRegs</a> = AlphaISAInst::MaxMiscDestRegs + 1</td></tr>
<tr class="separator:ac21e8c9cdd177b23218b8beaf6cf62e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470123cb4b24155c8d9ca93d0311d81d"><td class="memItemLeft" align="right" valign="top">constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">NumVecElemPerVecReg</a> = ::<a class="el" href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">DummyNumVecElemPerVecReg</a></td></tr>
<tr class="separator:a470123cb4b24155c8d9ca93d0311d81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad161709c2c09e34489ca3a8c8731e20e"><td class="memItemLeft" align="right" valign="top">constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad161709c2c09e34489ca3a8c8731e20e">VecRegSizeBytes</a> = ::<a class="el" href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">DummyVecRegSizeBytes</a></td></tr>
<tr class="separator:ad161709c2c09e34489ca3a8c8731e20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af884a05de245a1d30744ccf164f3a286"><td class="memItemLeft" align="right" valign="top">constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af884a05de245a1d30744ccf164f3a286">VecPredRegSizeBits</a> = ::<a class="el" href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">DummyVecPredRegSizeBits</a></td></tr>
<tr class="separator:af884a05de245a1d30744ccf164f3a286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999cf9edcddc2d9812c15d15539f3600"><td class="memItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a999cf9edcddc2d9812c15d15539f3600">VecPredRegHasPackedRepr</a> = ::<a class="el" href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">DummyVecPredRegHasPackedRepr</a></td></tr>
<tr class="separator:a999cf9edcddc2d9812c15d15539f3600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f37f910d53f6a7535037c4d47366260"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">ZeroReg</a> = 31</td></tr>
<tr class="separator:a7f37f910d53f6a7535037c4d47366260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95f1cbe7234a4f6726f4b82e42fe30e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">StackPointerReg</a> = 30</td></tr>
<tr class="separator:ab95f1cbe7234a4f6726f4b82e42fe30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40b1f9aedcfdf23e7003f220ce71fd2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae40b1f9aedcfdf23e7003f220ce71fd2">GlobalPointerReg</a> = 29</td></tr>
<tr class="separator:ae40b1f9aedcfdf23e7003f220ce71fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e1dfe8e32e4bd1c58fd0d3c53a2130"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a80e1dfe8e32e4bd1c58fd0d3c53a2130">ProcedureValueReg</a> = 27</td></tr>
<tr class="separator:a80e1dfe8e32e4bd1c58fd0d3c53a2130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab824a95cd5bb12d08b73a52bde8c1dfc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">ReturnAddressReg</a> = 26</td></tr>
<tr class="separator:ab824a95cd5bb12d08b73a52bde8c1dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039a7bb656e61ddc5e0f365d2c1bb1ea"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a039a7bb656e61ddc5e0f365d2c1bb1ea">ReturnValueReg</a> = 0</td></tr>
<tr class="separator:a039a7bb656e61ddc5e0f365d2c1bb1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7767b5b88c4099221c5ab33a1c67ca"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">FramePointerReg</a> = 15</td></tr>
<tr class="separator:a8c7767b5b88c4099221c5ab33a1c67ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156c65cd1ba29fbc2d956ce53080c169"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a156c65cd1ba29fbc2d956ce53080c169">SyscallNumReg</a> = 0</td></tr>
<tr class="separator:a156c65cd1ba29fbc2d956ce53080c169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6bacf01d5755634b73a86f5d664c3a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#afe6bacf01d5755634b73a86f5d664c3a">FirstArgumentReg</a> = 16</td></tr>
<tr class="separator:afe6bacf01d5755634b73a86f5d664c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ae9a7e89413d54a13de69536adb1c2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a33ae9a7e89413d54a13de69536adb1c2">SyscallPseudoReturnReg</a> = 20</td></tr>
<tr class="separator:a33ae9a7e89413d54a13de69536adb1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e790db60db390eefe09c69ef31246fc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6e790db60db390eefe09c69ef31246fc">SyscallSuccessReg</a> = 19</td></tr>
<tr class="separator:a6e790db60db390eefe09c69ef31246fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42171e938f795c2342186e8b4c5b63d0"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> = 32</td></tr>
<tr class="separator:a42171e938f795c2342186e8b4c5b63d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad660587b0e484ae359c27a24bf859e"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">NumPALShadowRegs</a> = 8</td></tr>
<tr class="separator:a6ad660587b0e484ae359c27a24bf859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add86e9b1857eed4cab61d250579187d0"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">NumFloatArchRegs</a> = 32</td></tr>
<tr class="separator:add86e9b1857eed4cab61d250579187d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bdf5556028b6834f1ac52fec27c888"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a> = <a class="el" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> + <a class="el" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">NumPALShadowRegs</a></td></tr>
<tr class="separator:ac3bdf5556028b6834f1ac52fec27c888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9cefba32ac336e881cfff4410b5e289"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a> = <a class="el" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">NumFloatArchRegs</a></td></tr>
<tr class="separator:ac9cefba32ac336e881cfff4410b5e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffb21e191e86f0d92f29be8599a13dc"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">NumVecRegs</a> = 1</td></tr>
<tr class="separator:a2ffb21e191e86f0d92f29be8599a13dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af935878526ca20090367ac002e796e19"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">NumVecPredRegs</a> = 1</td></tr>
<tr class="separator:af935878526ca20090367ac002e796e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0836be0071794ac156dfd876e3bc5a4"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">NumCCRegs</a> = 0</td></tr>
<tr class="separator:ad0836be0071794ac156dfd876e3bc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826c425aa7b8fab6fad9f6807c8ee6e9"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">NumMiscRegs</a> = <a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a></td></tr>
<tr class="separator:a826c425aa7b8fab6fad9f6807c8ee6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbbcdeae5a044388b55468e0f706450"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abfbbcdeae5a044388b55468e0f706450">TotalNumRegs</a></td></tr>
<tr class="separator:abfbbcdeae5a044388b55468e0f706450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931db61bcb0f4ff7718b4cf8868d1c53"><td class="memItemLeft" align="right" valign="top">const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a931db61bcb0f4ff7718b4cf8868d1c53">reg_redir</a> [<a class="el" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a>]</td></tr>
<tr class="separator:a931db61bcb0f4ff7718b4cf8868d1c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a680ca518c9275e1d979042feca934cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a680ca518c9275e1d979042feca934cb6">&#9670;&nbsp;</a></span>ConstVecPredReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceAlphaISA.html#a680ca518c9275e1d979042feca934cb6">AlphaISA::ConstVecPredReg</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#a084db62e003d88ce84defac3d8a19896">DummyConstVecPredReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00059">59</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a15379929218579cd4b660229a4c26e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15379929218579cd4b660229a4c26e7e">&#9670;&nbsp;</a></span>ConstVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceAlphaISA.html#a15379929218579cd4b660229a4c26e7e">AlphaISA::ConstVecReg</a> = typedef ::<a class="el" href="vec__reg_8hh.html#ab9e0c147fc3025ea95f20cb9185757d5">DummyConstVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00052">52</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a513ba22c5f3400527dbe0370286b20ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a513ba22c5f3400527dbe0370286b20ce">&#9670;&nbsp;</a></span>ExtMachInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">AlphaISA::ExtMachInst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00041">41</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a02adb867130232f48aad22182711452c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02adb867130232f48aad22182711452c">&#9670;&nbsp;</a></span>FaultVect</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a02adb867130232f48aad22182711452c">AlphaISA::FaultVect</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2alpha_2faults_8hh_source.html#l00043">43</a> of file <a class="el" href="arch_2alpha_2faults_8hh_source.html">faults.hh</a>.</p>

</div>
</div>
<a id="a63693d656cc2bf4bdd0de3e493eabe66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63693d656cc2bf4bdd0de3e493eabe66">&#9670;&nbsp;</a></span>MachInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">AlphaISA::MachInst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00040">40</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="a233e755911c9143f96bef37eedb1e009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233e755911c9143f96bef37eedb1e009">&#9670;&nbsp;</a></span>PCState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a>&lt;<a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a>&gt; <a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00043">43</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="adaf40e821a86c6a609aba3808259fd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf40e821a86c6a609aba3808259fd59">&#9670;&nbsp;</a></span>VecElem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a> = typedef ::<a class="el" href="vec__reg_8hh.html#a4a864715832b98a86fe2f67fffa4329e">DummyVecElem</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00050">50</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a15c6293b300601a7a749624999ee77b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c6293b300601a7a749624999ee77b4">&#9670;&nbsp;</a></span>VecPredReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceAlphaISA.html#a15c6293b300601a7a749624999ee77b4">AlphaISA::VecPredReg</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#ad57c5fb8ed16c91cd61a1ee68f8336da">DummyVecPredReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00058">58</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a66c9d1b51caf181143ec0dcf77bd145f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c9d1b51caf181143ec0dcf77bd145f">&#9670;&nbsp;</a></span>VecPredRegContainer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">AlphaISA::VecPredRegContainer</a> = typedef ::<a class="el" href="vec__pred__reg_8hh.html#a968beb9f3b8c6c1bcbc0862d18ff0771">DummyVecPredRegContainer</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00060">60</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a1fb7c8e8b89b921ae13f185b0818029e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb7c8e8b89b921ae13f185b0818029e">&#9670;&nbsp;</a></span>VecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceAlphaISA.html#a1fb7c8e8b89b921ae13f185b0818029e">AlphaISA::VecReg</a> = typedef ::<a class="el" href="vec__reg_8hh.html#a2b64951b4139a4d0153292de4fe1d06d">DummyVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00051">51</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a285fe2f69eec5bdf1d4b0abd9e29e331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285fe2f69eec5bdf1d4b0abd9e29e331">&#9670;&nbsp;</a></span>VecRegContainer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a> = typedef ::<a class="el" href="vec__reg_8hh.html#aee96d42a95810aacea179343d381fb1c">DummyVecRegContainer</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00053">53</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a1a7233b868b325306d3ba68001a9d960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7233b868b325306d3ba68001a9d960">&#9670;&nbsp;</a></span>annotes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a1a7233b868b325306d3ba68001a9d960">AlphaISA::annotes</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1a7233b868b325306d3ba68001a9d960ac81f2300ebd339a9ab66e2f22cd1de65"></a>ANNOTE_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a1a7233b868b325306d3ba68001a9d960a79126a467f706664c2b31bdbfd11695a"></a>ITOUCH_ANNOTE&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00045">45</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a id="af56315969ec872a2ba6ee1cf42674de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56315969ec872a2ba6ee1cf42674de4">&#9670;&nbsp;</a></span>InterruptLevels</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4">AlphaISA::InterruptLevels</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3"></a>INTLEVEL_SOFTWARE_MIN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf"></a>INTLEVEL_SOFTWARE_MAX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa"></a>INTLEVEL_EXTERNAL_MIN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d"></a>INTLEVEL_EXTERNAL_MAX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4a9c70b65b7f4d0804f370b26197cd0039"></a>INTLEVEL_IRQ0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9"></a>INTLEVEL_IRQ1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4a7ce42de976ccbdee3822941ce9790f27"></a>INTINDEX_ETHERNET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4ae827a0fa07fa1cbe6240331d685930f7"></a>INTINDEX_SCSI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4a3c997b40343923cf95d8c09dfc1b8af0"></a>INTLEVEL_IRQ2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4a849db60bc9732b60cbcfd986f48c3686"></a>INTLEVEL_IRQ3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4af6e6910eb8371c3d38fd01e094b8c6d3"></a>INTLEVEL_SERIAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389"></a>NumInterruptLevels&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00077">77</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a22ad001dfcd9ff66fb3484ded573093f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ad001dfcd9ff66fb3484ded573093f">&#9670;&nbsp;</a></span>md_ipr_names</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">AlphaISA::md_ipr_names</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa0f553cf6723234aec19a6f635216f00b"></a>RAW_IPR_ISR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa3fcb93f93ff8429fad08a005e73287aa"></a>RAW_IPR_ITB_TAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa1e28ff9bd1853b8b820c8f53135b4373"></a>RAW_IPR_ITB_PTE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fad4444cb903570da21316f572f6ceac18"></a>RAW_IPR_ITB_ASN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fabd0d28e52febeef7c967167ff9a3922f"></a>RAW_IPR_ITB_PTE_TEMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa926a22859f61011bf05f0a951da06fbd"></a>RAW_IPR_ITB_IA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa53467cd417449e387d2c027afd6fcec5"></a>RAW_IPR_ITB_IAP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa9bfeb2067346225426b1fc046b3c9285"></a>RAW_IPR_ITB_IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fac9568d9985665f838841661959de8713"></a>RAW_IPR_SIRR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa9ca7817d02f7a77696f33949140b0e01"></a>RAW_IPR_ASTRR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa2855b7964985c859625f958dc60570f1"></a>RAW_IPR_ASTER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa82fab385a2bd4b11e99cf527a8e9400a"></a>RAW_IPR_EXC_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa794707ed2e55f4435d008b5ab6c44e9f"></a>RAW_IPR_EXC_SUM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fac8252f142616dc24ffd4087a80410c5b"></a>RAW_IPR_EXC_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa359e0ef48d0dc74c6667947ffd144c5a"></a>RAW_IPR_PAL_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa71eea481c93e619d096ce71c679352b7"></a>RAW_IPR_ICM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa5ee215afc59067dae844ec93fa7ef1c7"></a>RAW_IPR_IPLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fabb6778b92c8b2e4463f9fdcbdaf54aaa"></a>RAW_IPR_INTID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faf2cef16c88ddc6c438ca968fed5a5d1d"></a>RAW_IPR_IFAULT_VA_FORM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa0fe682b92a87376b0aa9a19b9020c062"></a>RAW_IPR_IVPTBR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fabd12d77e5d1b5e2f277183ed988afe6a"></a>RAW_IPR_HWINT_CLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa4293854e8a0bffd4382f11d5ac6932e3"></a>RAW_IPR_SL_XMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fad6f2dc7f971d6769ac3ebdea1e39e7c0"></a>RAW_IPR_SL_RCV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa0260aea2bd648f8fdbfdcf785cc2b73b"></a>RAW_IPR_ICSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fab9697271c0ca13d65155460f1ebc7a5d"></a>RAW_IPR_IC_FLUSH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fac7effa8564104e20e26e8206b3f037a6"></a>RAW_IPR_IC_PERR_STAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fac7791d2c2173f990397107a6ce03bae3"></a>RAW_IPR_PMCTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa2a1f85f9999ebd98e5a32cec09cd51d9"></a>RAW_IPR_PALtemp0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fad3d71b998916577e51b5f7e0f9bcfefc"></a>RAW_IPR_PALtemp1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faa40f5910ce486538d7b4c8988944d219"></a>RAW_IPR_PALtemp2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa15114871b8073b2891d84a6b4e2fe596"></a>RAW_IPR_PALtemp3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa95c4bf5a11f1dc04776ea24f4417346c"></a>RAW_IPR_PALtemp4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa57acdb3b8a30ace2ee0c2f84983440b9"></a>RAW_IPR_PALtemp5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa0919780f4818d82d1b349c953e1d1e76"></a>RAW_IPR_PALtemp6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa0e6df17cc57287700be386110cfb8ac8"></a>RAW_IPR_PALtemp7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faef9af849e1e2365690974b4aa7d68ecc"></a>RAW_IPR_PALtemp8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa6dbeb152d5038c3e516e77de5a079608"></a>RAW_IPR_PALtemp9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa93cbefb9642e90f71ab0ef1bf7b142b6"></a>RAW_IPR_PALtemp10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fabfe187c723467fdaa56c5bdc242e18b8"></a>RAW_IPR_PALtemp11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa66fc765089b62c0e876cc0be87bf926c"></a>RAW_IPR_PALtemp12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faaf2c7f4029ba9c792537d65b377f2efe"></a>RAW_IPR_PALtemp13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fae6c28fe73fa8fdf88636543736cc0616"></a>RAW_IPR_PALtemp14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faefb3e93fb3ddd3296c8c6fa4517514da"></a>RAW_IPR_PALtemp15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa3fed17a9518635ce3a00168d9930676f"></a>RAW_IPR_PALtemp16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa8761b97351b81e03d7add7c851113dff"></a>RAW_IPR_PALtemp17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa3e0d3f3d2c722339fa82e7b576f2be02"></a>RAW_IPR_PALtemp18&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa6dbbbbfbe9bf87fd6fa2b95ef3a89847"></a>RAW_IPR_PALtemp19&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa95ce4aee2b6b154ce2e1cae76e92329a"></a>RAW_IPR_PALtemp20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa9e18b019b766f3976c626ad8d2ec3616"></a>RAW_IPR_PALtemp21&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa4cda35422a8961e769a97b3e3b976d69"></a>RAW_IPR_PALtemp22&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa8392374df20eefb63d3bb20ca1c41848"></a>RAW_IPR_PALtemp23&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa9e401c51bd512b16d9c580ae9ef1f48f"></a>RAW_IPR_DTB_ASN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa590f85b177d104741248e561a0a14ac8"></a>RAW_IPR_DTB_CM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faad0f672c776a5ba96a9f6c72bb5bb4a6"></a>RAW_IPR_DTB_TAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faceb89bb48e1ab63a032278264056864a"></a>RAW_IPR_DTB_PTE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faa63187671639d21c5d10a814e2c8a3d1"></a>RAW_IPR_DTB_PTE_TEMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faf91efafd5e635e82df4f5d88f5c34603"></a>RAW_IPR_MM_STAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa16a83deee2c430d42ee4e904df213928"></a>RAW_IPR_VA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fae9b3b9d0bc1816348497f82eb39c9dfb"></a>RAW_IPR_VA_FORM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faf6f3a754302ef2ca3f4c79b3f3d171dc"></a>RAW_IPR_MVPTBR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa677b78e05bbab6b4d92b40c2cdffb039"></a>RAW_IPR_DTB_IAP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fae3473cc2095376356f3e7e2e65bef3f0"></a>RAW_IPR_DTB_IA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa2729a471ee13cd41ba5abf6ea6690776"></a>RAW_IPR_DTB_IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faaefde26f0a099183f53605ae531c9936"></a>RAW_IPR_ALT_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa1cff4d8d32bd5d81b1fb91023c8f5f1e"></a>RAW_IPR_CC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fad1ed6b0ab3e10c1f6a97e19bf2ae1d46"></a>RAW_IPR_CC_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa6331e743da6ceaa681a3e8520bf6452a"></a>RAW_IPR_MCSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa6600bf90613804d29376ec14a421fc50"></a>RAW_IPR_DC_FLUSH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fac3b94f08b1dc415c541d86d14c5d44c7"></a>RAW_IPR_DC_PERR_STAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa1b90a4d0e6fdb544ec103b22910fe87b"></a>RAW_IPR_DC_TEST_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fab704e0018a62feb7d0e6ec66d41789dd"></a>RAW_IPR_DC_TEST_TAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fabeb851d244f1993eb8cfa3d955eae673"></a>RAW_IPR_DC_TEST_TAG_TEMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093faa47a813d7895d40312873f650545c830"></a>RAW_IPR_DC_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292"></a>RAW_IPR_MAF_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78"></a>MaxInternalProcRegs&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ipr_8hh_source.html#l00041">41</a> of file <a class="el" href="ipr_8hh_source.html">ipr.hh</a>.</p>

</div>
</div>
<a id="ad058b0990dcb8ed4d0b373396689fa12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad058b0990dcb8ed4d0b373396689fa12">&#9670;&nbsp;</a></span>MiscRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">AlphaISA::MiscRegIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c"></a>MISCREG_FPCR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5"></a>MISCREG_UNIQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93"></a>MISCREG_LOCKFLAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0"></a>MISCREG_LOCKADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8"></a>MISCREG_INTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1"></a>NUM_MISCREGS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00064">64</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a238bbb397f48622c2b00b5727f1f0c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238bbb397f48622c2b00b5727f1f0c9a">&#9670;&nbsp;</a></span>MiscRegIpr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9a">AlphaISA::MiscRegIpr</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa45358ac3b3d5c1fe9558766a822955ac"></a>MinWriteOnlyIpr&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79"></a>IPR_HWINT_CLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478"></a>IPR_SL_XMIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a"></a>IPR_DC_FLUSH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9"></a>IPR_IC_FLUSH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3"></a>IPR_ALT_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d"></a>IPR_DTB_IA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6"></a>IPR_DTB_IAP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90"></a>IPR_ITB_IA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aad811e82968e1c9fea74bc5e05ea7abc5"></a>MaxWriteOnlyIpr&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33"></a>IPR_ITB_IAP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa6ebfa81fdb01b842c728ab42ed1505c0"></a>MinReadOnlyIpr&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa"></a>IPR_INTID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122"></a>IPR_SL_RCV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76"></a>IPR_MM_STAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b"></a>IPR_ITB_PTE_TEMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa1ce9a5ced3b33d6d4914152a324141fd"></a>MaxReadOnlyIpr&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f"></a>IPR_DTB_PTE_TEMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5"></a>IPR_ISR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e"></a>IPR_ITB_TAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75"></a>IPR_ITB_PTE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1"></a>IPR_ITB_ASN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d"></a>IPR_ITB_IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea"></a>IPR_SIRR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb"></a>IPR_ASTRR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c"></a>IPR_ASTER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f"></a>IPR_EXC_ADDR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994"></a>IPR_EXC_SUM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9"></a>IPR_EXC_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678"></a>IPR_PAL_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7"></a>IPR_ICM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced"></a>IPR_IPLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4"></a>IPR_IFAULT_VA_FORM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668"></a>IPR_IVPTBR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e"></a>IPR_ICSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72"></a>IPR_IC_PERR_STAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c"></a>IPR_PMCTR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08"></a>IPR_PALtemp0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d"></a>IPR_PALtemp1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f"></a>IPR_PALtemp2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498"></a>IPR_PALtemp3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02"></a>IPR_PALtemp4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc"></a>IPR_PALtemp5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e"></a>IPR_PALtemp6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946"></a>IPR_PALtemp7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031"></a>IPR_PALtemp8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f"></a>IPR_PALtemp9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846"></a>IPR_PALtemp10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2"></a>IPR_PALtemp11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a"></a>IPR_PALtemp12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa"></a>IPR_PALtemp13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738"></a>IPR_PALtemp14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6"></a>IPR_PALtemp15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0"></a>IPR_PALtemp16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2"></a>IPR_PALtemp17&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0"></a>IPR_PALtemp18&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab"></a>IPR_PALtemp19&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a"></a>IPR_PALtemp20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128"></a>IPR_PALtemp21&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15"></a>IPR_PALtemp22&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270"></a>IPR_PALtemp23&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814"></a>IPR_DTB_ASN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee"></a>IPR_DTB_CM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252"></a>IPR_DTB_TAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1"></a>IPR_DTB_PTE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387"></a>IPR_VA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0"></a>IPR_VA_FORM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6"></a>IPR_MVPTBR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0"></a>IPR_DTB_IS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d"></a>IPR_CC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0"></a>IPR_CC_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585"></a>IPR_MCSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d"></a>IPR_DC_PERR_STAT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9"></a>IPR_DC_TEST_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa9fc91b37a0f5afddf7feb0a8a411ffdd"></a>IPR_DC_TEST_TAG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa727472c42d4bf945b7b7df3cdf2bf374"></a>IPR_DC_TEST_TAG_TEMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8"></a>IPR_DC_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59"></a>IPR_MAF_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3"></a>NumInternalProcRegs&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ipr_8hh_source.html#l00126">126</a> of file <a class="el" href="ipr_8hh_source.html">ipr.hh</a>.</p>

</div>
</div>
<a id="aa0c469672bd9e060411fe9582c1a06e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c469672bd9e060411fe9582c1a06e1">&#9670;&nbsp;</a></span>mode_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">AlphaISA::mode_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3"></a>mode_kernel&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa0c469672bd9e060411fe9582c1a06e1a35f7aca74479d8c34404f89ce0df0fe6"></a>mode_executive&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa0c469672bd9e060411fe9582c1a06e1a76d9bd274671bb28ab05a386065ef28c"></a>mode_supervisor&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa0c469672bd9e060411fe9582c1a06e1a54343c3dd0b7385f5772cbe12bc9bc41"></a>mode_user&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa0c469672bd9e060411fe9582c1a06e1aecf9acf08e60f5c3ef3158f8315215c6"></a>mode_number&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00098">98</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aef4ae775d08af4c43d6dc371ebb9a65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef4ae775d08af4c43d6dc371ebb9a65c">&#9670;&nbsp;</a></span>advancePC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::advancePC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00108">108</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2generic_2types_8hh_source.html#l00178">GenericISA::SimplePCState&lt; MachInst &gt;::advance()</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00667">BaseSimpleCPU::advancePC()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00072">Checker&lt; O3CPUImpl &gt;::advancePC()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00628">Checker&lt; O3CPUImpl &gt;::Checker()</a>, <a class="el" href="commit__impl_8hh_source.html#l00978">DefaultCommit&lt; Impl &gt;::commitInsts()</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00282">StaticInst::completeAcc()</a>, <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00558">DefaultFetch&lt; Impl &gt;::lookupAndUpdateNextPC()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00497">BaseDynInst&lt; Impl &gt;::mispredicted()</a>, <a class="el" href="bpred__unit_8cc_source.html#l00172">BPredUnit::predict()</a>, <a class="el" href="iew__impl_8hh_source.html#l00499">DefaultIEW&lt; Impl &gt;::squashDueToBranch()</a>, <a class="el" href="execute_8cc_source.html#l00216">Minor::Execute::tryToBranch()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00572">Checker&lt; O3CPUImpl &gt;::validateState()</a>, and <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; O3CPUImpl &gt;::verify()</a>.</p>

</div>
</div>
<a id="aea45c43f418ab3870323f1826f2a5038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea45c43f418ab3870323f1826f2a5038">&#9670;&nbsp;</a></span>ALT_MODE_AM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::ALT_MODE_AM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00095">95</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a id="a7480844aa2eaec6bd5e60412bf6c4a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7480844aa2eaec6bd5e60412bf6c4a38">&#9670;&nbsp;</a></span>buildRetPC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> AlphaISA::buildRetPC </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>curPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> &amp;&#160;</td>
          <td class="paramname"><em>callPC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00046">46</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2generic_2types_8hh_source.html#l00178">GenericISA::SimplePCState&lt; MachInst &gt;::advance()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00175">ArmISA::fp</a>, and <a class="el" href="alpha_2utility_8cc_source.html#l00041">getArgument()</a>.</p>

<p class="reference">Referenced by <a class="el" href="bpred__unit_8cc_source.html#l00172">BPredUnit::predict()</a>.</p>

</div>
</div>
<a id="af1f068ab16590c4aa8a0ca1d587a4cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f068ab16590c4aa8a0ca1d587a4cac">&#9670;&nbsp;</a></span>copyIprs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::copyIprs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8cc_source.html#l00478">478</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="ipr_8hh_source.html#l00217">NumInternalProcRegs</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, and <a class="el" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8cc_source.html#l00086">copyMiscRegs()</a>.</p>

</div>
</div>
<a id="a0ccd89b4d19742738076f05993116ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ccd89b4d19742738076f05993116ec5">&#9670;&nbsp;</a></span>copyMiscRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::copyMiscRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8cc_source.html#l00086">86</a> of file <a class="el" href="alpha_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="ev5_8cc_source.html#l00478">copyIprs()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00066">MISCREG_FPCR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00069">MISCREG_LOCKADDR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">MISCREG_LOCKFLAG</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00067">MISCREG_UNIQ</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, and <a class="el" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2linux_2linux_8hh_source.html#l00204">AlphaLinux::archClone()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">copyRegs()</a>, and <a class="el" href="alpha_2utility_8hh_source.html#l00095">RoundPage()</a>.</p>

</div>
</div>
<a id="aebb071b21eccebc7bccfcc645c4cb165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb071b21eccebc7bccfcc645c4cb165">&#9670;&nbsp;</a></span>copyRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::copyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8cc_source.html#l00065">65</a> of file <a class="el" href="alpha_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="alpha_2utility_8cc_source.html#l00086">copyMiscRegs()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00099">NumCCRegs</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00094">NumFloatRegs</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00093">NumIntRegs</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg()</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, <a class="el" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">ThreadContext::setFloatReg()</a>, and <a class="el" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="thread__context__impl_8hh_source.html#l00185">O3ThreadContext&lt; Impl &gt;::copyArchRegs()</a>, <a class="el" href="simple__thread_8cc_source.html#l00214">SimpleThread::copyArchRegs()</a>, and <a class="el" href="alpha_2utility_8hh_source.html#l00095">RoundPage()</a>.</p>

</div>
</div>
<a id="aef30743e4d38e3498eb69d368026c8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef30743e4d38e3498eb69d368026c8f8">&#9670;&nbsp;</a></span>decodeInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> AlphaISA::decodeInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36b44188d4a889f9397dca5549e44a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36b44188d4a889f9397dca5549e44a54">&#9670;&nbsp;</a></span>DTB_ASN_ASN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_ASN_ASN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00070">70</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="ev5_8hh_source.html#l00042">AsnMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00114">getExecutingAsid()</a>, <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, and <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a id="ad60009a95542d624d42cf5134774bda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60009a95542d624d42cf5134774bda8">&#9670;&nbsp;</a></span>DTB_CM_CM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::DTB_CM_CM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00096">96</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a id="a81680a8f0a79643e10fc7337821f5f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81680a8f0a79643e10fc7337821f5f37">&#9670;&nbsp;</a></span>DTB_PTE_ASMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_ASMA </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00078">78</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a4cba73d4105288236ba519f745492c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cba73d4105288236ba519f745492c0b">&#9670;&nbsp;</a></span>DTB_PTE_FONR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_FONR </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00075">75</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a32962f01b9ce7d53ebea64779cb769ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32962f01b9ce7d53ebea64779cb769ba">&#9670;&nbsp;</a></span>DTB_PTE_FONW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_FONW </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00076">76</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a4d5fad955e0b9ccad5b4e7d7820fa01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5fad955e0b9ccad5b4e7d7820fa01c">&#9670;&nbsp;</a></span>DTB_PTE_GH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_GH </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00077">77</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a0f147507d2a1a5437426ab7231e4a3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f147507d2a1a5437426ab7231e4a3d5">&#9670;&nbsp;</a></span>DTB_PTE_PPN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::DTB_PTE_PPN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00071">71</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00046">PageShift</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">&#9670;&nbsp;</a></span>DTB_PTE_XRE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_XRE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00073">73</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a310e34dbbc9219cdeb9c877e6d0bd1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310e34dbbc9219cdeb9c877e6d0bd1f7">&#9670;&nbsp;</a></span>DTB_PTE_XWE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_XWE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00074">74</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a987c52c68a58330cf13bb0142bf8bd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987c52c68a58330cf13bb0142bf8bd97">&#9670;&nbsp;</a></span>getArgument()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::getArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>fp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8cc_source.html#l00041">41</a> of file <a class="el" href="alpha_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy()</a>, <a class="el" href="arm_2registers_8hh_source.html#l00114">ArmISA::NumArgumentRegs</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="port__proxy_8hh_source.html#l00284">PortProxy::read()</a>, <a class="el" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg()</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00074">ArmISA::sp</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00077">StackPointerReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00046">buildRetPC()</a>, <a class="el" href="arguments_8cc_source.html#l00053">Arguments::getArg()</a>, <a class="el" href="freebsd_2events_8cc_source.html#l00049">FreeBSD::UDelayEvent::process()</a>, <a class="el" href="linux_2events_8cc_source.html#l00077">Linux::UDelayEvent::process()</a>, and <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00097">PseudoInst::pseudoInst()</a>.</p>

</div>
</div>
<a id="a2399ac3ee9880dd67c3f23d55fccf4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2399ac3ee9880dd67c3f23d55fccf4f6">&#9670;&nbsp;</a></span>getDTBPtr()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1TLB.html">TLB</a>* AlphaISA::getDTBPtr </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8cc_source.html#l00057">57</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00091">ArmISA::tlb</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00111">AlphaISA::ISA::readIpr()</a>, <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>, and <a class="el" href="cpu_2thread__context_8hh_source.html#l00122">ThreadContext::~ThreadContext()</a>.</p>

</div>
</div>
<a id="abb48fd2963e6ebf6b013e5546f1f7d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb48fd2963e6ebf6b013e5546f1f7d87">&#9670;&nbsp;</a></span>getExecutingAsid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::getExecutingAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00114">114</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="ev5_8hh_source.html#l00070">DTB_ASN_ASN()</a>, <a class="el" href="ipr_8hh_source.html#l00197">IPR_DTB_ASN</a>, and <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>.</p>

</div>
</div>
<a id="aa99c38a80a5fc5237ee777c46bf35afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99c38a80a5fc5237ee777c46bf35afb">&#9670;&nbsp;</a></span>getITBPtr()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1TLB.html">TLB</a>* AlphaISA::getITBPtr </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8cc_source.html#l00048">48</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00091">ArmISA::tlb</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>, and <a class="el" href="cpu_2thread__context_8hh_source.html#l00122">ThreadContext::~ThreadContext()</a>.</p>

</div>
</div>
<a id="a73f247196b1e9b15ba8ca29a195d1afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f247196b1e9b15ba8ca29a195d1afe">&#9670;&nbsp;</a></span>globalClearExclusive()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::globalClearExclusive </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2locked__mem_8hh_source.html#l00140">140</a> of file <a class="el" href="alpha_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

</div>
</div>
<a id="a4031c7ffc00ec37257adc6297a595661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4031c7ffc00ec37257adc6297a595661">&#9670;&nbsp;</a></span>handleLockedRead()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::handleLockedRead </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>req</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2locked__mem_8hh_source.html#l00088">88</a> of file <a class="el" href="alpha_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2registers_8hh_source.html#l00069">MISCREG_LOCKADDR</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00068">MISCREG_LOCKFLAG</a>.</p>

</div>
</div>
<a id="aa69d4912a8dee0ebff1b8e7febb31560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa69d4912a8dee0ebff1b8e7febb31560">&#9670;&nbsp;</a></span>handleLockedSnoop()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::handleLockedSnoop </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>cacheBlockMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2locked__mem_8hh_source.html#l00069">69</a> of file <a class="el" href="alpha_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="packet_8hh_source.html#l00726">Packet::getAddr()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00069">MISCREG_LOCKADDR</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00068">MISCREG_LOCKFLAG</a>.</p>

</div>
</div>
<a id="a386182ac178b906f7502fcf514c73a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386182ac178b906f7502fcf514c73a87">&#9670;&nbsp;</a></span>handleLockedSnoopHit()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::handleLockedSnoopHit </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2locked__mem_8hh_source.html#l00096">96</a> of file <a class="el" href="alpha_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

</div>
</div>
<a id="a7c2ec7b33769e244ef0f15939c36ca37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2ec7b33769e244ef0f15939c36ca37">&#9670;&nbsp;</a></span>handleLockedWrite()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::handleLockedWrite </td>
          <td>(</td>
          <td class="paramtype">XC *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>cacheBlockMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2locked__mem_8hh_source.html#l00102">102</a> of file <a class="el" href="alpha_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2registers_8hh_source.html#l00069">MISCREG_LOCKADDR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">MISCREG_LOCKFLAG</a>, and <a class="el" href="logging_8hh_source.html#l00212">warn</a>.</p>

</div>
</div>
<a id="a95f34da1a383722d1e64b076a35cdcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95f34da1a383722d1e64b076a35cdcd9">&#9670;&nbsp;</a></span>ICM_CM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::ICM_CM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00097">97</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a id="ad98e58e7430195419d36c46d7bfb1af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98e58e7430195419d36c46d7bfb1af2">&#9670;&nbsp;</a></span>ICSR_FPE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ICSR_FPE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00093">93</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a id="a77a0dc059f8e677358c55c3c206ea78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a0dc059f8e677358c55c3c206ea78b">&#9670;&nbsp;</a></span>ICSR_SDE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ICSR_SDE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00091">91</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a id="a1296f5f4491f6eafcd4cac6c96b2ceb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1296f5f4491f6eafcd4cac6c96b2ceb4">&#9670;&nbsp;</a></span>ICSR_SPE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ICSR_SPE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00092">92</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a id="a06411429ba06d7939a3aedc9099788eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06411429ba06d7939a3aedc9099788eb">&#9670;&nbsp;</a></span>initCPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::initCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8cc_source.html#l00069">69</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p class="reference">References <a class="el" href="ev5_8cc_source.html#l00099">initIPRs()</a>, <a class="el" href="ipr_8hh_source.html#l00161">IPR_PAL_BASE</a>, <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="statistics_8cc_source.html#l00570">Stats::reset()</a>, <a class="el" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg()</a>, and <a class="el" href="classAlphaISA_1_1AlphaFault.html#a1bd240a12e3e88cbbf3ad612a7cce84f">AlphaISA::AlphaFault::vect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00109">BaseKvmCPU::init()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00126">BaseSimpleCPU::init()</a>, <a class="el" href="cpu_2minor_2cpu_8cc_source.html#l00094">MinorCPU::init()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00590">FullO3CPU&lt; O3CPUImpl &gt;::init()</a>, and <a class="el" href="alpha_2utility_8hh_source.html#l00095">RoundPage()</a>.</p>

</div>
</div>
<a id="ab1a2b6460dff5af1c61705fefbc74869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a2b6460dff5af1c61705fefbc74869">&#9670;&nbsp;</a></span>initializeIprTable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::initializeIprTable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ipr_8cc_source.html#l00129">129</a> of file <a class="el" href="ipr_8cc_source.html">ipr.cc</a>.</p>

<p class="reference">References <a class="el" href="ipr_8hh_source.html#l00123">MaxInternalProcRegs</a>, <a class="el" href="ipr_8hh_source.html#l00217">NumInternalProcRegs</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00105">X86ISA::x</a>.</p>

<p class="reference">Referenced by <a class="el" href="ipr_8hh_source.html#l00227">IprIsReadable()</a>, and <a class="el" href="alpha_2isa_8cc_source.html#l00043">AlphaISA::ISA::ISA()</a>.</p>

</div>
</div>
<a id="adad5b267894a6709b10c84584c0a4c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad5b267894a6709b10c84584c0a4c4c">&#9670;&nbsp;</a></span>initIPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::initIPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8cc_source.html#l00099">99</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="ipr_8hh_source.html#l00208">IPR_MCSR</a>, <a class="el" href="ipr_8hh_source.html#l00161">IPR_PAL_BASE</a>, <a class="el" href="ipr_8hh_source.html#l00188">IPR_PALtemp16</a>, <a class="el" href="ipr_8hh_source.html#l00217">NumInternalProcRegs</a>, <a class="el" href="ev5_8hh_source.html#l00108">PalBase</a>, and <a class="el" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00069">initCPU()</a>, and <a class="el" href="alpha_2utility_8hh_source.html#l00095">RoundPage()</a>.</p>

</div>
</div>
<a id="a166daa198f05f80c18b5249f18a0675e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166daa198f05f80c18b5249f18a0675e">&#9670;&nbsp;</a></span>inUserMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00056">56</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="ipr_8hh_source.html#l00198">IPR_DTB_CM</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, and <a class="el" href="ev5_8cc_source.html#l00085">zeroRegisters()</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, and <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>.</p>

</div>
</div>
<a id="a7d31db1cc7ca61db4f288b9e525922e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d31db1cc7ca61db4f288b9e525922e1">&#9670;&nbsp;</a></span>IprIsReadable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IprIsReadable </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ipr_8hh_source.html#l00227">227</a> of file <a class="el" href="ipr_8hh_source.html">ipr.hh</a>.</p>

<p class="reference">References <a class="el" href="ipr_8cc_source.html#l00129">initializeIprTable()</a>, <a class="el" href="ipr_8cc_source.html#l00126">IprToMiscRegIndex</a>, <a class="el" href="ipr_8hh_source.html#l00123">MaxInternalProcRegs</a>, <a class="el" href="ipr_8hh_source.html#l00138">MaxWriteOnlyIpr</a>, <a class="el" href="ipr_8cc_source.html#l00038">MiscRegIndexToIpr</a>, and <a class="el" href="ipr_8hh_source.html#l00217">NumInternalProcRegs</a>.</p>

</div>
</div>
<a id="aa3cf21b4a9cdea68799e13e18f44d3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3cf21b4a9cdea68799e13e18f44d3d4">&#9670;&nbsp;</a></span>IprIsWritable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IprIsWritable </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>index</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ipr_8hh_source.html#l00221">221</a> of file <a class="el" href="ipr_8hh_source.html">ipr.hh</a>.</p>

<p class="reference">References <a class="el" href="ipr_8hh_source.html#l00147">MaxReadOnlyIpr</a>.</p>

</div>
</div>
<a id="ae30e2a62fc7b8017254375687db343ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30e2a62fc7b8017254375687db343ee">&#9670;&nbsp;</a></span>IsK0Seg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsK0Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00084">84</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00066">K0SegBase</a>, and <a class="el" href="alpha_2isa__traits_8hh_source.html#l00067">K0SegEnd</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>, and <a class="el" href="alpha_2vtophys_8cc_source.html#l00075">vtophys()</a>.</p>

</div>
</div>
<a id="ab93fa394a0732944836267b5ca194e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93fa394a0732944836267b5ca194e99">&#9670;&nbsp;</a></span>IsK1Seg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsK1Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00088">88</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00070">K1SegBase</a>, and <a class="el" href="alpha_2isa__traits_8hh_source.html#l00071">K1SegEnd</a>.</p>

</div>
</div>
<a id="a2451f4cdda3759a112904a5bf9adc948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2451f4cdda3759a112904a5bf9adc948">&#9670;&nbsp;</a></span>IsUSeg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsUSeg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00081">81</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00062">USegBase</a>, and <a class="el" href="alpha_2isa__traits_8hh_source.html#l00063">USegEnd</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2vtophys_8cc_source.html#l00075">vtophys()</a>.</p>

</div>
</div>
<a id="aad79c10d320bef0ef127913e19eb2c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad79c10d320bef0ef127913e19eb2c5d">&#9670;&nbsp;</a></span>ITB_ASN_ASN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_ASN_ASN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00080">80</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="ev5_8hh_source.html#l00042">AsnMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a198dd6b2a31db4d72de90c9e4d02d9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198dd6b2a31db4d72de90c9e4d02d9fc">&#9670;&nbsp;</a></span>ITB_PTE_ASMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_ASMA </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00087">87</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a6fd8f27f8a622d14744aaa0fc16ef7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd8f27f8a622d14744aaa0fc16ef7d2">&#9670;&nbsp;</a></span>ITB_PTE_FONR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_FONR </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00084">84</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="aa80ea9dd70abdb33c458d4f99d4b3491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80ea9dd70abdb33c458d4f99d4b3491">&#9670;&nbsp;</a></span>ITB_PTE_FONW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_FONW </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00085">85</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a9640ea9e1d42b4e0f47250c7efe687f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9640ea9e1d42b4e0f47250c7efe687f9">&#9670;&nbsp;</a></span>ITB_PTE_GH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_PTE_GH </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00086">86</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a6c2a97078ce2e44d3f04ee016e712c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2a97078ce2e44d3f04ee016e712c48">&#9670;&nbsp;</a></span>ITB_PTE_PPN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::ITB_PTE_PPN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00081">81</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00046">PageShift</a>, and <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="ad24b14426f25156fcab0dfea1992ebff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24b14426f25156fcab0dfea1992ebff">&#9670;&nbsp;</a></span>ITB_PTE_XRE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_PTE_XRE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00083">83</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00220">AlphaISA::ISA::setIpr()</a>.</p>

</div>
</div>
<a id="a3429ac3cc50f87a6522ce09b611ea974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3429ac3cc50f87a6522ce09b611ea974">&#9670;&nbsp;</a></span>K0Seg2Phys()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::K0Seg2Phys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00085">85</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00066">K0SegBase</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2vtophys_8cc_source.html#l00075">vtophys()</a>.</p>

</div>
</div>
<a id="abc69618d54387c9a11fd925d652029be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc69618d54387c9a11fd925d652029be">&#9670;&nbsp;</a></span>kernel_pte_lookup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a> AlphaISA::kernel_pte_lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPortProxy.html">PortProxy</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>ptbr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2vtophys_8cc_source.html#l00049">49</a> of file <a class="el" href="alpha_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00060">AlphaISA::VAddr::level1()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00058">AlphaISA::VAddr::level2()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00056">AlphaISA::VAddr::level3()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00089">AlphaISA::PageTableEntry::paddr()</a>, <a class="el" href="port__proxy_8hh_source.html#l00284">PortProxy::read()</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00087">AlphaISA::PageTableEntry::valid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>, and <a class="el" href="alpha_2vtophys_8cc_source.html#l00091">vtophys()</a>.</p>

</div>
</div>
<a id="a1d43dec6cc4c104201ca82a0b2a28d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d43dec6cc4c104201ca82a0b2a28d56">&#9670;&nbsp;</a></span>MCSR_SP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::MCSR_SP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00089">89</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a id="a9a4cdce6243495f64ef6cc1c6912da10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4cdce6243495f64ef6cc1c6912da10">&#9670;&nbsp;</a></span>Opcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::Opcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a>&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00105">105</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00150">AlphaISA::DtbFault::invoke()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00158">X86ISA::opcodeTypeToStr()</a>.</p>

</div>
</div>
<a id="a85201164b9da471550f01069be9d1e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85201164b9da471550f01069be9d1e7d">&#9670;&nbsp;</a></span>PAddrIprSpace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::PAddrIprSpace </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00052">52</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00206">AlphaISA::TLB::checkCacheability()</a>.</p>

</div>
</div>
<a id="a890ffda2717ffc0e2cd0e9f80b90fad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890ffda2717ffc0e2cd0e9f80b90fad2">&#9670;&nbsp;</a></span>PcPAL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::PcPAL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00069">69</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00207">AlphaISA::RemoteGDB::AlphaGdbRegCache::getRegs()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00230">AlphaISA::RemoteGDB::AlphaGdbRegCache::setRegs()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>, and <a class="el" href="alpha_2vtophys_8cc_source.html#l00091">vtophys()</a>.</p>

</div>
</div>
<a id="a1305e32166e725ed6b030319f1ce8681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1305e32166e725ed6b030319f1ce8681">&#9670;&nbsp;</a></span>Phys2K0Seg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::Phys2K0Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00061">61</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00066">K0SegBase</a>, <a class="el" href="ev5_8hh_source.html#l00056">PAddrUncachedBit40</a>, and <a class="el" href="ev5_8hh_source.html#l00058">PAddrUncachedMask</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2system_8cc_source.html#l00211">AlphaSystem::setAlphaAccess()</a>.</p>

</div>
</div>
<a id="a7011d6b73edace006e7c43b09d9ae703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7011d6b73edace006e7c43b09d9ae703">&#9670;&nbsp;</a></span>PteAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PteAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00078">78</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00059">PteMask</a>, and <a class="el" href="alpha_2isa__traits_8hh_source.html#l00056">PteShift</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00060">AlphaISA::VAddr::level1()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00058">AlphaISA::VAddr::level2()</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00056">AlphaISA::VAddr::level3()</a>.</p>

</div>
</div>
<a id="a5fb6bfaf48ec71f9e3354545d3aa85ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb6bfaf48ec71f9e3354545d3aa85ff">&#9670;&nbsp;</a></span>Ra()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::Ra </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a>&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00106">106</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00150">AlphaISA::DtbFault::invoke()</a>.</p>

</div>
</div>
<a id="a31ed8a5ee9eabb285172c3e8b40e0427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ed8a5ee9eabb285172c3e8b40e0427">&#9670;&nbsp;</a></span>RoundPage()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::RoundPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00095">95</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2utility_8cc_source.html#l00086">copyMiscRegs()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">copyRegs()</a>, <a class="el" href="ev5_8cc_source.html#l00069">initCPU()</a>, <a class="el" href="ev5_8cc_source.html#l00099">initIPRs()</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00047">PageBytes</a>, and <a class="el" href="alpha_2utility_8cc_source.html#l00101">skipFunction()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>.</p>

</div>
</div>
<a id="a5332f270f0e4bfa4ae479c48c4c31a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5332f270f0e4bfa4ae479c48c4c31a56">&#9670;&nbsp;</a></span>skipFunction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::skipFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8cc_source.html#l00101">101</a> of file <a class="el" href="alpha_2utility_8cc_source.html">utility.cc</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState()</a>, <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00080">ReturnAddressReg</a>, and <a class="el" href="arch_2generic_2types_8hh_source.html#l00155">GenericISA::SimplePCState&lt; MachInst &gt;::set()</a>.</p>

<p class="reference">Referenced by <a class="el" href="system__events_8cc_source.html#l00044">SkipFuncEvent::process()</a>, and <a class="el" href="alpha_2utility_8hh_source.html#l00095">RoundPage()</a>.</p>

</div>
</div>
<a id="a65b7ec798c399b980dc23332b8684a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b7ec798c399b980dc23332b8684a0b">&#9670;&nbsp;</a></span>startupCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::startupCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cpuId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00070">70</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2system_8cc_source.html#l00331">System::initState()</a>.</p>

</div>
</div>
<a id="aa30de8739aa107005b5f69984513fc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30de8739aa107005b5f69984513fc8f">&#9670;&nbsp;</a></span>TruncPage()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::TruncPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00091">91</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00047">PageBytes</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>.</p>

</div>
</div>
<a id="a06a35d8f74d0d30584c5962c5b15e4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a35d8f74d0d30584c5962c5b15e4bd">&#9670;&nbsp;</a></span>VAddrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00046">46</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="ev5_8hh_source.html#l00044">VAddrImplMask</a>.</p>

</div>
</div>
<a id="a8ef9303074541727ee9a1fdb7fa29c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef9303074541727ee9a1fdb7fa29c69">&#9670;&nbsp;</a></span>VAddrOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00048">48</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00049">PageOffset</a>.</p>

</div>
</div>
<a id="ac33810d23de17bbfa808c6b9e4e35887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac33810d23de17bbfa808c6b9e4e35887">&#9670;&nbsp;</a></span>VAddrSpaceEV5()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrSpaceEV5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00049">49</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a id="a9959ff43372ace452f37b2e12552484d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9959ff43372ace452f37b2e12552484d">&#9670;&nbsp;</a></span>VAddrSpaceEV6()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrSpaceEV6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00050">50</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, and <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a id="a6ffa81e21e2eb5e447ece4abf6a70d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ffa81e21e2eb5e447ece4abf6a70d78">&#9670;&nbsp;</a></span>VAddrVPN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrVPN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00047">47</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00046">PageShift</a>.</p>

</div>
</div>
<a id="a97aaf5bc76cca900eb38eadd7e8b0db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97aaf5bc76cca900eb38eadd7e8b0db5">&#9670;&nbsp;</a></span>vtophys() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2vtophys_8cc_source.html#l00075">75</a> of file <a class="el" href="alpha_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00084">IsK0Seg()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00081">IsUSeg()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00085">K0Seg2Phys()</a>, and <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00433">BaseSimpleCPU::dbg_vtophys()</a>, <a class="el" href="cpu_2checker_2cpu_8cc_source.html#l00361">CheckerCPU::dbg_vtophys()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00113">FSTranslatingPortProxy::tryMemsetBlob()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00076">FSTranslatingPortProxy::tryReadBlob()</a>, and <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00094">FSTranslatingPortProxy::tryWriteBlob()</a>.</p>

</div>
</div>
<a id="a185bad43d010a8667616844f8476a57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a185bad43d010a8667616844f8476a57f">&#9670;&nbsp;</a></span>vtophys() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2vtophys_8cc_source.html#l00091">91</a> of file <a class="el" href="alpha_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p class="reference">References <a class="el" href="inet_8hh_source.html#l00335">addr</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="classThreadContext.html#abc842d121e9ae1a74df371a4f8948ed3">ThreadContext::getPhysProxy()</a>, <a class="el" href="ipr_8hh_source.html#l00192">IPR_PALtemp20</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00084">IsK0Seg()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00085">K0Seg2Phys()</a>, <a class="el" href="alpha_2vtophys_8cc_source.html#l00049">kernel_pte_lookup()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00054">AlphaISA::VAddr::offset()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00089">AlphaISA::PageTableEntry::paddr()</a>, <a class="el" href="ev5_8hh_source.html#l00109">PalMax</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00069">PcPAL()</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="base_2types_8hh_source.html#l00050">ULL</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00087">AlphaISA::PageTableEntry::valid()</a>.</p>

</div>
</div>
<a id="aa48f9eeeef5281155186fd8b3cad393c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48f9eeeef5281155186fd8b3cad393c">&#9670;&nbsp;</a></span>zeroRegisters() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class TC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">TC *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to insure <a class="el" href="classAlphaISA_1_1ISA.html">ISA</a> semantics about 0 registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tc</td><td>The thread context. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3d93cebe559ecec6122f4b67a10bbfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d93cebe559ecec6122f4b67a10bbfc3">&#9670;&nbsp;</a></span>zeroRegisters() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class CPU &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">CPU *&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8cc_source.html#l00085">85</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p class="reference">References <a class="el" href="alpha_2registers_8hh_source.html#l00075">ZeroReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00056">inUserMode()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a237e65d4166ea627176530ae9131aa37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237e65d4166ea627176530ae9131aa37">&#9670;&nbsp;</a></span>AsnMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t AlphaISA::AsnMask = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00042">42</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8hh_source.html#l00070">DTB_ASN_ASN()</a>, and <a class="el" href="ev5_8hh_source.html#l00080">ITB_ASN_ASN()</a>.</p>

</div>
</div>
<a id="af62b3270f399ada398e553b8930faf09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62b3270f399ada398e553b8930faf09">&#9670;&nbsp;</a></span>break_ipl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::break_ipl = -1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8cc_source.html#l00217">217</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

</div>
</div>
<a id="a931e103bf7d96c187393b21386f60642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931e103bf7d96c187393b21386f60642">&#9670;&nbsp;</a></span>CurThreadInfoImplemented</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool AlphaISA::CurThreadInfoImplemented = true</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00112">112</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="linux_2threadinfo_8hh_source.html#l00076">Linux::ThreadInfo::curThreadInfo()</a>.</p>

</div>
</div>
<a id="a9764d61c0025180da06a8edb72ddb48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9764d61c0025180da06a8edb72ddb48d">&#9670;&nbsp;</a></span>CurThreadInfoReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::CurThreadInfoReg = <a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">AlphaISA::IPR_PALtemp23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00113">113</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="linux_2threadinfo_8hh_source.html#l00076">Linux::ThreadInfo::curThreadInfo()</a>.</p>

</div>
</div>
<a id="afe6bacf01d5755634b73a86f5d664c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe6bacf01d5755634b73a86f5d664c3a">&#9670;&nbsp;</a></span>FirstArgumentReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::FirstArgumentReg = 16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00085">85</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a8c7767b5b88c4099221c5ab33a1c67ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7767b5b88c4099221c5ab33a1c67ca">&#9670;&nbsp;</a></span>FramePointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::FramePointerReg = 15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00082">82</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__record__v8_8cc_source.html#l00087">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateInt()</a>, and <a class="el" href="tarmac__record_8cc_source.html#l00248">Trace::TarmacTracerRecord::TraceRegEntry::updateInt()</a>.</p>

</div>
</div>
<a id="ae40b1f9aedcfdf23e7003f220ce71fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40b1f9aedcfdf23e7003f220ce71fd2">&#9670;&nbsp;</a></span>GlobalPointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::GlobalPointerReg = 29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00078">78</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2process_8cc_source.html#l00199">AlphaProcess::initState()</a>.</p>

</div>
</div>
<a id="a3856e43a30609038856df402f344f5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3856e43a30609038856df402f344f5a4">&#9670;&nbsp;</a></span>GuestByteOrder</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142b">ByteOrder</a> AlphaISA::GuestByteOrder = <a class="el" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00042">42</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2process_8cc_source.html#l00075">AlphaProcess::argsInit()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00088">MipsProcess::argsInit()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00121">RiscvProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00085">PowerProcess::argsInit()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00191">SparcProcess::argsInit()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00254">ArmProcess::argsInit()</a>, <a class="el" href="abstract__mem_8cc_source.html#l00258">AbstractMemory::checkLockedAddrList()</a>, <a class="el" href="helpers_8cc_source.html#l00059">dumpDmesgEntry()</a>, <a class="el" href="linux_2threadinfo_8hh_source.html#l00051">Linux::ThreadInfo::get_data()</a>, <a class="el" href="sim_2system_8hh_source.html#l00290">System::getGuestByteOrder()</a>, <a class="el" href="mmapped__ipr_8cc_source.html#l00042">handlePseudoInst()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00092">AlphaISA::ProcessInfo::pid()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00048">AlphaISA::ProcessInfo::ProcessInfo()</a>, <a class="el" href="arch_2alpha_2linux_2system_8cc_source.html#l00173">LinuxAlphaSystem::setDelayLoop()</a>, and <a class="el" href="alpha_2stacktrace_8cc_source.html#l00077">AlphaISA::ProcessInfo::task()</a>.</p>

</div>
</div>
<a id="a63ca5e3be345f0a0617b307b42902b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ca5e3be345f0a0617b307b42902b45">&#9670;&nbsp;</a></span>HasUnalignedMemAcc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool AlphaISA::HasUnalignedMemAcc = false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00110">110</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a5400504f79ff4501ded06ac88b000cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5400504f79ff4501ded06ac88b000cb0">&#9670;&nbsp;</a></span>IprToMiscRegIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::IprToMiscRegIndex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ipr_8cc_source.html#l00126">126</a> of file <a class="el" href="ipr_8cc_source.html">ipr.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="ipr_8hh_source.html#l00227">IprIsReadable()</a>.</p>

</div>
</div>
<a id="ada2e3f0762964606829618f7d3766ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2e3f0762964606829618f7d3766ed6">&#9670;&nbsp;</a></span>K0SegBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::K0SegBase = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xfffffc0000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00066">66</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00084">IsK0Seg()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00085">K0Seg2Phys()</a>, and <a class="el" href="ev5_8hh_source.html#l00061">Phys2K0Seg()</a>.</p>

</div>
</div>
<a id="ac985fca2d64fffc8f22b37448a188ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac985fca2d64fffc8f22b37448a188ac6">&#9670;&nbsp;</a></span>K0SegEnd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::K0SegEnd = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xfffffdffffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00067">67</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00084">IsK0Seg()</a>.</p>

</div>
</div>
<a id="a4b9d79355b5a2baeebb70e02e5fa6aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9d79355b5a2baeebb70e02e5fa6aa4">&#9670;&nbsp;</a></span>K1SegBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::K1SegBase = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xfffffe0000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00070">70</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00088">IsK1Seg()</a>.</p>

</div>
</div>
<a id="ac2b3119ddde461989439ffb94643d012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b3119ddde461989439ffb94643d012">&#9670;&nbsp;</a></span>K1SegEnd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::K1SegEnd = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffffffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00071">71</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00088">IsK1Seg()</a>.</p>

</div>
</div>
<a id="a85a4631c9590ff5c3bb04bb944b74eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a4631c9590ff5c3bb04bb944b74eb7">&#9670;&nbsp;</a></span>MachineBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::MachineBytes = 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00107">107</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2process_8cc_source.html#l00199">AlphaProcess::initState()</a>, and <a class="el" href="arch_2power_2process_8cc_source.html#l00077">PowerProcess::initState()</a>.</p>

</div>
</div>
<a id="ac21e8c9cdd177b23218b8beaf6cf62e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21e8c9cdd177b23218b8beaf6cf62e3">&#9670;&nbsp;</a></span>MaxMiscDestRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::MaxMiscDestRegs = AlphaISAInst::MaxMiscDestRegs + 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00047">47</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="o3_2dyn__inst_8hh_source.html#l00149">BaseO3DynInst&lt; Impl &gt;::setMiscReg()</a>.</p>

</div>
</div>
<a id="ae81c75c652a16ffa33a787ce6dc3114f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81c75c652a16ffa33a787ce6dc3114f">&#9670;&nbsp;</a></span>MiscRegIndexToIpr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">md_ipr_names</a> AlphaISA::MiscRegIndexToIpr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ipr_8cc_source.html#l00038">38</a> of file <a class="el" href="ipr_8cc_source.html">ipr.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="ipr_8hh_source.html#l00227">IprIsReadable()</a>.</p>

</div>
</div>
<a id="a7c92f23e27c9573c116333f73873abe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c92f23e27c9573c116333f73873abe7">&#9670;&nbsp;</a></span>MM_STAT_ACV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t AlphaISA::MM_STAT_ACV_MASK = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00103">103</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a id="afb31624300bd8d07da7ccc44e30634f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb31624300bd8d07da7ccc44e30634f0">&#9670;&nbsp;</a></span>MM_STAT_BAD_VA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t AlphaISA::MM_STAT_BAD_VA_MASK = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00099">99</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a id="abaadac30f6873421d28cfa2aa40d6c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaadac30f6873421d28cfa2aa40d6c21">&#9670;&nbsp;</a></span>MM_STAT_DTB_MISS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t AlphaISA::MM_STAT_DTB_MISS_MASK = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00100">100</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a id="ab9143dea1a7a6348b0890128aa6afe91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9143dea1a7a6348b0890128aa6afe91">&#9670;&nbsp;</a></span>MM_STAT_FONR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t AlphaISA::MM_STAT_FONR_MASK = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00102">102</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a id="acd0e06fc5e6986a43cef96abde0dc2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0e06fc5e6986a43cef96abde0dc2c1">&#9670;&nbsp;</a></span>MM_STAT_FONW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t AlphaISA::MM_STAT_FONW_MASK = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00101">101</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a id="ab2120199668c580d105618dbae21cf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2120199668c580d105618dbae21cf6b">&#9670;&nbsp;</a></span>MM_STAT_WR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t AlphaISA::MM_STAT_WR_MASK = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00104">104</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a id="ac262efd119004136783ffedb3f9b395d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac262efd119004136783ffedb3f9b395d">&#9670;&nbsp;</a></span>NPtePage</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::NPtePage = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a1a6eaf9d84bab393a44d60736ecf7318">NPtePageShift</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00058">58</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a id="a1a6eaf9d84bab393a44d60736ecf7318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a6eaf9d84bab393a44d60736ecf7318">&#9670;&nbsp;</a></span>NPtePageShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::NPtePageShift = <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a> - <a class="el" href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">PteShift</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00057">57</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00060">AlphaISA::VAddr::level1()</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00058">AlphaISA::VAddr::level2()</a>.</p>

</div>
</div>
<a id="ad0836be0071794ac156dfd876e3bc5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0836be0071794ac156dfd876e3bc5a4">&#9670;&nbsp;</a></span>NumCCRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumCCRegs = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00099">99</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">copyRegs()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00051">Minor::Scoreboard::findIndex()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00094">FullO3CPU&lt; O3CPUImpl &gt;::FullO3CPU()</a>, <a class="el" href="rename__map_8cc_source.html#l00112">UnifiedRenameMap::init()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00772">FullO3CPU&lt; O3CPUImpl &gt;::insertThread()</a>, <a class="el" href="regfile_8cc_source.html#l00052">PhysRegFile::PhysRegFile()</a>, <a class="el" href="simple__thread_8hh_source.html#l00469">SimpleThread::readCCReg()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="simple__thread_8hh_source.html#l00539">SimpleThread::setCCReg()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="add86e9b1857eed4cab61d250579187d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add86e9b1857eed4cab61d250579187d0">&#9670;&nbsp;</a></span>NumFloatArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumFloatArchRegs = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00091">91</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00230">AlphaISA::RemoteGDB::AlphaGdbRegCache::setRegs()</a>.</p>

</div>
</div>
<a id="ac9cefba32ac336e881cfff4410b5e289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9cefba32ac336e881cfff4410b5e289">&#9670;&nbsp;</a></span>NumFloatRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumFloatRegs = <a class="el" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">NumFloatArchRegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00094">94</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">copyRegs()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00051">Minor::Scoreboard::findIndex()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00094">FullO3CPU&lt; O3CPUImpl &gt;::FullO3CPU()</a>, <a class="el" href="rename__map_8cc_source.html#l00112">UnifiedRenameMap::init()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00772">FullO3CPU&lt; O3CPUImpl &gt;::insertThread()</a>, <a class="el" href="simple__thread_8hh_source.html#l00323">SimpleThread::readFloatReg()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="simple__thread_8hh_source.html#l00496">SimpleThread::setFloatReg()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="a42171e938f795c2342186e8b4c5b63d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42171e938f795c2342186e8b4c5b63d0">&#9670;&nbsp;</a></span>NumIntArchRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumIntArchRegs = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00089">89</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00382">SparcISA::doNormalFault()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00303">SparcISA::doREDFault()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00432">Sparc32Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00467">Sparc64Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00112">SparcProcess::initState()</a>, and <a class="el" href="arch_2sparc_2process_8cc_source.html#l00530">SparcProcess::setSyscallReturn()</a>.</p>

</div>
</div>
<a id="ac3bdf5556028b6834f1ac52fec27c888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3bdf5556028b6834f1ac52fec27c888">&#9670;&nbsp;</a></span>NumIntRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumIntRegs = <a class="el" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> + <a class="el" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">NumPALShadowRegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00093">93</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00065">copyRegs()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00051">Minor::Scoreboard::findIndex()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00094">FullO3CPU&lt; O3CPUImpl &gt;::FullO3CPU()</a>, <a class="el" href="rename__map_8cc_source.html#l00112">UnifiedRenameMap::init()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00772">FullO3CPU&lt; O3CPUImpl &gt;::insertThread()</a>, <a class="el" href="simple__thread_8hh_source.html#l00312">SimpleThread::readIntReg()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="simple__thread_8hh_source.html#l00486">SimpleThread::setIntReg()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="a826c425aa7b8fab6fad9f6807c8ee6e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826c425aa7b8fab6fad9f6807c8ee6e9">&#9670;&nbsp;</a></span>NumMiscRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumMiscRegs = <a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00100">100</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>, and <a class="el" href="regfile_8cc_source.html#l00052">PhysRegFile::PhysRegFile()</a>.</p>

</div>
</div>
<a id="a6ad660587b0e484ae359c27a24bf859e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ad660587b0e484ae359c27a24bf859e">&#9670;&nbsp;</a></span>NumPALShadowRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumPALShadowRegs = 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00090">90</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a470123cb4b24155c8d9ca93d0311d81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470123cb4b24155c8d9ca93d0311d81d">&#9670;&nbsp;</a></span>NumVecElemPerVecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned AlphaISA::NumVecElemPerVecReg = ::<a class="el" href="vec__reg_8hh.html#a51c2786589cab4a7fc37c1621de58717">DummyNumVecElemPerVecReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00054">54</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00094">FullO3CPU&lt; O3CPUImpl &gt;::FullO3CPU()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l00088">InstructionQueue&lt; Impl &gt;::InstructionQueue()</a>, and <a class="el" href="rename__map_8cc_source.html#l00137">UnifiedRenameMap::switchFreeList()</a>.</p>

</div>
</div>
<a id="af935878526ca20090367ac002e796e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af935878526ca20090367ac002e796e19">&#9670;&nbsp;</a></span>NumVecPredRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumVecPredRegs = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00097">97</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00094">FullO3CPU&lt; O3CPUImpl &gt;::FullO3CPU()</a>, <a class="el" href="simple__thread_8hh_source.html#l00457">SimpleThread::getWritableVecPredReg()</a>, <a class="el" href="rename__map_8cc_source.html#l00112">UnifiedRenameMap::init()</a>, <a class="el" href="simple__thread_8hh_source.html#l00446">SimpleThread::readVecPredReg()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="simple__thread_8hh_source.html#l00529">SimpleThread::setVecPredReg()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="a2ffb21e191e86f0d92f29be8599a13dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffb21e191e86f0d92f29be8599a13dc">&#9670;&nbsp;</a></span>NumVecRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::NumVecRegs = 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00095">95</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2thread__context_8cc_source.html#l00059">ThreadContext::compare()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00051">Minor::Scoreboard::findIndex()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00094">FullO3CPU&lt; O3CPUImpl &gt;::FullO3CPU()</a>, <a class="el" href="simple__thread_8hh_source.html#l00345">SimpleThread::getWritableVecReg()</a>, <a class="el" href="rename__map_8cc_source.html#l00112">UnifiedRenameMap::init()</a>, <a class="el" href="simple__thread_8hh_source.html#l00435">SimpleThread::readVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00360">SimpleThread::readVecLane()</a>, <a class="el" href="simple__thread_8hh_source.html#l00334">SimpleThread::readVecReg()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00166">serialize()</a>, <a class="el" href="simple__thread_8hh_source.html#l00519">SimpleThread::setVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00401">SimpleThread::setVecLaneT()</a>, <a class="el" href="simple__thread_8hh_source.html#l00509">SimpleThread::setVecReg()</a>, <a class="el" href="rename__map_8cc_source.html#l00137">UnifiedRenameMap::switchFreeList()</a>, <a class="el" href="rename__map_8cc_source.html#l00175">UnifiedRenameMap::switchMode()</a>, and <a class="el" href="cpu_2thread__context_8cc_source.html#l00207">unserialize()</a>.</p>

</div>
</div>
<a id="a24a3c8e0c9a4e0a66a07c9bac12aa58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a3c8e0c9a4e0a66a07c9bac12aa58d">&#9670;&nbsp;</a></span>PAddrImplBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::PAddrImplBits = 44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00053">53</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a id="a0e63917c76a6af4ae3dd9406cbd932cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e63917c76a6af4ae3dd9406cbd932cd">&#9670;&nbsp;</a></span>PAddrImplMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PAddrImplMask = (<a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">PAddrImplBits</a>) - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00054">54</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, and <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a id="ab38d681b0e076ec9d3a6b09b7a1c1e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab38d681b0e076ec9d3a6b09b7a1c1e23">&#9670;&nbsp;</a></span>PAddrUncachedBit39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PAddrUncachedBit39 = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x8000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00055">55</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a id="aa73b96876a3763092c1fa0468ff11865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73b96876a3763092c1fa0468ff11865">&#9670;&nbsp;</a></span>PAddrUncachedBit40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PAddrUncachedBit40 = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x10000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00056">56</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8hh_source.html#l00061">Phys2K0Seg()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, and <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a id="a21a17282d43cac83233abf653d5b0e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a17282d43cac83233abf653d5b0e5d">&#9670;&nbsp;</a></span>PAddrUncachedBit43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PAddrUncachedBit43 = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x80000000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00057">57</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00206">AlphaISA::TLB::checkCacheability()</a>.</p>

</div>
</div>
<a id="adce110f1a1d77375625082f8d4908af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce110f1a1d77375625082f8d4908af6">&#9670;&nbsp;</a></span>PAddrUncachedMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PAddrUncachedMask = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x807ffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00058">58</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8cc_source.html#l00206">AlphaISA::TLB::checkCacheability()</a>, and <a class="el" href="ev5_8hh_source.html#l00061">Phys2K0Seg()</a>.</p>

</div>
</div>
<a id="a2f65ff44478e6995ad84581ed1d194ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f65ff44478e6995ad84581ed1d194ac">&#9670;&nbsp;</a></span>PageBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PageBytes = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00047">47</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>, <a class="el" href="sim_2process_8cc_source.html#l00343">Process::allocateMem()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00051">AlphaProcess::AlphaProcess()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00075">AlphaProcess::argsInit()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00121">RiscvProcess::argsInit()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00074">ArmProcess32::ArmProcess32()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00088">ArmProcess64::ArmProcess64()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00242">brkFunc()</a>, <a class="el" href="tlb__coalescer_8cc_source.html#l00097">TLBCoalescer::canCoalesce()</a>, <a class="el" href="sim_2process_8cc_source.html#l00372">Process::fixupStackFault()</a>, <a class="el" href="cpu_2decode__cache_8hh_source.html#l00083">DecodeCache::AddrMap&lt; RefCountingPtr &gt;::getPage()</a>, <a class="el" href="sim_2system_8hh_source.html#l00302">System::getPageBytes()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00235">getpagesizeFunc()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01410">X86ISA::GpuTLB::handleFuncTranslationReturn()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00199">AlphaProcess::initState()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00079">MipsProcess::initState()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00077">PowerProcess::initState()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00097">RiscvProcess64::initState()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l01728">ArmLinuxProcess32::initState()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00107">RiscvProcess32::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00103">ArmProcess32::initState()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00122">ArmProcess64::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00161">Sparc32Process::initState()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00176">Sparc64Process::initState()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01033">X86ISA::GpuTLB::issueTLBLookup()</a>, <a class="el" href="cpu_2decode__cache_8hh_source.html#l00122">DecodeCache::AddrMap&lt; RefCountingPtr &gt;::lookup()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00052">MipsProcess::MipsProcess()</a>, <a class="el" href="shader_8cc_source.html#l00076">Shader::mmap()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01741">mmapImpl()</a>, <a class="el" href="syscall__emul_8hh_source.html#l01160">mremapFunc()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00052">PowerProcess::PowerProcess()</a>, <a class="el" href="tlb__coalescer_8cc_source.html#l00407">TLBCoalescer::processProbeTLBEvent()</a>, <a class="el" href="tlb__coalescer_8cc_source.html#l00335">TLBCoalescer::CpuSidePort::recvFunctional()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01480">X86ISA::GpuTLB::CpuSidePort::recvFunctional()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l01615">X86ISA::GpuTLB::MemSidePort::recvTimingResp()</a>, <a class="el" href="compute__unit_8cc_source.html#l01069">ComputeUnit::DTLBPort::recvTimingResp()</a>, <a class="el" href="sim_2process_8cc_source.html#l00353">Process::replicatePage()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00084">RiscvProcess32::RiscvProcess32()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00072">RiscvProcess64::RiscvProcess64()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00095">RoundPage()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00091">TruncPage()</a>, <a class="el" href="se__translating__port__proxy_8cc_source.html#l00122">SETranslatingPortProxy::tryMemsetBlob()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00113">FSTranslatingPortProxy::tryMemsetBlob()</a>, <a class="el" href="se__translating__port__proxy_8cc_source.html#l00070">SETranslatingPortProxy::tryReadBlob()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00076">FSTranslatingPortProxy::tryReadBlob()</a>, <a class="el" href="se__translating__port__proxy_8cc_source.html#l00090">SETranslatingPortProxy::tryWriteBlob()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00094">FSTranslatingPortProxy::tryWriteBlob()</a>, <a class="el" href="sim_2process_8cc_source.html#l00502">Process::updateBias()</a>, <a class="el" href="compute__unit_8cc_source.html#l01702">ComputeUnit::updatePageDivergenceDist()</a>, and <a class="el" href="tlb__coalescer_8cc_source.html#l00142">TLBCoalescer::updatePhysAddresses()</a>.</p>

</div>
</div>
<a id="aa943df22d40bb25db657e45fd4a87db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa943df22d40bb25db657e45fd4a87db9">&#9670;&nbsp;</a></span>PageMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PageMask = ~(<a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00048">48</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00053">AlphaISA::VAddr::page()</a>.</p>

</div>
</div>
<a id="a4807a51b93d6bed51f762ea497dcd672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4807a51b93d6bed51f762ea497dcd672">&#9670;&nbsp;</a></span>PageOffset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PageOffset = <a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00049">49</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00054">AlphaISA::VAddr::offset()</a>, and <a class="el" href="ev5_8hh_source.html#l00048">VAddrOffset()</a>.</p>

</div>
</div>
<a id="a28d7f028b7f093f8dd6eff780b280172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d7f028b7f093f8dd6eff780b280172">&#9670;&nbsp;</a></span>PageShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PageShift = 13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00046">46</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="sim_2system_8cc_source.html#l00404">System::allocPhysPages()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00264">X86ISA::GpuTLB::demapPage()</a>, <a class="el" href="ev5_8hh_source.html#l00071">DTB_PTE_PPN()</a>, <a class="el" href="sim_2system_8cc_source.html#l00430">System::freeMemSize()</a>, <a class="el" href="sim_2system_8hh_source.html#l00307">System::getPageShift()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00157">X86ISA::GpuTLB::insert()</a>, <a class="el" href="ev5_8hh_source.html#l00081">ITB_PTE_PPN()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00060">AlphaISA::VAddr::level1()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00058">AlphaISA::VAddr::level2()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00056">AlphaISA::VAddr::level3()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00213">X86ISA::GpuTLB::lookup()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00183">X86ISA::GpuTLB::lookupIt()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00089">AlphaISA::PageTableEntry::paddr()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00140">AlphaISA::TlbEntry::pageStart()</a>, <a class="el" href="compute__unit_8cc_source.html#l01069">ComputeUnit::DTLBPort::recvTimingResp()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00452">AlphaISA::TLB::translateData()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>, <a class="el" href="ev5_8hh_source.html#l00047">VAddrVPN()</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00052">AlphaISA::VAddr::vpn()</a>.</p>

</div>
</div>
<a id="aa643f676145338cd2de85b7ff78cc4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa643f676145338cd2de85b7ff78cc4fd">&#9670;&nbsp;</a></span>PalBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PalBase = 0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00108">108</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8cc_source.html#l00099">initIPRs()</a>.</p>

</div>
</div>
<a id="a40332e0f0627b51565b8595d48b929e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40332e0f0627b51565b8595d48b929e0">&#9670;&nbsp;</a></span>PalMax</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PalMax = 0x10000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00109">109</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2vtophys_8cc_source.html#l00091">vtophys()</a>.</p>

</div>
</div>
<a id="a80e1dfe8e32e4bd1c58fd0d3c53a2130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e1dfe8e32e4bd1c58fd0d3c53a2130">&#9670;&nbsp;</a></span>ProcedureValueReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::ProcedureValueReg = 27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00079">79</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a65007394efd82b463a3730e06eaba38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65007394efd82b463a3730e06eaba38b">&#9670;&nbsp;</a></span>PteMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PteMask = <a class="el" href="namespaceAlphaISA.html#ac262efd119004136783ffedb3f9b395d">NPtePage</a> - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00059">59</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00078">PteAddr()</a>.</p>

</div>
</div>
<a id="a83a2b3c6bcd85eb9862cfd166351c8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a2b3c6bcd85eb9862cfd166351c8e3">&#9670;&nbsp;</a></span>PteShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PteShift = 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00056">56</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00078">PteAddr()</a>.</p>

</div>
</div>
<a id="a931db61bcb0f4ff7718b4cf8868d1c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931db61bcb0f4ff7718b4cf8868d1c53">&#9670;&nbsp;</a></span>reg_redir</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::reg_redir</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">     0, 1, 2, 3, 4, 5, 6, 7,</div><div class="line">     32, 33, 34, 35, 36, 37, 38, 15,</div><div class="line">     16, 17, 18, 19, 20, 21, 22, 23,</div><div class="line">     24, 39, 26, 27, 28, 29, 30, 31 }</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="regredir_8cc_source.html#l00037">37</a> of file <a class="el" href="regredir_8cc_source.html">regredir.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00207">AlphaISA::RemoteGDB::AlphaGdbRegCache::getRegs()</a>, and <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00230">AlphaISA::RemoteGDB::AlphaGdbRegCache::setRegs()</a>.</p>

</div>
</div>
<a id="ab824a95cd5bb12d08b73a52bde8c1dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab824a95cd5bb12d08b73a52bde8c1dfc">&#9670;&nbsp;</a></span>ReturnAddressReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::ReturnAddressReg = 26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00080">80</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2stacktrace_8cc_source.html#l00307">AlphaISA::StackTrace::decodePrologue()</a>, <a class="el" href="cp__annotate_8cc_source.html#l00098">AnnotateDumpCallback::process()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00101">skipFunction()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00087">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateInt()</a>, and <a class="el" href="tarmac__record_8cc_source.html#l00248">Trace::TarmacTracerRecord::TraceRegEntry::updateInt()</a>.</p>

</div>
</div>
<a id="a039a7bb656e61ddc5e0f365d2c1bb1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a039a7bb656e61ddc5e0f365d2c1bb1ea">&#9670;&nbsp;</a></span>ReturnValueReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::ReturnValueReg = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00081">81</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2process_8cc_source.html#l00233">AlphaProcess::setSyscallReturn()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00290">PowerProcess::setSyscallReturn()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00211">MipsProcess::setSyscallReturn()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00530">SparcProcess::setSyscallReturn()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00531">ArmProcess32::setSyscallReturn()</a>, and <a class="el" href="arch_2arm_2process_8cc_source.html#l00548">ArmProcess64::setSyscallReturn()</a>.</p>

</div>
</div>
<a id="ab95f1cbe7234a4f6726f4b82e42fe30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95f1cbe7234a4f6726f4b82e42fe30e">&#9670;&nbsp;</a></span>StackPointerReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::StackPointerReg = 30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00077">77</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2alpha_2linux_2linux_8hh_source.html#l00204">AlphaLinux::archClone()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00075">AlphaProcess::argsInit()</a>, <a class="el" href="arch_2riscv_2process_8cc_source.html#l00121">RiscvProcess::argsInit()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00088">MipsProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00085">PowerProcess::argsInit()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00191">SparcProcess::argsInit()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00432">Sparc32Process::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00467">Sparc64Process::flushWindows()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00041">getArgument()</a>, <a class="el" href="alpha_2stacktrace_8cc_source.html#l00137">AlphaISA::StackTrace::trace()</a>, <a class="el" href="tarmac__record__v8_8cc_source.html#l00087">Trace::TarmacTracerRecordV8::TraceRegEntryV8::updateInt()</a>, and <a class="el" href="tarmac__record_8cc_source.html#l00248">Trace::TarmacTracerRecord::TraceRegEntry::updateInt()</a>.</p>

</div>
</div>
<a id="a156c65cd1ba29fbc2d956ce53080c169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a156c65cd1ba29fbc2d956ce53080c169">&#9670;&nbsp;</a></span>SyscallNumReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::SyscallNumReg = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00084">84</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a33ae9a7e89413d54a13de69536adb1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ae9a7e89413d54a13de69536adb1c2">&#9670;&nbsp;</a></span>SyscallPseudoReturnReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::SyscallPseudoReturnReg = 20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00086">86</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01055">getgidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01029">getpidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l01042">getuidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00869">pipeImpl()</a>, and <a class="el" href="arch_2riscv_2process_8cc_source.html#l00269">RiscvProcess::setSyscallReturn()</a>.</p>

</div>
</div>
<a id="a6e790db60db390eefe09c69ef31246fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e790db60db390eefe09c69ef31246fc">&#9670;&nbsp;</a></span>SyscallSuccessReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::SyscallSuccessReg = 19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00087">87</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="syscall__emul_8hh_source.html#l01496">cloneFunc()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00233">AlphaProcess::setSyscallReturn()</a>, and <a class="el" href="arch_2mips_2process_8cc_source.html#l00211">MipsProcess::setSyscallReturn()</a>.</p>

</div>
</div>
<a id="abfbbcdeae5a044388b55468e0f706450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbbcdeae5a044388b55468e0f706450">&#9670;&nbsp;</a></span>TotalNumRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::TotalNumRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line">    <a class="code" href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">NumIntRegs</a> + <a class="code" href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">NumFloatRegs</a> + <a class="code" href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">NumMiscRegs</a></div><div class="ttc" id="namespaceX86ISA_html_a13086a96202d92252670b697d1cf3b03"><div class="ttname"><a href="namespaceX86ISA.html#a13086a96202d92252670b697d1cf3b03">X86ISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00067">registers.hh:67</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a044cd8816a0fb22fae5132da6ef37800"><div class="ttname"><a href="namespaceX86ISA.html#a044cd8816a0fb22fae5132da6ef37800">X86ISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a644bc02e5e9de3dc735ae2cac4c30c09"><div class="ttname"><a href="namespaceX86ISA.html#a644bc02e5e9de3dc735ae2cac4c30c09">X86ISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00057">registers.hh:57</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00102">102</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a id="a2b9ebaad562b8e5b52f3449ec30bfbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9ebaad562b8e5b52f3449ec30bfbf2">&#9670;&nbsp;</a></span>USegBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::USegBase = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00062">62</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00081">IsUSeg()</a>.</p>

</div>
</div>
<a id="a8e802bc567c13f965eb04f8b2cc067ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e802bc567c13f965eb04f8b2cc067ed">&#9670;&nbsp;</a></span>USegEnd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::USegEnd = <a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x000003ffffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00063">63</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00081">IsUSeg()</a>.</p>

</div>
</div>
<a id="a0ded11ecc579271f7f65a3d3b2e86240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ded11ecc579271f7f65a3d3b2e86240">&#9670;&nbsp;</a></span>VAddrImplBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int AlphaISA::VAddrImplBits = 43</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00043">43</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a id="a5eef7a313a30482b167ca965936dcdc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eef7a313a30482b167ca965936dcdc9">&#9670;&nbsp;</a></span>VAddrImplMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrImplMask = (<a class="el" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">VAddrImplBits</a>) - 1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00044">44</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="ev5_8hh_source.html#l00046">VAddrImpl()</a>.</p>

</div>
</div>
<a id="a7a95bcdfe357674a47fa2cf12c4561f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a95bcdfe357674a47fa2cf12c4561f9">&#9670;&nbsp;</a></span>VAddrUnImplMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrUnImplMask = ~<a class="el" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">VAddrImplMask</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ev5_8hh_source.html#l00045">45</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="alpha_2tlb_8hh_source.html#l00110">AlphaISA::TLB::validVirtualAddress()</a>.</p>

</div>
</div>
<a id="a999cf9edcddc2d9812c15d15539f3600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999cf9edcddc2d9812c15d15539f3600">&#9670;&nbsp;</a></span>VecPredRegHasPackedRepr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool AlphaISA::VecPredRegHasPackedRepr = ::<a class="el" href="vec__pred__reg_8hh.html#a902eaf18580bec510e4f375e28648b31">DummyVecPredRegHasPackedRepr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00062">62</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="insttracer_8hh_source.html#l00208">Trace::InstRecord::setData()</a>.</p>

</div>
</div>
<a id="af884a05de245a1d30744ccf164f3a286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af884a05de245a1d30744ccf164f3a286">&#9670;&nbsp;</a></span>VecPredRegSizeBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t AlphaISA::VecPredRegSizeBits = ::<a class="el" href="vec__pred__reg_8hh.html#aae698686138f7546a7a6b236de71b339">DummyVecPredRegSizeBits</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00061">61</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="insttracer_8hh_source.html#l00208">Trace::InstRecord::setData()</a>, and <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>.</p>

</div>
</div>
<a id="ad161709c2c09e34489ca3a8c8731e20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad161709c2c09e34489ca3a8c8731e20e">&#9670;&nbsp;</a></span>VecRegSizeBytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t AlphaISA::VecRegSizeBytes = ::<a class="el" href="vec__reg_8hh.html#a1a9594d94b3efdcebe1734e2eda00c18">DummyVecRegSizeBytes</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00055">55</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>.</p>

</div>
</div>
<a id="a7f37f910d53f6a7535037c4d47366260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f37f910d53f6a7535037c4d47366260">&#9670;&nbsp;</a></span>ZeroReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> AlphaISA::ZeroReg = 31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00075">75</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2exec__context_8hh_source.html#l00088">Minor::ExecContext::ExecContext()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00094">FullO3CPU&lt; O3CPUImpl &gt;::FullO3CPU()</a>, <a class="el" href="reg__class_8hh_source.html#l00141">RegId::isZeroReg()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00110">Minor::Scoreboard::markupInstDests()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00487">BaseSimpleCPU::preExecute()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; O3CPUImpl &gt;::verify()</a>, and <a class="el" href="ev5_8cc_source.html#l00085">zeroRegisters()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:23 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
