
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.96 seconds, memory usage 1519576kB, peak memory usage 1519576kB (SOL-9)
Source file analysis completed (CIN-68)
go analyze
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: variable "base" is used before its value is set (CRD-549)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.81 seconds, memory usage 1510820kB, peak memory usage 1511396kB (SOL-9)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
go compile
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Warning: variable "base" is used before its value is set (CRD-549)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.66 seconds, memory usage 1511396kB, peak memory usage 1511396kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'cpyVec_dev' (CIN-6)
# Warning: variable "base" is used before its value is set (CRD-549)
/INPUTFILES/2
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
solution file add ./src/utils.cpp -exclude true
solution file add ./src/main.cpp -exclude true
solution file add ./src/ntt.cpp
/INPUTFILES/1
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
go analyze
# Warning: last line of file ends without a newline (CRD-1)
/INPUTFILES/3
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
quit

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'peaceNTT.v4': elapsed time 2.68 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 276, Real ops = 95, Vars = 33 (SOL-21)
# Info: Branching solution 'solution.v1' at state 'analyze' (PRJ-2)
CU_DESIGN sid4 ADD {} {VERSION v1 SID sid4 BRANCH_SID sid3 BRANCH_STATE analyze INCREMENTAL 0 STATE analyze TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/ SYNTHESIS_FLOWPKG Vivado STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1761-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} FLOWPKGS {} DATUM {} MESSAGES {} ALLOCS {} DIRAPPLIES {} SID_DATA {} PROPERTIES {} name solution}: Race condition
solution design set cpyVec_dev -inline
solution design set peaceNTT -top (HC-8)
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'peaceNTT' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator/<66, true>' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v4' (SOL-8)
Synthesizing routine 'peaceNTT' (CIN-13)
Found top design routine 'peaceNTT' specified by directive (CIN-52)
Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
Loop '/peaceNTT/core/TWIDDLE_LOOP' iterated at most 10 times. (LOOP-2)
Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
Design 'peaceNTT' was read (SOL-1)
Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v4/CDesignChecker/design_checker.sh'
Inlining routine 'cpyVec_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator<<64, false>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'cpyVec_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
Optimizing block '/peaceNTT' ... (CIN-4)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
go compile
solution design set cpyVec_dev -inline (HC-8)
# Info: Design complexity at end of 'compile': Total ops = 278, Real ops = 95, Vars = 39 (SOL-21)
# Info: Completed transformation 'compile' on solution 'peaceNTT.v3': elapsed time 2.78 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
Generating synthesis internal form... (CIN-3)
Loop '/peaceNTT/core/TWIDDLE_LOOP' iterated at most 10 times. (LOOP-2)
Synthesizing routine 'peaceNTT' (CIN-13)
Found top design routine 'peaceNTT' specified by directive (CIN-52)
Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Design 'peaceNTT' was read (SOL-1)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
Optimizing block '/peaceNTT' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Synthesizing routine 'cpyVec_dev' (CIN-13)
Inlining routine 'operator>=<64, true>' (CIN-14)
Optimizing block '/peaceNTT/cpyVec_dev' ... (CIN-4)
Inlining routine 'cpyVec_dev' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Loop '/peaceNTT/cpyVec_dev/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
Inlining routine 'operator<<64, false>' (CIN-14)
INOUT port 'dst' is only used as an output. (OPT-11)
INOUT port 'src' is only used as an input. (OPT-10)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v3/CDesignChecker/design_checker.sh'
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v3' (SOL-8)
# Warning:           Hierarchy Block 'cpyVec_dev' Instance 'cpyVec_dev:inst' $PROJECT_HOME/src/ntt.cpp:57
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'peaceNTT' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator/<66, true>' (CIN-14)
Found design routine 'cpyVec_dev' specified by directive (CIN-52)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 276, Real ops = 95, Vars = 33 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v4': elapsed time 0.31 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v4' (SOL-8)
go libraries
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 276, Real ops = 95, Vars = 33 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v4': elapsed time 0.20 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v4' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 284, Real ops = 95, Vars = 37 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v7': elapsed time 0.06 seconds, memory usage 2174936kB, peak memory usage 2174936kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v7/CDesignChecker/design_checker.sh'
# Info: Branching solution 'peaceNTT.v7' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/peaceNTT/core/TWIDDLE_LOOP' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/MODEXP_WHILE' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
/peaceNTT/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 1
# Info: Starting transformation 'loops' on solution 'peaceNTT.v7' (SOL-8)
go extract
Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 284, Real ops = 95, Vars = 37 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v4': elapsed time 0.05 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/TWIDDLE_LOOP' is left rolled. (LOOP-4)
/peaceNTT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR_DUAL
Loop '/peaceNTT/core/MODEXP_WHILE' is left rolled. (LOOP-4)
directive set /peaceNTT/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR_DUAL
Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v4' (SOL-8)
Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
go extract
Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 285, Real ops = 95, Vars = 37 (SOL-21)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v7': elapsed time 0.53 seconds, memory usage 2174936kB, peak memory usage 2174936kB (SOL-9)
I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
Memory Resource '/peaceNTT/core/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v7' (SOL-8)
Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR_DUAL' (size: 1024 x 64). (MEM-4)
Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 285, Real ops = 95, Vars = 37 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v7': elapsed time 0.06 seconds, memory usage 2174936kB, peak memory usage 2174936kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v7' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 482, Real ops = 200, Vars = 62 (SOL-21)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v7': elapsed time 23.22 seconds, memory usage 2240472kB, peak memory usage 2240472kB (SOL-9)
Design 'peaceNTT' contains '200' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v7' (SOL-8)

# Messages from "go allocate"

   with output variable "COMP_LOOP:f1.sva" (SCHD-6)
   from operation ACCU "COMP_LOOP:acc" with delay  1.845 (SCHD-6)
 ntt.cpp(108,44,1): chained data dependency at time 626cy+2.4 (SCHD-6)
 ntt.cpp(104,26,10): chained data dependency at time 625cy+8 (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
 ntt.cpp(61,17,6): chained data dependency with delay of 0.75 at time 624cy+8 (SCHD-6)
   with input delay 0.50 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)" (SCHD-6)
   from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc.@)" with delay  2.4 (SCHD-6)
   from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc.@)" with delay  0.1 (SCHD-6)
 ntt.cpp(61,8,6): chained feedback data dependency with delay of 0.75 at time 625cy+8 (SCHD-6)
   with output variable "xt:rsc.@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(6,10,64,1024,1024,64,1)" (SCHD-6)
   with input delay 0.50 (SCHD-6)
   with output variable "result:rsc.@" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc.@)" with delay  0.1 (SCHD-6)
 ntt.cpp(108,12,9): chained data dependency at time 650cy+8 (SCHD-6)
 ntt.cpp(110,12,15): chained feedback data dependency at time 624cy+8 (SCHD-6)
   with input delay 0.50 (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)" (SCHD-6)
   from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc.@)#1" with delay  0.1 (SCHD-6)
   with output variable "result:rsc.@" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)" (SCHD-6)
Netlist written to file 'schedule.gnt' (NET-4)
   with input delay 0.50 (SCHD-6)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc.@)#1" ntt.cpp(110,12,15) (BASIC-25)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v7' (SOL-8)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
 ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 650cy+3.81458 (SCHD-6)
# Error:   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc.@)" ntt.cpp(108,12,9) (BASIC-25)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
   from operation MUX "modulo_dev#3:mux" with delay  0.08 (SCHD-6)
# Error:   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc.@)" ntt.cpp(61,8,6) (BASIC-25)
# Error:   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc.@)" ntt.cpp(61,17,6) (BASIC-25)
# Error:   REM "modulo_dev#3:result:rem" ntt.cpp(17,23,1), delay:  23cy+1.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error:   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc.@)" ntt.cpp(104,26,10) (BASIC-25)
   from operation REM "modulo_dev#3:result:rem" with delay  23cy+1.96958 (SCHD-6)
 ntt.cpp(17,23,1): chained data dependency at time 626cy+8 (SCHD-6)
   with output variable "modulo_dev#3:result.sva" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
   from operation ACCU "modulo_dev#3:qelse:acc" with delay  1.845 (SCHD-6)
 ntt.cpp(19,61,1): chained data dependency at time 650cy+1.96958 (SCHD-6)
   with output variable "modulo_dev#3:_qr.sva#1" (SCHD-6)
   mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
   mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(6,10,64,1024,1024,64,1)" (SCHD-6)
   from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
   with input delay 0.50 (SCHD-6)
