Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 22 15:54:20 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file mtf7_core_top_control_sets_placed.rpt
| Design       : mtf7_core_top
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   209 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |    14 |
|    Addition due to physical synthesis replication        |   155 |
| Unused register locations in slices containing registers |   688 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   209 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     4 |
| >= 16              |   178 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1212 |          558 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             190 |           87 |
| Yes          | No                    | No                     |           39891 |        11500 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             560 |          206 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                        Enable Signal                                                        |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  ctoc/ctoc_mmcm_out/inst/clk_125M |                                                                                                                             |                                                                                     |                1 |              2 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/phase_done_n                                                                   |                1 |              2 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].bram_address[3]_i_2_n_0                                                                     | my_test_algo/data_source_gen[0].bram_address[3]_i_1_n_0                             |                2 |              4 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/FSM_onehot_bs_st[3]_i_1_n_0                                                                                            |                                                                                     |                2 |              4 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].reset_count[3]_i_1_n_0                                                                      |                                                                                     |                1 |              4 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_32                                        |                                                                                     |                2 |              4 |
|  pcie_clk_buf                     |                                                                                                                             | cp/reset                                                                            |                4 |              6 |
|  pcie_clk_buf                     | m_aresetn_IBUF                                                                                                              |                                                                                     |                3 |              7 |
|  pcie_clk_buf                     | cp/xfer_cnt[7]_i_1_n_0                                                                                                      |                                                                                     |                2 |              8 |
|  pcie_clk_buf                     | ctoc/data_out[7]_i_1_n_0                                                                                                    | ctoc/data_out[63]_i_1_n_0                                                           |                4 |              8 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].count[7]_i_1_n_0                                                                            |                                                                                     |                3 |              8 |
|  pcie_clk_buf                     | imem/xfer_cnt[7]_i_1__0_n_0                                                                                                 |                                                                                     |                3 |              8 |
|  pcie_clk_buf                     |                                                                                                                             | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |                7 |              9 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/phdone_to                                                                                                              | ctoc/bs_bits0                                                                       |                4 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | imem/clear                                                                          |                3 |             10 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/psen1                                                                                                                  | ctoc/clear                                                                          |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__251_n_0                                       |                                                                                     |                9 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__249_n_0                                       |                                                                                     |                5 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__241_n_0                                       |                                                                                     |                8 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__240_n_0                                       |                                                                                     |               11 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__235_n_0                                       |                                                                                     |                6 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__233_n_0                                       |                                                                                     |                6 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_rep__200_n_0                                       |                                                                                     |                5 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_rep__195_n_0                                       |                                                                                     |                5 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_rep__151_n_0                                       |                                                                                     |                5 |             11 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_rep__146_n_0                                       |                                                                                     |                5 |             11 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/bitslip[13]_i_1_n_0                                                            |               13 |             14 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce                                                               |                                                                                     |                5 |             14 |
|  pcie_clk_buf                     | cp/addr_cnt[14]_i_1_n_0                                                                                                     |                                                                                     |                5 |             15 |
|  pcie_clk_buf                     | imem/addr_cnt[14]_i_1__0_n_0                                                                                                |                                                                                     |                5 |             15 |
|  pcie_clk_buf                     | ctoc/sel                                                                                                                    | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |                4 |             16 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_8                                                        |                                                                                     |                4 |             17 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__243_n_0                                       |                                                                                     |               15 |             22 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/input1_9_V_ap_vld_preg                                    |                4 |             23 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__193_n_0                                       |                                                                                     |                7 |             24 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__190_n_0                                       |                                                                                     |                8 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__185_n_0                                       |                                                                                     |                8 |             25 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_2                                                      |                                                                                     |                9 |             25 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[68] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |                9 |             32 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_35                                        |                                                                                     |                8 |             39 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_49                                        |                                                                                     |               18 |             39 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[65] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |               11 |             40 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_8                                                      |                                                                                     |               17 |             42 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN                                           |                                                                                     |               12 |             48 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_8                                                        |                                                                                     |               13 |             48 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_30                                        |                                                                                     |               14 |             50 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_5                                                      |                                                                                     |               17 |             51 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_2                                                        |                                                                                     |               16 |             52 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             |                                                                                     |               19 |             52 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_6                                                        |                                                                                     |               19 |             53 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_44                                        |                                                                                     |               29 |             54 |
|  pcie_clk_buf                     | ctoc/data_out[63]_i_2_n_0                                                                                                   | ctoc/data_out[63]_i_1_n_0                                                           |               18 |             56 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN                                                        |                                                                                     |               23 |             59 |
|  pcie_clk_buf                     | cp/E[0]                                                                                                                     |                                                                                     |               30 |             64 |
|  pcie_clk_buf                     |                                                                                                                             | cp/SR[0]                                                                            |               25 |             64 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[66] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |               28 |             64 |
|  pcie_clk_buf                     |                                                                                                                             | cp/s_axo\\.rdata[63]_i_1_n_0                                                        |               31 |             64 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_7                                                        |                                                                                     |               17 |             65 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/input1_3_V_ap_vld_preg_reg                   | my_test_algo/reset                                                                  |               14 |             67 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_10                                                       |                                                                                     |               18 |             67 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_5                                         |                                                                                     |               17 |             68 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_52                                        |                                                                                     |               34 |             70 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_4                                                        |                                                                                     |               26 |             72 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_3                                                        |                                                                                     |               24 |             74 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_24                                        |                                                                                     |               23 |             79 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_19                                        |                                                                                     |               25 |             80 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_1                                                        |                                                                                     |               26 |             80 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_10                                                     |                                                                                     |               22 |             81 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_59                                        |                                                                                     |               28 |             83 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_13                                                     |                                                                                     |               19 |             83 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_48                                        |                                                                                     |               27 |             84 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_48                                        |                                                                                     |               37 |             85 |
|  pcie_clk_buf                     |                                                                                                                             |                                                                                     |               38 |             85 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_4                                                      |                                                                                     |               23 |             86 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_55                                        |                                                                                     |               38 |             87 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_12                                                     |                                                                                     |               24 |             90 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_11                                        |                                                                                     |               32 |             92 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_9                                                        |                                                                                     |               24 |             92 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_57                                        |                                                                                     |               48 |             94 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_5                                                        |                                                                                     |               25 |             94 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_9                                                        |                                                                                     |               26 |             96 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_4                                         |                                                                                     |               24 |             96 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN                                           |                                                                                     |               24 |             96 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_21                                        |                                                                                     |               24 |             96 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_30                                        |                                                                                     |               25 |             97 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_7                                                        |                                                                                     |               28 |             98 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_18                                        |                                                                                     |               26 |             98 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_17                                        |                                                                                     |               25 |             99 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_13                                        |                                                                                     |               26 |            100 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_21                                        |                                                                                     |               27 |            100 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_38                                        |                                                                                     |               27 |            100 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_47                                        |                                                                                     |               53 |            101 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_33                                        |                                                                                     |               65 |            102 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_42                                        |                                                                                     |               29 |            102 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_37                                        |                                                                                     |               29 |            104 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN                                                          |                                                                                     |               31 |            107 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_26                                        |                                                                                     |               47 |            109 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_46                                        |                                                                                     |               70 |            110 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_7                                         |                                                                                     |               34 |            111 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_5                                         |                                                                                     |               34 |            113 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_3                                                        |                                                                                     |               33 |            115 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_56                                        |                                                                                     |               60 |            115 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_11                                        |                                                                                     |               35 |            119 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_14                                        |                                                                                     |               31 |            121 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_9                                         |                                                                                     |               36 |            122 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_31                                        |                                                                                     |               32 |            122 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_7                                         |                                                                                     |               32 |            123 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_16                                        |                                                                                     |               33 |            123 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_5                                         |                                                                                     |               32 |            123 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_13                                        |                                                                                     |               33 |            123 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_43                                        |                                                                                     |               64 |            124 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_49                                        |                                                                                     |               34 |            124 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_26                                        |                                                                                     |               35 |            125 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_22                                        |                                                                                     |               35 |            125 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_58                                        |                                                                                     |               38 |            128 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_2                                         |                                                                                     |               38 |            129 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_27                                        |                                                                                     |               48 |            129 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_20                                        |                                                                                     |               39 |            130 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_44                                        |                                                                                     |               40 |            131 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_33                                        |                                                                                     |               38 |            132 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_3                                         |                                                                                     |               40 |            132 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_27                                        |                                                                                     |               39 |            133 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_1                                         |                                                                                     |               43 |            135 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN                                                          |                                                                                     |               46 |            138 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_45                                        |                                                                                     |               36 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_29                                        |                                                                                     |               48 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_28                                        |                                                                                     |               36 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_6                                                        |                                                                                     |               42 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_45                                        |                                                                                     |               36 |            144 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN                                           |                                                                                     |               37 |            146 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_39                                        |                                                                                     |               55 |            149 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_14                                        |                                                                                     |               40 |            149 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_28                                        |                                                                                     |               41 |            149 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_32                                        |                                                                                     |               42 |            150 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_12                                        |                                                                                     |               42 |            150 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_1                                         |                                                                                     |               39 |            150 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_37                                        |                                                                                     |               54 |            151 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_34                                        |                                                                                     |               43 |            153 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_1                                                      |                                                                                     |               41 |            154 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_60                                        |                                                                                     |               63 |            156 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/ce_repN_2                                                        |                                                                                     |               47 |            158 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_12                                        |                                                                                     |               50 |            159 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_54                                        |                                                                                     |               48 |            164 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_4                                                        |                                                                                     |               53 |            166 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_40                                        |                                                                                     |               67 |            167 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_6                                         |                                                                                     |               47 |            168 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_3                                         |                                                                                     |               42 |            168 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_2                                         |                                                                                     |               42 |            168 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_22                                        |                                                                                     |               42 |            168 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_8                                         |                                                                                     |               42 |            168 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_10                                        |                                                                                     |               43 |            170 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_24                                        |                                                                                     |               45 |            172 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_8                                         |                                                                                     |               46 |            172 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_41                                        |                                                                                     |               44 |            174 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_17                                        |                                                                                     |               50 |            177 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_42                                        |                                                                                     |               49 |            178 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_31                                        |                                                                                     |               56 |            181 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_5                                                        |                                                                                     |               47 |            183 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_38                                        |                                                                                     |               83 |            185 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_51                                        |                                                                                     |               59 |            186 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_11                                                     |                                                                                     |               51 |            188 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_53                                        |                                                                                     |               55 |            188 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_18                                        |                                                                                     |               55 |            191 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_15                                        |                                                                                     |               48 |            192 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_2                                         |                                                                                     |               48 |            192 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]                                                             |                                                                                     |               43 |            194 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_1                                         |                                                                                     |               49 |            194 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_25                                        |                                                                                     |               50 |            194 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_6                                         |                                                                                     |               52 |            196 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_3                                                      |                                                                                     |               49 |            197 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_25                                        |                                                                                     |               51 |            197 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_46                                        |                                                                                     |               85 |            205 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_s_fu_464/ce_repN_1                                                        |                                                                                     |               59 |            209 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_36                                        |                                                                                     |               60 |            211 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_43                                        |                                                                                     |               63 |            213 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_7                                                      |                                                                                     |               55 |            213 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0                                                |                                                                                     |               79 |            215 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_6                                                      |                                                                                     |               69 |            216 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_29                                        |                                                                                     |               56 |            218 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_50                                        |                                                                                     |               54 |            219 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_41                                        |                                                                                     |               58 |            220 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_34                                        |                                                                                     |               91 |            220 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_19                                        |                                                                                     |               58 |            220 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_6                                         |                                                                                     |               54 |            221 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_7                                         |                                                                                     |               57 |            222 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_10                                        |                                                                                     |               59 |            224 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_4                                         |                                                                                     |               63 |            226 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_35                                        |                                                                                     |               64 |            227 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_40                                        |                                                                                     |               83 |            230 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_36                                        |                                                                                     |               77 |            233 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_15                                        |                                                                                     |               76 |            240 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_9                                         |                                                                                     |               60 |            240 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_50                                        |                                                                                     |               68 |            240 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/E[0]_repN_9                                                      |                                                                                     |               73 |            242 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0                                                |                                                                                     |              116 |            246 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_20                                        |                                                                                     |               67 |            248 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_23                                        |                                                                                     |               66 |            249 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_16                                        |                                                                                     |               69 |            250 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_valid                                                                                                     | my_test_algo/reset                                                                  |              110 |            253 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_4                                         |                                                                                     |               66 |            264 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0_repN_3                                         |                                                                                     |               69 |            278 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_23                                        |                                                                                     |               76 |            292 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_ce_reg_reg_n_0_repN_39                                        |                                                                                     |               78 |            294 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_n_0_repN_47                                        |                                                                                     |               96 |            301 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_fu_404/ap_ce_reg_reg_n_0                                                  |                                                                                     |              124 |            424 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             |                                                                                     |              501 |           1111 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/input1_3_V_ap_vld_preg_reg                   |                                                                                     |             1107 |           4531 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_n_0                                                |                                                                                     |             3271 |          11795 |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+


