{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 18:22:59 2019 " "Info: Processing started: Mon May 13 18:22:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW -c HW " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasourceb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ulasourceb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXUlaSourceB " "Info: Found entity 1: MUXUlaSourceB" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HW " "Info: Found entity 1: HW" {  } { { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXIorD " "Info: Found entity 1: MUXIorD" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 MemToReg.v(15) " "Warning (10229): Verilog HDL Expression warning at MemToReg.v(15): truncated literal to match 3 bits" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXMemToReg " "Info: Found entity 1: MUXMemToReg" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxulasourcea.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxulasourcea.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxUlaSourceA " "Info: Found entity 1: MuxUlaSourceA" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSrc " "Info: Found entity 1: PCSrc" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegDst " "Info: Found entity 1: MUXRegDst" {  } { { "RegDst.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/RegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controler " "Info: Found entity 1: Controler" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Info: Found entity 1: Mult" {  } { { "Mult.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmdr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXMDR " "Info: Found entity 1: MUXMDR" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor8_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensor8_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor8_32 " "Info: Found entity 1: Extensor8_32" {  } { { "Extensor8_32.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Extensor8_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW " "Info: Elaborating entity \"HW\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:inst " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:inst\"" {  } { { "HW.bdf" "inst" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 464 184 368 592 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controler Controler:inst15 " "Info: Elaborating entity \"Controler\" for hierarchy \"Controler:inst15\"" {  } { { "HW.bdf" "inst15" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { -536 1256 1456 -184 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Control.v(285) " "Warning (10763): Verilog HDL warning at Control.v(285): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 285 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Control.v(283) " "Warning (10763): Verilog HDL warning at Control.v(283): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 283 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Control.v(64) " "Warning (10763): Verilog HDL warning at Control.v(64): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 64 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MultCtrl Control.v(4) " "Warning (10034): Output port \"MultCtrl\" at Control.v(4) has no driver" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DivCtrl Control.v(4) " "Warning (10034): Output port \"DivCtrl\" at Control.v(4) has no driver" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst3 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst3\"" {  } { { "HW.bdf" "inst3" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 352 824 1024 480 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst2 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst2\"" {  } { { "HW.bdf" "inst2" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst2\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE LH.mif " "Info: Parameter \"LPM_FILE\" = \"LH.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/program files/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/program files/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/program files/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 144 0 0 } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 584 776 440 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/program files/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/program files/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/program files/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l691.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l691 " "Info: Found entity 1: altsyncram_l691" {  } { { "db/altsyncram_l691.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l691.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l691 Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l691:auto_generated " "Info: Elaborating entity \"altsyncram_l691\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 4 LH.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (4) in the Memory Initialization File \"LH.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Memoria.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd" 144 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXIorD MUXIorD:inst1 " "Info: Elaborating entity \"MUXIorD\" for hierarchy \"MUXIorD:inst1\"" {  } { { "HW.bdf" "inst1" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 448 400 560 576 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "IorD.v(8) " "Warning (10270): Verilog HDL Case Statement warning at IorD.v(8): incomplete case statement has no default case item" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out IorD.v(8) " "Warning (10240): Verilog HDL Always Construct warning at IorD.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] IorD.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at IorD.v(8)" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "HW.bdf" "ULA" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 448 2120 2280 608 "ULA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxUlaSourceA MuxUlaSourceA:inst9 " "Info: Elaborating entity \"MuxUlaSourceA\" for hierarchy \"MuxUlaSourceA:inst9\"" {  } { { "HW.bdf" "inst9" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 384 1880 2032 512 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUXUlaSourceA.v(8) " "Warning (10270): Verilog HDL Case Statement warning at MUXUlaSourceA.v(8): incomplete case statement has no default case item" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out MUXUlaSourceA.v(8) " "Warning (10240): Verilog HDL Always Construct warning at MUXUlaSourceA.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] MUXUlaSourceA.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at MUXUlaSourceA.v(8)" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst6 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst6\"" {  } { { "HW.bdf" "inst6" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 480 1344 1568 640 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXMemToReg MUXMemToReg:inst5 " "Info: Elaborating entity \"MUXMemToReg\" for hierarchy \"MUXMemToReg:inst5\"" {  } { { "HW.bdf" "inst5" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 592 1024 1192 816 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "MemToReg.v(15) " "Warning (10272): Verilog HDL Case Statement warning at MemToReg.v(15): case item expression covers a value already covered by a previous case item" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MemToReg.v(6) " "Warning (10270): Verilog HDL Case Statement warning at MemToReg.v(6): incomplete case statement has no default case item" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out MemToReg.v(6) " "Warning (10240): Verilog HDL Always Construct warning at MemToReg.v(6): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[0\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[1\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[2\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[3\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[4\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[5\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[6\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[7\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[8\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[9\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[10\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[11\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[12\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[13\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[14\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[15\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[16\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[17\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[18\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[19\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[20\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[21\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[22\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[23\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[24\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[25\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[26\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[27\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[28\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[29\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[30\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] MemToReg.v(6) " "Info (10041): Inferred latch for \"Out\[31\]\" at MemToReg.v(6)" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXMDR MUXMDR:inst16 " "Info: Elaborating entity \"MUXMDR\" for hierarchy \"MUXMDR:inst16\"" {  } { { "HW.bdf" "inst16" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 552 624 776 680 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUXMDR.v(8) " "Warning (10270): Verilog HDL Case Statement warning at MUXMDR.v(8): incomplete case statement has no default case item" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out MUXMDR.v(8) " "Warning (10240): Verilog HDL Always Construct warning at MUXMDR.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] MUXMDR.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at MUXMDR.v(8)" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "extensor16_32.v 1 1 " "Warning: Using design file extensor16_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor16_32 " "Info: Found entity 1: Extensor16_32" {  } { { "extensor16_32.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/extensor16_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor16_32 Extensor16_32:inst19 " "Info: Elaborating entity \"Extensor16_32\" for hierarchy \"Extensor16_32:inst19\"" {  } { { "HW.bdf" "inst19" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 800 360 536 896 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Output\[31..16\] Extensor16_32.v(4) " "Warning (10034): Output port \"Output\[31..16\]\" at Extensor16_32.v(4) has no driver" {  } { { "Extensor16_32.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Extensor16_32.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor8_32 Extensor8_32:inst20 " "Info: Elaborating entity \"Extensor8_32\" for hierarchy \"Extensor8_32:inst20\"" {  } { { "HW.bdf" "inst20" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 904 352 520 1000 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Output\[31..8\] Extensor8_32.v(4) " "Warning (10034): Output port \"Output\[31..8\]\" at Extensor8_32.v(4) has no driver" {  } { { "Extensor8_32.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Extensor8_32.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegDst MUXRegDst:inst4 " "Info: Elaborating entity \"MUXRegDst\" for hierarchy \"MUXRegDst:inst4\"" {  } { { "HW.bdf" "inst4" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 424 1136 1280 520 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXUlaSourceB MUXUlaSourceB:inst13 " "Info: Elaborating entity \"MUXUlaSourceB\" for hierarchy \"MUXUlaSourceB:inst13\"" {  } { { "HW.bdf" "inst13" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 568 1880 2040 696 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UlaSourceB.v(8) " "Warning (10270): Verilog HDL Case Statement warning at UlaSourceB.v(8): incomplete case statement has no default case item" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out UlaSourceB.v(8) " "Warning (10240): Verilog HDL Always Construct warning at UlaSourceB.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] UlaSourceB.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at UlaSourceB.v(8)" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSrc PCSrc:inst10 " "Info: Elaborating entity \"PCSrc\" for hierarchy \"PCSrc:inst10\"" {  } { { "HW.bdf" "inst10" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 192 2640 2800 352 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PCSrc.v(8) " "Warning (10270): Verilog HDL Case Statement warning at PCSrc.v(8): incomplete case statement has no default case item" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out PCSrc.v(8) " "Warning (10240): Verilog HDL Always Construct warning at PCSrc.v(8): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[0\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[1\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[2\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[3\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[4\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[5\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[6\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[7\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[8\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[9\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[10\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[11\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[12\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[13\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[14\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[15\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[16\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[17\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[18\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[19\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[20\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[21\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[22\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[23\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[24\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[25\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[26\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[27\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[28\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[29\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[30\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] PCSrc.v(8) " "Info (10041): Inferred latch for \"Out\[31\]\" at PCSrc.v(8)" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:inst14 " "Info: Elaborating entity \"Mult\" for hierarchy \"Mult:inst14\"" {  } { { "HW.bdf" "inst14" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 944 1752 1896 1072 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[0\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[0\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[1\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[1\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[2\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[2\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[3\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[3\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[4\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[4\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[5\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[5\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[6\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[6\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[7\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[7\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[8\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[8\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[9\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[9\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[10\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[10\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[11\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[11\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[12\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[12\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[13\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[13\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[14\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[14\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[15\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[15\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[16\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[16\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[17\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[17\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[18\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[18\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[19\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[19\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[20\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[20\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[21\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[21\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[22\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[22\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[23\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[23\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[24\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[24\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[25\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[25\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[26\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[26\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[27\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[27\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[28\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[28\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[29\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[29\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[30\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[30\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PCSrc:inst10\|Out\[31\] " "Warning: LATCH primitive \"PCSrc:inst10\|Out\[31\]\" is permanently enabled" {  } { { "PCSrc.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[0\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[0\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[1\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[1\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[2\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[2\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[3\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[3\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[4\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[4\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[5\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[5\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[6\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[6\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[7\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[7\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[8\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[8\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[9\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[9\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[10\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[10\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[11\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[11\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[12\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[12\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[13\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[13\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[14\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[14\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[15\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[15\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[16\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[16\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[17\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[17\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[18\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[18\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[19\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[19\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[20\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[20\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[21\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[21\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[22\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[22\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[23\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[23\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[24\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[24\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[25\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[25\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[26\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[26\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[27\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[27\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[28\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[28\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[29\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[29\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[30\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[30\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[31\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[31\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[0\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[0\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[1\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[1\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[2\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[2\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[3\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[3\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[4\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[4\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[5\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[5\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[6\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[6\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[7\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[7\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[0\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[0\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[1\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[1\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[2\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[2\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[3\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[3\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[4\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[4\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[5\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[5\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[6\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[6\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[7\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[7\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[8\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[8\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[9\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[9\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[10\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[10\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[11\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[11\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[12\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[12\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[13\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[13\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[14\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[14\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[15\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[15\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[16\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[16\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[17\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[17\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[18\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[18\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[19\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[19\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[20\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[20\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[21\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[21\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[22\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[22\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[23\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[23\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[24\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[24\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[25\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[25\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[26\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[26\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[27\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[27\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[28\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[28\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[29\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[29\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[30\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[30\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXMemToReg:inst5\|Out\[31\] " "Warning: LATCH primitive \"MUXMemToReg:inst5\|Out\[31\]\" is permanently enabled" {  } { { "MemToReg.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[0\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[0\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[1\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[1\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[2\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[2\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[3\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[3\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[4\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[4\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[5\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[5\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[6\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[6\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXIorD:inst1\|Out\[7\] " "Warning: LATCH primitive \"MUXIorD:inst1\|Out\[7\]\" is permanently enabled" {  } { { "IorD.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[31\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[31\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[30\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[30\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[0\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[0\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[1\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[1\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[2\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[2\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[3\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[3\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[4\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[4\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[5\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[5\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[6\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[6\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[7\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[7\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[8\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[8\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[9\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[9\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[10\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[10\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[11\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[11\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[12\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[12\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[13\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[13\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[14\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[14\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[15\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[15\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[16\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[16\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[17\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[17\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[18\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[18\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[19\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[19\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[20\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[20\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[21\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[21\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[22\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[22\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[23\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[23\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[24\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[24\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[25\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[25\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[26\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[26\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[27\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[27\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[28\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[28\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxUlaSourceA:inst9\|Out\[29\] " "Warning: LATCH primitive \"MuxUlaSourceA:inst9\|Out\[29\]\" is permanently enabled" {  } { { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[31\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[31\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[0\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[0\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[1\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[1\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[2\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[2\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[3\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[3\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[4\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[4\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[5\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[5\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[6\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[6\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[7\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[7\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[8\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[8\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[9\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[9\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[10\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[10\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[11\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[11\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[12\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[12\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[13\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[13\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[14\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[14\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[15\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[15\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[16\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[16\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[17\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[17\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[18\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[18\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[19\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[19\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[20\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[20\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[21\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[21\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[22\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[22\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[23\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[23\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[24\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[24\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[25\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[25\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[26\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[26\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[27\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[27\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[28\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[28\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[29\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[29\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUXUlaSourceB:inst13\|Out\[30\] " "Warning: LATCH primitive \"MUXUlaSourceB:inst13\|Out\[30\]\" is permanently enabled" {  } { { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[8\] " "Warning: Latch MUXMDR:inst16\|Out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[9\] " "Warning: Latch MUXMDR:inst16\|Out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[10\] " "Warning: Latch MUXMDR:inst16\|Out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[11\] " "Warning: Latch MUXMDR:inst16\|Out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[12\] " "Warning: Latch MUXMDR:inst16\|Out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[13\] " "Warning: Latch MUXMDR:inst16\|Out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[14\] " "Warning: Latch MUXMDR:inst16\|Out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[15\] " "Warning: Latch MUXMDR:inst16\|Out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[16\] " "Warning: Latch MUXMDR:inst16\|Out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[17\] " "Warning: Latch MUXMDR:inst16\|Out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[18\] " "Warning: Latch MUXMDR:inst16\|Out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[19\] " "Warning: Latch MUXMDR:inst16\|Out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[20\] " "Warning: Latch MUXMDR:inst16\|Out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[21\] " "Warning: Latch MUXMDR:inst16\|Out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[22\] " "Warning: Latch MUXMDR:inst16\|Out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[23\] " "Warning: Latch MUXMDR:inst16\|Out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[24\] " "Warning: Latch MUXMDR:inst16\|Out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[25\] " "Warning: Latch MUXMDR:inst16\|Out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[26\] " "Warning: Latch MUXMDR:inst16\|Out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[27\] " "Warning: Latch MUXMDR:inst16\|Out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[28\] " "Warning: Latch MUXMDR:inst16\|Out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[29\] " "Warning: Latch MUXMDR:inst16\|Out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[30\] " "Warning: Latch MUXMDR:inst16\|Out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MUXMDR:inst16\|Out\[31\] " "Warning: Latch MUXMDR:inst16\|Out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controler:inst15\|MDRMux\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst15\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 63 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~20 " "Info: Register \"Controler:inst15\|Estado~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~21 " "Info: Register \"Controler:inst15\|Estado~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~22 " "Info: Register \"Controler:inst15\|Estado~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~23 " "Info: Register \"Controler:inst15\|Estado~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~24 " "Info: Register \"Controler:inst15\|Estado~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~25 " "Info: Register \"Controler:inst15\|Estado~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controler:inst15\|Estado~26 " "Info: Register \"Controler:inst15\|Estado~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2274 " "Info: Implemented 2274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2209 " "Info: Implemented 2209 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 248 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 18:23:30 2019 " "Info: Processing ended: Mon May 13 18:23:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
