
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.15 source latency a_to_b_mem[4][7]$_DFFE_PP_/CK ^
  -0.15 target latency b_rd_data_reg[7]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: a_to_b_mem[10][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[10][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.72    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   15.68    0.02    0.04    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    11   27.81    0.02    0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_15_clk/A (CLKBUF_X3)
     8   11.54    0.01    0.04    0.15 ^ clkbuf_leaf_15_clk/Z (CLKBUF_X3)
                                         clknet_leaf_15_clk (net)
                  0.01    0.00    0.15 ^ a_to_b_mem[10][6]$_DFFE_PP_/CK (DFF_X1)
     2    2.26    0.01    0.09    0.24 ^ a_to_b_mem[10][6]$_DFFE_PP_/Q (DFF_X1)
                                         a_to_b_mem[10][6] (net)
                  0.01    0.00    0.24 ^ _1357_/B (MUX2_X1)
     1    1.31    0.01    0.03    0.27 ^ _1357_/Z (MUX2_X1)
                                         _0035_ (net)
                  0.01    0.00    0.27 ^ a_to_b_mem[10][6]$_DFFE_PP_/D (DFF_X1)
                                  0.27   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.72    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   15.68    0.02    0.04    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    11   27.81    0.02    0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_15_clk/A (CLKBUF_X3)
     8   11.54    0.01    0.04    0.15 ^ clkbuf_leaf_15_clk/Z (CLKBUF_X3)
                                         clknet_leaf_15_clk (net)
                  0.01    0.00    0.15 ^ a_to_b_mem[10][6]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.15   clock reconvergence pessimism
                          0.01    0.16   library hold time
                                  0.16   data required time
-----------------------------------------------------------------------------
                                  0.16   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_almost_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.72    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   15.68    0.02    0.04    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   27.60    0.02    0.05    0.10 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_6_clk/A (CLKBUF_X3)
     7   11.64    0.01    0.04    0.15 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
                                         clknet_leaf_6_clk (net)
                  0.01    0.00    0.15 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    9.50    0.02    0.12    0.27 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         b_rd_ptr[0] (net)
                  0.02    0.00    0.27 ^ _2218_/B (HA_X1)
     1    1.95    0.01    0.03    0.31 ^ _2218_/CO (HA_X1)
                                         _1253_ (net)
                  0.01    0.00    0.31 ^ _1259_/A (INV_X1)
     2    7.03    0.01    0.01    0.32 v _1259_/ZN (INV_X1)
                                         _1214_ (net)
                  0.01    0.00    0.32 v _2200_/A (FA_X1)
     2    6.80    0.02    0.09    0.41 v _2200_/CO (FA_X1)
                                         _1215_ (net)
                  0.02    0.00    0.41 v _1264_/C1 (AOI221_X2)
     1    5.13    0.05    0.06    0.46 ^ _1264_/ZN (AOI221_X2)
                                         _0792_ (net)
                  0.05    0.00    0.46 ^ _1266_/A (XOR2_X2)
     3   15.17    0.05    0.08    0.55 ^ _1266_/Z (XOR2_X2)
                                         _0794_ (net)
                  0.05    0.00    0.55 ^ _1267_/A (INV_X8)
    16  102.51    0.02    0.03    0.58 v _1267_/ZN (INV_X8)
                                         _0795_ (net)
                  0.02    0.01    0.59 v _2197_/A3 (NOR4_X4)
     1   38.59    0.11    0.16    0.75 ^ _2197_/ZN (NOR4_X4)
                                         net18 (net)
                  0.11    0.01    0.76 ^ output18/A (BUF_X1)
     1    0.73    0.01    0.03    0.79 ^ output18/Z (BUF_X1)
                                         b_almost_empty (net)
                  0.01    0.00    0.79 ^ b_almost_empty (out)
                                  0.79   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_almost_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.72    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   15.68    0.02    0.04    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   27.60    0.02    0.05    0.10 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_6_clk/A (CLKBUF_X3)
     7   11.64    0.01    0.04    0.15 ^ clkbuf_leaf_6_clk/Z (CLKBUF_X3)
                                         clknet_leaf_6_clk (net)
                  0.01    0.00    0.15 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    9.50    0.02    0.12    0.27 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         b_rd_ptr[0] (net)
                  0.02    0.00    0.27 ^ _2218_/B (HA_X1)
     1    1.95    0.01    0.03    0.31 ^ _2218_/CO (HA_X1)
                                         _1253_ (net)
                  0.01    0.00    0.31 ^ _1259_/A (INV_X1)
     2    7.03    0.01    0.01    0.32 v _1259_/ZN (INV_X1)
                                         _1214_ (net)
                  0.01    0.00    0.32 v _2200_/A (FA_X1)
     2    6.80    0.02    0.09    0.41 v _2200_/CO (FA_X1)
                                         _1215_ (net)
                  0.02    0.00    0.41 v _1264_/C1 (AOI221_X2)
     1    5.13    0.05    0.06    0.46 ^ _1264_/ZN (AOI221_X2)
                                         _0792_ (net)
                  0.05    0.00    0.46 ^ _1266_/A (XOR2_X2)
     3   15.17    0.05    0.08    0.55 ^ _1266_/Z (XOR2_X2)
                                         _0794_ (net)
                  0.05    0.00    0.55 ^ _1267_/A (INV_X8)
    16  102.51    0.02    0.03    0.58 v _1267_/ZN (INV_X8)
                                         _0795_ (net)
                  0.02    0.01    0.59 v _2197_/A3 (NOR4_X4)
     1   38.59    0.11    0.16    0.75 ^ _2197_/ZN (NOR4_X4)
                                         net18 (net)
                  0.11    0.01    0.76 ^ output18/A (BUF_X1)
     1    0.73    0.01    0.03    0.79 ^ output18/Z (BUF_X1)
                                         b_almost_empty (net)
                  0.01    0.00    0.79 ^ b_almost_empty (out)
                                  0.79   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.08387594670057297

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4225

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
2.9138035774230957

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
41.50389862060547

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0702

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: a_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[8][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.04    0.15 ^ clkbuf_leaf_39_clk/Z (CLKBUF_X3)
   0.00    0.15 ^ a_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.27 ^ a_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.31 ^ _2219_/CO (HA_X1)
   0.02    0.32 v _1278_/ZN (INV_X1)
   0.09    0.41 v _2201_/CO (FA_X1)
   0.05    0.45 ^ _1274_/ZN (XNOR2_X2)
   0.01    0.47 v _1275_/ZN (INV_X4)
   0.11    0.58 v _1304_/ZN (OR4_X1)
   0.07    0.65 v _1305_/Z (MUX2_X1)
   0.04    0.69 v _1306_/Z (BUF_X8)
   0.06    0.75 ^ _1672_/ZN (OAI21_X4)
   0.07    0.82 v _1676_/Z (MUX2_X1)
   0.00    0.82 v b_to_a_mem[8][3]$_DFFE_PP_/D (DFF_X1)
           0.82   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    1.15 ^ clkbuf_leaf_29_clk/Z (CLKBUF_X3)
   0.00    1.15 ^ b_to_a_mem[8][3]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.15   clock reconvergence pessimism
  -0.04    1.11   library setup time
           1.11   data required time
---------------------------------------------------------
           1.11   data required time
          -0.82   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: a_to_b_mem[10][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[10][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.04    0.15 ^ clkbuf_leaf_15_clk/Z (CLKBUF_X3)
   0.00    0.15 ^ a_to_b_mem[10][6]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.24 ^ a_to_b_mem[10][6]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.27 ^ _1357_/Z (MUX2_X1)
   0.00    0.27 ^ a_to_b_mem[10][6]$_DFFE_PP_/D (DFF_X1)
           0.27   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.04    0.15 ^ clkbuf_leaf_15_clk/Z (CLKBUF_X3)
   0.00    0.15 ^ a_to_b_mem[10][6]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.15   clock reconvergence pessimism
   0.01    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.27   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.1467

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.1484

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.7914

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0086

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
1.086682

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.98e-03   5.61e-04   2.34e-05   3.56e-03  33.0%
Combinational          2.52e-03   3.34e-03   3.62e-05   5.90e-03  54.6%
Clock                  6.12e-04   7.23e-04   2.01e-06   1.34e-03  12.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.11e-03   4.62e-03   6.15e-05   1.08e-02 100.0%
                          56.6%      42.8%       0.6%
