// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "02/26/2025 15:30:22"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PL_CPU (
	input_clk,
	rst,
	PC,
	cycles_consumed,
	StallCount,
	BranchPredictionCount,
	BranchPredictionMissCount);
input 	input_clk;
input 	rst;
output 	[31:0] PC;
output 	[31:0] cycles_consumed;
output 	[31:0] StallCount;
output 	[31:0] BranchPredictionCount;
output 	[31:0] BranchPredictionMissCount;

// Design Ports Information
// PC[0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[3]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[4]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[6]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[8]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[9]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[10]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[11]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[12]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[13]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[14]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[15]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[16]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[17]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[18]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[19]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[20]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[21]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[22]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[23]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[24]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[25]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[26]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[27]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[28]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[29]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cycles_consumed[31]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[1]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[2]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[5]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[6]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[7]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[8]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[9]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[10]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[11]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[12]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[13]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[15]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[16]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[17]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[18]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[19]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[20]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[21]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[22]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[23]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[24]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[25]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[26]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[27]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[28]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[29]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[30]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// StallCount[31]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[1]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[4]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[5]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[6]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[7]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[8]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[9]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[10]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[11]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[13]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[14]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[15]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[16]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[17]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[18]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[19]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[20]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[21]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[22]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[23]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[24]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[25]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[26]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[27]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[28]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[29]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[30]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionCount[31]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[0]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[1]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[2]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[3]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[5]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[6]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[7]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[8]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[9]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[10]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[11]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[12]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[13]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[14]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[15]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[16]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[17]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[18]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[19]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[20]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[21]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[22]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[23]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[24]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[25]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[26]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[27]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[28]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[29]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[30]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchPredictionMissCount[31]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_clk	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \PC[16]~output_o ;
wire \PC[17]~output_o ;
wire \PC[18]~output_o ;
wire \PC[19]~output_o ;
wire \PC[20]~output_o ;
wire \PC[21]~output_o ;
wire \PC[22]~output_o ;
wire \PC[23]~output_o ;
wire \PC[24]~output_o ;
wire \PC[25]~output_o ;
wire \PC[26]~output_o ;
wire \PC[27]~output_o ;
wire \PC[28]~output_o ;
wire \PC[29]~output_o ;
wire \PC[30]~output_o ;
wire \PC[31]~output_o ;
wire \cycles_consumed[0]~output_o ;
wire \cycles_consumed[1]~output_o ;
wire \cycles_consumed[2]~output_o ;
wire \cycles_consumed[3]~output_o ;
wire \cycles_consumed[4]~output_o ;
wire \cycles_consumed[5]~output_o ;
wire \cycles_consumed[6]~output_o ;
wire \cycles_consumed[7]~output_o ;
wire \cycles_consumed[8]~output_o ;
wire \cycles_consumed[9]~output_o ;
wire \cycles_consumed[10]~output_o ;
wire \cycles_consumed[11]~output_o ;
wire \cycles_consumed[12]~output_o ;
wire \cycles_consumed[13]~output_o ;
wire \cycles_consumed[14]~output_o ;
wire \cycles_consumed[15]~output_o ;
wire \cycles_consumed[16]~output_o ;
wire \cycles_consumed[17]~output_o ;
wire \cycles_consumed[18]~output_o ;
wire \cycles_consumed[19]~output_o ;
wire \cycles_consumed[20]~output_o ;
wire \cycles_consumed[21]~output_o ;
wire \cycles_consumed[22]~output_o ;
wire \cycles_consumed[23]~output_o ;
wire \cycles_consumed[24]~output_o ;
wire \cycles_consumed[25]~output_o ;
wire \cycles_consumed[26]~output_o ;
wire \cycles_consumed[27]~output_o ;
wire \cycles_consumed[28]~output_o ;
wire \cycles_consumed[29]~output_o ;
wire \cycles_consumed[30]~output_o ;
wire \cycles_consumed[31]~output_o ;
wire \StallCount[0]~output_o ;
wire \StallCount[1]~output_o ;
wire \StallCount[2]~output_o ;
wire \StallCount[3]~output_o ;
wire \StallCount[4]~output_o ;
wire \StallCount[5]~output_o ;
wire \StallCount[6]~output_o ;
wire \StallCount[7]~output_o ;
wire \StallCount[8]~output_o ;
wire \StallCount[9]~output_o ;
wire \StallCount[10]~output_o ;
wire \StallCount[11]~output_o ;
wire \StallCount[12]~output_o ;
wire \StallCount[13]~output_o ;
wire \StallCount[14]~output_o ;
wire \StallCount[15]~output_o ;
wire \StallCount[16]~output_o ;
wire \StallCount[17]~output_o ;
wire \StallCount[18]~output_o ;
wire \StallCount[19]~output_o ;
wire \StallCount[20]~output_o ;
wire \StallCount[21]~output_o ;
wire \StallCount[22]~output_o ;
wire \StallCount[23]~output_o ;
wire \StallCount[24]~output_o ;
wire \StallCount[25]~output_o ;
wire \StallCount[26]~output_o ;
wire \StallCount[27]~output_o ;
wire \StallCount[28]~output_o ;
wire \StallCount[29]~output_o ;
wire \StallCount[30]~output_o ;
wire \StallCount[31]~output_o ;
wire \BranchPredictionCount[0]~output_o ;
wire \BranchPredictionCount[1]~output_o ;
wire \BranchPredictionCount[2]~output_o ;
wire \BranchPredictionCount[3]~output_o ;
wire \BranchPredictionCount[4]~output_o ;
wire \BranchPredictionCount[5]~output_o ;
wire \BranchPredictionCount[6]~output_o ;
wire \BranchPredictionCount[7]~output_o ;
wire \BranchPredictionCount[8]~output_o ;
wire \BranchPredictionCount[9]~output_o ;
wire \BranchPredictionCount[10]~output_o ;
wire \BranchPredictionCount[11]~output_o ;
wire \BranchPredictionCount[12]~output_o ;
wire \BranchPredictionCount[13]~output_o ;
wire \BranchPredictionCount[14]~output_o ;
wire \BranchPredictionCount[15]~output_o ;
wire \BranchPredictionCount[16]~output_o ;
wire \BranchPredictionCount[17]~output_o ;
wire \BranchPredictionCount[18]~output_o ;
wire \BranchPredictionCount[19]~output_o ;
wire \BranchPredictionCount[20]~output_o ;
wire \BranchPredictionCount[21]~output_o ;
wire \BranchPredictionCount[22]~output_o ;
wire \BranchPredictionCount[23]~output_o ;
wire \BranchPredictionCount[24]~output_o ;
wire \BranchPredictionCount[25]~output_o ;
wire \BranchPredictionCount[26]~output_o ;
wire \BranchPredictionCount[27]~output_o ;
wire \BranchPredictionCount[28]~output_o ;
wire \BranchPredictionCount[29]~output_o ;
wire \BranchPredictionCount[30]~output_o ;
wire \BranchPredictionCount[31]~output_o ;
wire \BranchPredictionMissCount[0]~output_o ;
wire \BranchPredictionMissCount[1]~output_o ;
wire \BranchPredictionMissCount[2]~output_o ;
wire \BranchPredictionMissCount[3]~output_o ;
wire \BranchPredictionMissCount[4]~output_o ;
wire \BranchPredictionMissCount[5]~output_o ;
wire \BranchPredictionMissCount[6]~output_o ;
wire \BranchPredictionMissCount[7]~output_o ;
wire \BranchPredictionMissCount[8]~output_o ;
wire \BranchPredictionMissCount[9]~output_o ;
wire \BranchPredictionMissCount[10]~output_o ;
wire \BranchPredictionMissCount[11]~output_o ;
wire \BranchPredictionMissCount[12]~output_o ;
wire \BranchPredictionMissCount[13]~output_o ;
wire \BranchPredictionMissCount[14]~output_o ;
wire \BranchPredictionMissCount[15]~output_o ;
wire \BranchPredictionMissCount[16]~output_o ;
wire \BranchPredictionMissCount[17]~output_o ;
wire \BranchPredictionMissCount[18]~output_o ;
wire \BranchPredictionMissCount[19]~output_o ;
wire \BranchPredictionMissCount[20]~output_o ;
wire \BranchPredictionMissCount[21]~output_o ;
wire \BranchPredictionMissCount[22]~output_o ;
wire \BranchPredictionMissCount[23]~output_o ;
wire \BranchPredictionMissCount[24]~output_o ;
wire \BranchPredictionMissCount[25]~output_o ;
wire \BranchPredictionMissCount[26]~output_o ;
wire \BranchPredictionMissCount[27]~output_o ;
wire \BranchPredictionMissCount[28]~output_o ;
wire \BranchPredictionMissCount[29]~output_o ;
wire \BranchPredictionMissCount[30]~output_o ;
wire \BranchPredictionMissCount[31]~output_o ;
wire \rst~input_o ;
wire \if_id_buffer|ID_PC[11]~0_combout ;
wire \if_stage|pc_reg|DataOut[3]~3_combout ;
wire \rst~inputclkctrl_outclk ;
wire \if_stage|pc_reg|DataOut[4]~4_combout ;
wire \if_stage|pc_reg|DataOut[2]~2_combout ;
wire \if_stage|pc_reg|DataOut[1]~1_combout ;
wire \if_stage|Add0~1 ;
wire \if_stage|Add0~3 ;
wire \if_stage|Add0~5 ;
wire \if_stage|Add0~6_combout ;
wire \if_stage|pc_src_mux|out~52_combout ;
wire \if_stage|pc_reg|DataOut[6]~6_combout ;
wire \if_stage|pc_reg|DataOut[5]~5_combout ;
wire \if_stage|Add0~7 ;
wire \if_stage|Add0~9 ;
wire \if_stage|Add0~10_combout ;
wire \if_stage|pc_src_mux|out[6]~80_combout ;
wire \ex_stage|Wrong_prediction~1_combout ;
wire \if_id_buffer|ID_PC~7_combout ;
wire \if_id_buffer|ID_PC~6_combout ;
wire \if_id_buffer|ID_PC~5_combout ;
wire \if_id_buffer|ID_PC~4_combout ;
wire \if_id_buffer|ID_PC~3_combout ;
wire \if_id_buffer|ID_PC~2_combout ;
wire \if_id_buffer|ID_PC~1_combout ;
wire \id_stage|Add1~1 ;
wire \id_stage|Add1~4 ;
wire \id_stage|Add1~7 ;
wire \id_stage|Add1~10 ;
wire \id_stage|Add1~13 ;
wire \id_stage|Add1~16 ;
wire \id_stage|Add1~18_combout ;
wire \id_ex_buffer1|EX1_is_jr~feeder_combout ;
wire \id_ex_buffer1|EX1_is_jr~q ;
wire \if_stage|pc_reg|DataOut[7]~7_combout ;
wire \if_id_buffer|ID_PC~8_combout ;
wire \id_stage|Add1~19 ;
wire \id_stage|Add1~21_combout ;
wire \if_stage|pc_reg|DataOut[9]~9_combout ;
wire \if_id_buffer|ID_PC~10_combout ;
wire \if_stage|pc_reg|DataOut[8]~8_combout ;
wire \if_id_buffer|ID_PC~9_combout ;
wire \id_stage|Add1~22 ;
wire \id_stage|Add1~25 ;
wire \id_stage|Add1~27_combout ;
wire \if_id_buffer|ID_INST~10_combout ;
wire \if_stage|pc_reg|DataOut[10]~10_combout ;
wire \if_id_buffer|ID_PC~11_combout ;
wire \if_id_buffer|ID_INST~8_combout ;
wire \if_id_buffer|ID_INST~5_combout ;
wire \if_id_buffer|ID_INST~4_combout ;
wire \if_id_buffer|ID_INST~3_combout ;
wire \if_id_buffer|ID_INST~2_combout ;
wire \if_id_buffer|ID_INST~1_combout ;
wire \id_stage|Add0~1 ;
wire \id_stage|Add0~3 ;
wire \id_stage|Add0~5 ;
wire \id_stage|Add0~7 ;
wire \id_stage|Add0~9 ;
wire \id_stage|Add0~11 ;
wire \id_stage|Add0~13 ;
wire \id_stage|Add0~15 ;
wire \id_stage|Add0~17 ;
wire \id_stage|Add0~19 ;
wire \id_stage|Add0~20_combout ;
wire \id_stage|Add1~28 ;
wire \id_stage|Add1~30_combout ;
wire \id_stage|Add1~32_combout ;
wire \id_stage|SDU|IF_ID_flush~1_combout ;
wire \id_ex_buffer1|EX1_PC~10_combout ;
wire \id_ex_buffer2|EX2_PC~10_combout ;
wire \id_ex_buffer1|EX1_PC~9_combout ;
wire \id_ex_buffer2|EX2_PC~9_combout ;
wire \id_ex_buffer1|EX1_PC~8_combout ;
wire \id_ex_buffer2|EX2_PC~8_combout ;
wire \id_ex_buffer1|EX1_PC~7_combout ;
wire \id_ex_buffer2|EX2_PC~7_combout ;
wire \id_ex_buffer1|EX1_PC~6_combout ;
wire \id_ex_buffer2|EX2_PC~6_combout ;
wire \id_ex_buffer1|EX1_PC~5_combout ;
wire \id_ex_buffer2|EX2_PC~5_combout ;
wire \id_ex_buffer1|EX1_PC~4_combout ;
wire \id_ex_buffer2|EX2_PC~4_combout ;
wire \id_ex_buffer1|EX1_PC~3_combout ;
wire \id_ex_buffer2|EX2_PC~3_combout ;
wire \id_ex_buffer1|EX1_PC~2_combout ;
wire \id_ex_buffer2|EX2_PC~2_combout ;
wire \id_ex_buffer1|EX1_PC~1_combout ;
wire \id_ex_buffer2|EX2_PC~1_combout ;
wire \id_ex_buffer1|EX1_PC~0_combout ;
wire \id_ex_buffer2|EX2_PC~0_combout ;
wire \ex_stage|Add0~1 ;
wire \ex_stage|Add0~4 ;
wire \ex_stage|Add0~6 ;
wire \ex_stage|Add0~9 ;
wire \ex_stage|Add0~11 ;
wire \ex_stage|Add0~13 ;
wire \ex_stage|Add0~16 ;
wire \ex_stage|Add0~18 ;
wire \ex_stage|Add0~20 ;
wire \ex_stage|Add0~22 ;
wire \ex_stage|Add0~23_combout ;
wire \if_id_buffer|ID_opcode[9]~10_combout ;
wire \id_stage|SDU|Equal4~1_combout ;
wire \if_id_buffer|ID_opcode[10]~9_combout ;
wire \id_stage|SDU|Equal4~4_combout ;
wire \if_id_buffer|Equal0~0_combout ;
wire \if_id_buffer|Equal0~1_combout ;
wire \if_id_buffer|ID_opcode~6_combout ;
wire \id_stage|BR|Equal2~0_combout ;
wire \id_stage|BR|Equal2~1_combout ;
wire \id_stage|immed_gen|Equal0~0_combout ;
wire \id_stage|immed_gen|always0~2_combout ;
wire \id_stage|immed_gen|Equal7~0_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~5_combout ;
wire \id_stage|cu|Equal13~0_combout ;
wire \id_stage|BR|Equal2~3_combout ;
wire \id_stage|immed_gen|always0~4_combout ;
wire \id_stage|cu|is_oper2_immed~combout ;
wire \id_ex_buffer1|EX1_is_oper2_immed~2_combout ;
wire \id_ex_buffer1|EX1_is_oper2_immed~q ;
wire \if_id_buffer|ID_rs2_ind~2_combout ;
wire \id_ex_buffer1|EX1_rs2_ind~2_combout ;
wire \id_ex_buffer2|EX2_rd_ind~3_combout ;
wire \if_id_buffer|ID_rs2_ind~3_combout ;
wire \id_ex_buffer1|EX1_rs2_ind~3_combout ;
wire \exhaz2~1_combout ;
wire \if_id_buffer|ID_rs2_ind~0_combout ;
wire \id_ex_buffer1|EX1_rs2_ind~0_combout ;
wire \if_id_buffer|ID_rd_ind~2_combout ;
wire \if_id_buffer|ID_rd_ind~3_combout ;
wire \id_ex_buffer1|EX1_rd_ind~1_combout ;
wire \id_ex_buffer2|EX2_rd_ind~1_combout ;
wire \if_id_buffer|ID_rd_ind~0_combout ;
wire \if_id_buffer|ID_rd_ind~1_combout ;
wire \id_ex_buffer1|EX1_rd_ind~0_combout ;
wire \id_ex_buffer2|EX2_rd_ind~0_combout ;
wire \if_id_buffer|ID_rs2_ind~1_combout ;
wire \id_ex_buffer1|EX1_rs2_ind~1_combout ;
wire \exhaz2~0_combout ;
wire \if_id_buffer|ID_rd_ind~8_combout ;
wire \if_id_buffer|ID_rd_ind~9_combout ;
wire \id_ex_buffer1|EX1_rd_ind~4_combout ;
wire \id_ex_buffer2|EX2_rd_ind~4_combout ;
wire \id_ex_buffer2|EX2_rd_ind[4]~feeder_combout ;
wire \Equal9~0_combout ;
wire \Equal9~1_combout ;
wire \ex_mem_buffer|MEM_rd_indzero~q ;
wire \id_stage|BR|Equal2~2_combout ;
wire \id_stage|BR|BPU|predicted~0_combout ;
wire \id_stage|cu|regwrite~0_combout ;
wire \id_ex_buffer1|EX1_regwrite~q ;
wire \id_ex_buffer2|EX2_regwrite~0_combout ;
wire \id_ex_buffer2|EX2_regwrite~q ;
wire \ex_mem_buffer|MEM_regwrite~q ;
wire \if_id_buffer|ID_rs2_ind~4_combout ;
wire \id_ex_buffer1|EX1_rs2_ind~4_combout ;
wire \exhaz2~2_combout ;
wire \exhaz2~3_combout ;
wire \idhaz2~0_combout ;
wire \Equal8~0_combout ;
wire \Equal8~1_combout ;
wire \id_ex_buffer1|EX1_rd_indzero~q ;
wire \id_ex_buffer2|EX2_rd_indzero~0_combout ;
wire \id_ex_buffer2|EX2_rd_indzero~q ;
wire \idhaz2~2_combout ;
wire \idhaz2~1_combout ;
wire \idhaz2~3_combout ;
wire \memhaz2~0_combout ;
wire \mem_wb_buffer|WB_regwrite~q ;
wire \mem_wb_buffer|WB_rd_indzero~q ;
wire \memhaz2~2_combout ;
wire \memhaz2~1_combout ;
wire \memhaz2~3_combout ;
wire \forwarding_stage|alu_oper2|out~5_combout ;
wire \id_stage|immed_gen|Immed~0_combout ;
wire \id_ex_buffer1|EX1_forward_to_B[14]~7_combout ;
wire \id_stage|cu|Equal13~2_combout ;
wire \id_ex_buffer1|EX1_memread~0_combout ;
wire \id_ex_buffer1|EX1_memread~q ;
wire \id_ex_buffer2|EX2_memread~0_combout ;
wire \id_ex_buffer2|EX2_memread~q ;
wire \ex_mem_buffer|MEM_memread~q ;
wire \mem_wb_buffer|WB_memread~feeder_combout ;
wire \mem_wb_buffer|WB_memread~q ;
wire \id_ex_buffer1|EX1_memwrite~0_combout ;
wire \id_ex_buffer1|EX1_memwrite~q ;
wire \id_ex_buffer2|EX2_memwrite~0_combout ;
wire \id_ex_buffer2|EX2_memwrite~q ;
wire \ex_mem_buffer|MEM_memwrite~feeder_combout ;
wire \ex_mem_buffer|MEM_memwrite~q ;
wire \forwarding_stage|alu_oper2|out~0_combout ;
wire \id_ex_buffer1|EX1_rs2~10_combout ;
wire \FB|alu_selB~0_combout ;
wire \forwarding_stage|store_rs2_mux|out[10]~35_combout ;
wire \ex_stage|Add0~74_combout ;
wire \forwarding_stage|store_rs2_mux|out~100_combout ;
wire \forwarding_stage|store_rs2_mux|out[10]~34_combout ;
wire \forwarding_stage|store_rs2_mux|out[10]~36_combout ;
wire \ex_mem_buffer|MEM_rs2[10]~feeder_combout ;
wire \id_ex_buffer1|EX1_opcode~7_combout ;
wire \id_ex_buffer2|EX2_opcode~1_combout ;
wire \id_ex_buffer1|EX1_opcode~3_combout ;
wire \id_ex_buffer2|EX2_opcode~7_combout ;
wire \id_ex_buffer1|EX1_opcode~4_combout ;
wire \id_ex_buffer2|EX2_opcode~9_combout ;
wire \id_ex_buffer1|EX1_opcode~5_combout ;
wire \id_ex_buffer2|EX2_opcode~11_combout ;
wire \id_ex_buffer1|EX1_opcode~2_combout ;
wire \id_ex_buffer2|EX2_opcode~8_combout ;
wire \ex_stage|alu_oper|Equal8~0_combout ;
wire \ex_stage|alu_oper|Equal8~1_combout ;
wire \if_id_buffer|ID_opcode~4_combout ;
wire \id_ex_buffer1|EX1_opcode~11_combout ;
wire \id_ex_buffer2|EX2_opcode~6_combout ;
wire \id_ex_buffer1|EX1_opcode~8_combout ;
wire \id_ex_buffer2|EX2_opcode~4_combout ;
wire \ex_stage|alu_oper|Equal8~2_combout ;
wire \if_id_buffer|ID_opcode~1_combout ;
wire \id_ex_buffer1|EX1_opcode~6_combout ;
wire \id_ex_buffer2|EX2_opcode~5_combout ;
wire \if_id_buffer|ID_opcode~3_combout ;
wire \id_ex_buffer1|EX1_opcode~9_combout ;
wire \id_ex_buffer2|EX2_opcode~2_combout ;
wire \id_ex_buffer1|EX1_opcode~10_combout ;
wire \id_ex_buffer2|EX2_opcode~3_combout ;
wire \ex_stage|alu_oper|Equal17~1_combout ;
wire \ex_stage|alu_oper|Equal10~0_combout ;
wire \ex_stage|alu_oper|Equal11~1_combout ;
wire \ex_stage|alu_oper|WideNor0~1_combout ;
wire \ex_stage|alu_oper|Equal17~0_combout ;
wire \ex_stage|alu_oper|Equal9~0_combout ;
wire \ex_stage|alu_oper|WideOr7~0_combout ;
wire \ex_stage|alu_oper|WideOr7~1_combout ;
wire \ex_stage|alu_oper|WideOr5~0_combout ;
wire \ex_stage|alu_oper|Equal14~0_combout ;
wire \ex_stage|alu_oper|Equal15~0_combout ;
wire \ex_stage|alu_oper|WideOr3~0_combout ;
wire \ex_stage|alu_oper|WideNor0~3_combout ;
wire \ex_stage|alu_oper|WideNor0~0_combout ;
wire \ex_stage|alu_oper|WideNor0~2_combout ;
wire \ex_stage|alu_oper|WideNor0~4_combout ;
wire \ex_stage|alu_oper|Equal20~1_combout ;
wire \ex_stage|alu_oper|Equal8~3_combout ;
wire \ex_stage|alu_oper|Equal19~0_combout ;
wire \ex_stage|alu_oper|WideOr1~0_combout ;
wire \ex_stage|alu_oper|Equal11~0_combout ;
wire \ex_stage|alu_oper|WideNor0~5_combout ;
wire \ex_stage|alu_oper|Equal16~0_combout ;
wire \ex_stage|alu_oper|Equal21~0_combout ;
wire \ex_stage|alu_oper|WideOr7~2_combout ;
wire \ex_stage|alu_oper|WideOr7~3_combout ;
wire \ex_stage|alu_oper|WideNor0~6_combout ;
wire \if_id_buffer|Equal1~0_combout ;
wire \if_id_buffer|Equal1~1_combout ;
wire \if_id_buffer|ID_rs1_ind~4_combout ;
wire \id_stage|reg_file|Equal0~0_combout ;
wire \if_id_buffer|ID_rs1_ind~0_combout ;
wire \if_id_buffer|ID_rs1_ind~1_combout ;
wire \id_stage|reg_file|always1~0_combout ;
wire \id_stage|reg_file|Decoder0~36_combout ;
wire \id_stage|reg_file|Decoder0~37_combout ;
wire \id_stage|reg_file|always2~0_combout ;
wire \if_id_buffer|ID_rs1_ind~2_combout ;
wire \if_id_buffer|ID_rs1_ind~3_combout ;
wire \id_stage|reg_file|always1~1_combout ;
wire \id_stage|reg_file|always1~2_combout ;
wire \id_stage|reg_file|Read_data1[0]~24_combout ;
wire \id_stage|reg_file|Read_data1[0]~16_combout ;
wire \id_stage|reg_file|Read_data1~25_combout ;
wire \id_stage|reg_file|always2~1_combout ;
wire \id_stage|reg_file|always2~2_combout ;
wire \id_stage|reg_file|Equal1~0_combout ;
wire \id_stage|reg_file|always2~3_combout ;
wire \id_stage|reg_file|Read_data2[13]~24_combout ;
wire \id_stage|reg_file|Read_data2[13]~16_combout ;
wire \id_stage|reg_file|Read_data2~25_combout ;
wire \id_stage|reg_file|Decoder0~38_combout ;
wire \id_stage|reg_file|Decoder0~66_combout ;
wire \id_stage|reg_file|reg_file[24][0]~q ;
wire \id_stage|reg_file|Decoder0~69_combout ;
wire \id_stage|reg_file|reg_file[28][0]~q ;
wire \id_stage|reg_file|Decoder0~40_combout ;
wire \id_stage|reg_file|Decoder0~67_combout ;
wire \id_stage|reg_file|reg_file[20][0]~q ;
wire \id_stage|reg_file|Decoder0~68_combout ;
wire \id_stage|reg_file|reg_file[16][0]~q ;
wire \id_stage|reg_file|Read_data2~4_combout ;
wire \id_stage|reg_file|Read_data2~5_combout ;
wire \id_stage|reg_file|Decoder0~63_combout ;
wire \id_stage|reg_file|reg_file[21][0]~q ;
wire \id_stage|reg_file|Decoder0~65_combout ;
wire \id_stage|reg_file|reg_file[29][0]~q ;
wire \id_stage|reg_file|Decoder0~64_combout ;
wire \id_stage|reg_file|reg_file[25][0]~q ;
wire \id_stage|reg_file|Decoder0~42_combout ;
wire \id_stage|reg_file|reg_file[17][0]~q ;
wire \id_stage|reg_file|Read_data2~2_combout ;
wire \id_stage|reg_file|Read_data2~3_combout ;
wire \id_stage|reg_file|Read_data2~6_combout ;
wire \id_stage|reg_file|Decoder0~71_combout ;
wire \id_stage|reg_file|reg_file[23][0]~q ;
wire \id_stage|reg_file|Decoder0~45_combout ;
wire \id_stage|reg_file|reg_file[19][0]~q ;
wire \id_stage|reg_file|Read_data2~7_combout ;
wire \id_stage|reg_file|Decoder0~72_combout ;
wire \id_stage|reg_file|reg_file[31][0]~q ;
wire \id_stage|reg_file|Decoder0~70_combout ;
wire \id_stage|reg_file|reg_file[27][0]~q ;
wire \id_stage|reg_file|Read_data2~8_combout ;
wire \id_stage|reg_file|Decoder0~62_combout ;
wire \id_stage|reg_file|reg_file[30][0]~q ;
wire \id_stage|reg_file|Decoder0~59_combout ;
wire \id_stage|reg_file|reg_file[26][0]~q ;
wire \id_stage|reg_file|Decoder0~60_combout ;
wire \id_stage|reg_file|reg_file[22][0]~q ;
wire \id_stage|reg_file|Decoder0~61_combout ;
wire \id_stage|reg_file|reg_file[18][0]~q ;
wire \id_stage|reg_file|Read_data2~0_combout ;
wire \id_stage|reg_file|Read_data2~1_combout ;
wire \id_stage|reg_file|Read_data2~9_combout ;
wire \id_stage|reg_file|Read_data2[13]~13_combout ;
wire \id_stage|reg_file|Read_data2[13]~10_combout ;
wire \id_stage|reg_file|Decoder0~54_combout ;
wire \id_stage|reg_file|reg_file[2][0]~q ;
wire \id_stage|reg_file|Decoder0~46_combout ;
wire \id_stage|reg_file|Decoder0~75_combout ;
wire \id_stage|reg_file|reg_file[1][0]~q ;
wire \id_stage|reg_file|Read_data2[13]~17_combout ;
wire \id_stage|reg_file|Read_data2~18_combout ;
wire \id_stage|reg_file|Decoder0~76_combout ;
wire \id_stage|reg_file|reg_file[3][0]~q ;
wire \id_stage|reg_file|reg_file[6][0]~feeder_combout ;
wire \id_stage|reg_file|Decoder0~39_combout ;
wire \id_stage|reg_file|Decoder0~50_combout ;
wire \id_stage|reg_file|reg_file[6][0]~q ;
wire \id_stage|reg_file|Decoder0~44_combout ;
wire \id_stage|reg_file|Decoder0~53_combout ;
wire \id_stage|reg_file|reg_file[7][0]~q ;
wire \id_stage|reg_file|Decoder0~41_combout ;
wire \id_stage|reg_file|Decoder0~51_combout ;
wire \id_stage|reg_file|reg_file[5][0]~q ;
wire \id_stage|reg_file|Decoder0~43_combout ;
wire \id_stage|reg_file|Decoder0~52_combout ;
wire \id_stage|reg_file|reg_file[4][0]~q ;
wire \id_stage|reg_file|Read_data2~14_combout ;
wire \id_stage|reg_file|Read_data2~15_combout ;
wire \id_stage|reg_file|Read_data2~19_combout ;
wire \id_stage|reg_file|Decoder0~73_combout ;
wire \id_stage|reg_file|reg_file[9][0]~q ;
wire \id_stage|reg_file|Decoder0~74_combout ;
wire \id_stage|reg_file|reg_file[11][0]~q ;
wire \id_stage|reg_file|Decoder0~47_combout ;
wire \id_stage|reg_file|Decoder0~48_combout ;
wire \id_stage|reg_file|reg_file[10][0]~q ;
wire \id_stage|reg_file|Decoder0~49_combout ;
wire \id_stage|reg_file|reg_file[8][0]~q ;
wire \id_stage|reg_file|Read_data2~11_combout ;
wire \id_stage|reg_file|Read_data2~12_combout ;
wire \id_stage|reg_file|Read_data2~20_combout ;
wire \id_stage|reg_file|Decoder0~58_combout ;
wire \id_stage|reg_file|reg_file[15][0]~q ;
wire \id_stage|reg_file|Decoder0~55_combout ;
wire \id_stage|reg_file|reg_file[14][0]~q ;
wire \id_stage|reg_file|Decoder0~56_combout ;
wire \id_stage|reg_file|reg_file[13][0]~q ;
wire \id_stage|reg_file|Decoder0~57_combout ;
wire \id_stage|reg_file|reg_file[12][0]~q ;
wire \id_stage|reg_file|Read_data2~21_combout ;
wire \id_stage|reg_file|Read_data2~22_combout ;
wire \id_stage|reg_file|Read_data2~23_combout ;
wire \id_stage|reg_file|Read_data2~26_combout ;
wire \id_ex_buffer1|EX1_rs2~0_combout ;
wire \forwarding_stage|store_rs2_mux|out[0]~5_combout ;
wire \forwarding_stage|store_rs2_mux|out[0]~4_combout ;
wire \forwarding_stage|store_rs2_mux|out[0]~6_combout ;
wire \ex_mem_buffer|MEM_rs2[0]~feeder_combout ;
wire \ex_stage|alu_oper|WideOr3~combout ;
wire \id_ex_buffer1|EX1_forward_to_B[1]~1_combout ;
wire \id_ex_buffer1|EX1_rs1_ind~2_combout ;
wire \id_ex_buffer1|EX1_rs1_ind~3_combout ;
wire \exhaz~1_combout ;
wire \id_ex_buffer1|EX1_rs1_ind~1_combout ;
wire \id_ex_buffer1|EX1_rs1_ind~0_combout ;
wire \exhaz~0_combout ;
wire \id_ex_buffer1|EX1_rs1_ind~4_combout ;
wire \exhaz~2_combout ;
wire \exhaz~3_combout ;
wire \idhaz~2_combout ;
wire \idhaz~0_combout ;
wire \FA|alu_selA[1]~9_combout ;
wire \FA|alu_selA~4_combout ;
wire \FA|alu_selA~6_combout ;
wire \FA|alu_selA~5_combout ;
wire \FA|alu_selA~7_combout ;
wire \FA|alu_selA[0]~8_combout ;
wire \forwarding_stage|store_rs2_mux|out[2]~10_combout ;
wire \id_stage|reg_file|reg_file[30][2]~q ;
wire \id_stage|reg_file|reg_file[26][2]~q ;
wire \id_stage|reg_file|reg_file[22][2]~q ;
wire \id_stage|reg_file|reg_file[18][2]~q ;
wire \id_stage|reg_file|Read_data2~48_combout ;
wire \id_stage|reg_file|Read_data2~49_combout ;
wire \id_stage|reg_file|reg_file[23][2]~q ;
wire \id_stage|reg_file|reg_file[19][2]~q ;
wire \id_stage|reg_file|Read_data2~55_combout ;
wire \id_stage|reg_file|reg_file[31][2]~q ;
wire \id_stage|reg_file|reg_file[27][2]~q ;
wire \id_stage|reg_file|Read_data2~56_combout ;
wire \id_stage|reg_file|reg_file[25][2]~q ;
wire \id_stage|reg_file|reg_file[17][2]~q ;
wire \id_stage|reg_file|Read_data2~50_combout ;
wire \id_stage|reg_file|reg_file[29][2]~q ;
wire \id_stage|reg_file|reg_file[21][2]~q ;
wire \id_stage|reg_file|Read_data2~51_combout ;
wire \id_stage|reg_file|reg_file[20][2]~feeder_combout ;
wire \id_stage|reg_file|reg_file[20][2]~q ;
wire \id_stage|reg_file|reg_file[28][2]~q ;
wire \id_stage|reg_file|reg_file[24][2]~q ;
wire \id_stage|reg_file|reg_file[16][2]~q ;
wire \id_stage|reg_file|Read_data2~52_combout ;
wire \id_stage|reg_file|Read_data2~53_combout ;
wire \id_stage|reg_file|Read_data2~54_combout ;
wire \id_stage|reg_file|Read_data2~57_combout ;
wire \id_stage|reg_file|reg_file[9][2]~q ;
wire \id_stage|reg_file|reg_file[11][2]~q ;
wire \id_stage|reg_file|reg_file[10][2]~q ;
wire \id_stage|reg_file|reg_file[8][2]~q ;
wire \id_stage|reg_file|Read_data2~58_combout ;
wire \id_stage|reg_file|Read_data2~59_combout ;
wire \id_stage|reg_file|reg_file[2][2]~q ;
wire \id_stage|reg_file|reg_file[1][2]~q ;
wire \id_stage|reg_file|Read_data2~62_combout ;
wire \id_stage|reg_file|reg_file[5][2]~q ;
wire \id_stage|reg_file|reg_file[4][2]~q ;
wire \id_stage|reg_file|Read_data2~60_combout ;
wire \id_stage|reg_file|reg_file[6][2]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][2]~q ;
wire \id_stage|reg_file|reg_file[7][2]~q ;
wire \id_stage|reg_file|Read_data2~61_combout ;
wire \id_stage|reg_file|reg_file[3][2]~q ;
wire \id_stage|reg_file|Read_data2~63_combout ;
wire \id_stage|reg_file|Read_data2~64_combout ;
wire \id_stage|reg_file|reg_file[15][2]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][2]~q ;
wire \id_stage|reg_file|reg_file[14][2]~q ;
wire \id_stage|reg_file|reg_file[13][2]~q ;
wire \id_stage|reg_file|reg_file[12][2]~q ;
wire \id_stage|reg_file|Read_data2~65_combout ;
wire \id_stage|reg_file|Read_data2~66_combout ;
wire \id_stage|reg_file|Read_data2~67_combout ;
wire \id_stage|reg_file|Read_data2~68_combout ;
wire \id_ex_buffer1|EX1_rs2~2_combout ;
wire \forwarding_stage|store_rs2_mux|out[2]~11_combout ;
wire \forwarding_stage|store_rs2_mux|out[2]~12_combout ;
wire \ex_mem_buffer|MEM_rs2[2]~feeder_combout ;
wire \ex_stage|Add0~8_combout ;
wire \id_ex_buffer1|EX1_forward_to_B[3]~3_combout ;
wire \ex_stage|alu|Mux4~12_combout ;
wire \id_ex_buffer1|EX1_forward_to_B[4]~4_combout ;
wire \forwarding_stage|store_rs2_mux|out[4]~16_combout ;
wire \id_ex_buffer1|EX1_rs2~4_combout ;
wire \forwarding_stage|store_rs2_mux|out[4]~17_combout ;
wire \forwarding_stage|store_rs2_mux|out[4]~18_combout ;
wire \ex_mem_buffer|MEM_rs2[4]~feeder_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[5]~feeder_combout ;
wire \ex_stage|Add0~15_combout ;
wire \ex_stage|alu|Mux4~10_combout ;
wire \forwarding_stage|alu_oper1|out~25_combout ;
wire \forwarding_stage|alu_oper1|out[0]~7_combout ;
wire \id_stage|reg_file|reg_file[27][6]~q ;
wire \id_stage|reg_file|reg_file[31][6]~q ;
wire \id_stage|reg_file|reg_file[23][6]~q ;
wire \id_stage|reg_file|reg_file[19][6]~q ;
wire \id_stage|reg_file|Read_data2~139_combout ;
wire \id_stage|reg_file|Read_data2~140_combout ;
wire \id_stage|reg_file|reg_file[30][6]~q ;
wire \id_stage|reg_file|reg_file[26][6]~q ;
wire \id_stage|reg_file|reg_file[22][6]~q ;
wire \id_stage|reg_file|reg_file[18][6]~q ;
wire \id_stage|reg_file|Read_data2~132_combout ;
wire \id_stage|reg_file|Read_data2~133_combout ;
wire \id_stage|reg_file|reg_file[24][6]~q ;
wire \id_stage|reg_file|reg_file[16][6]~q ;
wire \id_stage|reg_file|Read_data2~136_combout ;
wire \id_stage|reg_file|reg_file[20][6]~q ;
wire \id_stage|reg_file|reg_file[28][6]~q ;
wire \id_stage|reg_file|Read_data2~137_combout ;
wire \id_stage|reg_file|reg_file[25][6]~q ;
wire \id_stage|reg_file|reg_file[17][6]~q ;
wire \id_stage|reg_file|Read_data2~134_combout ;
wire \id_stage|reg_file|reg_file[29][6]~q ;
wire \id_stage|reg_file|reg_file[21][6]~q ;
wire \id_stage|reg_file|Read_data2~135_combout ;
wire \id_stage|reg_file|Read_data2~138_combout ;
wire \id_stage|reg_file|Read_data2~141_combout ;
wire \id_stage|reg_file|reg_file[15][6]~q ;
wire \id_stage|reg_file|reg_file[13][6]~q ;
wire \id_stage|reg_file|reg_file[12][6]~q ;
wire \id_stage|reg_file|Read_data2~149_combout ;
wire \id_stage|reg_file|reg_file[14][6]~q ;
wire \id_stage|reg_file|Read_data2~150_combout ;
wire \id_stage|reg_file|reg_file[11][6]~feeder_combout ;
wire \id_stage|reg_file|reg_file[11][6]~q ;
wire \id_stage|reg_file|reg_file[9][6]~q ;
wire \id_stage|reg_file|reg_file[8][6]~feeder_combout ;
wire \id_stage|reg_file|reg_file[8][6]~q ;
wire \id_stage|reg_file|reg_file[10][6]~q ;
wire \id_stage|reg_file|Read_data2~142_combout ;
wire \id_stage|reg_file|Read_data2~143_combout ;
wire \id_stage|reg_file|reg_file[6][6]~q ;
wire \id_stage|reg_file|reg_file[5][6]~q ;
wire \id_stage|reg_file|reg_file[4][6]~q ;
wire \id_stage|reg_file|Read_data2~144_combout ;
wire \id_stage|reg_file|reg_file[7][6]~q ;
wire \id_stage|reg_file|Read_data2~145_combout ;
wire \id_stage|reg_file|reg_file[3][6]~q ;
wire \id_stage|reg_file|reg_file[2][6]~q ;
wire \id_stage|reg_file|reg_file[1][6]~q ;
wire \id_stage|reg_file|Read_data2~146_combout ;
wire \id_stage|reg_file|Read_data2~147_combout ;
wire \id_stage|reg_file|Read_data2~148_combout ;
wire \id_stage|reg_file|Read_data2~151_combout ;
wire \id_stage|reg_file|Read_data2~152_combout ;
wire \id_ex_buffer1|EX1_rs2~6_combout ;
wire \forwarding_stage|store_rs2_mux|out[6]~23_combout ;
wire \forwarding_stage|store_rs2_mux|out[6]~22_combout ;
wire \forwarding_stage|store_rs2_mux|out[6]~24_combout ;
wire \ex_mem_buffer|MEM_rs2[6]~feeder_combout ;
wire \ex_stage|Add0~17_combout ;
wire \if_id_buffer|ID_INST~12_combout ;
wire \id_ex_buffer1|EX1_rs2~12_combout ;
wire \forwarding_stage|store_rs2_mux|out[12]~41_combout ;
wire \id_stage|BR|Equal1~0_combout ;
wire \id_stage|BR|Equal1~2_combout ;
wire \id_stage|BR|Equal1~1_combout ;
wire \if_stage|pc_src_mux|out~148_combout ;
wire \id_stage|BR|BPU|Mux1~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \id_stage|BR|BPU|Mux0~0_combout ;
wire \if_stage|pc_src_mux|out~45_combout ;
wire \id_stage|BR|Equal1~3_combout ;
wire \if_stage|pc_src_mux|out~44_combout ;
wire \if_stage|pc_src_mux|out~46_combout ;
wire \if_stage|pc_src_mux|out~49_combout ;
wire \if_stage|pc_src_mux|out~105_combout ;
wire \if_stage|Add0~11 ;
wire \if_stage|Add0~13 ;
wire \if_stage|Add0~15 ;
wire \if_stage|Add0~17 ;
wire \if_stage|Add0~19 ;
wire \if_stage|Add0~20_combout ;
wire \if_id_buffer|ID_INST~11_combout ;
wire \id_stage|reg_file|reg_file[11][11]~q ;
wire \id_stage|reg_file|reg_file[10][11]~q ;
wire \id_stage|reg_file|reg_file[9][11]~q ;
wire \id_stage|reg_file|reg_file[8][11]~q ;
wire \id_stage|reg_file|Read_data2~237_combout ;
wire \id_stage|reg_file|Read_data2~238_combout ;
wire \id_stage|reg_file|reg_file[27][11]~q ;
wire \id_stage|reg_file|reg_file[31][11]~q ;
wire \id_stage|reg_file|reg_file[23][11]~q ;
wire \id_stage|reg_file|reg_file[19][11]~q ;
wire \id_stage|reg_file|Read_data2~246_combout ;
wire \id_stage|reg_file|Read_data2~247_combout ;
wire \id_stage|reg_file|reg_file[21][11]~q ;
wire \id_stage|reg_file|reg_file[29][11]~q ;
wire \id_stage|reg_file|reg_file[25][11]~q ;
wire \id_stage|reg_file|reg_file[17][11]~q ;
wire \id_stage|reg_file|Read_data2~239_combout ;
wire \id_stage|reg_file|Read_data2~240_combout ;
wire \id_stage|reg_file|reg_file[26][11]~q ;
wire \id_stage|reg_file|reg_file[22][11]~q ;
wire \id_stage|reg_file|reg_file[18][11]~q ;
wire \id_stage|reg_file|Read_data2~241_combout ;
wire \id_stage|reg_file|reg_file[30][11]~q ;
wire \id_stage|reg_file|Read_data2~242_combout ;
wire \id_stage|reg_file|reg_file[20][11]~q ;
wire \id_stage|reg_file|reg_file[28][11]~q ;
wire \id_stage|reg_file|reg_file[24][11]~q ;
wire \id_stage|reg_file|reg_file[16][11]~q ;
wire \id_stage|reg_file|Read_data2~243_combout ;
wire \id_stage|reg_file|Read_data2~244_combout ;
wire \id_stage|reg_file|Read_data2~245_combout ;
wire \id_stage|reg_file|Read_data2~248_combout ;
wire \id_stage|reg_file|reg_file[2][11]~q ;
wire \id_stage|reg_file|reg_file[3][11]~q ;
wire \id_stage|reg_file|reg_file[1][11]~q ;
wire \id_stage|reg_file|reg_file[5][11]~q ;
wire \id_stage|reg_file|reg_file[7][11]~q ;
wire \id_stage|reg_file|reg_file[6][11]~q ;
wire \id_stage|reg_file|reg_file[4][11]~q ;
wire \id_stage|reg_file|Read_data2~249_combout ;
wire \id_stage|reg_file|Read_data2~250_combout ;
wire \id_stage|reg_file|Read_data2~251_combout ;
wire \id_stage|reg_file|Read_data2~252_combout ;
wire \id_stage|reg_file|Read_data2~253_combout ;
wire \id_stage|reg_file|reg_file[15][11]~q ;
wire \id_stage|reg_file|reg_file[13][11]~q ;
wire \id_stage|reg_file|reg_file[14][11]~q ;
wire \id_stage|reg_file|reg_file[12][11]~q ;
wire \id_stage|reg_file|Read_data2~254_combout ;
wire \id_stage|reg_file|Read_data2~255_combout ;
wire \id_stage|reg_file|Read_data2~256_combout ;
wire \id_stage|reg_file|Read_data2~257_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~14_combout ;
wire \forwarding_stage|alu_oper2|out[0]~2_combout ;
wire \forwarding_stage|alu_oper2|out[0]~1_combout ;
wire \forwarding_stage|alu_oper2|out[11]~37_combout ;
wire \forwarding_stage|alu_oper2|out[11]~38_combout ;
wire \forwarding_stage|alu_oper2|out[11]~39_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~18_combout ;
wire \ex_stage|alu|Mux13~0_combout ;
wire \forwarding_stage|alu_oper2|out[2]~10_combout ;
wire \forwarding_stage|alu_oper2|out[2]~11_combout ;
wire \id_ex_buffer1|EX1_forward_to_B[2]~2_combout ;
wire \id_ex_buffer1|EX1_forward_to_B[4]~6_combout ;
wire \forwarding_stage|alu_oper2|out[2]~12_combout ;
wire \id_stage|reg_file|reg_file[11][13]~q ;
wire \id_stage|reg_file|reg_file[10][13]~q ;
wire \id_stage|reg_file|reg_file[9][13]~q ;
wire \id_stage|reg_file|reg_file[8][13]~q ;
wire \id_stage|reg_file|Read_data2~279_combout ;
wire \id_stage|reg_file|Read_data2~280_combout ;
wire \id_stage|reg_file|reg_file[14][13]~q ;
wire \id_stage|reg_file|reg_file[12][13]~q ;
wire \id_stage|reg_file|Read_data2~296_combout ;
wire \id_stage|reg_file|reg_file[13][13]~q ;
wire \id_stage|reg_file|reg_file[15][13]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][13]~q ;
wire \id_stage|reg_file|Read_data2~297_combout ;
wire \id_stage|reg_file|reg_file[2][13]~q ;
wire \id_stage|reg_file|reg_file[3][13]~q ;
wire \id_stage|reg_file|reg_file[5][13]~q ;
wire \id_stage|reg_file|reg_file[7][13]~q ;
wire \id_stage|reg_file|reg_file[6][13]~q ;
wire \id_stage|reg_file|reg_file[4][13]~q ;
wire \id_stage|reg_file|Read_data2~291_combout ;
wire \id_stage|reg_file|Read_data2~292_combout ;
wire \id_stage|reg_file|reg_file[1][13]~q ;
wire \id_stage|reg_file|Read_data2~293_combout ;
wire \id_stage|reg_file|Read_data2~294_combout ;
wire \id_stage|reg_file|reg_file[21][13]~q ;
wire \id_stage|reg_file|reg_file[29][13]~q ;
wire \id_stage|reg_file|reg_file[17][13]~q ;
wire \id_stage|reg_file|reg_file[25][13]~q ;
wire \id_stage|reg_file|Read_data2~281_combout ;
wire \id_stage|reg_file|Read_data2~282_combout ;
wire \id_stage|reg_file|reg_file[23][13]~q ;
wire \id_stage|reg_file|reg_file[19][13]~q ;
wire \id_stage|reg_file|Read_data2~288_combout ;
wire \id_stage|reg_file|reg_file[31][13]~q ;
wire \id_stage|reg_file|reg_file[27][13]~q ;
wire \id_stage|reg_file|Read_data2~289_combout ;
wire \id_stage|reg_file|reg_file[26][13]~q ;
wire \id_stage|reg_file|reg_file[30][13]~q ;
wire \id_stage|reg_file|reg_file[22][13]~q ;
wire \id_stage|reg_file|reg_file[18][13]~q ;
wire \id_stage|reg_file|Read_data2~283_combout ;
wire \id_stage|reg_file|Read_data2~284_combout ;
wire \id_stage|reg_file|reg_file[20][13]~q ;
wire \id_stage|reg_file|reg_file[28][13]~q ;
wire \id_stage|reg_file|reg_file[24][13]~q ;
wire \id_stage|reg_file|reg_file[16][13]~q ;
wire \id_stage|reg_file|Read_data2~285_combout ;
wire \id_stage|reg_file|Read_data2~286_combout ;
wire \id_stage|reg_file|Read_data2~287_combout ;
wire \id_stage|reg_file|Read_data2~290_combout ;
wire \id_stage|reg_file|Read_data2~295_combout ;
wire \id_stage|reg_file|Read_data2~298_combout ;
wire \id_stage|reg_file|Read_data2~299_combout ;
wire \id_ex_buffer1|EX1_rs2~13_combout ;
wire \forwarding_stage|store_rs2_mux|out[13]~44_combout ;
wire \forwarding_stage|store_rs2_mux|out[13]~43_combout ;
wire \forwarding_stage|store_rs2_mux|out[13]~45_combout ;
wire \ex_mem_buffer|MEM_rs2[13]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[13]~13_combout ;
wire \forwarding_stage|alu_oper2|out[13]~43_combout ;
wire \forwarding_stage|alu_oper2|out[13]~44_combout ;
wire \if_id_buffer|ID_INST~13_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~16_combout ;
wire \forwarding_stage|alu_oper2|out[13]~45_combout ;
wire \ex_stage|alu|Mux15~0_combout ;
wire \ex_stage|alu|Mux4~19_combout ;
wire \id_stage|BR|PC_src[0]~0_combout ;
wire \ex_stage|alu|Mux4~16_combout ;
wire \id_stage|reg_file|reg_file[13][28]~q ;
wire \id_stage|reg_file|reg_file[12][28]~q ;
wire \id_stage|reg_file|Read_data2~611_combout ;
wire \id_stage|reg_file|reg_file[15][28]~q ;
wire \id_stage|reg_file|reg_file[14][28]~q ;
wire \id_stage|reg_file|Read_data2~612_combout ;
wire \id_stage|reg_file|reg_file[30][28]~q ;
wire \id_stage|reg_file|reg_file[26][28]~q ;
wire \id_stage|reg_file|reg_file[22][28]~q ;
wire \id_stage|reg_file|reg_file[18][28]~q ;
wire \id_stage|reg_file|Read_data2~594_combout ;
wire \id_stage|reg_file|Read_data2~595_combout ;
wire \id_stage|reg_file|reg_file[27][28]~q ;
wire \id_stage|reg_file|reg_file[31][28]~q ;
wire \id_stage|reg_file|reg_file[19][28]~q ;
wire \id_stage|reg_file|reg_file[23][28]~q ;
wire \id_stage|reg_file|Read_data2~601_combout ;
wire \id_stage|reg_file|Read_data2~602_combout ;
wire \id_stage|reg_file|reg_file[20][28]~q ;
wire \id_stage|reg_file|reg_file[28][28]~q ;
wire \id_stage|reg_file|reg_file[24][28]~q ;
wire \id_stage|reg_file|reg_file[16][28]~q ;
wire \id_stage|reg_file|Read_data2~598_combout ;
wire \id_stage|reg_file|Read_data2~599_combout ;
wire \id_stage|reg_file|reg_file[25][28]~q ;
wire \id_stage|reg_file|reg_file[17][28]~q ;
wire \id_stage|reg_file|Read_data2~596_combout ;
wire \id_stage|reg_file|reg_file[29][28]~q ;
wire \id_stage|reg_file|reg_file[21][28]~q ;
wire \id_stage|reg_file|Read_data2~597_combout ;
wire \id_stage|reg_file|Read_data2~600_combout ;
wire \id_stage|reg_file|Read_data2~603_combout ;
wire \id_stage|reg_file|reg_file[9][28]~feeder_combout ;
wire \id_stage|reg_file|reg_file[9][28]~q ;
wire \id_stage|reg_file|reg_file[10][28]~q ;
wire \id_stage|reg_file|reg_file[8][28]~q ;
wire \id_stage|reg_file|Read_data2~604_combout ;
wire \id_stage|reg_file|reg_file[11][28]~q ;
wire \id_stage|reg_file|Read_data2~605_combout ;
wire \id_stage|reg_file|reg_file[6][28]~q ;
wire \id_stage|reg_file|reg_file[7][28]~q ;
wire \id_stage|reg_file|reg_file[5][28]~q ;
wire \id_stage|reg_file|reg_file[4][28]~feeder_combout ;
wire \id_stage|reg_file|reg_file[4][28]~q ;
wire \id_stage|reg_file|Read_data2~606_combout ;
wire \id_stage|reg_file|Read_data2~607_combout ;
wire \id_stage|reg_file|reg_file[2][28]~q ;
wire \id_stage|reg_file|reg_file[1][28]~q ;
wire \id_stage|reg_file|Read_data2~608_combout ;
wire \id_stage|reg_file|reg_file[3][28]~q ;
wire \id_stage|reg_file|Read_data2~609_combout ;
wire \id_stage|reg_file|Read_data2~610_combout ;
wire \id_stage|reg_file|Read_data2~613_combout ;
wire \id_stage|reg_file|Read_data2~614_combout ;
wire \id_ex_buffer1|EX1_rs2~28_combout ;
wire \forwarding_stage|store_rs2_mux|out[28]~88_combout ;
wire \if_id_buffer|ID_PC~29_combout ;
wire \id_ex_buffer1|EX1_PC~28_combout ;
wire \id_ex_buffer2|EX2_PC~28_combout ;
wire \id_ex_buffer1|EX1_forward_to_B[0]~0_combout ;
wire \forwarding_stage|alu_oper2|out[0]~3_combout ;
wire \forwarding_stage|alu_oper2|out[0]~4_combout ;
wire \forwarding_stage|alu_oper2|out[0]~6_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[30]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][30]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][30]~q ;
wire \id_stage|reg_file|reg_file[14][30]~q ;
wire \id_stage|reg_file|reg_file[13][30]~q ;
wire \id_stage|reg_file|reg_file[12][30]~q ;
wire \id_stage|reg_file|Read_data2~653_combout ;
wire \id_stage|reg_file|Read_data2~654_combout ;
wire \id_stage|reg_file|reg_file[23][30]~q ;
wire \id_stage|reg_file|reg_file[19][30]~q ;
wire \id_stage|reg_file|Read_data2~643_combout ;
wire \id_stage|reg_file|reg_file[31][30]~q ;
wire \id_stage|reg_file|reg_file[27][30]~q ;
wire \id_stage|reg_file|Read_data2~644_combout ;
wire \id_stage|reg_file|reg_file[18][30]~q ;
wire \id_stage|reg_file|reg_file[22][30]~q ;
wire \id_stage|reg_file|Read_data2~636_combout ;
wire \id_stage|reg_file|reg_file[26][30]~q ;
wire \id_stage|reg_file|reg_file[30][30]~q ;
wire \id_stage|reg_file|Read_data2~637_combout ;
wire \id_stage|reg_file|reg_file[20][30]~q ;
wire \id_stage|reg_file|reg_file[28][30]~q ;
wire \id_stage|reg_file|reg_file[24][30]~q ;
wire \id_stage|reg_file|reg_file[16][30]~q ;
wire \id_stage|reg_file|Read_data2~640_combout ;
wire \id_stage|reg_file|Read_data2~641_combout ;
wire \id_stage|reg_file|reg_file[21][30]~q ;
wire \id_stage|reg_file|reg_file[29][30]~q ;
wire \id_stage|reg_file|reg_file[25][30]~q ;
wire \id_stage|reg_file|reg_file[17][30]~q ;
wire \id_stage|reg_file|Read_data2~638_combout ;
wire \id_stage|reg_file|Read_data2~639_combout ;
wire \id_stage|reg_file|Read_data2~642_combout ;
wire \id_stage|reg_file|Read_data2~645_combout ;
wire \id_stage|reg_file|reg_file[9][30]~q ;
wire \id_stage|reg_file|reg_file[11][30]~q ;
wire \id_stage|reg_file|reg_file[10][30]~q ;
wire \id_stage|reg_file|reg_file[8][30]~q ;
wire \id_stage|reg_file|Read_data2~646_combout ;
wire \id_stage|reg_file|Read_data2~647_combout ;
wire \id_stage|reg_file|reg_file[2][30]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][30]~q ;
wire \id_stage|reg_file|reg_file[1][30]~q ;
wire \id_stage|reg_file|Read_data2~650_combout ;
wire \id_stage|reg_file|reg_file[3][30]~q ;
wire \id_stage|reg_file|reg_file[7][30]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][30]~q ;
wire \id_stage|reg_file|reg_file[6][30]~q ;
wire \id_stage|reg_file|reg_file[5][30]~q ;
wire \id_stage|reg_file|reg_file[4][30]~q ;
wire \id_stage|reg_file|Read_data2~648_combout ;
wire \id_stage|reg_file|Read_data2~649_combout ;
wire \id_stage|reg_file|Read_data2~651_combout ;
wire \id_stage|reg_file|Read_data2~652_combout ;
wire \id_stage|reg_file|Read_data2~655_combout ;
wire \id_stage|reg_file|Read_data2~656_combout ;
wire \id_ex_buffer1|EX1_rs2~30_combout ;
wire \forwarding_stage|store_rs2_mux|out[30]~94_combout ;
wire \forwarding_stage|store_rs2_mux|out[30]~95_combout ;
wire \forwarding_stage|store_rs2_mux|out[30]~96_combout ;
wire \ex_mem_buffer|MEM_rs2[30]~feeder_combout ;
wire \id_stage|reg_file|reg_file[13][31]~q ;
wire \id_stage|reg_file|reg_file[15][31]~q ;
wire \id_stage|reg_file|reg_file[14][31]~q ;
wire \id_stage|reg_file|reg_file[12][31]~q ;
wire \id_stage|reg_file|Read_data1~674_combout ;
wire \id_stage|reg_file|Read_data1~675_combout ;
wire \id_stage|reg_file|Read_data1[0]~13_combout ;
wire \id_stage|reg_file|reg_file[10][31]~q ;
wire \id_stage|reg_file|reg_file[11][31]~q ;
wire \id_stage|reg_file|reg_file[8][31]~q ;
wire \id_stage|reg_file|reg_file[9][31]~q ;
wire \id_stage|reg_file|Read_data1~657_combout ;
wire \id_stage|reg_file|Read_data1~658_combout ;
wire \id_stage|reg_file|Read_data1[0]~10_combout ;
wire \id_stage|reg_file|reg_file[2][31]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][31]~q ;
wire \id_stage|reg_file|Read_data1[0]~17_combout ;
wire \id_stage|reg_file|reg_file[3][31]~q ;
wire \id_stage|reg_file|reg_file[1][31]~q ;
wire \id_stage|reg_file|reg_file[6][31]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][31]~q ;
wire \id_stage|reg_file|reg_file[4][31]~q ;
wire \id_stage|reg_file|Read_data1~669_combout ;
wire \id_stage|reg_file|reg_file[7][31]~q ;
wire \id_stage|reg_file|reg_file[5][31]~q ;
wire \id_stage|reg_file|Read_data1~670_combout ;
wire \id_stage|reg_file|Read_data1~671_combout ;
wire \id_stage|reg_file|Read_data1~672_combout ;
wire \id_stage|reg_file|reg_file[31][31]~q ;
wire \id_stage|reg_file|reg_file[27][31]~q ;
wire \id_stage|reg_file|reg_file[19][31]~q ;
wire \id_stage|reg_file|reg_file[23][31]~q ;
wire \id_stage|reg_file|Read_data1~666_combout ;
wire \id_stage|reg_file|Read_data1~667_combout ;
wire \id_stage|reg_file|reg_file[29][31]~q ;
wire \id_stage|reg_file|reg_file[21][31]~q ;
wire \id_stage|reg_file|reg_file[25][31]~q ;
wire \id_stage|reg_file|reg_file[17][31]~q ;
wire \id_stage|reg_file|Read_data1~659_combout ;
wire \id_stage|reg_file|Read_data1~660_combout ;
wire \id_stage|reg_file|reg_file[28][31]~q ;
wire \id_stage|reg_file|reg_file[20][31]~q ;
wire \id_stage|reg_file|reg_file[16][31]~q ;
wire \id_stage|reg_file|reg_file[24][31]~q ;
wire \id_stage|reg_file|Read_data1~663_combout ;
wire \id_stage|reg_file|Read_data1~664_combout ;
wire \id_stage|reg_file|reg_file[30][31]~q ;
wire \id_stage|reg_file|reg_file[26][31]~q ;
wire \id_stage|reg_file|reg_file[18][31]~q ;
wire \id_stage|reg_file|reg_file[22][31]~q ;
wire \id_stage|reg_file|Read_data1~661_combout ;
wire \id_stage|reg_file|Read_data1~662_combout ;
wire \id_stage|reg_file|Read_data1~665_combout ;
wire \id_stage|reg_file|Read_data1~668_combout ;
wire \id_stage|reg_file|Read_data1~673_combout ;
wire \id_stage|reg_file|Read_data1~676_combout ;
wire \id_stage|reg_file|Read_data1~677_combout ;
wire \id_ex_buffer1|EX1_rs1~31_combout ;
wire \forwarding_stage|alu_oper1|out[31]~122_combout ;
wire \forwarding_stage|alu_oper1|out[31]~123_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~38_combout ;
wire \id_stage|immed_gen|always0~3_combout ;
wire \if_id_buffer|ID_INST~15_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~19_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~21_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~37_combout ;
wire \forwarding_stage|alu_oper2|out[31]~97_combout ;
wire \forwarding_stage|alu_oper2|out[31]~98_combout ;
wire \forwarding_stage|alu_oper2|out[31]~99_combout ;
wire \ex_stage|alu|Mux33~0_combout ;
wire \ex_stage|alu|Mux18~3_combout ;
wire \if_id_buffer|ID_PC~23_combout ;
wire \id_ex_buffer1|EX1_PC~22_combout ;
wire \id_ex_buffer2|EX2_PC~22_combout ;
wire \id_ex_buffer2|EX2_PC[22]~feeder_combout ;
wire \id_stage|reg_file|reg_file[11][21]~q ;
wire \id_stage|reg_file|reg_file[10][21]~q ;
wire \id_stage|reg_file|reg_file[9][21]~q ;
wire \id_stage|reg_file|reg_file[8][21]~q ;
wire \id_stage|reg_file|Read_data2~447_combout ;
wire \id_stage|reg_file|Read_data2~448_combout ;
wire \id_stage|reg_file|reg_file[15][21]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][21]~q ;
wire \id_stage|reg_file|reg_file[13][21]~q ;
wire \id_stage|reg_file|reg_file[14][21]~q ;
wire \id_stage|reg_file|reg_file[12][21]~q ;
wire \id_stage|reg_file|Read_data2~464_combout ;
wire \id_stage|reg_file|Read_data2~465_combout ;
wire \id_stage|reg_file|reg_file[2][21]~q ;
wire \id_stage|reg_file|reg_file[3][21]~feeder_combout ;
wire \id_stage|reg_file|reg_file[3][21]~q ;
wire \id_stage|reg_file|reg_file[1][21]~q ;
wire \id_stage|reg_file|reg_file[5][21]~q ;
wire \id_stage|reg_file|reg_file[7][21]~q ;
wire \id_stage|reg_file|reg_file[6][21]~q ;
wire \id_stage|reg_file|reg_file[4][21]~q ;
wire \id_stage|reg_file|Read_data2~459_combout ;
wire \id_stage|reg_file|Read_data2~460_combout ;
wire \id_stage|reg_file|Read_data2~461_combout ;
wire \id_stage|reg_file|Read_data2~462_combout ;
wire \id_stage|reg_file|reg_file[21][21]~q ;
wire \id_stage|reg_file|reg_file[29][21]~q ;
wire \id_stage|reg_file|reg_file[25][21]~q ;
wire \id_stage|reg_file|reg_file[17][21]~q ;
wire \id_stage|reg_file|Read_data2~449_combout ;
wire \id_stage|reg_file|Read_data2~450_combout ;
wire \id_stage|reg_file|reg_file[19][21]~q ;
wire \id_stage|reg_file|reg_file[23][21]~q ;
wire \id_stage|reg_file|Read_data2~456_combout ;
wire \id_stage|reg_file|reg_file[31][21]~q ;
wire \id_stage|reg_file|reg_file[27][21]~q ;
wire \id_stage|reg_file|Read_data2~457_combout ;
wire \id_stage|reg_file|reg_file[22][21]~q ;
wire \id_stage|reg_file|reg_file[18][21]~q ;
wire \id_stage|reg_file|Read_data2~451_combout ;
wire \id_stage|reg_file|reg_file[30][21]~q ;
wire \id_stage|reg_file|reg_file[26][21]~q ;
wire \id_stage|reg_file|Read_data2~452_combout ;
wire \id_stage|reg_file|reg_file[24][21]~q ;
wire \id_stage|reg_file|reg_file[16][21]~q ;
wire \id_stage|reg_file|Read_data2~453_combout ;
wire \id_stage|reg_file|reg_file[20][21]~feeder_combout ;
wire \id_stage|reg_file|reg_file[20][21]~q ;
wire \id_stage|reg_file|reg_file[28][21]~q ;
wire \id_stage|reg_file|Read_data2~454_combout ;
wire \id_stage|reg_file|Read_data2~455_combout ;
wire \id_stage|reg_file|Read_data2~458_combout ;
wire \id_stage|reg_file|Read_data2~463_combout ;
wire \id_stage|reg_file|Read_data2~466_combout ;
wire \id_stage|reg_file|Read_data2~467_combout ;
wire \id_ex_buffer1|EX1_rs2~21_combout ;
wire \forwarding_stage|store_rs2_mux|out[21]~68_combout ;
wire \forwarding_stage|alu_oper1|out[3]~17_combout ;
wire \id_stage|reg_file|reg_file[8][3]~q ;
wire \id_stage|reg_file|reg_file[9][3]~q ;
wire \id_stage|reg_file|Read_data1~69_combout ;
wire \id_stage|reg_file|reg_file[11][3]~q ;
wire \id_stage|reg_file|reg_file[10][3]~q ;
wire \id_stage|reg_file|Read_data1~70_combout ;
wire \id_stage|reg_file|reg_file[13][3]~q ;
wire \id_stage|reg_file|reg_file[12][3]~q ;
wire \id_stage|reg_file|reg_file[14][3]~q ;
wire \id_stage|reg_file|Read_data1~86_combout ;
wire \id_stage|reg_file|reg_file[15][3]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][3]~q ;
wire \id_stage|reg_file|Read_data1~87_combout ;
wire \id_stage|reg_file|reg_file[3][3]~q ;
wire \id_stage|reg_file|reg_file[2][3]~q ;
wire \id_stage|reg_file|reg_file[1][3]~q ;
wire \id_stage|reg_file|reg_file[5][3]~feeder_combout ;
wire \id_stage|reg_file|reg_file[5][3]~q ;
wire \id_stage|reg_file|reg_file[7][3]~q ;
wire \id_stage|reg_file|reg_file[6][3]~q ;
wire \id_stage|reg_file|reg_file[4][3]~q ;
wire \id_stage|reg_file|Read_data1~81_combout ;
wire \id_stage|reg_file|Read_data1~82_combout ;
wire \id_stage|reg_file|Read_data1~83_combout ;
wire \id_stage|reg_file|Read_data1~84_combout ;
wire \id_stage|reg_file|reg_file[17][3]~q ;
wire \id_stage|reg_file|reg_file[25][3]~q ;
wire \id_stage|reg_file|Read_data1~71_combout ;
wire \id_stage|reg_file|reg_file[21][3]~q ;
wire \id_stage|reg_file|reg_file[29][3]~q ;
wire \id_stage|reg_file|Read_data1~72_combout ;
wire \id_stage|reg_file|reg_file[19][3]~q ;
wire \id_stage|reg_file|reg_file[23][3]~q ;
wire \id_stage|reg_file|Read_data1~78_combout ;
wire \id_stage|reg_file|reg_file[31][3]~q ;
wire \id_stage|reg_file|reg_file[27][3]~q ;
wire \id_stage|reg_file|Read_data1~79_combout ;
wire \id_stage|reg_file|reg_file[30][3]~q ;
wire \id_stage|reg_file|reg_file[26][3]~q ;
wire \id_stage|reg_file|reg_file[18][3]~q ;
wire \id_stage|reg_file|reg_file[22][3]~q ;
wire \id_stage|reg_file|Read_data1~73_combout ;
wire \id_stage|reg_file|Read_data1~74_combout ;
wire \id_stage|reg_file|reg_file[20][3]~feeder_combout ;
wire \id_stage|reg_file|reg_file[20][3]~q ;
wire \id_stage|reg_file|reg_file[16][3]~q ;
wire \id_stage|reg_file|reg_file[24][3]~q ;
wire \id_stage|reg_file|Read_data1~75_combout ;
wire \id_stage|reg_file|reg_file[28][3]~feeder_combout ;
wire \id_stage|reg_file|reg_file[28][3]~q ;
wire \id_stage|reg_file|Read_data1~76_combout ;
wire \id_stage|reg_file|Read_data1~77_combout ;
wire \id_stage|reg_file|Read_data1~80_combout ;
wire \id_stage|reg_file|Read_data1~85_combout ;
wire \id_stage|reg_file|Read_data1~88_combout ;
wire \id_stage|reg_file|Read_data1~89_combout ;
wire \id_ex_buffer1|EX1_rs1~3_combout ;
wire \forwarding_stage|alu_oper1|out[3]~16_combout ;
wire \forwarding_stage|alu_oper1|out[3]~128_combout ;
wire \forwarding_stage|alu_oper1|out[3]~18_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~39_combout ;
wire \forwarding_stage|store_rs2_mux|out[5]~19_combout ;
wire \id_stage|reg_file|reg_file[14][5]~q ;
wire \id_stage|reg_file|reg_file[12][5]~q ;
wire \id_stage|reg_file|Read_data2~128_combout ;
wire \id_stage|reg_file|reg_file[13][5]~q ;
wire \id_stage|reg_file|reg_file[15][5]~q ;
wire \id_stage|reg_file|Read_data2~129_combout ;
wire \id_stage|reg_file|reg_file[11][5]~q ;
wire \id_stage|reg_file|reg_file[10][5]~q ;
wire \id_stage|reg_file|reg_file[9][5]~q ;
wire \id_stage|reg_file|reg_file[8][5]~q ;
wire \id_stage|reg_file|Read_data2~111_combout ;
wire \id_stage|reg_file|Read_data2~112_combout ;
wire \id_stage|reg_file|reg_file[2][5]~q ;
wire \id_stage|reg_file|reg_file[3][5]~q ;
wire \id_stage|reg_file|reg_file[1][5]~q ;
wire \id_stage|reg_file|reg_file[6][5]~q ;
wire \id_stage|reg_file|reg_file[4][5]~q ;
wire \id_stage|reg_file|Read_data2~123_combout ;
wire \id_stage|reg_file|reg_file[5][5]~q ;
wire \id_stage|reg_file|reg_file[7][5]~q ;
wire \id_stage|reg_file|Read_data2~124_combout ;
wire \id_stage|reg_file|Read_data2~125_combout ;
wire \id_stage|reg_file|Read_data2~126_combout ;
wire \id_stage|reg_file|reg_file[27][5]~q ;
wire \id_stage|reg_file|reg_file[31][5]~q ;
wire \id_stage|reg_file|reg_file[23][5]~q ;
wire \id_stage|reg_file|reg_file[19][5]~q ;
wire \id_stage|reg_file|Read_data2~120_combout ;
wire \id_stage|reg_file|Read_data2~121_combout ;
wire \id_stage|reg_file|reg_file[21][5]~q ;
wire \id_stage|reg_file|reg_file[29][5]~q ;
wire \id_stage|reg_file|reg_file[25][5]~q ;
wire \id_stage|reg_file|reg_file[17][5]~q ;
wire \id_stage|reg_file|Read_data2~113_combout ;
wire \id_stage|reg_file|Read_data2~114_combout ;
wire \id_stage|reg_file|reg_file[20][5]~q ;
wire \id_stage|reg_file|reg_file[24][5]~q ;
wire \id_stage|reg_file|reg_file[16][5]~q ;
wire \id_stage|reg_file|Read_data2~117_combout ;
wire \id_stage|reg_file|reg_file[28][5]~q ;
wire \id_stage|reg_file|Read_data2~118_combout ;
wire \id_stage|reg_file|reg_file[26][5]~q ;
wire \id_stage|reg_file|reg_file[30][5]~q ;
wire \id_stage|reg_file|reg_file[22][5]~q ;
wire \id_stage|reg_file|reg_file[18][5]~q ;
wire \id_stage|reg_file|Read_data2~115_combout ;
wire \id_stage|reg_file|Read_data2~116_combout ;
wire \id_stage|reg_file|Read_data2~119_combout ;
wire \id_stage|reg_file|Read_data2~122_combout ;
wire \id_stage|reg_file|Read_data2~127_combout ;
wire \id_stage|reg_file|Read_data2~130_combout ;
wire \id_stage|reg_file|Read_data2~131_combout ;
wire \id_ex_buffer1|EX1_rs2~5_combout ;
wire \forwarding_stage|store_rs2_mux|out[5]~20_combout ;
wire \forwarding_stage|store_rs2_mux|out[5]~21_combout ;
wire \ex_mem_buffer|MEM_rs2[5]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[5]~5_combout ;
wire \id_stage|reg_file|Read_data1~128_combout ;
wire \id_stage|reg_file|Read_data1~129_combout ;
wire \id_stage|reg_file|Read_data1~111_combout ;
wire \id_stage|reg_file|Read_data1~112_combout ;
wire \id_stage|reg_file|Read_data1~113_combout ;
wire \id_stage|reg_file|Read_data1~114_combout ;
wire \id_stage|reg_file|Read_data1~117_combout ;
wire \id_stage|reg_file|Read_data1~118_combout ;
wire \id_stage|reg_file|Read_data1~115_combout ;
wire \id_stage|reg_file|Read_data1~116_combout ;
wire \id_stage|reg_file|Read_data1~119_combout ;
wire \id_stage|reg_file|Read_data1~120_combout ;
wire \id_stage|reg_file|Read_data1~121_combout ;
wire \id_stage|reg_file|Read_data1~122_combout ;
wire \id_stage|reg_file|Read_data1~123_combout ;
wire \id_stage|reg_file|Read_data1~124_combout ;
wire \id_stage|reg_file|Read_data1~125_combout ;
wire \id_stage|reg_file|Read_data1~126_combout ;
wire \id_stage|reg_file|Read_data1~127_combout ;
wire \id_stage|reg_file|Read_data1~130_combout ;
wire \id_stage|reg_file|Read_data1~131_combout ;
wire \id_ex_buffer1|EX1_rs1~5_combout ;
wire \forwarding_stage|alu_oper1|out[5]~22_combout ;
wire \forwarding_stage|alu_oper1|out[5]~23_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~41_combout ;
wire \ex_stage|alu|ShiftLeft0~25_combout ;
wire \id_stage|reg_file|reg_file[14][4]~q ;
wire \id_stage|reg_file|reg_file[12][4]~q ;
wire \id_stage|reg_file|reg_file[13][4]~q ;
wire \id_stage|reg_file|Read_data1~107_combout ;
wire \id_stage|reg_file|Read_data1~108_combout ;
wire \id_stage|reg_file|reg_file[26][4]~q ;
wire \id_stage|reg_file|reg_file[30][4]~q ;
wire \id_stage|reg_file|reg_file[18][4]~q ;
wire \id_stage|reg_file|reg_file[22][4]~q ;
wire \id_stage|reg_file|Read_data1~90_combout ;
wire \id_stage|reg_file|Read_data1~91_combout ;
wire \id_stage|reg_file|reg_file[17][4]~q ;
wire \id_stage|reg_file|reg_file[25][4]~q ;
wire \id_stage|reg_file|Read_data1~92_combout ;
wire \id_stage|reg_file|reg_file[21][4]~q ;
wire \id_stage|reg_file|reg_file[29][4]~q ;
wire \id_stage|reg_file|Read_data1~93_combout ;
wire \id_stage|reg_file|reg_file[28][4]~q ;
wire \id_stage|reg_file|reg_file[20][4]~q ;
wire \id_stage|reg_file|reg_file[24][4]~q ;
wire \id_stage|reg_file|reg_file[16][4]~q ;
wire \id_stage|reg_file|Read_data1~94_combout ;
wire \id_stage|reg_file|Read_data1~95_combout ;
wire \id_stage|reg_file|Read_data1~96_combout ;
wire \id_stage|reg_file|reg_file[31][4]~q ;
wire \id_stage|reg_file|reg_file[27][4]~q ;
wire \id_stage|reg_file|reg_file[19][4]~q ;
wire \id_stage|reg_file|reg_file[23][4]~q ;
wire \id_stage|reg_file|Read_data1~97_combout ;
wire \id_stage|reg_file|Read_data1~98_combout ;
wire \id_stage|reg_file|Read_data1~99_combout ;
wire \id_stage|reg_file|reg_file[11][4]~q ;
wire \id_stage|reg_file|reg_file[9][4]~q ;
wire \id_stage|reg_file|reg_file[8][4]~q ;
wire \id_stage|reg_file|reg_file[10][4]~q ;
wire \id_stage|reg_file|Read_data1~100_combout ;
wire \id_stage|reg_file|Read_data1~101_combout ;
wire \id_stage|reg_file|reg_file[3][4]~q ;
wire \id_stage|reg_file|reg_file[2][4]~q ;
wire \id_stage|reg_file|reg_file[1][4]~q ;
wire \id_stage|reg_file|Read_data1~104_combout ;
wire \id_stage|reg_file|reg_file[7][4]~q ;
wire \id_stage|reg_file|reg_file[6][4]~q ;
wire \id_stage|reg_file|reg_file[4][4]~q ;
wire \id_stage|reg_file|reg_file[5][4]~q ;
wire \id_stage|reg_file|Read_data1~102_combout ;
wire \id_stage|reg_file|Read_data1~103_combout ;
wire \id_stage|reg_file|Read_data1~105_combout ;
wire \id_stage|reg_file|Read_data1~106_combout ;
wire \id_stage|reg_file|Read_data1~109_combout ;
wire \id_stage|reg_file|Read_data1~110_combout ;
wire \id_ex_buffer1|EX1_rs1~4_combout ;
wire \forwarding_stage|alu_oper1|out[4]~19_combout ;
wire \ex_stage|Add0~10_combout ;
wire \forwarding_stage|alu_oper1|out[4]~20_combout ;
wire \forwarding_stage|alu_oper1|out[4]~129_combout ;
wire \forwarding_stage|alu_oper1|out[4]~21_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~40_combout ;
wire \ex_stage|alu|ShiftLeft0~22_combout ;
wire \ex_stage|alu|ShiftLeft0~26_combout ;
wire \id_stage|reg_file|reg_file[10][1]~q ;
wire \id_stage|reg_file|reg_file[11][1]~q ;
wire \id_stage|reg_file|reg_file[8][1]~q ;
wire \id_stage|reg_file|reg_file[9][1]~q ;
wire \id_stage|reg_file|Read_data1~27_combout ;
wire \id_stage|reg_file|Read_data1~28_combout ;
wire \id_stage|reg_file|reg_file[13][1]~q ;
wire \id_stage|reg_file|reg_file[15][1]~q ;
wire \id_stage|reg_file|reg_file[12][1]~q ;
wire \id_stage|reg_file|reg_file[14][1]~q ;
wire \id_stage|reg_file|Read_data1~44_combout ;
wire \id_stage|reg_file|Read_data1~45_combout ;
wire \id_stage|reg_file|reg_file[3][1]~q ;
wire \id_stage|reg_file|reg_file[2][1]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][1]~q ;
wire \id_stage|reg_file|reg_file[1][1]~q ;
wire \id_stage|reg_file|reg_file[7][1]~q ;
wire \id_stage|reg_file|reg_file[5][1]~q ;
wire \id_stage|reg_file|reg_file[4][1]~feeder_combout ;
wire \id_stage|reg_file|reg_file[4][1]~q ;
wire \id_stage|reg_file|reg_file[6][1]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][1]~q ;
wire \id_stage|reg_file|Read_data1~39_combout ;
wire \id_stage|reg_file|Read_data1~40_combout ;
wire \id_stage|reg_file|Read_data1~41_combout ;
wire \id_stage|reg_file|Read_data1~42_combout ;
wire \id_stage|reg_file|reg_file[29][1]~q ;
wire \id_stage|reg_file|reg_file[21][1]~q ;
wire \id_stage|reg_file|reg_file[17][1]~q ;
wire \id_stage|reg_file|reg_file[25][1]~q ;
wire \id_stage|reg_file|Read_data1~29_combout ;
wire \id_stage|reg_file|Read_data1~30_combout ;
wire \id_stage|reg_file|reg_file[18][1]~q ;
wire \id_stage|reg_file|reg_file[22][1]~q ;
wire \id_stage|reg_file|Read_data1~31_combout ;
wire \id_stage|reg_file|reg_file[26][1]~q ;
wire \id_stage|reg_file|reg_file[30][1]~q ;
wire \id_stage|reg_file|Read_data1~32_combout ;
wire \id_stage|reg_file|reg_file[28][1]~feeder_combout ;
wire \id_stage|reg_file|reg_file[28][1]~q ;
wire \id_stage|reg_file|reg_file[20][1]~q ;
wire \id_stage|reg_file|reg_file[16][1]~feeder_combout ;
wire \id_stage|reg_file|reg_file[16][1]~q ;
wire \id_stage|reg_file|reg_file[24][1]~feeder_combout ;
wire \id_stage|reg_file|reg_file[24][1]~q ;
wire \id_stage|reg_file|Read_data1~33_combout ;
wire \id_stage|reg_file|Read_data1~34_combout ;
wire \id_stage|reg_file|Read_data1~35_combout ;
wire \id_stage|reg_file|reg_file[31][1]~q ;
wire \id_stage|reg_file|reg_file[27][1]~q ;
wire \id_stage|reg_file|reg_file[19][1]~q ;
wire \id_stage|reg_file|reg_file[23][1]~q ;
wire \id_stage|reg_file|Read_data1~36_combout ;
wire \id_stage|reg_file|Read_data1~37_combout ;
wire \id_stage|reg_file|Read_data1~38_combout ;
wire \id_stage|reg_file|Read_data1~43_combout ;
wire \id_stage|reg_file|Read_data1~46_combout ;
wire \id_stage|reg_file|Read_data1~47_combout ;
wire \id_ex_buffer1|EX1_rs1~1_combout ;
wire \forwarding_stage|alu_oper1|out[1]~11_combout ;
wire \forwarding_stage|alu_oper1|out[1]~12_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~13_combout ;
wire \ex_stage|alu|ShiftLeft0~14_combout ;
wire \ex_stage|alu|ShiftLeft0~27_combout ;
wire \ex_stage|alu|Mux23~2_combout ;
wire \ex_stage|alu|Mux18~5_combout ;
wire \ex_stage|alu|Mux18~4_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[29]~feeder_combout ;
wire \id_ex_buffer1|EX1_rs2~29_combout ;
wire \forwarding_stage|store_rs2_mux|out[29]~91_combout ;
wire \forwarding_stage|store_rs2_mux|out[29]~92_combout ;
wire \forwarding_stage|store_rs2_mux|out[29]~93_combout ;
wire \ex_mem_buffer|MEM_rs2[29]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[29]~29_combout ;
wire \id_stage|reg_file|reg_file[11][29]~q ;
wire \id_stage|reg_file|reg_file[10][29]~q ;
wire \id_stage|reg_file|reg_file[9][29]~q ;
wire \id_stage|reg_file|reg_file[8][29]~q ;
wire \id_stage|reg_file|Read_data2~615_combout ;
wire \id_stage|reg_file|Read_data2~616_combout ;
wire \id_stage|reg_file|reg_file[15][29]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][29]~q ;
wire \id_stage|reg_file|reg_file[13][29]~q ;
wire \id_stage|reg_file|reg_file[14][29]~q ;
wire \id_stage|reg_file|reg_file[12][29]~q ;
wire \id_stage|reg_file|Read_data2~632_combout ;
wire \id_stage|reg_file|Read_data2~633_combout ;
wire \id_stage|reg_file|reg_file[19][29]~q ;
wire \id_stage|reg_file|reg_file[23][29]~q ;
wire \id_stage|reg_file|Read_data2~624_combout ;
wire \id_stage|reg_file|reg_file[31][29]~q ;
wire \id_stage|reg_file|reg_file[27][29]~q ;
wire \id_stage|reg_file|Read_data2~625_combout ;
wire \id_stage|reg_file|reg_file[26][29]~q ;
wire \id_stage|reg_file|reg_file[30][29]~q ;
wire \id_stage|reg_file|reg_file[22][29]~q ;
wire \id_stage|reg_file|reg_file[18][29]~q ;
wire \id_stage|reg_file|Read_data2~619_combout ;
wire \id_stage|reg_file|Read_data2~620_combout ;
wire \id_stage|reg_file|reg_file[24][29]~q ;
wire \id_stage|reg_file|reg_file[16][29]~q ;
wire \id_stage|reg_file|Read_data2~621_combout ;
wire \id_stage|reg_file|reg_file[20][29]~q ;
wire \id_stage|reg_file|reg_file[28][29]~q ;
wire \id_stage|reg_file|Read_data2~622_combout ;
wire \id_stage|reg_file|Read_data2~623_combout ;
wire \id_stage|reg_file|reg_file[21][29]~q ;
wire \id_stage|reg_file|reg_file[29][29]~q ;
wire \id_stage|reg_file|reg_file[25][29]~q ;
wire \id_stage|reg_file|reg_file[17][29]~q ;
wire \id_stage|reg_file|Read_data2~617_combout ;
wire \id_stage|reg_file|Read_data2~618_combout ;
wire \id_stage|reg_file|Read_data2~626_combout ;
wire \id_stage|reg_file|reg_file[2][29]~q ;
wire \id_stage|reg_file|reg_file[3][29]~q ;
wire \id_stage|reg_file|reg_file[1][29]~q ;
wire \id_stage|reg_file|reg_file[6][29]~q ;
wire \id_stage|reg_file|reg_file[4][29]~feeder_combout ;
wire \id_stage|reg_file|reg_file[4][29]~q ;
wire \id_stage|reg_file|Read_data2~627_combout ;
wire \id_stage|reg_file|reg_file[7][29]~q ;
wire \id_stage|reg_file|reg_file[5][29]~q ;
wire \id_stage|reg_file|Read_data2~628_combout ;
wire \id_stage|reg_file|Read_data2~629_combout ;
wire \id_stage|reg_file|Read_data2~630_combout ;
wire \id_stage|reg_file|Read_data2~631_combout ;
wire \id_stage|reg_file|Read_data2~634_combout ;
wire \id_stage|reg_file|Read_data2~635_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~35_combout ;
wire \forwarding_stage|alu_oper2|out[29]~91_combout ;
wire \forwarding_stage|alu_oper2|out[29]~92_combout ;
wire \forwarding_stage|alu_oper2|out[29]~93_combout ;
wire \ex_stage|alu|Mux31~4_combout ;
wire \ex_stage|alu|Mux4~14_combout ;
wire \ex_stage|alu|Mux31~3_combout ;
wire \ex_stage|alu|Add0~89_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~34_combout ;
wire \forwarding_stage|alu_oper2|out[28]~88_combout ;
wire \forwarding_stage|alu_oper2|out[28]~89_combout ;
wire \forwarding_stage|alu_oper2|out[28]~90_combout ;
wire \ex_stage|alu|Add0~86_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[27]~feeder_combout ;
wire \id_ex_buffer1|EX1_rs2~27_combout ;
wire \forwarding_stage|store_rs2_mux|out[27]~85_combout ;
wire \forwarding_stage|store_rs2_mux|out[27]~86_combout ;
wire \forwarding_stage|store_rs2_mux|out[27]~87_combout ;
wire \ex_mem_buffer|MEM_rs2[27]~feeder_combout ;
wire \id_stage|reg_file|reg_file[14][26]~q ;
wire \id_stage|reg_file|reg_file[15][26]~q ;
wire \id_stage|reg_file|reg_file[12][26]~q ;
wire \id_stage|reg_file|reg_file[13][26]~q ;
wire \id_stage|reg_file|Read_data1~569_combout ;
wire \id_stage|reg_file|Read_data1~570_combout ;
wire \id_stage|reg_file|reg_file[19][26]~q ;
wire \id_stage|reg_file|reg_file[23][26]~q ;
wire \id_stage|reg_file|Read_data1~559_combout ;
wire \id_stage|reg_file|reg_file[31][26]~q ;
wire \id_stage|reg_file|reg_file[27][26]~q ;
wire \id_stage|reg_file|Read_data1~560_combout ;
wire \id_stage|reg_file|reg_file[17][26]~q ;
wire \id_stage|reg_file|reg_file[25][26]~q ;
wire \id_stage|reg_file|Read_data1~554_combout ;
wire \id_stage|reg_file|reg_file[29][26]~q ;
wire \id_stage|reg_file|reg_file[21][26]~q ;
wire \id_stage|reg_file|Read_data1~555_combout ;
wire \id_stage|reg_file|reg_file[28][26]~q ;
wire \id_stage|reg_file|reg_file[16][26]~q ;
wire \id_stage|reg_file|reg_file[24][26]~q ;
wire \id_stage|reg_file|Read_data1~556_combout ;
wire \id_stage|reg_file|reg_file[20][26]~q ;
wire \id_stage|reg_file|Read_data1~557_combout ;
wire \id_stage|reg_file|Read_data1~558_combout ;
wire \id_stage|reg_file|reg_file[26][26]~q ;
wire \id_stage|reg_file|reg_file[18][26]~q ;
wire \id_stage|reg_file|reg_file[22][26]~q ;
wire \id_stage|reg_file|Read_data1~552_combout ;
wire \id_stage|reg_file|reg_file[30][26]~q ;
wire \id_stage|reg_file|Read_data1~553_combout ;
wire \id_stage|reg_file|Read_data1~561_combout ;
wire \id_stage|reg_file|reg_file[3][26]~q ;
wire \id_stage|reg_file|reg_file[7][26]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][26]~q ;
wire \id_stage|reg_file|reg_file[6][26]~q ;
wire \id_stage|reg_file|reg_file[4][26]~q ;
wire \id_stage|reg_file|reg_file[5][26]~q ;
wire \id_stage|reg_file|Read_data1~564_combout ;
wire \id_stage|reg_file|Read_data1~565_combout ;
wire \id_stage|reg_file|reg_file[2][26]~q ;
wire \id_stage|reg_file|reg_file[1][26]~q ;
wire \id_stage|reg_file|Read_data1~566_combout ;
wire \id_stage|reg_file|Read_data1~567_combout ;
wire \id_stage|reg_file|reg_file[8][26]~q ;
wire \id_stage|reg_file|reg_file[10][26]~q ;
wire \id_stage|reg_file|Read_data1~562_combout ;
wire \id_stage|reg_file|reg_file[9][26]~q ;
wire \id_stage|reg_file|reg_file[11][26]~q ;
wire \id_stage|reg_file|Read_data1~563_combout ;
wire \id_stage|reg_file|Read_data1~568_combout ;
wire \id_stage|reg_file|Read_data1~571_combout ;
wire \id_stage|reg_file|Read_data1~572_combout ;
wire \id_ex_buffer1|EX1_rs1~26_combout ;
wire \forwarding_stage|alu_oper1|out[26]~102_combout ;
wire \forwarding_stage|alu_oper1|out[26]~103_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~33_combout ;
wire \id_stage|reg_file|Read_data2~562_combout ;
wire \id_stage|reg_file|Read_data2~563_combout ;
wire \id_stage|reg_file|Read_data2~564_combout ;
wire \id_stage|reg_file|Read_data2~565_combout ;
wire \id_stage|reg_file|Read_data2~566_combout ;
wire \id_stage|reg_file|Read_data2~567_combout ;
wire \id_stage|reg_file|Read_data2~568_combout ;
wire \id_stage|reg_file|Read_data2~569_combout ;
wire \id_stage|reg_file|Read_data2~570_combout ;
wire \id_stage|reg_file|Read_data2~552_combout ;
wire \id_stage|reg_file|Read_data2~553_combout ;
wire \id_stage|reg_file|Read_data2~559_combout ;
wire \id_stage|reg_file|Read_data2~560_combout ;
wire \id_stage|reg_file|Read_data2~554_combout ;
wire \id_stage|reg_file|Read_data2~555_combout ;
wire \id_stage|reg_file|Read_data2~556_combout ;
wire \id_stage|reg_file|Read_data2~557_combout ;
wire \id_stage|reg_file|Read_data2~558_combout ;
wire \id_stage|reg_file|Read_data2~561_combout ;
wire \id_stage|reg_file|Read_data2~571_combout ;
wire \id_stage|reg_file|Read_data2~572_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~32_combout ;
wire \forwarding_stage|alu_oper2|out[26]~82_combout ;
wire \forwarding_stage|alu_oper2|out[26]~83_combout ;
wire \forwarding_stage|alu_oper2|out[26]~84_combout ;
wire \ex_stage|alu|Mux28~6_combout ;
wire \ex_stage|alu|Mux26~4_combout ;
wire \ex_stage|alu|Mux28~4_combout ;
wire \ex_stage|alu|ShiftRight0~50_combout ;
wire \ex_stage|alu|ShiftRight0~60_combout ;
wire \ex_stage|alu|ShiftRight0~61_combout ;
wire \ex_stage|alu|ShiftRight0~62_combout ;
wire \ex_stage|alu|ShiftRight0~103_combout ;
wire \if_id_buffer|ID_PC~17_combout ;
wire \id_ex_buffer1|EX1_PC~16_combout ;
wire \id_ex_buffer2|EX2_PC~16_combout ;
wire \if_stage|Add0~23 ;
wire \if_stage|Add0~24_combout ;
wire \if_stage|pc_src_mux|out~103_combout ;
wire \forwarding_stage|alu_oper1|out[13]~52_combout ;
wire \if_id_buffer|ID_PC~14_combout ;
wire \id_ex_buffer1|EX1_PC~13_combout ;
wire \id_ex_buffer2|EX2_PC~13_combout ;
wire \if_id_buffer|ID_PC~12_combout ;
wire \id_ex_buffer1|EX1_PC~11_combout ;
wire \id_ex_buffer2|EX2_PC~11_combout ;
wire \ex_stage|Add0~24 ;
wire \ex_stage|Add0~26 ;
wire \ex_stage|Add0~28 ;
wire \ex_stage|Add0~29_combout ;
wire \id_stage|reg_file|Read_data1~296_combout ;
wire \id_stage|reg_file|Read_data1~297_combout ;
wire \id_stage|reg_file|Read_data1~279_combout ;
wire \id_stage|reg_file|Read_data1~280_combout ;
wire \id_stage|reg_file|Read_data1~291_combout ;
wire \id_stage|reg_file|Read_data1~292_combout ;
wire \id_stage|reg_file|Read_data1~293_combout ;
wire \id_stage|reg_file|Read_data1~294_combout ;
wire \id_stage|reg_file|Read_data1~281_combout ;
wire \id_stage|reg_file|Read_data1~282_combout ;
wire \id_stage|reg_file|Read_data1~283_combout ;
wire \id_stage|reg_file|Read_data1~284_combout ;
wire \id_stage|reg_file|Read_data1~285_combout ;
wire \id_stage|reg_file|Read_data1~286_combout ;
wire \id_stage|reg_file|Read_data1~287_combout ;
wire \id_stage|reg_file|Read_data1~288_combout ;
wire \id_stage|reg_file|Read_data1~289_combout ;
wire \id_stage|reg_file|Read_data1~290_combout ;
wire \id_stage|reg_file|Read_data1~295_combout ;
wire \id_stage|reg_file|Read_data1~298_combout ;
wire \id_stage|reg_file|Read_data1~299_combout ;
wire \id_ex_buffer1|EX1_rs1~13_combout ;
wire \forwarding_stage|alu_oper1|out[13]~50_combout ;
wire \forwarding_stage|alu_oper1|out[13]~51_combout ;
wire \forwarding_stage|alu_oper1|out[13]~53_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~61_combout ;
wire \if_stage|pc_src_mux|out[13]~108_combout ;
wire \if_stage|pc_src_mux|out[13]~109_combout ;
wire \if_stage|Add0~25 ;
wire \if_stage|Add0~26_combout ;
wire \if_stage|pc_src_mux|out~110_combout ;
wire \id_stage|reg_file|reg_file[22][14]~q ;
wire \id_stage|reg_file|reg_file[18][14]~q ;
wire \id_stage|reg_file|Read_data2~300_combout ;
wire \id_stage|reg_file|reg_file[26][14]~q ;
wire \id_stage|reg_file|reg_file[30][14]~q ;
wire \id_stage|reg_file|Read_data2~301_combout ;
wire \id_stage|reg_file|reg_file[27][14]~q ;
wire \id_stage|reg_file|reg_file[31][14]~q ;
wire \id_stage|reg_file|reg_file[23][14]~q ;
wire \id_stage|reg_file|reg_file[19][14]~q ;
wire \id_stage|reg_file|Read_data2~307_combout ;
wire \id_stage|reg_file|Read_data2~308_combout ;
wire \id_stage|reg_file|reg_file[20][14]~q ;
wire \id_stage|reg_file|reg_file[28][14]~q ;
wire \id_stage|reg_file|reg_file[24][14]~q ;
wire \id_stage|reg_file|reg_file[16][14]~q ;
wire \id_stage|reg_file|Read_data2~304_combout ;
wire \id_stage|reg_file|Read_data2~305_combout ;
wire \id_stage|reg_file|reg_file[21][14]~q ;
wire \id_stage|reg_file|reg_file[29][14]~q ;
wire \id_stage|reg_file|reg_file[25][14]~q ;
wire \id_stage|reg_file|reg_file[17][14]~q ;
wire \id_stage|reg_file|Read_data2~302_combout ;
wire \id_stage|reg_file|Read_data2~303_combout ;
wire \id_stage|reg_file|Read_data2~306_combout ;
wire \id_stage|reg_file|Read_data2~309_combout ;
wire \id_stage|reg_file|reg_file[10][14]~q ;
wire \id_stage|reg_file|reg_file[8][14]~q ;
wire \id_stage|reg_file|Read_data2~310_combout ;
wire \id_stage|reg_file|reg_file[9][14]~q ;
wire \id_stage|reg_file|reg_file[11][14]~q ;
wire \id_stage|reg_file|Read_data2~311_combout ;
wire \id_stage|reg_file|reg_file[2][14]~q ;
wire \id_stage|reg_file|reg_file[1][14]~q ;
wire \id_stage|reg_file|Read_data2~314_combout ;
wire \id_stage|reg_file|reg_file[3][14]~q ;
wire \id_stage|reg_file|reg_file[4][14]~q ;
wire \id_stage|reg_file|reg_file[5][14]~q ;
wire \id_stage|reg_file|Read_data2~312_combout ;
wire \id_stage|reg_file|reg_file[6][14]~q ;
wire \id_stage|reg_file|reg_file[7][14]~q ;
wire \id_stage|reg_file|Read_data2~313_combout ;
wire \id_stage|reg_file|Read_data2~315_combout ;
wire \id_stage|reg_file|Read_data2~316_combout ;
wire \id_stage|reg_file|reg_file[13][14]~q ;
wire \id_stage|reg_file|reg_file[12][14]~q ;
wire \id_stage|reg_file|Read_data2~317_combout ;
wire \id_stage|reg_file|reg_file[15][14]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][14]~q ;
wire \id_stage|reg_file|reg_file[14][14]~q ;
wire \id_stage|reg_file|Read_data2~318_combout ;
wire \id_stage|reg_file|Read_data2~319_combout ;
wire \id_stage|reg_file|Read_data2~320_combout ;
wire \id_ex_buffer1|EX1_rs2~14_combout ;
wire \forwarding_stage|store_rs2_mux|out[14]~47_combout ;
wire \if_id_buffer|ID_PC~15_combout ;
wire \id_ex_buffer1|EX1_PC~14_combout ;
wire \id_ex_buffer2|EX2_PC~14_combout ;
wire \ex_stage|Add0~30 ;
wire \ex_stage|Add0~31_combout ;
wire \ex_stage|Add0~78_combout ;
wire \forwarding_stage|store_rs2_mux|out[14]~46_combout ;
wire \forwarding_stage|store_rs2_mux|out[14]~48_combout ;
wire \ex_mem_buffer|MEM_rs2[14]~feeder_combout ;
wire \ex_stage|Add0~32 ;
wire \ex_stage|Add0~33_combout ;
wire \id_stage|reg_file|reg_file[10][15]~q ;
wire \id_stage|reg_file|reg_file[11][15]~q ;
wire \id_stage|reg_file|reg_file[8][15]~feeder_combout ;
wire \id_stage|reg_file|reg_file[8][15]~q ;
wire \id_stage|reg_file|reg_file[9][15]~q ;
wire \id_stage|reg_file|Read_data1~321_combout ;
wire \id_stage|reg_file|Read_data1~322_combout ;
wire \id_stage|reg_file|reg_file[13][15]~q ;
wire \id_stage|reg_file|reg_file[15][15]~q ;
wire \id_stage|reg_file|reg_file[12][15]~q ;
wire \id_stage|reg_file|reg_file[14][15]~q ;
wire \id_stage|reg_file|Read_data1~338_combout ;
wire \id_stage|reg_file|Read_data1~339_combout ;
wire \id_stage|reg_file|reg_file[2][15]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][15]~q ;
wire \id_stage|reg_file|reg_file[3][15]~q ;
wire \id_stage|reg_file|reg_file[1][15]~q ;
wire \id_stage|reg_file|reg_file[7][15]~q ;
wire \id_stage|reg_file|reg_file[5][15]~q ;
wire \id_stage|reg_file|reg_file[6][15]~q ;
wire \id_stage|reg_file|reg_file[4][15]~q ;
wire \id_stage|reg_file|Read_data1~333_combout ;
wire \id_stage|reg_file|Read_data1~334_combout ;
wire \id_stage|reg_file|Read_data1~335_combout ;
wire \id_stage|reg_file|Read_data1~336_combout ;
wire \id_stage|reg_file|reg_file[17][15]~q ;
wire \id_stage|reg_file|reg_file[25][15]~q ;
wire \id_stage|reg_file|Read_data1~323_combout ;
wire \id_stage|reg_file|reg_file[21][15]~q ;
wire \id_stage|reg_file|reg_file[29][15]~q ;
wire \id_stage|reg_file|Read_data1~324_combout ;
wire \id_stage|reg_file|reg_file[28][15]~q ;
wire \id_stage|reg_file|reg_file[20][15]~q ;
wire \id_stage|reg_file|reg_file[16][15]~q ;
wire \id_stage|reg_file|reg_file[24][15]~q ;
wire \id_stage|reg_file|Read_data1~327_combout ;
wire \id_stage|reg_file|Read_data1~328_combout ;
wire \id_stage|reg_file|reg_file[30][15]~q ;
wire \id_stage|reg_file|reg_file[26][15]~q ;
wire \id_stage|reg_file|reg_file[18][15]~q ;
wire \id_stage|reg_file|reg_file[22][15]~q ;
wire \id_stage|reg_file|Read_data1~325_combout ;
wire \id_stage|reg_file|Read_data1~326_combout ;
wire \id_stage|reg_file|Read_data1~329_combout ;
wire \id_stage|reg_file|reg_file[31][15]~q ;
wire \id_stage|reg_file|reg_file[27][15]~q ;
wire \id_stage|reg_file|reg_file[19][15]~q ;
wire \id_stage|reg_file|reg_file[23][15]~q ;
wire \id_stage|reg_file|Read_data1~330_combout ;
wire \id_stage|reg_file|Read_data1~331_combout ;
wire \id_stage|reg_file|Read_data1~332_combout ;
wire \id_stage|reg_file|Read_data1~337_combout ;
wire \id_stage|reg_file|Read_data1~340_combout ;
wire \id_stage|reg_file|Read_data1~341_combout ;
wire \id_ex_buffer1|EX1_rs1~15_combout ;
wire \forwarding_stage|alu_oper1|out[15]~58_combout ;
wire \forwarding_stage|alu_oper1|out[15]~59_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~22_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~18_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~20_combout ;
wire \forwarding_stage|alu_oper2|out[15]~49_combout ;
wire \forwarding_stage|alu_oper2|out[15]~50_combout ;
wire \forwarding_stage|alu_oper2|out[15]~51_combout ;
wire \ex_stage|alu|Mux17~0_combout ;
wire \ex_stage|alu|ShiftRight0~81_combout ;
wire \ex_stage|alu|ShiftRight0~80_combout ;
wire \id_ex_buffer1|EX1_rs2~24_combout ;
wire \forwarding_stage|store_rs2_mux|out[24]~77_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[24]~feeder_combout ;
wire \forwarding_stage|store_rs2_mux|out[24]~76_combout ;
wire \forwarding_stage|store_rs2_mux|out[24]~78_combout ;
wire \ex_mem_buffer|MEM_rs2[24]~feeder_combout ;
wire \id_stage|reg_file|reg_file[13][25]~q ;
wire \id_stage|reg_file|reg_file[15][25]~q ;
wire \id_stage|reg_file|reg_file[12][25]~q ;
wire \id_stage|reg_file|reg_file[14][25]~q ;
wire \id_stage|reg_file|Read_data1~548_combout ;
wire \id_stage|reg_file|Read_data1~549_combout ;
wire \id_stage|reg_file|reg_file[10][25]~q ;
wire \id_stage|reg_file|reg_file[11][25]~q ;
wire \id_stage|reg_file|reg_file[9][25]~q ;
wire \id_stage|reg_file|reg_file[8][25]~q ;
wire \id_stage|reg_file|Read_data1~531_combout ;
wire \id_stage|reg_file|Read_data1~532_combout ;
wire \id_stage|reg_file|reg_file[3][25]~q ;
wire \id_stage|reg_file|reg_file[2][25]~q ;
wire \id_stage|reg_file|reg_file[1][25]~q ;
wire \id_stage|reg_file|reg_file[7][25]~q ;
wire \id_stage|reg_file|reg_file[4][25]~q ;
wire \id_stage|reg_file|reg_file[6][25]~q ;
wire \id_stage|reg_file|Read_data1~543_combout ;
wire \id_stage|reg_file|reg_file[5][25]~q ;
wire \id_stage|reg_file|Read_data1~544_combout ;
wire \id_stage|reg_file|Read_data1~545_combout ;
wire \id_stage|reg_file|Read_data1~546_combout ;
wire \id_stage|reg_file|reg_file[29][25]~q ;
wire \id_stage|reg_file|reg_file[25][25]~q ;
wire \id_stage|reg_file|reg_file[17][25]~q ;
wire \id_stage|reg_file|Read_data1~533_combout ;
wire \id_stage|reg_file|reg_file[21][25]~q ;
wire \id_stage|reg_file|Read_data1~534_combout ;
wire \id_stage|reg_file|reg_file[28][25]~q ;
wire \id_stage|reg_file|reg_file[20][25]~q ;
wire \id_stage|reg_file|reg_file[16][25]~q ;
wire \id_stage|reg_file|reg_file[24][25]~q ;
wire \id_stage|reg_file|Read_data1~537_combout ;
wire \id_stage|reg_file|Read_data1~538_combout ;
wire \id_stage|reg_file|reg_file[30][25]~q ;
wire \id_stage|reg_file|reg_file[26][25]~q ;
wire \id_stage|reg_file|reg_file[18][25]~q ;
wire \id_stage|reg_file|reg_file[22][25]~q ;
wire \id_stage|reg_file|Read_data1~535_combout ;
wire \id_stage|reg_file|Read_data1~536_combout ;
wire \id_stage|reg_file|Read_data1~539_combout ;
wire \id_stage|reg_file|reg_file[31][25]~q ;
wire \id_stage|reg_file|reg_file[19][25]~q ;
wire \id_stage|reg_file|reg_file[23][25]~q ;
wire \id_stage|reg_file|Read_data1~540_combout ;
wire \id_stage|reg_file|reg_file[27][25]~q ;
wire \id_stage|reg_file|Read_data1~541_combout ;
wire \id_stage|reg_file|Read_data1~542_combout ;
wire \id_stage|reg_file|Read_data1~547_combout ;
wire \id_stage|reg_file|Read_data1~550_combout ;
wire \id_stage|reg_file|Read_data1~551_combout ;
wire \id_ex_buffer1|EX1_rs1~25_combout ;
wire \forwarding_stage|alu_oper1|out[25]~98_combout ;
wire \forwarding_stage|alu_oper1|out[25]~99_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~32_combout ;
wire \forwarding_stage|alu_oper2|out[25]~79_combout ;
wire \forwarding_stage|alu_oper2|out[25]~80_combout ;
wire \id_stage|reg_file|Read_data2~531_combout ;
wire \id_stage|reg_file|Read_data2~532_combout ;
wire \id_stage|reg_file|Read_data2~548_combout ;
wire \id_stage|reg_file|Read_data2~549_combout ;
wire \id_stage|reg_file|Read_data2~543_combout ;
wire \id_stage|reg_file|Read_data2~544_combout ;
wire \id_stage|reg_file|Read_data2~545_combout ;
wire \id_stage|reg_file|Read_data2~546_combout ;
wire \id_stage|reg_file|Read_data2~540_combout ;
wire \id_stage|reg_file|Read_data2~541_combout ;
wire \id_stage|reg_file|Read_data2~533_combout ;
wire \id_stage|reg_file|Read_data2~534_combout ;
wire \id_stage|reg_file|Read_data2~537_combout ;
wire \id_stage|reg_file|Read_data2~538_combout ;
wire \id_stage|reg_file|Read_data2~535_combout ;
wire \id_stage|reg_file|Read_data2~536_combout ;
wire \id_stage|reg_file|Read_data2~539_combout ;
wire \id_stage|reg_file|Read_data2~542_combout ;
wire \id_stage|reg_file|Read_data2~547_combout ;
wire \id_stage|reg_file|Read_data2~550_combout ;
wire \id_stage|reg_file|Read_data2~551_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~31_combout ;
wire \forwarding_stage|alu_oper2|out[25]~81_combout ;
wire \ex_stage|alu|Add0~77_combout ;
wire \ex_stage|Add0~48 ;
wire \ex_stage|Add0~49_combout ;
wire \id_stage|reg_file|reg_file[19][23]~q ;
wire \id_stage|reg_file|reg_file[23][23]~q ;
wire \id_stage|reg_file|Read_data2~498_combout ;
wire \id_stage|reg_file|reg_file[31][23]~q ;
wire \id_stage|reg_file|reg_file[27][23]~q ;
wire \id_stage|reg_file|Read_data2~499_combout ;
wire \id_stage|reg_file|reg_file[21][23]~q ;
wire \id_stage|reg_file|reg_file[29][23]~q ;
wire \id_stage|reg_file|reg_file[25][23]~q ;
wire \id_stage|reg_file|reg_file[17][23]~q ;
wire \id_stage|reg_file|Read_data2~491_combout ;
wire \id_stage|reg_file|Read_data2~492_combout ;
wire \id_stage|reg_file|reg_file[26][23]~q ;
wire \id_stage|reg_file|reg_file[30][23]~q ;
wire \id_stage|reg_file|reg_file[22][23]~q ;
wire \id_stage|reg_file|reg_file[18][23]~q ;
wire \id_stage|reg_file|Read_data2~493_combout ;
wire \id_stage|reg_file|Read_data2~494_combout ;
wire \id_stage|reg_file|reg_file[24][23]~q ;
wire \id_stage|reg_file|reg_file[16][23]~q ;
wire \id_stage|reg_file|Read_data2~495_combout ;
wire \id_stage|reg_file|reg_file[28][23]~q ;
wire \id_stage|reg_file|reg_file[20][23]~q ;
wire \id_stage|reg_file|Read_data2~496_combout ;
wire \id_stage|reg_file|Read_data2~497_combout ;
wire \id_stage|reg_file|Read_data2~500_combout ;
wire \id_stage|reg_file|reg_file[3][23]~feeder_combout ;
wire \id_stage|reg_file|reg_file[3][23]~q ;
wire \id_stage|reg_file|reg_file[1][23]~feeder_combout ;
wire \id_stage|reg_file|reg_file[1][23]~q ;
wire \id_stage|reg_file|reg_file[5][23]~q ;
wire \id_stage|reg_file|reg_file[7][23]~q ;
wire \id_stage|reg_file|reg_file[6][23]~q ;
wire \id_stage|reg_file|reg_file[4][23]~q ;
wire \id_stage|reg_file|Read_data2~501_combout ;
wire \id_stage|reg_file|Read_data2~502_combout ;
wire \id_stage|reg_file|Read_data2~503_combout ;
wire \id_stage|reg_file|reg_file[2][23]~q ;
wire \id_stage|reg_file|Read_data2~504_combout ;
wire \id_stage|reg_file|Read_data2~505_combout ;
wire \id_stage|reg_file|reg_file[15][23]~q ;
wire \id_stage|reg_file|reg_file[13][23]~q ;
wire \id_stage|reg_file|reg_file[14][23]~q ;
wire \id_stage|reg_file|reg_file[12][23]~q ;
wire \id_stage|reg_file|Read_data2~506_combout ;
wire \id_stage|reg_file|Read_data2~507_combout ;
wire \id_stage|reg_file|reg_file[11][23]~q ;
wire \id_stage|reg_file|reg_file[10][23]~q ;
wire \id_stage|reg_file|reg_file[9][23]~q ;
wire \id_stage|reg_file|reg_file[8][23]~q ;
wire \id_stage|reg_file|Read_data2~489_combout ;
wire \id_stage|reg_file|Read_data2~490_combout ;
wire \id_stage|reg_file|Read_data2~508_combout ;
wire \id_stage|reg_file|Read_data2~509_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~29_combout ;
wire \forwarding_stage|alu_oper2|out[23]~73_combout ;
wire \forwarding_stage|alu_oper2|out[23]~74_combout ;
wire \forwarding_stage|alu_oper2|out[23]~75_combout ;
wire \ex_stage|alu|Add0~71_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[22]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[22]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][22]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][22]~q ;
wire \id_stage|reg_file|reg_file[14][22]~q ;
wire \id_stage|reg_file|reg_file[12][22]~q ;
wire \id_stage|reg_file|reg_file[13][22]~q ;
wire \id_stage|reg_file|Read_data2~485_combout ;
wire \id_stage|reg_file|Read_data2~486_combout ;
wire \id_stage|reg_file|reg_file[21][22]~q ;
wire \id_stage|reg_file|reg_file[29][22]~q ;
wire \id_stage|reg_file|reg_file[25][22]~q ;
wire \id_stage|reg_file|reg_file[17][22]~q ;
wire \id_stage|reg_file|Read_data2~470_combout ;
wire \id_stage|reg_file|Read_data2~471_combout ;
wire \id_stage|reg_file|reg_file[20][22]~q ;
wire \id_stage|reg_file|reg_file[28][22]~q ;
wire \id_stage|reg_file|reg_file[24][22]~q ;
wire \id_stage|reg_file|reg_file[16][22]~q ;
wire \id_stage|reg_file|Read_data2~472_combout ;
wire \id_stage|reg_file|Read_data2~473_combout ;
wire \id_stage|reg_file|Read_data2~474_combout ;
wire \id_stage|reg_file|reg_file[30][22]~q ;
wire \id_stage|reg_file|reg_file[26][22]~q ;
wire \id_stage|reg_file|reg_file[22][22]~q ;
wire \id_stage|reg_file|reg_file[18][22]~q ;
wire \id_stage|reg_file|Read_data2~468_combout ;
wire \id_stage|reg_file|Read_data2~469_combout ;
wire \id_stage|reg_file|reg_file[27][22]~q ;
wire \id_stage|reg_file|reg_file[31][22]~q ;
wire \id_stage|reg_file|reg_file[23][22]~q ;
wire \id_stage|reg_file|reg_file[19][22]~q ;
wire \id_stage|reg_file|Read_data2~475_combout ;
wire \id_stage|reg_file|Read_data2~476_combout ;
wire \id_stage|reg_file|Read_data2~477_combout ;
wire \id_stage|reg_file|reg_file[9][22]~q ;
wire \id_stage|reg_file|reg_file[10][22]~q ;
wire \id_stage|reg_file|reg_file[8][22]~q ;
wire \id_stage|reg_file|Read_data2~478_combout ;
wire \id_stage|reg_file|reg_file[11][22]~q ;
wire \id_stage|reg_file|Read_data2~479_combout ;
wire \id_stage|reg_file|reg_file[1][22]~q ;
wire \id_stage|reg_file|reg_file[2][22]~q ;
wire \id_stage|reg_file|Read_data2~482_combout ;
wire \id_stage|reg_file|reg_file[3][22]~q ;
wire \id_stage|reg_file|reg_file[6][22]~q ;
wire \id_stage|reg_file|reg_file[7][22]~q ;
wire \id_stage|reg_file|reg_file[5][22]~feeder_combout ;
wire \id_stage|reg_file|reg_file[5][22]~q ;
wire \id_stage|reg_file|reg_file[4][22]~q ;
wire \id_stage|reg_file|Read_data2~480_combout ;
wire \id_stage|reg_file|Read_data2~481_combout ;
wire \id_stage|reg_file|Read_data2~483_combout ;
wire \id_stage|reg_file|Read_data2~484_combout ;
wire \id_stage|reg_file|Read_data2~487_combout ;
wire \id_stage|reg_file|Read_data2~488_combout ;
wire \id_ex_buffer1|EX1_rs2~22_combout ;
wire \forwarding_stage|store_rs2_mux|out[22]~71_combout ;
wire \forwarding_stage|store_rs2_mux|out[22]~70_combout ;
wire \forwarding_stage|store_rs2_mux|out[22]~72_combout ;
wire \ex_mem_buffer|MEM_rs2[22]~feeder_combout ;
wire \id_ex_buffer1|EX1_rs2~23_combout ;
wire \forwarding_stage|store_rs2_mux|out[23]~74_combout ;
wire \forwarding_stage|store_rs2_mux|out[23]~73_combout ;
wire \forwarding_stage|store_rs2_mux|out[23]~75_combout ;
wire \ex_mem_buffer|MEM_rs2[23]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[22]~22_combout ;
wire \forwarding_stage|alu_oper2|out[22]~70_combout ;
wire \forwarding_stage|alu_oper2|out[22]~71_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~28_combout ;
wire \forwarding_stage|alu_oper2|out[22]~72_combout ;
wire \ex_stage|alu|Add0~68_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~28_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~27_combout ;
wire \forwarding_stage|alu_oper2|out[21]~67_combout ;
wire \forwarding_stage|alu_oper2|out[21]~68_combout ;
wire \forwarding_stage|alu_oper2|out[21]~69_combout ;
wire \ex_stage|alu|Add0~65_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~26_combout ;
wire \forwarding_stage|alu_oper2|out[20]~64_combout ;
wire \forwarding_stage|alu_oper2|out[20]~65_combout ;
wire \forwarding_stage|alu_oper2|out[20]~66_combout ;
wire \ex_stage|alu|Mux22~0_combout ;
wire \ex_stage|alu|Mux10~7_combout ;
wire \ex_stage|alu|Mux22~4_combout ;
wire \ex_stage|alu|Add0~62_combout ;
wire \if_stage|Add0~35 ;
wire \if_stage|Add0~36_combout ;
wire \if_stage|pc_src_mux|out~120_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[19]~feeder_combout ;
wire \id_ex_buffer1|EX1_rs2~19_combout ;
wire \forwarding_stage|store_rs2_mux|out[19]~62_combout ;
wire \forwarding_stage|store_rs2_mux|out[19]~61_combout ;
wire \forwarding_stage|store_rs2_mux|out[19]~63_combout ;
wire \ex_mem_buffer|MEM_rs2[19]~feeder_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[18]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[18]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[18]~18_combout ;
wire \id_stage|reg_file|reg_file[9][18]~q ;
wire \id_stage|reg_file|reg_file[11][18]~q ;
wire \id_stage|reg_file|reg_file[10][18]~q ;
wire \id_stage|reg_file|reg_file[8][18]~q ;
wire \id_stage|reg_file|Read_data2~394_combout ;
wire \id_stage|reg_file|Read_data2~395_combout ;
wire \id_stage|reg_file|reg_file[2][18]~q ;
wire \id_stage|reg_file|reg_file[1][18]~q ;
wire \id_stage|reg_file|Read_data2~398_combout ;
wire \id_stage|reg_file|reg_file[3][18]~q ;
wire \id_stage|reg_file|reg_file[5][18]~q ;
wire \id_stage|reg_file|reg_file[4][18]~q ;
wire \id_stage|reg_file|Read_data2~396_combout ;
wire \id_stage|reg_file|reg_file[7][18]~q ;
wire \id_stage|reg_file|reg_file[6][18]~q ;
wire \id_stage|reg_file|Read_data2~397_combout ;
wire \id_stage|reg_file|Read_data2~399_combout ;
wire \id_stage|reg_file|Read_data2~400_combout ;
wire \id_stage|reg_file|reg_file[22][18]~q ;
wire \id_stage|reg_file|reg_file[18][18]~q ;
wire \id_stage|reg_file|Read_data2~384_combout ;
wire \id_stage|reg_file|reg_file[26][18]~q ;
wire \id_stage|reg_file|reg_file[30][18]~q ;
wire \id_stage|reg_file|Read_data2~385_combout ;
wire \id_stage|reg_file|reg_file[27][18]~q ;
wire \id_stage|reg_file|reg_file[31][18]~q ;
wire \id_stage|reg_file|reg_file[23][18]~q ;
wire \id_stage|reg_file|reg_file[19][18]~q ;
wire \id_stage|reg_file|Read_data2~391_combout ;
wire \id_stage|reg_file|Read_data2~392_combout ;
wire \id_stage|reg_file|reg_file[20][18]~q ;
wire \id_stage|reg_file|reg_file[28][18]~q ;
wire \id_stage|reg_file|reg_file[16][18]~feeder_combout ;
wire \id_stage|reg_file|reg_file[16][18]~q ;
wire \id_stage|reg_file|reg_file[24][18]~q ;
wire \id_stage|reg_file|Read_data2~388_combout ;
wire \id_stage|reg_file|Read_data2~389_combout ;
wire \id_stage|reg_file|reg_file[21][18]~q ;
wire \id_stage|reg_file|reg_file[29][18]~q ;
wire \id_stage|reg_file|reg_file[25][18]~q ;
wire \id_stage|reg_file|reg_file[17][18]~q ;
wire \id_stage|reg_file|Read_data2~386_combout ;
wire \id_stage|reg_file|Read_data2~387_combout ;
wire \id_stage|reg_file|Read_data2~390_combout ;
wire \id_stage|reg_file|Read_data2~393_combout ;
wire \id_stage|reg_file|reg_file[15][18]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][18]~q ;
wire \id_stage|reg_file|reg_file[14][18]~q ;
wire \id_stage|reg_file|reg_file[13][18]~feeder_combout ;
wire \id_stage|reg_file|reg_file[13][18]~q ;
wire \id_stage|reg_file|reg_file[12][18]~q ;
wire \id_stage|reg_file|Read_data2~401_combout ;
wire \id_stage|reg_file|Read_data2~402_combout ;
wire \id_stage|reg_file|Read_data2~403_combout ;
wire \id_stage|reg_file|Read_data2~404_combout ;
wire \id_ex_buffer1|EX1_rs2~18_combout ;
wire \forwarding_stage|store_rs2_mux|out[18]~59_combout ;
wire \forwarding_stage|store_rs2_mux|out[18]~58_combout ;
wire \forwarding_stage|store_rs2_mux|out[18]~60_combout ;
wire \ex_mem_buffer|MEM_rs2[18]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[19]~19_combout ;
wire \id_stage|reg_file|reg_file[11][19]~q ;
wire \id_stage|reg_file|reg_file[10][19]~q ;
wire \id_stage|reg_file|reg_file[9][19]~q ;
wire \id_stage|reg_file|reg_file[8][19]~q ;
wire \id_stage|reg_file|Read_data2~405_combout ;
wire \id_stage|reg_file|Read_data2~406_combout ;
wire \id_stage|reg_file|reg_file[15][19]~q ;
wire \id_stage|reg_file|reg_file[13][19]~q ;
wire \id_stage|reg_file|reg_file[14][19]~q ;
wire \id_stage|reg_file|reg_file[12][19]~q ;
wire \id_stage|reg_file|Read_data2~422_combout ;
wire \id_stage|reg_file|Read_data2~423_combout ;
wire \id_stage|reg_file|reg_file[21][19]~q ;
wire \id_stage|reg_file|reg_file[29][19]~q ;
wire \id_stage|reg_file|reg_file[25][19]~q ;
wire \id_stage|reg_file|reg_file[17][19]~q ;
wire \id_stage|reg_file|Read_data2~407_combout ;
wire \id_stage|reg_file|Read_data2~408_combout ;
wire \id_stage|reg_file|reg_file[20][19]~feeder_combout ;
wire \id_stage|reg_file|reg_file[20][19]~q ;
wire \id_stage|reg_file|reg_file[28][19]~q ;
wire \id_stage|reg_file|reg_file[24][19]~q ;
wire \id_stage|reg_file|reg_file[16][19]~q ;
wire \id_stage|reg_file|Read_data2~411_combout ;
wire \id_stage|reg_file|Read_data2~412_combout ;
wire \id_stage|reg_file|reg_file[26][19]~q ;
wire \id_stage|reg_file|reg_file[30][19]~q ;
wire \id_stage|reg_file|reg_file[22][19]~q ;
wire \id_stage|reg_file|reg_file[18][19]~q ;
wire \id_stage|reg_file|Read_data2~409_combout ;
wire \id_stage|reg_file|Read_data2~410_combout ;
wire \id_stage|reg_file|Read_data2~413_combout ;
wire \id_stage|reg_file|reg_file[23][19]~q ;
wire \id_stage|reg_file|reg_file[19][19]~q ;
wire \id_stage|reg_file|Read_data2~414_combout ;
wire \id_stage|reg_file|reg_file[31][19]~q ;
wire \id_stage|reg_file|reg_file[27][19]~q ;
wire \id_stage|reg_file|Read_data2~415_combout ;
wire \id_stage|reg_file|Read_data2~416_combout ;
wire \id_stage|reg_file|reg_file[2][19]~q ;
wire \id_stage|reg_file|reg_file[3][19]~q ;
wire \id_stage|reg_file|reg_file[1][19]~q ;
wire \id_stage|reg_file|reg_file[7][19]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][19]~q ;
wire \id_stage|reg_file|reg_file[5][19]~q ;
wire \id_stage|reg_file|reg_file[6][19]~q ;
wire \id_stage|reg_file|reg_file[4][19]~q ;
wire \id_stage|reg_file|Read_data2~417_combout ;
wire \id_stage|reg_file|Read_data2~418_combout ;
wire \id_stage|reg_file|Read_data2~419_combout ;
wire \id_stage|reg_file|Read_data2~420_combout ;
wire \id_stage|reg_file|Read_data2~421_combout ;
wire \id_stage|reg_file|Read_data2~424_combout ;
wire \id_stage|reg_file|Read_data2~425_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~25_combout ;
wire \forwarding_stage|alu_oper2|out[19]~61_combout ;
wire \forwarding_stage|alu_oper2|out[19]~62_combout ;
wire \forwarding_stage|alu_oper2|out[19]~63_combout ;
wire \ex_stage|alu|Mux21~0_combout ;
wire \if_id_buffer|ID_PC~18_combout ;
wire \id_ex_buffer1|EX1_PC~17_combout ;
wire \id_ex_buffer2|EX2_PC~17_combout ;
wire \ex_stage|Add0~36 ;
wire \ex_stage|Add0~37_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[17]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[17]~feeder_combout ;
wire \forwarding_stage|store_rs2_mux|out[16]~52_combout ;
wire \id_ex_buffer1|EX1_rs2~16_combout ;
wire \forwarding_stage|store_rs2_mux|out[16]~53_combout ;
wire \forwarding_stage|store_rs2_mux|out[16]~54_combout ;
wire \ex_mem_buffer|MEM_rs2[16]~feeder_combout ;
wire \id_ex_buffer1|EX1_rs2~17_combout ;
wire \forwarding_stage|store_rs2_mux|out[17]~56_combout ;
wire \forwarding_stage|store_rs2_mux|out[17]~55_combout ;
wire \forwarding_stage|store_rs2_mux|out[17]~57_combout ;
wire \ex_mem_buffer|MEM_rs2[17]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[17]~17_combout ;
wire \id_stage|reg_file|reg_file[15][17]~q ;
wire \id_stage|reg_file|reg_file[13][17]~q ;
wire \id_stage|reg_file|reg_file[14][17]~q ;
wire \id_stage|reg_file|reg_file[12][17]~q ;
wire \id_stage|reg_file|Read_data2~380_combout ;
wire \id_stage|reg_file|Read_data2~381_combout ;
wire \id_stage|reg_file|reg_file[2][17]~q ;
wire \id_stage|reg_file|reg_file[3][17]~q ;
wire \id_stage|reg_file|reg_file[1][17]~q ;
wire \id_stage|reg_file|reg_file[6][17]~q ;
wire \id_stage|reg_file|reg_file[4][17]~q ;
wire \id_stage|reg_file|Read_data2~375_combout ;
wire \id_stage|reg_file|reg_file[5][17]~q ;
wire \id_stage|reg_file|reg_file[7][17]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][17]~q ;
wire \id_stage|reg_file|Read_data2~376_combout ;
wire \id_stage|reg_file|Read_data2~377_combout ;
wire \id_stage|reg_file|Read_data2~378_combout ;
wire \id_stage|reg_file|reg_file[26][17]~q ;
wire \id_stage|reg_file|reg_file[30][17]~q ;
wire \id_stage|reg_file|reg_file[22][17]~q ;
wire \id_stage|reg_file|reg_file[18][17]~q ;
wire \id_stage|reg_file|Read_data2~367_combout ;
wire \id_stage|reg_file|Read_data2~368_combout ;
wire \id_stage|reg_file|reg_file[20][17]~q ;
wire \id_stage|reg_file|reg_file[28][17]~q ;
wire \id_stage|reg_file|reg_file[24][17]~q ;
wire \id_stage|reg_file|reg_file[16][17]~q ;
wire \id_stage|reg_file|Read_data2~369_combout ;
wire \id_stage|reg_file|Read_data2~370_combout ;
wire \id_stage|reg_file|Read_data2~371_combout ;
wire \id_stage|reg_file|reg_file[17][17]~q ;
wire \id_stage|reg_file|reg_file[25][17]~q ;
wire \id_stage|reg_file|Read_data2~365_combout ;
wire \id_stage|reg_file|reg_file[29][17]~q ;
wire \id_stage|reg_file|reg_file[21][17]~q ;
wire \id_stage|reg_file|Read_data2~366_combout ;
wire \id_stage|reg_file|reg_file[27][17]~q ;
wire \id_stage|reg_file|reg_file[31][17]~q ;
wire \id_stage|reg_file|reg_file[23][17]~q ;
wire \id_stage|reg_file|reg_file[19][17]~q ;
wire \id_stage|reg_file|Read_data2~372_combout ;
wire \id_stage|reg_file|Read_data2~373_combout ;
wire \id_stage|reg_file|Read_data2~374_combout ;
wire \id_stage|reg_file|Read_data2~379_combout ;
wire \id_stage|reg_file|reg_file[11][17]~q ;
wire \id_stage|reg_file|reg_file[10][17]~q ;
wire \id_stage|reg_file|reg_file[9][17]~q ;
wire \id_stage|reg_file|reg_file[8][17]~q ;
wire \id_stage|reg_file|Read_data2~363_combout ;
wire \id_stage|reg_file|Read_data2~364_combout ;
wire \id_stage|reg_file|Read_data2~382_combout ;
wire \id_stage|reg_file|Read_data2~383_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~23_combout ;
wire \forwarding_stage|alu_oper2|out[17]~55_combout ;
wire \forwarding_stage|alu_oper2|out[17]~56_combout ;
wire \forwarding_stage|alu_oper2|out[17]~57_combout ;
wire \ex_stage|alu|Mux19~1_combout ;
wire \ex_stage|alu|ShiftLeft0~66_combout ;
wire \id_stage|reg_file|reg_file[14][16]~q ;
wire \id_stage|reg_file|reg_file[15][16]~q ;
wire \id_stage|reg_file|reg_file[12][16]~q ;
wire \id_stage|reg_file|reg_file[13][16]~q ;
wire \id_stage|reg_file|Read_data1~359_combout ;
wire \id_stage|reg_file|Read_data1~360_combout ;
wire \id_stage|reg_file|reg_file[11][16]~q ;
wire \id_stage|reg_file|reg_file[9][16]~q ;
wire \id_stage|reg_file|reg_file[8][16]~q ;
wire \id_stage|reg_file|reg_file[10][16]~q ;
wire \id_stage|reg_file|Read_data1~352_combout ;
wire \id_stage|reg_file|Read_data1~353_combout ;
wire \id_stage|reg_file|reg_file[6][16]~q ;
wire \id_stage|reg_file|reg_file[7][16]~q ;
wire \id_stage|reg_file|reg_file[4][16]~q ;
wire \id_stage|reg_file|reg_file[5][16]~q ;
wire \id_stage|reg_file|Read_data1~354_combout ;
wire \id_stage|reg_file|Read_data1~355_combout ;
wire \id_stage|reg_file|reg_file[3][16]~q ;
wire \id_stage|reg_file|reg_file[1][16]~q ;
wire \id_stage|reg_file|reg_file[2][16]~q ;
wire \id_stage|reg_file|Read_data1~356_combout ;
wire \id_stage|reg_file|Read_data1~357_combout ;
wire \id_stage|reg_file|Read_data1~358_combout ;
wire \id_stage|reg_file|reg_file[18][16]~q ;
wire \id_stage|reg_file|reg_file[22][16]~q ;
wire \id_stage|reg_file|Read_data1~342_combout ;
wire \id_stage|reg_file|reg_file[26][16]~q ;
wire \id_stage|reg_file|reg_file[30][16]~q ;
wire \id_stage|reg_file|Read_data1~343_combout ;
wire \id_stage|reg_file|reg_file[29][16]~q ;
wire \id_stage|reg_file|reg_file[21][16]~q ;
wire \id_stage|reg_file|reg_file[17][16]~q ;
wire \id_stage|reg_file|reg_file[25][16]~q ;
wire \id_stage|reg_file|Read_data1~344_combout ;
wire \id_stage|reg_file|Read_data1~345_combout ;
wire \id_stage|reg_file|reg_file[28][16]~q ;
wire \id_stage|reg_file|reg_file[20][16]~q ;
wire \id_stage|reg_file|reg_file[16][16]~q ;
wire \id_stage|reg_file|reg_file[24][16]~q ;
wire \id_stage|reg_file|Read_data1~346_combout ;
wire \id_stage|reg_file|Read_data1~347_combout ;
wire \id_stage|reg_file|Read_data1~348_combout ;
wire \id_stage|reg_file|reg_file[31][16]~q ;
wire \id_stage|reg_file|reg_file[27][16]~q ;
wire \id_stage|reg_file|reg_file[19][16]~q ;
wire \id_stage|reg_file|reg_file[23][16]~q ;
wire \id_stage|reg_file|Read_data1~349_combout ;
wire \id_stage|reg_file|Read_data1~350_combout ;
wire \id_stage|reg_file|Read_data1~351_combout ;
wire \id_stage|reg_file|Read_data1~361_combout ;
wire \id_stage|reg_file|Read_data1~362_combout ;
wire \id_ex_buffer1|EX1_rs1~16_combout ;
wire \forwarding_stage|alu_oper1|out[16]~62_combout ;
wire \forwarding_stage|alu_oper1|out[16]~63_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~23_combout ;
wire \ex_stage|alu|ShiftLeft0~63_combout ;
wire \ex_stage|alu|ShiftLeft0~67_combout ;
wire \ex_stage|alu|ShiftLeft0~54_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~43_combout ;
wire \id_stage|reg_file|reg_file[15][12]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][12]~q ;
wire \id_stage|reg_file|reg_file[14][12]~q ;
wire \id_stage|reg_file|reg_file[12][12]~q ;
wire \id_stage|reg_file|reg_file[13][12]~q ;
wire \id_stage|reg_file|Read_data1~275_combout ;
wire \id_stage|reg_file|Read_data1~276_combout ;
wire \id_stage|reg_file|reg_file[11][12]~q ;
wire \id_stage|reg_file|reg_file[9][12]~q ;
wire \id_stage|reg_file|reg_file[8][12]~q ;
wire \id_stage|reg_file|reg_file[10][12]~q ;
wire \id_stage|reg_file|Read_data1~268_combout ;
wire \id_stage|reg_file|Read_data1~269_combout ;
wire \id_stage|reg_file|reg_file[3][12]~q ;
wire \id_stage|reg_file|reg_file[4][12]~q ;
wire \id_stage|reg_file|reg_file[5][12]~q ;
wire \id_stage|reg_file|Read_data1~270_combout ;
wire \id_stage|reg_file|reg_file[7][12]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][12]~q ;
wire \id_stage|reg_file|reg_file[6][12]~q ;
wire \id_stage|reg_file|Read_data1~271_combout ;
wire \id_stage|reg_file|reg_file[2][12]~q ;
wire \id_stage|reg_file|reg_file[1][12]~q ;
wire \id_stage|reg_file|Read_data1~272_combout ;
wire \id_stage|reg_file|Read_data1~273_combout ;
wire \id_stage|reg_file|Read_data1~274_combout ;
wire \id_stage|reg_file|reg_file[31][12]~q ;
wire \id_stage|reg_file|reg_file[27][12]~q ;
wire \id_stage|reg_file|reg_file[19][12]~q ;
wire \id_stage|reg_file|reg_file[23][12]~q ;
wire \id_stage|reg_file|Read_data1~265_combout ;
wire \id_stage|reg_file|Read_data1~266_combout ;
wire \id_stage|reg_file|reg_file[26][12]~q ;
wire \id_stage|reg_file|reg_file[30][12]~q ;
wire \id_stage|reg_file|reg_file[18][12]~q ;
wire \id_stage|reg_file|reg_file[22][12]~q ;
wire \id_stage|reg_file|Read_data1~258_combout ;
wire \id_stage|reg_file|Read_data1~259_combout ;
wire \id_stage|reg_file|reg_file[28][12]~q ;
wire \id_stage|reg_file|reg_file[20][12]~q ;
wire \id_stage|reg_file|reg_file[24][12]~q ;
wire \id_stage|reg_file|reg_file[16][12]~q ;
wire \id_stage|reg_file|Read_data1~262_combout ;
wire \id_stage|reg_file|Read_data1~263_combout ;
wire \id_stage|reg_file|reg_file[29][12]~q ;
wire \id_stage|reg_file|reg_file[21][12]~q ;
wire \id_stage|reg_file|reg_file[17][12]~q ;
wire \id_stage|reg_file|reg_file[25][12]~q ;
wire \id_stage|reg_file|Read_data1~260_combout ;
wire \id_stage|reg_file|Read_data1~261_combout ;
wire \id_stage|reg_file|Read_data1~264_combout ;
wire \id_stage|reg_file|Read_data1~267_combout ;
wire \id_stage|reg_file|Read_data1~277_combout ;
wire \id_stage|reg_file|Read_data1~278_combout ;
wire \id_ex_buffer1|EX1_rs1~12_combout ;
wire \forwarding_stage|alu_oper1|out[12]~46_combout ;
wire \forwarding_stage|alu_oper1|out[12]~47_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~19_combout ;
wire \ex_stage|alu|ShiftLeft0~51_combout ;
wire \ex_stage|alu|ShiftLeft0~55_combout ;
wire \ex_stage|alu|ShiftLeft0~68_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~42_combout ;
wire \ex_stage|alu|ShiftLeft0~35_combout ;
wire \forwarding_stage|store_rs2_mux|out[9]~31_combout ;
wire \id_stage|reg_file|reg_file[15][9]~q ;
wire \id_stage|reg_file|reg_file[13][9]~q ;
wire \id_stage|reg_file|reg_file[14][9]~q ;
wire \id_stage|reg_file|reg_file[12][9]~feeder_combout ;
wire \id_stage|reg_file|reg_file[12][9]~q ;
wire \id_stage|reg_file|Read_data2~212_combout ;
wire \id_stage|reg_file|Read_data2~213_combout ;
wire \id_stage|reg_file|reg_file[11][9]~q ;
wire \id_stage|reg_file|reg_file[10][9]~q ;
wire \id_stage|reg_file|reg_file[9][9]~q ;
wire \id_stage|reg_file|reg_file[8][9]~q ;
wire \id_stage|reg_file|Read_data2~195_combout ;
wire \id_stage|reg_file|Read_data2~196_combout ;
wire \id_stage|reg_file|reg_file[21][9]~q ;
wire \id_stage|reg_file|reg_file[29][9]~q ;
wire \id_stage|reg_file|reg_file[25][9]~q ;
wire \id_stage|reg_file|reg_file[17][9]~q ;
wire \id_stage|reg_file|Read_data2~197_combout ;
wire \id_stage|reg_file|Read_data2~198_combout ;
wire \id_stage|reg_file|reg_file[23][9]~q ;
wire \id_stage|reg_file|reg_file[19][9]~q ;
wire \id_stage|reg_file|Read_data2~204_combout ;
wire \id_stage|reg_file|reg_file[27][9]~q ;
wire \id_stage|reg_file|reg_file[31][9]~q ;
wire \id_stage|reg_file|Read_data2~205_combout ;
wire \id_stage|reg_file|reg_file[22][9]~q ;
wire \id_stage|reg_file|reg_file[18][9]~q ;
wire \id_stage|reg_file|Read_data2~199_combout ;
wire \id_stage|reg_file|reg_file[26][9]~q ;
wire \id_stage|reg_file|reg_file[30][9]~q ;
wire \id_stage|reg_file|Read_data2~200_combout ;
wire \id_stage|reg_file|reg_file[20][9]~feeder_combout ;
wire \id_stage|reg_file|reg_file[20][9]~q ;
wire \id_stage|reg_file|reg_file[28][9]~q ;
wire \id_stage|reg_file|reg_file[24][9]~q ;
wire \id_stage|reg_file|reg_file[16][9]~q ;
wire \id_stage|reg_file|Read_data2~201_combout ;
wire \id_stage|reg_file|Read_data2~202_combout ;
wire \id_stage|reg_file|Read_data2~203_combout ;
wire \id_stage|reg_file|Read_data2~206_combout ;
wire \id_stage|reg_file|reg_file[2][9]~q ;
wire \id_stage|reg_file|reg_file[3][9]~q ;
wire \id_stage|reg_file|reg_file[5][9]~q ;
wire \id_stage|reg_file|reg_file[7][9]~q ;
wire \id_stage|reg_file|reg_file[4][9]~feeder_combout ;
wire \id_stage|reg_file|reg_file[4][9]~q ;
wire \id_stage|reg_file|reg_file[6][9]~q ;
wire \id_stage|reg_file|Read_data2~207_combout ;
wire \id_stage|reg_file|Read_data2~208_combout ;
wire \id_stage|reg_file|reg_file[1][9]~q ;
wire \id_stage|reg_file|Read_data2~209_combout ;
wire \id_stage|reg_file|Read_data2~210_combout ;
wire \id_stage|reg_file|Read_data2~211_combout ;
wire \id_stage|reg_file|Read_data2~214_combout ;
wire \id_stage|reg_file|Read_data2~215_combout ;
wire \id_ex_buffer1|EX1_rs2~9_combout ;
wire \forwarding_stage|store_rs2_mux|out[9]~32_combout ;
wire \forwarding_stage|store_rs2_mux|out[9]~33_combout ;
wire \ex_mem_buffer|MEM_rs2[9]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[8]~8_combout ;
wire \id_stage|reg_file|reg_file[9][8]~q ;
wire \id_stage|reg_file|reg_file[11][8]~q ;
wire \id_stage|reg_file|reg_file[10][8]~q ;
wire \id_stage|reg_file|reg_file[8][8]~q ;
wire \id_stage|reg_file|Read_data2~184_combout ;
wire \id_stage|reg_file|Read_data2~185_combout ;
wire \id_stage|reg_file|reg_file[2][8]~q ;
wire \id_stage|reg_file|reg_file[1][8]~q ;
wire \id_stage|reg_file|Read_data2~188_combout ;
wire \id_stage|reg_file|reg_file[3][8]~q ;
wire \id_stage|reg_file|reg_file[5][8]~q ;
wire \id_stage|reg_file|reg_file[4][8]~q ;
wire \id_stage|reg_file|Read_data2~186_combout ;
wire \id_stage|reg_file|reg_file[6][8]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][8]~q ;
wire \id_stage|reg_file|reg_file[7][8]~q ;
wire \id_stage|reg_file|Read_data2~187_combout ;
wire \id_stage|reg_file|Read_data2~189_combout ;
wire \id_stage|reg_file|Read_data2~190_combout ;
wire \id_stage|reg_file|reg_file[15][8]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][8]~q ;
wire \id_stage|reg_file|reg_file[13][8]~q ;
wire \id_stage|reg_file|reg_file[12][8]~q ;
wire \id_stage|reg_file|Read_data2~191_combout ;
wire \id_stage|reg_file|reg_file[14][8]~q ;
wire \id_stage|reg_file|Read_data2~192_combout ;
wire \id_stage|reg_file|reg_file[30][8]~q ;
wire \id_stage|reg_file|reg_file[26][8]~q ;
wire \id_stage|reg_file|reg_file[22][8]~q ;
wire \id_stage|reg_file|reg_file[18][8]~q ;
wire \id_stage|reg_file|Read_data2~174_combout ;
wire \id_stage|reg_file|Read_data2~175_combout ;
wire \id_stage|reg_file|reg_file[27][8]~q ;
wire \id_stage|reg_file|reg_file[31][8]~q ;
wire \id_stage|reg_file|reg_file[23][8]~q ;
wire \id_stage|reg_file|reg_file[19][8]~q ;
wire \id_stage|reg_file|Read_data2~181_combout ;
wire \id_stage|reg_file|Read_data2~182_combout ;
wire \id_stage|reg_file|reg_file[21][8]~q ;
wire \id_stage|reg_file|reg_file[29][8]~q ;
wire \id_stage|reg_file|reg_file[25][8]~q ;
wire \id_stage|reg_file|reg_file[17][8]~q ;
wire \id_stage|reg_file|Read_data2~176_combout ;
wire \id_stage|reg_file|Read_data2~177_combout ;
wire \id_stage|reg_file|reg_file[20][8]~q ;
wire \id_stage|reg_file|reg_file[28][8]~q ;
wire \id_stage|reg_file|reg_file[24][8]~q ;
wire \id_stage|reg_file|reg_file[16][8]~q ;
wire \id_stage|reg_file|Read_data2~178_combout ;
wire \id_stage|reg_file|Read_data2~179_combout ;
wire \id_stage|reg_file|Read_data2~180_combout ;
wire \id_stage|reg_file|Read_data2~183_combout ;
wire \id_stage|reg_file|Read_data2~193_combout ;
wire \id_stage|reg_file|Read_data2~194_combout ;
wire \id_ex_buffer1|EX1_rs2~8_combout ;
wire \forwarding_stage|store_rs2_mux|out[8]~29_combout ;
wire \forwarding_stage|store_rs2_mux|out[8]~28_combout ;
wire \forwarding_stage|store_rs2_mux|out[8]~30_combout ;
wire \ex_mem_buffer|MEM_rs2[8]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[9]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[9]~9_combout ;
wire \id_stage|reg_file|Read_data1~212_combout ;
wire \id_stage|reg_file|Read_data1~213_combout ;
wire \id_stage|reg_file|Read_data1~195_combout ;
wire \id_stage|reg_file|Read_data1~196_combout ;
wire \id_stage|reg_file|Read_data1~207_combout ;
wire \id_stage|reg_file|Read_data1~208_combout ;
wire \id_stage|reg_file|Read_data1~209_combout ;
wire \id_stage|reg_file|Read_data1~210_combout ;
wire \id_stage|reg_file|Read_data1~201_combout ;
wire \id_stage|reg_file|Read_data1~202_combout ;
wire \id_stage|reg_file|Read_data1~199_combout ;
wire \id_stage|reg_file|Read_data1~200_combout ;
wire \id_stage|reg_file|Read_data1~203_combout ;
wire \id_stage|reg_file|Read_data1~204_combout ;
wire \id_stage|reg_file|Read_data1~205_combout ;
wire \id_stage|reg_file|Read_data1~197_combout ;
wire \id_stage|reg_file|Read_data1~198_combout ;
wire \id_stage|reg_file|Read_data1~206_combout ;
wire \id_stage|reg_file|Read_data1~211_combout ;
wire \id_stage|reg_file|Read_data1~214_combout ;
wire \id_stage|reg_file|Read_data1~215_combout ;
wire \id_ex_buffer1|EX1_rs1~9_combout ;
wire \forwarding_stage|alu_oper1|out[9]~34_combout ;
wire \forwarding_stage|alu_oper1|out[9]~35_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~17_combout ;
wire \id_stage|reg_file|reg_file[10][7]~feeder_combout ;
wire \id_stage|reg_file|reg_file[10][7]~q ;
wire \id_stage|reg_file|reg_file[11][7]~q ;
wire \id_stage|reg_file|reg_file[9][7]~feeder_combout ;
wire \id_stage|reg_file|reg_file[9][7]~q ;
wire \id_stage|reg_file|reg_file[8][7]~q ;
wire \id_stage|reg_file|Read_data1~153_combout ;
wire \id_stage|reg_file|Read_data1~154_combout ;
wire \id_stage|reg_file|reg_file[14][7]~q ;
wire \id_stage|reg_file|reg_file[12][7]~q ;
wire \id_stage|reg_file|Read_data1~170_combout ;
wire \id_stage|reg_file|reg_file[13][7]~q ;
wire \id_stage|reg_file|Read_data1~171_combout ;
wire \id_stage|reg_file|reg_file[3][7]~q ;
wire \id_stage|reg_file|reg_file[2][7]~q ;
wire \id_stage|reg_file|reg_file[7][7]~q ;
wire \id_stage|reg_file|reg_file[5][7]~q ;
wire \id_stage|reg_file|reg_file[6][7]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][7]~q ;
wire \id_stage|reg_file|reg_file[4][7]~q ;
wire \id_stage|reg_file|Read_data1~165_combout ;
wire \id_stage|reg_file|Read_data1~166_combout ;
wire \id_stage|reg_file|reg_file[1][7]~q ;
wire \id_stage|reg_file|Read_data1~167_combout ;
wire \id_stage|reg_file|Read_data1~168_combout ;
wire \id_stage|reg_file|reg_file[31][7]~q ;
wire \id_stage|reg_file|reg_file[27][7]~q ;
wire \id_stage|reg_file|reg_file[19][7]~q ;
wire \id_stage|reg_file|reg_file[23][7]~q ;
wire \id_stage|reg_file|Read_data1~162_combout ;
wire \id_stage|reg_file|Read_data1~163_combout ;
wire \id_stage|reg_file|reg_file[28][7]~q ;
wire \id_stage|reg_file|reg_file[20][7]~q ;
wire \id_stage|reg_file|reg_file[16][7]~q ;
wire \id_stage|reg_file|reg_file[24][7]~q ;
wire \id_stage|reg_file|Read_data1~159_combout ;
wire \id_stage|reg_file|Read_data1~160_combout ;
wire \id_stage|reg_file|reg_file[30][7]~q ;
wire \id_stage|reg_file|reg_file[18][7]~q ;
wire \id_stage|reg_file|reg_file[22][7]~q ;
wire \id_stage|reg_file|Read_data1~157_combout ;
wire \id_stage|reg_file|reg_file[26][7]~q ;
wire \id_stage|reg_file|Read_data1~158_combout ;
wire \id_stage|reg_file|Read_data1~161_combout ;
wire \id_stage|reg_file|reg_file[17][7]~q ;
wire \id_stage|reg_file|reg_file[25][7]~q ;
wire \id_stage|reg_file|Read_data1~155_combout ;
wire \id_stage|reg_file|reg_file[29][7]~q ;
wire \id_stage|reg_file|reg_file[21][7]~q ;
wire \id_stage|reg_file|Read_data1~156_combout ;
wire \id_stage|reg_file|Read_data1~164_combout ;
wire \id_stage|reg_file|Read_data1~169_combout ;
wire \id_stage|reg_file|Read_data1~172_combout ;
wire \id_stage|reg_file|Read_data1~173_combout ;
wire \id_ex_buffer1|EX1_rs1~7_combout ;
wire \forwarding_stage|alu_oper1|out[7]~29_combout ;
wire \forwarding_stage|alu_oper1|out[7]~30_combout ;
wire \forwarding_stage|alu_oper1|out~28_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~16_combout ;
wire \ex_stage|alu|ShiftLeft0~39_combout ;
wire \ex_stage|alu|ShiftLeft0~40_combout ;
wire \ex_stage|alu|ShiftLeft0~41_combout ;
wire \ex_stage|alu|ShiftLeft0~13_combout ;
wire \ex_stage|alu|Mux19~0_combout ;
wire \ex_stage|alu|ShiftRight0~55_combout ;
wire \ex_stage|alu|ShiftRight0~29_combout ;
wire \ex_stage|alu|ShiftRight0~56_combout ;
wire \ex_stage|alu|ShiftRight0~53_combout ;
wire \ex_stage|alu|ShiftRight0~26_combout ;
wire \ex_stage|alu|ShiftRight0~54_combout ;
wire \ex_stage|alu|ShiftRight0~57_combout ;
wire \ex_stage|alu|ShiftRight0~22_combout ;
wire \ex_stage|alu|ShiftRight0~51_combout ;
wire \ex_stage|alu|ShiftRight0~52_combout ;
wire \ex_stage|alu|ShiftRight0~58_combout ;
wire \ex_stage|alu|Mux19~3_combout ;
wire \ex_stage|alu|Mux19~4_combout ;
wire \ex_stage|alu|Add0~53_combout ;
wire \ex_stage|alu|Add0~47_combout ;
wire \if_id_buffer|ID_INST~14_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~17_combout ;
wire \forwarding_stage|alu_oper2|out[14]~46_combout ;
wire \forwarding_stage|alu_oper2|out[14]~47_combout ;
wire \forwarding_stage|alu_oper2|out[14]~48_combout ;
wire \ex_stage|alu|Add0~44_combout ;
wire \ex_stage|alu|Add0~41_combout ;
wire \ex_stage|alu|Add0~38_combout ;
wire \ex_stage|alu|Add0~35_combout ;
wire \forwarding_stage|alu_oper2|out[9]~31_combout ;
wire \forwarding_stage|alu_oper2|out[9]~32_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~12_combout ;
wire \forwarding_stage|alu_oper2|out[9]~33_combout ;
wire \ex_stage|alu|Add0~29_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~11_combout ;
wire \forwarding_stage|alu_oper2|out[8]~28_combout ;
wire \forwarding_stage|alu_oper2|out[8]~29_combout ;
wire \forwarding_stage|alu_oper2|out[8]~30_combout ;
wire \ex_stage|alu|Add0~26_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~9_combout ;
wire \forwarding_stage|alu_oper2|out[6]~22_combout ;
wire \forwarding_stage|alu_oper2|out[6]~23_combout ;
wire \forwarding_stage|alu_oper2|out[6]~24_combout ;
wire \ex_stage|alu|Add0~20_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~8_combout ;
wire \forwarding_stage|alu_oper2|out[5]~19_combout ;
wire \forwarding_stage|alu_oper2|out[5]~20_combout ;
wire \forwarding_stage|alu_oper2|out[5]~21_combout ;
wire \ex_stage|alu|Add0~17_combout ;
wire \ex_stage|alu|Add0~14_combout ;
wire \ex_stage|alu|Add0~11_combout ;
wire \ex_stage|alu|Add0~8_combout ;
wire \ex_stage|alu|Add0~5_combout ;
wire \ex_stage|alu|Add0~0_combout ;
wire \ex_stage|alu|Add0~2_cout ;
wire \ex_stage|alu|Add0~4 ;
wire \ex_stage|alu|Add0~7 ;
wire \ex_stage|alu|Add0~10 ;
wire \ex_stage|alu|Add0~13 ;
wire \ex_stage|alu|Add0~16 ;
wire \ex_stage|alu|Add0~19 ;
wire \ex_stage|alu|Add0~22 ;
wire \ex_stage|alu|Add0~25 ;
wire \ex_stage|alu|Add0~28 ;
wire \ex_stage|alu|Add0~31 ;
wire \ex_stage|alu|Add0~34 ;
wire \ex_stage|alu|Add0~37 ;
wire \ex_stage|alu|Add0~40 ;
wire \ex_stage|alu|Add0~43 ;
wire \ex_stage|alu|Add0~46 ;
wire \ex_stage|alu|Add0~49 ;
wire \ex_stage|alu|Add0~52 ;
wire \ex_stage|alu|Add0~54_combout ;
wire \ex_stage|alu|Mux19~2_combout ;
wire \ex_stage|alu|Mux19~5_combout ;
wire \ex_stage|alu|Mux19~6_combout ;
wire \ex_stage|alu|Mux34~0_combout ;
wire \ex_stage|alu|Mux34~0clkctrl_outclk ;
wire \ex_stage|Add0~81_combout ;
wire \id_stage|reg_file|Read_data1~363_combout ;
wire \id_stage|reg_file|Read_data1~364_combout ;
wire \id_stage|reg_file|Read_data1~375_combout ;
wire \id_stage|reg_file|Read_data1~376_combout ;
wire \id_stage|reg_file|Read_data1~377_combout ;
wire \id_stage|reg_file|Read_data1~378_combout ;
wire \id_stage|reg_file|Read_data1~365_combout ;
wire \id_stage|reg_file|Read_data1~366_combout ;
wire \id_stage|reg_file|Read_data1~372_combout ;
wire \id_stage|reg_file|Read_data1~373_combout ;
wire \id_stage|reg_file|Read_data1~369_combout ;
wire \id_stage|reg_file|Read_data1~370_combout ;
wire \id_stage|reg_file|Read_data1~367_combout ;
wire \id_stage|reg_file|Read_data1~368_combout ;
wire \id_stage|reg_file|Read_data1~371_combout ;
wire \id_stage|reg_file|Read_data1~374_combout ;
wire \id_stage|reg_file|Read_data1~379_combout ;
wire \id_stage|reg_file|Read_data1~380_combout ;
wire \id_stage|reg_file|Read_data1~381_combout ;
wire \id_stage|reg_file|Read_data1~382_combout ;
wire \id_stage|reg_file|Read_data1~383_combout ;
wire \id_ex_buffer1|EX1_rs1~17_combout ;
wire \forwarding_stage|alu_oper1|out[17]~66_combout ;
wire \forwarding_stage|alu_oper1|out[17]~67_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~24_combout ;
wire \ex_stage|alu|ShiftLeft0~72_combout ;
wire \ex_stage|alu|ShiftLeft0~73_combout ;
wire \ex_stage|alu|ShiftLeft0~60_combout ;
wire \ex_stage|alu|ShiftLeft0~57_combout ;
wire \ex_stage|alu|ShiftLeft0~61_combout ;
wire \ex_stage|alu|ShiftLeft0~74_combout ;
wire \ex_stage|alu|ShiftRight0~82_combout ;
wire \ex_stage|alu|ShiftRight0~27_combout ;
wire \ex_stage|alu|ShiftRight0~65_combout ;
wire \ex_stage|alu|ShiftRight0~78_combout ;
wire \ex_stage|alu|ShiftRight0~79_combout ;
wire \ex_stage|alu|ShiftRight0~83_combout ;
wire \ex_stage|alu|ShiftRight0~84_combout ;
wire \ex_stage|alu|ShiftLeft0~18_combout ;
wire \ex_stage|alu|Mux4~1_combout ;
wire \ex_stage|alu|ShiftLeft0~19_combout ;
wire \ex_stage|alu|ShiftLeft0~8_combout ;
wire \ex_stage|alu|Mux21~2_combout ;
wire \ex_stage|alu|Mux21~3_combout ;
wire \ex_stage|alu|ShiftLeft0~32_combout ;
wire \ex_stage|alu|ShiftLeft0~28_combout ;
wire \ex_stage|alu|ShiftLeft0~33_combout ;
wire \ex_stage|alu|ShiftLeft0~47_combout ;
wire \ex_stage|alu|ShiftLeft0~43_combout ;
wire \ex_stage|alu|ShiftLeft0~48_combout ;
wire \ex_stage|alu|ShiftLeft0~49_combout ;
wire \ex_stage|alu|Mux21~4_combout ;
wire \ex_stage|alu|Add0~59_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~24_combout ;
wire \forwarding_stage|alu_oper2|out[18]~58_combout ;
wire \forwarding_stage|alu_oper2|out[18]~59_combout ;
wire \forwarding_stage|alu_oper2|out[18]~60_combout ;
wire \ex_stage|alu|Add0~56_combout ;
wire \ex_stage|alu|Add0~55 ;
wire \ex_stage|alu|Add0~58 ;
wire \ex_stage|alu|Add0~60_combout ;
wire \ex_stage|alu|Mux21~1_combout ;
wire \ex_stage|alu|Mux21~5_combout ;
wire \ex_stage|alu|Mux21~6_combout ;
wire \forwarding_stage|alu_oper1|out[19]~76_combout ;
wire \id_stage|reg_file|Read_data1~405_combout ;
wire \id_stage|reg_file|Read_data1~406_combout ;
wire \id_stage|reg_file|Read_data1~417_combout ;
wire \id_stage|reg_file|Read_data1~418_combout ;
wire \id_stage|reg_file|Read_data1~419_combout ;
wire \id_stage|reg_file|Read_data1~420_combout ;
wire \id_stage|reg_file|Read_data1~414_combout ;
wire \id_stage|reg_file|Read_data1~415_combout ;
wire \id_stage|reg_file|Read_data1~407_combout ;
wire \id_stage|reg_file|Read_data1~408_combout ;
wire \id_stage|reg_file|Read_data1~409_combout ;
wire \id_stage|reg_file|Read_data1~410_combout ;
wire \id_stage|reg_file|Read_data1~411_combout ;
wire \id_stage|reg_file|Read_data1~412_combout ;
wire \id_stage|reg_file|Read_data1~413_combout ;
wire \id_stage|reg_file|Read_data1~416_combout ;
wire \id_stage|reg_file|Read_data1~421_combout ;
wire \id_stage|reg_file|Read_data1~422_combout ;
wire \id_stage|reg_file|Read_data1~423_combout ;
wire \id_stage|reg_file|Read_data1~424_combout ;
wire \id_stage|reg_file|Read_data1~425_combout ;
wire \id_ex_buffer1|EX1_rs1~19_combout ;
wire \forwarding_stage|alu_oper1|out[19]~74_combout ;
wire \forwarding_stage|alu_oper1|out[19]~75_combout ;
wire \forwarding_stage|alu_oper1|out[19]~77_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~67_combout ;
wire \if_stage|pc_src_mux|out[19]~121_combout ;
wire \if_id_buffer|ID_PC~20_combout ;
wire \id_ex_buffer1|EX1_PC~19_combout ;
wire \id_ex_buffer2|EX2_PC~19_combout ;
wire \ex_stage|Add0~38 ;
wire \ex_stage|Add0~40 ;
wire \ex_stage|Add0~41_combout ;
wire \ex_stage|Add0~83_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~26_combout ;
wire \ex_stage|alu|Add0~61 ;
wire \ex_stage|alu|Add0~63_combout ;
wire \ex_stage|alu|ShiftLeft0~75_combout ;
wire \ex_stage|alu|ShiftLeft0~76_combout ;
wire \ex_stage|alu|ShiftLeft0~64_combout ;
wire \ex_stage|alu|ShiftLeft0~77_combout ;
wire \ex_stage|alu|ShiftLeft0~52_combout ;
wire \ex_stage|alu|ShiftLeft0~36_combout ;
wire \ex_stage|alu|ShiftLeft0~53_combout ;
wire \ex_stage|alu|ShiftLeft0~21_combout ;
wire \ex_stage|alu|ShiftLeft0~23_combout ;
wire \ex_stage|alu|ShiftLeft0~20_combout ;
wire \ex_stage|alu|ShiftLeft0~24_combout ;
wire \ex_stage|alu|Mux22~1_combout ;
wire \ex_stage|alu|ShiftRight0~19_combout ;
wire \ex_stage|alu|ShiftRight0~21_combout ;
wire \ex_stage|alu|ShiftRight0~28_combout ;
wire \ex_stage|alu|ShiftRight0~24_combout ;
wire \ex_stage|alu|ShiftRight0~90_combout ;
wire \ex_stage|alu|ShiftRight0~91_combout ;
wire \ex_stage|alu|Mux22~2_combout ;
wire \ex_stage|alu|Mux22~3_combout ;
wire \ex_stage|alu|Mux22~5_combout ;
wire \ex_stage|alu|Mux22~6_combout ;
wire \forwarding_stage|alu_oper1|out[20]~80_combout ;
wire \id_stage|reg_file|reg_file[18][20]~q ;
wire \id_stage|reg_file|reg_file[22][20]~q ;
wire \id_stage|reg_file|Read_data1~426_combout ;
wire \id_stage|reg_file|reg_file[30][20]~q ;
wire \id_stage|reg_file|reg_file[26][20]~q ;
wire \id_stage|reg_file|Read_data1~427_combout ;
wire \id_stage|reg_file|reg_file[31][20]~q ;
wire \id_stage|reg_file|reg_file[27][20]~q ;
wire \id_stage|reg_file|reg_file[19][20]~q ;
wire \id_stage|reg_file|reg_file[23][20]~q ;
wire \id_stage|reg_file|Read_data1~433_combout ;
wire \id_stage|reg_file|Read_data1~434_combout ;
wire \id_stage|reg_file|reg_file[28][20]~feeder_combout ;
wire \id_stage|reg_file|reg_file[28][20]~q ;
wire \id_stage|reg_file|reg_file[20][20]~q ;
wire \id_stage|reg_file|reg_file[16][20]~q ;
wire \id_stage|reg_file|reg_file[24][20]~q ;
wire \id_stage|reg_file|Read_data1~430_combout ;
wire \id_stage|reg_file|Read_data1~431_combout ;
wire \id_stage|reg_file|reg_file[29][20]~q ;
wire \id_stage|reg_file|reg_file[21][20]~q ;
wire \id_stage|reg_file|reg_file[17][20]~q ;
wire \id_stage|reg_file|reg_file[25][20]~q ;
wire \id_stage|reg_file|Read_data1~428_combout ;
wire \id_stage|reg_file|Read_data1~429_combout ;
wire \id_stage|reg_file|Read_data1~432_combout ;
wire \id_stage|reg_file|Read_data1~435_combout ;
wire \id_stage|reg_file|reg_file[12][20]~feeder_combout ;
wire \id_stage|reg_file|reg_file[12][20]~q ;
wire \id_stage|reg_file|reg_file[13][20]~q ;
wire \id_stage|reg_file|Read_data1~443_combout ;
wire \id_stage|reg_file|reg_file[14][20]~q ;
wire \id_stage|reg_file|reg_file[15][20]~q ;
wire \id_stage|reg_file|Read_data1~444_combout ;
wire \id_stage|reg_file|reg_file[11][20]~feeder_combout ;
wire \id_stage|reg_file|reg_file[11][20]~q ;
wire \id_stage|reg_file|reg_file[9][20]~feeder_combout ;
wire \id_stage|reg_file|reg_file[9][20]~q ;
wire \id_stage|reg_file|reg_file[8][20]~q ;
wire \id_stage|reg_file|reg_file[10][20]~q ;
wire \id_stage|reg_file|Read_data1~436_combout ;
wire \id_stage|reg_file|Read_data1~437_combout ;
wire \id_stage|reg_file|reg_file[3][20]~q ;
wire \id_stage|reg_file|reg_file[1][20]~feeder_combout ;
wire \id_stage|reg_file|reg_file[1][20]~q ;
wire \id_stage|reg_file|reg_file[2][20]~q ;
wire \id_stage|reg_file|Read_data1~440_combout ;
wire \id_stage|reg_file|reg_file[7][20]~q ;
wire \id_stage|reg_file|reg_file[4][20]~q ;
wire \id_stage|reg_file|reg_file[5][20]~q ;
wire \id_stage|reg_file|Read_data1~438_combout ;
wire \id_stage|reg_file|reg_file[6][20]~feeder_combout ;
wire \id_stage|reg_file|reg_file[6][20]~q ;
wire \id_stage|reg_file|Read_data1~439_combout ;
wire \id_stage|reg_file|Read_data1~441_combout ;
wire \id_stage|reg_file|Read_data1~442_combout ;
wire \id_stage|reg_file|Read_data1~445_combout ;
wire \id_stage|reg_file|Read_data1~446_combout ;
wire \id_ex_buffer1|EX1_rs1~20_combout ;
wire \forwarding_stage|alu_oper1|out[20]~78_combout ;
wire \forwarding_stage|alu_oper1|out[20]~79_combout ;
wire \forwarding_stage|alu_oper1|out[20]~81_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~68_combout ;
wire \if_stage|pc_src_mux|out[20]~122_combout ;
wire \if_stage|Add0~37 ;
wire \if_stage|Add0~38_combout ;
wire \if_stage|pc_src_mux|out[20]~123_combout ;
wire \if_id_buffer|ID_PC~21_combout ;
wire \id_ex_buffer1|EX1_PC~20_combout ;
wire \id_ex_buffer2|EX2_PC~20_combout ;
wire \ex_stage|Add0~42 ;
wire \ex_stage|Add0~43_combout ;
wire \ex_stage|Add0~84_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~27_combout ;
wire \ex_stage|alu|Add0~64 ;
wire \ex_stage|alu|Add0~67 ;
wire \ex_stage|alu|Add0~70 ;
wire \ex_stage|alu|Add0~72_combout ;
wire \ex_stage|alu|Mux25~1_combout ;
wire \ex_stage|alu|ShiftLeft0~31_combout ;
wire \ex_stage|alu|ShiftLeft0~34_combout ;
wire \ex_stage|alu|Mux25~2_combout ;
wire \ex_stage|alu|ShiftLeft0~2_combout ;
wire \ex_stage|alu|ShiftRight0~100_combout ;
wire \ex_stage|alu|Mux25~3_combout ;
wire \ex_stage|alu|ShiftLeft0~62_combout ;
wire \ex_stage|alu|Mux25~4_combout ;
wire \ex_stage|alu|Mux25~5_combout ;
wire \ex_stage|alu|Mux25~0_combout ;
wire \ex_stage|alu|Mux25~6_combout ;
wire \ex_stage|Add0~87_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[23]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[23]~23_combout ;
wire \id_stage|reg_file|Read_data1~506_combout ;
wire \id_stage|reg_file|Read_data1~507_combout ;
wire \id_stage|reg_file|Read_data1~489_combout ;
wire \id_stage|reg_file|Read_data1~490_combout ;
wire \id_stage|reg_file|Read_data1~491_combout ;
wire \id_stage|reg_file|Read_data1~492_combout ;
wire \id_stage|reg_file|Read_data1~498_combout ;
wire \id_stage|reg_file|Read_data1~499_combout ;
wire \id_stage|reg_file|Read_data1~495_combout ;
wire \id_stage|reg_file|Read_data1~496_combout ;
wire \id_stage|reg_file|Read_data1~493_combout ;
wire \id_stage|reg_file|Read_data1~494_combout ;
wire \id_stage|reg_file|Read_data1~497_combout ;
wire \id_stage|reg_file|Read_data1~500_combout ;
wire \id_stage|reg_file|Read_data1~501_combout ;
wire \id_stage|reg_file|Read_data1~502_combout ;
wire \id_stage|reg_file|Read_data1~503_combout ;
wire \id_stage|reg_file|Read_data1~504_combout ;
wire \id_stage|reg_file|Read_data1~505_combout ;
wire \id_stage|reg_file|Read_data1~508_combout ;
wire \id_stage|reg_file|Read_data1~509_combout ;
wire \id_ex_buffer1|EX1_rs1~23_combout ;
wire \forwarding_stage|alu_oper1|out[23]~90_combout ;
wire \forwarding_stage|alu_oper1|out[23]~91_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~30_combout ;
wire \ex_stage|alu|Add0~73 ;
wire \ex_stage|alu|Add0~76 ;
wire \ex_stage|alu|Add0~78_combout ;
wire \ex_stage|alu|Mux6~2_combout ;
wire \ex_stage|alu|ShiftLeft0~89_combout ;
wire \ex_stage|alu|ShiftLeft0~87_combout ;
wire \ex_stage|alu|ShiftLeft0~90_combout ;
wire \ex_stage|alu|Mux6~1_combout ;
wire \ex_stage|alu|Mux27~2_combout ;
wire \ex_stage|alu|ShiftLeft0~42_combout ;
wire \ex_stage|alu|ShiftLeft0~78_combout ;
wire \ex_stage|alu|ShiftLeft0~79_combout ;
wire \ex_stage|alu|Mux27~3_combout ;
wire \ex_stage|alu|Mux27~9_combout ;
wire \ex_stage|alu|ShiftRight0~102_combout ;
wire \ex_stage|alu|Mux27~4_combout ;
wire \ex_stage|alu|Mux27~5_combout ;
wire \ex_stage|alu|Mux27~6_combout ;
wire \ex_stage|alu|Mux27~7_combout ;
wire \ex_stage|alu|Mux27~8_combout ;
wire \ex_stage|Add0~89_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[25]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[25]~25_combout ;
wire \id_ex_buffer1|EX1_rs2~25_combout ;
wire \forwarding_stage|store_rs2_mux|out[25]~80_combout ;
wire \forwarding_stage|store_rs2_mux|out[25]~79_combout ;
wire \forwarding_stage|store_rs2_mux|out[25]~81_combout ;
wire \ex_mem_buffer|MEM_rs2[25]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[24]~24_combout ;
wire \id_stage|reg_file|reg_file[15][24]~q ;
wire \id_stage|reg_file|reg_file[14][24]~q ;
wire \id_stage|reg_file|reg_file[13][24]~q ;
wire \id_stage|reg_file|reg_file[12][24]~q ;
wire \id_stage|reg_file|Read_data2~527_combout ;
wire \id_stage|reg_file|Read_data2~528_combout ;
wire \id_stage|reg_file|reg_file[27][24]~q ;
wire \id_stage|reg_file|reg_file[31][24]~q ;
wire \id_stage|reg_file|reg_file[23][24]~q ;
wire \id_stage|reg_file|reg_file[19][24]~q ;
wire \id_stage|reg_file|Read_data2~517_combout ;
wire \id_stage|reg_file|Read_data2~518_combout ;
wire \id_stage|reg_file|reg_file[22][24]~q ;
wire \id_stage|reg_file|reg_file[18][24]~q ;
wire \id_stage|reg_file|Read_data2~510_combout ;
wire \id_stage|reg_file|reg_file[26][24]~q ;
wire \id_stage|reg_file|reg_file[30][24]~q ;
wire \id_stage|reg_file|Read_data2~511_combout ;
wire \id_stage|reg_file|reg_file[20][24]~q ;
wire \id_stage|reg_file|reg_file[24][24]~feeder_combout ;
wire \id_stage|reg_file|reg_file[24][24]~q ;
wire \id_stage|reg_file|reg_file[16][24]~q ;
wire \id_stage|reg_file|Read_data2~514_combout ;
wire \id_stage|reg_file|reg_file[28][24]~q ;
wire \id_stage|reg_file|Read_data2~515_combout ;
wire \id_stage|reg_file|reg_file[21][24]~q ;
wire \id_stage|reg_file|reg_file[29][24]~q ;
wire \id_stage|reg_file|reg_file[25][24]~q ;
wire \id_stage|reg_file|reg_file[17][24]~q ;
wire \id_stage|reg_file|Read_data2~512_combout ;
wire \id_stage|reg_file|Read_data2~513_combout ;
wire \id_stage|reg_file|Read_data2~516_combout ;
wire \id_stage|reg_file|Read_data2~519_combout ;
wire \id_stage|reg_file|reg_file[2][24]~q ;
wire \id_stage|reg_file|reg_file[1][24]~q ;
wire \id_stage|reg_file|Read_data2~524_combout ;
wire \id_stage|reg_file|reg_file[3][24]~q ;
wire \id_stage|reg_file|reg_file[6][24]~q ;
wire \id_stage|reg_file|reg_file[7][24]~feeder_combout ;
wire \id_stage|reg_file|reg_file[7][24]~q ;
wire \id_stage|reg_file|reg_file[5][24]~q ;
wire \id_stage|reg_file|reg_file[4][24]~q ;
wire \id_stage|reg_file|Read_data2~522_combout ;
wire \id_stage|reg_file|Read_data2~523_combout ;
wire \id_stage|reg_file|Read_data2~525_combout ;
wire \id_stage|reg_file|reg_file[9][24]~q ;
wire \id_stage|reg_file|reg_file[10][24]~q ;
wire \id_stage|reg_file|reg_file[8][24]~q ;
wire \id_stage|reg_file|Read_data2~520_combout ;
wire \id_stage|reg_file|reg_file[11][24]~q ;
wire \id_stage|reg_file|Read_data2~521_combout ;
wire \id_stage|reg_file|Read_data2~526_combout ;
wire \id_stage|reg_file|Read_data2~529_combout ;
wire \id_stage|reg_file|Read_data2~530_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~30_combout ;
wire \forwarding_stage|alu_oper2|out[24]~76_combout ;
wire \forwarding_stage|alu_oper2|out[24]~77_combout ;
wire \forwarding_stage|alu_oper2|out[24]~78_combout ;
wire \ex_stage|alu|Add0~74_combout ;
wire \ex_stage|alu|Add0~75_combout ;
wire \ex_stage|alu|ShiftRight0~101_combout ;
wire \ex_stage|alu|ShiftLeft0~37_combout ;
wire \ex_stage|alu|ShiftLeft0~38_combout ;
wire \ex_stage|alu|ShiftLeft0~65_combout ;
wire \ex_stage|alu|ShiftLeft0~84_combout ;
wire \ex_stage|alu|ShiftLeft0~88_combout ;
wire \ex_stage|alu|Mux26~2_combout ;
wire \ex_stage|alu|Mux26~3_combout ;
wire \ex_stage|alu|Mux26~10_combout ;
wire \ex_stage|alu|Mux26~5_combout ;
wire \ex_stage|alu|Mux26~6_combout ;
wire \ex_stage|alu|Mux26~7_combout ;
wire \ex_stage|alu|Mux26~8_combout ;
wire \ex_stage|alu|Mux26~9_combout ;
wire \ex_stage|Add0~88_combout ;
wire \id_stage|reg_file|Read_data1~527_combout ;
wire \id_stage|reg_file|Read_data1~528_combout ;
wire \id_stage|reg_file|Read_data1~510_combout ;
wire \id_stage|reg_file|Read_data1~511_combout ;
wire \id_stage|reg_file|Read_data1~517_combout ;
wire \id_stage|reg_file|Read_data1~518_combout ;
wire \id_stage|reg_file|Read_data1~514_combout ;
wire \id_stage|reg_file|Read_data1~515_combout ;
wire \id_stage|reg_file|Read_data1~512_combout ;
wire \id_stage|reg_file|Read_data1~513_combout ;
wire \id_stage|reg_file|Read_data1~516_combout ;
wire \id_stage|reg_file|Read_data1~519_combout ;
wire \id_stage|reg_file|Read_data1~524_combout ;
wire \id_stage|reg_file|Read_data1~522_combout ;
wire \id_stage|reg_file|Read_data1~523_combout ;
wire \id_stage|reg_file|Read_data1~525_combout ;
wire \id_stage|reg_file|Read_data1~520_combout ;
wire \id_stage|reg_file|Read_data1~521_combout ;
wire \id_stage|reg_file|Read_data1~526_combout ;
wire \id_stage|reg_file|Read_data1~529_combout ;
wire \id_stage|reg_file|Read_data1~530_combout ;
wire \id_ex_buffer1|EX1_rs1~24_combout ;
wire \forwarding_stage|alu_oper1|out[24]~94_combout ;
wire \forwarding_stage|alu_oper1|out[24]~95_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~31_combout ;
wire \ex_stage|alu|ShiftRight0~23_combout ;
wire \ex_stage|alu|ShiftRight0~63_combout ;
wire \ex_stage|alu|ShiftRight0~77_combout ;
wire \ex_stage|alu|ShiftRight0~99_combout ;
wire \ex_stage|alu|ShiftRight0~30_combout ;
wire \ex_stage|alu|ShiftRight0~72_combout ;
wire \ex_stage|alu|ShiftRight0~86_combout ;
wire \ex_stage|alu|ShiftRight0~98_combout ;
wire \ex_stage|alu|ShiftRight0~106_combout ;
wire \ex_stage|alu|Mux17~2_combout ;
wire \ex_stage|alu|Mux10~4_combout ;
wire \ex_stage|alu|Mux17~3_combout ;
wire \ex_stage|alu|Mux17~4_combout ;
wire \ex_stage|alu|Add0~48_combout ;
wire \ex_stage|alu|Mux17~1_combout ;
wire \ex_stage|alu|Mux17~5_combout ;
wire \ex_stage|alu|Mux17~6_combout ;
wire \ex_stage|Add0~79_combout ;
wire \wb_stage|Write_Data_RegFile[15]~15_combout ;
wire \id_stage|reg_file|Read_data2~338_combout ;
wire \id_stage|reg_file|Read_data2~339_combout ;
wire \id_stage|reg_file|Read_data2~321_combout ;
wire \id_stage|reg_file|Read_data2~322_combout ;
wire \id_stage|reg_file|Read_data2~333_combout ;
wire \id_stage|reg_file|Read_data2~334_combout ;
wire \id_stage|reg_file|Read_data2~335_combout ;
wire \id_stage|reg_file|Read_data2~336_combout ;
wire \id_stage|reg_file|Read_data2~323_combout ;
wire \id_stage|reg_file|Read_data2~324_combout ;
wire \id_stage|reg_file|Read_data2~325_combout ;
wire \id_stage|reg_file|Read_data2~326_combout ;
wire \id_stage|reg_file|Read_data2~327_combout ;
wire \id_stage|reg_file|Read_data2~328_combout ;
wire \id_stage|reg_file|Read_data2~329_combout ;
wire \id_stage|reg_file|Read_data2~330_combout ;
wire \id_stage|reg_file|Read_data2~331_combout ;
wire \id_stage|reg_file|Read_data2~332_combout ;
wire \id_stage|reg_file|Read_data2~337_combout ;
wire \id_stage|reg_file|Read_data2~340_combout ;
wire \id_stage|reg_file|Read_data2~341_combout ;
wire \id_ex_buffer1|EX1_rs2~15_combout ;
wire \forwarding_stage|store_rs2_mux|out[15]~50_combout ;
wire \forwarding_stage|store_rs2_mux|out[15]~49_combout ;
wire \forwarding_stage|store_rs2_mux|out[15]~51_combout ;
wire \ex_mem_buffer|MEM_rs2[15]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[14]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[14]~14_combout ;
wire \id_stage|reg_file|Read_data1~317_combout ;
wire \id_stage|reg_file|Read_data1~318_combout ;
wire \id_stage|reg_file|Read_data1~310_combout ;
wire \id_stage|reg_file|Read_data1~311_combout ;
wire \id_stage|reg_file|Read_data1~312_combout ;
wire \id_stage|reg_file|Read_data1~313_combout ;
wire \id_stage|reg_file|Read_data1~314_combout ;
wire \id_stage|reg_file|Read_data1~315_combout ;
wire \id_stage|reg_file|Read_data1~316_combout ;
wire \id_stage|reg_file|Read_data1~300_combout ;
wire \id_stage|reg_file|Read_data1~301_combout ;
wire \id_stage|reg_file|Read_data1~304_combout ;
wire \id_stage|reg_file|Read_data1~305_combout ;
wire \id_stage|reg_file|Read_data1~302_combout ;
wire \id_stage|reg_file|Read_data1~303_combout ;
wire \id_stage|reg_file|Read_data1~306_combout ;
wire \id_stage|reg_file|Read_data1~307_combout ;
wire \id_stage|reg_file|Read_data1~308_combout ;
wire \id_stage|reg_file|Read_data1~309_combout ;
wire \id_stage|reg_file|Read_data1~319_combout ;
wire \id_stage|reg_file|Read_data1~320_combout ;
wire \id_ex_buffer1|EX1_rs1~14_combout ;
wire \forwarding_stage|alu_oper1|out[14]~54_combout ;
wire \forwarding_stage|alu_oper1|out[14]~55_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~21_combout ;
wire \ex_stage|alu|Mux16~0_combout ;
wire \ex_stage|alu|Add0~45_combout ;
wire \ex_stage|BDU|cmp1|xor14~combout ;
wire \ex_stage|alu|Mux16~4_combout ;
wire \ex_stage|alu|ShiftRight0~64_combout ;
wire \ex_stage|alu|ShiftRight0~96_combout ;
wire \ex_stage|alu|ShiftRight0~108_combout ;
wire \ex_stage|alu|ShiftLeft0~16_combout ;
wire \ex_stage|alu|ShiftLeft0~17_combout ;
wire \ex_stage|alu|ShiftLeft0~29_combout ;
wire \ex_stage|alu|ShiftLeft0~30_combout ;
wire \ex_stage|alu|ShiftLeft0~58_combout ;
wire \ex_stage|alu|ShiftLeft0~44_combout ;
wire \ex_stage|alu|ShiftLeft0~59_combout ;
wire \ex_stage|alu|Mux16~1_combout ;
wire \ex_stage|alu|Mux16~2_combout ;
wire \ex_stage|alu|ShiftRight0~42_combout ;
wire \ex_stage|alu|ShiftRight0~73_combout ;
wire \ex_stage|alu|ShiftRight0~66_combout ;
wire \ex_stage|alu|ShiftRight0~95_combout ;
wire \ex_stage|alu|Mux16~3_combout ;
wire \ex_stage|alu|Mux16~5_combout ;
wire \ex_stage|alu|Mux16~6_combout ;
wire \forwarding_stage|alu_oper1|out[14]~56_combout ;
wire \forwarding_stage|alu_oper1|out[14]~57_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~62_combout ;
wire \if_stage|pc_src_mux|out[14]~111_combout ;
wire \if_stage|Add0~27 ;
wire \if_stage|Add0~28_combout ;
wire \forwarding_stage|alu_oper1|out[15]~60_combout ;
wire \forwarding_stage|alu_oper1|out[15]~61_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~63_combout ;
wire \if_stage|pc_src_mux|out[15]~112_combout ;
wire \if_stage|pc_src_mux|out[15]~113_combout ;
wire \if_id_buffer|ID_PC~16_combout ;
wire \id_ex_buffer1|EX1_PC~15_combout ;
wire \id_ex_buffer2|EX2_PC~15_combout ;
wire \ex_stage|Add0~34 ;
wire \ex_stage|Add0~35_combout ;
wire \ex_stage|Add0~80_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[16]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[16]~16_combout ;
wire \id_stage|reg_file|Read_data2~352_combout ;
wire \id_stage|reg_file|Read_data2~353_combout ;
wire \id_stage|reg_file|Read_data2~354_combout ;
wire \id_stage|reg_file|Read_data2~355_combout ;
wire \id_stage|reg_file|Read_data2~356_combout ;
wire \id_stage|reg_file|Read_data2~357_combout ;
wire \id_stage|reg_file|Read_data2~358_combout ;
wire \id_stage|reg_file|Read_data2~349_combout ;
wire \id_stage|reg_file|Read_data2~350_combout ;
wire \id_stage|reg_file|Read_data2~342_combout ;
wire \id_stage|reg_file|Read_data2~343_combout ;
wire \id_stage|reg_file|Read_data2~344_combout ;
wire \id_stage|reg_file|Read_data2~345_combout ;
wire \id_stage|reg_file|Read_data2~346_combout ;
wire \id_stage|reg_file|Read_data2~347_combout ;
wire \id_stage|reg_file|Read_data2~348_combout ;
wire \id_stage|reg_file|Read_data2~351_combout ;
wire \id_stage|reg_file|Read_data2~359_combout ;
wire \id_stage|reg_file|Read_data2~360_combout ;
wire \id_stage|reg_file|Read_data2~361_combout ;
wire \id_stage|reg_file|Read_data2~362_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~22_combout ;
wire \forwarding_stage|alu_oper2|out[16]~52_combout ;
wire \forwarding_stage|alu_oper2|out[16]~53_combout ;
wire \forwarding_stage|alu_oper2|out[16]~54_combout ;
wire \ex_stage|alu|Add0~50_combout ;
wire \ex_stage|alu|Add0~51_combout ;
wire \ex_stage|alu|Mux18~0_combout ;
wire \ex_stage|alu|ShiftRight0~31_combout ;
wire \ex_stage|alu|ShiftRight0~32_combout ;
wire \ex_stage|alu|ShiftRight0~25_combout ;
wire \ex_stage|alu|ShiftRight0~33_combout ;
wire \ex_stage|alu|Mux18~6_combout ;
wire \ex_stage|alu|Mux18~7_combout ;
wire \ex_stage|alu|Mux18~2_combout ;
wire \ex_stage|alu|Mux18~8_combout ;
wire \ex_stage|alu|Mux18~1_combout ;
wire \ex_stage|alu|Mux18~9_combout ;
wire \forwarding_stage|alu_oper1|out[16]~64_combout ;
wire \forwarding_stage|alu_oper1|out[16]~65_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~64_combout ;
wire \if_stage|pc_src_mux|out[16]~114_combout ;
wire \if_stage|Add0~29 ;
wire \if_stage|Add0~30_combout ;
wire \if_stage|pc_src_mux|out[16]~115_combout ;
wire \if_stage|Add0~31 ;
wire \if_stage|Add0~32_combout ;
wire \forwarding_stage|alu_oper1|out[17]~68_combout ;
wire \forwarding_stage|alu_oper1|out[17]~69_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~65_combout ;
wire \if_stage|pc_src_mux|out[17]~116_combout ;
wire \if_stage|pc_src_mux|out[17]~117_combout ;
wire \if_stage|Add0~33 ;
wire \if_stage|Add0~34_combout ;
wire \id_stage|reg_file|Read_data1~401_combout ;
wire \id_stage|reg_file|Read_data1~402_combout ;
wire \id_stage|reg_file|Read_data1~394_combout ;
wire \id_stage|reg_file|Read_data1~395_combout ;
wire \id_stage|reg_file|Read_data1~396_combout ;
wire \id_stage|reg_file|Read_data1~397_combout ;
wire \id_stage|reg_file|Read_data1~398_combout ;
wire \id_stage|reg_file|Read_data1~399_combout ;
wire \id_stage|reg_file|Read_data1~400_combout ;
wire \id_stage|reg_file|Read_data1~384_combout ;
wire \id_stage|reg_file|Read_data1~385_combout ;
wire \id_stage|reg_file|Read_data1~391_combout ;
wire \id_stage|reg_file|Read_data1~392_combout ;
wire \id_stage|reg_file|Read_data1~388_combout ;
wire \id_stage|reg_file|Read_data1~389_combout ;
wire \id_stage|reg_file|Read_data1~386_combout ;
wire \id_stage|reg_file|Read_data1~387_combout ;
wire \id_stage|reg_file|Read_data1~390_combout ;
wire \id_stage|reg_file|Read_data1~393_combout ;
wire \id_stage|reg_file|Read_data1~403_combout ;
wire \id_stage|reg_file|Read_data1~404_combout ;
wire \id_ex_buffer1|EX1_rs1~18_combout ;
wire \forwarding_stage|alu_oper1|out[18]~70_combout ;
wire \forwarding_stage|alu_oper1|out[18]~71_combout ;
wire \ex_stage|alu|Mux20~4_combout ;
wire \ex_stage|alu|Add0~57_combout ;
wire \ex_stage|BDU|cmp1|xor18~combout ;
wire \ex_stage|alu|Mux20~5_combout ;
wire \ex_stage|alu|ShiftLeft0~45_combout ;
wire \ex_stage|alu|Mux20~10_combout ;
wire \ex_stage|alu|ShiftRight0~67_combout ;
wire \ex_stage|alu|ShiftRight0~68_combout ;
wire \ex_stage|alu|Mux20~6_combout ;
wire \ex_stage|alu|Mux20~7_combout ;
wire \ex_stage|alu|Mux20~8_combout ;
wire \ex_stage|alu|Mux20~9_combout ;
wire \forwarding_stage|alu_oper1|out[18]~72_combout ;
wire \forwarding_stage|alu_oper1|out[18]~73_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~66_combout ;
wire \if_stage|pc_src_mux|out[18]~118_combout ;
wire \if_stage|pc_src_mux|out[18]~119_combout ;
wire \if_id_buffer|ID_PC~19_combout ;
wire \id_ex_buffer1|EX1_PC~18_combout ;
wire \id_ex_buffer2|EX2_PC~18_combout ;
wire \ex_stage|Add0~39_combout ;
wire \ex_stage|Add0~82_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~25_combout ;
wire \ex_stage|alu|ShiftLeft0~69_combout ;
wire \ex_stage|alu|ShiftLeft0~70_combout ;
wire \ex_stage|alu|ShiftLeft0~71_combout ;
wire \ex_stage|alu|ShiftLeft0~82_combout ;
wire \ex_stage|alu|ShiftLeft0~91_combout ;
wire \ex_stage|alu|ShiftLeft0~92_combout ;
wire \ex_stage|alu|ShiftLeft0~93_combout ;
wire \ex_stage|alu|Mux28~2_combout ;
wire \ex_stage|alu|ShiftLeft0~46_combout ;
wire \ex_stage|alu|Mux28~3_combout ;
wire \ex_stage|alu|Mux28~9_combout ;
wire \ex_stage|alu|Mux28~5_combout ;
wire \ex_stage|alu|Add0~80_combout ;
wire \ex_stage|alu|Add0~79 ;
wire \ex_stage|alu|Add0~81_combout ;
wire \ex_stage|alu|Mux28~7_combout ;
wire \ex_stage|alu|Mux28~8_combout ;
wire \ex_stage|Add0~90_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[26]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[26]~26_combout ;
wire \id_ex_buffer1|EX1_rs2~26_combout ;
wire \forwarding_stage|store_rs2_mux|out[26]~83_combout ;
wire \forwarding_stage|store_rs2_mux|out[26]~82_combout ;
wire \forwarding_stage|store_rs2_mux|out[26]~84_combout ;
wire \wb_stage|Write_Data_RegFile[27]~27_combout ;
wire \id_stage|reg_file|reg_file[11][27]~q ;
wire \id_stage|reg_file|reg_file[10][27]~q ;
wire \id_stage|reg_file|reg_file[9][27]~q ;
wire \id_stage|reg_file|reg_file[8][27]~q ;
wire \id_stage|reg_file|Read_data2~573_combout ;
wire \id_stage|reg_file|Read_data2~574_combout ;
wire \id_stage|reg_file|reg_file[15][27]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][27]~q ;
wire \id_stage|reg_file|reg_file[13][27]~q ;
wire \id_stage|reg_file|reg_file[14][27]~q ;
wire \id_stage|reg_file|reg_file[12][27]~q ;
wire \id_stage|reg_file|Read_data2~590_combout ;
wire \id_stage|reg_file|Read_data2~591_combout ;
wire \id_stage|reg_file|reg_file[21][27]~q ;
wire \id_stage|reg_file|reg_file[29][27]~q ;
wire \id_stage|reg_file|reg_file[25][27]~q ;
wire \id_stage|reg_file|reg_file[17][27]~q ;
wire \id_stage|reg_file|Read_data2~575_combout ;
wire \id_stage|reg_file|Read_data2~576_combout ;
wire \id_stage|reg_file|reg_file[20][27]~q ;
wire \id_stage|reg_file|reg_file[28][27]~q ;
wire \id_stage|reg_file|reg_file[24][27]~q ;
wire \id_stage|reg_file|reg_file[16][27]~q ;
wire \id_stage|reg_file|Read_data2~579_combout ;
wire \id_stage|reg_file|Read_data2~580_combout ;
wire \id_stage|reg_file|reg_file[26][27]~q ;
wire \id_stage|reg_file|reg_file[30][27]~q ;
wire \id_stage|reg_file|reg_file[22][27]~q ;
wire \id_stage|reg_file|reg_file[18][27]~q ;
wire \id_stage|reg_file|Read_data2~577_combout ;
wire \id_stage|reg_file|Read_data2~578_combout ;
wire \id_stage|reg_file|Read_data2~581_combout ;
wire \id_stage|reg_file|reg_file[23][27]~q ;
wire \id_stage|reg_file|reg_file[19][27]~q ;
wire \id_stage|reg_file|Read_data2~582_combout ;
wire \id_stage|reg_file|reg_file[31][27]~q ;
wire \id_stage|reg_file|reg_file[27][27]~q ;
wire \id_stage|reg_file|Read_data2~583_combout ;
wire \id_stage|reg_file|Read_data2~584_combout ;
wire \id_stage|reg_file|reg_file[2][27]~q ;
wire \id_stage|reg_file|reg_file[3][27]~q ;
wire \id_stage|reg_file|reg_file[1][27]~q ;
wire \id_stage|reg_file|reg_file[5][27]~q ;
wire \id_stage|reg_file|reg_file[7][27]~q ;
wire \id_stage|reg_file|reg_file[6][27]~q ;
wire \id_stage|reg_file|reg_file[4][27]~q ;
wire \id_stage|reg_file|Read_data2~585_combout ;
wire \id_stage|reg_file|Read_data2~586_combout ;
wire \id_stage|reg_file|Read_data2~587_combout ;
wire \id_stage|reg_file|Read_data2~588_combout ;
wire \id_stage|reg_file|Read_data2~589_combout ;
wire \id_stage|reg_file|Read_data2~592_combout ;
wire \id_stage|reg_file|Read_data2~593_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~33_combout ;
wire \forwarding_stage|alu_oper2|out[27]~85_combout ;
wire \forwarding_stage|alu_oper2|out[27]~86_combout ;
wire \forwarding_stage|alu_oper2|out[27]~87_combout ;
wire \ex_stage|alu|Mux29~6_combout ;
wire \ex_stage|alu|Add0~83_combout ;
wire \ex_stage|alu|Add0~82 ;
wire \ex_stage|alu|Add0~84_combout ;
wire \ex_stage|alu|ShiftLeft0~50_combout ;
wire \ex_stage|alu|ShiftLeft0~95_combout ;
wire \ex_stage|alu|ShiftLeft0~94_combout ;
wire \ex_stage|alu|ShiftLeft0~96_combout ;
wire \ex_stage|alu|Mux29~2_combout ;
wire \ex_stage|alu|Mux29~3_combout ;
wire \ex_stage|alu|Mux29~9_combout ;
wire \ex_stage|alu|Mux29~4_combout ;
wire \ex_stage|alu|ShiftRight0~104_combout ;
wire \ex_stage|alu|Mux29~5_combout ;
wire \ex_stage|alu|Mux29~7_combout ;
wire \ex_stage|alu|Mux29~8_combout ;
wire \ex_stage|Add0~91_combout ;
wire \id_stage|reg_file|Read_data1~590_combout ;
wire \id_stage|reg_file|Read_data1~591_combout ;
wire \id_stage|reg_file|Read_data1~573_combout ;
wire \id_stage|reg_file|Read_data1~574_combout ;
wire \id_stage|reg_file|Read_data1~582_combout ;
wire \id_stage|reg_file|Read_data1~583_combout ;
wire \id_stage|reg_file|Read_data1~575_combout ;
wire \id_stage|reg_file|Read_data1~576_combout ;
wire \id_stage|reg_file|Read_data1~579_combout ;
wire \id_stage|reg_file|Read_data1~580_combout ;
wire \id_stage|reg_file|Read_data1~577_combout ;
wire \id_stage|reg_file|Read_data1~578_combout ;
wire \id_stage|reg_file|Read_data1~581_combout ;
wire \id_stage|reg_file|Read_data1~584_combout ;
wire \id_stage|reg_file|Read_data1~585_combout ;
wire \id_stage|reg_file|Read_data1~586_combout ;
wire \id_stage|reg_file|Read_data1~587_combout ;
wire \id_stage|reg_file|Read_data1~588_combout ;
wire \id_stage|reg_file|Read_data1~589_combout ;
wire \id_stage|reg_file|Read_data1~592_combout ;
wire \id_stage|reg_file|Read_data1~593_combout ;
wire \id_ex_buffer1|EX1_rs1~27_combout ;
wire \forwarding_stage|alu_oper1|out[27]~106_combout ;
wire \forwarding_stage|alu_oper1|out[27]~107_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~34_combout ;
wire \ex_stage|alu|Add0~85 ;
wire \ex_stage|alu|Add0~88 ;
wire \ex_stage|alu|Add0~90_combout ;
wire \ex_stage|alu|Mux31~1_combout ;
wire \ex_stage|alu|Mux31~2_combout ;
wire \ex_stage|BDU|cmp1|xor29~combout ;
wire \ex_stage|alu|ShiftRight0~107_combout ;
wire \ex_stage|alu|Mux31~7_combout ;
wire \ex_stage|alu|ShiftLeft0~56_combout ;
wire \ex_stage|alu|ShiftLeft0~99_combout ;
wire \ex_stage|alu|Mux31~0_combout ;
wire \ex_stage|alu|ShiftLeft0~80_combout ;
wire \ex_stage|alu|Mux4~0_combout ;
wire \ex_stage|alu|ShiftLeft0~100_combout ;
wire \ex_stage|alu|Mux31~5_combout ;
wire \ex_stage|alu|Mux31~6_combout ;
wire \ex_stage|alu|Mux31~8_combout ;
wire \ex_stage|alu|Mux31~9_combout ;
wire \ex_stage|alu|Mux31~10_combout ;
wire \ex_stage|alu|Mux31~11_combout ;
wire \if_id_buffer|ID_PC~30_combout ;
wire \id_ex_buffer1|EX1_PC~29_combout ;
wire \id_ex_buffer2|EX2_PC~29_combout ;
wire \ex_stage|Add0~60 ;
wire \ex_stage|Add0~61_combout ;
wire \ex_stage|Add0~93_combout ;
wire \id_stage|reg_file|Read_data1~615_combout ;
wire \id_stage|reg_file|Read_data1~616_combout ;
wire \id_stage|reg_file|Read_data1~632_combout ;
wire \id_stage|reg_file|Read_data1~633_combout ;
wire \id_stage|reg_file|Read_data1~627_combout ;
wire \id_stage|reg_file|Read_data1~628_combout ;
wire \id_stage|reg_file|Read_data1~629_combout ;
wire \id_stage|reg_file|Read_data1~630_combout ;
wire \id_stage|reg_file|Read_data1~624_combout ;
wire \id_stage|reg_file|Read_data1~625_combout ;
wire \id_stage|reg_file|Read_data1~617_combout ;
wire \id_stage|reg_file|Read_data1~618_combout ;
wire \id_stage|reg_file|Read_data1~621_combout ;
wire \id_stage|reg_file|Read_data1~622_combout ;
wire \id_stage|reg_file|Read_data1~619_combout ;
wire \id_stage|reg_file|Read_data1~620_combout ;
wire \id_stage|reg_file|Read_data1~623_combout ;
wire \id_stage|reg_file|Read_data1~626_combout ;
wire \id_stage|reg_file|Read_data1~631_combout ;
wire \id_stage|reg_file|Read_data1~634_combout ;
wire \id_stage|reg_file|Read_data1~635_combout ;
wire \id_ex_buffer1|EX1_rs1~29_combout ;
wire \forwarding_stage|alu_oper1|out[29]~114_combout ;
wire \forwarding_stage|alu_oper1|out[29]~115_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~36_combout ;
wire \ex_stage|alu|ShiftRight0~48_combout ;
wire \ex_stage|alu|ShiftRight0~49_combout ;
wire \ex_stage|alu|ShiftRight0~93_combout ;
wire \ex_stage|alu|ShiftRight0~94_combout ;
wire \ex_stage|alu|Mux23~3_combout ;
wire \ex_stage|alu|Mux23~4_combout ;
wire \ex_stage|alu|Mux23~1_combout ;
wire \ex_stage|alu|Add0~66_combout ;
wire \ex_stage|alu|Mux23~5_combout ;
wire \ex_stage|alu|Mux23~0_combout ;
wire \ex_stage|alu|Mux23~6_combout ;
wire \ex_stage|Add0~44 ;
wire \ex_stage|Add0~45_combout ;
wire \ex_stage|Add0~85_combout ;
wire \forwarding_stage|store_rs2_mux|out[21]~67_combout ;
wire \forwarding_stage|store_rs2_mux|out[21]~69_combout ;
wire \ex_mem_buffer|MEM_rs2[21]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[20]~20_combout ;
wire \id_stage|reg_file|Read_data2~443_combout ;
wire \id_stage|reg_file|Read_data2~444_combout ;
wire \id_stage|reg_file|Read_data2~440_combout ;
wire \id_stage|reg_file|Read_data2~438_combout ;
wire \id_stage|reg_file|Read_data2~439_combout ;
wire \id_stage|reg_file|Read_data2~441_combout ;
wire \id_stage|reg_file|Read_data2~436_combout ;
wire \id_stage|reg_file|Read_data2~437_combout ;
wire \id_stage|reg_file|Read_data2~442_combout ;
wire \id_stage|reg_file|Read_data2~433_combout ;
wire \id_stage|reg_file|Read_data2~434_combout ;
wire \id_stage|reg_file|Read_data2~426_combout ;
wire \id_stage|reg_file|Read_data2~427_combout ;
wire \id_stage|reg_file|Read_data2~430_combout ;
wire \id_stage|reg_file|Read_data2~431_combout ;
wire \id_stage|reg_file|Read_data2~428_combout ;
wire \id_stage|reg_file|Read_data2~429_combout ;
wire \id_stage|reg_file|Read_data2~432_combout ;
wire \id_stage|reg_file|Read_data2~435_combout ;
wire \id_stage|reg_file|Read_data2~445_combout ;
wire \id_stage|reg_file|Read_data2~446_combout ;
wire \id_ex_buffer1|EX1_rs2~20_combout ;
wire \forwarding_stage|store_rs2_mux|out[20]~65_combout ;
wire \forwarding_stage|store_rs2_mux|out[20]~64_combout ;
wire \forwarding_stage|store_rs2_mux|out[20]~66_combout ;
wire \ex_mem_buffer|MEM_rs2[20]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[21]~21_combout ;
wire \id_stage|reg_file|Read_data1~464_combout ;
wire \id_stage|reg_file|Read_data1~465_combout ;
wire \id_stage|reg_file|Read_data1~447_combout ;
wire \id_stage|reg_file|Read_data1~448_combout ;
wire \id_stage|reg_file|Read_data1~459_combout ;
wire \id_stage|reg_file|Read_data1~460_combout ;
wire \id_stage|reg_file|Read_data1~461_combout ;
wire \id_stage|reg_file|Read_data1~462_combout ;
wire \id_stage|reg_file|Read_data1~449_combout ;
wire \id_stage|reg_file|Read_data1~450_combout ;
wire \id_stage|reg_file|Read_data1~456_combout ;
wire \id_stage|reg_file|Read_data1~457_combout ;
wire \id_stage|reg_file|Read_data1~453_combout ;
wire \id_stage|reg_file|Read_data1~454_combout ;
wire \id_stage|reg_file|Read_data1~451_combout ;
wire \id_stage|reg_file|Read_data1~452_combout ;
wire \id_stage|reg_file|Read_data1~455_combout ;
wire \id_stage|reg_file|Read_data1~458_combout ;
wire \id_stage|reg_file|Read_data1~463_combout ;
wire \id_stage|reg_file|Read_data1~466_combout ;
wire \id_stage|reg_file|Read_data1~467_combout ;
wire \id_ex_buffer1|EX1_rs1~21_combout ;
wire \forwarding_stage|alu_oper1|out[21]~82_combout ;
wire \forwarding_stage|alu_oper1|out[21]~83_combout ;
wire \forwarding_stage|alu_oper1|out[21]~84_combout ;
wire \forwarding_stage|alu_oper1|out[21]~85_combout ;
wire \if_stage|Add0~39 ;
wire \if_stage|Add0~40_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~69_combout ;
wire \if_stage|pc_src_mux|out[21]~124_combout ;
wire \if_stage|pc_src_mux|out[21]~125_combout ;
wire \if_id_buffer|ID_PC~22_combout ;
wire \id_ex_buffer1|EX1_PC~21_combout ;
wire \id_ex_buffer2|EX2_PC~21_combout ;
wire \ex_stage|Add0~46 ;
wire \ex_stage|Add0~47_combout ;
wire \ex_stage|Add0~86_combout ;
wire \id_stage|reg_file|Read_data1~485_combout ;
wire \id_stage|reg_file|Read_data1~486_combout ;
wire \id_stage|reg_file|Read_data1~468_combout ;
wire \id_stage|reg_file|Read_data1~469_combout ;
wire \id_stage|reg_file|Read_data1~472_combout ;
wire \id_stage|reg_file|Read_data1~473_combout ;
wire \id_stage|reg_file|Read_data1~470_combout ;
wire \id_stage|reg_file|Read_data1~471_combout ;
wire \id_stage|reg_file|Read_data1~474_combout ;
wire \id_stage|reg_file|Read_data1~475_combout ;
wire \id_stage|reg_file|Read_data1~476_combout ;
wire \id_stage|reg_file|Read_data1~477_combout ;
wire \id_stage|reg_file|Read_data1~478_combout ;
wire \id_stage|reg_file|Read_data1~479_combout ;
wire \id_stage|reg_file|Read_data1~480_combout ;
wire \id_stage|reg_file|Read_data1~481_combout ;
wire \id_stage|reg_file|Read_data1~482_combout ;
wire \id_stage|reg_file|Read_data1~483_combout ;
wire \id_stage|reg_file|Read_data1~484_combout ;
wire \id_stage|reg_file|Read_data1~487_combout ;
wire \id_stage|reg_file|Read_data1~488_combout ;
wire \id_ex_buffer1|EX1_rs1~22_combout ;
wire \forwarding_stage|alu_oper1|out[22]~86_combout ;
wire \forwarding_stage|alu_oper1|out[22]~87_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~29_combout ;
wire \ex_stage|alu|ShiftLeft0~81_combout ;
wire \ex_stage|alu|ShiftLeft0~85_combout ;
wire \ex_stage|alu|ShiftLeft0~86_combout ;
wire \ex_stage|alu|Mux32~1_combout ;
wire \ex_stage|alu|Mux33~2_combout ;
wire \ex_stage|alu|Mux33~3_combout ;
wire \ex_stage|alu|Mux33~4_combout ;
wire \ex_stage|alu|Mux33~5_combout ;
wire \ex_stage|alu|Mux33~6_combout ;
wire \ex_stage|alu|Add0~95_combout ;
wire \ex_stage|alu|Add0~92_combout ;
wire \ex_stage|alu|Add0~91 ;
wire \ex_stage|alu|Add0~94 ;
wire \ex_stage|alu|Add0~96_combout ;
wire \ex_stage|alu|Mux33~1_combout ;
wire \ex_stage|alu|Mux33~7_combout ;
wire \ex_stage|alu|Mux33~8_combout ;
wire \forwarding_stage|alu_oper1|out[31]~124_combout ;
wire \forwarding_stage|alu_oper1|out[31]~125_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~79_combout ;
wire \if_stage|pc_src_mux|out[31]~145_combout ;
wire \if_stage|pc_src_mux|out~139_combout ;
wire \if_stage|pc_src_mux|out[31]~146_combout ;
wire \if_stage|Add0~59 ;
wire \if_stage|Add0~60_combout ;
wire \if_stage|pc_src_mux|out[31]~157_combout ;
wire \if_id_buffer|ID_PC~32_combout ;
wire \id_ex_buffer1|EX1_PC~31_combout ;
wire \id_ex_buffer2|EX2_PC~31_combout ;
wire \ex_stage|Add0~62 ;
wire \ex_stage|Add0~64 ;
wire \ex_stage|Add0~65_combout ;
wire \ex_stage|Add0~95_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[31]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[31]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[31]~31_combout ;
wire \id_stage|reg_file|Read_data2~666_combout ;
wire \id_stage|reg_file|Read_data2~667_combout ;
wire \id_stage|reg_file|Read_data2~663_combout ;
wire \id_stage|reg_file|Read_data2~664_combout ;
wire \id_stage|reg_file|Read_data2~661_combout ;
wire \id_stage|reg_file|Read_data2~662_combout ;
wire \id_stage|reg_file|Read_data2~665_combout ;
wire \id_stage|reg_file|Read_data2~659_combout ;
wire \id_stage|reg_file|Read_data2~660_combout ;
wire \id_stage|reg_file|Read_data2~668_combout ;
wire \id_stage|reg_file|Read_data2~669_combout ;
wire \id_stage|reg_file|Read_data2~670_combout ;
wire \id_stage|reg_file|Read_data2~671_combout ;
wire \id_stage|reg_file|Read_data2~672_combout ;
wire \id_stage|reg_file|Read_data2~673_combout ;
wire \id_stage|reg_file|Read_data2~674_combout ;
wire \id_stage|reg_file|Read_data2~675_combout ;
wire \id_stage|reg_file|Read_data2~657_combout ;
wire \id_stage|reg_file|Read_data2~658_combout ;
wire \id_stage|reg_file|Read_data2~676_combout ;
wire \id_stage|reg_file|Read_data2~677_combout ;
wire \id_ex_buffer1|EX1_rs2~31_combout ;
wire \forwarding_stage|store_rs2_mux|out[31]~97_combout ;
wire \forwarding_stage|store_rs2_mux|out[31]~98_combout ;
wire \forwarding_stage|store_rs2_mux|out[31]~99_combout ;
wire \ex_mem_buffer|MEM_rs2[31]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[30]~30_combout ;
wire \id_stage|reg_file|Read_data1~653_combout ;
wire \id_stage|reg_file|Read_data1~654_combout ;
wire \id_stage|reg_file|Read_data1~646_combout ;
wire \id_stage|reg_file|Read_data1~647_combout ;
wire \id_stage|reg_file|Read_data1~650_combout ;
wire \id_stage|reg_file|Read_data1~648_combout ;
wire \id_stage|reg_file|Read_data1~649_combout ;
wire \id_stage|reg_file|Read_data1~651_combout ;
wire \id_stage|reg_file|Read_data1~652_combout ;
wire \id_stage|reg_file|Read_data1~643_combout ;
wire \id_stage|reg_file|Read_data1~644_combout ;
wire \id_stage|reg_file|Read_data1~636_combout ;
wire \id_stage|reg_file|Read_data1~637_combout ;
wire \id_stage|reg_file|Read_data1~638_combout ;
wire \id_stage|reg_file|Read_data1~639_combout ;
wire \id_stage|reg_file|Read_data1~640_combout ;
wire \id_stage|reg_file|Read_data1~641_combout ;
wire \id_stage|reg_file|Read_data1~642_combout ;
wire \id_stage|reg_file|Read_data1~645_combout ;
wire \id_stage|reg_file|Read_data1~655_combout ;
wire \id_stage|reg_file|Read_data1~656_combout ;
wire \id_ex_buffer1|EX1_rs1~30_combout ;
wire \forwarding_stage|alu_oper1|out[30]~118_combout ;
wire \forwarding_stage|alu_oper1|out[30]~119_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~37_combout ;
wire \ex_stage|alu|ShiftRight0~20_combout ;
wire \ex_stage|alu|ShiftRight0~97_combout ;
wire \ex_stage|alu|Mux24~2_combout ;
wire \ex_stage|alu|Mux24~3_combout ;
wire \ex_stage|alu|ShiftLeft0~83_combout ;
wire \ex_stage|alu|Mux24~4_combout ;
wire \ex_stage|alu|Add0~69_combout ;
wire \ex_stage|BDU|cmp1|xor22~combout ;
wire \ex_stage|alu|Mux24~1_combout ;
wire \ex_stage|alu|Mux24~0_combout ;
wire \ex_stage|alu|Mux24~5_combout ;
wire \ex_stage|alu|Mux24~6_combout ;
wire \forwarding_stage|alu_oper1|out[22]~88_combout ;
wire \forwarding_stage|alu_oper1|out[22]~89_combout ;
wire \if_stage|Add0~41 ;
wire \if_stage|Add0~42_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~70_combout ;
wire \if_stage|pc_src_mux|out[22]~126_combout ;
wire \if_stage|pc_src_mux|out[22]~127_combout ;
wire \if_stage|Add0~43 ;
wire \if_stage|Add0~44_combout ;
wire \if_stage|pc_src_mux|out~128_combout ;
wire \forwarding_stage|alu_oper1|out[23]~92_combout ;
wire \forwarding_stage|alu_oper1|out[23]~93_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~71_combout ;
wire \if_stage|pc_src_mux|out[23]~129_combout ;
wire \if_id_buffer|ID_PC~24_combout ;
wire \id_ex_buffer1|EX1_PC~23_combout ;
wire \id_ex_buffer2|EX2_PC~23_combout ;
wire \ex_stage|Add0~50 ;
wire \ex_stage|Add0~51_combout ;
wire \forwarding_stage|alu_oper1|out[24]~96_combout ;
wire \forwarding_stage|alu_oper1|out[24]~97_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~72_combout ;
wire \if_stage|pc_src_mux|out[24]~131_combout ;
wire \if_stage|Add0~45 ;
wire \if_stage|Add0~46_combout ;
wire \if_stage|pc_src_mux|out~130_combout ;
wire \if_id_buffer|ID_PC~25_combout ;
wire \id_ex_buffer1|EX1_PC~24_combout ;
wire \id_ex_buffer2|EX2_PC~24_combout ;
wire \ex_stage|Add0~52 ;
wire \ex_stage|Add0~53_combout ;
wire \forwarding_stage|alu_oper1|out[25]~100_combout ;
wire \forwarding_stage|alu_oper1|out[25]~101_combout ;
wire \if_stage|Add0~47 ;
wire \if_stage|Add0~48_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~73_combout ;
wire \if_stage|pc_src_mux|out[25]~132_combout ;
wire \if_stage|pc_src_mux|out[25]~133_combout ;
wire \if_id_buffer|ID_PC~26_combout ;
wire \id_ex_buffer1|EX1_PC~25_combout ;
wire \id_ex_buffer2|EX2_PC~25_combout ;
wire \ex_stage|Add0~54 ;
wire \ex_stage|Add0~55_combout ;
wire \forwarding_stage|alu_oper1|out[26]~104_combout ;
wire \forwarding_stage|alu_oper1|out[26]~105_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~74_combout ;
wire \if_stage|pc_src_mux|out[26]~135_combout ;
wire \if_stage|Add0~49 ;
wire \if_stage|Add0~50_combout ;
wire \if_stage|pc_src_mux|out~134_combout ;
wire \if_id_buffer|ID_PC~27_combout ;
wire \id_ex_buffer1|EX1_PC~26_combout ;
wire \id_ex_buffer2|EX2_PC~26_combout ;
wire \ex_stage|Add0~56 ;
wire \ex_stage|Add0~57_combout ;
wire \forwarding_stage|alu_oper1|out[27]~108_combout ;
wire \forwarding_stage|alu_oper1|out[27]~109_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~75_combout ;
wire \if_stage|Add0~51 ;
wire \if_stage|Add0~52_combout ;
wire \if_stage|pc_src_mux|out[27]~136_combout ;
wire \if_stage|pc_src_mux|out[27]~137_combout ;
wire \if_id_buffer|ID_PC~28_combout ;
wire \id_ex_buffer1|EX1_PC~27_combout ;
wire \id_ex_buffer2|EX2_PC~27_combout ;
wire \ex_stage|Add0~58 ;
wire \ex_stage|Add0~59_combout ;
wire \ex_stage|Add0~92_combout ;
wire \forwarding_stage|store_rs2_mux|out[28]~89_combout ;
wire \forwarding_stage|store_rs2_mux|out[28]~90_combout ;
wire \ex_mem_buffer|MEM_rs2[28]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[28]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[28]~28_combout ;
wire \id_stage|reg_file|Read_data1~594_combout ;
wire \id_stage|reg_file|Read_data1~595_combout ;
wire \id_stage|reg_file|Read_data1~601_combout ;
wire \id_stage|reg_file|Read_data1~602_combout ;
wire \id_stage|reg_file|Read_data1~598_combout ;
wire \id_stage|reg_file|Read_data1~599_combout ;
wire \id_stage|reg_file|Read_data1~596_combout ;
wire \id_stage|reg_file|Read_data1~597_combout ;
wire \id_stage|reg_file|Read_data1~600_combout ;
wire \id_stage|reg_file|Read_data1~603_combout ;
wire \id_stage|reg_file|Read_data1~611_combout ;
wire \id_stage|reg_file|Read_data1~612_combout ;
wire \id_stage|reg_file|Read_data1~604_combout ;
wire \id_stage|reg_file|Read_data1~605_combout ;
wire \id_stage|reg_file|Read_data1~608_combout ;
wire \id_stage|reg_file|Read_data1~606_combout ;
wire \id_stage|reg_file|Read_data1~607_combout ;
wire \id_stage|reg_file|Read_data1~609_combout ;
wire \id_stage|reg_file|Read_data1~610_combout ;
wire \id_stage|reg_file|Read_data1~613_combout ;
wire \id_stage|reg_file|Read_data1~614_combout ;
wire \id_ex_buffer1|EX1_rs1~28_combout ;
wire \forwarding_stage|alu_oper1|out[28]~110_combout ;
wire \forwarding_stage|alu_oper1|out[28]~111_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~35_combout ;
wire \ex_stage|alu|Add0~87_combout ;
wire \ex_stage|BDU|cmp1|xor28~combout ;
wire \ex_stage|alu|ShiftRight0~105_combout ;
wire \ex_stage|alu|Mux30~3_combout ;
wire \ex_stage|alu|ShiftLeft0~98_combout ;
wire \ex_stage|alu|Mux30~1_combout ;
wire \ex_stage|alu|Mux30~2_combout ;
wire \ex_stage|alu|ShiftLeft0~97_combout ;
wire \ex_stage|alu|Mux30~4_combout ;
wire \ex_stage|alu|Mux30~5_combout ;
wire \ex_stage|alu|Mux30~6_combout ;
wire \ex_stage|alu|Mux30~0_combout ;
wire \ex_stage|alu|Mux30~7_combout ;
wire \forwarding_stage|alu_oper1|out[28]~112_combout ;
wire \forwarding_stage|alu_oper1|out[28]~113_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~76_combout ;
wire \if_stage|pc_src_mux|out[28]~138_combout ;
wire \if_stage|pc_src_mux|out[28]~140_combout ;
wire \if_stage|Add0~53 ;
wire \if_stage|Add0~54_combout ;
wire \if_stage|pc_src_mux|out[28]~154_combout ;
wire \if_stage|Add0~55 ;
wire \if_stage|Add0~56_combout ;
wire \if_stage|pc_src_mux|out[29]~155_combout ;
wire \forwarding_stage|alu_oper1|out[29]~116_combout ;
wire \forwarding_stage|alu_oper1|out[29]~117_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~77_combout ;
wire \if_stage|pc_src_mux|out[29]~141_combout ;
wire \if_stage|pc_src_mux|out[29]~142_combout ;
wire \if_stage|Add0~57 ;
wire \if_stage|Add0~58_combout ;
wire \if_stage|pc_src_mux|out[30]~156_combout ;
wire \ex_stage|alu|Mux32~4_combout ;
wire \ex_stage|alu|Mux32~5_combout ;
wire \ex_stage|alu|Mux32~2_combout ;
wire \ex_stage|alu|Mux32~3_combout ;
wire \ex_stage|alu|Mux32~6_combout ;
wire \ex_stage|alu|Add0~93_combout ;
wire \ex_stage|alu|Mux32~7_combout ;
wire \ex_stage|alu|Mux32~8_combout ;
wire \ex_stage|alu|Mux32~0_combout ;
wire \ex_stage|alu|Mux32~9_combout ;
wire \forwarding_stage|alu_oper1|out[30]~120_combout ;
wire \forwarding_stage|alu_oper1|out[30]~121_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~78_combout ;
wire \if_stage|pc_src_mux|out[30]~143_combout ;
wire \if_stage|pc_src_mux|out[30]~144_combout ;
wire \if_id_buffer|ID_PC~31_combout ;
wire \id_ex_buffer1|EX1_PC~30_combout ;
wire \id_ex_buffer2|EX2_PC~30_combout ;
wire \ex_stage|Add0~63_combout ;
wire \ex_stage|Add0~94_combout ;
wire \forwarding_stage|alu_oper2|out[30]~94_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~36_combout ;
wire \forwarding_stage|alu_oper2|out[30]~95_combout ;
wire \forwarding_stage|alu_oper2|out[30]~96_combout ;
wire \ex_stage|alu|ShiftLeft0~9_combout ;
wire \ex_stage|alu|ShiftLeft0~10_combout ;
wire \ex_stage|alu|ShiftLeft0~11_combout ;
wire \ex_stage|alu|Mux10~3_combout ;
wire \ex_stage|alu|Mux15~2_combout ;
wire \ex_stage|alu|Mux15~3_combout ;
wire \ex_stage|alu|ShiftRight0~11_combout ;
wire \ex_stage|alu|ShiftRight0~43_combout ;
wire \ex_stage|alu|ShiftRight0~92_combout ;
wire \ex_stage|alu|Mux15~4_combout ;
wire \ex_stage|alu|Add0~42_combout ;
wire \ex_stage|alu|Mux15~1_combout ;
wire \ex_stage|alu|Mux15~5_combout ;
wire \ex_stage|alu|Mux15~6_combout ;
wire \ex_stage|Add0~77_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~20_combout ;
wire \ex_stage|alu|ShiftRight0~74_combout ;
wire \ex_stage|alu|ShiftRight0~12_combout ;
wire \ex_stage|alu|ShiftRight0~87_combout ;
wire \ex_stage|alu|ShiftRight0~88_combout ;
wire \ex_stage|alu|Mux13~2_combout ;
wire \ex_stage|alu|Mux13~3_combout ;
wire \ex_stage|alu|Mux13~4_combout ;
wire \ex_stage|alu|Add0~36_combout ;
wire \ex_stage|alu|Mux13~1_combout ;
wire \ex_stage|alu|Mux13~5_combout ;
wire \ex_stage|alu|Mux13~6_combout ;
wire \ex_stage|Add0~25_combout ;
wire \ex_stage|Add0~75_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[11]~feeder_combout ;
wire \id_ex_buffer1|EX1_rs2~11_combout ;
wire \forwarding_stage|store_rs2_mux|out[11]~38_combout ;
wire \forwarding_stage|store_rs2_mux|out[11]~37_combout ;
wire \forwarding_stage|store_rs2_mux|out[11]~39_combout ;
wire \ex_mem_buffer|MEM_rs2[11]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[11]~11_combout ;
wire \id_stage|reg_file|Read_data1~254_combout ;
wire \id_stage|reg_file|Read_data1~255_combout ;
wire \id_stage|reg_file|Read_data1~237_combout ;
wire \id_stage|reg_file|Read_data1~238_combout ;
wire \id_stage|reg_file|Read_data1~246_combout ;
wire \id_stage|reg_file|Read_data1~247_combout ;
wire \id_stage|reg_file|Read_data1~239_combout ;
wire \id_stage|reg_file|Read_data1~240_combout ;
wire \id_stage|reg_file|Read_data1~241_combout ;
wire \id_stage|reg_file|Read_data1~242_combout ;
wire \id_stage|reg_file|Read_data1~243_combout ;
wire \id_stage|reg_file|Read_data1~244_combout ;
wire \id_stage|reg_file|Read_data1~245_combout ;
wire \id_stage|reg_file|Read_data1~248_combout ;
wire \id_stage|reg_file|Read_data1~249_combout ;
wire \id_stage|reg_file|Read_data1~250_combout ;
wire \id_stage|reg_file|Read_data1~251_combout ;
wire \id_stage|reg_file|Read_data1~252_combout ;
wire \id_stage|reg_file|Read_data1~253_combout ;
wire \id_stage|reg_file|Read_data1~256_combout ;
wire \id_stage|reg_file|Read_data1~257_combout ;
wire \id_ex_buffer1|EX1_rs1~11_combout ;
wire \forwarding_stage|alu_oper1|out[11]~42_combout ;
wire \forwarding_stage|alu_oper1|out[11]~43_combout ;
wire \forwarding_stage|alu_oper1|out[11]~44_combout ;
wire \forwarding_stage|alu_oper1|out[11]~45_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~59_combout ;
wire \if_stage|pc_src_mux|out[11]~102_combout ;
wire \if_stage|pc_src_mux|out[11]~104_combout ;
wire \if_stage|Add0~21 ;
wire \if_stage|Add0~22_combout ;
wire \if_stage|pc_src_mux|out~106_combout ;
wire \ex_stage|alu|Mux14~0_combout ;
wire \ex_stage|alu|ShiftRight0~13_combout ;
wire \ex_stage|alu|ShiftRight0~89_combout ;
wire \ex_stage|alu|Mux14~2_combout ;
wire \ex_stage|alu|Mux14~3_combout ;
wire \ex_stage|alu|Mux14~4_combout ;
wire \ex_stage|alu|Add0~39_combout ;
wire \ex_stage|alu|Mux14~1_combout ;
wire \ex_stage|alu|Mux14~5_combout ;
wire \ex_stage|alu|Mux14~6_combout ;
wire \forwarding_stage|alu_oper1|out[12]~48_combout ;
wire \forwarding_stage|alu_oper1|out[12]~49_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~60_combout ;
wire \if_stage|pc_src_mux|out[12]~107_combout ;
wire \if_id_buffer|ID_PC~13_combout ;
wire \id_ex_buffer1|EX1_PC~12_combout ;
wire \id_ex_buffer2|EX2_PC~12_combout ;
wire \ex_stage|Add0~27_combout ;
wire \ex_stage|Add0~76_combout ;
wire \forwarding_stage|store_rs2_mux|out[12]~40_combout ;
wire \forwarding_stage|store_rs2_mux|out[12]~42_combout ;
wire \ex_mem_buffer|MEM_rs2[12]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[12]~12_combout ;
wire \id_stage|reg_file|Read_data2~275_combout ;
wire \id_stage|reg_file|Read_data2~276_combout ;
wire \id_stage|reg_file|Read_data2~258_combout ;
wire \id_stage|reg_file|Read_data2~259_combout ;
wire \id_stage|reg_file|Read_data2~262_combout ;
wire \id_stage|reg_file|Read_data2~263_combout ;
wire \id_stage|reg_file|Read_data2~260_combout ;
wire \id_stage|reg_file|Read_data2~261_combout ;
wire \id_stage|reg_file|Read_data2~264_combout ;
wire \id_stage|reg_file|Read_data2~265_combout ;
wire \id_stage|reg_file|Read_data2~266_combout ;
wire \id_stage|reg_file|Read_data2~267_combout ;
wire \id_stage|reg_file|Read_data2~272_combout ;
wire \id_stage|reg_file|Read_data2~270_combout ;
wire \id_stage|reg_file|Read_data2~271_combout ;
wire \id_stage|reg_file|Read_data2~273_combout ;
wire \id_stage|reg_file|Read_data2~268_combout ;
wire \id_stage|reg_file|Read_data2~269_combout ;
wire \id_stage|reg_file|Read_data2~274_combout ;
wire \id_stage|reg_file|Read_data2~277_combout ;
wire \id_stage|reg_file|Read_data2~278_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~15_combout ;
wire \forwarding_stage|alu_oper2|out[12]~40_combout ;
wire \forwarding_stage|alu_oper2|out[12]~41_combout ;
wire \forwarding_stage|alu_oper2|out[12]~42_combout ;
wire \ex_stage|alu|ShiftLeft0~4_combout ;
wire \ex_stage|alu|ShiftLeft0~3_combout ;
wire \ex_stage|alu|ShiftLeft0~6_combout ;
wire \ex_stage|alu|ShiftLeft0~5_combout ;
wire \ex_stage|alu|ShiftLeft0~7_combout ;
wire \ex_stage|alu|Mux4~18_combout ;
wire \ex_stage|alu|Mux10~1_combout ;
wire \ex_stage|alu|Mux11~2_combout ;
wire \ex_stage|alu|Mux11~3_combout ;
wire \ex_stage|alu|ShiftRight0~14_combout ;
wire \ex_stage|alu|ShiftRight0~44_combout ;
wire \ex_stage|alu|ShiftRight0~45_combout ;
wire \ex_stage|alu|ShiftRight0~46_combout ;
wire \ex_stage|alu|Mux11~4_combout ;
wire \ex_stage|alu|Add0~30_combout ;
wire \ex_stage|alu|Mux11~1_combout ;
wire \ex_stage|alu|Mux11~5_combout ;
wire \ex_stage|alu|Mux11~0_combout ;
wire \ex_stage|alu|Mux11~6_combout ;
wire \ex_stage|Add0~21_combout ;
wire \ex_stage|Add0~73_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[9]~feeder_combout ;
wire \forwarding_stage|store_rs2_mux|out[7]~25_combout ;
wire \id_ex_buffer1|EX1_rs2~7_combout ;
wire \forwarding_stage|store_rs2_mux|out[7]~26_combout ;
wire \forwarding_stage|store_rs2_mux|out[7]~27_combout ;
wire \ex_mem_buffer|MEM_rs2[7]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[7]~7_combout ;
wire \id_stage|reg_file|reg_file[15][7]~q ;
wire \id_stage|reg_file|Read_data2~170_combout ;
wire \id_stage|reg_file|Read_data2~171_combout ;
wire \id_stage|reg_file|Read_data2~153_combout ;
wire \id_stage|reg_file|Read_data2~154_combout ;
wire \id_stage|reg_file|Read_data2~165_combout ;
wire \id_stage|reg_file|Read_data2~166_combout ;
wire \id_stage|reg_file|Read_data2~167_combout ;
wire \id_stage|reg_file|Read_data2~168_combout ;
wire \id_stage|reg_file|Read_data2~155_combout ;
wire \id_stage|reg_file|Read_data2~156_combout ;
wire \id_stage|reg_file|Read_data2~162_combout ;
wire \id_stage|reg_file|Read_data2~163_combout ;
wire \id_stage|reg_file|Read_data2~159_combout ;
wire \id_stage|reg_file|Read_data2~160_combout ;
wire \id_stage|reg_file|Read_data2~157_combout ;
wire \id_stage|reg_file|Read_data2~158_combout ;
wire \id_stage|reg_file|Read_data2~161_combout ;
wire \id_stage|reg_file|Read_data2~164_combout ;
wire \id_stage|reg_file|Read_data2~169_combout ;
wire \id_stage|reg_file|Read_data2~172_combout ;
wire \id_stage|reg_file|Read_data2~173_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~10_combout ;
wire \forwarding_stage|alu_oper2|out[7]~25_combout ;
wire \forwarding_stage|alu_oper2|out[7]~26_combout ;
wire \forwarding_stage|alu_oper2|out[7]~27_combout ;
wire \ex_stage|alu|Add0~23_combout ;
wire \ex_stage|alu|Add0~24_combout ;
wire \ex_stage|alu|Mux9~4_combout ;
wire \ex_stage|alu|Mux9~3_combout ;
wire \ex_stage|alu|Mux6~6_combout ;
wire \ex_stage|alu|ShiftRight0~15_combout ;
wire \ex_stage|alu|ShiftRight0~70_combout ;
wire \ex_stage|alu|ShiftRight0~85_combout ;
wire \ex_stage|alu|Mux9~1_combout ;
wire \ex_stage|alu|Mux9~2_combout ;
wire \ex_stage|alu|Mux9~5_combout ;
wire \ex_stage|alu|Mux9~6_combout ;
wire \ex_stage|alu|Mux9~0_combout ;
wire \ex_stage|alu|Mux9~7_combout ;
wire \ex_stage|Add0~71_combout ;
wire \wb_stage|Write_Data_RegFile[6]~6_combout ;
wire \id_stage|reg_file|Read_data1~132_combout ;
wire \id_stage|reg_file|Read_data1~133_combout ;
wire \id_stage|reg_file|Read_data1~136_combout ;
wire \id_stage|reg_file|Read_data1~137_combout ;
wire \id_stage|reg_file|Read_data1~134_combout ;
wire \id_stage|reg_file|Read_data1~135_combout ;
wire \id_stage|reg_file|Read_data1~138_combout ;
wire \id_stage|reg_file|Read_data1~139_combout ;
wire \id_stage|reg_file|Read_data1~140_combout ;
wire \id_stage|reg_file|Read_data1~141_combout ;
wire \id_stage|reg_file|Read_data1~149_combout ;
wire \id_stage|reg_file|Read_data1~150_combout ;
wire \id_stage|reg_file|Read_data1~142_combout ;
wire \id_stage|reg_file|Read_data1~143_combout ;
wire \id_stage|reg_file|Read_data1~144_combout ;
wire \id_stage|reg_file|Read_data1~145_combout ;
wire \id_stage|reg_file|Read_data1~146_combout ;
wire \id_stage|reg_file|Read_data1~147_combout ;
wire \id_stage|reg_file|Read_data1~148_combout ;
wire \id_stage|reg_file|Read_data1~151_combout ;
wire \id_stage|reg_file|Read_data1~152_combout ;
wire \id_ex_buffer1|EX1_rs1~6_combout ;
wire \forwarding_stage|alu_oper1|out[6]~26_combout ;
wire \forwarding_stage|alu_oper1|out[6]~27_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~15_combout ;
wire \ex_stage|alu|Mux8~0_combout ;
wire \ex_stage|alu|Add0~21_combout ;
wire \ex_stage|alu|ShiftRight0~75_combout ;
wire \ex_stage|alu|ShiftRight0~69_combout ;
wire \ex_stage|alu|ShiftRight0~71_combout ;
wire \ex_stage|alu|Mux8~1_combout ;
wire \ex_stage|alu|Mux8~2_combout ;
wire \ex_stage|alu|Mux8~3_combout ;
wire \ex_stage|alu|Mux8~4_combout ;
wire \ex_stage|alu|Mux8~5_combout ;
wire \ex_stage|alu|Mux8~6_combout ;
wire \ex_stage|alu|Mux8~7_combout ;
wire \ex_stage|Add0~70_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[6]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[4]~4_combout ;
wire \id_stage|reg_file|reg_file[15][4]~feeder_combout ;
wire \id_stage|reg_file|reg_file[15][4]~q ;
wire \id_stage|reg_file|Read_data2~107_combout ;
wire \id_stage|reg_file|Read_data2~108_combout ;
wire \id_stage|reg_file|Read_data2~90_combout ;
wire \id_stage|reg_file|Read_data2~91_combout ;
wire \id_stage|reg_file|Read_data2~97_combout ;
wire \id_stage|reg_file|Read_data2~98_combout ;
wire \id_stage|reg_file|Read_data2~94_combout ;
wire \id_stage|reg_file|Read_data2~95_combout ;
wire \id_stage|reg_file|Read_data2~92_combout ;
wire \id_stage|reg_file|Read_data2~93_combout ;
wire \id_stage|reg_file|Read_data2~96_combout ;
wire \id_stage|reg_file|Read_data2~99_combout ;
wire \id_stage|reg_file|Read_data2~100_combout ;
wire \id_stage|reg_file|Read_data2~101_combout ;
wire \id_stage|reg_file|Read_data2~102_combout ;
wire \id_stage|reg_file|Read_data2~103_combout ;
wire \id_stage|reg_file|Read_data2~104_combout ;
wire \id_stage|reg_file|Read_data2~105_combout ;
wire \id_stage|reg_file|Read_data2~106_combout ;
wire \id_stage|reg_file|Read_data2~109_combout ;
wire \id_stage|reg_file|Read_data2~110_combout ;
wire \forwarding_stage|alu_oper2|out[4]~16_combout ;
wire \forwarding_stage|alu_oper2|out[4]~17_combout ;
wire \forwarding_stage|alu_oper2|out[4]~18_combout ;
wire \ex_stage|alu|Mux6~0_combout ;
wire \ex_stage|alu|Mux6~7_combout ;
wire \ex_stage|alu|ShiftRight0~8_combout ;
wire \ex_stage|alu|ShiftRight0~7_combout ;
wire \ex_stage|alu|ShiftRight0~9_combout ;
wire \ex_stage|alu|ShiftRight0~16_combout ;
wire \ex_stage|alu|Mux6~3_combout ;
wire \ex_stage|alu|Mux6~4_combout ;
wire \ex_stage|alu|Mux6~5_combout ;
wire \ex_stage|alu|Mux6~8_combout ;
wire \ex_stage|alu|Add0~15_combout ;
wire \ex_stage|alu|Mux6~9_combout ;
wire \ex_stage|alu|Mux6~10_combout ;
wire \ex_stage|Add0~69_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[4]~feeder_combout ;
wire \id_ex_buffer1|EX1_rs2~3_combout ;
wire \forwarding_stage|store_rs2_mux|out[3]~14_combout ;
wire \forwarding_stage|store_rs2_mux|out[3]~13_combout ;
wire \forwarding_stage|store_rs2_mux|out[3]~15_combout ;
wire \ex_mem_buffer|MEM_rs2[3]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[3]~3_combout ;
wire \id_stage|reg_file|Read_data2~86_combout ;
wire \id_stage|reg_file|Read_data2~87_combout ;
wire \id_stage|reg_file|Read_data2~69_combout ;
wire \id_stage|reg_file|Read_data2~70_combout ;
wire \id_stage|reg_file|Read_data2~78_combout ;
wire \id_stage|reg_file|Read_data2~79_combout ;
wire \id_stage|reg_file|Read_data2~71_combout ;
wire \id_stage|reg_file|Read_data2~72_combout ;
wire \id_stage|reg_file|Read_data2~73_combout ;
wire \id_stage|reg_file|Read_data2~74_combout ;
wire \id_stage|reg_file|Read_data2~75_combout ;
wire \id_stage|reg_file|Read_data2~76_combout ;
wire \id_stage|reg_file|Read_data2~77_combout ;
wire \id_stage|reg_file|Read_data2~80_combout ;
wire \id_stage|reg_file|Read_data2~81_combout ;
wire \id_stage|reg_file|Read_data2~82_combout ;
wire \id_stage|reg_file|Read_data2~83_combout ;
wire \id_stage|reg_file|Read_data2~84_combout ;
wire \id_stage|reg_file|Read_data2~85_combout ;
wire \id_stage|reg_file|Read_data2~88_combout ;
wire \id_stage|reg_file|Read_data2~89_combout ;
wire \forwarding_stage|alu_oper2|out[3]~13_combout ;
wire \forwarding_stage|alu_oper2|out[3]~14_combout ;
wire \forwarding_stage|alu_oper2|out[3]~15_combout ;
wire \ex_stage|alu|Mux5~0_combout ;
wire \ex_stage|alu|Mux4~4_combout ;
wire \ex_stage|alu|Mux4~5_combout ;
wire \ex_stage|alu|Mux4~6_combout ;
wire \ex_stage|BDU|cmp1|xor3~combout ;
wire \ex_stage|alu|Mux5~3_combout ;
wire \ex_stage|alu|ShiftRight0~39_combout ;
wire \ex_stage|alu|ShiftRight0~36_combout ;
wire \ex_stage|alu|Mux5~1_combout ;
wire \ex_stage|alu|Mux5~2_combout ;
wire \ex_stage|alu|Mux5~4_combout ;
wire \ex_stage|alu|Add0~12_combout ;
wire \ex_stage|alu|Mux4~9_combout ;
wire \ex_stage|alu|Mux5~5_combout ;
wire \ex_stage|alu|Mux5~6_combout ;
wire \ex_stage|alu|Mux5~7_combout ;
wire \ex_stage|Add0~68_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[3]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[2]~2_combout ;
wire \forwarding_stage|alu_oper1|out[2]~13_combout ;
wire \id_stage|reg_file|Read_data1~65_combout ;
wire \id_stage|reg_file|Read_data1~66_combout ;
wire \id_stage|reg_file|Read_data1~55_combout ;
wire \id_stage|reg_file|Read_data1~56_combout ;
wire \id_stage|reg_file|Read_data1~48_combout ;
wire \id_stage|reg_file|Read_data1~49_combout ;
wire \id_stage|reg_file|Read_data1~52_combout ;
wire \id_stage|reg_file|Read_data1~53_combout ;
wire \id_stage|reg_file|Read_data1~50_combout ;
wire \id_stage|reg_file|Read_data1~51_combout ;
wire \id_stage|reg_file|Read_data1~54_combout ;
wire \id_stage|reg_file|Read_data1~57_combout ;
wire \id_stage|reg_file|Read_data1~58_combout ;
wire \id_stage|reg_file|Read_data1~59_combout ;
wire \id_stage|reg_file|Read_data1~60_combout ;
wire \id_stage|reg_file|Read_data1~61_combout ;
wire \id_stage|reg_file|Read_data1~62_combout ;
wire \id_stage|reg_file|Read_data1~63_combout ;
wire \id_stage|reg_file|Read_data1~64_combout ;
wire \id_stage|reg_file|Read_data1~67_combout ;
wire \id_stage|reg_file|Read_data1~68_combout ;
wire \id_ex_buffer1|EX1_rs1~2_combout ;
wire \forwarding_stage|alu_oper1|out[2]~127_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~14_combout ;
wire \ex_stage|alu|Mux4~15_combout ;
wire \ex_stage|alu|ShiftLeft0~101_combout ;
wire \ex_stage|BDU|cmp1|xor2~combout ;
wire \ex_stage|alu|Mux4~7_combout ;
wire \ex_stage|alu|ShiftRight0~5_combout ;
wire \ex_stage|alu|Mux4~2_combout ;
wire \ex_stage|alu|ShiftRight0~76_combout ;
wire \ex_stage|alu|Mux4~3_combout ;
wire \ex_stage|alu|Mux4~8_combout ;
wire \ex_stage|alu|Add0~9_combout ;
wire \ex_stage|alu|Mux4~11_combout ;
wire \ex_stage|alu|Mux4~13_combout ;
wire \ex_stage|alu|Mux4~17_combout ;
wire \ex_stage|Add0~5_combout ;
wire \ex_stage|Add0~7_combout ;
wire \forwarding_stage|store_rs2_mux|out[1]~7_combout ;
wire \id_ex_buffer1|EX1_rs2~1_combout ;
wire \forwarding_stage|store_rs2_mux|out[1]~8_combout ;
wire \forwarding_stage|store_rs2_mux|out[1]~9_combout ;
wire \ex_mem_buffer|MEM_rs2[1]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[1]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[1]~1_combout ;
wire \id_stage|reg_file|Read_data2~27_combout ;
wire \id_stage|reg_file|Read_data2~28_combout ;
wire \id_stage|reg_file|Read_data2~44_combout ;
wire \id_stage|reg_file|Read_data2~45_combout ;
wire \id_stage|reg_file|Read_data2~29_combout ;
wire \id_stage|reg_file|Read_data2~30_combout ;
wire \id_stage|reg_file|Read_data2~36_combout ;
wire \id_stage|reg_file|Read_data2~37_combout ;
wire \id_stage|reg_file|Read_data2~31_combout ;
wire \id_stage|reg_file|Read_data2~32_combout ;
wire \id_stage|reg_file|Read_data2~33_combout ;
wire \id_stage|reg_file|Read_data2~34_combout ;
wire \id_stage|reg_file|Read_data2~35_combout ;
wire \id_stage|reg_file|Read_data2~38_combout ;
wire \id_stage|reg_file|Read_data2~39_combout ;
wire \id_stage|reg_file|Read_data2~40_combout ;
wire \id_stage|reg_file|Read_data2~41_combout ;
wire \id_stage|reg_file|Read_data2~42_combout ;
wire \id_stage|reg_file|Read_data2~43_combout ;
wire \id_stage|reg_file|Read_data2~46_combout ;
wire \id_stage|reg_file|Read_data2~47_combout ;
wire \forwarding_stage|alu_oper2|out[1]~7_combout ;
wire \forwarding_stage|alu_oper2|out[1]~8_combout ;
wire \forwarding_stage|alu_oper2|out[1]~9_combout ;
wire \ex_stage|alu|Mux3~0_combout ;
wire \ex_stage|alu|Add0~6_combout ;
wire \ex_stage|alu|Mux3~1_combout ;
wire \ex_stage|alu|Mux3~2_combout ;
wire \ex_stage|alu|ShiftLeft0~15_combout ;
wire \ex_stage|alu|ShiftRight0~35_combout ;
wire \ex_stage|alu|ShiftRight0~37_combout ;
wire \ex_stage|alu|ShiftRight0~38_combout ;
wire \ex_stage|alu|ShiftRight0~40_combout ;
wire \ex_stage|alu|ShiftRight0~41_combout ;
wire \ex_stage|alu|ShiftRight0~47_combout ;
wire \ex_stage|alu|ShiftRight0~59_combout ;
wire \ex_stage|alu|Mux3~3_combout ;
wire \ex_stage|alu|Mux3~4_combout ;
wire \ex_stage|Add0~3_combout ;
wire \ex_stage|Add0~67_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[0]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[0]~0_combout ;
wire \id_stage|reg_file|Read_data1~21_combout ;
wire \id_stage|reg_file|Read_data1~22_combout ;
wire \id_stage|reg_file|Read_data1~11_combout ;
wire \id_stage|reg_file|Read_data1~12_combout ;
wire \id_stage|reg_file|Read_data1~18_combout ;
wire \id_stage|reg_file|Read_data1~14_combout ;
wire \id_stage|reg_file|Read_data1~15_combout ;
wire \id_stage|reg_file|Read_data1~19_combout ;
wire \id_stage|reg_file|Read_data1~20_combout ;
wire \id_stage|reg_file|Read_data1~0_combout ;
wire \id_stage|reg_file|Read_data1~1_combout ;
wire \id_stage|reg_file|Read_data1~7_combout ;
wire \id_stage|reg_file|Read_data1~8_combout ;
wire \id_stage|reg_file|Read_data1~4_combout ;
wire \id_stage|reg_file|Read_data1~5_combout ;
wire \id_stage|reg_file|Read_data1~2_combout ;
wire \id_stage|reg_file|Read_data1~3_combout ;
wire \id_stage|reg_file|Read_data1~6_combout ;
wire \id_stage|reg_file|Read_data1~9_combout ;
wire \id_stage|reg_file|Read_data1~23_combout ;
wire \id_stage|reg_file|Read_data1~26_combout ;
wire \id_ex_buffer1|EX1_rs1~0_combout ;
wire \forwarding_stage|alu_oper1|out[0]~6_combout ;
wire \forwarding_stage|alu_oper1|out[0]~126_combout ;
wire \id_ex_buffer2|EX2_ALU_OPER1~12_combout ;
wire \ex_stage|alu|Add0~3_combout ;
wire \ex_stage|alu|Mux2~0_combout ;
wire \ex_stage|alu|Mux2~1_combout ;
wire \ex_stage|alu|ShiftRight0~17_combout ;
wire \ex_stage|alu|ShiftRight0~4_combout ;
wire \ex_stage|alu|ShiftRight0~6_combout ;
wire \ex_stage|alu|ShiftRight0~10_combout ;
wire \ex_stage|alu|ShiftRight0~18_combout ;
wire \ex_stage|alu|ShiftRight0~34_combout ;
wire \ex_stage|alu|ShiftLeft0~12_combout ;
wire \ex_stage|alu|Mux2~2_combout ;
wire \ex_stage|alu|Mux2~3_combout ;
wire \ex_stage|alu|Mux2~4_combout ;
wire \ex_stage|alu|LessThan2~1_cout ;
wire \ex_stage|alu|LessThan2~3_cout ;
wire \ex_stage|alu|LessThan2~5_cout ;
wire \ex_stage|alu|LessThan2~7_cout ;
wire \ex_stage|alu|LessThan2~9_cout ;
wire \ex_stage|alu|LessThan2~11_cout ;
wire \ex_stage|alu|LessThan2~13_cout ;
wire \ex_stage|alu|LessThan2~15_cout ;
wire \ex_stage|alu|LessThan2~17_cout ;
wire \ex_stage|alu|LessThan2~19_cout ;
wire \ex_stage|alu|LessThan2~21_cout ;
wire \ex_stage|alu|LessThan2~23_cout ;
wire \ex_stage|alu|LessThan2~25_cout ;
wire \ex_stage|alu|LessThan2~27_cout ;
wire \ex_stage|alu|LessThan2~29_cout ;
wire \ex_stage|alu|LessThan2~31_cout ;
wire \ex_stage|alu|LessThan2~33_cout ;
wire \ex_stage|alu|LessThan2~35_cout ;
wire \ex_stage|alu|LessThan2~37_cout ;
wire \ex_stage|alu|LessThan2~39_cout ;
wire \ex_stage|alu|LessThan2~41_cout ;
wire \ex_stage|alu|LessThan2~43_cout ;
wire \ex_stage|alu|LessThan2~45_cout ;
wire \ex_stage|alu|LessThan2~47_cout ;
wire \ex_stage|alu|LessThan2~49_cout ;
wire \ex_stage|alu|LessThan2~51_cout ;
wire \ex_stage|alu|LessThan2~53_cout ;
wire \ex_stage|alu|LessThan2~55_cout ;
wire \ex_stage|alu|LessThan2~57_cout ;
wire \ex_stage|alu|LessThan2~59_cout ;
wire \ex_stage|alu|LessThan2~61_cout ;
wire \ex_stage|alu|LessThan2~62_combout ;
wire \ex_stage|alu|LessThan1~1_cout ;
wire \ex_stage|alu|LessThan1~3_cout ;
wire \ex_stage|alu|LessThan1~5_cout ;
wire \ex_stage|alu|LessThan1~7_cout ;
wire \ex_stage|alu|LessThan1~9_cout ;
wire \ex_stage|alu|LessThan1~11_cout ;
wire \ex_stage|alu|LessThan1~13_cout ;
wire \ex_stage|alu|LessThan1~15_cout ;
wire \ex_stage|alu|LessThan1~17_cout ;
wire \ex_stage|alu|LessThan1~19_cout ;
wire \ex_stage|alu|LessThan1~21_cout ;
wire \ex_stage|alu|LessThan1~23_cout ;
wire \ex_stage|alu|LessThan1~25_cout ;
wire \ex_stage|alu|LessThan1~27_cout ;
wire \ex_stage|alu|LessThan1~29_cout ;
wire \ex_stage|alu|LessThan1~31_cout ;
wire \ex_stage|alu|LessThan1~33_cout ;
wire \ex_stage|alu|LessThan1~35_cout ;
wire \ex_stage|alu|LessThan1~37_cout ;
wire \ex_stage|alu|LessThan1~39_cout ;
wire \ex_stage|alu|LessThan1~41_cout ;
wire \ex_stage|alu|LessThan1~43_cout ;
wire \ex_stage|alu|LessThan1~45_cout ;
wire \ex_stage|alu|LessThan1~47_cout ;
wire \ex_stage|alu|LessThan1~49_cout ;
wire \ex_stage|alu|LessThan1~51_cout ;
wire \ex_stage|alu|LessThan1~53_cout ;
wire \ex_stage|alu|LessThan1~55_cout ;
wire \ex_stage|alu|LessThan1~57_cout ;
wire \ex_stage|alu|LessThan1~59_cout ;
wire \ex_stage|alu|LessThan1~61_cout ;
wire \ex_stage|alu|LessThan1~62_combout ;
wire \ex_stage|alu|Mux2~5_combout ;
wire \ex_stage|alu|Mux2~6_combout ;
wire \ex_stage|Add0~0_combout ;
wire \ex_stage|Add0~2_combout ;
wire \ex_mem_buffer|MEM_ALU_OUT[0]~feeder_combout ;
wire \mem_wb_buffer|WB_ALU_OUT[10]~feeder_combout ;
wire \wb_stage|Write_Data_RegFile[10]~10_combout ;
wire \id_stage|reg_file|reg_file[15][10]~q ;
wire \id_stage|reg_file|reg_file[14][10]~q ;
wire \id_stage|reg_file|reg_file[12][10]~q ;
wire \id_stage|reg_file|reg_file[13][10]~q ;
wire \id_stage|reg_file|Read_data2~233_combout ;
wire \id_stage|reg_file|Read_data2~234_combout ;
wire \id_stage|reg_file|reg_file[27][10]~q ;
wire \id_stage|reg_file|reg_file[31][10]~q ;
wire \id_stage|reg_file|reg_file[23][10]~q ;
wire \id_stage|reg_file|reg_file[19][10]~q ;
wire \id_stage|reg_file|Read_data2~223_combout ;
wire \id_stage|reg_file|Read_data2~224_combout ;
wire \id_stage|reg_file|reg_file[30][10]~q ;
wire \id_stage|reg_file|reg_file[26][10]~q ;
wire \id_stage|reg_file|reg_file[22][10]~q ;
wire \id_stage|reg_file|reg_file[18][10]~q ;
wire \id_stage|reg_file|Read_data2~216_combout ;
wire \id_stage|reg_file|Read_data2~217_combout ;
wire \id_stage|reg_file|reg_file[20][10]~q ;
wire \id_stage|reg_file|reg_file[28][10]~q ;
wire \id_stage|reg_file|reg_file[24][10]~q ;
wire \id_stage|reg_file|reg_file[16][10]~q ;
wire \id_stage|reg_file|Read_data2~220_combout ;
wire \id_stage|reg_file|Read_data2~221_combout ;
wire \id_stage|reg_file|reg_file[25][10]~q ;
wire \id_stage|reg_file|reg_file[17][10]~q ;
wire \id_stage|reg_file|Read_data2~218_combout ;
wire \id_stage|reg_file|reg_file[29][10]~q ;
wire \id_stage|reg_file|reg_file[21][10]~q ;
wire \id_stage|reg_file|Read_data2~219_combout ;
wire \id_stage|reg_file|Read_data2~222_combout ;
wire \id_stage|reg_file|Read_data2~225_combout ;
wire \id_stage|reg_file|reg_file[9][10]~q ;
wire \id_stage|reg_file|reg_file[11][10]~q ;
wire \id_stage|reg_file|reg_file[10][10]~q ;
wire \id_stage|reg_file|reg_file[8][10]~q ;
wire \id_stage|reg_file|Read_data2~226_combout ;
wire \id_stage|reg_file|Read_data2~227_combout ;
wire \id_stage|reg_file|reg_file[2][10]~feeder_combout ;
wire \id_stage|reg_file|reg_file[2][10]~q ;
wire \id_stage|reg_file|reg_file[1][10]~q ;
wire \id_stage|reg_file|Read_data2~230_combout ;
wire \id_stage|reg_file|reg_file[3][10]~q ;
wire \id_stage|reg_file|reg_file[5][10]~q ;
wire \id_stage|reg_file|reg_file[4][10]~q ;
wire \id_stage|reg_file|Read_data2~228_combout ;
wire \id_stage|reg_file|reg_file[6][10]~q ;
wire \id_stage|reg_file|reg_file[7][10]~q ;
wire \id_stage|reg_file|Read_data2~229_combout ;
wire \id_stage|reg_file|Read_data2~231_combout ;
wire \id_stage|reg_file|Read_data2~232_combout ;
wire \id_stage|reg_file|Read_data2~235_combout ;
wire \id_stage|reg_file|Read_data2~236_combout ;
wire \id_ex_buffer1|EX1_forward_to_B~13_combout ;
wire \forwarding_stage|alu_oper2|out[10]~34_combout ;
wire \forwarding_stage|alu_oper2|out[10]~35_combout ;
wire \forwarding_stage|alu_oper2|out[10]~36_combout ;
wire \ex_stage|alu|Add0~32_combout ;
wire \ex_stage|alu|Add0~33_combout ;
wire \ex_stage|BDU|cmp1|xor10~combout ;
wire \ex_stage|alu|Mux12~1_combout ;
wire \ex_stage|alu|Mux12~2_combout ;
wire \ex_stage|alu|Mux12~3_combout ;
wire \ex_stage|alu|Mux12~4_combout ;
wire \ex_stage|alu|Mux12~0_combout ;
wire \ex_stage|alu|Mux12~5_combout ;
wire \ex_stage|alu|Mux12~6_combout ;
wire \forwarding_stage|alu_oper1|out[10]~40_combout ;
wire \id_stage|reg_file|Read_data1~233_combout ;
wire \id_stage|reg_file|Read_data1~234_combout ;
wire \id_stage|reg_file|Read_data1~226_combout ;
wire \id_stage|reg_file|Read_data1~227_combout ;
wire \id_stage|reg_file|Read_data1~230_combout ;
wire \id_stage|reg_file|Read_data1~228_combout ;
wire \id_stage|reg_file|Read_data1~229_combout ;
wire \id_stage|reg_file|Read_data1~231_combout ;
wire \id_stage|reg_file|Read_data1~232_combout ;
wire \id_stage|reg_file|Read_data1~216_combout ;
wire \id_stage|reg_file|Read_data1~217_combout ;
wire \id_stage|reg_file|Read_data1~223_combout ;
wire \id_stage|reg_file|Read_data1~224_combout ;
wire \id_stage|reg_file|Read_data1~218_combout ;
wire \id_stage|reg_file|Read_data1~219_combout ;
wire \id_stage|reg_file|Read_data1~220_combout ;
wire \id_stage|reg_file|Read_data1~221_combout ;
wire \id_stage|reg_file|Read_data1~222_combout ;
wire \id_stage|reg_file|Read_data1~225_combout ;
wire \id_stage|reg_file|Read_data1~235_combout ;
wire \id_stage|reg_file|Read_data1~236_combout ;
wire \id_ex_buffer1|EX1_rs1~10_combout ;
wire \forwarding_stage|alu_oper1|out[10]~38_combout ;
wire \forwarding_stage|alu_oper1|out[10]~39_combout ;
wire \forwarding_stage|alu_oper1|out[10]~41_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~55_combout ;
wire \if_stage|Add0~18_combout ;
wire \if_stage|pc_src_mux|out[10]~100_combout ;
wire \if_stage|pc_src_mux|out[10]~98_combout ;
wire \id_stage|BR|BPU|predicted~1_combout ;
wire \if_stage|pc_src_mux|out~147_combout ;
wire \if_stage|pc_src_mux|out~47_combout ;
wire \if_stage|pc_src_mux|out[10]~97_combout ;
wire \if_stage|pc_src_mux|out[10]~99_combout ;
wire \if_stage|pc_src_mux|out[10]~101_combout ;
wire \if_id_buffer|ID_INST~9_combout ;
wire \id_stage|Add0~18_combout ;
wire \id_stage|Add1~29_combout ;
wire \forwarding_stage|alu_oper1|out[9]~36_combout ;
wire \forwarding_stage|alu_oper1|out[9]~37_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~54_combout ;
wire \if_stage|Add0~16_combout ;
wire \if_stage|pc_src_mux|out[9]~95_combout ;
wire \if_stage|pc_src_mux|out[9]~92_combout ;
wire \if_stage|pc_src_mux|out[9]~93_combout ;
wire \if_stage|pc_src_mux|out[9]~94_combout ;
wire \if_stage|pc_src_mux|out[9]~96_combout ;
wire \if_id_buffer|ID_opcode[7]~0_combout ;
wire \id_stage|cu|Equal13~1_combout ;
wire \id_ex_buffer1|EX1_is_jal~0_combout ;
wire \id_ex_buffer1|EX1_is_jal~q ;
wire \id_ex_buffer2|EX2_is_jal~0_combout ;
wire \id_ex_buffer2|EX2_is_jal~q ;
wire \ex_stage|Add0~19_combout ;
wire \ex_stage|alu|Mux10~0_combout ;
wire \ex_stage|alu|Mux10~2_combout ;
wire \ex_stage|alu|Mux10~5_combout ;
wire \ex_stage|alu|Mux10~6_combout ;
wire \ex_stage|alu|Mux10~8_combout ;
wire \ex_stage|alu|Add0~27_combout ;
wire \ex_stage|alu|Mux10~9_combout ;
wire \ex_stage|alu|Mux10~10_combout ;
wire \ex_stage|Add0~72_combout ;
wire \id_stage|reg_file|Read_data1~181_combout ;
wire \id_stage|reg_file|Read_data1~182_combout ;
wire \id_stage|reg_file|Read_data1~174_combout ;
wire \id_stage|reg_file|Read_data1~175_combout ;
wire \id_stage|reg_file|Read_data1~176_combout ;
wire \id_stage|reg_file|Read_data1~177_combout ;
wire \id_stage|reg_file|Read_data1~178_combout ;
wire \id_stage|reg_file|Read_data1~179_combout ;
wire \id_stage|reg_file|Read_data1~180_combout ;
wire \id_stage|reg_file|Read_data1~183_combout ;
wire \id_stage|reg_file|Read_data1~191_combout ;
wire \id_stage|reg_file|Read_data1~192_combout ;
wire \id_stage|reg_file|Read_data1~186_combout ;
wire \id_stage|reg_file|Read_data1~187_combout ;
wire \id_stage|reg_file|Read_data1~188_combout ;
wire \id_stage|reg_file|Read_data1~189_combout ;
wire \id_stage|reg_file|Read_data1~184_combout ;
wire \id_stage|reg_file|Read_data1~185_combout ;
wire \id_stage|reg_file|Read_data1~190_combout ;
wire \id_stage|reg_file|Read_data1~193_combout ;
wire \id_stage|reg_file|Read_data1~194_combout ;
wire \id_ex_buffer1|EX1_rs1~8_combout ;
wire \forwarding_stage|alu_oper1|out[8]~31_combout ;
wire \forwarding_stage|alu_oper1|out[8]~130_combout ;
wire \forwarding_stage|alu_oper1|out[8]~32_combout ;
wire \forwarding_stage|alu_oper1|out[8]~33_combout ;
wire \id_stage|Add0~16_combout ;
wire \id_stage|Add1~24_combout ;
wire \id_stage|Add1~26_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~53_combout ;
wire \if_stage|Add0~14_combout ;
wire \if_stage|pc_src_mux|out[8]~90_combout ;
wire \if_stage|pc_src_mux|out[8]~87_combout ;
wire \if_stage|pc_src_mux|out[8]~88_combout ;
wire \if_stage|pc_src_mux|out[8]~89_combout ;
wire \if_stage|pc_src_mux|out[8]~91_combout ;
wire \if_id_buffer|ID_INST~7_combout ;
wire \id_stage|Add0~14_combout ;
wire \id_stage|Add1~23_combout ;
wire \if_stage|pc_src_mux|out[7]~82_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~58_combout ;
wire \if_stage|Add0~12_combout ;
wire \if_stage|pc_src_mux|out[7]~85_combout ;
wire \if_stage|pc_src_mux|out[7]~83_combout ;
wire \if_stage|pc_src_mux|out[7]~84_combout ;
wire \if_stage|pc_src_mux|out[7]~86_combout ;
wire \if_id_buffer|ID_INST~6_combout ;
wire \id_stage|Add0~12_combout ;
wire \id_stage|Add1~20_combout ;
wire \if_stage|pc_src_mux|out[6]~77_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~57_combout ;
wire \if_stage|pc_src_mux|out[6]~78_combout ;
wire \if_stage|pc_src_mux|out[6]~79_combout ;
wire \if_stage|pc_src_mux|out[6]~81_combout ;
wire \if_id_buffer|ID_opcode[11]~7_combout ;
wire \id_ex_buffer1|EX1_opcode~0_combout ;
wire \id_ex_buffer2|EX2_opcode~10_combout ;
wire \ex_stage|alu_oper|Equal20~0_combout ;
wire \ex_stage|alu_oper|WideOr1~combout ;
wire \ex_stage|alu|Mux7~0_combout ;
wire \ex_stage|alu|Mux7~4_combout ;
wire \ex_stage|alu|Mux7~3_combout ;
wire \ex_stage|alu|Mux7~1_combout ;
wire \ex_stage|alu|Mux7~2_combout ;
wire \ex_stage|alu|Mux7~5_combout ;
wire \ex_stage|alu|Add0~18_combout ;
wire \ex_stage|alu|Mux7~6_combout ;
wire \ex_stage|alu|Mux7~7_combout ;
wire \ex_stage|Add0~12_combout ;
wire \ex_stage|Add0~14_combout ;
wire \forwarding_stage|alu_oper1|out[5]~24_combout ;
wire \id_stage|Add0~10_combout ;
wire \id_stage|Add1~15_combout ;
wire \id_stage|Add1~17_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~52_combout ;
wire \if_stage|pc_src_mux|out[5]~153_combout ;
wire \if_stage|pc_src_mux|out[5]~74_combout ;
wire \if_stage|Add0~8_combout ;
wire \if_stage|pc_src_mux|out[5]~75_combout ;
wire \if_stage|pc_src_mux|out[5]~73_combout ;
wire \if_stage|pc_src_mux|out[5]~76_combout ;
wire \if_id_buffer|ID_opcode~5_combout ;
wire \id_stage|BR|Equal0~0_combout ;
wire \id_stage|BR|Equal0~2_combout ;
wire \id_stage|BR|Equal0~1_combout ;
wire \id_stage|BR|Equal0~3_combout ;
wire \if_stage|pc_src_mux|out~58_combout ;
wire \if_stage|pc_src_mux|out[4]~71_combout ;
wire \id_stage|Add0~8_combout ;
wire \id_stage|Add1~12_combout ;
wire \id_stage|Add1~14_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~51_combout ;
wire \if_stage|pc_src_mux|out[4]~152_combout ;
wire \if_stage|pc_src_mux|out[4]~70_combout ;
wire \if_stage|pc_src_mux|out[4]~69_combout ;
wire \if_stage|pc_src_mux|out[4]~72_combout ;
wire \if_id_buffer|ID_opcode[8]~11_combout ;
wire \id_stage|SDU|Equal4~2_combout ;
wire \id_stage|SDU|Equal4~3_combout ;
wire \id_stage|SDU|PC_Write~0_combout ;
wire \if_stage|Add0~4_combout ;
wire \if_stage|pc_src_mux|out[3]~67_combout ;
wire \id_stage|Add0~6_combout ;
wire \id_stage|Add1~9_combout ;
wire \id_stage|Add1~11_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~50_combout ;
wire \if_stage|pc_src_mux|out[3]~151_combout ;
wire \if_stage|pc_src_mux|out[3]~65_combout ;
wire \if_stage|pc_src_mux|out[3]~66_combout ;
wire \if_stage|pc_src_mux|out[3]~68_combout ;
wire \if_id_buffer|ID_opcode[6]~8_combout ;
wire \id_stage|BR|BPU|Equal3~1_combout ;
wire \id_stage|BR|BPU|Equal3~0_combout ;
wire \id_stage|BR|BPU|Equal3~2_combout ;
wire \id_stage|BR|BPU|predicted_to_EX~q ;
wire \id_stage|PFC_to_EX~0_combout ;
wire \id_stage|Add0~4_combout ;
wire \id_stage|Add1~6_combout ;
wire \id_stage|Add1~8_combout ;
wire \forwarding_stage|alu_oper1|out[2]~14_combout ;
wire \forwarding_stage|alu_oper1|out[2]~15_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~49_combout ;
wire \if_stage|pc_src_mux|out[2]~150_combout ;
wire \if_stage|Add0~2_combout ;
wire \if_stage|pc_src_mux|out[2]~63_combout ;
wire \if_stage|pc_src_mux|out[2]~61_combout ;
wire \if_stage|pc_src_mux|out[2]~62_combout ;
wire \if_stage|pc_src_mux|out[2]~64_combout ;
wire \if_id_buffer|ID_rd_ind~4_combout ;
wire \if_id_buffer|ID_rd_ind~5_combout ;
wire \id_ex_buffer1|EX1_rd_ind~2_combout ;
wire \id_ex_buffer2|EX2_rd_ind~2_combout ;
wire \idhaz~1_combout ;
wire \idhaz~3_combout ;
wire \forwarding_stage|alu_oper1|out~10_combout ;
wire \id_stage|Add0~2_combout ;
wire \id_stage|Add1~3_combout ;
wire \id_stage|Add1~5_combout ;
wire \if_stage|pc_src_mux|out[1]~55_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~56_combout ;
wire \if_stage|Add0~0_combout ;
wire \if_stage|pc_src_mux|out[1]~59_combout ;
wire \if_stage|pc_src_mux|out[1]~56_combout ;
wire \if_stage|pc_src_mux|out[1]~57_combout ;
wire \if_stage|pc_src_mux|out[1]~60_combout ;
wire \if_id_buffer|ID_INST~0_combout ;
wire \id_stage|Add0~0_combout ;
wire \if_stage|pc_src_mux|out[0]~48_combout ;
wire \id_stage|Add1~0_combout ;
wire \id_stage|Add1~2_combout ;
wire \forwarding_stage|alu_oper1|out[0]~8_combout ;
wire \forwarding_stage|alu_oper1|out[0]~9_combout ;
wire \id_ex_buffer2|EX2_PFC_to_IF~48_combout ;
wire \if_stage|pc_src_mux|out[0]~149_combout ;
wire \if_stage|pc_src_mux|out~51_combout ;
wire \if_stage|pc_src_mux|out[0]~53_combout ;
wire \if_stage|pc_src_mux|out[0]~50_combout ;
wire \if_stage|pc_src_mux|out[0]~54_combout ;
wire \if_id_buffer|ID_rd_ind~6_combout ;
wire \if_id_buffer|ID_rd_ind~7_combout ;
wire \id_ex_buffer1|EX1_rd_ind~3_combout ;
wire \id_stage|SDU|always0~5_combout ;
wire \id_stage|SDU|always0~4_combout ;
wire \id_stage|SDU|always0~6_combout ;
wire \id_stage|SDU|always0~7_combout ;
wire \id_stage|SDU|always0~8_combout ;
wire \id_stage|SDU|always0~9_combout ;
wire \id_stage|SDU|always0~10_combout ;
wire \id_stage|SDU|always0~11_combout ;
wire \id_stage|SDU|always0~13_combout ;
wire \id_stage|SDU|always0~12_combout ;
wire \id_stage|SDU|always0~14_combout ;
wire \id_stage|SDU|always0~15_combout ;
wire \id_stage|SDU|always0~1_combout ;
wire \id_stage|SDU|always0~0_combout ;
wire \id_stage|SDU|always0~2_combout ;
wire \id_stage|SDU|always0~3_combout ;
wire \id_stage|SDU|always0~16_combout ;
wire \id_stage|SDU|IF_ID_flush~0_combout ;
wire \if_id_buffer|ID_opcode~2_combout ;
wire \id_stage|SDU|Equal4~0_combout ;
wire \id_stage|BR|BPU|Equal2~0_combout ;
wire \id_stage|BR|BPU|Equal2~1_combout ;
wire \id_ex_buffer1|EX1_is_beq~0_combout ;
wire \id_ex_buffer1|EX1_is_beq~q ;
wire \id_ex_buffer2|EX2_is_beq~0_combout ;
wire \id_ex_buffer2|EX2_is_beq~q ;
wire \id_ex_buffer1|EX1_is_bne~0_combout ;
wire \id_ex_buffer1|EX1_is_bne~q ;
wire \id_ex_buffer2|EX2_is_bne~0_combout ;
wire \id_ex_buffer2|EX2_is_bne~q ;
wire \id_ex_buffer1|EX1_predicted~0_combout ;
wire \id_ex_buffer1|EX1_predicted~q ;
wire \id_ex_buffer2|EX2_predicted~0_combout ;
wire \id_ex_buffer2|EX2_predicted~q ;
wire \ex_stage|BDU|cmp1|or1~9_combout ;
wire \ex_stage|BDU|cmp1|or1~10_combout ;
wire \ex_stage|BDU|cmp1|or1~11_combout ;
wire \ex_stage|BDU|cmp1|or1~12_combout ;
wire \ex_stage|BDU|cmp1|or1~13_combout ;
wire \ex_stage|BDU|cmp1|or1~14_combout ;
wire \ex_stage|BDU|cmp1|or1~15_combout ;
wire \ex_stage|BDU|cmp1|or1~16_combout ;
wire \ex_stage|BDU|cmp1|or1~17_combout ;
wire \ex_stage|BDU|cmp1|or1~4_combout ;
wire \ex_stage|BDU|cmp1|or1~5_combout ;
wire \ex_stage|BDU|cmp1|or1~6_combout ;
wire \ex_stage|BDU|cmp1|or1~7_combout ;
wire \ex_stage|BDU|cmp1|xor6~combout ;
wire \ex_stage|BDU|cmp1|or1~2_combout ;
wire \ex_stage|BDU|cmp1|or1~3_combout ;
wire \ex_stage|BDU|cmp1|or1~0_combout ;
wire \ex_stage|BDU|cmp1|or1~1_combout ;
wire \ex_stage|BDU|cmp1|or1~8_combout ;
wire \ex_stage|BDU|cmp1|or1~18_combout ;
wire \ex_stage|Wrong_prediction~0_combout ;
wire \id_ex_buffer1|EX1_opcode~1_combout ;
wire \id_ex_buffer2|EX2_opcode~0_combout ;
wire \ex_mem_buffer|MEM_opcode[8]~feeder_combout ;
wire \mem_wb_buffer|Equal0~0_combout ;
wire \ex_mem_buffer|MEM_opcode[6]~feeder_combout ;
wire \mem_wb_buffer|Equal0~1_combout ;
wire \mem_wb_buffer|Equal0~2_combout ;
wire \mem_wb_buffer|Equal0~3_combout ;
wire \mem_wb_buffer|hlt~q ;
wire \input_clk~input_o ;
wire \hlt_logic~combout ;
wire \hlt_logic~clkctrl_outclk ;
wire \if_stage|pc_reg|DataOut[0]~0_combout ;
wire \cycles_consumed[0]~93_combout ;
wire \cycles_consumed[0]~reg0_q ;
wire \cycles_consumed[1]~31_combout ;
wire \cycles_consumed[1]~reg0_q ;
wire \cycles_consumed[1]~32 ;
wire \cycles_consumed[2]~33_combout ;
wire \cycles_consumed[2]~reg0_q ;
wire \cycles_consumed[2]~34 ;
wire \cycles_consumed[3]~35_combout ;
wire \cycles_consumed[3]~reg0_q ;
wire \cycles_consumed[3]~36 ;
wire \cycles_consumed[4]~37_combout ;
wire \cycles_consumed[4]~reg0_q ;
wire \cycles_consumed[4]~38 ;
wire \cycles_consumed[5]~39_combout ;
wire \cycles_consumed[5]~reg0_q ;
wire \cycles_consumed[5]~40 ;
wire \cycles_consumed[6]~41_combout ;
wire \cycles_consumed[6]~reg0_q ;
wire \cycles_consumed[6]~42 ;
wire \cycles_consumed[7]~43_combout ;
wire \cycles_consumed[7]~reg0_q ;
wire \cycles_consumed[7]~44 ;
wire \cycles_consumed[8]~45_combout ;
wire \cycles_consumed[8]~reg0_q ;
wire \cycles_consumed[8]~46 ;
wire \cycles_consumed[9]~47_combout ;
wire \cycles_consumed[9]~reg0_q ;
wire \cycles_consumed[9]~48 ;
wire \cycles_consumed[10]~49_combout ;
wire \cycles_consumed[10]~reg0_q ;
wire \cycles_consumed[10]~50 ;
wire \cycles_consumed[11]~51_combout ;
wire \cycles_consumed[11]~reg0_q ;
wire \cycles_consumed[11]~52 ;
wire \cycles_consumed[12]~53_combout ;
wire \cycles_consumed[12]~reg0_q ;
wire \cycles_consumed[12]~54 ;
wire \cycles_consumed[13]~55_combout ;
wire \cycles_consumed[13]~reg0_q ;
wire \cycles_consumed[13]~56 ;
wire \cycles_consumed[14]~57_combout ;
wire \cycles_consumed[14]~reg0_q ;
wire \cycles_consumed[14]~58 ;
wire \cycles_consumed[15]~59_combout ;
wire \cycles_consumed[15]~reg0_q ;
wire \cycles_consumed[15]~60 ;
wire \cycles_consumed[16]~61_combout ;
wire \cycles_consumed[16]~reg0_q ;
wire \cycles_consumed[16]~62 ;
wire \cycles_consumed[17]~63_combout ;
wire \cycles_consumed[17]~reg0_q ;
wire \cycles_consumed[17]~64 ;
wire \cycles_consumed[18]~65_combout ;
wire \cycles_consumed[18]~reg0_q ;
wire \cycles_consumed[18]~66 ;
wire \cycles_consumed[19]~67_combout ;
wire \cycles_consumed[19]~reg0_q ;
wire \cycles_consumed[19]~68 ;
wire \cycles_consumed[20]~69_combout ;
wire \cycles_consumed[20]~reg0_q ;
wire \cycles_consumed[20]~70 ;
wire \cycles_consumed[21]~71_combout ;
wire \cycles_consumed[21]~reg0_q ;
wire \cycles_consumed[21]~72 ;
wire \cycles_consumed[22]~73_combout ;
wire \cycles_consumed[22]~reg0_q ;
wire \cycles_consumed[22]~74 ;
wire \cycles_consumed[23]~75_combout ;
wire \cycles_consumed[23]~reg0_q ;
wire \cycles_consumed[23]~76 ;
wire \cycles_consumed[24]~77_combout ;
wire \cycles_consumed[24]~reg0_q ;
wire \cycles_consumed[24]~78 ;
wire \cycles_consumed[25]~79_combout ;
wire \cycles_consumed[25]~reg0_q ;
wire \cycles_consumed[25]~80 ;
wire \cycles_consumed[26]~81_combout ;
wire \cycles_consumed[26]~reg0_q ;
wire \cycles_consumed[26]~82 ;
wire \cycles_consumed[27]~83_combout ;
wire \cycles_consumed[27]~reg0_q ;
wire \cycles_consumed[27]~84 ;
wire \cycles_consumed[28]~85_combout ;
wire \cycles_consumed[28]~reg0_q ;
wire \cycles_consumed[28]~86 ;
wire \cycles_consumed[29]~87_combout ;
wire \cycles_consumed[29]~reg0_q ;
wire \cycles_consumed[29]~88 ;
wire \cycles_consumed[30]~89_combout ;
wire \cycles_consumed[30]~reg0_q ;
wire \cycles_consumed[30]~90 ;
wire \cycles_consumed[31]~91_combout ;
wire \cycles_consumed[31]~reg0_q ;
wire \StallCount~32_combout ;
wire \StallCount[0]~33_combout ;
wire \StallCount[0]~reg0_q ;
wire \StallCount[0]~34 ;
wire \StallCount[1]~35_combout ;
wire \StallCount[1]~reg0_q ;
wire \StallCount[1]~36 ;
wire \StallCount[2]~37_combout ;
wire \StallCount[2]~reg0_q ;
wire \StallCount[2]~38 ;
wire \StallCount[3]~39_combout ;
wire \StallCount[3]~reg0_q ;
wire \StallCount[3]~40 ;
wire \StallCount[4]~41_combout ;
wire \StallCount[4]~reg0_q ;
wire \StallCount[4]~42 ;
wire \StallCount[5]~43_combout ;
wire \StallCount[5]~reg0_q ;
wire \StallCount[5]~44 ;
wire \StallCount[6]~45_combout ;
wire \StallCount[6]~reg0_q ;
wire \StallCount[6]~46 ;
wire \StallCount[7]~47_combout ;
wire \StallCount[7]~reg0_q ;
wire \StallCount[7]~48 ;
wire \StallCount[8]~49_combout ;
wire \StallCount[8]~reg0_q ;
wire \StallCount[8]~50 ;
wire \StallCount[9]~51_combout ;
wire \StallCount[9]~reg0_q ;
wire \StallCount[9]~52 ;
wire \StallCount[10]~53_combout ;
wire \StallCount[10]~reg0_q ;
wire \StallCount[10]~54 ;
wire \StallCount[11]~55_combout ;
wire \StallCount[11]~reg0_q ;
wire \StallCount[11]~56 ;
wire \StallCount[12]~57_combout ;
wire \StallCount[12]~reg0_q ;
wire \StallCount[12]~58 ;
wire \StallCount[13]~59_combout ;
wire \StallCount[13]~reg0_q ;
wire \StallCount[13]~60 ;
wire \StallCount[14]~61_combout ;
wire \StallCount[14]~reg0_q ;
wire \StallCount[14]~62 ;
wire \StallCount[15]~63_combout ;
wire \StallCount[15]~reg0_q ;
wire \StallCount[15]~64 ;
wire \StallCount[16]~65_combout ;
wire \StallCount[16]~reg0_q ;
wire \StallCount[16]~66 ;
wire \StallCount[17]~67_combout ;
wire \StallCount[17]~reg0_q ;
wire \StallCount[17]~68 ;
wire \StallCount[18]~69_combout ;
wire \StallCount[18]~reg0_q ;
wire \StallCount[18]~70 ;
wire \StallCount[19]~71_combout ;
wire \StallCount[19]~reg0_q ;
wire \StallCount[19]~72 ;
wire \StallCount[20]~73_combout ;
wire \StallCount[20]~reg0_q ;
wire \StallCount[20]~74 ;
wire \StallCount[21]~75_combout ;
wire \StallCount[21]~reg0_q ;
wire \StallCount[21]~76 ;
wire \StallCount[22]~77_combout ;
wire \StallCount[22]~reg0_q ;
wire \StallCount[22]~78 ;
wire \StallCount[23]~79_combout ;
wire \StallCount[23]~reg0_q ;
wire \StallCount[23]~80 ;
wire \StallCount[24]~81_combout ;
wire \StallCount[24]~reg0_q ;
wire \StallCount[24]~82 ;
wire \StallCount[25]~83_combout ;
wire \StallCount[25]~reg0_q ;
wire \StallCount[25]~84 ;
wire \StallCount[26]~85_combout ;
wire \StallCount[26]~reg0_q ;
wire \StallCount[26]~86 ;
wire \StallCount[27]~87_combout ;
wire \StallCount[27]~reg0_q ;
wire \StallCount[27]~88 ;
wire \StallCount[28]~89_combout ;
wire \StallCount[28]~reg0_q ;
wire \StallCount[28]~90 ;
wire \StallCount[29]~91_combout ;
wire \StallCount[29]~reg0_q ;
wire \StallCount[29]~92 ;
wire \StallCount[30]~93_combout ;
wire \StallCount[30]~reg0_q ;
wire \StallCount[30]~94 ;
wire \StallCount[31]~95_combout ;
wire \StallCount[31]~reg0_q ;
wire \BranchPredictionCount[0]~32_combout ;
wire \BranchPredictionCount[0]~reg0_q ;
wire \BranchPredictionCount[0]~33 ;
wire \BranchPredictionCount[1]~34_combout ;
wire \BranchPredictionCount[1]~reg0_q ;
wire \BranchPredictionCount[1]~35 ;
wire \BranchPredictionCount[2]~36_combout ;
wire \BranchPredictionCount[2]~reg0_q ;
wire \BranchPredictionCount[2]~37 ;
wire \BranchPredictionCount[3]~38_combout ;
wire \BranchPredictionCount[3]~reg0_q ;
wire \BranchPredictionCount[3]~39 ;
wire \BranchPredictionCount[4]~40_combout ;
wire \BranchPredictionCount[4]~reg0_q ;
wire \BranchPredictionCount[4]~41 ;
wire \BranchPredictionCount[5]~42_combout ;
wire \BranchPredictionCount[5]~reg0_q ;
wire \BranchPredictionCount[5]~43 ;
wire \BranchPredictionCount[6]~44_combout ;
wire \BranchPredictionCount[6]~reg0_q ;
wire \BranchPredictionCount[6]~45 ;
wire \BranchPredictionCount[7]~46_combout ;
wire \BranchPredictionCount[7]~reg0_q ;
wire \BranchPredictionCount[7]~47 ;
wire \BranchPredictionCount[8]~48_combout ;
wire \BranchPredictionCount[8]~reg0_q ;
wire \BranchPredictionCount[8]~49 ;
wire \BranchPredictionCount[9]~50_combout ;
wire \BranchPredictionCount[9]~reg0_q ;
wire \BranchPredictionCount[9]~51 ;
wire \BranchPredictionCount[10]~52_combout ;
wire \BranchPredictionCount[10]~reg0_q ;
wire \BranchPredictionCount[10]~53 ;
wire \BranchPredictionCount[11]~54_combout ;
wire \BranchPredictionCount[11]~reg0_q ;
wire \BranchPredictionCount[11]~55 ;
wire \BranchPredictionCount[12]~56_combout ;
wire \BranchPredictionCount[12]~reg0_q ;
wire \BranchPredictionCount[12]~57 ;
wire \BranchPredictionCount[13]~58_combout ;
wire \BranchPredictionCount[13]~reg0_q ;
wire \BranchPredictionCount[13]~59 ;
wire \BranchPredictionCount[14]~60_combout ;
wire \BranchPredictionCount[14]~reg0_q ;
wire \BranchPredictionCount[14]~61 ;
wire \BranchPredictionCount[15]~62_combout ;
wire \BranchPredictionCount[15]~reg0_q ;
wire \BranchPredictionCount[15]~63 ;
wire \BranchPredictionCount[16]~64_combout ;
wire \BranchPredictionCount[16]~reg0_q ;
wire \BranchPredictionCount[16]~65 ;
wire \BranchPredictionCount[17]~66_combout ;
wire \BranchPredictionCount[17]~reg0_q ;
wire \BranchPredictionCount[17]~67 ;
wire \BranchPredictionCount[18]~68_combout ;
wire \BranchPredictionCount[18]~reg0_q ;
wire \BranchPredictionCount[18]~69 ;
wire \BranchPredictionCount[19]~70_combout ;
wire \BranchPredictionCount[19]~reg0_q ;
wire \BranchPredictionCount[19]~71 ;
wire \BranchPredictionCount[20]~72_combout ;
wire \BranchPredictionCount[20]~reg0_q ;
wire \BranchPredictionCount[20]~73 ;
wire \BranchPredictionCount[21]~74_combout ;
wire \BranchPredictionCount[21]~reg0_q ;
wire \BranchPredictionCount[21]~75 ;
wire \BranchPredictionCount[22]~76_combout ;
wire \BranchPredictionCount[22]~reg0_q ;
wire \BranchPredictionCount[22]~77 ;
wire \BranchPredictionCount[23]~78_combout ;
wire \BranchPredictionCount[23]~reg0_q ;
wire \BranchPredictionCount[23]~79 ;
wire \BranchPredictionCount[24]~80_combout ;
wire \BranchPredictionCount[24]~reg0_q ;
wire \BranchPredictionCount[24]~81 ;
wire \BranchPredictionCount[25]~82_combout ;
wire \BranchPredictionCount[25]~reg0_q ;
wire \BranchPredictionCount[25]~83 ;
wire \BranchPredictionCount[26]~84_combout ;
wire \BranchPredictionCount[26]~reg0_q ;
wire \BranchPredictionCount[26]~85 ;
wire \BranchPredictionCount[27]~86_combout ;
wire \BranchPredictionCount[27]~reg0_q ;
wire \BranchPredictionCount[27]~87 ;
wire \BranchPredictionCount[28]~88_combout ;
wire \BranchPredictionCount[28]~reg0_q ;
wire \BranchPredictionCount[28]~89 ;
wire \BranchPredictionCount[29]~90_combout ;
wire \BranchPredictionCount[29]~reg0_q ;
wire \BranchPredictionCount[29]~91 ;
wire \BranchPredictionCount[30]~92_combout ;
wire \BranchPredictionCount[30]~reg0_q ;
wire \BranchPredictionCount[30]~93 ;
wire \BranchPredictionCount[31]~94_combout ;
wire \BranchPredictionCount[31]~reg0_q ;
wire \BranchPredictionMissCount~32_combout ;
wire \BranchPredictionMissCount[0]~33_combout ;
wire \BranchPredictionMissCount[0]~reg0_q ;
wire \BranchPredictionMissCount[0]~34 ;
wire \BranchPredictionMissCount[1]~35_combout ;
wire \BranchPredictionMissCount[1]~reg0_q ;
wire \BranchPredictionMissCount[1]~36 ;
wire \BranchPredictionMissCount[2]~37_combout ;
wire \BranchPredictionMissCount[2]~reg0_q ;
wire \BranchPredictionMissCount[2]~38 ;
wire \BranchPredictionMissCount[3]~39_combout ;
wire \BranchPredictionMissCount[3]~reg0_q ;
wire \BranchPredictionMissCount[3]~40 ;
wire \BranchPredictionMissCount[4]~41_combout ;
wire \BranchPredictionMissCount[4]~reg0_q ;
wire \BranchPredictionMissCount[4]~42 ;
wire \BranchPredictionMissCount[5]~43_combout ;
wire \BranchPredictionMissCount[5]~reg0_q ;
wire \BranchPredictionMissCount[5]~44 ;
wire \BranchPredictionMissCount[6]~45_combout ;
wire \BranchPredictionMissCount[6]~reg0_q ;
wire \BranchPredictionMissCount[6]~46 ;
wire \BranchPredictionMissCount[7]~47_combout ;
wire \BranchPredictionMissCount[7]~reg0_q ;
wire \BranchPredictionMissCount[7]~48 ;
wire \BranchPredictionMissCount[8]~49_combout ;
wire \BranchPredictionMissCount[8]~reg0_q ;
wire \BranchPredictionMissCount[8]~50 ;
wire \BranchPredictionMissCount[9]~51_combout ;
wire \BranchPredictionMissCount[9]~reg0_q ;
wire \BranchPredictionMissCount[9]~52 ;
wire \BranchPredictionMissCount[10]~53_combout ;
wire \BranchPredictionMissCount[10]~reg0_q ;
wire \BranchPredictionMissCount[10]~54 ;
wire \BranchPredictionMissCount[11]~55_combout ;
wire \BranchPredictionMissCount[11]~reg0_q ;
wire \BranchPredictionMissCount[11]~56 ;
wire \BranchPredictionMissCount[12]~57_combout ;
wire \BranchPredictionMissCount[12]~reg0_q ;
wire \BranchPredictionMissCount[12]~58 ;
wire \BranchPredictionMissCount[13]~59_combout ;
wire \BranchPredictionMissCount[13]~reg0_q ;
wire \BranchPredictionMissCount[13]~60 ;
wire \BranchPredictionMissCount[14]~61_combout ;
wire \BranchPredictionMissCount[14]~reg0_q ;
wire \BranchPredictionMissCount[14]~62 ;
wire \BranchPredictionMissCount[15]~63_combout ;
wire \BranchPredictionMissCount[15]~reg0_q ;
wire \BranchPredictionMissCount[15]~64 ;
wire \BranchPredictionMissCount[16]~65_combout ;
wire \BranchPredictionMissCount[16]~reg0_q ;
wire \BranchPredictionMissCount[16]~66 ;
wire \BranchPredictionMissCount[17]~67_combout ;
wire \BranchPredictionMissCount[17]~reg0_q ;
wire \BranchPredictionMissCount[17]~68 ;
wire \BranchPredictionMissCount[18]~69_combout ;
wire \BranchPredictionMissCount[18]~reg0_q ;
wire \BranchPredictionMissCount[18]~70 ;
wire \BranchPredictionMissCount[19]~71_combout ;
wire \BranchPredictionMissCount[19]~reg0_q ;
wire \BranchPredictionMissCount[19]~72 ;
wire \BranchPredictionMissCount[20]~73_combout ;
wire \BranchPredictionMissCount[20]~reg0_q ;
wire \BranchPredictionMissCount[20]~74 ;
wire \BranchPredictionMissCount[21]~75_combout ;
wire \BranchPredictionMissCount[21]~reg0_q ;
wire \BranchPredictionMissCount[21]~76 ;
wire \BranchPredictionMissCount[22]~77_combout ;
wire \BranchPredictionMissCount[22]~reg0_q ;
wire \BranchPredictionMissCount[22]~78 ;
wire \BranchPredictionMissCount[23]~79_combout ;
wire \BranchPredictionMissCount[23]~reg0_q ;
wire \BranchPredictionMissCount[23]~80 ;
wire \BranchPredictionMissCount[24]~81_combout ;
wire \BranchPredictionMissCount[24]~reg0_q ;
wire \BranchPredictionMissCount[24]~82 ;
wire \BranchPredictionMissCount[25]~83_combout ;
wire \BranchPredictionMissCount[25]~reg0_q ;
wire \BranchPredictionMissCount[25]~84 ;
wire \BranchPredictionMissCount[26]~85_combout ;
wire \BranchPredictionMissCount[26]~reg0_q ;
wire \BranchPredictionMissCount[26]~86 ;
wire \BranchPredictionMissCount[27]~87_combout ;
wire \BranchPredictionMissCount[27]~reg0_q ;
wire \BranchPredictionMissCount[27]~88 ;
wire \BranchPredictionMissCount[28]~89_combout ;
wire \BranchPredictionMissCount[28]~reg0_q ;
wire \BranchPredictionMissCount[28]~90 ;
wire \BranchPredictionMissCount[29]~91_combout ;
wire \BranchPredictionMissCount[29]~reg0_q ;
wire \BranchPredictionMissCount[29]~92 ;
wire \BranchPredictionMissCount[30]~93_combout ;
wire \BranchPredictionMissCount[30]~reg0_q ;
wire \BranchPredictionMissCount[30]~94 ;
wire \BranchPredictionMissCount[31]~95_combout ;
wire \BranchPredictionMissCount[31]~reg0_q ;
wire [31:0] \mem_wb_buffer|WB_Data_mem_out ;
wire [4:0] \if_id_buffer|ID_rs1_ind ;
wire [4:0] \ex_mem_buffer|MEM_rd_ind ;
wire [31:0] \id_ex_buffer2|EX2_ALU_OPER2 ;
wire [31:0] \if_stage|pc_reg|DataOut ;
wire [31:0] \ex_stage|alu|res ;
wire [31:0] \id_ex_buffer1|EX1_PFC ;
wire [31:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a ;
wire [31:0] \id_ex_buffer1|EX1_forward_to_B ;
wire [31:0] \id_ex_buffer2|EX2_rs2_out ;
wire [31:0] \ex_mem_buffer|MEM_ALU_OUT ;
wire [11:0] \if_id_buffer|ID_opcode ;
wire [11:0] \id_ex_buffer1|EX1_opcode ;
wire [31:0] \id_ex_buffer1|EX1_PC ;
wire [1:0] \id_stage|BR|BPU|state ;
wire [11:0] \ex_mem_buffer|MEM_opcode ;
wire [4:0] \if_id_buffer|ID_rd_ind ;
wire [31:0] \id_ex_buffer2|EX2_ALU_OPER1 ;
wire [31:0] \if_id_buffer|ID_INST ;
wire [31:0] \if_id_buffer|ID_PC ;
wire [31:0] \ex_mem_buffer|MEM_rs2 ;
wire [4:0] \if_id_buffer|ID_rs2_ind ;
wire [31:0] \id_ex_buffer2|EX2_PC ;
wire [4:0] \id_ex_buffer1|EX1_rs1_ind ;
wire [4:0] \id_ex_buffer2|EX2_rd_ind ;
wire [4:0] \mem_wb_buffer|WB_rd_ind ;
wire [31:0] \mem_wb_buffer|WB_ALU_OUT ;
wire [31:0] \id_ex_buffer1|EX1_rs1 ;
wire [31:0] \id_ex_buffer2|EX2_PFC_to_IF ;
wire [4:0] \id_ex_buffer1|EX1_rd_ind ;
wire [31:0] \id_stage|reg_file|Read_data1 ;
wire [31:0] \if_stage|pc_src_mux|out ;
wire [11:0] \id_ex_buffer2|EX2_opcode ;
wire [3:0] \ex_stage|alu_oper|ALU_OP ;
wire [4:0] \id_ex_buffer1|EX1_rs2_ind ;
wire [31:0] \id_stage|reg_file|Read_data2 ;
wire [31:0] \id_ex_buffer1|EX1_rs2 ;

wire [3:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [3:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [3:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [3:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [3:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [3:0] \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;

assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [5] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [28] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [29] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];

assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [4] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [30] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [31] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];

assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [0] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [1] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [2] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [3] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \mem_wb_buffer|WB_Data_mem_out [0] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [1] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [16] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [17] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [21] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [22] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];

assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [18] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [19] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [23] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [24] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];

assign \mem_wb_buffer|WB_Data_mem_out [2] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [3] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [4] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [5] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [6] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [7] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [6] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [7] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [20] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [25] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];

assign \mem_wb_buffer|WB_Data_mem_out [8] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [9] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [8] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [9] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [10] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [12] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];

assign \mem_wb_buffer|WB_Data_mem_out [10] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [11] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [12] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [13] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [14] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [15] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [16] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [17] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [18] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [19] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [20] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [21] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [22] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [23] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [24] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [25] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [26] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [27] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [28] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [29] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \mem_wb_buffer|WB_Data_mem_out [30] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \mem_wb_buffer|WB_Data_mem_out [31] = \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [11] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [13] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [14] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [15] = \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \PC[0]~output (
	.i(!\if_stage|pc_reg|DataOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \PC[1]~output (
	.i(!\if_stage|pc_reg|DataOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \PC[2]~output (
	.i(!\if_stage|pc_reg|DataOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \PC[3]~output (
	.i(!\if_stage|pc_reg|DataOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \PC[4]~output (
	.i(!\if_stage|pc_reg|DataOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \PC[5]~output (
	.i(!\if_stage|pc_reg|DataOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \PC[6]~output (
	.i(!\if_stage|pc_reg|DataOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \PC[7]~output (
	.i(!\if_stage|pc_reg|DataOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \PC[8]~output (
	.i(!\if_stage|pc_reg|DataOut [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \PC[9]~output (
	.i(!\if_stage|pc_reg|DataOut [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \PC[10]~output (
	.i(!\if_stage|pc_reg|DataOut [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \PC[11]~output (
	.i(!\if_stage|pc_reg|DataOut [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \PC[12]~output (
	.i(!\if_stage|pc_reg|DataOut [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \PC[13]~output (
	.i(!\if_stage|pc_reg|DataOut [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \PC[14]~output (
	.i(!\if_stage|pc_reg|DataOut [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \PC[15]~output (
	.i(!\if_stage|pc_reg|DataOut [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \PC[16]~output (
	.i(!\if_stage|pc_reg|DataOut [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \PC[17]~output (
	.i(!\if_stage|pc_reg|DataOut [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \PC[18]~output (
	.i(!\if_stage|pc_reg|DataOut [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \PC[19]~output (
	.i(!\if_stage|pc_reg|DataOut [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \PC[20]~output (
	.i(!\if_stage|pc_reg|DataOut [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \PC[21]~output (
	.i(!\if_stage|pc_reg|DataOut [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \PC[22]~output (
	.i(!\if_stage|pc_reg|DataOut [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \PC[23]~output (
	.i(!\if_stage|pc_reg|DataOut [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \PC[24]~output (
	.i(!\if_stage|pc_reg|DataOut [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \PC[25]~output (
	.i(!\if_stage|pc_reg|DataOut [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \PC[26]~output (
	.i(!\if_stage|pc_reg|DataOut [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \PC[27]~output (
	.i(!\if_stage|pc_reg|DataOut [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \PC[28]~output (
	.i(!\if_stage|pc_reg|DataOut [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \PC[29]~output (
	.i(!\if_stage|pc_reg|DataOut [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \PC[30]~output (
	.i(!\if_stage|pc_reg|DataOut [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \PC[31]~output (
	.i(!\if_stage|pc_reg|DataOut [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \cycles_consumed[0]~output (
	.i(\cycles_consumed[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[0]~output .bus_hold = "false";
defparam \cycles_consumed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \cycles_consumed[1]~output (
	.i(\cycles_consumed[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[1]~output .bus_hold = "false";
defparam \cycles_consumed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \cycles_consumed[2]~output (
	.i(\cycles_consumed[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[2]~output .bus_hold = "false";
defparam \cycles_consumed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \cycles_consumed[3]~output (
	.i(\cycles_consumed[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[3]~output .bus_hold = "false";
defparam \cycles_consumed[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \cycles_consumed[4]~output (
	.i(\cycles_consumed[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[4]~output .bus_hold = "false";
defparam \cycles_consumed[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \cycles_consumed[5]~output (
	.i(\cycles_consumed[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[5]~output .bus_hold = "false";
defparam \cycles_consumed[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \cycles_consumed[6]~output (
	.i(\cycles_consumed[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[6]~output .bus_hold = "false";
defparam \cycles_consumed[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \cycles_consumed[7]~output (
	.i(\cycles_consumed[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[7]~output .bus_hold = "false";
defparam \cycles_consumed[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \cycles_consumed[8]~output (
	.i(\cycles_consumed[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[8]~output .bus_hold = "false";
defparam \cycles_consumed[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \cycles_consumed[9]~output (
	.i(\cycles_consumed[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[9]~output .bus_hold = "false";
defparam \cycles_consumed[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \cycles_consumed[10]~output (
	.i(\cycles_consumed[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[10]~output .bus_hold = "false";
defparam \cycles_consumed[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \cycles_consumed[11]~output (
	.i(\cycles_consumed[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[11]~output .bus_hold = "false";
defparam \cycles_consumed[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \cycles_consumed[12]~output (
	.i(\cycles_consumed[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[12]~output .bus_hold = "false";
defparam \cycles_consumed[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \cycles_consumed[13]~output (
	.i(\cycles_consumed[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[13]~output .bus_hold = "false";
defparam \cycles_consumed[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \cycles_consumed[14]~output (
	.i(\cycles_consumed[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[14]~output .bus_hold = "false";
defparam \cycles_consumed[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \cycles_consumed[15]~output (
	.i(\cycles_consumed[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[15]~output .bus_hold = "false";
defparam \cycles_consumed[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \cycles_consumed[16]~output (
	.i(\cycles_consumed[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[16]~output .bus_hold = "false";
defparam \cycles_consumed[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \cycles_consumed[17]~output (
	.i(\cycles_consumed[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[17]~output .bus_hold = "false";
defparam \cycles_consumed[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \cycles_consumed[18]~output (
	.i(\cycles_consumed[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[18]~output .bus_hold = "false";
defparam \cycles_consumed[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \cycles_consumed[19]~output (
	.i(\cycles_consumed[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[19]~output .bus_hold = "false";
defparam \cycles_consumed[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \cycles_consumed[20]~output (
	.i(\cycles_consumed[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[20]~output .bus_hold = "false";
defparam \cycles_consumed[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \cycles_consumed[21]~output (
	.i(\cycles_consumed[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[21]~output .bus_hold = "false";
defparam \cycles_consumed[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \cycles_consumed[22]~output (
	.i(\cycles_consumed[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[22]~output .bus_hold = "false";
defparam \cycles_consumed[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \cycles_consumed[23]~output (
	.i(\cycles_consumed[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[23]~output .bus_hold = "false";
defparam \cycles_consumed[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \cycles_consumed[24]~output (
	.i(\cycles_consumed[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[24]~output .bus_hold = "false";
defparam \cycles_consumed[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \cycles_consumed[25]~output (
	.i(\cycles_consumed[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[25]~output .bus_hold = "false";
defparam \cycles_consumed[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \cycles_consumed[26]~output (
	.i(\cycles_consumed[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[26]~output .bus_hold = "false";
defparam \cycles_consumed[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \cycles_consumed[27]~output (
	.i(\cycles_consumed[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[27]~output .bus_hold = "false";
defparam \cycles_consumed[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \cycles_consumed[28]~output (
	.i(\cycles_consumed[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[28]~output .bus_hold = "false";
defparam \cycles_consumed[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \cycles_consumed[29]~output (
	.i(\cycles_consumed[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[29]~output .bus_hold = "false";
defparam \cycles_consumed[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \cycles_consumed[30]~output (
	.i(\cycles_consumed[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[30]~output .bus_hold = "false";
defparam \cycles_consumed[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \cycles_consumed[31]~output (
	.i(\cycles_consumed[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cycles_consumed[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \cycles_consumed[31]~output .bus_hold = "false";
defparam \cycles_consumed[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \StallCount[0]~output (
	.i(\StallCount[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[0]~output .bus_hold = "false";
defparam \StallCount[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \StallCount[1]~output (
	.i(\StallCount[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[1]~output .bus_hold = "false";
defparam \StallCount[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \StallCount[2]~output (
	.i(\StallCount[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[2]~output .bus_hold = "false";
defparam \StallCount[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \StallCount[3]~output (
	.i(\StallCount[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[3]~output .bus_hold = "false";
defparam \StallCount[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \StallCount[4]~output (
	.i(\StallCount[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[4]~output .bus_hold = "false";
defparam \StallCount[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \StallCount[5]~output (
	.i(\StallCount[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[5]~output .bus_hold = "false";
defparam \StallCount[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \StallCount[6]~output (
	.i(\StallCount[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[6]~output .bus_hold = "false";
defparam \StallCount[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \StallCount[7]~output (
	.i(\StallCount[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[7]~output .bus_hold = "false";
defparam \StallCount[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \StallCount[8]~output (
	.i(\StallCount[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[8]~output .bus_hold = "false";
defparam \StallCount[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \StallCount[9]~output (
	.i(\StallCount[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[9]~output .bus_hold = "false";
defparam \StallCount[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \StallCount[10]~output (
	.i(\StallCount[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[10]~output .bus_hold = "false";
defparam \StallCount[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \StallCount[11]~output (
	.i(\StallCount[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[11]~output .bus_hold = "false";
defparam \StallCount[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \StallCount[12]~output (
	.i(\StallCount[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[12]~output .bus_hold = "false";
defparam \StallCount[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \StallCount[13]~output (
	.i(\StallCount[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[13]~output .bus_hold = "false";
defparam \StallCount[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \StallCount[14]~output (
	.i(\StallCount[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[14]~output .bus_hold = "false";
defparam \StallCount[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \StallCount[15]~output (
	.i(\StallCount[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[15]~output .bus_hold = "false";
defparam \StallCount[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \StallCount[16]~output (
	.i(\StallCount[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[16]~output .bus_hold = "false";
defparam \StallCount[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \StallCount[17]~output (
	.i(\StallCount[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[17]~output .bus_hold = "false";
defparam \StallCount[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \StallCount[18]~output (
	.i(\StallCount[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[18]~output .bus_hold = "false";
defparam \StallCount[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \StallCount[19]~output (
	.i(\StallCount[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[19]~output .bus_hold = "false";
defparam \StallCount[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \StallCount[20]~output (
	.i(\StallCount[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[20]~output .bus_hold = "false";
defparam \StallCount[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \StallCount[21]~output (
	.i(\StallCount[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[21]~output .bus_hold = "false";
defparam \StallCount[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \StallCount[22]~output (
	.i(\StallCount[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[22]~output .bus_hold = "false";
defparam \StallCount[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \StallCount[23]~output (
	.i(\StallCount[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[23]~output .bus_hold = "false";
defparam \StallCount[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \StallCount[24]~output (
	.i(\StallCount[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[24]~output .bus_hold = "false";
defparam \StallCount[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \StallCount[25]~output (
	.i(\StallCount[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[25]~output .bus_hold = "false";
defparam \StallCount[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \StallCount[26]~output (
	.i(\StallCount[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[26]~output .bus_hold = "false";
defparam \StallCount[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \StallCount[27]~output (
	.i(\StallCount[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[27]~output .bus_hold = "false";
defparam \StallCount[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \StallCount[28]~output (
	.i(\StallCount[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[28]~output .bus_hold = "false";
defparam \StallCount[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \StallCount[29]~output (
	.i(\StallCount[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[29]~output .bus_hold = "false";
defparam \StallCount[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \StallCount[30]~output (
	.i(\StallCount[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[30]~output .bus_hold = "false";
defparam \StallCount[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \StallCount[31]~output (
	.i(\StallCount[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\StallCount[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \StallCount[31]~output .bus_hold = "false";
defparam \StallCount[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \BranchPredictionCount[0]~output (
	.i(\BranchPredictionCount[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[0]~output .bus_hold = "false";
defparam \BranchPredictionCount[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \BranchPredictionCount[1]~output (
	.i(\BranchPredictionCount[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[1]~output .bus_hold = "false";
defparam \BranchPredictionCount[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \BranchPredictionCount[2]~output (
	.i(\BranchPredictionCount[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[2]~output .bus_hold = "false";
defparam \BranchPredictionCount[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \BranchPredictionCount[3]~output (
	.i(\BranchPredictionCount[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[3]~output .bus_hold = "false";
defparam \BranchPredictionCount[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \BranchPredictionCount[4]~output (
	.i(\BranchPredictionCount[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[4]~output .bus_hold = "false";
defparam \BranchPredictionCount[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \BranchPredictionCount[5]~output (
	.i(\BranchPredictionCount[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[5]~output .bus_hold = "false";
defparam \BranchPredictionCount[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \BranchPredictionCount[6]~output (
	.i(\BranchPredictionCount[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[6]~output .bus_hold = "false";
defparam \BranchPredictionCount[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \BranchPredictionCount[7]~output (
	.i(\BranchPredictionCount[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[7]~output .bus_hold = "false";
defparam \BranchPredictionCount[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \BranchPredictionCount[8]~output (
	.i(\BranchPredictionCount[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[8]~output .bus_hold = "false";
defparam \BranchPredictionCount[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \BranchPredictionCount[9]~output (
	.i(\BranchPredictionCount[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[9]~output .bus_hold = "false";
defparam \BranchPredictionCount[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \BranchPredictionCount[10]~output (
	.i(\BranchPredictionCount[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[10]~output .bus_hold = "false";
defparam \BranchPredictionCount[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \BranchPredictionCount[11]~output (
	.i(\BranchPredictionCount[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[11]~output .bus_hold = "false";
defparam \BranchPredictionCount[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \BranchPredictionCount[12]~output (
	.i(\BranchPredictionCount[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[12]~output .bus_hold = "false";
defparam \BranchPredictionCount[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \BranchPredictionCount[13]~output (
	.i(\BranchPredictionCount[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[13]~output .bus_hold = "false";
defparam \BranchPredictionCount[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \BranchPredictionCount[14]~output (
	.i(\BranchPredictionCount[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[14]~output .bus_hold = "false";
defparam \BranchPredictionCount[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \BranchPredictionCount[15]~output (
	.i(\BranchPredictionCount[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[15]~output .bus_hold = "false";
defparam \BranchPredictionCount[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \BranchPredictionCount[16]~output (
	.i(\BranchPredictionCount[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[16]~output .bus_hold = "false";
defparam \BranchPredictionCount[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \BranchPredictionCount[17]~output (
	.i(\BranchPredictionCount[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[17]~output .bus_hold = "false";
defparam \BranchPredictionCount[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \BranchPredictionCount[18]~output (
	.i(\BranchPredictionCount[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[18]~output .bus_hold = "false";
defparam \BranchPredictionCount[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \BranchPredictionCount[19]~output (
	.i(\BranchPredictionCount[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[19]~output .bus_hold = "false";
defparam \BranchPredictionCount[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \BranchPredictionCount[20]~output (
	.i(\BranchPredictionCount[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[20]~output .bus_hold = "false";
defparam \BranchPredictionCount[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \BranchPredictionCount[21]~output (
	.i(\BranchPredictionCount[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[21]~output .bus_hold = "false";
defparam \BranchPredictionCount[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \BranchPredictionCount[22]~output (
	.i(\BranchPredictionCount[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[22]~output .bus_hold = "false";
defparam \BranchPredictionCount[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \BranchPredictionCount[23]~output (
	.i(\BranchPredictionCount[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[23]~output .bus_hold = "false";
defparam \BranchPredictionCount[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \BranchPredictionCount[24]~output (
	.i(\BranchPredictionCount[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[24]~output .bus_hold = "false";
defparam \BranchPredictionCount[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \BranchPredictionCount[25]~output (
	.i(\BranchPredictionCount[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[25]~output .bus_hold = "false";
defparam \BranchPredictionCount[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \BranchPredictionCount[26]~output (
	.i(\BranchPredictionCount[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[26]~output .bus_hold = "false";
defparam \BranchPredictionCount[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \BranchPredictionCount[27]~output (
	.i(\BranchPredictionCount[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[27]~output .bus_hold = "false";
defparam \BranchPredictionCount[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \BranchPredictionCount[28]~output (
	.i(\BranchPredictionCount[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[28]~output .bus_hold = "false";
defparam \BranchPredictionCount[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \BranchPredictionCount[29]~output (
	.i(\BranchPredictionCount[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[29]~output .bus_hold = "false";
defparam \BranchPredictionCount[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \BranchPredictionCount[30]~output (
	.i(\BranchPredictionCount[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[30]~output .bus_hold = "false";
defparam \BranchPredictionCount[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \BranchPredictionCount[31]~output (
	.i(\BranchPredictionCount[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionCount[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionCount[31]~output .bus_hold = "false";
defparam \BranchPredictionCount[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \BranchPredictionMissCount[0]~output (
	.i(\BranchPredictionMissCount[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[0]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \BranchPredictionMissCount[1]~output (
	.i(\BranchPredictionMissCount[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[1]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \BranchPredictionMissCount[2]~output (
	.i(\BranchPredictionMissCount[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[2]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \BranchPredictionMissCount[3]~output (
	.i(\BranchPredictionMissCount[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[3]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \BranchPredictionMissCount[4]~output (
	.i(\BranchPredictionMissCount[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[4]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \BranchPredictionMissCount[5]~output (
	.i(\BranchPredictionMissCount[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[5]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \BranchPredictionMissCount[6]~output (
	.i(\BranchPredictionMissCount[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[6]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \BranchPredictionMissCount[7]~output (
	.i(\BranchPredictionMissCount[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[7]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \BranchPredictionMissCount[8]~output (
	.i(\BranchPredictionMissCount[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[8]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \BranchPredictionMissCount[9]~output (
	.i(\BranchPredictionMissCount[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[9]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \BranchPredictionMissCount[10]~output (
	.i(\BranchPredictionMissCount[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[10]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \BranchPredictionMissCount[11]~output (
	.i(\BranchPredictionMissCount[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[11]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \BranchPredictionMissCount[12]~output (
	.i(\BranchPredictionMissCount[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[12]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \BranchPredictionMissCount[13]~output (
	.i(\BranchPredictionMissCount[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[13]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \BranchPredictionMissCount[14]~output (
	.i(\BranchPredictionMissCount[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[14]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \BranchPredictionMissCount[15]~output (
	.i(\BranchPredictionMissCount[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[15]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \BranchPredictionMissCount[16]~output (
	.i(\BranchPredictionMissCount[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[16]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \BranchPredictionMissCount[17]~output (
	.i(\BranchPredictionMissCount[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[17]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \BranchPredictionMissCount[18]~output (
	.i(\BranchPredictionMissCount[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[18]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \BranchPredictionMissCount[19]~output (
	.i(\BranchPredictionMissCount[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[19]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \BranchPredictionMissCount[20]~output (
	.i(\BranchPredictionMissCount[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[20]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \BranchPredictionMissCount[21]~output (
	.i(\BranchPredictionMissCount[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[21]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \BranchPredictionMissCount[22]~output (
	.i(\BranchPredictionMissCount[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[22]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \BranchPredictionMissCount[23]~output (
	.i(\BranchPredictionMissCount[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[23]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \BranchPredictionMissCount[24]~output (
	.i(\BranchPredictionMissCount[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[24]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \BranchPredictionMissCount[25]~output (
	.i(\BranchPredictionMissCount[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[25]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \BranchPredictionMissCount[26]~output (
	.i(\BranchPredictionMissCount[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[26]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \BranchPredictionMissCount[27]~output (
	.i(\BranchPredictionMissCount[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[27]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \BranchPredictionMissCount[28]~output (
	.i(\BranchPredictionMissCount[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[28]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \BranchPredictionMissCount[29]~output (
	.i(\BranchPredictionMissCount[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[29]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \BranchPredictionMissCount[30]~output (
	.i(\BranchPredictionMissCount[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[30]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \BranchPredictionMissCount[31]~output (
	.i(\BranchPredictionMissCount[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchPredictionMissCount[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchPredictionMissCount[31]~output .bus_hold = "false";
defparam \BranchPredictionMissCount[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N2
cycloneive_lcell_comb \if_id_buffer|ID_PC[11]~0 (
// Equation(s):
// \if_id_buffer|ID_PC[11]~0_combout  = ((\ex_stage|Wrong_prediction~0_combout  & !\rst~input_o )) # (!\id_stage|SDU|always0~16_combout )

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC[11]~0 .lut_mask = 16'h2F2F;
defparam \if_id_buffer|ID_PC[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N20
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[3]~3 (
// Equation(s):
// \if_stage|pc_reg|DataOut[3]~3_combout  = !\if_stage|pc_src_mux|out[3]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out[3]~68_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[3]~3 .lut_mask = 16'h00FF;
defparam \if_stage|pc_reg|DataOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N2
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[4]~4 (
// Equation(s):
// \if_stage|pc_reg|DataOut[4]~4_combout  = !\if_stage|pc_src_mux|out[4]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out[4]~72_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[4]~4 .lut_mask = 16'h00FF;
defparam \if_stage|pc_reg|DataOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y11_N3
dffeas \if_stage|pc_reg|DataOut[4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[4] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N26
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[2]~2 (
// Equation(s):
// \if_stage|pc_reg|DataOut[2]~2_combout  = !\if_stage|pc_src_mux|out[2]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out[2]~64_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[2]~2 .lut_mask = 16'h00FF;
defparam \if_stage|pc_reg|DataOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y10_N27
dffeas \if_stage|pc_reg|DataOut[2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[2] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N4
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[1]~1 (
// Equation(s):
// \if_stage|pc_reg|DataOut[1]~1_combout  = !\if_stage|pc_src_mux|out[1]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out[1]~60_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[1]~1 .lut_mask = 16'h00FF;
defparam \if_stage|pc_reg|DataOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y10_N5
dffeas \if_stage|pc_reg|DataOut[1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[1] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N2
cycloneive_lcell_comb \if_stage|Add0~0 (
// Equation(s):
// \if_stage|Add0~0_combout  = (\if_stage|pc_reg|DataOut [1] & (!\if_stage|pc_reg|DataOut [0] & VCC)) # (!\if_stage|pc_reg|DataOut [1] & (\if_stage|pc_reg|DataOut [0] $ (GND)))
// \if_stage|Add0~1  = CARRY((!\if_stage|pc_reg|DataOut [1] & !\if_stage|pc_reg|DataOut [0]))

	.dataa(\if_stage|pc_reg|DataOut [1]),
	.datab(\if_stage|pc_reg|DataOut [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\if_stage|Add0~0_combout ),
	.cout(\if_stage|Add0~1 ));
// synopsys translate_off
defparam \if_stage|Add0~0 .lut_mask = 16'h6611;
defparam \if_stage|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N4
cycloneive_lcell_comb \if_stage|Add0~2 (
// Equation(s):
// \if_stage|Add0~2_combout  = (\if_stage|pc_reg|DataOut [2] & ((\if_stage|Add0~1 ) # (GND))) # (!\if_stage|pc_reg|DataOut [2] & (!\if_stage|Add0~1 ))
// \if_stage|Add0~3  = CARRY((\if_stage|pc_reg|DataOut [2]) # (!\if_stage|Add0~1 ))

	.dataa(\if_stage|pc_reg|DataOut [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~1 ),
	.combout(\if_stage|Add0~2_combout ),
	.cout(\if_stage|Add0~3 ));
// synopsys translate_off
defparam \if_stage|Add0~2 .lut_mask = 16'hA5AF;
defparam \if_stage|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N6
cycloneive_lcell_comb \if_stage|Add0~4 (
// Equation(s):
// \if_stage|Add0~4_combout  = (\if_stage|pc_reg|DataOut [3] & (!\if_stage|Add0~3  & VCC)) # (!\if_stage|pc_reg|DataOut [3] & (\if_stage|Add0~3  $ (GND)))
// \if_stage|Add0~5  = CARRY((!\if_stage|pc_reg|DataOut [3] & !\if_stage|Add0~3 ))

	.dataa(\if_stage|pc_reg|DataOut [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~3 ),
	.combout(\if_stage|Add0~4_combout ),
	.cout(\if_stage|Add0~5 ));
// synopsys translate_off
defparam \if_stage|Add0~4 .lut_mask = 16'h5A05;
defparam \if_stage|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N8
cycloneive_lcell_comb \if_stage|Add0~6 (
// Equation(s):
// \if_stage|Add0~6_combout  = (\if_stage|pc_reg|DataOut [4] & ((\if_stage|Add0~5 ) # (GND))) # (!\if_stage|pc_reg|DataOut [4] & (!\if_stage|Add0~5 ))
// \if_stage|Add0~7  = CARRY((\if_stage|pc_reg|DataOut [4]) # (!\if_stage|Add0~5 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~5 ),
	.combout(\if_stage|Add0~6_combout ),
	.cout(\if_stage|Add0~7 ));
// synopsys translate_off
defparam \if_stage|Add0~6 .lut_mask = 16'hC3CF;
defparam \if_stage|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out~52 (
// Equation(s):
// \if_stage|pc_src_mux|out~52_combout  = (\id_stage|BR|Equal0~3_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\id_stage|BR|Equal0~3_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~52 .lut_mask = 16'hC0F0;
defparam \if_stage|pc_src_mux|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N12
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[6]~6 (
// Equation(s):
// \if_stage|pc_reg|DataOut[6]~6_combout  = !\if_stage|pc_src_mux|out[6]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out[6]~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[6]~6 .lut_mask = 16'h0F0F;
defparam \if_stage|pc_reg|DataOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y10_N13
dffeas \if_stage|pc_reg|DataOut[6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[6] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N0
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[5]~5 (
// Equation(s):
// \if_stage|pc_reg|DataOut[5]~5_combout  = !\if_stage|pc_src_mux|out[5]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out[5]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[5]~5 .lut_mask = 16'h0F0F;
defparam \if_stage|pc_reg|DataOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y9_N1
dffeas \if_stage|pc_reg|DataOut[5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[5] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N10
cycloneive_lcell_comb \if_stage|Add0~8 (
// Equation(s):
// \if_stage|Add0~8_combout  = (\if_stage|pc_reg|DataOut [5] & (!\if_stage|Add0~7  & VCC)) # (!\if_stage|pc_reg|DataOut [5] & (\if_stage|Add0~7  $ (GND)))
// \if_stage|Add0~9  = CARRY((!\if_stage|pc_reg|DataOut [5] & !\if_stage|Add0~7 ))

	.dataa(\if_stage|pc_reg|DataOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~7 ),
	.combout(\if_stage|Add0~8_combout ),
	.cout(\if_stage|Add0~9 ));
// synopsys translate_off
defparam \if_stage|Add0~8 .lut_mask = 16'h5A05;
defparam \if_stage|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N12
cycloneive_lcell_comb \if_stage|Add0~10 (
// Equation(s):
// \if_stage|Add0~10_combout  = (\if_stage|pc_reg|DataOut [6] & ((\if_stage|Add0~9 ) # (GND))) # (!\if_stage|pc_reg|DataOut [6] & (!\if_stage|Add0~9 ))
// \if_stage|Add0~11  = CARRY((\if_stage|pc_reg|DataOut [6]) # (!\if_stage|Add0~9 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~9 ),
	.combout(\if_stage|Add0~10_combout ),
	.cout(\if_stage|Add0~11 ));
// synopsys translate_off
defparam \if_stage|Add0~10 .lut_mask = 16'hC3CF;
defparam \if_stage|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[6]~80 (
// Equation(s):
// \if_stage|pc_src_mux|out[6]~80_combout  = (\if_stage|pc_src_mux|out~52_combout  & (((\if_stage|Add0~10_combout  & !\if_stage|pc_src_mux|out~58_combout )) # (!\if_stage|pc_reg|DataOut [6]))) # (!\if_stage|pc_src_mux|out~52_combout  & 
// (\if_stage|Add0~10_combout  & ((!\if_stage|pc_src_mux|out~58_combout ))))

	.dataa(\if_stage|pc_src_mux|out~52_combout ),
	.datab(\if_stage|Add0~10_combout ),
	.datac(\if_stage|pc_reg|DataOut [6]),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[6]~80_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[6]~80 .lut_mask = 16'h0ACE;
defparam \if_stage|pc_src_mux|out[6]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N22
cycloneive_lcell_comb \ex_stage|Wrong_prediction~1 (
// Equation(s):
// \ex_stage|Wrong_prediction~1_combout  = (!\rst~input_o  & \ex_stage|Wrong_prediction~0_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|Wrong_prediction~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Wrong_prediction~1 .lut_mask = 16'h3300;
defparam \ex_stage|Wrong_prediction~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N0
cycloneive_lcell_comb \if_id_buffer|ID_PC~7 (
// Equation(s):
// \if_id_buffer|ID_PC~7_combout  = (!\if_stage|pc_reg|DataOut [6] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [6]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~7 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N1
dffeas \if_id_buffer|ID_PC[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[6] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N16
cycloneive_lcell_comb \if_id_buffer|ID_PC~6 (
// Equation(s):
// \if_id_buffer|ID_PC~6_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [5]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~6 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N17
dffeas \if_id_buffer|ID_PC[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[5] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N26
cycloneive_lcell_comb \if_id_buffer|ID_PC~5 (
// Equation(s):
// \if_id_buffer|ID_PC~5_combout  = (!\if_stage|pc_reg|DataOut [4] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [4]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~5 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y9_N15
dffeas \if_id_buffer|ID_PC[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id_buffer|ID_PC~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N16
cycloneive_lcell_comb \if_id_buffer|ID_PC~4 (
// Equation(s):
// \if_id_buffer|ID_PC~4_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [3]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~4 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y11_N17
dffeas \if_id_buffer|ID_PC[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N30
cycloneive_lcell_comb \if_id_buffer|ID_PC~3 (
// Equation(s):
// \if_id_buffer|ID_PC~3_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [2]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~3 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N31
dffeas \if_id_buffer|ID_PC[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y9_N4
cycloneive_lcell_comb \if_id_buffer|ID_PC~2 (
// Equation(s):
// \if_id_buffer|ID_PC~2_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [1]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~2 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y9_N27
dffeas \if_id_buffer|ID_PC[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id_buffer|ID_PC~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N0
cycloneive_lcell_comb \if_id_buffer|ID_PC~1 (
// Equation(s):
// \if_id_buffer|ID_PC~1_combout  = (!\if_stage|pc_reg|DataOut [0] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [0]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~1 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y9_N29
dffeas \if_id_buffer|ID_PC[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id_buffer|ID_PC~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N8
cycloneive_lcell_comb \id_stage|Add1~0 (
// Equation(s):
// \id_stage|Add1~0_combout  = \if_id_buffer|ID_PC [0] $ (VCC)
// \id_stage|Add1~1  = CARRY(\if_id_buffer|ID_PC [0])

	.dataa(\if_id_buffer|ID_PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\id_stage|Add1~0_combout ),
	.cout(\id_stage|Add1~1 ));
// synopsys translate_off
defparam \id_stage|Add1~0 .lut_mask = 16'h55AA;
defparam \id_stage|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N10
cycloneive_lcell_comb \id_stage|Add1~3 (
// Equation(s):
// \id_stage|Add1~3_combout  = (\if_id_buffer|ID_PC [1] & (!\id_stage|Add1~1 )) # (!\if_id_buffer|ID_PC [1] & ((\id_stage|Add1~1 ) # (GND)))
// \id_stage|Add1~4  = CARRY((!\id_stage|Add1~1 ) # (!\if_id_buffer|ID_PC [1]))

	.dataa(\if_id_buffer|ID_PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~1 ),
	.combout(\id_stage|Add1~3_combout ),
	.cout(\id_stage|Add1~4 ));
// synopsys translate_off
defparam \id_stage|Add1~3 .lut_mask = 16'h5A5F;
defparam \id_stage|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N12
cycloneive_lcell_comb \id_stage|Add1~6 (
// Equation(s):
// \id_stage|Add1~6_combout  = (\if_id_buffer|ID_PC [2] & (\id_stage|Add1~4  $ (GND))) # (!\if_id_buffer|ID_PC [2] & (!\id_stage|Add1~4  & VCC))
// \id_stage|Add1~7  = CARRY((\if_id_buffer|ID_PC [2] & !\id_stage|Add1~4 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~4 ),
	.combout(\id_stage|Add1~6_combout ),
	.cout(\id_stage|Add1~7 ));
// synopsys translate_off
defparam \id_stage|Add1~6 .lut_mask = 16'hC30C;
defparam \id_stage|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N14
cycloneive_lcell_comb \id_stage|Add1~9 (
// Equation(s):
// \id_stage|Add1~9_combout  = (\if_id_buffer|ID_PC [3] & (!\id_stage|Add1~7 )) # (!\if_id_buffer|ID_PC [3] & ((\id_stage|Add1~7 ) # (GND)))
// \id_stage|Add1~10  = CARRY((!\id_stage|Add1~7 ) # (!\if_id_buffer|ID_PC [3]))

	.dataa(\if_id_buffer|ID_PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~7 ),
	.combout(\id_stage|Add1~9_combout ),
	.cout(\id_stage|Add1~10 ));
// synopsys translate_off
defparam \id_stage|Add1~9 .lut_mask = 16'h5A5F;
defparam \id_stage|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N16
cycloneive_lcell_comb \id_stage|Add1~12 (
// Equation(s):
// \id_stage|Add1~12_combout  = (\if_id_buffer|ID_PC [4] & (\id_stage|Add1~10  $ (GND))) # (!\if_id_buffer|ID_PC [4] & (!\id_stage|Add1~10  & VCC))
// \id_stage|Add1~13  = CARRY((\if_id_buffer|ID_PC [4] & !\id_stage|Add1~10 ))

	.dataa(\if_id_buffer|ID_PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~10 ),
	.combout(\id_stage|Add1~12_combout ),
	.cout(\id_stage|Add1~13 ));
// synopsys translate_off
defparam \id_stage|Add1~12 .lut_mask = 16'hA50A;
defparam \id_stage|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N18
cycloneive_lcell_comb \id_stage|Add1~15 (
// Equation(s):
// \id_stage|Add1~15_combout  = (\if_id_buffer|ID_PC [5] & (!\id_stage|Add1~13 )) # (!\if_id_buffer|ID_PC [5] & ((\id_stage|Add1~13 ) # (GND)))
// \id_stage|Add1~16  = CARRY((!\id_stage|Add1~13 ) # (!\if_id_buffer|ID_PC [5]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~13 ),
	.combout(\id_stage|Add1~15_combout ),
	.cout(\id_stage|Add1~16 ));
// synopsys translate_off
defparam \id_stage|Add1~15 .lut_mask = 16'h3C3F;
defparam \id_stage|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N20
cycloneive_lcell_comb \id_stage|Add1~18 (
// Equation(s):
// \id_stage|Add1~18_combout  = (\if_id_buffer|ID_PC [6] & (\id_stage|Add1~16  $ (GND))) # (!\if_id_buffer|ID_PC [6] & (!\id_stage|Add1~16  & VCC))
// \id_stage|Add1~19  = CARRY((\if_id_buffer|ID_PC [6] & !\id_stage|Add1~16 ))

	.dataa(\if_id_buffer|ID_PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~16 ),
	.combout(\id_stage|Add1~18_combout ),
	.cout(\id_stage|Add1~19 ));
// synopsys translate_off
defparam \id_stage|Add1~18 .lut_mask = 16'hA50A;
defparam \id_stage|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N14
cycloneive_lcell_comb \id_ex_buffer1|EX1_is_jr~feeder (
// Equation(s):
// \id_ex_buffer1|EX1_is_jr~feeder_combout  = \id_stage|SDU|IF_ID_flush~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_is_jr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_jr~feeder .lut_mask = 16'hFF00;
defparam \id_ex_buffer1|EX1_is_jr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N15
dffeas \id_ex_buffer1|EX1_is_jr (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_is_jr~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_is_jr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_jr .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_is_jr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N26
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[7]~7 (
// Equation(s):
// \if_stage|pc_reg|DataOut[7]~7_combout  = !\if_stage|pc_src_mux|out[7]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out[7]~86_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[7]~7 .lut_mask = 16'h0F0F;
defparam \if_stage|pc_reg|DataOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y12_N27
dffeas \if_stage|pc_reg|DataOut[7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[7] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N6
cycloneive_lcell_comb \if_id_buffer|ID_PC~8 (
// Equation(s):
// \if_id_buffer|ID_PC~8_combout  = (!\if_stage|pc_reg|DataOut [7] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [7]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~8 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N7
dffeas \if_id_buffer|ID_PC[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[7] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N22
cycloneive_lcell_comb \id_stage|Add1~21 (
// Equation(s):
// \id_stage|Add1~21_combout  = (\if_id_buffer|ID_PC [7] & (!\id_stage|Add1~19 )) # (!\if_id_buffer|ID_PC [7] & ((\id_stage|Add1~19 ) # (GND)))
// \id_stage|Add1~22  = CARRY((!\id_stage|Add1~19 ) # (!\if_id_buffer|ID_PC [7]))

	.dataa(\if_id_buffer|ID_PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~19 ),
	.combout(\id_stage|Add1~21_combout ),
	.cout(\id_stage|Add1~22 ));
// synopsys translate_off
defparam \id_stage|Add1~21 .lut_mask = 16'h5A5F;
defparam \id_stage|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N4
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[9]~9 (
// Equation(s):
// \if_stage|pc_reg|DataOut[9]~9_combout  = !\if_stage|pc_src_mux|out[9]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out[9]~96_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[9]~9 .lut_mask = 16'h00FF;
defparam \if_stage|pc_reg|DataOut[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y10_N5
dffeas \if_stage|pc_reg|DataOut[9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[9] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N18
cycloneive_lcell_comb \if_id_buffer|ID_PC~10 (
// Equation(s):
// \if_id_buffer|ID_PC~10_combout  = (!\if_stage|pc_reg|DataOut [9] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [9]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~10 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N19
dffeas \if_id_buffer|ID_PC[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[9] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N0
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[8]~8 (
// Equation(s):
// \if_stage|pc_reg|DataOut[8]~8_combout  = !\if_stage|pc_src_mux|out[8]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out[8]~91_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[8]~8 .lut_mask = 16'h0F0F;
defparam \if_stage|pc_reg|DataOut[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y10_N1
dffeas \if_stage|pc_reg|DataOut[8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[8] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N0
cycloneive_lcell_comb \if_id_buffer|ID_PC~9 (
// Equation(s):
// \if_id_buffer|ID_PC~9_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [8]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~9 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N1
dffeas \if_id_buffer|ID_PC[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[8] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N24
cycloneive_lcell_comb \id_stage|Add1~24 (
// Equation(s):
// \id_stage|Add1~24_combout  = (\if_id_buffer|ID_PC [8] & (\id_stage|Add1~22  $ (GND))) # (!\if_id_buffer|ID_PC [8] & (!\id_stage|Add1~22  & VCC))
// \id_stage|Add1~25  = CARRY((\if_id_buffer|ID_PC [8] & !\id_stage|Add1~22 ))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~22 ),
	.combout(\id_stage|Add1~24_combout ),
	.cout(\id_stage|Add1~25 ));
// synopsys translate_off
defparam \id_stage|Add1~24 .lut_mask = 16'hC30C;
defparam \id_stage|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N26
cycloneive_lcell_comb \id_stage|Add1~27 (
// Equation(s):
// \id_stage|Add1~27_combout  = (\if_id_buffer|ID_PC [9] & (!\id_stage|Add1~25 )) # (!\if_id_buffer|ID_PC [9] & ((\id_stage|Add1~25 ) # (GND)))
// \id_stage|Add1~28  = CARRY((!\id_stage|Add1~25 ) # (!\if_id_buffer|ID_PC [9]))

	.dataa(\if_id_buffer|ID_PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add1~25 ),
	.combout(\id_stage|Add1~27_combout ),
	.cout(\id_stage|Add1~28 ));
// synopsys translate_off
defparam \id_stage|Add1~27 .lut_mask = 16'h5A5F;
defparam \id_stage|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\if_stage|pc_src_mux|out[10]~101_combout ,\if_stage|pc_src_mux|out[9]~96_combout ,\if_stage|pc_src_mux|out[8]~91_combout ,\if_stage|pc_src_mux|out[7]~86_combout ,\if_stage|pc_src_mux|out[6]~81_combout ,\if_stage|pc_src_mux|out[5]~76_combout ,
\if_stage|pc_src_mux|out[4]~72_combout ,\if_stage|pc_src_mux|out[3]~68_combout ,\if_stage|pc_src_mux|out[2]~64_combout ,\if_stage|pc_src_mux|out[1]~60_combout ,\if_stage|pc_src_mux|out[0]~54_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .init_file = "InstMem_MIF.mif";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "IF_stage:if_stage|IM:inst_mem|InstMem:instructionmemory|altsyncram:altsyncram_component|altsyncram_lja1:auto_generated|ALTSYNCRAM";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N24
cycloneive_lcell_comb \if_id_buffer|ID_INST~10 (
// Equation(s):
// \if_id_buffer|ID_INST~10_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(gnd),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~10_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~10 .lut_mask = 16'h3300;
defparam \if_id_buffer|ID_INST~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N25
dffeas \if_id_buffer|ID_INST[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[10] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N6
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[10]~10 (
// Equation(s):
// \if_stage|pc_reg|DataOut[10]~10_combout  = !\if_stage|pc_src_mux|out[10]~101_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out[10]~101_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[10]~10 .lut_mask = 16'h00FF;
defparam \if_stage|pc_reg|DataOut[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y10_N7
dffeas \if_stage|pc_reg|DataOut[10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[10] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N6
cycloneive_lcell_comb \if_id_buffer|ID_PC~11 (
// Equation(s):
// \if_id_buffer|ID_PC~11_combout  = (!\if_stage|pc_reg|DataOut [10] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [10]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~11 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N7
dffeas \if_id_buffer|ID_PC[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[10] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N30
cycloneive_lcell_comb \if_id_buffer|ID_INST~8 (
// Equation(s):
// \if_id_buffer|ID_INST~8_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~8 .lut_mask = 16'h0F00;
defparam \if_id_buffer|ID_INST~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N31
dffeas \if_id_buffer|ID_INST[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[8] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\if_stage|pc_src_mux|out[10]~101_combout ,\if_stage|pc_src_mux|out[9]~96_combout ,\if_stage|pc_src_mux|out[8]~91_combout ,\if_stage|pc_src_mux|out[7]~86_combout ,\if_stage|pc_src_mux|out[6]~81_combout ,\if_stage|pc_src_mux|out[5]~76_combout ,
\if_stage|pc_src_mux|out[4]~72_combout ,\if_stage|pc_src_mux|out[3]~68_combout ,\if_stage|pc_src_mux|out[2]~64_combout ,\if_stage|pc_src_mux|out[1]~60_combout ,\if_stage|pc_src_mux|out[0]~54_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .init_file = "InstMem_MIF.mif";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "IF_stage:if_stage|IM:inst_mem|InstMem:instructionmemory|altsyncram:altsyncram_component|altsyncram_lja1:auto_generated|ALTSYNCRAM";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E9;
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N30
cycloneive_lcell_comb \if_id_buffer|ID_INST~5 (
// Equation(s):
// \if_id_buffer|ID_INST~5_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(gnd),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~5 .lut_mask = 16'h3300;
defparam \if_id_buffer|ID_INST~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N31
dffeas \if_id_buffer|ID_INST[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[5] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\if_stage|pc_src_mux|out[10]~101_combout ,\if_stage|pc_src_mux|out[9]~96_combout ,\if_stage|pc_src_mux|out[8]~91_combout ,\if_stage|pc_src_mux|out[7]~86_combout ,\if_stage|pc_src_mux|out[6]~81_combout ,\if_stage|pc_src_mux|out[5]~76_combout ,
\if_stage|pc_src_mux|out[4]~72_combout ,\if_stage|pc_src_mux|out[3]~68_combout ,\if_stage|pc_src_mux|out[2]~64_combout ,\if_stage|pc_src_mux|out[1]~60_combout ,\if_stage|pc_src_mux|out[0]~54_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .init_file = "InstMem_MIF.mif";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "IF_stage:if_stage|IM:inst_mem|InstMem:instructionmemory|altsyncram:altsyncram_component|altsyncram_lja1:auto_generated|ALTSYNCRAM";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E1;
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N16
cycloneive_lcell_comb \if_id_buffer|ID_INST~4 (
// Equation(s):
// \if_id_buffer|ID_INST~4_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~4 .lut_mask = 16'h3030;
defparam \if_id_buffer|ID_INST~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N17
dffeas \if_id_buffer|ID_INST[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N10
cycloneive_lcell_comb \if_id_buffer|ID_INST~3 (
// Equation(s):
// \if_id_buffer|ID_INST~3_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [3])

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(gnd),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~3 .lut_mask = 16'h5050;
defparam \if_id_buffer|ID_INST~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y8_N11
dffeas \if_id_buffer|ID_INST[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\if_stage|pc_src_mux|out[10]~101_combout ,\if_stage|pc_src_mux|out[9]~96_combout ,\if_stage|pc_src_mux|out[8]~91_combout ,\if_stage|pc_src_mux|out[7]~86_combout ,\if_stage|pc_src_mux|out[6]~81_combout ,\if_stage|pc_src_mux|out[5]~76_combout ,
\if_stage|pc_src_mux|out[4]~72_combout ,\if_stage|pc_src_mux|out[3]~68_combout ,\if_stage|pc_src_mux|out[2]~64_combout ,\if_stage|pc_src_mux|out[1]~60_combout ,\if_stage|pc_src_mux|out[0]~54_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "InstMem_MIF.mif";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "IF_stage:if_stage|IM:inst_mem|InstMem:instructionmemory|altsyncram:altsyncram_component|altsyncram_lja1:auto_generated|ALTSYNCRAM";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B;
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N2
cycloneive_lcell_comb \if_id_buffer|ID_INST~2 (
// Equation(s):
// \if_id_buffer|ID_INST~2_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~2 .lut_mask = 16'h0F00;
defparam \if_id_buffer|ID_INST~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N3
dffeas \if_id_buffer|ID_INST[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N0
cycloneive_lcell_comb \if_id_buffer|ID_INST~1 (
// Equation(s):
// \if_id_buffer|ID_INST~1_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~1 .lut_mask = 16'h3030;
defparam \if_id_buffer|ID_INST~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N1
dffeas \if_id_buffer|ID_INST[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N2
cycloneive_lcell_comb \id_stage|Add0~0 (
// Equation(s):
// \id_stage|Add0~0_combout  = (\if_id_buffer|ID_INST [0] & (\if_id_buffer|ID_PC [0] $ (VCC))) # (!\if_id_buffer|ID_INST [0] & (\if_id_buffer|ID_PC [0] & VCC))
// \id_stage|Add0~1  = CARRY((\if_id_buffer|ID_INST [0] & \if_id_buffer|ID_PC [0]))

	.dataa(\if_id_buffer|ID_INST [0]),
	.datab(\if_id_buffer|ID_PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\id_stage|Add0~0_combout ),
	.cout(\id_stage|Add0~1 ));
// synopsys translate_off
defparam \id_stage|Add0~0 .lut_mask = 16'h6688;
defparam \id_stage|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N4
cycloneive_lcell_comb \id_stage|Add0~2 (
// Equation(s):
// \id_stage|Add0~2_combout  = (\if_id_buffer|ID_PC [1] & ((\if_id_buffer|ID_INST [1] & (\id_stage|Add0~1  & VCC)) # (!\if_id_buffer|ID_INST [1] & (!\id_stage|Add0~1 )))) # (!\if_id_buffer|ID_PC [1] & ((\if_id_buffer|ID_INST [1] & (!\id_stage|Add0~1 )) # 
// (!\if_id_buffer|ID_INST [1] & ((\id_stage|Add0~1 ) # (GND)))))
// \id_stage|Add0~3  = CARRY((\if_id_buffer|ID_PC [1] & (!\if_id_buffer|ID_INST [1] & !\id_stage|Add0~1 )) # (!\if_id_buffer|ID_PC [1] & ((!\id_stage|Add0~1 ) # (!\if_id_buffer|ID_INST [1]))))

	.dataa(\if_id_buffer|ID_PC [1]),
	.datab(\if_id_buffer|ID_INST [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~1 ),
	.combout(\id_stage|Add0~2_combout ),
	.cout(\id_stage|Add0~3 ));
// synopsys translate_off
defparam \id_stage|Add0~2 .lut_mask = 16'h9617;
defparam \id_stage|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N6
cycloneive_lcell_comb \id_stage|Add0~4 (
// Equation(s):
// \id_stage|Add0~4_combout  = ((\if_id_buffer|ID_INST [2] $ (\if_id_buffer|ID_PC [2] $ (!\id_stage|Add0~3 )))) # (GND)
// \id_stage|Add0~5  = CARRY((\if_id_buffer|ID_INST [2] & ((\if_id_buffer|ID_PC [2]) # (!\id_stage|Add0~3 ))) # (!\if_id_buffer|ID_INST [2] & (\if_id_buffer|ID_PC [2] & !\id_stage|Add0~3 )))

	.dataa(\if_id_buffer|ID_INST [2]),
	.datab(\if_id_buffer|ID_PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~3 ),
	.combout(\id_stage|Add0~4_combout ),
	.cout(\id_stage|Add0~5 ));
// synopsys translate_off
defparam \id_stage|Add0~4 .lut_mask = 16'h698E;
defparam \id_stage|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N8
cycloneive_lcell_comb \id_stage|Add0~6 (
// Equation(s):
// \id_stage|Add0~6_combout  = (\if_id_buffer|ID_PC [3] & ((\if_id_buffer|ID_INST [3] & (\id_stage|Add0~5  & VCC)) # (!\if_id_buffer|ID_INST [3] & (!\id_stage|Add0~5 )))) # (!\if_id_buffer|ID_PC [3] & ((\if_id_buffer|ID_INST [3] & (!\id_stage|Add0~5 )) # 
// (!\if_id_buffer|ID_INST [3] & ((\id_stage|Add0~5 ) # (GND)))))
// \id_stage|Add0~7  = CARRY((\if_id_buffer|ID_PC [3] & (!\if_id_buffer|ID_INST [3] & !\id_stage|Add0~5 )) # (!\if_id_buffer|ID_PC [3] & ((!\id_stage|Add0~5 ) # (!\if_id_buffer|ID_INST [3]))))

	.dataa(\if_id_buffer|ID_PC [3]),
	.datab(\if_id_buffer|ID_INST [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~5 ),
	.combout(\id_stage|Add0~6_combout ),
	.cout(\id_stage|Add0~7 ));
// synopsys translate_off
defparam \id_stage|Add0~6 .lut_mask = 16'h9617;
defparam \id_stage|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N10
cycloneive_lcell_comb \id_stage|Add0~8 (
// Equation(s):
// \id_stage|Add0~8_combout  = ((\if_id_buffer|ID_INST [4] $ (\if_id_buffer|ID_PC [4] $ (!\id_stage|Add0~7 )))) # (GND)
// \id_stage|Add0~9  = CARRY((\if_id_buffer|ID_INST [4] & ((\if_id_buffer|ID_PC [4]) # (!\id_stage|Add0~7 ))) # (!\if_id_buffer|ID_INST [4] & (\if_id_buffer|ID_PC [4] & !\id_stage|Add0~7 )))

	.dataa(\if_id_buffer|ID_INST [4]),
	.datab(\if_id_buffer|ID_PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~7 ),
	.combout(\id_stage|Add0~8_combout ),
	.cout(\id_stage|Add0~9 ));
// synopsys translate_off
defparam \id_stage|Add0~8 .lut_mask = 16'h698E;
defparam \id_stage|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N12
cycloneive_lcell_comb \id_stage|Add0~10 (
// Equation(s):
// \id_stage|Add0~10_combout  = (\if_id_buffer|ID_PC [5] & ((\if_id_buffer|ID_INST [5] & (\id_stage|Add0~9  & VCC)) # (!\if_id_buffer|ID_INST [5] & (!\id_stage|Add0~9 )))) # (!\if_id_buffer|ID_PC [5] & ((\if_id_buffer|ID_INST [5] & (!\id_stage|Add0~9 )) # 
// (!\if_id_buffer|ID_INST [5] & ((\id_stage|Add0~9 ) # (GND)))))
// \id_stage|Add0~11  = CARRY((\if_id_buffer|ID_PC [5] & (!\if_id_buffer|ID_INST [5] & !\id_stage|Add0~9 )) # (!\if_id_buffer|ID_PC [5] & ((!\id_stage|Add0~9 ) # (!\if_id_buffer|ID_INST [5]))))

	.dataa(\if_id_buffer|ID_PC [5]),
	.datab(\if_id_buffer|ID_INST [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~9 ),
	.combout(\id_stage|Add0~10_combout ),
	.cout(\id_stage|Add0~11 ));
// synopsys translate_off
defparam \id_stage|Add0~10 .lut_mask = 16'h9617;
defparam \id_stage|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N14
cycloneive_lcell_comb \id_stage|Add0~12 (
// Equation(s):
// \id_stage|Add0~12_combout  = ((\if_id_buffer|ID_PC [6] $ (\if_id_buffer|ID_INST [6] $ (!\id_stage|Add0~11 )))) # (GND)
// \id_stage|Add0~13  = CARRY((\if_id_buffer|ID_PC [6] & ((\if_id_buffer|ID_INST [6]) # (!\id_stage|Add0~11 ))) # (!\if_id_buffer|ID_PC [6] & (\if_id_buffer|ID_INST [6] & !\id_stage|Add0~11 )))

	.dataa(\if_id_buffer|ID_PC [6]),
	.datab(\if_id_buffer|ID_INST [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~11 ),
	.combout(\id_stage|Add0~12_combout ),
	.cout(\id_stage|Add0~13 ));
// synopsys translate_off
defparam \id_stage|Add0~12 .lut_mask = 16'h698E;
defparam \id_stage|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N16
cycloneive_lcell_comb \id_stage|Add0~14 (
// Equation(s):
// \id_stage|Add0~14_combout  = (\if_id_buffer|ID_INST [7] & ((\if_id_buffer|ID_PC [7] & (\id_stage|Add0~13  & VCC)) # (!\if_id_buffer|ID_PC [7] & (!\id_stage|Add0~13 )))) # (!\if_id_buffer|ID_INST [7] & ((\if_id_buffer|ID_PC [7] & (!\id_stage|Add0~13 )) # 
// (!\if_id_buffer|ID_PC [7] & ((\id_stage|Add0~13 ) # (GND)))))
// \id_stage|Add0~15  = CARRY((\if_id_buffer|ID_INST [7] & (!\if_id_buffer|ID_PC [7] & !\id_stage|Add0~13 )) # (!\if_id_buffer|ID_INST [7] & ((!\id_stage|Add0~13 ) # (!\if_id_buffer|ID_PC [7]))))

	.dataa(\if_id_buffer|ID_INST [7]),
	.datab(\if_id_buffer|ID_PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~13 ),
	.combout(\id_stage|Add0~14_combout ),
	.cout(\id_stage|Add0~15 ));
// synopsys translate_off
defparam \id_stage|Add0~14 .lut_mask = 16'h9617;
defparam \id_stage|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N18
cycloneive_lcell_comb \id_stage|Add0~16 (
// Equation(s):
// \id_stage|Add0~16_combout  = ((\if_id_buffer|ID_PC [8] $ (\if_id_buffer|ID_INST [8] $ (!\id_stage|Add0~15 )))) # (GND)
// \id_stage|Add0~17  = CARRY((\if_id_buffer|ID_PC [8] & ((\if_id_buffer|ID_INST [8]) # (!\id_stage|Add0~15 ))) # (!\if_id_buffer|ID_PC [8] & (\if_id_buffer|ID_INST [8] & !\id_stage|Add0~15 )))

	.dataa(\if_id_buffer|ID_PC [8]),
	.datab(\if_id_buffer|ID_INST [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~15 ),
	.combout(\id_stage|Add0~16_combout ),
	.cout(\id_stage|Add0~17 ));
// synopsys translate_off
defparam \id_stage|Add0~16 .lut_mask = 16'h698E;
defparam \id_stage|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N20
cycloneive_lcell_comb \id_stage|Add0~18 (
// Equation(s):
// \id_stage|Add0~18_combout  = (\if_id_buffer|ID_INST [9] & ((\if_id_buffer|ID_PC [9] & (\id_stage|Add0~17  & VCC)) # (!\if_id_buffer|ID_PC [9] & (!\id_stage|Add0~17 )))) # (!\if_id_buffer|ID_INST [9] & ((\if_id_buffer|ID_PC [9] & (!\id_stage|Add0~17 )) # 
// (!\if_id_buffer|ID_PC [9] & ((\id_stage|Add0~17 ) # (GND)))))
// \id_stage|Add0~19  = CARRY((\if_id_buffer|ID_INST [9] & (!\if_id_buffer|ID_PC [9] & !\id_stage|Add0~17 )) # (!\if_id_buffer|ID_INST [9] & ((!\id_stage|Add0~17 ) # (!\if_id_buffer|ID_PC [9]))))

	.dataa(\if_id_buffer|ID_INST [9]),
	.datab(\if_id_buffer|ID_PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\id_stage|Add0~17 ),
	.combout(\id_stage|Add0~18_combout ),
	.cout(\id_stage|Add0~19 ));
// synopsys translate_off
defparam \id_stage|Add0~18 .lut_mask = 16'h9617;
defparam \id_stage|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N22
cycloneive_lcell_comb \id_stage|Add0~20 (
// Equation(s):
// \id_stage|Add0~20_combout  = \if_id_buffer|ID_INST [10] $ (\id_stage|Add0~19  $ (!\if_id_buffer|ID_PC [10]))

	.dataa(\if_id_buffer|ID_INST [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id_buffer|ID_PC [10]),
	.cin(\id_stage|Add0~19 ),
	.combout(\id_stage|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add0~20 .lut_mask = 16'h5AA5;
defparam \id_stage|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N28
cycloneive_lcell_comb \id_stage|Add1~30 (
// Equation(s):
// \id_stage|Add1~30_combout  = \if_id_buffer|ID_PC [10] $ (!\id_stage|Add1~28 )

	.dataa(gnd),
	.datab(\if_id_buffer|ID_PC [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\id_stage|Add1~28 ),
	.combout(\id_stage|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~30 .lut_mask = 16'hC3C3;
defparam \id_stage|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N24
cycloneive_lcell_comb \id_stage|Add1~32 (
// Equation(s):
// \id_stage|Add1~32_combout  = (\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add1~30_combout ))) # (!\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add0~20_combout ))

	.dataa(\id_stage|PFC_to_EX~0_combout ),
	.datab(\id_stage|Add0~20_combout ),
	.datac(gnd),
	.datad(\id_stage|Add1~30_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~32 .lut_mask = 16'hEE44;
defparam \id_stage|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N6
cycloneive_lcell_comb \id_stage|SDU|IF_ID_flush~1 (
// Equation(s):
// \id_stage|SDU|IF_ID_flush~1_combout  = (\id_stage|SDU|always0~16_combout ) # ((\ex_stage|Wrong_prediction~0_combout  & !\rst~input_o ))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|SDU|IF_ID_flush~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|IF_ID_flush~1 .lut_mask = 16'hAEAE;
defparam \id_stage|SDU|IF_ID_flush~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N25
dffeas \id_ex_buffer1|EX1_PFC[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[10] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~10 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~10_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [10] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\if_id_buffer|ID_PC [10]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~10 .lut_mask = 16'h5100;
defparam \id_ex_buffer1|EX1_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N1
dffeas \id_ex_buffer1|EX1_PC[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[10] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N28
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~10 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~10_combout  = (\id_ex_buffer1|EX1_PC [10] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_ex_buffer1|EX1_PC [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~10 .lut_mask = 16'hD0D0;
defparam \id_ex_buffer2|EX2_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y10_N29
dffeas \id_ex_buffer2|EX2_PC[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[10] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~9 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~9_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [9] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\if_id_buffer|ID_PC [9]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~9 .lut_mask = 16'h0B00;
defparam \id_ex_buffer1|EX1_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N15
dffeas \id_ex_buffer1|EX1_PC[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_PC~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[9] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~9 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~9_combout  = (\id_ex_buffer1|EX1_PC [9] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_PC [9]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~9 .lut_mask = 16'hF030;
defparam \id_ex_buffer2|EX2_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N15
dffeas \id_ex_buffer2|EX2_PC[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[9] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~8 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~8_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [8] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [8]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~8 .lut_mask = 16'h4044;
defparam \id_ex_buffer1|EX1_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N27
dffeas \id_ex_buffer1|EX1_PC[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[8] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N22
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~8 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~8_combout  = (\id_ex_buffer1|EX1_PC [8] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_PC [8]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~8 .lut_mask = 16'h88AA;
defparam \id_ex_buffer2|EX2_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N23
dffeas \id_ex_buffer2|EX2_PC[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[8] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~7 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~7_combout  = (\if_id_buffer|ID_PC [7] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_PC [7]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~7 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N31
dffeas \id_ex_buffer1|EX1_PC[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[7] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~7 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~7_combout  = (\id_ex_buffer1|EX1_PC [7] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_PC [7]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~7 .lut_mask = 16'hF050;
defparam \id_ex_buffer2|EX2_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N13
dffeas \id_ex_buffer2|EX2_PC[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[7] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~6 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~6_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [6] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_id_buffer|ID_PC [6]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~6 .lut_mask = 16'h4500;
defparam \id_ex_buffer1|EX1_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N19
dffeas \id_ex_buffer1|EX1_PC[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[6] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~6 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~6_combout  = (\id_ex_buffer1|EX1_PC [6] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_PC [6]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~6 .lut_mask = 16'hCC0C;
defparam \id_ex_buffer2|EX2_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N25
dffeas \id_ex_buffer2|EX2_PC[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[6] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~5 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~5_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [5] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_id_buffer|ID_PC [5]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~5 .lut_mask = 16'h4500;
defparam \id_ex_buffer1|EX1_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N19
dffeas \id_ex_buffer1|EX1_PC[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_PC~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[5] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N18
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~5 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~5_combout  = (\id_ex_buffer1|EX1_PC [5] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_PC [5]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~5 .lut_mask = 16'hF030;
defparam \id_ex_buffer2|EX2_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N11
dffeas \id_ex_buffer2|EX2_PC[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[5] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~4 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~4_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [4] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_id_buffer|ID_PC [4]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~4 .lut_mask = 16'h5010;
defparam \id_ex_buffer1|EX1_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N13
dffeas \id_ex_buffer1|EX1_PC[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~4 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~4_combout  = (\id_ex_buffer1|EX1_PC [4] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_PC [4]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~4 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N21
dffeas \id_ex_buffer2|EX2_PC[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[4] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~3 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~3_combout  = (\if_id_buffer|ID_PC [3] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_PC [3]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~3 .lut_mask = 16'h2202;
defparam \id_ex_buffer1|EX1_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N31
dffeas \id_ex_buffer1|EX1_PC[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N0
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~3 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~3_combout  = (\id_ex_buffer1|EX1_PC [3] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_PC [3]),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~3 .lut_mask = 16'hAA0A;
defparam \id_ex_buffer2|EX2_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N7
dffeas \id_ex_buffer2|EX2_PC[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[3] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~2 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~2_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [2] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_id_buffer|ID_PC [2]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~2 .lut_mask = 16'h5010;
defparam \id_ex_buffer1|EX1_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N9
dffeas \id_ex_buffer1|EX1_PC[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~2 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~2_combout  = (\id_ex_buffer1|EX1_PC [2] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_PC [2]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~2 .lut_mask = 16'hCC0C;
defparam \id_ex_buffer2|EX2_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N17
dffeas \id_ex_buffer2|EX2_PC[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[2] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~1 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~1_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [1] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_id_buffer|ID_PC [1]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~1 .lut_mask = 16'h4500;
defparam \id_ex_buffer1|EX1_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N5
dffeas \id_ex_buffer1|EX1_PC[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N2
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~1 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~1_combout  = (\id_ex_buffer1|EX1_PC [1] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_PC [1]),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~1 .lut_mask = 16'hAA0A;
defparam \id_ex_buffer2|EX2_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N3
dffeas \id_ex_buffer2|EX2_PC[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[1] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~0 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~0_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [0] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [0]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~0 .lut_mask = 16'h4404;
defparam \id_ex_buffer1|EX1_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N17
dffeas \id_ex_buffer1|EX1_PC[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N2
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~0 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~0_combout  = (\id_ex_buffer1|EX1_PC [0] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_PC [0]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~0 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N29
dffeas \id_ex_buffer2|EX2_PC[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[0] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N0
cycloneive_lcell_comb \ex_stage|Add0~0 (
// Equation(s):
// \ex_stage|Add0~0_combout  = \id_ex_buffer2|EX2_PC [0] $ (VCC)
// \ex_stage|Add0~1  = CARRY(\id_ex_buffer2|EX2_PC [0])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ex_stage|Add0~0_combout ),
	.cout(\ex_stage|Add0~1 ));
// synopsys translate_off
defparam \ex_stage|Add0~0 .lut_mask = 16'h33CC;
defparam \ex_stage|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N2
cycloneive_lcell_comb \ex_stage|Add0~3 (
// Equation(s):
// \ex_stage|Add0~3_combout  = (\id_ex_buffer2|EX2_PC [1] & (!\ex_stage|Add0~1 )) # (!\id_ex_buffer2|EX2_PC [1] & ((\ex_stage|Add0~1 ) # (GND)))
// \ex_stage|Add0~4  = CARRY((!\ex_stage|Add0~1 ) # (!\id_ex_buffer2|EX2_PC [1]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~1 ),
	.combout(\ex_stage|Add0~3_combout ),
	.cout(\ex_stage|Add0~4 ));
// synopsys translate_off
defparam \ex_stage|Add0~3 .lut_mask = 16'h3C3F;
defparam \ex_stage|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N4
cycloneive_lcell_comb \ex_stage|Add0~5 (
// Equation(s):
// \ex_stage|Add0~5_combout  = (\id_ex_buffer2|EX2_PC [2] & (\ex_stage|Add0~4  $ (GND))) # (!\id_ex_buffer2|EX2_PC [2] & (!\ex_stage|Add0~4  & VCC))
// \ex_stage|Add0~6  = CARRY((\id_ex_buffer2|EX2_PC [2] & !\ex_stage|Add0~4 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~4 ),
	.combout(\ex_stage|Add0~5_combout ),
	.cout(\ex_stage|Add0~6 ));
// synopsys translate_off
defparam \ex_stage|Add0~5 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N6
cycloneive_lcell_comb \ex_stage|Add0~8 (
// Equation(s):
// \ex_stage|Add0~8_combout  = (\id_ex_buffer2|EX2_PC [3] & (!\ex_stage|Add0~6 )) # (!\id_ex_buffer2|EX2_PC [3] & ((\ex_stage|Add0~6 ) # (GND)))
// \ex_stage|Add0~9  = CARRY((!\ex_stage|Add0~6 ) # (!\id_ex_buffer2|EX2_PC [3]))

	.dataa(\id_ex_buffer2|EX2_PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~6 ),
	.combout(\ex_stage|Add0~8_combout ),
	.cout(\ex_stage|Add0~9 ));
// synopsys translate_off
defparam \ex_stage|Add0~8 .lut_mask = 16'h5A5F;
defparam \ex_stage|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N8
cycloneive_lcell_comb \ex_stage|Add0~10 (
// Equation(s):
// \ex_stage|Add0~10_combout  = (\id_ex_buffer2|EX2_PC [4] & (\ex_stage|Add0~9  $ (GND))) # (!\id_ex_buffer2|EX2_PC [4] & (!\ex_stage|Add0~9  & VCC))
// \ex_stage|Add0~11  = CARRY((\id_ex_buffer2|EX2_PC [4] & !\ex_stage|Add0~9 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~9 ),
	.combout(\ex_stage|Add0~10_combout ),
	.cout(\ex_stage|Add0~11 ));
// synopsys translate_off
defparam \ex_stage|Add0~10 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N10
cycloneive_lcell_comb \ex_stage|Add0~12 (
// Equation(s):
// \ex_stage|Add0~12_combout  = (\id_ex_buffer2|EX2_PC [5] & (!\ex_stage|Add0~11 )) # (!\id_ex_buffer2|EX2_PC [5] & ((\ex_stage|Add0~11 ) # (GND)))
// \ex_stage|Add0~13  = CARRY((!\ex_stage|Add0~11 ) # (!\id_ex_buffer2|EX2_PC [5]))

	.dataa(\id_ex_buffer2|EX2_PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~11 ),
	.combout(\ex_stage|Add0~12_combout ),
	.cout(\ex_stage|Add0~13 ));
// synopsys translate_off
defparam \ex_stage|Add0~12 .lut_mask = 16'h5A5F;
defparam \ex_stage|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N12
cycloneive_lcell_comb \ex_stage|Add0~15 (
// Equation(s):
// \ex_stage|Add0~15_combout  = (\id_ex_buffer2|EX2_PC [6] & (\ex_stage|Add0~13  $ (GND))) # (!\id_ex_buffer2|EX2_PC [6] & (!\ex_stage|Add0~13  & VCC))
// \ex_stage|Add0~16  = CARRY((\id_ex_buffer2|EX2_PC [6] & !\ex_stage|Add0~13 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~13 ),
	.combout(\ex_stage|Add0~15_combout ),
	.cout(\ex_stage|Add0~16 ));
// synopsys translate_off
defparam \ex_stage|Add0~15 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N14
cycloneive_lcell_comb \ex_stage|Add0~17 (
// Equation(s):
// \ex_stage|Add0~17_combout  = (\id_ex_buffer2|EX2_PC [7] & (!\ex_stage|Add0~16 )) # (!\id_ex_buffer2|EX2_PC [7] & ((\ex_stage|Add0~16 ) # (GND)))
// \ex_stage|Add0~18  = CARRY((!\ex_stage|Add0~16 ) # (!\id_ex_buffer2|EX2_PC [7]))

	.dataa(\id_ex_buffer2|EX2_PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~16 ),
	.combout(\ex_stage|Add0~17_combout ),
	.cout(\ex_stage|Add0~18 ));
// synopsys translate_off
defparam \ex_stage|Add0~17 .lut_mask = 16'h5A5F;
defparam \ex_stage|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N16
cycloneive_lcell_comb \ex_stage|Add0~19 (
// Equation(s):
// \ex_stage|Add0~19_combout  = (\id_ex_buffer2|EX2_PC [8] & (\ex_stage|Add0~18  $ (GND))) # (!\id_ex_buffer2|EX2_PC [8] & (!\ex_stage|Add0~18  & VCC))
// \ex_stage|Add0~20  = CARRY((\id_ex_buffer2|EX2_PC [8] & !\ex_stage|Add0~18 ))

	.dataa(\id_ex_buffer2|EX2_PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~18 ),
	.combout(\ex_stage|Add0~19_combout ),
	.cout(\ex_stage|Add0~20 ));
// synopsys translate_off
defparam \ex_stage|Add0~19 .lut_mask = 16'hA50A;
defparam \ex_stage|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N18
cycloneive_lcell_comb \ex_stage|Add0~21 (
// Equation(s):
// \ex_stage|Add0~21_combout  = (\id_ex_buffer2|EX2_PC [9] & (!\ex_stage|Add0~20 )) # (!\id_ex_buffer2|EX2_PC [9] & ((\ex_stage|Add0~20 ) # (GND)))
// \ex_stage|Add0~22  = CARRY((!\ex_stage|Add0~20 ) # (!\id_ex_buffer2|EX2_PC [9]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~20 ),
	.combout(\ex_stage|Add0~21_combout ),
	.cout(\ex_stage|Add0~22 ));
// synopsys translate_off
defparam \ex_stage|Add0~21 .lut_mask = 16'h3C3F;
defparam \ex_stage|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N20
cycloneive_lcell_comb \ex_stage|Add0~23 (
// Equation(s):
// \ex_stage|Add0~23_combout  = (\id_ex_buffer2|EX2_PC [10] & (\ex_stage|Add0~22  $ (GND))) # (!\id_ex_buffer2|EX2_PC [10] & (!\ex_stage|Add0~22  & VCC))
// \ex_stage|Add0~24  = CARRY((\id_ex_buffer2|EX2_PC [10] & !\ex_stage|Add0~22 ))

	.dataa(\id_ex_buffer2|EX2_PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~22 ),
	.combout(\ex_stage|Add0~23_combout ),
	.cout(\ex_stage|Add0~24 ));
// synopsys translate_off
defparam \ex_stage|Add0~23 .lut_mask = 16'hA50A;
defparam \ex_stage|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N28
cycloneive_lcell_comb \if_id_buffer|ID_opcode[9]~10 (
// Equation(s):
// \if_id_buffer|ID_opcode[9]~10_combout  = (\if_id_buffer|ID_PC[11]~0_combout  & (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [29])))) # (!\if_id_buffer|ID_PC[11]~0_combout  & 
// (((\if_id_buffer|ID_opcode [9]))))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(\if_id_buffer|ID_PC[11]~0_combout ),
	.datac(\if_id_buffer|ID_opcode [9]),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[9]~10 .lut_mask = 16'h7430;
defparam \if_id_buffer|ID_opcode[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y8_N29
dffeas \if_id_buffer|ID_opcode[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[9] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N28
cycloneive_lcell_comb \id_stage|SDU|Equal4~1 (
// Equation(s):
// \id_stage|SDU|Equal4~1_combout  = (!\if_id_buffer|ID_opcode [7] & (!\if_id_buffer|ID_opcode [11] & (!\if_id_buffer|ID_opcode [9] & !\if_id_buffer|ID_opcode [6])))

	.dataa(\if_id_buffer|ID_opcode [7]),
	.datab(\if_id_buffer|ID_opcode [11]),
	.datac(\if_id_buffer|ID_opcode [9]),
	.datad(\if_id_buffer|ID_opcode [6]),
	.cin(gnd),
	.combout(\id_stage|SDU|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|Equal4~1 .lut_mask = 16'h0001;
defparam \id_stage|SDU|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N22
cycloneive_lcell_comb \if_id_buffer|ID_opcode[10]~9 (
// Equation(s):
// \if_id_buffer|ID_opcode[10]~9_combout  = (\if_id_buffer|ID_PC[11]~0_combout  & (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [30])))) # (!\if_id_buffer|ID_PC[11]~0_combout  & 
// (((\if_id_buffer|ID_opcode [10]))))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(\if_id_buffer|ID_PC[11]~0_combout ),
	.datac(\if_id_buffer|ID_opcode [10]),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[10]~9 .lut_mask = 16'h7430;
defparam \if_id_buffer|ID_opcode[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y8_N23
dffeas \if_id_buffer|ID_opcode[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode[10]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[10] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N30
cycloneive_lcell_comb \id_stage|SDU|Equal4~4 (
// Equation(s):
// \id_stage|SDU|Equal4~4_combout  = (!\if_id_buffer|ID_opcode [8] & (\id_stage|SDU|Equal4~1_combout  & (!\if_id_buffer|ID_opcode [10] & \id_stage|SDU|Equal4~0_combout )))

	.dataa(\if_id_buffer|ID_opcode [8]),
	.datab(\id_stage|SDU|Equal4~1_combout ),
	.datac(\if_id_buffer|ID_opcode [10]),
	.datad(\id_stage|SDU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|Equal4~4 .lut_mask = 16'h0400;
defparam \id_stage|SDU|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N28
cycloneive_lcell_comb \if_id_buffer|Equal0~0 (
// Equation(s):
// \if_id_buffer|Equal0~0_combout  = (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [30] & (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [31] & 
// (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [29] & !\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [30]),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [31]),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [29]),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\if_id_buffer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|Equal0~0 .lut_mask = 16'h0001;
defparam \if_id_buffer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N18
cycloneive_lcell_comb \if_id_buffer|Equal0~1 (
// Equation(s):
// \if_id_buffer|Equal0~1_combout  = (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26] & (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] & \if_id_buffer|Equal0~0_combout ))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]),
	.datac(gnd),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|Equal0~1 .lut_mask = 16'h1100;
defparam \if_id_buffer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N2
cycloneive_lcell_comb \if_id_buffer|ID_opcode~6 (
// Equation(s):
// \if_id_buffer|ID_opcode~6_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [1] & \if_id_buffer|Equal0~1_combout ))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(gnd),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\if_id_buffer|Equal0~1_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~6 .lut_mask = 16'h5000;
defparam \if_id_buffer|ID_opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y8_N3
dffeas \if_id_buffer|ID_opcode[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N28
cycloneive_lcell_comb \id_stage|BR|Equal2~0 (
// Equation(s):
// \id_stage|BR|Equal2~0_combout  = (!\if_id_buffer|ID_opcode [6] & !\if_id_buffer|ID_opcode [11])

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [6]),
	.datac(gnd),
	.datad(\if_id_buffer|ID_opcode [11]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal2~0 .lut_mask = 16'h0033;
defparam \id_stage|BR|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N8
cycloneive_lcell_comb \id_stage|BR|Equal2~1 (
// Equation(s):
// \id_stage|BR|Equal2~1_combout  = (!\if_id_buffer|ID_opcode [10] & (\id_stage|BR|Equal2~0_combout  & (\id_stage|SDU|Equal4~0_combout  & \id_stage|BR|Equal0~0_combout )))

	.dataa(\if_id_buffer|ID_opcode [10]),
	.datab(\id_stage|BR|Equal2~0_combout ),
	.datac(\id_stage|SDU|Equal4~0_combout ),
	.datad(\id_stage|BR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal2~1 .lut_mask = 16'h4000;
defparam \id_stage|BR|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N12
cycloneive_lcell_comb \id_stage|immed_gen|Equal0~0 (
// Equation(s):
// \id_stage|immed_gen|Equal0~0_combout  = (!\if_id_buffer|ID_opcode [7] & (\id_stage|BR|Equal2~1_combout  & (!\if_id_buffer|ID_opcode [9] & !\if_id_buffer|ID_opcode [8])))

	.dataa(\if_id_buffer|ID_opcode [7]),
	.datab(\id_stage|BR|Equal2~1_combout ),
	.datac(\if_id_buffer|ID_opcode [9]),
	.datad(\if_id_buffer|ID_opcode [8]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Equal0~0 .lut_mask = 16'h0004;
defparam \id_stage|immed_gen|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N18
cycloneive_lcell_comb \id_stage|immed_gen|always0~2 (
// Equation(s):
// \id_stage|immed_gen|always0~2_combout  = (!\id_stage|immed_gen|Equal0~0_combout  & (((\if_id_buffer|ID_opcode [3]) # (!\if_id_buffer|ID_opcode [1])) # (!\id_stage|SDU|Equal4~4_combout )))

	.dataa(\id_stage|SDU|Equal4~4_combout ),
	.datab(\if_id_buffer|ID_opcode [1]),
	.datac(\if_id_buffer|ID_opcode [3]),
	.datad(\id_stage|immed_gen|Equal0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|always0~2 .lut_mask = 16'h00F7;
defparam \id_stage|immed_gen|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N24
cycloneive_lcell_comb \id_stage|immed_gen|Equal7~0 (
// Equation(s):
// \id_stage|immed_gen|Equal7~0_combout  = (\if_id_buffer|ID_opcode [9] & (\id_stage|cu|Equal13~1_combout  & \if_id_buffer|ID_opcode [11]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|cu|Equal13~1_combout ),
	.datad(\if_id_buffer|ID_opcode [11]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Equal7~0 .lut_mask = 16'hC000;
defparam \id_stage|immed_gen|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N14
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~5 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~5_combout  = ((!\id_stage|BR|BPU|Equal3~2_combout  & ((!\if_id_buffer|ID_opcode [8]) # (!\id_stage|BR|Equal2~1_combout )))) # (!\if_id_buffer|ID_opcode [9])

	.dataa(\id_stage|BR|Equal2~1_combout ),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|BR|BPU|Equal3~2_combout ),
	.datad(\if_id_buffer|ID_opcode [8]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~5 .lut_mask = 16'h373F;
defparam \id_ex_buffer1|EX1_forward_to_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N24
cycloneive_lcell_comb \id_stage|cu|Equal13~0 (
// Equation(s):
// \id_stage|cu|Equal13~0_combout  = (!\if_id_buffer|ID_opcode [1] & (!\if_id_buffer|ID_opcode [3] & (!\if_id_buffer|ID_opcode [10] & \id_stage|SDU|Equal4~0_combout )))

	.dataa(\if_id_buffer|ID_opcode [1]),
	.datab(\if_id_buffer|ID_opcode [3]),
	.datac(\if_id_buffer|ID_opcode [10]),
	.datad(\id_stage|SDU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_stage|cu|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|cu|Equal13~0 .lut_mask = 16'h0100;
defparam \id_stage|cu|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N0
cycloneive_lcell_comb \id_stage|BR|Equal2~3 (
// Equation(s):
// \id_stage|BR|Equal2~3_combout  = (!\if_id_buffer|ID_opcode [8] & (!\if_id_buffer|ID_opcode [6] & (!\if_id_buffer|ID_opcode [11] & \id_stage|cu|Equal13~0_combout )))

	.dataa(\if_id_buffer|ID_opcode [8]),
	.datab(\if_id_buffer|ID_opcode [6]),
	.datac(\if_id_buffer|ID_opcode [11]),
	.datad(\id_stage|cu|Equal13~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal2~3 .lut_mask = 16'h0100;
defparam \id_stage|BR|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N2
cycloneive_lcell_comb \id_stage|immed_gen|always0~4 (
// Equation(s):
// \id_stage|immed_gen|always0~4_combout  = (\if_id_buffer|ID_opcode [9] & (((!\id_stage|BR|Equal2~3_combout )))) # (!\if_id_buffer|ID_opcode [9] & (((!\id_stage|cu|Equal13~1_combout )) # (!\if_id_buffer|ID_opcode [11])))

	.dataa(\if_id_buffer|ID_opcode [11]),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|cu|Equal13~1_combout ),
	.datad(\id_stage|BR|Equal2~3_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|always0~4 .lut_mask = 16'h13DF;
defparam \id_stage|immed_gen|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N0
cycloneive_lcell_comb \id_stage|cu|is_oper2_immed (
// Equation(s):
// \id_stage|cu|is_oper2_immed~combout  = (\id_stage|immed_gen|always0~2_combout  & (!\id_stage|immed_gen|Equal7~0_combout  & (\id_ex_buffer1|EX1_forward_to_B~5_combout  & \id_stage|immed_gen|always0~4_combout )))

	.dataa(\id_stage|immed_gen|always0~2_combout ),
	.datab(\id_stage|immed_gen|Equal7~0_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~5_combout ),
	.datad(\id_stage|immed_gen|always0~4_combout ),
	.cin(gnd),
	.combout(\id_stage|cu|is_oper2_immed~combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|cu|is_oper2_immed .lut_mask = 16'h2000;
defparam \id_stage|cu|is_oper2_immed .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_is_oper2_immed~2 (
// Equation(s):
// \id_ex_buffer1|EX1_is_oper2_immed~2_combout  = (!\id_stage|SDU|always0~16_combout  & (!\id_stage|cu|is_oper2_immed~combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|cu|is_oper2_immed~combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_is_oper2_immed~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_oper2_immed~2 .lut_mask = 16'h0501;
defparam \id_ex_buffer1|EX1_is_oper2_immed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N23
dffeas \id_ex_buffer1|EX1_is_oper2_immed (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_is_oper2_immed~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_oper2_immed .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_is_oper2_immed .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\if_stage|pc_src_mux|out[10]~101_combout ,\if_stage|pc_src_mux|out[9]~96_combout ,\if_stage|pc_src_mux|out[8]~91_combout ,\if_stage|pc_src_mux|out[7]~86_combout ,\if_stage|pc_src_mux|out[6]~81_combout ,\if_stage|pc_src_mux|out[5]~76_combout ,
\if_stage|pc_src_mux|out[4]~72_combout ,\if_stage|pc_src_mux|out[3]~68_combout ,\if_stage|pc_src_mux|out[2]~64_combout ,\if_stage|pc_src_mux|out[1]~60_combout ,\if_stage|pc_src_mux|out[0]~54_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .init_file = "InstMem_MIF.mif";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "IF_stage:if_stage|IM:inst_mem|InstMem:instructionmemory|altsyncram:altsyncram_component|altsyncram_lja1:auto_generated|ALTSYNCRAM";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N0
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~2 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~2_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [19])

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(gnd),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~2 .lut_mask = 16'h3300;
defparam \if_id_buffer|ID_rs2_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N1
dffeas \if_id_buffer|ID_rs2_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N28
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2_ind~2 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2_ind~2_combout  = (\if_id_buffer|ID_rs2_ind [3] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind~2 .lut_mask = 16'h008A;
defparam \id_ex_buffer1|EX1_rs2_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y13_N29
dffeas \id_ex_buffer1|EX1_rs2_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_rd_ind~3 (
// Equation(s):
// \id_ex_buffer2|EX2_rd_ind~3_combout  = (\id_ex_buffer1|EX1_rd_ind [2] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_rd_ind [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_rd_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind~3 .lut_mask = 16'hB0B0;
defparam \id_ex_buffer2|EX2_rd_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N11
dffeas \id_ex_buffer2|EX2_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_rd_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind[2] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N27
dffeas \ex_mem_buffer|MEM_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_rd_ind [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[2] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N5
dffeas \ex_mem_buffer|MEM_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_rd_ind [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[3] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N4
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~3 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~3_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [18])

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(gnd),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~3 .lut_mask = 16'h5050;
defparam \if_id_buffer|ID_rs2_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N5
dffeas \if_id_buffer|ID_rs2_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N6
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2_ind~3 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2_ind~3_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_rs2_ind [2] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind~3 .lut_mask = 16'h2300;
defparam \id_ex_buffer1|EX1_rs2_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y13_N7
dffeas \id_ex_buffer1|EX1_rs2_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N6
cycloneive_lcell_comb \exhaz2~1 (
// Equation(s):
// \exhaz2~1_combout  = (\id_ex_buffer1|EX1_rs2_ind [3] & (\ex_mem_buffer|MEM_rd_ind [3] & (\ex_mem_buffer|MEM_rd_ind [2] $ (!\id_ex_buffer1|EX1_rs2_ind [2])))) # (!\id_ex_buffer1|EX1_rs2_ind [3] & (!\ex_mem_buffer|MEM_rd_ind [3] & (\ex_mem_buffer|MEM_rd_ind 
// [2] $ (!\id_ex_buffer1|EX1_rs2_ind [2]))))

	.dataa(\id_ex_buffer1|EX1_rs2_ind [3]),
	.datab(\ex_mem_buffer|MEM_rd_ind [2]),
	.datac(\ex_mem_buffer|MEM_rd_ind [3]),
	.datad(\id_ex_buffer1|EX1_rs2_ind [2]),
	.cin(gnd),
	.combout(\exhaz2~1_combout ),
	.cout());
// synopsys translate_off
defparam \exhaz2~1 .lut_mask = 16'h8421;
defparam \exhaz2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\if_stage|pc_src_mux|out[10]~101_combout ,\if_stage|pc_src_mux|out[9]~96_combout ,\if_stage|pc_src_mux|out[8]~91_combout ,\if_stage|pc_src_mux|out[7]~86_combout ,\if_stage|pc_src_mux|out[6]~81_combout ,\if_stage|pc_src_mux|out[5]~76_combout ,
\if_stage|pc_src_mux|out[4]~72_combout ,\if_stage|pc_src_mux|out[3]~68_combout ,\if_stage|pc_src_mux|out[2]~64_combout ,\if_stage|pc_src_mux|out[1]~60_combout ,\if_stage|pc_src_mux|out[0]~54_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .init_file = "InstMem_MIF.mif";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "IF_stage:if_stage|IM:inst_mem|InstMem:instructionmemory|altsyncram:altsyncram_component|altsyncram_lja1:auto_generated|ALTSYNCRAM";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N0
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~0 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~0_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~0 .lut_mask = 16'h0F00;
defparam \if_id_buffer|ID_rs2_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N1
dffeas \if_id_buffer|ID_rs2_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2_ind~0 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2_ind~0_combout  = (\if_id_buffer|ID_rs2_ind [1] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind~0 .lut_mask = 16'h0A02;
defparam \id_ex_buffer1|EX1_rs2_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y14_N13
dffeas \id_ex_buffer1|EX1_rs2_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2_ind[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\if_stage|pc_src_mux|out[10]~101_combout ,\if_stage|pc_src_mux|out[9]~96_combout ,\if_stage|pc_src_mux|out[8]~91_combout ,\if_stage|pc_src_mux|out[7]~86_combout ,\if_stage|pc_src_mux|out[6]~81_combout ,\if_stage|pc_src_mux|out[5]~76_combout ,
\if_stage|pc_src_mux|out[4]~72_combout ,\if_stage|pc_src_mux|out[3]~68_combout ,\if_stage|pc_src_mux|out[2]~64_combout ,\if_stage|pc_src_mux|out[1]~60_combout ,\if_stage|pc_src_mux|out[0]~54_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .init_file = "InstMem_MIF.mif";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "IF_stage:if_stage|IM:inst_mem|InstMem:instructionmemory|altsyncram:altsyncram_component|altsyncram_lja1:auto_generated|ALTSYNCRAM";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N2
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~2 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~2_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26] & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [16]) # 
// ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] & \if_id_buffer|Equal0~0_combout )))) # (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26] & 
// (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [16] & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]) # (!\if_id_buffer|Equal0~0_combout ))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [16]),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~2 .lut_mask = 16'hE8F0;
defparam \if_id_buffer|ID_rd_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N26
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~3 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~3_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~2_combout ) # ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [11] & \if_id_buffer|Equal0~1_combout ))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [11]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal0~1_combout ),
	.datad(\if_id_buffer|ID_rd_ind~2_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~3 .lut_mask = 16'h3320;
defparam \if_id_buffer|ID_rd_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N27
dffeas \if_id_buffer|ID_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N6
cycloneive_lcell_comb \id_ex_buffer1|EX1_rd_ind~1 (
// Equation(s):
// \id_ex_buffer1|EX1_rd_ind~1_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_rd_ind [0] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_id_buffer|ID_rd_ind [0]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rd_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind~1 .lut_mask = 16'h5010;
defparam \id_ex_buffer1|EX1_rd_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N7
dffeas \id_ex_buffer1|EX1_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rd_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N26
cycloneive_lcell_comb \id_ex_buffer2|EX2_rd_ind~1 (
// Equation(s):
// \id_ex_buffer2|EX2_rd_ind~1_combout  = (\id_ex_buffer1|EX1_rd_ind [0] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_rd_ind [0]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_rd_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind~1 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_rd_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N27
dffeas \id_ex_buffer2|EX2_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_rd_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind[0] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N15
dffeas \ex_mem_buffer|MEM_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_rd_ind [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[0] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N12
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~0 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~0_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [17] & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]) # 
// ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]) # (!\if_id_buffer|Equal0~0_combout )))) # (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [17] & 
// (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] & (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26] & \if_id_buffer|Equal0~0_combout )))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [17]),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~0 .lut_mask = 16'hE8AA;
defparam \if_id_buffer|ID_rd_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N20
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~1 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~1_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~0_combout ) # ((\if_id_buffer|Equal0~1_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(\if_id_buffer|Equal0~1_combout ),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [12]),
	.datad(\if_id_buffer|ID_rd_ind~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~1 .lut_mask = 16'h5540;
defparam \if_id_buffer|ID_rd_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N21
dffeas \if_id_buffer|ID_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_rd_ind~0 (
// Equation(s):
// \id_ex_buffer1|EX1_rd_ind~0_combout  = (\if_id_buffer|ID_rd_ind [1] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_id_buffer|ID_rd_ind [1]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rd_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind~0 .lut_mask = 16'h00B0;
defparam \id_ex_buffer1|EX1_rd_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N21
dffeas \id_ex_buffer1|EX1_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rd_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_rd_ind~0 (
// Equation(s):
// \id_ex_buffer2|EX2_rd_ind~0_combout  = (\id_ex_buffer1|EX1_rd_ind [1] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_rd_ind [1]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_rd_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind~0 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_rd_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N9
dffeas \id_ex_buffer2|EX2_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_rd_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind[1] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N9
dffeas \ex_mem_buffer|MEM_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_rd_ind [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[1] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N30
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~1 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~1_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~1 .lut_mask = 16'h0F00;
defparam \if_id_buffer|ID_rs2_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N31
dffeas \if_id_buffer|ID_rs2_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2_ind~1 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2_ind~1_combout  = (\if_id_buffer|ID_rs2_ind [0] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind~1 .lut_mask = 16'h008A;
defparam \id_ex_buffer1|EX1_rs2_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y13_N31
dffeas \id_ex_buffer1|EX1_rs2_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N8
cycloneive_lcell_comb \exhaz2~0 (
// Equation(s):
// \exhaz2~0_combout  = (\id_ex_buffer1|EX1_rs2_ind [1] & (\ex_mem_buffer|MEM_rd_ind [1] & (\ex_mem_buffer|MEM_rd_ind [0] $ (!\id_ex_buffer1|EX1_rs2_ind [0])))) # (!\id_ex_buffer1|EX1_rs2_ind [1] & (!\ex_mem_buffer|MEM_rd_ind [1] & (\ex_mem_buffer|MEM_rd_ind 
// [0] $ (!\id_ex_buffer1|EX1_rs2_ind [0]))))

	.dataa(\id_ex_buffer1|EX1_rs2_ind [1]),
	.datab(\ex_mem_buffer|MEM_rd_ind [0]),
	.datac(\ex_mem_buffer|MEM_rd_ind [1]),
	.datad(\id_ex_buffer1|EX1_rs2_ind [0]),
	.cin(gnd),
	.combout(\exhaz2~0_combout ),
	.cout());
// synopsys translate_off
defparam \exhaz2~0 .lut_mask = 16'h8421;
defparam \exhaz2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\if_stage|pc_src_mux|out[10]~101_combout ,\if_stage|pc_src_mux|out[9]~96_combout ,\if_stage|pc_src_mux|out[8]~91_combout ,\if_stage|pc_src_mux|out[7]~86_combout ,\if_stage|pc_src_mux|out[6]~81_combout ,\if_stage|pc_src_mux|out[5]~76_combout ,
\if_stage|pc_src_mux|out[4]~72_combout ,\if_stage|pc_src_mux|out[3]~68_combout ,\if_stage|pc_src_mux|out[2]~64_combout ,\if_stage|pc_src_mux|out[1]~60_combout ,\if_stage|pc_src_mux|out[0]~54_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .init_file = "InstMem_MIF.mif";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "IF_stage:if_stage|IM:inst_mem|InstMem:instructionmemory|altsyncram:altsyncram_component|altsyncram_lja1:auto_generated|ALTSYNCRAM";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 4;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N6
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~8 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~8_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [20]) # 
// ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26] & \if_id_buffer|Equal0~0_combout )))) # (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] & 
// (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [20] & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]) # (!\if_id_buffer|Equal0~0_combout ))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [20]),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~8 .lut_mask = 16'hE8F0;
defparam \if_id_buffer|ID_rd_ind~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N14
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~9 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~9_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~8_combout ) # ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [15] & \if_id_buffer|Equal0~1_combout ))))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [15]),
	.datac(\if_id_buffer|Equal0~1_combout ),
	.datad(\if_id_buffer|ID_rd_ind~8_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~9 .lut_mask = 16'h5540;
defparam \if_id_buffer|ID_rd_ind~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N15
dffeas \if_id_buffer|ID_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_rd_ind~4 (
// Equation(s):
// \id_ex_buffer1|EX1_rd_ind~4_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_rd_ind [4] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\if_id_buffer|ID_rd_ind [4]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rd_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind~4 .lut_mask = 16'h5100;
defparam \id_ex_buffer1|EX1_rd_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N21
dffeas \id_ex_buffer1|EX1_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rd_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N26
cycloneive_lcell_comb \id_ex_buffer2|EX2_rd_ind~4 (
// Equation(s):
// \id_ex_buffer2|EX2_rd_ind~4_combout  = (\id_ex_buffer1|EX1_rd_ind [4] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_rd_ind [4]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_rd_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind~4 .lut_mask = 16'hF300;
defparam \id_ex_buffer2|EX2_rd_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_rd_ind[4]~feeder (
// Equation(s):
// \id_ex_buffer2|EX2_rd_ind[4]~feeder_combout  = \id_ex_buffer2|EX2_rd_ind~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rd_ind~4_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_rd_ind[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind[4]~feeder .lut_mask = 16'hFF00;
defparam \id_ex_buffer2|EX2_rd_ind[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y13_N13
dffeas \id_ex_buffer2|EX2_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_rd_ind[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind[4] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N23
dffeas \ex_mem_buffer|MEM_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_rd_ind [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_ind[4] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N26
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (!\id_ex_buffer2|EX2_rd_ind [3] & (!\id_ex_buffer2|EX2_rd_ind [4] & (!\id_ex_buffer2|EX2_rd_ind [2] & !\id_ex_buffer2|EX2_rd_ind [1])))

	.dataa(\id_ex_buffer2|EX2_rd_ind [3]),
	.datab(\id_ex_buffer2|EX2_rd_ind [4]),
	.datac(\id_ex_buffer2|EX2_rd_ind [2]),
	.datad(\id_ex_buffer2|EX2_rd_ind [1]),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h0001;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N8
cycloneive_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (\id_ex_buffer2|EX2_rd_ind [0]) # (!\Equal9~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_rd_ind [0]),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = 16'hF0FF;
defparam \Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y13_N9
dffeas \ex_mem_buffer|MEM_rd_indzero (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\Equal9~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rd_indzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rd_indzero .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rd_indzero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N6
cycloneive_lcell_comb \id_stage|BR|Equal2~2 (
// Equation(s):
// \id_stage|BR|Equal2~2_combout  = (\if_id_buffer|ID_opcode [7] & (!\if_id_buffer|ID_opcode [8] & (\id_stage|BR|Equal2~1_combout  & !\if_id_buffer|ID_opcode [9])))

	.dataa(\if_id_buffer|ID_opcode [7]),
	.datab(\if_id_buffer|ID_opcode [8]),
	.datac(\id_stage|BR|Equal2~1_combout ),
	.datad(\if_id_buffer|ID_opcode [9]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal2~2 .lut_mask = 16'h0020;
defparam \id_stage|BR|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N14
cycloneive_lcell_comb \id_stage|BR|BPU|predicted~0 (
// Equation(s):
// \id_stage|BR|BPU|predicted~0_combout  = (!\id_stage|BR|BPU|Equal2~1_combout  & ((\if_id_buffer|ID_opcode [9]) # (!\id_stage|BR|BPU|Equal3~2_combout )))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|BR|BPU|Equal2~1_combout ),
	.datad(\id_stage|BR|BPU|Equal3~2_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|predicted~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|predicted~0 .lut_mask = 16'h0C0F;
defparam \id_stage|BR|BPU|predicted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N0
cycloneive_lcell_comb \id_stage|cu|regwrite~0 (
// Equation(s):
// \id_stage|cu|regwrite~0_combout  = (!\id_stage|immed_gen|Equal7~0_combout  & (!\id_stage|SDU|Equal4~3_combout  & (!\id_stage|BR|Equal2~2_combout  & \id_stage|BR|BPU|predicted~0_combout )))

	.dataa(\id_stage|immed_gen|Equal7~0_combout ),
	.datab(\id_stage|SDU|Equal4~3_combout ),
	.datac(\id_stage|BR|Equal2~2_combout ),
	.datad(\id_stage|BR|BPU|predicted~0_combout ),
	.cin(gnd),
	.combout(\id_stage|cu|regwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|cu|regwrite~0 .lut_mask = 16'h0100;
defparam \id_stage|cu|regwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N1
dffeas \id_ex_buffer1|EX1_regwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|cu|regwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_regwrite .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_regwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_regwrite~0 (
// Equation(s):
// \id_ex_buffer2|EX2_regwrite~0_combout  = (\id_ex_buffer1|EX1_regwrite~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_ex_buffer1|EX1_regwrite~q ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_regwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_regwrite~0 .lut_mask = 16'hC4C4;
defparam \id_ex_buffer2|EX2_regwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y13_N31
dffeas \id_ex_buffer2|EX2_regwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_regwrite~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_regwrite .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_regwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N15
dffeas \ex_mem_buffer|MEM_regwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_regwrite~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_regwrite .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_regwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N12
cycloneive_lcell_comb \if_id_buffer|ID_rs2_ind~4 (
// Equation(s):
// \if_id_buffer|ID_rs2_ind~4_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(gnd),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs2_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind~4 .lut_mask = 16'h3300;
defparam \if_id_buffer|ID_rs2_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y11_N13
dffeas \if_id_buffer|ID_rs2_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs2_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs2_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs2_ind[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs2_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2_ind~4 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2_ind~4_combout  = (\if_id_buffer|ID_rs2_ind [4] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [4]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind~4 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_rs2_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N5
dffeas \id_ex_buffer1|EX1_rs2_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2_ind[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N14
cycloneive_lcell_comb \exhaz2~2 (
// Equation(s):
// \exhaz2~2_combout  = (\ex_mem_buffer|MEM_rd_indzero~q  & (\ex_mem_buffer|MEM_regwrite~q  & (\ex_mem_buffer|MEM_rd_ind [4] $ (!\id_ex_buffer1|EX1_rs2_ind [4]))))

	.dataa(\ex_mem_buffer|MEM_rd_ind [4]),
	.datab(\ex_mem_buffer|MEM_rd_indzero~q ),
	.datac(\ex_mem_buffer|MEM_regwrite~q ),
	.datad(\id_ex_buffer1|EX1_rs2_ind [4]),
	.cin(gnd),
	.combout(\exhaz2~2_combout ),
	.cout());
// synopsys translate_off
defparam \exhaz2~2 .lut_mask = 16'h8040;
defparam \exhaz2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N22
cycloneive_lcell_comb \exhaz2~3 (
// Equation(s):
// \exhaz2~3_combout  = (\exhaz2~1_combout  & (\exhaz2~0_combout  & \exhaz2~2_combout ))

	.dataa(gnd),
	.datab(\exhaz2~1_combout ),
	.datac(\exhaz2~0_combout ),
	.datad(\exhaz2~2_combout ),
	.cin(gnd),
	.combout(\exhaz2~3_combout ),
	.cout());
// synopsys translate_off
defparam \exhaz2~3 .lut_mask = 16'hC000;
defparam \exhaz2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N14
cycloneive_lcell_comb \idhaz2~0 (
// Equation(s):
// \idhaz2~0_combout  = (\id_ex_buffer1|EX1_rs2_ind [1] & (\id_ex_buffer2|EX2_rd_ind [1] & (\id_ex_buffer1|EX1_rs2_ind [0] $ (!\id_ex_buffer2|EX2_rd_ind [0])))) # (!\id_ex_buffer1|EX1_rs2_ind [1] & (!\id_ex_buffer2|EX2_rd_ind [1] & 
// (\id_ex_buffer1|EX1_rs2_ind [0] $ (!\id_ex_buffer2|EX2_rd_ind [0]))))

	.dataa(\id_ex_buffer1|EX1_rs2_ind [1]),
	.datab(\id_ex_buffer1|EX1_rs2_ind [0]),
	.datac(\id_ex_buffer2|EX2_rd_ind [0]),
	.datad(\id_ex_buffer2|EX2_rd_ind [1]),
	.cin(gnd),
	.combout(\idhaz2~0_combout ),
	.cout());
// synopsys translate_off
defparam \idhaz2~0 .lut_mask = 16'h8241;
defparam \idhaz2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N28
cycloneive_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!\if_id_buffer|ID_rd_ind [2] & (!\if_id_buffer|ID_rd_ind [3] & (!\if_id_buffer|ID_rd_ind [1] & !\if_id_buffer|ID_rd_ind [4])))

	.dataa(\if_id_buffer|ID_rd_ind [2]),
	.datab(\if_id_buffer|ID_rd_ind [3]),
	.datac(\if_id_buffer|ID_rd_ind [1]),
	.datad(\if_id_buffer|ID_rd_ind [4]),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h0001;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N26
cycloneive_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (\if_id_buffer|ID_rd_ind [0]) # (!\Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rd_ind [0]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = 16'hF0FF;
defparam \Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N27
dffeas \id_ex_buffer1|EX1_rd_indzero (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\Equal8~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rd_indzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_indzero .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rd_indzero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_rd_indzero~0 (
// Equation(s):
// \id_ex_buffer2|EX2_rd_indzero~0_combout  = (\id_ex_buffer1|EX1_rd_indzero~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_rd_indzero~q ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_rd_indzero~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_indzero~0 .lut_mask = 16'h88AA;
defparam \id_ex_buffer2|EX2_rd_indzero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N13
dffeas \id_ex_buffer2|EX2_rd_indzero (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_rd_indzero~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rd_indzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_indzero .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rd_indzero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N30
cycloneive_lcell_comb \idhaz2~2 (
// Equation(s):
// \idhaz2~2_combout  = (\id_ex_buffer2|EX2_rd_indzero~q  & (\id_ex_buffer2|EX2_regwrite~q  & (\id_ex_buffer2|EX2_rd_ind [4] $ (!\id_ex_buffer1|EX1_rs2_ind [4]))))

	.dataa(\id_ex_buffer2|EX2_rd_indzero~q ),
	.datab(\id_ex_buffer2|EX2_rd_ind [4]),
	.datac(\id_ex_buffer2|EX2_regwrite~q ),
	.datad(\id_ex_buffer1|EX1_rs2_ind [4]),
	.cin(gnd),
	.combout(\idhaz2~2_combout ),
	.cout());
// synopsys translate_off
defparam \idhaz2~2 .lut_mask = 16'h8020;
defparam \idhaz2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N18
cycloneive_lcell_comb \idhaz2~1 (
// Equation(s):
// \idhaz2~1_combout  = (\id_ex_buffer2|EX2_rd_ind [3] & (\id_ex_buffer1|EX1_rs2_ind [3] & (\id_ex_buffer2|EX2_rd_ind [2] $ (!\id_ex_buffer1|EX1_rs2_ind [2])))) # (!\id_ex_buffer2|EX2_rd_ind [3] & (!\id_ex_buffer1|EX1_rs2_ind [3] & (\id_ex_buffer2|EX2_rd_ind 
// [2] $ (!\id_ex_buffer1|EX1_rs2_ind [2]))))

	.dataa(\id_ex_buffer2|EX2_rd_ind [3]),
	.datab(\id_ex_buffer2|EX2_rd_ind [2]),
	.datac(\id_ex_buffer1|EX1_rs2_ind [3]),
	.datad(\id_ex_buffer1|EX1_rs2_ind [2]),
	.cin(gnd),
	.combout(\idhaz2~1_combout ),
	.cout());
// synopsys translate_off
defparam \idhaz2~1 .lut_mask = 16'h8421;
defparam \idhaz2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N12
cycloneive_lcell_comb \idhaz2~3 (
// Equation(s):
// \idhaz2~3_combout  = (\idhaz2~0_combout  & (\idhaz2~2_combout  & \idhaz2~1_combout ))

	.dataa(gnd),
	.datab(\idhaz2~0_combout ),
	.datac(\idhaz2~2_combout ),
	.datad(\idhaz2~1_combout ),
	.cin(gnd),
	.combout(\idhaz2~3_combout ),
	.cout());
// synopsys translate_off
defparam \idhaz2~3 .lut_mask = 16'hC000;
defparam \idhaz2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y13_N17
dffeas \mem_wb_buffer|WB_rd_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_rd_ind [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[0] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N19
dffeas \mem_wb_buffer|WB_rd_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_rd_ind [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[1] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N16
cycloneive_lcell_comb \memhaz2~0 (
// Equation(s):
// \memhaz2~0_combout  = (\id_ex_buffer1|EX1_rs2_ind [1] & (\mem_wb_buffer|WB_rd_ind [1] & (\id_ex_buffer1|EX1_rs2_ind [0] $ (!\mem_wb_buffer|WB_rd_ind [0])))) # (!\id_ex_buffer1|EX1_rs2_ind [1] & (!\mem_wb_buffer|WB_rd_ind [1] & (\id_ex_buffer1|EX1_rs2_ind 
// [0] $ (!\mem_wb_buffer|WB_rd_ind [0]))))

	.dataa(\id_ex_buffer1|EX1_rs2_ind [1]),
	.datab(\id_ex_buffer1|EX1_rs2_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\memhaz2~0_combout ),
	.cout());
// synopsys translate_off
defparam \memhaz2~0 .lut_mask = 16'h8241;
defparam \memhaz2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y13_N13
dffeas \mem_wb_buffer|WB_regwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_regwrite~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_regwrite .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_regwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N1
dffeas \mem_wb_buffer|WB_rd_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_rd_ind [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[4] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N11
dffeas \mem_wb_buffer|WB_rd_indzero (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_rd_indzero~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_indzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_indzero .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_indzero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N10
cycloneive_lcell_comb \memhaz2~2 (
// Equation(s):
// \memhaz2~2_combout  = (\mem_wb_buffer|WB_regwrite~q  & (\mem_wb_buffer|WB_rd_indzero~q  & (\mem_wb_buffer|WB_rd_ind [4] $ (!\id_ex_buffer1|EX1_rs2_ind [4]))))

	.dataa(\mem_wb_buffer|WB_regwrite~q ),
	.datab(\mem_wb_buffer|WB_rd_ind [4]),
	.datac(\mem_wb_buffer|WB_rd_indzero~q ),
	.datad(\id_ex_buffer1|EX1_rs2_ind [4]),
	.cin(gnd),
	.combout(\memhaz2~2_combout ),
	.cout());
// synopsys translate_off
defparam \memhaz2~2 .lut_mask = 16'h8020;
defparam \memhaz2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y13_N21
dffeas \mem_wb_buffer|WB_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_rd_ind [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[3] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N19
dffeas \mem_wb_buffer|WB_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_rd_ind [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_rd_ind[2] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N24
cycloneive_lcell_comb \memhaz2~1 (
// Equation(s):
// \memhaz2~1_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (\id_ex_buffer1|EX1_rs2_ind [3] & (\mem_wb_buffer|WB_rd_ind [2] $ (!\id_ex_buffer1|EX1_rs2_ind [2])))) # (!\mem_wb_buffer|WB_rd_ind [3] & (!\id_ex_buffer1|EX1_rs2_ind [3] & (\mem_wb_buffer|WB_rd_ind 
// [2] $ (!\id_ex_buffer1|EX1_rs2_ind [2]))))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\id_ex_buffer1|EX1_rs2_ind [3]),
	.datad(\id_ex_buffer1|EX1_rs2_ind [2]),
	.cin(gnd),
	.combout(\memhaz2~1_combout ),
	.cout());
// synopsys translate_off
defparam \memhaz2~1 .lut_mask = 16'h8421;
defparam \memhaz2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N4
cycloneive_lcell_comb \memhaz2~3 (
// Equation(s):
// \memhaz2~3_combout  = (\memhaz2~0_combout  & (\memhaz2~2_combout  & \memhaz2~1_combout ))

	.dataa(gnd),
	.datab(\memhaz2~0_combout ),
	.datac(\memhaz2~2_combout ),
	.datad(\memhaz2~1_combout ),
	.cin(gnd),
	.combout(\memhaz2~3_combout ),
	.cout());
// synopsys translate_off
defparam \memhaz2~3 .lut_mask = 16'hC000;
defparam \memhaz2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out~5 (
// Equation(s):
// \forwarding_stage|alu_oper2|out~5_combout  = (\id_ex_buffer1|EX1_is_oper2_immed~q ) # ((!\exhaz2~3_combout  & (!\idhaz2~3_combout  & !\memhaz2~3_combout )))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\exhaz2~3_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\memhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out~5 .lut_mask = 16'hAAAB;
defparam \forwarding_stage|alu_oper2|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N10
cycloneive_lcell_comb \id_stage|immed_gen|Immed~0 (
// Equation(s):
// \id_stage|immed_gen|Immed~0_combout  = ((\id_stage|immed_gen|Equal7~0_combout ) # ((!\id_stage|immed_gen|always0~4_combout ) # (!\id_ex_buffer1|EX1_forward_to_B~5_combout ))) # (!\id_stage|BR|BPU|predicted~0_combout )

	.dataa(\id_stage|BR|BPU|predicted~0_combout ),
	.datab(\id_stage|immed_gen|Equal7~0_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~5_combout ),
	.datad(\id_stage|immed_gen|always0~4_combout ),
	.cin(gnd),
	.combout(\id_stage|immed_gen|Immed~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|Immed~0 .lut_mask = 16'hDFFF;
defparam \id_stage|immed_gen|Immed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N10
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B[14]~7 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B[14]~7_combout  = (\id_stage|SDU|IF_ID_flush~1_combout ) # ((!\id_stage|cu|is_oper2_immed~combout  & ((!\id_stage|immed_gen|always0~2_combout ) # (!\id_stage|immed_gen|Immed~0_combout ))))

	.dataa(\id_stage|immed_gen|Immed~0_combout ),
	.datab(\id_stage|immed_gen|always0~2_combout ),
	.datac(\id_stage|SDU|IF_ID_flush~1_combout ),
	.datad(\id_stage|cu|is_oper2_immed~combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[14]~7 .lut_mask = 16'hF0F7;
defparam \id_ex_buffer1|EX1_forward_to_B[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N22
cycloneive_lcell_comb \id_stage|cu|Equal13~2 (
// Equation(s):
// \id_stage|cu|Equal13~2_combout  = (!\if_id_buffer|ID_opcode [9] & (\id_stage|cu|Equal13~1_combout  & \if_id_buffer|ID_opcode [11]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|cu|Equal13~1_combout ),
	.datad(\if_id_buffer|ID_opcode [11]),
	.cin(gnd),
	.combout(\id_stage|cu|Equal13~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|cu|Equal13~2 .lut_mask = 16'h3000;
defparam \id_stage|cu|Equal13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N14
cycloneive_lcell_comb \id_ex_buffer1|EX1_memread~0 (
// Equation(s):
// \id_ex_buffer1|EX1_memread~0_combout  = (\id_stage|cu|Equal13~2_combout  & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|cu|Equal13~2_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_memread~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_memread~0 .lut_mask = 16'h080A;
defparam \id_ex_buffer1|EX1_memread~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N15
dffeas \id_ex_buffer1|EX1_memread (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_memread~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_memread .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_memread .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N24
cycloneive_lcell_comb \id_ex_buffer2|EX2_memread~0 (
// Equation(s):
// \id_ex_buffer2|EX2_memread~0_combout  = (\id_ex_buffer1|EX1_memread~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\id_ex_buffer1|EX1_memread~q ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_memread~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_memread~0 .lut_mask = 16'hC0F0;
defparam \id_ex_buffer2|EX2_memread~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N25
dffeas \id_ex_buffer2|EX2_memread (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_memread~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_memread .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_memread .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N19
dffeas \ex_mem_buffer|MEM_memread (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_memread~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_memread .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_memread .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N28
cycloneive_lcell_comb \mem_wb_buffer|WB_memread~feeder (
// Equation(s):
// \mem_wb_buffer|WB_memread~feeder_combout  = \ex_mem_buffer|MEM_memread~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_memread~q ),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_memread~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_memread~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_memread~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y12_N29
dffeas \mem_wb_buffer|WB_memread (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_memread~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_memread .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_memread .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_memwrite~0 (
// Equation(s):
// \id_ex_buffer1|EX1_memwrite~0_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|immed_gen|Equal7~0_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|immed_gen|Equal7~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_memwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_memwrite~0 .lut_mask = 16'h5010;
defparam \id_ex_buffer1|EX1_memwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N25
dffeas \id_ex_buffer1|EX1_memwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_memwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_memwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_memwrite .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_memwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_memwrite~0 (
// Equation(s):
// \id_ex_buffer2|EX2_memwrite~0_combout  = (\id_ex_buffer1|EX1_memwrite~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_memwrite~q ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_memwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_memwrite~0 .lut_mask = 16'hCC0C;
defparam \id_ex_buffer2|EX2_memwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N11
dffeas \id_ex_buffer2|EX2_memwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_memwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_memwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_memwrite .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_memwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N12
cycloneive_lcell_comb \ex_mem_buffer|MEM_memwrite~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_memwrite~feeder_combout  = \id_ex_buffer2|EX2_memwrite~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_memwrite~q ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_memwrite~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_memwrite~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_memwrite~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N13
dffeas \ex_mem_buffer|MEM_memwrite (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_memwrite~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_memwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_memwrite .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_memwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N26
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out~0 (
// Equation(s):
// \forwarding_stage|alu_oper2|out~0_combout  = (!\exhaz2~3_combout  & (((!\idhaz2~1_combout ) # (!\idhaz2~2_combout )) # (!\idhaz2~0_combout )))

	.dataa(\exhaz2~3_combout ),
	.datab(\idhaz2~0_combout ),
	.datac(\idhaz2~2_combout ),
	.datad(\idhaz2~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out~0 .lut_mask = 16'h1555;
defparam \forwarding_stage|alu_oper2|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~10 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~10_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [10] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\id_stage|reg_file|Read_data2 [10]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~10 .lut_mask = 16'h4404;
defparam \id_ex_buffer1|EX1_rs2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N23
dffeas \id_ex_buffer1|EX1_rs2[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[10] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N0
cycloneive_lcell_comb \FB|alu_selB~0 (
// Equation(s):
// \FB|alu_selB~0_combout  = (\memhaz2~2_combout  & (\memhaz2~0_combout  & (!\exhaz2~3_combout  & \memhaz2~1_combout )))

	.dataa(\memhaz2~2_combout ),
	.datab(\memhaz2~0_combout ),
	.datac(\exhaz2~3_combout ),
	.datad(\memhaz2~1_combout ),
	.cin(gnd),
	.combout(\FB|alu_selB~0_combout ),
	.cout());
// synopsys translate_off
defparam \FB|alu_selB~0 .lut_mask = 16'h0800;
defparam \FB|alu_selB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N4
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[10]~35 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[10]~35_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[10]~10_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [10]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[10]~10_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [10]),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[10]~35 .lut_mask = 16'hCCF8;
defparam \forwarding_stage|store_rs2_mux|out[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N10
cycloneive_lcell_comb \ex_stage|Add0~74 (
// Equation(s):
// \ex_stage|Add0~74_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~23_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [10]))

	.dataa(\ex_stage|alu|res [10]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|Add0~23_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~74 .lut_mask = 16'hFA0A;
defparam \ex_stage|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y9_N11
dffeas \ex_mem_buffer|MEM_ALU_OUT[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~74_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[10] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N10
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out~100 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out~100_combout  = (!\idhaz2~3_combout  & (\exhaz2~0_combout  & (\exhaz2~1_combout  & \exhaz2~2_combout )))

	.dataa(\idhaz2~3_combout ),
	.datab(\exhaz2~0_combout ),
	.datac(\exhaz2~1_combout ),
	.datad(\exhaz2~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out~100 .lut_mask = 16'h4000;
defparam \forwarding_stage|store_rs2_mux|out~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N18
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[10]~34 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[10]~34_combout  = (\idhaz2~3_combout  & ((\ex_stage|Add0~74_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [10] & \forwarding_stage|store_rs2_mux|out~100_combout )))) # (!\idhaz2~3_combout  & (((\ex_mem_buffer|MEM_ALU_OUT 
// [10] & \forwarding_stage|store_rs2_mux|out~100_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\ex_stage|Add0~74_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[10]~34 .lut_mask = 16'hF888;
defparam \forwarding_stage|store_rs2_mux|out[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N12
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[10]~36 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[10]~36_combout  = (\forwarding_stage|store_rs2_mux|out[10]~34_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[10]~35_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[10]~35_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[10]~34_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[10]~36 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|store_rs2_mux|out[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N13
dffeas \id_ex_buffer2|EX2_rs2_out[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[10] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[10]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[10]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_rs2_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[10]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_rs2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N27
dffeas \ex_mem_buffer|MEM_rs2[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[10] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~7 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~7_combout  = (\if_id_buffer|ID_opcode [4] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_opcode [4]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~7 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_opcode~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N29
dffeas \id_ex_buffer1|EX1_opcode[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_opcode~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N0
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~1 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~1_combout  = (\id_ex_buffer1|EX1_opcode [4] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_opcode [4]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~1 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N1
dffeas \id_ex_buffer2|EX2_opcode[4] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[4] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~3 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~3_combout  = (\if_id_buffer|ID_opcode [8] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [8]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~3 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N23
dffeas \id_ex_buffer1|EX1_opcode[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[8] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~7 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~7_combout  = (\id_ex_buffer1|EX1_opcode [8] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\id_ex_buffer1|EX1_opcode [8]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~7 .lut_mask = 16'h8C8C;
defparam \id_ex_buffer2|EX2_opcode~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N15
dffeas \id_ex_buffer2|EX2_opcode[8] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[8] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~4 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~4_combout  = (\if_id_buffer|ID_opcode [7] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [7]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~4 .lut_mask = 16'h00C4;
defparam \id_ex_buffer1|EX1_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N3
dffeas \id_ex_buffer1|EX1_opcode[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_opcode~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[7] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~9 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~9_combout  = (\id_ex_buffer1|EX1_opcode [7] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_opcode [7]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~9 .lut_mask = 16'hA0AA;
defparam \id_ex_buffer2|EX2_opcode~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N21
dffeas \id_ex_buffer2|EX2_opcode[7] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[7] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~5 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~5_combout  = (\if_id_buffer|ID_opcode [6] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_opcode [6]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~5 .lut_mask = 16'h2202;
defparam \id_ex_buffer1|EX1_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N13
dffeas \id_ex_buffer1|EX1_opcode[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[6] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~11 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~11_combout  = (\id_ex_buffer1|EX1_opcode [6] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_opcode [6]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~11 .lut_mask = 16'hF500;
defparam \id_ex_buffer2|EX2_opcode~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N5
dffeas \id_ex_buffer2|EX2_opcode[6] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[6] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~2 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~2_combout  = (\if_id_buffer|ID_opcode [9] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~2 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N1
dffeas \id_ex_buffer1|EX1_opcode[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[9] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N0
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~8 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~8_combout  = (\id_ex_buffer1|EX1_opcode [9] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_opcode [9]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~8 .lut_mask = 16'hF500;
defparam \id_ex_buffer2|EX2_opcode~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N1
dffeas \id_ex_buffer2|EX2_opcode[9] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[9] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N18
cycloneive_lcell_comb \ex_stage|alu_oper|Equal8~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal8~0_combout  = (!\id_ex_buffer2|EX2_opcode [11] & (!\id_ex_buffer2|EX2_opcode [7] & (!\id_ex_buffer2|EX2_opcode [6] & !\id_ex_buffer2|EX2_opcode [9])))

	.dataa(\id_ex_buffer2|EX2_opcode [11]),
	.datab(\id_ex_buffer2|EX2_opcode [7]),
	.datac(\id_ex_buffer2|EX2_opcode [6]),
	.datad(\id_ex_buffer2|EX2_opcode [9]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal8~0 .lut_mask = 16'h0001;
defparam \ex_stage|alu_oper|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N18
cycloneive_lcell_comb \ex_stage|alu_oper|Equal8~1 (
// Equation(s):
// \ex_stage|alu_oper|Equal8~1_combout  = (!\id_ex_buffer2|EX2_opcode [10] & (!\id_ex_buffer2|EX2_opcode [4] & (!\id_ex_buffer2|EX2_opcode [8] & \ex_stage|alu_oper|Equal8~0_combout )))

	.dataa(\id_ex_buffer2|EX2_opcode [10]),
	.datab(\id_ex_buffer2|EX2_opcode [4]),
	.datac(\id_ex_buffer2|EX2_opcode [8]),
	.datad(\ex_stage|alu_oper|Equal8~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal8~1 .lut_mask = 16'h0100;
defparam \ex_stage|alu_oper|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N22
cycloneive_lcell_comb \if_id_buffer|ID_opcode~4 (
// Equation(s):
// \if_id_buffer|ID_opcode~4_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [0] & (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_id_buffer|Equal0~1_combout ))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [0]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~4 .lut_mask = 16'h2020;
defparam \if_id_buffer|ID_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N23
dffeas \if_id_buffer|ID_opcode[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~11 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~11_combout  = (\if_id_buffer|ID_opcode [0] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [0]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~11 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_opcode~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N21
dffeas \id_ex_buffer1|EX1_opcode[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N26
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~6 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~6_combout  = (\id_ex_buffer1|EX1_opcode [0] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\id_ex_buffer1|EX1_opcode [0]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~6 .lut_mask = 16'h8C8C;
defparam \id_ex_buffer2|EX2_opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N27
dffeas \id_ex_buffer2|EX2_opcode[0] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[0] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~8 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~8_combout  = (\if_id_buffer|ID_opcode [3] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [3]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~8 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_opcode~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N19
dffeas \id_ex_buffer1|EX1_opcode[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~4 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~4_combout  = (\id_ex_buffer1|EX1_opcode [3] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_opcode [3]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~4 .lut_mask = 16'hA0F0;
defparam \id_ex_buffer2|EX2_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N9
dffeas \id_ex_buffer2|EX2_opcode[3] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[3] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N6
cycloneive_lcell_comb \ex_stage|alu_oper|Equal8~2 (
// Equation(s):
// \ex_stage|alu_oper|Equal8~2_combout  = (\ex_stage|alu_oper|Equal8~1_combout  & (!\id_ex_buffer2|EX2_opcode [0] & !\id_ex_buffer2|EX2_opcode [3]))

	.dataa(\ex_stage|alu_oper|Equal8~1_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_opcode [0]),
	.datad(\id_ex_buffer2|EX2_opcode [3]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal8~2 .lut_mask = 16'h000A;
defparam \ex_stage|alu_oper|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N4
cycloneive_lcell_comb \if_id_buffer|ID_opcode~1 (
// Equation(s):
// \if_id_buffer|ID_opcode~1_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & (\if_id_buffer|Equal0~1_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [5]))

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal0~1_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~1 .lut_mask = 16'h3000;
defparam \if_id_buffer|ID_opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N5
dffeas \if_id_buffer|ID_opcode[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[5] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N2
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~6 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~6_combout  = (\if_id_buffer|ID_opcode [5] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [5]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~6 .lut_mask = 16'h00C4;
defparam \id_ex_buffer1|EX1_opcode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N11
dffeas \id_ex_buffer1|EX1_opcode[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_opcode~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[5] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N30
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~5 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~5_combout  = (\id_ex_buffer1|EX1_opcode [5] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_opcode [5]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~5 .lut_mask = 16'hA0AA;
defparam \id_ex_buffer2|EX2_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N3
dffeas \id_ex_buffer2|EX2_opcode[5] (
	.clk(\hlt_logic~combout ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[5] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N28
cycloneive_lcell_comb \if_id_buffer|ID_opcode~3 (
// Equation(s):
// \if_id_buffer|ID_opcode~3_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [2] & (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_id_buffer|Equal0~1_combout ))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~3 .lut_mask = 16'h2020;
defparam \if_id_buffer|ID_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N29
dffeas \if_id_buffer|ID_opcode[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~9 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~9_combout  = (\if_id_buffer|ID_opcode [2] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [2]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~9 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_opcode~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N5
dffeas \id_ex_buffer1|EX1_opcode[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~2 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~2_combout  = (\id_ex_buffer1|EX1_opcode [2] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_opcode [2]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~2 .lut_mask = 16'hCC0C;
defparam \id_ex_buffer2|EX2_opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N9
dffeas \id_ex_buffer2|EX2_opcode[2] (
	.clk(\hlt_logic~combout ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[2] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N10
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~10 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~10_combout  = (\if_id_buffer|ID_opcode [1] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [1]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~10 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_opcode~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N11
dffeas \id_ex_buffer1|EX1_opcode[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~3 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~3_combout  = (\id_ex_buffer1|EX1_opcode [1] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_opcode [1]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~3 .lut_mask = 16'hA0AA;
defparam \id_ex_buffer2|EX2_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y4_N29
dffeas \id_ex_buffer2|EX2_opcode[1] (
	.clk(\hlt_logic~combout ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[1] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N26
cycloneive_lcell_comb \ex_stage|alu_oper|Equal17~1 (
// Equation(s):
// \ex_stage|alu_oper|Equal17~1_combout  = (\ex_stage|alu_oper|Equal8~2_combout  & (!\id_ex_buffer2|EX2_opcode [5] & (!\id_ex_buffer2|EX2_opcode [2] & !\id_ex_buffer2|EX2_opcode [1])))

	.dataa(\ex_stage|alu_oper|Equal8~2_combout ),
	.datab(\id_ex_buffer2|EX2_opcode [5]),
	.datac(\id_ex_buffer2|EX2_opcode [2]),
	.datad(\id_ex_buffer2|EX2_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal17~1 .lut_mask = 16'h0002;
defparam \ex_stage|alu_oper|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N30
cycloneive_lcell_comb \ex_stage|alu_oper|Equal10~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal10~0_combout  = (\ex_stage|alu_oper|Equal8~2_combout  & (\id_ex_buffer2|EX2_opcode [5] & (\id_ex_buffer2|EX2_opcode [2] & !\id_ex_buffer2|EX2_opcode [1])))

	.dataa(\ex_stage|alu_oper|Equal8~2_combout ),
	.datab(\id_ex_buffer2|EX2_opcode [5]),
	.datac(\id_ex_buffer2|EX2_opcode [2]),
	.datad(\id_ex_buffer2|EX2_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal10~0 .lut_mask = 16'h0080;
defparam \ex_stage|alu_oper|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N2
cycloneive_lcell_comb \ex_stage|alu_oper|Equal11~1 (
// Equation(s):
// \ex_stage|alu_oper|Equal11~1_combout  = (\ex_stage|alu_oper|Equal20~0_combout  & \id_ex_buffer2|EX2_opcode [8])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|Equal20~0_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_opcode [8]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal11~1 .lut_mask = 16'hCC00;
defparam \ex_stage|alu_oper|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N6
cycloneive_lcell_comb \ex_stage|alu_oper|WideNor0~1 (
// Equation(s):
// \ex_stage|alu_oper|WideNor0~1_combout  = (!\ex_stage|alu_oper|Equal10~0_combout  & (((\id_ex_buffer2|EX2_opcode [6]) # (\id_ex_buffer2|EX2_opcode [7])) # (!\ex_stage|alu_oper|Equal11~1_combout )))

	.dataa(\ex_stage|alu_oper|Equal10~0_combout ),
	.datab(\ex_stage|alu_oper|Equal11~1_combout ),
	.datac(\id_ex_buffer2|EX2_opcode [6]),
	.datad(\id_ex_buffer2|EX2_opcode [7]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideNor0~1 .lut_mask = 16'h5551;
defparam \ex_stage|alu_oper|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N28
cycloneive_lcell_comb \ex_stage|alu_oper|Equal17~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal17~0_combout  = (!\id_ex_buffer2|EX2_opcode [3] & (!\id_ex_buffer2|EX2_opcode [5] & (!\id_ex_buffer2|EX2_opcode [0] & \ex_stage|alu_oper|Equal8~1_combout )))

	.dataa(\id_ex_buffer2|EX2_opcode [3]),
	.datab(\id_ex_buffer2|EX2_opcode [5]),
	.datac(\id_ex_buffer2|EX2_opcode [0]),
	.datad(\ex_stage|alu_oper|Equal8~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal17~0 .lut_mask = 16'h0100;
defparam \ex_stage|alu_oper|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N14
cycloneive_lcell_comb \ex_stage|alu_oper|Equal9~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal9~0_combout  = (\ex_stage|alu_oper|Equal8~1_combout  & (\id_ex_buffer2|EX2_opcode [5] & (\id_ex_buffer2|EX2_opcode [0] & !\id_ex_buffer2|EX2_opcode [3])))

	.dataa(\ex_stage|alu_oper|Equal8~1_combout ),
	.datab(\id_ex_buffer2|EX2_opcode [5]),
	.datac(\id_ex_buffer2|EX2_opcode [0]),
	.datad(\id_ex_buffer2|EX2_opcode [3]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal9~0 .lut_mask = 16'h0080;
defparam \ex_stage|alu_oper|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N20
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr7~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr7~0_combout  = (\id_ex_buffer2|EX2_opcode [2] & (((\id_ex_buffer2|EX2_opcode [1]) # (!\ex_stage|alu_oper|Equal9~0_combout )))) # (!\id_ex_buffer2|EX2_opcode [2] & (((!\id_ex_buffer2|EX2_opcode [1])) # 
// (!\ex_stage|alu_oper|Equal17~0_combout )))

	.dataa(\ex_stage|alu_oper|Equal17~0_combout ),
	.datab(\ex_stage|alu_oper|Equal9~0_combout ),
	.datac(\id_ex_buffer2|EX2_opcode [2]),
	.datad(\id_ex_buffer2|EX2_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr7~0 .lut_mask = 16'hF53F;
defparam \ex_stage|alu_oper|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N24
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr7~1 (
// Equation(s):
// \ex_stage|alu_oper|WideOr7~1_combout  = (\ex_stage|alu_oper|WideOr7~0_combout  & ((\id_ex_buffer2|EX2_opcode [7]) # ((!\ex_stage|alu_oper|Equal11~1_combout ) # (!\id_ex_buffer2|EX2_opcode [6]))))

	.dataa(\ex_stage|alu_oper|WideOr7~0_combout ),
	.datab(\id_ex_buffer2|EX2_opcode [7]),
	.datac(\id_ex_buffer2|EX2_opcode [6]),
	.datad(\ex_stage|alu_oper|Equal11~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr7~1 .lut_mask = 16'h8AAA;
defparam \ex_stage|alu_oper|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N4
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr5~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr5~0_combout  = (!\ex_stage|alu_oper|Equal17~1_combout  & (\ex_stage|alu_oper|WideNor0~1_combout  & \ex_stage|alu_oper|WideOr7~1_combout ))

	.dataa(\ex_stage|alu_oper|Equal17~1_combout ),
	.datab(\ex_stage|alu_oper|WideNor0~1_combout ),
	.datac(\ex_stage|alu_oper|WideOr7~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr5~0 .lut_mask = 16'h4040;
defparam \ex_stage|alu_oper|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N12
cycloneive_lcell_comb \ex_stage|alu_oper|Equal14~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal14~0_combout  = (\ex_stage|alu_oper|Equal8~2_combout  & (\id_ex_buffer2|EX2_opcode [1] & (\id_ex_buffer2|EX2_opcode [2] & \id_ex_buffer2|EX2_opcode [5])))

	.dataa(\ex_stage|alu_oper|Equal8~2_combout ),
	.datab(\id_ex_buffer2|EX2_opcode [1]),
	.datac(\id_ex_buffer2|EX2_opcode [2]),
	.datad(\id_ex_buffer2|EX2_opcode [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal14~0 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N10
cycloneive_lcell_comb \ex_stage|alu_oper|Equal15~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal15~0_combout  = (!\id_ex_buffer2|EX2_opcode [6] & \id_ex_buffer2|EX2_opcode [7])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_opcode [6]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_opcode [7]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal15~0 .lut_mask = 16'h3300;
defparam \ex_stage|alu_oper|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N22
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr3~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr3~0_combout  = (!\ex_stage|alu_oper|Equal14~0_combout  & (!\ex_stage|alu_oper|Equal17~1_combout  & ((!\ex_stage|alu_oper|Equal15~0_combout ) # (!\ex_stage|alu_oper|Equal11~1_combout ))))

	.dataa(\ex_stage|alu_oper|Equal14~0_combout ),
	.datab(\ex_stage|alu_oper|Equal11~1_combout ),
	.datac(\ex_stage|alu_oper|Equal17~1_combout ),
	.datad(\ex_stage|alu_oper|Equal15~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr3~0 .lut_mask = 16'h0105;
defparam \ex_stage|alu_oper|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N26
cycloneive_lcell_comb \ex_stage|alu_oper|WideNor0~3 (
// Equation(s):
// \ex_stage|alu_oper|WideNor0~3_combout  = (\id_ex_buffer2|EX2_opcode [11] & (((!\id_ex_buffer2|EX2_opcode [7]) # (!\id_ex_buffer2|EX2_opcode [6])))) # (!\id_ex_buffer2|EX2_opcode [11] & ((\id_ex_buffer2|EX2_opcode [7] & (\id_ex_buffer2|EX2_opcode [9])) # 
// (!\id_ex_buffer2|EX2_opcode [7] & ((\id_ex_buffer2|EX2_opcode [6])))))

	.dataa(\id_ex_buffer2|EX2_opcode [11]),
	.datab(\id_ex_buffer2|EX2_opcode [9]),
	.datac(\id_ex_buffer2|EX2_opcode [6]),
	.datad(\id_ex_buffer2|EX2_opcode [7]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideNor0~3 .lut_mask = 16'h4EFA;
defparam \ex_stage|alu_oper|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N14
cycloneive_lcell_comb \ex_stage|alu_oper|WideNor0~0 (
// Equation(s):
// \ex_stage|alu_oper|WideNor0~0_combout  = (!\id_ex_buffer2|EX2_opcode [0] & (!\id_ex_buffer2|EX2_opcode [3] & !\id_ex_buffer2|EX2_opcode [5]))

	.dataa(\id_ex_buffer2|EX2_opcode [0]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_opcode [3]),
	.datad(\id_ex_buffer2|EX2_opcode [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideNor0~0 .lut_mask = 16'h0005;
defparam \ex_stage|alu_oper|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N22
cycloneive_lcell_comb \ex_stage|alu_oper|WideNor0~2 (
// Equation(s):
// \ex_stage|alu_oper|WideNor0~2_combout  = (\id_ex_buffer2|EX2_opcode [5] & (((!\id_ex_buffer2|EX2_opcode [9] & !\id_ex_buffer2|EX2_opcode [3])))) # (!\id_ex_buffer2|EX2_opcode [5] & (!\id_ex_buffer2|EX2_opcode [0] & (\id_ex_buffer2|EX2_opcode [9] $ 
// (\id_ex_buffer2|EX2_opcode [3]))))

	.dataa(\id_ex_buffer2|EX2_opcode [0]),
	.datab(\id_ex_buffer2|EX2_opcode [9]),
	.datac(\id_ex_buffer2|EX2_opcode [3]),
	.datad(\id_ex_buffer2|EX2_opcode [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideNor0~2 .lut_mask = 16'h0314;
defparam \ex_stage|alu_oper|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N30
cycloneive_lcell_comb \ex_stage|alu_oper|WideNor0~4 (
// Equation(s):
// \ex_stage|alu_oper|WideNor0~4_combout  = (!\ex_stage|alu_oper|WideNor0~3_combout  & ((\id_ex_buffer2|EX2_opcode [7] & (\ex_stage|alu_oper|WideNor0~0_combout )) # (!\id_ex_buffer2|EX2_opcode [7] & ((\ex_stage|alu_oper|WideNor0~2_combout )))))

	.dataa(\ex_stage|alu_oper|WideNor0~3_combout ),
	.datab(\ex_stage|alu_oper|WideNor0~0_combout ),
	.datac(\ex_stage|alu_oper|WideNor0~2_combout ),
	.datad(\id_ex_buffer2|EX2_opcode [7]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideNor0~4 .lut_mask = 16'h4450;
defparam \ex_stage|alu_oper|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N10
cycloneive_lcell_comb \ex_stage|alu_oper|Equal20~1 (
// Equation(s):
// \ex_stage|alu_oper|Equal20~1_combout  = (\id_ex_buffer2|EX2_opcode [7] & (!\id_ex_buffer2|EX2_opcode [8] & !\id_ex_buffer2|EX2_opcode [6]))

	.dataa(\id_ex_buffer2|EX2_opcode [7]),
	.datab(\id_ex_buffer2|EX2_opcode [8]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_opcode [6]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal20~1 .lut_mask = 16'h0022;
defparam \ex_stage|alu_oper|Equal20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N16
cycloneive_lcell_comb \ex_stage|alu_oper|Equal8~3 (
// Equation(s):
// \ex_stage|alu_oper|Equal8~3_combout  = (!\id_ex_buffer2|EX2_opcode [2] & \id_ex_buffer2|EX2_opcode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_opcode [2]),
	.datad(\id_ex_buffer2|EX2_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal8~3 .lut_mask = 16'h0F00;
defparam \ex_stage|alu_oper|Equal8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N16
cycloneive_lcell_comb \ex_stage|alu_oper|Equal19~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal19~0_combout  = (\ex_stage|alu_oper|Equal8~3_combout  & (\id_ex_buffer2|EX2_opcode [5] & (\id_ex_buffer2|EX2_opcode [3] & \ex_stage|alu_oper|Equal8~1_combout )))

	.dataa(\ex_stage|alu_oper|Equal8~3_combout ),
	.datab(\id_ex_buffer2|EX2_opcode [5]),
	.datac(\id_ex_buffer2|EX2_opcode [3]),
	.datad(\ex_stage|alu_oper|Equal8~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal19~0 .lut_mask = 16'h8000;
defparam \ex_stage|alu_oper|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N8
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr1~0 (
// Equation(s):
// \ex_stage|alu_oper|WideOr1~0_combout  = (\ex_stage|alu_oper|Equal20~1_combout  & (!\ex_stage|alu_oper|Equal20~0_combout  & ((\id_ex_buffer2|EX2_opcode [0]) # (!\ex_stage|alu_oper|Equal19~0_combout )))) # (!\ex_stage|alu_oper|Equal20~1_combout  & 
// (((\id_ex_buffer2|EX2_opcode [0]) # (!\ex_stage|alu_oper|Equal19~0_combout ))))

	.dataa(\ex_stage|alu_oper|Equal20~1_combout ),
	.datab(\ex_stage|alu_oper|Equal20~0_combout ),
	.datac(\id_ex_buffer2|EX2_opcode [0]),
	.datad(\ex_stage|alu_oper|Equal19~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr1~0 .lut_mask = 16'h7077;
defparam \ex_stage|alu_oper|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N6
cycloneive_lcell_comb \ex_stage|alu_oper|Equal11~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal11~0_combout  = (!\id_ex_buffer2|EX2_opcode [10] & (!\id_ex_buffer2|EX2_opcode [2] & (!\id_ex_buffer2|EX2_opcode [1] & !\id_ex_buffer2|EX2_opcode [4])))

	.dataa(\id_ex_buffer2|EX2_opcode [10]),
	.datab(\id_ex_buffer2|EX2_opcode [2]),
	.datac(\id_ex_buffer2|EX2_opcode [1]),
	.datad(\id_ex_buffer2|EX2_opcode [4]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal11~0 .lut_mask = 16'h0001;
defparam \ex_stage|alu_oper|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N4
cycloneive_lcell_comb \ex_stage|alu_oper|WideNor0~5 (
// Equation(s):
// \ex_stage|alu_oper|WideNor0~5_combout  = ((\ex_stage|alu_oper|WideNor0~4_combout  & (!\id_ex_buffer2|EX2_opcode [8] & \ex_stage|alu_oper|Equal11~0_combout ))) # (!\ex_stage|alu_oper|WideOr1~0_combout )

	.dataa(\ex_stage|alu_oper|WideNor0~4_combout ),
	.datab(\ex_stage|alu_oper|WideOr1~0_combout ),
	.datac(\id_ex_buffer2|EX2_opcode [8]),
	.datad(\ex_stage|alu_oper|Equal11~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideNor0~5 .lut_mask = 16'h3B33;
defparam \ex_stage|alu_oper|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N10
cycloneive_lcell_comb \ex_stage|alu_oper|Equal16~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal16~0_combout  = (\ex_stage|alu_oper|Equal9~0_combout  & (\id_ex_buffer2|EX2_opcode [2] & \id_ex_buffer2|EX2_opcode [1]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|Equal9~0_combout ),
	.datac(\id_ex_buffer2|EX2_opcode [2]),
	.datad(\id_ex_buffer2|EX2_opcode [1]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal16~0 .lut_mask = 16'hC000;
defparam \ex_stage|alu_oper|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N24
cycloneive_lcell_comb \ex_stage|alu_oper|Equal21~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal21~0_combout  = (\id_ex_buffer2|EX2_opcode [0] & \ex_stage|alu_oper|Equal19~0_combout )

	.dataa(\id_ex_buffer2|EX2_opcode [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|Equal19~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal21~0 .lut_mask = 16'hAA00;
defparam \ex_stage|alu_oper|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N4
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr7~2 (
// Equation(s):
// \ex_stage|alu_oper|WideOr7~2_combout  = ((!\ex_stage|alu_oper|Equal9~0_combout  & ((!\id_ex_buffer2|EX2_opcode [5]) # (!\ex_stage|alu_oper|Equal8~2_combout )))) # (!\ex_stage|alu_oper|Equal8~3_combout )

	.dataa(\ex_stage|alu_oper|Equal8~2_combout ),
	.datab(\ex_stage|alu_oper|Equal8~3_combout ),
	.datac(\ex_stage|alu_oper|Equal9~0_combout ),
	.datad(\id_ex_buffer2|EX2_opcode [5]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr7~2 .lut_mask = 16'h373F;
defparam \ex_stage|alu_oper|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N0
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr7~3 (
// Equation(s):
// \ex_stage|alu_oper|WideOr7~3_combout  = (!\ex_stage|alu_oper|Equal16~0_combout  & (!\ex_stage|alu_oper|Equal21~0_combout  & (\ex_stage|alu_oper|WideOr7~2_combout  & \ex_stage|alu_oper|WideOr7~1_combout )))

	.dataa(\ex_stage|alu_oper|Equal16~0_combout ),
	.datab(\ex_stage|alu_oper|Equal21~0_combout ),
	.datac(\ex_stage|alu_oper|WideOr7~2_combout ),
	.datad(\ex_stage|alu_oper|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr7~3 .lut_mask = 16'h1000;
defparam \ex_stage|alu_oper|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N24
cycloneive_lcell_comb \ex_stage|alu_oper|WideNor0~6 (
// Equation(s):
// \ex_stage|alu_oper|WideNor0~6_combout  = (((\ex_stage|alu_oper|WideNor0~5_combout ) # (!\ex_stage|alu_oper|WideOr7~3_combout )) # (!\ex_stage|alu_oper|WideNor0~1_combout )) # (!\ex_stage|alu_oper|WideOr3~0_combout )

	.dataa(\ex_stage|alu_oper|WideOr3~0_combout ),
	.datab(\ex_stage|alu_oper|WideNor0~1_combout ),
	.datac(\ex_stage|alu_oper|WideNor0~5_combout ),
	.datad(\ex_stage|alu_oper|WideOr7~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideNor0~6 .lut_mask = 16'hF7FF;
defparam \ex_stage|alu_oper|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N2
cycloneive_lcell_comb \ex_stage|alu_oper|ALU_OP[1] (
// Equation(s):
// \ex_stage|alu_oper|ALU_OP [1] = (\ex_stage|alu_oper|WideNor0~6_combout  & ((!\ex_stage|alu_oper|WideOr5~0_combout ))) # (!\ex_stage|alu_oper|WideNor0~6_combout  & (\ex_stage|alu_oper|ALU_OP [1]))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu_oper|WideOr5~0_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|ALU_OP [1]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|ALU_OP[1] .lut_mask = 16'h33AA;
defparam \ex_stage|alu_oper|ALU_OP[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N4
cycloneive_lcell_comb \if_id_buffer|Equal1~0 (
// Equation(s):
// \if_id_buffer|Equal1~0_combout  = (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [4] & (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [0] & 
// (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [2] & !\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [4]),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\if_id_buffer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|Equal1~0 .lut_mask = 16'h0001;
defparam \if_id_buffer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N14
cycloneive_lcell_comb \if_id_buffer|Equal1~1 (
// Equation(s):
// \if_id_buffer|Equal1~1_combout  = (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [5] & (\if_id_buffer|Equal1~0_combout  & \if_id_buffer|Equal0~1_combout ))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\if_id_buffer|Equal1~0_combout ),
	.datad(\if_id_buffer|Equal0~1_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|Equal1~1 .lut_mask = 16'h5000;
defparam \if_id_buffer|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N22
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~4 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~4_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|Equal1~1_combout  & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [20]))) # (!\if_id_buffer|Equal1~1_combout  & 
// (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [25]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal1~1_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~4 .lut_mask = 16'h3202;
defparam \if_id_buffer|ID_rs1_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N23
dffeas \if_id_buffer|ID_rs1_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Equal0~0 (
// Equation(s):
// \id_stage|reg_file|Equal0~0_combout  = \mem_wb_buffer|WB_rd_ind [4] $ (\if_id_buffer|ID_rs1_ind [4])

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [4]),
	.datac(gnd),
	.datad(\if_id_buffer|ID_rs1_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Equal0~0 .lut_mask = 16'h33CC;
defparam \id_stage|reg_file|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N16
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~0 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~0_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|Equal1~1_combout  & (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [16])) # (!\if_id_buffer|Equal1~1_combout  & 
// ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [16]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal1~1_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~0 .lut_mask = 16'h2320;
defparam \if_id_buffer|ID_rs1_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N17
dffeas \if_id_buffer|ID_rs1_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N6
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~1 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~1_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|Equal1~1_combout  & (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [17])) # (!\if_id_buffer|Equal1~1_combout  & 
// ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [22])))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [17]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal1~1_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~1 .lut_mask = 16'h2320;
defparam \if_id_buffer|ID_rs1_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N7
dffeas \if_id_buffer|ID_rs1_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[1] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|always1~0 (
// Equation(s):
// \id_stage|reg_file|always1~0_combout  = (\mem_wb_buffer|WB_rd_ind [0] & (\if_id_buffer|ID_rs1_ind [0] & (\mem_wb_buffer|WB_rd_ind [1] $ (!\if_id_buffer|ID_rs1_ind [1])))) # (!\mem_wb_buffer|WB_rd_ind [0] & (!\if_id_buffer|ID_rs1_ind [0] & 
// (\mem_wb_buffer|WB_rd_ind [1] $ (!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\mem_wb_buffer|WB_rd_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always1~0 .lut_mask = 16'h9009;
defparam \id_stage|reg_file|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N20
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~36 (
// Equation(s):
// \id_stage|reg_file|Decoder0~36_combout  = (!\mem_wb_buffer|WB_rd_ind [3] & !\mem_wb_buffer|WB_rd_ind [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [3]),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~36 .lut_mask = 16'h000F;
defparam \id_stage|reg_file|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N12
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~37 (
// Equation(s):
// \id_stage|reg_file|Decoder0~37_combout  = (!\mem_wb_buffer|WB_rd_ind [0] & !\mem_wb_buffer|WB_rd_ind [2])

	.dataa(\mem_wb_buffer|WB_rd_ind [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~37 .lut_mask = 16'h0055;
defparam \id_stage|reg_file|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N16
cycloneive_lcell_comb \id_stage|reg_file|always2~0 (
// Equation(s):
// \id_stage|reg_file|always2~0_combout  = (\mem_wb_buffer|WB_regwrite~q  & ((\mem_wb_buffer|WB_rd_ind [1]) # ((!\id_stage|reg_file|Decoder0~37_combout ) # (!\id_stage|reg_file|Decoder0~36_combout ))))

	.dataa(\mem_wb_buffer|WB_regwrite~q ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\id_stage|reg_file|Decoder0~36_combout ),
	.datad(\id_stage|reg_file|Decoder0~37_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always2~0 .lut_mask = 16'h8AAA;
defparam \id_stage|reg_file|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N0
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~2 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~2_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|Equal1~1_combout  & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [18]))) # (!\if_id_buffer|Equal1~1_combout  & 
// (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [23]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal1~1_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~2 .lut_mask = 16'h3202;
defparam \if_id_buffer|ID_rs1_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N1
dffeas \if_id_buffer|ID_rs1_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N0
cycloneive_lcell_comb \if_id_buffer|ID_rs1_ind~3 (
// Equation(s):
// \if_id_buffer|ID_rs1_ind~3_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|Equal1~1_combout  & (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [19])) # (!\if_id_buffer|Equal1~1_combout  & 
// ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [24])))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [19]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [24]),
	.datad(\if_id_buffer|Equal1~1_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rs1_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind~3 .lut_mask = 16'h2230;
defparam \if_id_buffer|ID_rs1_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N1
dffeas \if_id_buffer|ID_rs1_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rs1_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rs1_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rs1_ind[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rs1_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N16
cycloneive_lcell_comb \id_stage|reg_file|always1~1 (
// Equation(s):
// \id_stage|reg_file|always1~1_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (\if_id_buffer|ID_rs1_ind [3] & (\if_id_buffer|ID_rs1_ind [2] $ (!\mem_wb_buffer|WB_rd_ind [2])))) # (!\mem_wb_buffer|WB_rd_ind [3] & (!\if_id_buffer|ID_rs1_ind [3] & 
// (\if_id_buffer|ID_rs1_ind [2] $ (!\mem_wb_buffer|WB_rd_ind [2]))))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\if_id_buffer|ID_rs1_ind [3]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always1~1 .lut_mask = 16'h8421;
defparam \id_stage|reg_file|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|always1~2 (
// Equation(s):
// \id_stage|reg_file|always1~2_combout  = (!\id_stage|reg_file|Equal0~0_combout  & (\id_stage|reg_file|always1~0_combout  & (\id_stage|reg_file|always2~0_combout  & \id_stage|reg_file|always1~1_combout )))

	.dataa(\id_stage|reg_file|Equal0~0_combout ),
	.datab(\id_stage|reg_file|always1~0_combout ),
	.datac(\id_stage|reg_file|always2~0_combout ),
	.datad(\id_stage|reg_file|always1~1_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always1~2 .lut_mask = 16'h4000;
defparam \id_stage|reg_file|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1[0]~24 (
// Equation(s):
// \id_stage|reg_file|Read_data1[0]~24_combout  = (!\if_id_buffer|ID_rs1_ind [4] & (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # (!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [4]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\if_id_buffer|ID_rs1_ind [2]),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[0]~24 .lut_mask = 16'h1011;
defparam \id_stage|reg_file|Read_data1[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1[0]~16 (
// Equation(s):
// \id_stage|reg_file|Read_data1[0]~16_combout  = (\if_id_buffer|ID_rs1_ind [2]) # ((\if_id_buffer|ID_rs1_ind [0] & \if_id_buffer|ID_rs1_ind [1]))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(gnd),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[0]~16 .lut_mask = 16'hFF88;
defparam \id_stage|reg_file|Read_data1[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~25 (
// Equation(s):
// \id_stage|reg_file|Read_data1~25_combout  = (\id_stage|reg_file|always1~2_combout ) # ((\id_stage|reg_file|Read_data1[0]~24_combout  & (!\if_id_buffer|ID_rs1_ind [0] & !\id_stage|reg_file|Read_data1[0]~16_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~24_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|always1~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~25 .lut_mask = 16'hFF02;
defparam \id_stage|reg_file|Read_data1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N18
cycloneive_lcell_comb \id_stage|reg_file|always2~1 (
// Equation(s):
// \id_stage|reg_file|always2~1_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\mem_wb_buffer|WB_rd_ind [0] & (\mem_wb_buffer|WB_rd_ind [1] $ (!\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\mem_wb_buffer|WB_rd_ind [0] & 
// (\mem_wb_buffer|WB_rd_ind [1] $ (!\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [1]),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always2~1 .lut_mask = 16'h9009;
defparam \id_stage|reg_file|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N26
cycloneive_lcell_comb \id_stage|reg_file|always2~2 (
// Equation(s):
// \id_stage|reg_file|always2~2_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (\if_id_buffer|ID_rs2_ind [3] & (\mem_wb_buffer|WB_rd_ind [2] $ (!\if_id_buffer|ID_rs2_ind [2])))) # (!\mem_wb_buffer|WB_rd_ind [3] & (!\if_id_buffer|ID_rs2_ind [3] & 
// (\mem_wb_buffer|WB_rd_ind [2] $ (!\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always2~2 .lut_mask = 16'h8241;
defparam \id_stage|reg_file|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N20
cycloneive_lcell_comb \id_stage|reg_file|Equal1~0 (
// Equation(s):
// \id_stage|reg_file|Equal1~0_combout  = \mem_wb_buffer|WB_rd_ind [4] $ (\if_id_buffer|ID_rs2_ind [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\if_id_buffer|ID_rs2_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Equal1~0 .lut_mask = 16'h0FF0;
defparam \id_stage|reg_file|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N2
cycloneive_lcell_comb \id_stage|reg_file|always2~3 (
// Equation(s):
// \id_stage|reg_file|always2~3_combout  = (\id_stage|reg_file|always2~0_combout  & (\id_stage|reg_file|always2~1_combout  & (\id_stage|reg_file|always2~2_combout  & !\id_stage|reg_file|Equal1~0_combout )))

	.dataa(\id_stage|reg_file|always2~0_combout ),
	.datab(\id_stage|reg_file|always2~1_combout ),
	.datac(\id_stage|reg_file|always2~2_combout ),
	.datad(\id_stage|reg_file|Equal1~0_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|always2~3 .lut_mask = 16'h0080;
defparam \id_stage|reg_file|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2[13]~24 (
// Equation(s):
// \id_stage|reg_file|Read_data2[13]~24_combout  = (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [4] & ((\if_id_buffer|ID_rs2_ind [2]) # (!\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [4]),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[13]~24 .lut_mask = 16'h0501;
defparam \id_stage|reg_file|Read_data2[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2[13]~16 (
// Equation(s):
// \id_stage|reg_file|Read_data2[13]~16_combout  = (\if_id_buffer|ID_rs2_ind [2]) # ((\if_id_buffer|ID_rs2_ind [1] & \if_id_buffer|ID_rs2_ind [0]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[13]~16 .lut_mask = 16'hFCF0;
defparam \id_stage|reg_file|Read_data2[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~25 (
// Equation(s):
// \id_stage|reg_file|Read_data2~25_combout  = (\id_stage|reg_file|always2~3_combout ) # ((\id_stage|reg_file|Read_data2[13]~24_combout  & (!\if_id_buffer|ID_rs2_ind [0] & !\id_stage|reg_file|Read_data2[13]~16_combout )))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~24_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~25 .lut_mask = 16'hAAAE;
defparam \id_stage|reg_file|Read_data2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N10
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~38 (
// Equation(s):
// \id_stage|reg_file|Decoder0~38_combout  = (\mem_wb_buffer|WB_regwrite~q  & (\mem_wb_buffer|WB_rd_ind [4] & \mem_wb_buffer|WB_rd_ind [3]))

	.dataa(\mem_wb_buffer|WB_regwrite~q ),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~38 .lut_mask = 16'hA000;
defparam \id_stage|reg_file|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~66 (
// Equation(s):
// \id_stage|reg_file|Decoder0~66_combout  = (!\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [2] & (!\mem_wb_buffer|WB_rd_ind [0] & \id_stage|reg_file|Decoder0~38_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\id_stage|reg_file|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~66_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~66 .lut_mask = 16'h0100;
defparam \id_stage|reg_file|Decoder0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N21
dffeas \id_stage|reg_file|reg_file[24][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~69 (
// Equation(s):
// \id_stage|reg_file|Decoder0~69_combout  = (!\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [2] & (!\mem_wb_buffer|WB_rd_ind [0] & \id_stage|reg_file|Decoder0~38_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\id_stage|reg_file|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~69_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~69 .lut_mask = 16'h0400;
defparam \id_stage|reg_file|Decoder0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N15
dffeas \id_stage|reg_file|reg_file[28][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N28
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~40 (
// Equation(s):
// \id_stage|reg_file|Decoder0~40_combout  = (\mem_wb_buffer|WB_regwrite~q  & (!\mem_wb_buffer|WB_rd_ind [3] & \mem_wb_buffer|WB_rd_ind [4]))

	.dataa(\mem_wb_buffer|WB_regwrite~q ),
	.datab(\mem_wb_buffer|WB_rd_ind [3]),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~40 .lut_mask = 16'h2200;
defparam \id_stage|reg_file|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~67 (
// Equation(s):
// \id_stage|reg_file|Decoder0~67_combout  = (\id_stage|reg_file|Decoder0~40_combout  & (!\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [0] & \mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~40_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~67 .lut_mask = 16'h0200;
defparam \id_stage|reg_file|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N5
dffeas \id_stage|reg_file|reg_file[20][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~68 (
// Equation(s):
// \id_stage|reg_file|Decoder0~68_combout  = (\id_stage|reg_file|Decoder0~40_combout  & (!\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [0] & !\mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~40_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~68_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~68 .lut_mask = 16'h0002;
defparam \id_stage|reg_file|Decoder0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N15
dffeas \id_stage|reg_file|reg_file[16][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~4 (
// Equation(s):
// \id_stage|reg_file|Read_data2~4_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[20][0]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[16][0]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[20][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~4 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~5 (
// Equation(s):
// \id_stage|reg_file|Read_data2~5_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~4_combout  & ((\id_stage|reg_file|reg_file[28][0]~q ))) # (!\id_stage|reg_file|Read_data2~4_combout  & (\id_stage|reg_file|reg_file[24][0]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~4_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][0]~q ),
	.datac(\id_stage|reg_file|reg_file[28][0]~q ),
	.datad(\id_stage|reg_file|Read_data2~4_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~5 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~63 (
// Equation(s):
// \id_stage|reg_file|Decoder0~63_combout  = (\id_stage|reg_file|Decoder0~40_combout  & (!\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] & \mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~40_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~63 .lut_mask = 16'h2000;
defparam \id_stage|reg_file|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N29
dffeas \id_stage|reg_file|reg_file[21][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~65 (
// Equation(s):
// \id_stage|reg_file|Decoder0~65_combout  = (!\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_rd_ind [0] & \id_stage|reg_file|Decoder0~38_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\id_stage|reg_file|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~65 .lut_mask = 16'h4000;
defparam \id_stage|reg_file|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N31
dffeas \id_stage|reg_file|reg_file[29][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~64 (
// Equation(s):
// \id_stage|reg_file|Decoder0~64_combout  = (!\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_rd_ind [0] & \id_stage|reg_file|Decoder0~38_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\id_stage|reg_file|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~64 .lut_mask = 16'h1000;
defparam \id_stage|reg_file|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N25
dffeas \id_stage|reg_file|reg_file[25][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~42 (
// Equation(s):
// \id_stage|reg_file|Decoder0~42_combout  = (\id_stage|reg_file|Decoder0~40_combout  & (!\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] & !\mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~40_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~42 .lut_mask = 16'h0020;
defparam \id_stage|reg_file|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N27
dffeas \id_stage|reg_file|reg_file[17][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~2 (
// Equation(s):
// \id_stage|reg_file|Read_data2~2_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][0]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][0]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][0]~q ),
	.datac(\id_stage|reg_file|reg_file[17][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~2 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~3 (
// Equation(s):
// \id_stage|reg_file|Read_data2~3_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~2_combout  & ((\id_stage|reg_file|reg_file[29][0]~q ))) # (!\id_stage|reg_file|Read_data2~2_combout  & (\id_stage|reg_file|reg_file[21][0]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~2_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][0]~q ),
	.datac(\id_stage|reg_file|reg_file[29][0]~q ),
	.datad(\id_stage|reg_file|Read_data2~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~3 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~6 (
// Equation(s):
// \id_stage|reg_file|Read_data2~6_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~3_combout ) # (\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~5_combout  & 
// ((!\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~5_combout ),
	.datac(\id_stage|reg_file|Read_data2~3_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~6 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~71 (
// Equation(s):
// \id_stage|reg_file|Decoder0~71_combout  = (\id_stage|reg_file|Decoder0~40_combout  & (\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] & \mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~40_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~71_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~71 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y16_N25
dffeas \id_stage|reg_file|reg_file[23][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~45 (
// Equation(s):
// \id_stage|reg_file|Decoder0~45_combout  = (\id_stage|reg_file|Decoder0~40_combout  & (\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] & !\mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~40_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~45 .lut_mask = 16'h0080;
defparam \id_stage|reg_file|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y16_N27
dffeas \id_stage|reg_file|reg_file[19][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~7 (
// Equation(s):
// \id_stage|reg_file|Read_data2~7_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][0]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][0]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~7 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~72 (
// Equation(s):
// \id_stage|reg_file|Decoder0~72_combout  = (\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_rd_ind [0] & \id_stage|reg_file|Decoder0~38_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\id_stage|reg_file|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~72_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~72 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N27
dffeas \id_stage|reg_file|reg_file[31][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~70 (
// Equation(s):
// \id_stage|reg_file|Decoder0~70_combout  = (\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_rd_ind [0] & \id_stage|reg_file|Decoder0~38_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\id_stage|reg_file|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~70_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~70 .lut_mask = 16'h2000;
defparam \id_stage|reg_file|Decoder0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N21
dffeas \id_stage|reg_file|reg_file[27][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~8 (
// Equation(s):
// \id_stage|reg_file|Read_data2~8_combout  = (\id_stage|reg_file|Read_data2~7_combout  & (((\id_stage|reg_file|reg_file[31][0]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~7_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][0]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~7_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][0]~q ),
	.datad(\id_stage|reg_file|reg_file[27][0]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~8 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~62 (
// Equation(s):
// \id_stage|reg_file|Decoder0~62_combout  = (\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [2] & (!\mem_wb_buffer|WB_rd_ind [0] & \id_stage|reg_file|Decoder0~38_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\id_stage|reg_file|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~62 .lut_mask = 16'h0800;
defparam \id_stage|reg_file|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N31
dffeas \id_stage|reg_file|reg_file[30][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~59 (
// Equation(s):
// \id_stage|reg_file|Decoder0~59_combout  = (\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [2] & (!\mem_wb_buffer|WB_rd_ind [0] & \id_stage|reg_file|Decoder0~38_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\id_stage|reg_file|Decoder0~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~59 .lut_mask = 16'h0200;
defparam \id_stage|reg_file|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N13
dffeas \id_stage|reg_file|reg_file[26][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~60 (
// Equation(s):
// \id_stage|reg_file|Decoder0~60_combout  = (\id_stage|reg_file|Decoder0~40_combout  & (\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [0] & \mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~40_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~60 .lut_mask = 16'h0800;
defparam \id_stage|reg_file|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y15_N25
dffeas \id_stage|reg_file|reg_file[22][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~61 (
// Equation(s):
// \id_stage|reg_file|Decoder0~61_combout  = (\id_stage|reg_file|Decoder0~40_combout  & (\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [0] & !\mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~40_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [0]),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~61 .lut_mask = 16'h0008;
defparam \id_stage|reg_file|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y15_N31
dffeas \id_stage|reg_file|reg_file[18][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~0 (
// Equation(s):
// \id_stage|reg_file|Read_data2~0_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][0]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][0]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][0]~q ),
	.datac(\id_stage|reg_file|reg_file[18][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~0 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~1 (
// Equation(s):
// \id_stage|reg_file|Read_data2~1_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~0_combout  & (\id_stage|reg_file|reg_file[30][0]~q )) # (!\id_stage|reg_file|Read_data2~0_combout  & ((\id_stage|reg_file|reg_file[26][0]~q ))))) # 
// (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~0_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][0]~q ),
	.datad(\id_stage|reg_file|Read_data2~0_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~1 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~9 (
// Equation(s):
// \id_stage|reg_file|Read_data2~9_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~6_combout  & (\id_stage|reg_file|Read_data2~8_combout )) # (!\id_stage|reg_file|Read_data2~6_combout  & ((\id_stage|reg_file|Read_data2~1_combout 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|Read_data2~6_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~6_combout ),
	.datac(\id_stage|reg_file|Read_data2~8_combout ),
	.datad(\id_stage|reg_file|Read_data2~1_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~9 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2[13]~13 (
// Equation(s):
// \id_stage|reg_file|Read_data2[13]~13_combout  = (\if_id_buffer|ID_rs2_ind [3] & !\if_id_buffer|ID_rs2_ind [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs2_ind [3]),
	.datad(\if_id_buffer|ID_rs2_ind [4]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[13]~13 .lut_mask = 16'h00F0;
defparam \id_stage|reg_file|Read_data2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2[13]~10 (
// Equation(s):
// \id_stage|reg_file|Read_data2[13]~10_combout  = (\if_id_buffer|ID_rs2_ind [4]) # ((\if_id_buffer|ID_rs2_ind [3] & \if_id_buffer|ID_rs2_ind [2]))

	.dataa(\if_id_buffer|ID_rs2_ind [4]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[13]~10 .lut_mask = 16'hEAEA;
defparam \id_stage|reg_file|Read_data2[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~54 (
// Equation(s):
// \id_stage|reg_file|Decoder0~54_combout  = (\mem_wb_buffer|WB_rd_ind [1] & (\id_stage|reg_file|Decoder0~37_combout  & (\mem_wb_buffer|WB_regwrite~q  & \id_stage|reg_file|Decoder0~36_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(\id_stage|reg_file|Decoder0~37_combout ),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\id_stage|reg_file|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~54 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N5
dffeas \id_stage|reg_file|reg_file[2][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~46 (
// Equation(s):
// \id_stage|reg_file|Decoder0~46_combout  = (!\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_regwrite~q  & \mem_wb_buffer|WB_rd_ind [0]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\mem_wb_buffer|WB_rd_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~46 .lut_mask = 16'h3000;
defparam \id_stage|reg_file|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~75 (
// Equation(s):
// \id_stage|reg_file|Decoder0~75_combout  = (!\mem_wb_buffer|WB_rd_ind [3] & (!\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [4] & \id_stage|reg_file|Decoder0~46_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\id_stage|reg_file|Decoder0~46_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~75_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~75 .lut_mask = 16'h0100;
defparam \id_stage|reg_file|Decoder0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N17
dffeas \id_stage|reg_file|reg_file[1][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2[13]~17 (
// Equation(s):
// \id_stage|reg_file|Read_data2[13]~17_combout  = (!\if_id_buffer|ID_rs2_ind [2] & \if_id_buffer|ID_rs2_ind [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[13]~17 .lut_mask = 16'h0F00;
defparam \id_stage|reg_file|Read_data2[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~18 (
// Equation(s):
// \id_stage|reg_file|Read_data2~18_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][0]~q )) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[1][0]~q )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][0]~q ),
	.datac(\id_stage|reg_file|reg_file[1][0]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~18 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~76 (
// Equation(s):
// \id_stage|reg_file|Decoder0~76_combout  = (!\mem_wb_buffer|WB_rd_ind [3] & (\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [4] & \id_stage|reg_file|Decoder0~46_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\id_stage|reg_file|Decoder0~46_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~76_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~76 .lut_mask = 16'h0400;
defparam \id_stage|reg_file|Decoder0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N27
dffeas \id_stage|reg_file|reg_file[3][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][0]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][0]~feeder_combout  = \wb_stage|Write_Data_RegFile[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][0]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~39 (
// Equation(s):
// \id_stage|reg_file|Decoder0~39_combout  = (\mem_wb_buffer|WB_rd_ind [1] & !\mem_wb_buffer|WB_rd_ind [0])

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_rd_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~39 .lut_mask = 16'h00CC;
defparam \id_stage|reg_file|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~50 (
// Equation(s):
// \id_stage|reg_file|Decoder0~50_combout  = (\id_stage|reg_file|Decoder0~36_combout  & (\mem_wb_buffer|WB_regwrite~q  & (\mem_wb_buffer|WB_rd_ind [2] & \id_stage|reg_file|Decoder0~39_combout )))

	.dataa(\id_stage|reg_file|Decoder0~36_combout ),
	.datab(\mem_wb_buffer|WB_regwrite~q ),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_stage|reg_file|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~50 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y17_N29
dffeas \id_stage|reg_file|reg_file[6][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~44 (
// Equation(s):
// \id_stage|reg_file|Decoder0~44_combout  = (\mem_wb_buffer|WB_rd_ind [1] & \mem_wb_buffer|WB_rd_ind [0])

	.dataa(\mem_wb_buffer|WB_rd_ind [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_rd_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~44 .lut_mask = 16'hAA00;
defparam \id_stage|reg_file|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~53 (
// Equation(s):
// \id_stage|reg_file|Decoder0~53_combout  = (\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_regwrite~q  & (\id_stage|reg_file|Decoder0~36_combout  & \id_stage|reg_file|Decoder0~44_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [2]),
	.datab(\mem_wb_buffer|WB_regwrite~q ),
	.datac(\id_stage|reg_file|Decoder0~36_combout ),
	.datad(\id_stage|reg_file|Decoder0~44_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~53 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N11
dffeas \id_stage|reg_file|reg_file[7][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~41 (
// Equation(s):
// \id_stage|reg_file|Decoder0~41_combout  = (\mem_wb_buffer|WB_rd_ind [0] & !\mem_wb_buffer|WB_rd_ind [1])

	.dataa(\mem_wb_buffer|WB_rd_ind [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~41 .lut_mask = 16'h00AA;
defparam \id_stage|reg_file|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~51 (
// Equation(s):
// \id_stage|reg_file|Decoder0~51_combout  = (\id_stage|reg_file|Decoder0~36_combout  & (\id_stage|reg_file|Decoder0~41_combout  & (\mem_wb_buffer|WB_rd_ind [2] & \mem_wb_buffer|WB_regwrite~q )))

	.dataa(\id_stage|reg_file|Decoder0~36_combout ),
	.datab(\id_stage|reg_file|Decoder0~41_combout ),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\mem_wb_buffer|WB_regwrite~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~51 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N21
dffeas \id_stage|reg_file|reg_file[5][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~43 (
// Equation(s):
// \id_stage|reg_file|Decoder0~43_combout  = (!\mem_wb_buffer|WB_rd_ind [0] & !\mem_wb_buffer|WB_rd_ind [1])

	.dataa(\mem_wb_buffer|WB_rd_ind [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~43 .lut_mask = 16'h0055;
defparam \id_stage|reg_file|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~52 (
// Equation(s):
// \id_stage|reg_file|Decoder0~52_combout  = (\id_stage|reg_file|Decoder0~43_combout  & (\id_stage|reg_file|Decoder0~36_combout  & (\mem_wb_buffer|WB_regwrite~q  & \mem_wb_buffer|WB_rd_ind [2])))

	.dataa(\id_stage|reg_file|Decoder0~43_combout ),
	.datab(\id_stage|reg_file|Decoder0~36_combout ),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\mem_wb_buffer|WB_rd_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~52 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y17_N19
dffeas \id_stage|reg_file|reg_file[4][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~14 (
// Equation(s):
// \id_stage|reg_file|Read_data2~14_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][0]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][0]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~14 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~15 (
// Equation(s):
// \id_stage|reg_file|Read_data2~15_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~14_combout  & ((\id_stage|reg_file|reg_file[7][0]~q ))) # (!\id_stage|reg_file|Read_data2~14_combout  & (\id_stage|reg_file|reg_file[6][0]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~14_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][0]~q ),
	.datac(\id_stage|reg_file|reg_file[7][0]~q ),
	.datad(\id_stage|reg_file|Read_data2~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~15 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~19 (
// Equation(s):
// \id_stage|reg_file|Read_data2~19_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~18_combout  & (\id_stage|reg_file|reg_file[3][0]~q )) # (!\id_stage|reg_file|Read_data2~18_combout  & 
// ((\id_stage|reg_file|Read_data2~15_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2~18_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~18_combout ),
	.datac(\id_stage|reg_file|reg_file[3][0]~q ),
	.datad(\id_stage|reg_file|Read_data2~15_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~19 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~73 (
// Equation(s):
// \id_stage|reg_file|Decoder0~73_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (!\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [4] & \id_stage|reg_file|Decoder0~46_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\id_stage|reg_file|Decoder0~46_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~73_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~73 .lut_mask = 16'h0200;
defparam \id_stage|reg_file|Decoder0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N25
dffeas \id_stage|reg_file|reg_file[9][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~74 (
// Equation(s):
// \id_stage|reg_file|Decoder0~74_combout  = (\mem_wb_buffer|WB_rd_ind [3] & (\mem_wb_buffer|WB_rd_ind [1] & (!\mem_wb_buffer|WB_rd_ind [4] & \id_stage|reg_file|Decoder0~46_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [1]),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\id_stage|reg_file|Decoder0~46_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~74_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~74 .lut_mask = 16'h0800;
defparam \id_stage|reg_file|Decoder0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N11
dffeas \id_stage|reg_file|reg_file[11][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N24
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~47 (
// Equation(s):
// \id_stage|reg_file|Decoder0~47_combout  = (!\mem_wb_buffer|WB_rd_ind [4] & \mem_wb_buffer|WB_rd_ind [3])

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_rd_ind [4]),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~47 .lut_mask = 16'h3300;
defparam \id_stage|reg_file|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~48 (
// Equation(s):
// \id_stage|reg_file|Decoder0~48_combout  = (\id_stage|reg_file|Decoder0~47_combout  & (\id_stage|reg_file|Decoder0~37_combout  & (\mem_wb_buffer|WB_regwrite~q  & \mem_wb_buffer|WB_rd_ind [1])))

	.dataa(\id_stage|reg_file|Decoder0~47_combout ),
	.datab(\id_stage|reg_file|Decoder0~37_combout ),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~48 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y18_N25
dffeas \id_stage|reg_file|reg_file[10][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~49 (
// Equation(s):
// \id_stage|reg_file|Decoder0~49_combout  = (\id_stage|reg_file|Decoder0~47_combout  & (\id_stage|reg_file|Decoder0~37_combout  & (\mem_wb_buffer|WB_regwrite~q  & !\mem_wb_buffer|WB_rd_ind [1])))

	.dataa(\id_stage|reg_file|Decoder0~47_combout ),
	.datab(\id_stage|reg_file|Decoder0~37_combout ),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\mem_wb_buffer|WB_rd_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~49 .lut_mask = 16'h0080;
defparam \id_stage|reg_file|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N29
dffeas \id_stage|reg_file|reg_file[8][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~11 (
// Equation(s):
// \id_stage|reg_file|Read_data2~11_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][0]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][0]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][0]~q ),
	.datac(\id_stage|reg_file|reg_file[8][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~11 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~12 (
// Equation(s):
// \id_stage|reg_file|Read_data2~12_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~11_combout  & ((\id_stage|reg_file|reg_file[11][0]~q ))) # (!\id_stage|reg_file|Read_data2~11_combout  & (\id_stage|reg_file|reg_file[9][0]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~11_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][0]~q ),
	.datac(\id_stage|reg_file|reg_file[11][0]~q ),
	.datad(\id_stage|reg_file|Read_data2~11_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~12 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~20 (
// Equation(s):
// \id_stage|reg_file|Read_data2~20_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout ) # ((\id_stage|reg_file|Read_data2~12_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~10_combout  & (\id_stage|reg_file|Read_data2~19_combout )))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~19_combout ),
	.datad(\id_stage|reg_file|Read_data2~12_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~20 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~58 (
// Equation(s):
// \id_stage|reg_file|Decoder0~58_combout  = (\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_regwrite~q  & (\id_stage|reg_file|Decoder0~47_combout  & \id_stage|reg_file|Decoder0~44_combout )))

	.dataa(\mem_wb_buffer|WB_rd_ind [2]),
	.datab(\mem_wb_buffer|WB_regwrite~q ),
	.datac(\id_stage|reg_file|Decoder0~47_combout ),
	.datad(\id_stage|reg_file|Decoder0~44_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~58 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y16_N31
dffeas \id_stage|reg_file|reg_file[15][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~55 (
// Equation(s):
// \id_stage|reg_file|Decoder0~55_combout  = (\id_stage|reg_file|Decoder0~47_combout  & (\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_regwrite~q  & \id_stage|reg_file|Decoder0~39_combout )))

	.dataa(\id_stage|reg_file|Decoder0~47_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\id_stage|reg_file|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~55 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y16_N25
dffeas \id_stage|reg_file|reg_file[14][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~56 (
// Equation(s):
// \id_stage|reg_file|Decoder0~56_combout  = (\mem_wb_buffer|WB_rd_ind [2] & (\id_stage|reg_file|Decoder0~41_combout  & (\id_stage|reg_file|Decoder0~47_combout  & \mem_wb_buffer|WB_regwrite~q )))

	.dataa(\mem_wb_buffer|WB_rd_ind [2]),
	.datab(\id_stage|reg_file|Decoder0~41_combout ),
	.datac(\id_stage|reg_file|Decoder0~47_combout ),
	.datad(\mem_wb_buffer|WB_regwrite~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~56 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N17
dffeas \id_stage|reg_file|reg_file[13][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Decoder0~57 (
// Equation(s):
// \id_stage|reg_file|Decoder0~57_combout  = (\id_stage|reg_file|Decoder0~43_combout  & (\mem_wb_buffer|WB_rd_ind [2] & (\mem_wb_buffer|WB_regwrite~q  & \id_stage|reg_file|Decoder0~47_combout )))

	.dataa(\id_stage|reg_file|Decoder0~43_combout ),
	.datab(\mem_wb_buffer|WB_rd_ind [2]),
	.datac(\mem_wb_buffer|WB_regwrite~q ),
	.datad(\id_stage|reg_file|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Decoder0~57 .lut_mask = 16'h8000;
defparam \id_stage|reg_file|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N21
dffeas \id_stage|reg_file|reg_file[12][0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~21 (
// Equation(s):
// \id_stage|reg_file|Read_data2~21_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][0]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][0]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[13][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][0]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~21 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~22 (
// Equation(s):
// \id_stage|reg_file|Read_data2~22_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~21_combout  & (\id_stage|reg_file|reg_file[15][0]~q )) # (!\id_stage|reg_file|Read_data2~21_combout  & ((\id_stage|reg_file|reg_file[14][0]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~21_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][0]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][0]~q ),
	.datad(\id_stage|reg_file|Read_data2~21_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~22 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~23 (
// Equation(s):
// \id_stage|reg_file|Read_data2~23_combout  = (\id_stage|reg_file|Read_data2~20_combout  & (((\id_stage|reg_file|Read_data2~22_combout ) # (!\id_stage|reg_file|Read_data2[13]~10_combout )))) # (!\id_stage|reg_file|Read_data2~20_combout  & 
// (\id_stage|reg_file|Read_data2~9_combout  & (\id_stage|reg_file|Read_data2[13]~10_combout )))

	.dataa(\id_stage|reg_file|Read_data2~9_combout ),
	.datab(\id_stage|reg_file|Read_data2~20_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datad(\id_stage|reg_file|Read_data2~22_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~23 .lut_mask = 16'hEC2C;
defparam \id_stage|reg_file|Read_data2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~26 (
// Equation(s):
// \id_stage|reg_file|Read_data2~26_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[0]~0_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~23_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~23_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.datad(\id_stage|reg_file|Read_data2~23_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~26 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N25
dffeas \id_stage|reg_file|Read_data2[0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N6
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~0 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~0_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [0] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\id_stage|reg_file|Read_data2 [0]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~0 .lut_mask = 16'h0B00;
defparam \id_ex_buffer1|EX1_rs2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y14_N7
dffeas \id_ex_buffer1|EX1_rs2[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N28
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[0]~5 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[0]~5_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[0]~0_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [0]) # ((\idhaz2~3_combout  & \wb_stage|Write_Data_RegFile[0]~0_combout 
// ))))

	.dataa(\id_ex_buffer1|EX1_rs2 [0]),
	.datab(\idhaz2~3_combout ),
	.datac(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[0]~5 .lut_mask = 16'hF0EA;
defparam \forwarding_stage|store_rs2_mux|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N26
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[0]~4 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[0]~4_combout  = (\idhaz2~3_combout  & (((\ex_stage|Add0~2_combout )))) # (!\idhaz2~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [0] & (\exhaz2~3_combout )))

	.dataa(\idhaz2~3_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.datac(\exhaz2~3_combout ),
	.datad(\ex_stage|Add0~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[0]~4 .lut_mask = 16'hEA40;
defparam \forwarding_stage|store_rs2_mux|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N28
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[0]~6 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[0]~6_combout  = (\forwarding_stage|store_rs2_mux|out[0]~4_combout ) # ((\forwarding_stage|store_rs2_mux|out[0]~5_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(\forwarding_stage|store_rs2_mux|out[0]~5_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[0]~4_combout ),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[0]~6 .lut_mask = 16'hFAF0;
defparam \forwarding_stage|store_rs2_mux|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y10_N29
dffeas \id_ex_buffer2|EX2_rs2_out[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[0] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N16
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[0]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[0]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [0]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[0]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y10_N17
dffeas \ex_mem_buffer|MEM_rs2[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[0] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N6
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr3 (
// Equation(s):
// \ex_stage|alu_oper|WideOr3~combout  = ((\ex_stage|alu_oper|Equal16~0_combout ) # ((\ex_stage|alu_oper|Equal8~3_combout  & \ex_stage|alu_oper|Equal17~0_combout ))) # (!\ex_stage|alu_oper|WideOr3~0_combout )

	.dataa(\ex_stage|alu_oper|WideOr3~0_combout ),
	.datab(\ex_stage|alu_oper|Equal8~3_combout ),
	.datac(\ex_stage|alu_oper|Equal17~0_combout ),
	.datad(\ex_stage|alu_oper|Equal16~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr3 .lut_mask = 16'hFFD5;
defparam \ex_stage|alu_oper|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N28
cycloneive_lcell_comb \ex_stage|alu_oper|ALU_OP[2] (
// Equation(s):
// \ex_stage|alu_oper|ALU_OP [2] = (\ex_stage|alu_oper|WideNor0~6_combout  & (\ex_stage|alu_oper|WideOr3~combout )) # (!\ex_stage|alu_oper|WideNor0~6_combout  & ((\ex_stage|alu_oper|ALU_OP [2])))

	.dataa(\ex_stage|alu_oper|WideOr3~combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [2]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|ALU_OP [2]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|ALU_OP[2] .lut_mask = 16'hAACC;
defparam \ex_stage|alu_oper|ALU_OP[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N6
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B[1]~1 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B[1]~1_combout  = (\id_stage|immed_gen|always0~2_combout  & (\if_id_buffer|ID_INST [1])) # (!\id_stage|immed_gen|always0~2_combout  & ((\if_id_buffer|ID_INST [7])))

	.dataa(\if_id_buffer|ID_INST [1]),
	.datab(\if_id_buffer|ID_INST [7]),
	.datac(gnd),
	.datad(\id_stage|immed_gen|always0~2_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[1]~1 .lut_mask = 16'hAACC;
defparam \id_ex_buffer1|EX1_forward_to_B[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1_ind~2 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1_ind~2_combout  = (\if_id_buffer|ID_rs1_ind [2] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind~2 .lut_mask = 16'h008A;
defparam \id_ex_buffer1|EX1_rs1_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y13_N29
dffeas \id_ex_buffer1|EX1_rs1_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_rs1_ind~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1_ind~3 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1_ind~3_combout  = (\if_id_buffer|ID_rs1_ind [3] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_rs1_ind [3]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind~3 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs1_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y13_N7
dffeas \id_ex_buffer1|EX1_rs1_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_rs1_ind~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N4
cycloneive_lcell_comb \exhaz~1 (
// Equation(s):
// \exhaz~1_combout  = (\ex_mem_buffer|MEM_rd_ind [2] & (\id_ex_buffer1|EX1_rs1_ind [2] & (\ex_mem_buffer|MEM_rd_ind [3] $ (!\id_ex_buffer1|EX1_rs1_ind [3])))) # (!\ex_mem_buffer|MEM_rd_ind [2] & (!\id_ex_buffer1|EX1_rs1_ind [2] & (\ex_mem_buffer|MEM_rd_ind 
// [3] $ (!\id_ex_buffer1|EX1_rs1_ind [3]))))

	.dataa(\ex_mem_buffer|MEM_rd_ind [2]),
	.datab(\id_ex_buffer1|EX1_rs1_ind [2]),
	.datac(\ex_mem_buffer|MEM_rd_ind [3]),
	.datad(\id_ex_buffer1|EX1_rs1_ind [3]),
	.cin(gnd),
	.combout(\exhaz~1_combout ),
	.cout());
// synopsys translate_off
defparam \exhaz~1 .lut_mask = 16'h9009;
defparam \exhaz~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N10
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1_ind~1 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1_ind~1_combout  = (\if_id_buffer|ID_rs1_ind [1] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1_ind~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind~1 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs1_ind~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y13_N11
dffeas \id_ex_buffer1|EX1_rs1_ind[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1_ind~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1_ind [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1_ind[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1_ind~0 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1_ind~0_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_rs1_ind [0] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1_ind~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind~0 .lut_mask = 16'h4044;
defparam \id_ex_buffer1|EX1_rs1_ind~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y13_N1
dffeas \id_ex_buffer1|EX1_rs1_ind[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1_ind~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1_ind [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1_ind[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N2
cycloneive_lcell_comb \exhaz~0 (
// Equation(s):
// \exhaz~0_combout  = (\id_ex_buffer1|EX1_rs1_ind [1] & (\ex_mem_buffer|MEM_rd_ind [1] & (\ex_mem_buffer|MEM_rd_ind [0] $ (!\id_ex_buffer1|EX1_rs1_ind [0])))) # (!\id_ex_buffer1|EX1_rs1_ind [1] & (!\ex_mem_buffer|MEM_rd_ind [1] & (\ex_mem_buffer|MEM_rd_ind 
// [0] $ (!\id_ex_buffer1|EX1_rs1_ind [0]))))

	.dataa(\id_ex_buffer1|EX1_rs1_ind [1]),
	.datab(\ex_mem_buffer|MEM_rd_ind [0]),
	.datac(\ex_mem_buffer|MEM_rd_ind [1]),
	.datad(\id_ex_buffer1|EX1_rs1_ind [0]),
	.cin(gnd),
	.combout(\exhaz~0_combout ),
	.cout());
// synopsys translate_off
defparam \exhaz~0 .lut_mask = 16'h8421;
defparam \exhaz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N14
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1_ind~4 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1_ind~4_combout  = (\if_id_buffer|ID_rs1_ind [4] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_rs1_ind [4]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind~4 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_rs1_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y13_N25
dffeas \id_ex_buffer1|EX1_rs1_ind[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_rs1_ind~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1_ind [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1_ind[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1_ind[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N2
cycloneive_lcell_comb \exhaz~2 (
// Equation(s):
// \exhaz~2_combout  = (\ex_mem_buffer|MEM_regwrite~q  & (\ex_mem_buffer|MEM_rd_indzero~q  & (\ex_mem_buffer|MEM_rd_ind [4] $ (!\id_ex_buffer1|EX1_rs1_ind [4]))))

	.dataa(\ex_mem_buffer|MEM_rd_ind [4]),
	.datab(\ex_mem_buffer|MEM_regwrite~q ),
	.datac(\ex_mem_buffer|MEM_rd_indzero~q ),
	.datad(\id_ex_buffer1|EX1_rs1_ind [4]),
	.cin(gnd),
	.combout(\exhaz~2_combout ),
	.cout());
// synopsys translate_off
defparam \exhaz~2 .lut_mask = 16'h8040;
defparam \exhaz~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N12
cycloneive_lcell_comb \exhaz~3 (
// Equation(s):
// \exhaz~3_combout  = (\exhaz~1_combout  & (\exhaz~0_combout  & \exhaz~2_combout ))

	.dataa(\exhaz~1_combout ),
	.datab(\exhaz~0_combout ),
	.datac(gnd),
	.datad(\exhaz~2_combout ),
	.cin(gnd),
	.combout(\exhaz~3_combout ),
	.cout());
// synopsys translate_off
defparam \exhaz~3 .lut_mask = 16'h8800;
defparam \exhaz~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N22
cycloneive_lcell_comb \idhaz~2 (
// Equation(s):
// \idhaz~2_combout  = (\id_ex_buffer2|EX2_regwrite~q  & (\id_ex_buffer2|EX2_rd_indzero~q  & (\id_ex_buffer1|EX1_rs1_ind [4] $ (!\id_ex_buffer2|EX2_rd_ind [4]))))

	.dataa(\id_ex_buffer2|EX2_regwrite~q ),
	.datab(\id_ex_buffer1|EX1_rs1_ind [4]),
	.datac(\id_ex_buffer2|EX2_rd_ind [4]),
	.datad(\id_ex_buffer2|EX2_rd_indzero~q ),
	.cin(gnd),
	.combout(\idhaz~2_combout ),
	.cout());
// synopsys translate_off
defparam \idhaz~2 .lut_mask = 16'h8200;
defparam \idhaz~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N4
cycloneive_lcell_comb \idhaz~0 (
// Equation(s):
// \idhaz~0_combout  = (\id_ex_buffer1|EX1_rs1_ind [1] & (\id_ex_buffer2|EX2_rd_ind [1] & (\id_ex_buffer1|EX1_rs1_ind [0] $ (!\id_ex_buffer2|EX2_rd_ind [0])))) # (!\id_ex_buffer1|EX1_rs1_ind [1] & (!\id_ex_buffer2|EX2_rd_ind [1] & (\id_ex_buffer1|EX1_rs1_ind 
// [0] $ (!\id_ex_buffer2|EX2_rd_ind [0]))))

	.dataa(\id_ex_buffer1|EX1_rs1_ind [1]),
	.datab(\id_ex_buffer1|EX1_rs1_ind [0]),
	.datac(\id_ex_buffer2|EX2_rd_ind [0]),
	.datad(\id_ex_buffer2|EX2_rd_ind [1]),
	.cin(gnd),
	.combout(\idhaz~0_combout ),
	.cout());
// synopsys translate_off
defparam \idhaz~0 .lut_mask = 16'h8241;
defparam \idhaz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N30
cycloneive_lcell_comb \FA|alu_selA[1]~9 (
// Equation(s):
// \FA|alu_selA[1]~9_combout  = (\exhaz~3_combout ) # ((\idhaz~2_combout  & (\idhaz~0_combout  & \idhaz~1_combout )))

	.dataa(\exhaz~3_combout ),
	.datab(\idhaz~2_combout ),
	.datac(\idhaz~0_combout ),
	.datad(\idhaz~1_combout ),
	.cin(gnd),
	.combout(\FA|alu_selA[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FA|alu_selA[1]~9 .lut_mask = 16'hEAAA;
defparam \FA|alu_selA[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N24
cycloneive_lcell_comb \FA|alu_selA~4 (
// Equation(s):
// \FA|alu_selA~4_combout  = (\id_ex_buffer1|EX1_rs1_ind [1] & (\mem_wb_buffer|WB_rd_ind [1] & (\mem_wb_buffer|WB_rd_ind [0] $ (!\id_ex_buffer1|EX1_rs1_ind [0])))) # (!\id_ex_buffer1|EX1_rs1_ind [1] & (!\mem_wb_buffer|WB_rd_ind [1] & 
// (\mem_wb_buffer|WB_rd_ind [0] $ (!\id_ex_buffer1|EX1_rs1_ind [0]))))

	.dataa(\id_ex_buffer1|EX1_rs1_ind [1]),
	.datab(\mem_wb_buffer|WB_rd_ind [0]),
	.datac(\mem_wb_buffer|WB_rd_ind [1]),
	.datad(\id_ex_buffer1|EX1_rs1_ind [0]),
	.cin(gnd),
	.combout(\FA|alu_selA~4_combout ),
	.cout());
// synopsys translate_off
defparam \FA|alu_selA~4 .lut_mask = 16'h8421;
defparam \FA|alu_selA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N0
cycloneive_lcell_comb \FA|alu_selA~6 (
// Equation(s):
// \FA|alu_selA~6_combout  = (\mem_wb_buffer|WB_regwrite~q  & (\mem_wb_buffer|WB_rd_indzero~q  & (\id_ex_buffer1|EX1_rs1_ind [4] $ (!\mem_wb_buffer|WB_rd_ind [4]))))

	.dataa(\mem_wb_buffer|WB_regwrite~q ),
	.datab(\id_ex_buffer1|EX1_rs1_ind [4]),
	.datac(\mem_wb_buffer|WB_rd_ind [4]),
	.datad(\mem_wb_buffer|WB_rd_indzero~q ),
	.cin(gnd),
	.combout(\FA|alu_selA~6_combout ),
	.cout());
// synopsys translate_off
defparam \FA|alu_selA~6 .lut_mask = 16'h8200;
defparam \FA|alu_selA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N18
cycloneive_lcell_comb \FA|alu_selA~5 (
// Equation(s):
// \FA|alu_selA~5_combout  = (\id_ex_buffer1|EX1_rs1_ind [3] & (\mem_wb_buffer|WB_rd_ind [3] & (\mem_wb_buffer|WB_rd_ind [2] $ (!\id_ex_buffer1|EX1_rs1_ind [2])))) # (!\id_ex_buffer1|EX1_rs1_ind [3] & (!\mem_wb_buffer|WB_rd_ind [3] & 
// (\mem_wb_buffer|WB_rd_ind [2] $ (!\id_ex_buffer1|EX1_rs1_ind [2]))))

	.dataa(\id_ex_buffer1|EX1_rs1_ind [3]),
	.datab(\mem_wb_buffer|WB_rd_ind [3]),
	.datac(\mem_wb_buffer|WB_rd_ind [2]),
	.datad(\id_ex_buffer1|EX1_rs1_ind [2]),
	.cin(gnd),
	.combout(\FA|alu_selA~5_combout ),
	.cout());
// synopsys translate_off
defparam \FA|alu_selA~5 .lut_mask = 16'h9009;
defparam \FA|alu_selA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N26
cycloneive_lcell_comb \FA|alu_selA~7 (
// Equation(s):
// \FA|alu_selA~7_combout  = (\FA|alu_selA~6_combout  & \FA|alu_selA~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FA|alu_selA~6_combout ),
	.datad(\FA|alu_selA~5_combout ),
	.cin(gnd),
	.combout(\FA|alu_selA~7_combout ),
	.cout());
// synopsys translate_off
defparam \FA|alu_selA~7 .lut_mask = 16'hF000;
defparam \FA|alu_selA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N28
cycloneive_lcell_comb \FA|alu_selA[0]~8 (
// Equation(s):
// \FA|alu_selA[0]~8_combout  = (\idhaz~3_combout ) # ((!\exhaz~3_combout  & (\FA|alu_selA~4_combout  & \FA|alu_selA~7_combout )))

	.dataa(\exhaz~3_combout ),
	.datab(\FA|alu_selA~4_combout ),
	.datac(\FA|alu_selA~7_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\FA|alu_selA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FA|alu_selA[0]~8 .lut_mask = 16'hFF40;
defparam \FA|alu_selA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y12_N17
dffeas \mem_wb_buffer|WB_ALU_OUT[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[2] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N26
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[2]~10 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[2]~10_combout  = (\idhaz2~3_combout  & (((\ex_stage|Add0~7_combout )))) # (!\idhaz2~3_combout  & (\exhaz2~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [2])))

	.dataa(\exhaz2~3_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.datad(\ex_stage|Add0~7_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[2]~10 .lut_mask = 16'hEC20;
defparam \forwarding_stage|store_rs2_mux|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N23
dffeas \id_stage|reg_file|reg_file[30][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N21
dffeas \id_stage|reg_file|reg_file[26][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N1
dffeas \id_stage|reg_file|reg_file[22][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N15
dffeas \id_stage|reg_file|reg_file[18][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~48 (
// Equation(s):
// \id_stage|reg_file|Read_data2~48_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][2]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][2]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][2]~q ),
	.datac(\id_stage|reg_file|reg_file[18][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~48_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~48 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~49 (
// Equation(s):
// \id_stage|reg_file|Read_data2~49_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~48_combout  & (\id_stage|reg_file|reg_file[30][2]~q )) # (!\id_stage|reg_file|Read_data2~48_combout  & ((\id_stage|reg_file|reg_file[26][2]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~48_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][2]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][2]~q ),
	.datad(\id_stage|reg_file|Read_data2~48_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~49_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~49 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y16_N9
dffeas \id_stage|reg_file|reg_file[23][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N11
dffeas \id_stage|reg_file|reg_file[19][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~55 (
// Equation(s):
// \id_stage|reg_file|Read_data2~55_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][2]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][2]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][2]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~55_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~55 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N7
dffeas \id_stage|reg_file|reg_file[31][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N25
dffeas \id_stage|reg_file|reg_file[27][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~56 (
// Equation(s):
// \id_stage|reg_file|Read_data2~56_combout  = (\id_stage|reg_file|Read_data2~55_combout  & (((\id_stage|reg_file|reg_file[31][2]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~55_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][2]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~55_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][2]~q ),
	.datad(\id_stage|reg_file|reg_file[27][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~56_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~56 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N17
dffeas \id_stage|reg_file|reg_file[25][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N11
dffeas \id_stage|reg_file|reg_file[17][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~50 (
// Equation(s):
// \id_stage|reg_file|Read_data2~50_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][2]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][2]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][2]~q ),
	.datac(\id_stage|reg_file|reg_file[17][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~50_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~50 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N19
dffeas \id_stage|reg_file|reg_file[29][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N17
dffeas \id_stage|reg_file|reg_file[21][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~51 (
// Equation(s):
// \id_stage|reg_file|Read_data2~51_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~50_combout  & (\id_stage|reg_file|reg_file[29][2]~q )) # (!\id_stage|reg_file|Read_data2~50_combout  & ((\id_stage|reg_file|reg_file[21][2]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|Read_data2~50_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|Read_data2~50_combout ),
	.datac(\id_stage|reg_file|reg_file[29][2]~q ),
	.datad(\id_stage|reg_file|reg_file[21][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~51_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~51 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N16
cycloneive_lcell_comb \id_stage|reg_file|reg_file[20][2]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[20][2]~feeder_combout  = \wb_stage|Write_Data_RegFile[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[20][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][2]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[20][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N17
dffeas \id_stage|reg_file|reg_file[20][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N19
dffeas \id_stage|reg_file|reg_file[28][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N25
dffeas \id_stage|reg_file|reg_file[24][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N15
dffeas \id_stage|reg_file|reg_file[16][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~52 (
// Equation(s):
// \id_stage|reg_file|Read_data2~52_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][2]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][2]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][2]~q ),
	.datac(\id_stage|reg_file|reg_file[16][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~52_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~52 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~53 (
// Equation(s):
// \id_stage|reg_file|Read_data2~53_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~52_combout  & ((\id_stage|reg_file|reg_file[28][2]~q ))) # (!\id_stage|reg_file|Read_data2~52_combout  & (\id_stage|reg_file|reg_file[20][2]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~52_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][2]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][2]~q ),
	.datad(\id_stage|reg_file|Read_data2~52_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~53_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~53 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~54 (
// Equation(s):
// \id_stage|reg_file|Read_data2~54_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~51_combout )) # (!\if_id_buffer|ID_rs2_ind 
// [0] & ((\id_stage|reg_file|Read_data2~53_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~51_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2~53_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~54_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~54 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~57 (
// Equation(s):
// \id_stage|reg_file|Read_data2~57_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~54_combout  & ((\id_stage|reg_file|Read_data2~56_combout ))) # (!\id_stage|reg_file|Read_data2~54_combout  & 
// (\id_stage|reg_file|Read_data2~49_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~54_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~49_combout ),
	.datac(\id_stage|reg_file|Read_data2~56_combout ),
	.datad(\id_stage|reg_file|Read_data2~54_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~57_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~57 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y17_N1
dffeas \id_stage|reg_file|reg_file[9][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y17_N23
dffeas \id_stage|reg_file|reg_file[11][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N31
dffeas \id_stage|reg_file|reg_file[10][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N15
dffeas \id_stage|reg_file|reg_file[8][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~58 (
// Equation(s):
// \id_stage|reg_file|Read_data2~58_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][2]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][2]~q )))))

	.dataa(\id_stage|reg_file|reg_file[10][2]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~58_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~58 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~59 (
// Equation(s):
// \id_stage|reg_file|Read_data2~59_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~58_combout  & ((\id_stage|reg_file|reg_file[11][2]~q ))) # (!\id_stage|reg_file|Read_data2~58_combout  & (\id_stage|reg_file|reg_file[9][2]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~58_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][2]~q ),
	.datac(\id_stage|reg_file|reg_file[11][2]~q ),
	.datad(\id_stage|reg_file|Read_data2~58_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~59_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~59 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N15
dffeas \id_stage|reg_file|reg_file[2][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N23
dffeas \id_stage|reg_file|reg_file[1][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~62 (
// Equation(s):
// \id_stage|reg_file|Read_data2~62_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][2]~q )) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[1][2]~q )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][2]~q ),
	.datac(\id_stage|reg_file|reg_file[1][2]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~62_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~62 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y17_N23
dffeas \id_stage|reg_file|reg_file[5][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N15
dffeas \id_stage|reg_file|reg_file[4][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~60 (
// Equation(s):
// \id_stage|reg_file|Read_data2~60_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][2]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][2]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][2]~q ),
	.datac(\id_stage|reg_file|reg_file[4][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~60_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~60 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][2]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][2]~feeder_combout  = \wb_stage|Write_Data_RegFile[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][2]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y17_N25
dffeas \id_stage|reg_file|reg_file[6][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N17
dffeas \id_stage|reg_file|reg_file[7][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~61 (
// Equation(s):
// \id_stage|reg_file|Read_data2~61_combout  = (\id_stage|reg_file|Read_data2~60_combout  & (((\id_stage|reg_file|reg_file[7][2]~q ) # (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~60_combout  & (\id_stage|reg_file|reg_file[6][2]~q  & 
// ((\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data2~60_combout ),
	.datab(\id_stage|reg_file|reg_file[6][2]~q ),
	.datac(\id_stage|reg_file|reg_file[7][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~61_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~61 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N25
dffeas \id_stage|reg_file|reg_file[3][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~63 (
// Equation(s):
// \id_stage|reg_file|Read_data2~63_combout  = (\id_stage|reg_file|Read_data2~62_combout  & (((\id_stage|reg_file|reg_file[3][2]~q ) # (!\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2~62_combout  & 
// (\id_stage|reg_file|Read_data2~61_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~62_combout ),
	.datab(\id_stage|reg_file|Read_data2~61_combout ),
	.datac(\id_stage|reg_file|reg_file[3][2]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~63_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~63 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~64 (
// Equation(s):
// \id_stage|reg_file|Read_data2~64_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (\id_stage|reg_file|Read_data2~59_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~63_combout )))))

	.dataa(\id_stage|reg_file|Read_data2~59_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~63_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~64_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~64 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|Read_data2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][2]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][2]~feeder_combout  = \wb_stage|Write_Data_RegFile[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][2]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N7
dffeas \id_stage|reg_file|reg_file[15][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N3
dffeas \id_stage|reg_file|reg_file[14][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N19
dffeas \id_stage|reg_file|reg_file[13][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N13
dffeas \id_stage|reg_file|reg_file[12][2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~65 (
// Equation(s):
// \id_stage|reg_file|Read_data2~65_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][2]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][2]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[13][2]~q ),
	.datac(\id_stage|reg_file|reg_file[12][2]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~65_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~65 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~66 (
// Equation(s):
// \id_stage|reg_file|Read_data2~66_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~65_combout  & (\id_stage|reg_file|reg_file[15][2]~q )) # (!\id_stage|reg_file|Read_data2~65_combout  & ((\id_stage|reg_file|reg_file[14][2]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~65_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][2]~q ),
	.datac(\id_stage|reg_file|reg_file[14][2]~q ),
	.datad(\id_stage|reg_file|Read_data2~65_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~66_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~66 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~67 (
// Equation(s):
// \id_stage|reg_file|Read_data2~67_combout  = (\id_stage|reg_file|Read_data2~64_combout  & (((\id_stage|reg_file|Read_data2~66_combout ) # (!\id_stage|reg_file|Read_data2[13]~10_combout )))) # (!\id_stage|reg_file|Read_data2~64_combout  & 
// (\id_stage|reg_file|Read_data2~57_combout  & (\id_stage|reg_file|Read_data2[13]~10_combout )))

	.dataa(\id_stage|reg_file|Read_data2~57_combout ),
	.datab(\id_stage|reg_file|Read_data2~64_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datad(\id_stage|reg_file|Read_data2~66_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~67_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~67 .lut_mask = 16'hEC2C;
defparam \id_stage|reg_file|Read_data2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~68 (
// Equation(s):
// \id_stage|reg_file|Read_data2~68_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[2]~2_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~67_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~67_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~67_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~68_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~68 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N13
dffeas \id_stage|reg_file|Read_data2[2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~2 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~2_combout  = (\id_stage|reg_file|Read_data2 [2] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data2 [2]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~2 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N27
dffeas \id_ex_buffer1|EX1_rs2[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N28
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[2]~11 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[2]~11_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[2]~2_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [2]) # ((\wb_stage|Write_Data_RegFile[2]~2_combout  & \idhaz2~3_combout 
// ))))

	.dataa(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\FB|alu_selB~0_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [2]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[2]~11 .lut_mask = 16'hAFA8;
defparam \forwarding_stage|store_rs2_mux|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N30
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[2]~12 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[2]~12_combout  = (\forwarding_stage|store_rs2_mux|out[2]~10_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[2]~11_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[2]~10_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[2]~11_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[2]~12 .lut_mask = 16'hFAF0;
defparam \forwarding_stage|store_rs2_mux|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y9_N31
dffeas \id_ex_buffer2|EX2_rs2_out[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[2] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N8
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[2]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[2]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [2]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[2]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y9_N9
dffeas \ex_mem_buffer|MEM_rs2[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[2] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B[3]~3 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B[3]~3_combout  = (\id_stage|immed_gen|always0~2_combout  & (\if_id_buffer|ID_INST [3])) # (!\id_stage|immed_gen|always0~2_combout  & ((\if_id_buffer|ID_INST [9])))

	.dataa(\if_id_buffer|ID_INST [3]),
	.datab(\if_id_buffer|ID_INST [9]),
	.datac(gnd),
	.datad(\id_stage|immed_gen|always0~2_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[3]~3 .lut_mask = 16'hAACC;
defparam \id_ex_buffer1|EX1_forward_to_B[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y13_N9
dffeas \mem_wb_buffer|WB_ALU_OUT[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[3] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N16
cycloneive_lcell_comb \ex_stage|alu|Mux4~12 (
// Equation(s):
// \ex_stage|alu|Mux4~12_combout  = (\ex_stage|alu_oper|ALU_OP [1] & !\ex_stage|alu_oper|ALU_OP [2])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~12 .lut_mask = 16'h00CC;
defparam \ex_stage|alu|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B[4]~4 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B[4]~4_combout  = (\id_stage|immed_gen|always0~2_combout  & (\if_id_buffer|ID_INST [4])) # (!\id_stage|immed_gen|always0~2_combout  & ((\if_id_buffer|ID_INST [10])))

	.dataa(\if_id_buffer|ID_INST [4]),
	.datab(\if_id_buffer|ID_INST [10]),
	.datac(gnd),
	.datad(\id_stage|immed_gen|always0~2_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[4]~4 .lut_mask = 16'hAACC;
defparam \id_ex_buffer1|EX1_forward_to_B[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y11_N19
dffeas \mem_wb_buffer|WB_ALU_OUT[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[4] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N10
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[4]~16 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[4]~16_combout  = (\idhaz2~3_combout  & (\ex_stage|Add0~69_combout )) # (!\idhaz2~3_combout  & (((\ex_mem_buffer|MEM_ALU_OUT [4] & \exhaz2~3_combout ))))

	.dataa(\ex_stage|Add0~69_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.datad(\exhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[4]~16 .lut_mask = 16'hB888;
defparam \forwarding_stage|store_rs2_mux|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N6
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~4 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~4_combout  = (\id_stage|reg_file|Read_data2 [4] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data2 [4]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~4 .lut_mask = 16'h2202;
defparam \id_ex_buffer1|EX1_rs2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N7
dffeas \id_ex_buffer1|EX1_rs2[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N16
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[4]~17 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[4]~17_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[4]~4_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [4]) # ((\wb_stage|Write_Data_RegFile[4]~4_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs2 [4]),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[4]~17 .lut_mask = 16'hF2E2;
defparam \forwarding_stage|store_rs2_mux|out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N24
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[4]~18 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[4]~18_combout  = (\forwarding_stage|store_rs2_mux|out[4]~16_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[4]~17_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[4]~16_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[4]~17_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[4]~18 .lut_mask = 16'hFAF0;
defparam \forwarding_stage|store_rs2_mux|out[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N25
dffeas \id_ex_buffer2|EX2_rs2_out[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[4] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N0
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[4]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[4]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [4]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[4]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y12_N1
dffeas \ex_mem_buffer|MEM_rs2[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[4] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[5]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[5]~feeder_combout  = \ex_stage|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~14_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[5]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y9_N27
dffeas \ex_mem_buffer|MEM_ALU_OUT[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[5] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N8
cycloneive_lcell_comb \ex_stage|alu_oper|ALU_OP[0] (
// Equation(s):
// \ex_stage|alu_oper|ALU_OP [0] = (\ex_stage|alu_oper|WideNor0~6_combout  & ((!\ex_stage|alu_oper|WideOr7~3_combout ))) # (!\ex_stage|alu_oper|WideNor0~6_combout  & (\ex_stage|alu_oper|ALU_OP [0]))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|WideOr7~3_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|ALU_OP [0]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|ALU_OP[0] .lut_mask = 16'h33AA;
defparam \ex_stage|alu_oper|ALU_OP[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N0
cycloneive_lcell_comb \ex_stage|alu|Mux4~10 (
// Equation(s):
// \ex_stage|alu|Mux4~10_combout  = (\ex_stage|alu_oper|ALU_OP [2]) # ((\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu_oper|ALU_OP [0]))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~10 .lut_mask = 16'hFFC0;
defparam \ex_stage|alu|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out~25 (
// Equation(s):
// \forwarding_stage|alu_oper1|out~25_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~15_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [6]))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|alu|res [6]),
	.datac(\idhaz~3_combout ),
	.datad(\ex_stage|Add0~15_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out~25 .lut_mask = 16'hE040;
defparam \forwarding_stage|alu_oper1|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[0]~7 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[0]~7_combout  = (!\exhaz~3_combout  & (((!\FA|alu_selA~5_combout ) # (!\FA|alu_selA~6_combout )) # (!\FA|alu_selA~4_combout )))

	.dataa(\exhaz~3_combout ),
	.datab(\FA|alu_selA~4_combout ),
	.datac(\FA|alu_selA~6_combout ),
	.datad(\FA|alu_selA~5_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[0]~7 .lut_mask = 16'h1555;
defparam \forwarding_stage|alu_oper1|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N5
dffeas \id_stage|reg_file|reg_file[27][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N11
dffeas \id_stage|reg_file|reg_file[31][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N29
dffeas \id_stage|reg_file|reg_file[23][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N23
dffeas \id_stage|reg_file|reg_file[19][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~139 (
// Equation(s):
// \id_stage|reg_file|Read_data2~139_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][6]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][6]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][6]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~139_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~139 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~140 (
// Equation(s):
// \id_stage|reg_file|Read_data2~140_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~139_combout  & ((\id_stage|reg_file|reg_file[31][6]~q ))) # (!\id_stage|reg_file|Read_data2~139_combout  & (\id_stage|reg_file|reg_file[27][6]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~139_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][6]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][6]~q ),
	.datad(\id_stage|reg_file|Read_data2~139_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~140_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~140 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N3
dffeas \id_stage|reg_file|reg_file[30][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N9
dffeas \id_stage|reg_file|reg_file[26][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N29
dffeas \id_stage|reg_file|reg_file[22][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N3
dffeas \id_stage|reg_file|reg_file[18][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~132 (
// Equation(s):
// \id_stage|reg_file|Read_data2~132_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][6]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][6]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][6]~q ),
	.datac(\id_stage|reg_file|reg_file[18][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~132_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~132 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~133 (
// Equation(s):
// \id_stage|reg_file|Read_data2~133_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~132_combout  & (\id_stage|reg_file|reg_file[30][6]~q )) # (!\id_stage|reg_file|Read_data2~132_combout  & ((\id_stage|reg_file|reg_file[26][6]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~132_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][6]~q ),
	.datac(\id_stage|reg_file|reg_file[26][6]~q ),
	.datad(\id_stage|reg_file|Read_data2~132_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~133_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~133 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y20_N17
dffeas \id_stage|reg_file|reg_file[24][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N7
dffeas \id_stage|reg_file|reg_file[16][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~136 (
// Equation(s):
// \id_stage|reg_file|Read_data2~136_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][6]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][6]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][6]~q ),
	.datac(\id_stage|reg_file|reg_file[16][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~136_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~136 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N5
dffeas \id_stage|reg_file|reg_file[20][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N23
dffeas \id_stage|reg_file|reg_file[28][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~137 (
// Equation(s):
// \id_stage|reg_file|Read_data2~137_combout  = (\id_stage|reg_file|Read_data2~136_combout  & (((\id_stage|reg_file|reg_file[28][6]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~136_combout  & 
// (\id_stage|reg_file|reg_file[20][6]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~136_combout ),
	.datab(\id_stage|reg_file|reg_file[20][6]~q ),
	.datac(\id_stage|reg_file|reg_file[28][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~137_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~137 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N13
dffeas \id_stage|reg_file|reg_file[25][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N15
dffeas \id_stage|reg_file|reg_file[17][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~134 (
// Equation(s):
// \id_stage|reg_file|Read_data2~134_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][6]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][6]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[25][6]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~134_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~134 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N23
dffeas \id_stage|reg_file|reg_file[29][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N13
dffeas \id_stage|reg_file|reg_file[21][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~135 (
// Equation(s):
// \id_stage|reg_file|Read_data2~135_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~134_combout  & (\id_stage|reg_file|reg_file[29][6]~q )) # (!\id_stage|reg_file|Read_data2~134_combout  & ((\id_stage|reg_file|reg_file[21][6]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|Read_data2~134_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|Read_data2~134_combout ),
	.datac(\id_stage|reg_file|reg_file[29][6]~q ),
	.datad(\id_stage|reg_file|reg_file[21][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~135_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~135 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~138 (
// Equation(s):
// \id_stage|reg_file|Read_data2~138_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1]) # (\id_stage|reg_file|Read_data2~135_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~137_combout  & 
// (!\if_id_buffer|ID_rs2_ind [1])))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~137_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|Read_data2~135_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~138_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~138 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data2~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~141 (
// Equation(s):
// \id_stage|reg_file|Read_data2~141_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~138_combout  & (\id_stage|reg_file|Read_data2~140_combout )) # (!\id_stage|reg_file|Read_data2~138_combout  & 
// ((\id_stage|reg_file|Read_data2~133_combout ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~138_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~140_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~133_combout ),
	.datad(\id_stage|reg_file|Read_data2~138_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~141_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~141 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y16_N3
dffeas \id_stage|reg_file|reg_file[15][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N5
dffeas \id_stage|reg_file|reg_file[13][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N19
dffeas \id_stage|reg_file|reg_file[12][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~149 (
// Equation(s):
// \id_stage|reg_file|Read_data2~149_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][6]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][6]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][6]~q ),
	.datac(\id_stage|reg_file|reg_file[12][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~149_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~149 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y16_N19
dffeas \id_stage|reg_file|reg_file[14][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~150 (
// Equation(s):
// \id_stage|reg_file|Read_data2~150_combout  = (\id_stage|reg_file|Read_data2~149_combout  & ((\id_stage|reg_file|reg_file[15][6]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~149_combout  & 
// (((\id_stage|reg_file|reg_file[14][6]~q  & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[15][6]~q ),
	.datab(\id_stage|reg_file|Read_data2~149_combout ),
	.datac(\id_stage|reg_file|reg_file[14][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~150_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~150 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data2~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|reg_file[11][6]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[11][6]~feeder_combout  = \wb_stage|Write_Data_RegFile[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][6]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N23
dffeas \id_stage|reg_file|reg_file[11][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N13
dffeas \id_stage|reg_file|reg_file[9][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|reg_file[8][6]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[8][6]~feeder_combout  = \wb_stage|Write_Data_RegFile[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][6]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N19
dffeas \id_stage|reg_file|reg_file[8][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N9
dffeas \id_stage|reg_file|reg_file[10][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~142 (
// Equation(s):
// \id_stage|reg_file|Read_data2~142_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][6]~q ))) # (!\if_id_buffer|ID_rs2_ind 
// [1] & (\id_stage|reg_file|reg_file[8][6]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][6]~q ),
	.datab(\id_stage|reg_file|reg_file[10][6]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~142_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~142 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|Read_data2~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~143 (
// Equation(s):
// \id_stage|reg_file|Read_data2~143_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~142_combout  & (\id_stage|reg_file|reg_file[11][6]~q )) # (!\id_stage|reg_file|Read_data2~142_combout  & ((\id_stage|reg_file|reg_file[9][6]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~142_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][6]~q ),
	.datac(\id_stage|reg_file|reg_file[9][6]~q ),
	.datad(\id_stage|reg_file|Read_data2~142_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~143_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~143 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y17_N31
dffeas \id_stage|reg_file|reg_file[6][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N25
dffeas \id_stage|reg_file|reg_file[5][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N13
dffeas \id_stage|reg_file|reg_file[4][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~144 (
// Equation(s):
// \id_stage|reg_file|Read_data2~144_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][6]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][6]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][6]~q ),
	.datac(\id_stage|reg_file|reg_file[4][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~144_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~144 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N31
dffeas \id_stage|reg_file|reg_file[7][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~145 (
// Equation(s):
// \id_stage|reg_file|Read_data2~145_combout  = (\id_stage|reg_file|Read_data2~144_combout  & (((\id_stage|reg_file|reg_file[7][6]~q ) # (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~144_combout  & (\id_stage|reg_file|reg_file[6][6]~q  
// & ((\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[6][6]~q ),
	.datab(\id_stage|reg_file|Read_data2~144_combout ),
	.datac(\id_stage|reg_file|reg_file[7][6]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~145_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~145 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N27
dffeas \id_stage|reg_file|reg_file[3][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N9
dffeas \id_stage|reg_file|reg_file[2][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N21
dffeas \id_stage|reg_file|reg_file[1][6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~146 (
// Equation(s):
// \id_stage|reg_file|Read_data2~146_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[2][6]~q ) # ((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][6]~q  & !\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][6]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][6]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~146_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~146 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~147 (
// Equation(s):
// \id_stage|reg_file|Read_data2~147_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~146_combout  & ((\id_stage|reg_file|reg_file[3][6]~q ))) # (!\id_stage|reg_file|Read_data2~146_combout  & 
// (\id_stage|reg_file|Read_data2~145_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2~146_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~145_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[3][6]~q ),
	.datad(\id_stage|reg_file|Read_data2~146_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~147_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~147 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~148 (
// Equation(s):
// \id_stage|reg_file|Read_data2~148_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (\id_stage|reg_file|Read_data2~143_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~147_combout )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~143_combout ),
	.datac(\id_stage|reg_file|Read_data2~147_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~148_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~148 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~151 (
// Equation(s):
// \id_stage|reg_file|Read_data2~151_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~148_combout  & ((\id_stage|reg_file|Read_data2~150_combout ))) # (!\id_stage|reg_file|Read_data2~148_combout  & 
// (\id_stage|reg_file|Read_data2~141_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~148_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~141_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~150_combout ),
	.datad(\id_stage|reg_file|Read_data2~148_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~151_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~151 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~152 (
// Equation(s):
// \id_stage|reg_file|Read_data2~152_combout  = (\id_stage|reg_file|Read_data2~25_combout  & (\wb_stage|Write_Data_RegFile[6]~6_combout  & (\id_stage|reg_file|always2~3_combout ))) # (!\id_stage|reg_file|Read_data2~25_combout  & 
// ((\id_stage|reg_file|Read_data2~151_combout ) # ((\wb_stage|Write_Data_RegFile[6]~6_combout  & \id_stage|reg_file|always2~3_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~25_combout ),
	.datab(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.datac(\id_stage|reg_file|always2~3_combout ),
	.datad(\id_stage|reg_file|Read_data2~151_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~152_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~152 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data2~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y15_N23
dffeas \id_stage|reg_file|Read_data2[6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~6 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~6_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [6] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\id_stage|reg_file|Read_data2 [6]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~6 .lut_mask = 16'h2030;
defparam \id_ex_buffer1|EX1_rs2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y9_N23
dffeas \id_ex_buffer1|EX1_rs2[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[6] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N12
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[6]~23 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[6]~23_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[6]~6_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [6]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[6]~6_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [6]),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[6]~23 .lut_mask = 16'hCCF8;
defparam \forwarding_stage|store_rs2_mux|out[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N8
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[6]~22 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[6]~22_combout  = (\idhaz2~3_combout  & (\ex_stage|Add0~70_combout )) # (!\idhaz2~3_combout  & (((\exhaz2~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [6]))))

	.dataa(\idhaz2~3_combout ),
	.datab(\ex_stage|Add0~70_combout ),
	.datac(\exhaz2~3_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[6]~22 .lut_mask = 16'hD888;
defparam \forwarding_stage|store_rs2_mux|out[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N4
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[6]~24 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[6]~24_combout  = (\forwarding_stage|store_rs2_mux|out[6]~22_combout ) # ((\forwarding_stage|store_rs2_mux|out[6]~23_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(\forwarding_stage|store_rs2_mux|out[6]~23_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out[6]~22_combout ),
	.datac(\forwarding_stage|alu_oper2|out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[6]~24 .lut_mask = 16'hECEC;
defparam \forwarding_stage|store_rs2_mux|out[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y9_N5
dffeas \id_ex_buffer2|EX2_rs2_out[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[6] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N16
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[6]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[6]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_rs2_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[6]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_rs2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N17
dffeas \ex_mem_buffer|MEM_rs2[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[6] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y11_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[7] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N2
cycloneive_lcell_comb \if_id_buffer|ID_INST~12 (
// Equation(s):
// \if_id_buffer|ID_INST~12_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [12] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [12]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~12_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~12 .lut_mask = 16'h00F0;
defparam \if_id_buffer|ID_INST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N3
dffeas \if_id_buffer|ID_INST[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[12] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~12 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~12_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [12] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\id_stage|reg_file|Read_data2 [12]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~12 .lut_mask = 16'h0B00;
defparam \id_ex_buffer1|EX1_rs2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y14_N1
dffeas \id_ex_buffer1|EX1_rs2[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[12] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N30
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[12]~41 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[12]~41_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[12]~12_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [12]) # ((\wb_stage|Write_Data_RegFile[12]~12_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [12]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[12]~41 .lut_mask = 16'hBBA8;
defparam \forwarding_stage|store_rs2_mux|out[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N8
cycloneive_lcell_comb \id_stage|BR|Equal1~0 (
// Equation(s):
// \id_stage|BR|Equal1~0_combout  = (!\id_ex_buffer1|EX1_opcode [8] & (!\id_ex_buffer1|EX1_opcode [9] & (!\id_ex_buffer1|EX1_opcode [10] & !\id_ex_buffer1|EX1_opcode [11])))

	.dataa(\id_ex_buffer1|EX1_opcode [8]),
	.datab(\id_ex_buffer1|EX1_opcode [9]),
	.datac(\id_ex_buffer1|EX1_opcode [10]),
	.datad(\id_ex_buffer1|EX1_opcode [11]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal1~0 .lut_mask = 16'h0001;
defparam \id_stage|BR|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N2
cycloneive_lcell_comb \id_stage|BR|Equal1~2 (
// Equation(s):
// \id_stage|BR|Equal1~2_combout  = (!\id_ex_buffer1|EX1_opcode [1] & (!\id_ex_buffer1|EX1_opcode [0] & (!\id_ex_buffer1|EX1_opcode [2] & \id_ex_buffer1|EX1_opcode [3])))

	.dataa(\id_ex_buffer1|EX1_opcode [1]),
	.datab(\id_ex_buffer1|EX1_opcode [0]),
	.datac(\id_ex_buffer1|EX1_opcode [2]),
	.datad(\id_ex_buffer1|EX1_opcode [3]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal1~2 .lut_mask = 16'h0100;
defparam \id_stage|BR|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N28
cycloneive_lcell_comb \id_stage|BR|Equal1~1 (
// Equation(s):
// \id_stage|BR|Equal1~1_combout  = (!\id_ex_buffer1|EX1_opcode [7] & (!\id_ex_buffer1|EX1_opcode [5] & (!\id_ex_buffer1|EX1_opcode [4] & !\id_ex_buffer1|EX1_opcode [6])))

	.dataa(\id_ex_buffer1|EX1_opcode [7]),
	.datab(\id_ex_buffer1|EX1_opcode [5]),
	.datac(\id_ex_buffer1|EX1_opcode [4]),
	.datad(\id_ex_buffer1|EX1_opcode [6]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal1~1 .lut_mask = 16'h0001;
defparam \id_stage|BR|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out~148 (
// Equation(s):
// \if_stage|pc_src_mux|out~148_combout  = (\id_stage|BR|Equal1~0_combout  & (\id_stage|BR|Equal1~2_combout  & (\id_stage|BR|Equal1~1_combout  & !\id_stage|BR|Equal0~3_combout )))

	.dataa(\id_stage|BR|Equal1~0_combout ),
	.datab(\id_stage|BR|Equal1~2_combout ),
	.datac(\id_stage|BR|Equal1~1_combout ),
	.datad(\id_stage|BR|Equal0~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~148_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~148 .lut_mask = 16'h0080;
defparam \if_stage|pc_src_mux|out~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N24
cycloneive_lcell_comb \id_stage|BR|BPU|Mux1~0 (
// Equation(s):
// \id_stage|BR|BPU|Mux1~0_combout  = (\ex_stage|Wrong_prediction~0_combout  & ((\rst~input_o  & (\id_stage|BR|BPU|state [1])) # (!\rst~input_o  & ((!\id_stage|BR|BPU|state [0]))))) # (!\ex_stage|Wrong_prediction~0_combout  & (\id_stage|BR|BPU|state [1]))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|BR|BPU|state [1]),
	.datac(\id_stage|BR|BPU|state [0]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|Mux1~0 .lut_mask = 16'hCC4E;
defparam \id_stage|BR|BPU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N14
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\id_ex_buffer2|EX2_opcode [9] & (!\id_ex_buffer2|EX2_opcode [7] & \id_ex_buffer2|EX2_opcode [8]))

	.dataa(\id_ex_buffer2|EX2_opcode [9]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_opcode [7]),
	.datad(\id_ex_buffer2|EX2_opcode [8]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0500;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\Equal0~0_combout  & (\ex_stage|alu_oper|WideNor0~0_combout  & (!\id_ex_buffer2|EX2_opcode [11] & \ex_stage|alu_oper|Equal11~0_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\ex_stage|alu_oper|WideNor0~0_combout ),
	.datac(\id_ex_buffer2|EX2_opcode [11]),
	.datad(\ex_stage|alu_oper|Equal11~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0800;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N25
dffeas \id_stage|BR|BPU|state[0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|BR|BPU|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|BR|BPU|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|BR|BPU|state[0] .is_wysiwyg = "true";
defparam \id_stage|BR|BPU|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N28
cycloneive_lcell_comb \id_stage|BR|BPU|Mux0~0 (
// Equation(s):
// \id_stage|BR|BPU|Mux0~0_combout  = (\ex_stage|Wrong_prediction~0_combout  & ((\rst~input_o  & ((\id_stage|BR|BPU|state [1]))) # (!\rst~input_o  & (\id_stage|BR|BPU|state [0])))) # (!\ex_stage|Wrong_prediction~0_combout  & (((\id_stage|BR|BPU|state [1]))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|BR|BPU|state [0]),
	.datac(\id_stage|BR|BPU|state [1]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|Mux0~0 .lut_mask = 16'hF0D8;
defparam \id_stage|BR|BPU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N29
dffeas \id_stage|BR|BPU|state[1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|BR|BPU|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|BR|BPU|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|BR|BPU|state[1] .is_wysiwyg = "true";
defparam \id_stage|BR|BPU|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~45 (
// Equation(s):
// \if_stage|pc_src_mux|out~45_combout  = (\rst~input_o ) # (!\id_stage|BR|BPU|state [1])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|BR|BPU|state [1]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~45_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~45 .lut_mask = 16'hAAFF;
defparam \if_stage|pc_src_mux|out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N30
cycloneive_lcell_comb \id_stage|BR|Equal1~3 (
// Equation(s):
// \id_stage|BR|Equal1~3_combout  = (\id_stage|BR|Equal1~2_combout  & (\id_stage|BR|Equal1~1_combout  & \id_stage|BR|Equal1~0_combout ))

	.dataa(\id_stage|BR|Equal1~2_combout ),
	.datab(gnd),
	.datac(\id_stage|BR|Equal1~1_combout ),
	.datad(\id_stage|BR|Equal1~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal1~3 .lut_mask = 16'hA000;
defparam \id_stage|BR|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~44 (
// Equation(s):
// \if_stage|pc_src_mux|out~44_combout  = (!\id_stage|BR|Equal1~3_combout  & ((\if_id_buffer|ID_opcode [11]) # ((\if_id_buffer|ID_opcode [9]) # (!\id_stage|cu|Equal13~1_combout ))))

	.dataa(\if_id_buffer|ID_opcode [11]),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|BR|Equal1~3_combout ),
	.datad(\id_stage|cu|Equal13~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~44 .lut_mask = 16'h0E0F;
defparam \if_stage|pc_src_mux|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~46 (
// Equation(s):
// \if_stage|pc_src_mux|out~46_combout  = (!\id_stage|BR|Equal2~2_combout  & (\if_stage|pc_src_mux|out~44_combout  & ((\if_stage|pc_src_mux|out~45_combout ) # (\id_stage|BR|BPU|predicted~0_combout ))))

	.dataa(\id_stage|BR|Equal2~2_combout ),
	.datab(\if_stage|pc_src_mux|out~45_combout ),
	.datac(\id_stage|BR|BPU|predicted~0_combout ),
	.datad(\if_stage|pc_src_mux|out~44_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~46 .lut_mask = 16'h5400;
defparam \if_stage|pc_src_mux|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out~49 (
// Equation(s):
// \if_stage|pc_src_mux|out~49_combout  = (\if_stage|pc_src_mux|out~148_combout  & (!\if_stage|pc_src_mux|out~46_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_stage|pc_src_mux|out~148_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~49_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~49 .lut_mask = 16'h008C;
defparam \if_stage|pc_src_mux|out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~105 (
// Equation(s):
// \if_stage|pc_src_mux|out~105_combout  = (\id_ex_buffer1|EX1_is_jr~q  & \if_stage|pc_src_mux|out~49_combout )

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~105_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~105 .lut_mask = 16'hCC00;
defparam \if_stage|pc_src_mux|out~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N14
cycloneive_lcell_comb \if_stage|Add0~12 (
// Equation(s):
// \if_stage|Add0~12_combout  = (\if_stage|pc_reg|DataOut [7] & (!\if_stage|Add0~11  & VCC)) # (!\if_stage|pc_reg|DataOut [7] & (\if_stage|Add0~11  $ (GND)))
// \if_stage|Add0~13  = CARRY((!\if_stage|pc_reg|DataOut [7] & !\if_stage|Add0~11 ))

	.dataa(\if_stage|pc_reg|DataOut [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~11 ),
	.combout(\if_stage|Add0~12_combout ),
	.cout(\if_stage|Add0~13 ));
// synopsys translate_off
defparam \if_stage|Add0~12 .lut_mask = 16'h5A05;
defparam \if_stage|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N16
cycloneive_lcell_comb \if_stage|Add0~14 (
// Equation(s):
// \if_stage|Add0~14_combout  = (\if_stage|pc_reg|DataOut [8] & ((\if_stage|Add0~13 ) # (GND))) # (!\if_stage|pc_reg|DataOut [8] & (!\if_stage|Add0~13 ))
// \if_stage|Add0~15  = CARRY((\if_stage|pc_reg|DataOut [8]) # (!\if_stage|Add0~13 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~13 ),
	.combout(\if_stage|Add0~14_combout ),
	.cout(\if_stage|Add0~15 ));
// synopsys translate_off
defparam \if_stage|Add0~14 .lut_mask = 16'hC3CF;
defparam \if_stage|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N18
cycloneive_lcell_comb \if_stage|Add0~16 (
// Equation(s):
// \if_stage|Add0~16_combout  = (\if_stage|pc_reg|DataOut [9] & (!\if_stage|Add0~15  & VCC)) # (!\if_stage|pc_reg|DataOut [9] & (\if_stage|Add0~15  $ (GND)))
// \if_stage|Add0~17  = CARRY((!\if_stage|pc_reg|DataOut [9] & !\if_stage|Add0~15 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~15 ),
	.combout(\if_stage|Add0~16_combout ),
	.cout(\if_stage|Add0~17 ));
// synopsys translate_off
defparam \if_stage|Add0~16 .lut_mask = 16'h3C03;
defparam \if_stage|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N20
cycloneive_lcell_comb \if_stage|Add0~18 (
// Equation(s):
// \if_stage|Add0~18_combout  = (\if_stage|pc_reg|DataOut [10] & ((\if_stage|Add0~17 ) # (GND))) # (!\if_stage|pc_reg|DataOut [10] & (!\if_stage|Add0~17 ))
// \if_stage|Add0~19  = CARRY((\if_stage|pc_reg|DataOut [10]) # (!\if_stage|Add0~17 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~17 ),
	.combout(\if_stage|Add0~18_combout ),
	.cout(\if_stage|Add0~19 ));
// synopsys translate_off
defparam \if_stage|Add0~18 .lut_mask = 16'hC3CF;
defparam \if_stage|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N22
cycloneive_lcell_comb \if_stage|Add0~20 (
// Equation(s):
// \if_stage|Add0~20_combout  = (\if_stage|pc_reg|DataOut [11] & (!\if_stage|Add0~19  & VCC)) # (!\if_stage|pc_reg|DataOut [11] & (\if_stage|Add0~19  $ (GND)))
// \if_stage|Add0~21  = CARRY((!\if_stage|pc_reg|DataOut [11] & !\if_stage|Add0~19 ))

	.dataa(\if_stage|pc_reg|DataOut [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~19 ),
	.combout(\if_stage|Add0~20_combout ),
	.cout(\if_stage|Add0~21 ));
// synopsys translate_off
defparam \if_stage|Add0~20 .lut_mask = 16'h5A05;
defparam \if_stage|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N18
cycloneive_lcell_comb \if_id_buffer|ID_INST~11 (
// Equation(s):
// \if_id_buffer|ID_INST~11_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [11])

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(gnd),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~11_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~11 .lut_mask = 16'h5050;
defparam \if_id_buffer|ID_INST~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N19
dffeas \if_id_buffer|ID_INST[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[11] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y17_N15
dffeas \id_stage|reg_file|reg_file[11][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N23
dffeas \id_stage|reg_file|reg_file[10][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y17_N21
dffeas \id_stage|reg_file|reg_file[9][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N23
dffeas \id_stage|reg_file|reg_file[8][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~237 (
// Equation(s):
// \id_stage|reg_file|Read_data2~237_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][11]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][11]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][11]~q ),
	.datac(\id_stage|reg_file|reg_file[8][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~237_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~237 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~238 (
// Equation(s):
// \id_stage|reg_file|Read_data2~238_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~237_combout  & (\id_stage|reg_file|reg_file[11][11]~q )) # (!\id_stage|reg_file|Read_data2~237_combout  & ((\id_stage|reg_file|reg_file[10][11]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~237_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[11][11]~q ),
	.datac(\id_stage|reg_file|reg_file[10][11]~q ),
	.datad(\id_stage|reg_file|Read_data2~237_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~238_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~238 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N5
dffeas \id_stage|reg_file|reg_file[27][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N7
dffeas \id_stage|reg_file|reg_file[31][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N29
dffeas \id_stage|reg_file|reg_file[23][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N31
dffeas \id_stage|reg_file|reg_file[19][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~246 (
// Equation(s):
// \id_stage|reg_file|Read_data2~246_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][11]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][11]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[23][11]~q ),
	.datac(\id_stage|reg_file|reg_file[19][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~246_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~246 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~247 (
// Equation(s):
// \id_stage|reg_file|Read_data2~247_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~246_combout  & ((\id_stage|reg_file|reg_file[31][11]~q ))) # (!\id_stage|reg_file|Read_data2~246_combout  & (\id_stage|reg_file|reg_file[27][11]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~246_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][11]~q ),
	.datac(\id_stage|reg_file|reg_file[31][11]~q ),
	.datad(\id_stage|reg_file|Read_data2~246_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~247_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~247 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N9
dffeas \id_stage|reg_file|reg_file[21][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N23
dffeas \id_stage|reg_file|reg_file[29][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N29
dffeas \id_stage|reg_file|reg_file[25][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N7
dffeas \id_stage|reg_file|reg_file[17][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~239 (
// Equation(s):
// \id_stage|reg_file|Read_data2~239_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][11]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][11]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][11]~q ),
	.datac(\id_stage|reg_file|reg_file[17][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~239_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~239 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~240 (
// Equation(s):
// \id_stage|reg_file|Read_data2~240_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~239_combout  & ((\id_stage|reg_file|reg_file[29][11]~q ))) # (!\id_stage|reg_file|Read_data2~239_combout  & (\id_stage|reg_file|reg_file[21][11]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~239_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][11]~q ),
	.datac(\id_stage|reg_file|reg_file[29][11]~q ),
	.datad(\id_stage|reg_file|Read_data2~239_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~240_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~240 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N13
dffeas \id_stage|reg_file|reg_file[26][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N17
dffeas \id_stage|reg_file|reg_file[22][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N23
dffeas \id_stage|reg_file|reg_file[18][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~241 (
// Equation(s):
// \id_stage|reg_file|Read_data2~241_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][11]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][11]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][11]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~241_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~241 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N11
dffeas \id_stage|reg_file|reg_file[30][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~242 (
// Equation(s):
// \id_stage|reg_file|Read_data2~242_combout  = (\id_stage|reg_file|Read_data2~241_combout  & (((\id_stage|reg_file|reg_file[30][11]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|Read_data2~241_combout  & 
// (\id_stage|reg_file|reg_file[26][11]~q  & ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[26][11]~q ),
	.datab(\id_stage|reg_file|Read_data2~241_combout ),
	.datac(\id_stage|reg_file|reg_file[30][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~242_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~242 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N5
dffeas \id_stage|reg_file|reg_file[20][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N11
dffeas \id_stage|reg_file|reg_file[28][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N13
dffeas \id_stage|reg_file|reg_file[24][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N15
dffeas \id_stage|reg_file|reg_file[16][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~243 (
// Equation(s):
// \id_stage|reg_file|Read_data2~243_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][11]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][11]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][11]~q ),
	.datac(\id_stage|reg_file|reg_file[16][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~243_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~243 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~244 (
// Equation(s):
// \id_stage|reg_file|Read_data2~244_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~243_combout  & ((\id_stage|reg_file|reg_file[28][11]~q ))) # (!\id_stage|reg_file|Read_data2~243_combout  & (\id_stage|reg_file|reg_file[20][11]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~243_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][11]~q ),
	.datac(\id_stage|reg_file|reg_file[28][11]~q ),
	.datad(\id_stage|reg_file|Read_data2~243_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~244_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~244 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~245 (
// Equation(s):
// \id_stage|reg_file|Read_data2~245_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|Read_data2~242_combout )) # (!\if_id_buffer|ID_rs2_ind 
// [1] & ((\id_stage|reg_file|Read_data2~244_combout )))))

	.dataa(\id_stage|reg_file|Read_data2~242_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|Read_data2~244_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~245_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~245 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|Read_data2~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~248 (
// Equation(s):
// \id_stage|reg_file|Read_data2~248_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~245_combout  & (\id_stage|reg_file|Read_data2~247_combout )) # (!\id_stage|reg_file|Read_data2~245_combout  & 
// ((\id_stage|reg_file|Read_data2~240_combout ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~245_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~247_combout ),
	.datac(\id_stage|reg_file|Read_data2~240_combout ),
	.datad(\id_stage|reg_file|Read_data2~245_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~248_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~248 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N1
dffeas \id_stage|reg_file|reg_file[2][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N13
dffeas \id_stage|reg_file|reg_file[3][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N3
dffeas \id_stage|reg_file|reg_file[1][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N27
dffeas \id_stage|reg_file|reg_file[5][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N5
dffeas \id_stage|reg_file|reg_file[7][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N23
dffeas \id_stage|reg_file|reg_file[6][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N21
dffeas \id_stage|reg_file|reg_file[4][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~249 (
// Equation(s):
// \id_stage|reg_file|Read_data2~249_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[6][11]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[4][11]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[6][11]~q ),
	.datac(\id_stage|reg_file|reg_file[4][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~249_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~249 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~250 (
// Equation(s):
// \id_stage|reg_file|Read_data2~250_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~249_combout  & ((\id_stage|reg_file|reg_file[7][11]~q ))) # (!\id_stage|reg_file|Read_data2~249_combout  & (\id_stage|reg_file|reg_file[5][11]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~249_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][11]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][11]~q ),
	.datad(\id_stage|reg_file|Read_data2~249_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~250_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~250 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~251 (
// Equation(s):
// \id_stage|reg_file|Read_data2~251_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|Read_data2[13]~16_combout )) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout  & 
// ((\id_stage|reg_file|Read_data2~250_combout ))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|reg_file[1][11]~q ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][11]~q ),
	.datad(\id_stage|reg_file|Read_data2~250_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~251_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~251 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~252 (
// Equation(s):
// \id_stage|reg_file|Read_data2~252_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~251_combout  & ((\id_stage|reg_file|reg_file[3][11]~q ))) # (!\id_stage|reg_file|Read_data2~251_combout  & 
// (\id_stage|reg_file|reg_file[2][11]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~251_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][11]~q ),
	.datac(\id_stage|reg_file|reg_file[3][11]~q ),
	.datad(\id_stage|reg_file|Read_data2~251_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~252_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~252 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~253 (
// Equation(s):
// \id_stage|reg_file|Read_data2~253_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout ) # ((\id_stage|reg_file|Read_data2~248_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~252_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datac(\id_stage|reg_file|Read_data2~248_combout ),
	.datad(\id_stage|reg_file|Read_data2~252_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~253_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~253 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data2~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N27
dffeas \id_stage|reg_file|reg_file[15][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N21
dffeas \id_stage|reg_file|reg_file[13][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N15
dffeas \id_stage|reg_file|reg_file[14][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N5
dffeas \id_stage|reg_file|reg_file[12][11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~254 (
// Equation(s):
// \id_stage|reg_file|Read_data2~254_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][11]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][11]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][11]~q ),
	.datac(\id_stage|reg_file|reg_file[12][11]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~254_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~254 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~255 (
// Equation(s):
// \id_stage|reg_file|Read_data2~255_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~254_combout  & (\id_stage|reg_file|reg_file[15][11]~q )) # (!\id_stage|reg_file|Read_data2~254_combout  & ((\id_stage|reg_file|reg_file[13][11]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~254_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][11]~q ),
	.datac(\id_stage|reg_file|reg_file[13][11]~q ),
	.datad(\id_stage|reg_file|Read_data2~254_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~255_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~255 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~256 (
// Equation(s):
// \id_stage|reg_file|Read_data2~256_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~253_combout  & ((\id_stage|reg_file|Read_data2~255_combout ))) # (!\id_stage|reg_file|Read_data2~253_combout  & 
// (\id_stage|reg_file|Read_data2~238_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~253_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~238_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datac(\id_stage|reg_file|Read_data2~253_combout ),
	.datad(\id_stage|reg_file|Read_data2~255_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~256_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~256 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data2~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~257 (
// Equation(s):
// \id_stage|reg_file|Read_data2~257_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[11]~11_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~256_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~256_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.datad(\id_stage|reg_file|Read_data2~256_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~257_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~257 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N23
dffeas \id_stage|reg_file|Read_data2[11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~14 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~14_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & ((\id_stage|reg_file|Read_data2 [11]))) # (!\id_stage|cu|is_oper2_immed~combout  & (\if_id_buffer|ID_INST [11]))))

	.dataa(\if_id_buffer|ID_INST [11]),
	.datab(\id_stage|reg_file|Read_data2 [11]),
	.datac(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.datad(\id_stage|cu|is_oper2_immed~combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~14 .lut_mask = 16'h0C0A;
defparam \id_ex_buffer1|EX1_forward_to_B~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N13
dffeas \id_ex_buffer1|EX1_forward_to_B[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[11] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[0]~2 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[0]~2_combout  = (\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\FB|alu_selB~0_combout ) # ((\idhaz2~3_combout )))) # (!\id_ex_buffer1|EX1_is_oper2_immed~q  & (\forwarding_stage|alu_oper2|out~0_combout  & ((\FB|alu_selB~0_combout 
// ) # (\idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[0]~2 .lut_mask = 16'hFCA8;
defparam \forwarding_stage|alu_oper2|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[0]~1 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[0]~1_combout  = (!\forwarding_stage|alu_oper2|out~0_combout  & ((\id_ex_buffer1|EX1_is_oper2_immed~q ) # ((!\FB|alu_selB~0_combout  & !\idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[0]~1 .lut_mask = 16'h00AB;
defparam \forwarding_stage|alu_oper2|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[11]~37 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[11]~37_combout  = (\wb_stage|Write_Data_RegFile[11]~11_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [11] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[11]~11_combout  & (((\ex_mem_buffer|MEM_ALU_OUT [11] & \forwarding_stage|alu_oper2|out[0]~1_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[11]~37 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[11]~38 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[11]~38_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[11]~37_combout ) # ((\ex_stage|Add0~75_combout  & \idhaz2~3_combout ))))

	.dataa(\ex_stage|Add0~75_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\forwarding_stage|alu_oper2|out[11]~37_combout ),
	.datad(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[11]~38 .lut_mask = 16'h00F8;
defparam \forwarding_stage|alu_oper2|out[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[11]~39 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[11]~39_combout  = (\forwarding_stage|alu_oper2|out[11]~38_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [11]))

	.dataa(\forwarding_stage|alu_oper2|out~5_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_forward_to_B [11]),
	.datad(\forwarding_stage|alu_oper2|out[11]~38_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[11]~39 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER2[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[11] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~18 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~18_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[11]~43_combout ) # ((\ex_stage|Add0~75_combout  & \idhaz~3_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out[11]~43_combout ),
	.datab(\ex_stage|Wrong_prediction~1_combout ),
	.datac(\ex_stage|Add0~75_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~18 .lut_mask = 16'h3222;
defparam \id_ex_buffer2|EX2_ALU_OPER1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N9
dffeas \id_ex_buffer2|EX2_ALU_OPER1[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[11] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|Mux13~0 (
// Equation(s):
// \ex_stage|alu|Mux13~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [11] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER1 [11]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [11] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER1 [11]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [11]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[2]~10 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[2]~10_combout  = (\wb_stage|Write_Data_RegFile[2]~2_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [2] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[2]~2_combout  & (((\ex_mem_buffer|MEM_ALU_OUT [2] & \forwarding_stage|alu_oper2|out[0]~1_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[2]~10 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[2]~11 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[2]~11_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[2]~10_combout ) # ((\ex_stage|Add0~7_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\ex_stage|Add0~7_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[2]~10_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[2]~11 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper2|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N28
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B[2]~2 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B[2]~2_combout  = (\id_stage|immed_gen|always0~2_combout  & (\if_id_buffer|ID_INST [2])) # (!\id_stage|immed_gen|always0~2_combout  & ((\if_id_buffer|ID_INST [8])))

	.dataa(\if_id_buffer|ID_INST [2]),
	.datab(\id_stage|immed_gen|always0~2_combout ),
	.datac(gnd),
	.datad(\if_id_buffer|ID_INST [8]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[2]~2 .lut_mask = 16'hBB88;
defparam \id_ex_buffer1|EX1_forward_to_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B[4]~6 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B[4]~6_combout  = (\id_stage|SDU|IF_ID_flush~1_combout ) # ((!\id_stage|cu|is_oper2_immed~combout  & (!\id_stage|immed_gen|Immed~0_combout  & \id_stage|immed_gen|always0~2_combout )))

	.dataa(\id_stage|SDU|IF_ID_flush~1_combout ),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_stage|immed_gen|Immed~0_combout ),
	.datad(\id_stage|immed_gen|always0~2_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[4]~6 .lut_mask = 16'hABAA;
defparam \id_ex_buffer1|EX1_forward_to_B[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N29
dffeas \id_ex_buffer1|EX1_forward_to_B[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B[2]~2_combout ),
	.asdata(\id_stage|reg_file|Read_data2 [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex_buffer1|EX1_forward_to_B[4]~6_combout ),
	.sload(\id_stage|cu|is_oper2_immed~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[2]~12 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[2]~12_combout  = (\forwarding_stage|alu_oper2|out[2]~11_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [2]))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(\forwarding_stage|alu_oper2|out[2]~11_combout ),
	.datad(\id_ex_buffer1|EX1_forward_to_B [2]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[2]~12 .lut_mask = 16'hFCF0;
defparam \forwarding_stage|alu_oper2|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y9_N5
dffeas \id_ex_buffer2|EX2_ALU_OPER2[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[2] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N7
dffeas \ex_mem_buffer|MEM_ALU_OUT[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[13] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y15_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[13] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y20_N31
dffeas \id_stage|reg_file|reg_file[11][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N5
dffeas \id_stage|reg_file|reg_file[10][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N27
dffeas \id_stage|reg_file|reg_file[9][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N19
dffeas \id_stage|reg_file|reg_file[8][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~279 (
// Equation(s):
// \id_stage|reg_file|Read_data2~279_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][13]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][13]~q )))))

	.dataa(\id_stage|reg_file|reg_file[9][13]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~279_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~279 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~280 (
// Equation(s):
// \id_stage|reg_file|Read_data2~280_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~279_combout  & (\id_stage|reg_file|reg_file[11][13]~q )) # (!\id_stage|reg_file|Read_data2~279_combout  & ((\id_stage|reg_file|reg_file[10][13]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~279_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][13]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][13]~q ),
	.datad(\id_stage|reg_file|Read_data2~279_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~280_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~280 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N29
dffeas \id_stage|reg_file|reg_file[14][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N25
dffeas \id_stage|reg_file|reg_file[12][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~296 (
// Equation(s):
// \id_stage|reg_file|Read_data2~296_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][13]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][13]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][13]~q ),
	.datac(\id_stage|reg_file|reg_file[12][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~296_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~296 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N5
dffeas \id_stage|reg_file|reg_file[13][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][13]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][13]~feeder_combout  = \wb_stage|Write_Data_RegFile[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][13]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N11
dffeas \id_stage|reg_file|reg_file[15][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~297 (
// Equation(s):
// \id_stage|reg_file|Read_data2~297_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~296_combout  & ((\id_stage|reg_file|reg_file[15][13]~q ))) # (!\id_stage|reg_file|Read_data2~296_combout  & (\id_stage|reg_file|reg_file[13][13]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~296_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~296_combout ),
	.datac(\id_stage|reg_file|reg_file[13][13]~q ),
	.datad(\id_stage|reg_file|reg_file[15][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~297_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~297 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data2~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N29
dffeas \id_stage|reg_file|reg_file[2][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N11
dffeas \id_stage|reg_file|reg_file[3][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N15
dffeas \id_stage|reg_file|reg_file[5][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N21
dffeas \id_stage|reg_file|reg_file[7][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N9
dffeas \id_stage|reg_file|reg_file[6][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N1
dffeas \id_stage|reg_file|reg_file[4][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~291 (
// Equation(s):
// \id_stage|reg_file|Read_data2~291_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[6][13]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[4][13]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[6][13]~q ),
	.datac(\id_stage|reg_file|reg_file[4][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~291_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~291 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~292 (
// Equation(s):
// \id_stage|reg_file|Read_data2~292_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~291_combout  & ((\id_stage|reg_file|reg_file[7][13]~q ))) # (!\id_stage|reg_file|Read_data2~291_combout  & (\id_stage|reg_file|reg_file[5][13]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~291_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][13]~q ),
	.datac(\id_stage|reg_file|reg_file[7][13]~q ),
	.datad(\id_stage|reg_file|Read_data2~291_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~292_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~292 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N1
dffeas \id_stage|reg_file|reg_file[1][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~293 (
// Equation(s):
// \id_stage|reg_file|Read_data2~293_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~292_combout ) # ((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][13]~q  & !\id_stage|reg_file|Read_data2[13]~17_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~292_combout ),
	.datac(\id_stage|reg_file|reg_file[1][13]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~293_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~293 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~294 (
// Equation(s):
// \id_stage|reg_file|Read_data2~294_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~293_combout  & ((\id_stage|reg_file|reg_file[3][13]~q ))) # (!\id_stage|reg_file|Read_data2~293_combout  & 
// (\id_stage|reg_file|reg_file[2][13]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~293_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][13]~q ),
	.datac(\id_stage|reg_file|reg_file[3][13]~q ),
	.datad(\id_stage|reg_file|Read_data2~293_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~294_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~294 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N21
dffeas \id_stage|reg_file|reg_file[21][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N7
dffeas \id_stage|reg_file|reg_file[29][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N31
dffeas \id_stage|reg_file|reg_file[17][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N13
dffeas \id_stage|reg_file|reg_file[25][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~281 (
// Equation(s):
// \id_stage|reg_file|Read_data2~281_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][13]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[17][13]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[17][13]~q ),
	.datad(\id_stage|reg_file|reg_file[25][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~281_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~281 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~282 (
// Equation(s):
// \id_stage|reg_file|Read_data2~282_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~281_combout  & ((\id_stage|reg_file|reg_file[29][13]~q ))) # (!\id_stage|reg_file|Read_data2~281_combout  & (\id_stage|reg_file|reg_file[21][13]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~281_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][13]~q ),
	.datac(\id_stage|reg_file|reg_file[29][13]~q ),
	.datad(\id_stage|reg_file|Read_data2~281_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~282_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~282 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y17_N25
dffeas \id_stage|reg_file|reg_file[23][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N7
dffeas \id_stage|reg_file|reg_file[19][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~288 (
// Equation(s):
// \id_stage|reg_file|Read_data2~288_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][13]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][13]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[23][13]~q ),
	.datac(\id_stage|reg_file|reg_file[19][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~288_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~288 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N27
dffeas \id_stage|reg_file|reg_file[31][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N25
dffeas \id_stage|reg_file|reg_file[27][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~289 (
// Equation(s):
// \id_stage|reg_file|Read_data2~289_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~288_combout  & (\id_stage|reg_file|reg_file[31][13]~q )) # (!\id_stage|reg_file|Read_data2~288_combout  & ((\id_stage|reg_file|reg_file[27][13]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|Read_data2~288_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|Read_data2~288_combout ),
	.datac(\id_stage|reg_file|reg_file[31][13]~q ),
	.datad(\id_stage|reg_file|reg_file[27][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~289_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~289 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N7
dffeas \id_stage|reg_file|reg_file[26][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N5
dffeas \id_stage|reg_file|reg_file[30][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N5
dffeas \id_stage|reg_file|reg_file[22][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N19
dffeas \id_stage|reg_file|reg_file[18][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~283 (
// Equation(s):
// \id_stage|reg_file|Read_data2~283_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][13]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][13]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][13]~q ),
	.datac(\id_stage|reg_file|reg_file[18][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~283_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~283 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~284 (
// Equation(s):
// \id_stage|reg_file|Read_data2~284_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~283_combout  & ((\id_stage|reg_file|reg_file[30][13]~q ))) # (!\id_stage|reg_file|Read_data2~283_combout  & (\id_stage|reg_file|reg_file[26][13]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~283_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][13]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][13]~q ),
	.datad(\id_stage|reg_file|Read_data2~283_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~284_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~284 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N1
dffeas \id_stage|reg_file|reg_file[20][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N7
dffeas \id_stage|reg_file|reg_file[28][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N25
dffeas \id_stage|reg_file|reg_file[24][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N27
dffeas \id_stage|reg_file|reg_file[16][13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~285 (
// Equation(s):
// \id_stage|reg_file|Read_data2~285_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][13]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][13]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][13]~q ),
	.datac(\id_stage|reg_file|reg_file[16][13]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~285_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~285 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~286 (
// Equation(s):
// \id_stage|reg_file|Read_data2~286_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~285_combout  & ((\id_stage|reg_file|reg_file[28][13]~q ))) # (!\id_stage|reg_file|Read_data2~285_combout  & (\id_stage|reg_file|reg_file[20][13]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~285_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][13]~q ),
	.datac(\id_stage|reg_file|reg_file[28][13]~q ),
	.datad(\id_stage|reg_file|Read_data2~285_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~286_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~286 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~287 (
// Equation(s):
// \id_stage|reg_file|Read_data2~287_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|Read_data2~284_combout )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|Read_data2~286_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~284_combout ),
	.datad(\id_stage|reg_file|Read_data2~286_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~287_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~287 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data2~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~290 (
// Equation(s):
// \id_stage|reg_file|Read_data2~290_combout  = (\id_stage|reg_file|Read_data2~287_combout  & (((\id_stage|reg_file|Read_data2~289_combout ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~287_combout  & 
// (\id_stage|reg_file|Read_data2~282_combout  & ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|Read_data2~282_combout ),
	.datab(\id_stage|reg_file|Read_data2~289_combout ),
	.datac(\id_stage|reg_file|Read_data2~287_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~290_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~290 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|Read_data2~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~295 (
// Equation(s):
// \id_stage|reg_file|Read_data2~295_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout ) # ((\id_stage|reg_file|Read_data2~290_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2~294_combout )))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datac(\id_stage|reg_file|Read_data2~294_combout ),
	.datad(\id_stage|reg_file|Read_data2~290_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~295_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~295 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~298 (
// Equation(s):
// \id_stage|reg_file|Read_data2~298_combout  = (\id_stage|reg_file|Read_data2~295_combout  & (((\id_stage|reg_file|Read_data2~297_combout ) # (!\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2~295_combout  & 
// (\id_stage|reg_file|Read_data2~280_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~280_combout ),
	.datab(\id_stage|reg_file|Read_data2~297_combout ),
	.datac(\id_stage|reg_file|Read_data2~295_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~298_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~298 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|Read_data2~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~299 (
// Equation(s):
// \id_stage|reg_file|Read_data2~299_combout  = (\id_stage|reg_file|Read_data2~25_combout  & (\id_stage|reg_file|always2~3_combout  & (\wb_stage|Write_Data_RegFile[13]~13_combout ))) # (!\id_stage|reg_file|Read_data2~25_combout  & 
// ((\id_stage|reg_file|Read_data2~298_combout ) # ((\id_stage|reg_file|always2~3_combout  & \wb_stage|Write_Data_RegFile[13]~13_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~25_combout ),
	.datab(\id_stage|reg_file|always2~3_combout ),
	.datac(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~298_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~299_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~299 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data2~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N25
dffeas \id_stage|reg_file|Read_data2[13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~13 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~13_combout  = (\id_stage|reg_file|Read_data2 [13] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|reg_file|Read_data2 [13]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~13 .lut_mask = 16'h00C4;
defparam \id_ex_buffer1|EX1_rs2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y13_N27
dffeas \id_ex_buffer1|EX1_rs2[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[13] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N24
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[13]~44 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[13]~44_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[13]~13_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [13]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[13]~13_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [13]),
	.datad(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[13]~44 .lut_mask = 16'hFE30;
defparam \forwarding_stage|store_rs2_mux|out[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N16
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[13]~43 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[13]~43_combout  = (\idhaz2~3_combout  & ((\ex_stage|Add0~77_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [13] & \forwarding_stage|store_rs2_mux|out~100_combout )))) # (!\idhaz2~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [13] 
// & (\forwarding_stage|store_rs2_mux|out~100_combout )))

	.dataa(\idhaz2~3_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.datac(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datad(\ex_stage|Add0~77_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[13]~43 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[13]~45 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[13]~45_combout  = (\forwarding_stage|store_rs2_mux|out[13]~43_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[13]~44_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out[13]~44_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[13]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[13]~45 .lut_mask = 16'hF8F8;
defparam \forwarding_stage|store_rs2_mux|out[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y13_N23
dffeas \id_ex_buffer2|EX2_rs2_out[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[13]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[13] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N8
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[13]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[13]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [13]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[13]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N9
dffeas \ex_mem_buffer|MEM_rs2[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[13] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [13],\ex_mem_buffer|MEM_rs2 [12]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N22
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[13]~13 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[13]~13_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [13]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [13]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [13]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [13]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[13]~13 .lut_mask = 16'hFC30;
defparam \wb_stage|Write_Data_RegFile[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[13]~43 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[13]~43_combout  = (\ex_mem_buffer|MEM_ALU_OUT [13] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ) # ((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[13]~13_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [13] & (\forwarding_stage|alu_oper2|out[0]~2_combout  & ((\wb_stage|Write_Data_RegFile[13]~13_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[13]~43 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[13]~44 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[13]~44_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[13]~43_combout ) # ((\ex_stage|Add0~77_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\forwarding_stage|alu_oper2|out[13]~43_combout ),
	.datac(\ex_stage|Add0~77_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[13]~44 .lut_mask = 16'h5444;
defparam \forwarding_stage|alu_oper2|out[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N26
cycloneive_lcell_comb \if_id_buffer|ID_INST~13 (
// Equation(s):
// \if_id_buffer|ID_INST~13_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~13_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~13 .lut_mask = 16'h0F00;
defparam \if_id_buffer|ID_INST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y11_N27
dffeas \if_id_buffer|ID_INST[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[13] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N6
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~16 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~16_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & ((\id_stage|reg_file|Read_data2 [13]))) # (!\id_stage|cu|is_oper2_immed~combout  & (\if_id_buffer|ID_INST [13]))))

	.dataa(\if_id_buffer|ID_INST [13]),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.datad(\id_stage|reg_file|Read_data2 [13]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~16 .lut_mask = 16'h0E02;
defparam \id_ex_buffer1|EX1_forward_to_B~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N7
dffeas \id_ex_buffer1|EX1_forward_to_B[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[13] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N26
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[13]~45 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[13]~45_combout  = (\forwarding_stage|alu_oper2|out[13]~44_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [13] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out[13]~44_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B [13]),
	.datad(\forwarding_stage|alu_oper2|out~5_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[13]~45 .lut_mask = 16'hFCCC;
defparam \forwarding_stage|alu_oper2|out[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N27
dffeas \id_ex_buffer2|EX2_ALU_OPER2[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[13]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[13] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|Mux15~0 (
// Equation(s):
// \ex_stage|alu|Mux15~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [13] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER1 [13]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [13] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER1 [13]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [13]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~0 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|Mux4~19 (
// Equation(s):
// \ex_stage|alu|Mux4~19_combout  = (!\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu_oper|ALU_OP [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~19 .lut_mask = 16'h0F00;
defparam \ex_stage|alu|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N6
cycloneive_lcell_comb \id_stage|BR|PC_src[0]~0 (
// Equation(s):
// \id_stage|BR|PC_src[0]~0_combout  = (!\id_stage|BR|Equal0~3_combout  & (!\if_stage|pc_src_mux|out~46_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|BR|Equal0~3_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|PC_src[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|PC_src[0]~0 .lut_mask = 16'h1011;
defparam \id_stage|BR|PC_src[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N4
cycloneive_lcell_comb \ex_stage|alu|Mux4~16 (
// Equation(s):
// \ex_stage|alu|Mux4~16_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & (((\ex_stage|alu_oper|ALU_OP [1]) # (!\ex_stage|alu_oper|ALU_OP [0])) # (!\ex_stage|alu_oper|ALU_OP [2])))

	.dataa(\ex_stage|alu_oper|ALU_OP [2]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~16 .lut_mask = 16'h0F07;
defparam \ex_stage|alu|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N13
dffeas \id_stage|reg_file|reg_file[13][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N7
dffeas \id_stage|reg_file|reg_file[12][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~611 (
// Equation(s):
// \id_stage|reg_file|Read_data2~611_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][28]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[12][28]~q )))))

	.dataa(\id_stage|reg_file|reg_file[13][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~611_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~611 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N13
dffeas \id_stage|reg_file|reg_file[15][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N21
dffeas \id_stage|reg_file|reg_file[14][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~612 (
// Equation(s):
// \id_stage|reg_file|Read_data2~612_combout  = (\id_stage|reg_file|Read_data2~611_combout  & ((\id_stage|reg_file|reg_file[15][28]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~611_combout  & 
// (((\id_stage|reg_file|reg_file[14][28]~q  & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data2~611_combout ),
	.datab(\id_stage|reg_file|reg_file[15][28]~q ),
	.datac(\id_stage|reg_file|reg_file[14][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~612_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~612 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data2~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N13
dffeas \id_stage|reg_file|reg_file[30][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N19
dffeas \id_stage|reg_file|reg_file[26][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N21
dffeas \id_stage|reg_file|reg_file[22][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N7
dffeas \id_stage|reg_file|reg_file[18][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~594 (
// Equation(s):
// \id_stage|reg_file|Read_data2~594_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][28]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][28]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][28]~q ),
	.datac(\id_stage|reg_file|reg_file[18][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~594_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~594 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~595 (
// Equation(s):
// \id_stage|reg_file|Read_data2~595_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~594_combout  & (\id_stage|reg_file|reg_file[30][28]~q )) # (!\id_stage|reg_file|Read_data2~594_combout  & ((\id_stage|reg_file|reg_file[26][28]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~594_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][28]~q ),
	.datad(\id_stage|reg_file|Read_data2~594_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~595_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~595 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N13
dffeas \id_stage|reg_file|reg_file[27][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N31
dffeas \id_stage|reg_file|reg_file[31][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N15
dffeas \id_stage|reg_file|reg_file[19][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N25
dffeas \id_stage|reg_file|reg_file[23][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~601 (
// Equation(s):
// \id_stage|reg_file|Read_data2~601_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][28]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][28]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][28]~q ),
	.datad(\id_stage|reg_file|reg_file[23][28]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~601_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~601 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~602 (
// Equation(s):
// \id_stage|reg_file|Read_data2~602_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~601_combout  & ((\id_stage|reg_file|reg_file[31][28]~q ))) # (!\id_stage|reg_file|Read_data2~601_combout  & (\id_stage|reg_file|reg_file[27][28]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~601_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][28]~q ),
	.datad(\id_stage|reg_file|Read_data2~601_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~602_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~602 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N13
dffeas \id_stage|reg_file|reg_file[20][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N7
dffeas \id_stage|reg_file|reg_file[28][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N13
dffeas \id_stage|reg_file|reg_file[24][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N19
dffeas \id_stage|reg_file|reg_file[16][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~598 (
// Equation(s):
// \id_stage|reg_file|Read_data2~598_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][28]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][28]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~598_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~598 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~599 (
// Equation(s):
// \id_stage|reg_file|Read_data2~599_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~598_combout  & ((\id_stage|reg_file|reg_file[28][28]~q ))) # (!\id_stage|reg_file|Read_data2~598_combout  & (\id_stage|reg_file|reg_file[20][28]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~598_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][28]~q ),
	.datad(\id_stage|reg_file|Read_data2~598_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~599_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~599 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N25
dffeas \id_stage|reg_file|reg_file[25][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N15
dffeas \id_stage|reg_file|reg_file[17][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~596 (
// Equation(s):
// \id_stage|reg_file|Read_data2~596_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][28]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][28]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][28]~q ),
	.datac(\id_stage|reg_file|reg_file[17][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~596_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~596 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N19
dffeas \id_stage|reg_file|reg_file[29][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N13
dffeas \id_stage|reg_file|reg_file[21][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~597 (
// Equation(s):
// \id_stage|reg_file|Read_data2~597_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~596_combout  & (\id_stage|reg_file|reg_file[29][28]~q )) # (!\id_stage|reg_file|Read_data2~596_combout  & ((\id_stage|reg_file|reg_file[21][28]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|Read_data2~596_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|Read_data2~596_combout ),
	.datac(\id_stage|reg_file|reg_file[29][28]~q ),
	.datad(\id_stage|reg_file|reg_file[21][28]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~597_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~597 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~600 (
// Equation(s):
// \id_stage|reg_file|Read_data2~600_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~597_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|Read_data2~599_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~599_combout ),
	.datad(\id_stage|reg_file|Read_data2~597_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~600_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~600 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~603 (
// Equation(s):
// \id_stage|reg_file|Read_data2~603_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~600_combout  & ((\id_stage|reg_file|Read_data2~602_combout ))) # (!\id_stage|reg_file|Read_data2~600_combout  & 
// (\id_stage|reg_file|Read_data2~595_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~600_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~595_combout ),
	.datab(\id_stage|reg_file|Read_data2~602_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|Read_data2~600_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~603_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~603 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data2~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|reg_file[9][28]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[9][28]~feeder_combout  = \wb_stage|Write_Data_RegFile[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[9][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][28]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[9][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N23
dffeas \id_stage|reg_file|reg_file[9][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N5
dffeas \id_stage|reg_file|reg_file[10][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N3
dffeas \id_stage|reg_file|reg_file[8][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~604 (
// Equation(s):
// \id_stage|reg_file|Read_data2~604_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][28]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[8][28]~q )))))

	.dataa(\id_stage|reg_file|reg_file[10][28]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~604_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~604 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N13
dffeas \id_stage|reg_file|reg_file[11][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~605 (
// Equation(s):
// \id_stage|reg_file|Read_data2~605_combout  = (\id_stage|reg_file|Read_data2~604_combout  & (((\id_stage|reg_file|reg_file[11][28]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~604_combout  & 
// (\id_stage|reg_file|reg_file[9][28]~q  & ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[9][28]~q ),
	.datab(\id_stage|reg_file|Read_data2~604_combout ),
	.datac(\id_stage|reg_file|reg_file[11][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~605_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~605 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N5
dffeas \id_stage|reg_file|reg_file[6][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y18_N31
dffeas \id_stage|reg_file|reg_file[7][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N7
dffeas \id_stage|reg_file|reg_file[5][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[4][28]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[4][28]~feeder_combout  = \wb_stage|Write_Data_RegFile[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[4][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][28]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[4][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N27
dffeas \id_stage|reg_file|reg_file[4][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~606 (
// Equation(s):
// \id_stage|reg_file|Read_data2~606_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][28]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[4][28]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][28]~q ),
	.datac(\id_stage|reg_file|reg_file[4][28]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~606_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~606 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~607 (
// Equation(s):
// \id_stage|reg_file|Read_data2~607_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~606_combout  & ((\id_stage|reg_file|reg_file[7][28]~q ))) # (!\id_stage|reg_file|Read_data2~606_combout  & (\id_stage|reg_file|reg_file[6][28]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~606_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][28]~q ),
	.datac(\id_stage|reg_file|reg_file[7][28]~q ),
	.datad(\id_stage|reg_file|Read_data2~606_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~607_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~607 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N23
dffeas \id_stage|reg_file|reg_file[2][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N9
dffeas \id_stage|reg_file|reg_file[1][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~608 (
// Equation(s):
// \id_stage|reg_file|Read_data2~608_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][28]~q )) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[1][28]~q )))))

	.dataa(\id_stage|reg_file|reg_file[2][28]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][28]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~608_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~608 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N23
dffeas \id_stage|reg_file|reg_file[3][28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~609 (
// Equation(s):
// \id_stage|reg_file|Read_data2~609_combout  = (\id_stage|reg_file|Read_data2~608_combout  & (((\id_stage|reg_file|reg_file[3][28]~q ) # (!\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2~608_combout  & 
// (\id_stage|reg_file|Read_data2~607_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~607_combout ),
	.datab(\id_stage|reg_file|Read_data2~608_combout ),
	.datac(\id_stage|reg_file|reg_file[3][28]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~609_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~609 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~610 (
// Equation(s):
// \id_stage|reg_file|Read_data2~610_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (\id_stage|reg_file|Read_data2~605_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~609_combout )))))

	.dataa(\id_stage|reg_file|Read_data2~605_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~609_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~610_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~610 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|Read_data2~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~613 (
// Equation(s):
// \id_stage|reg_file|Read_data2~613_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~610_combout  & (\id_stage|reg_file|Read_data2~612_combout )) # (!\id_stage|reg_file|Read_data2~610_combout  & 
// ((\id_stage|reg_file|Read_data2~603_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~610_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~612_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~603_combout ),
	.datad(\id_stage|reg_file|Read_data2~610_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~613_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~613 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~614 (
// Equation(s):
// \id_stage|reg_file|Read_data2~614_combout  = (\wb_stage|Write_Data_RegFile[28]~28_combout  & ((\id_stage|reg_file|always2~3_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~613_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[28]~28_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~613_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.datab(\id_stage|reg_file|always2~3_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~613_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~614_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~614 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y15_N7
dffeas \id_stage|reg_file|Read_data2[28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~28 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~28_combout  = (\id_stage|reg_file|Read_data2 [28] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data2 [28]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~28 .lut_mask = 16'h080C;
defparam \id_ex_buffer1|EX1_rs2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N21
dffeas \id_ex_buffer1|EX1_rs2[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[28] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N16
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[28]~88 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[28]~88_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[28]~28_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [28]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[28]~28_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [28]),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[28]~88 .lut_mask = 16'hCCF8;
defparam \forwarding_stage|store_rs2_mux|out[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N30
cycloneive_lcell_comb \if_id_buffer|ID_PC~29 (
// Equation(s):
// \if_id_buffer|ID_PC~29_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [28]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~29 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N31
dffeas \if_id_buffer|ID_PC[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[28] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~28 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~28_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [28] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_id_buffer|ID_PC [28]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~28 .lut_mask = 16'h5010;
defparam \id_ex_buffer1|EX1_PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N27
dffeas \id_ex_buffer1|EX1_PC[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[28] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~28 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~28_combout  = (\id_ex_buffer1|EX1_PC [28] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_PC [28]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~28 .lut_mask = 16'hF030;
defparam \id_ex_buffer2|EX2_PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N15
dffeas \id_ex_buffer2|EX2_PC[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[28] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B[0]~0 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B[0]~0_combout  = (\id_stage|immed_gen|always0~2_combout  & (\if_id_buffer|ID_INST [0])) # (!\id_stage|immed_gen|always0~2_combout  & ((\if_id_buffer|ID_INST [6])))

	.dataa(\if_id_buffer|ID_INST [0]),
	.datab(\id_stage|immed_gen|always0~2_combout ),
	.datac(gnd),
	.datad(\if_id_buffer|ID_INST [6]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[0]~0 .lut_mask = 16'hBB88;
defparam \id_ex_buffer1|EX1_forward_to_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N9
dffeas \id_ex_buffer1|EX1_forward_to_B[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B[0]~0_combout ),
	.asdata(\id_stage|reg_file|Read_data2 [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex_buffer1|EX1_forward_to_B[4]~6_combout ),
	.sload(\id_stage|cu|is_oper2_immed~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[0]~3 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[0]~3_combout  = (\ex_mem_buffer|MEM_ALU_OUT [0] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ) # ((\wb_stage|Write_Data_RegFile[0]~0_combout  & \forwarding_stage|alu_oper2|out[0]~2_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [0] & (\wb_stage|Write_Data_RegFile[0]~0_combout  & (\forwarding_stage|alu_oper2|out[0]~2_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.datab(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[0]~3 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[0]~4 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[0]~4_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[0]~3_combout ) # ((\ex_stage|Add0~2_combout  & \idhaz2~3_combout ))))

	.dataa(\ex_stage|Add0~2_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~3_combout ),
	.datac(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[0]~4 .lut_mask = 16'h0E0C;
defparam \forwarding_stage|alu_oper2|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[0]~6 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[0]~6_combout  = (\forwarding_stage|alu_oper2|out[0]~4_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [0] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [0]),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[0]~6 .lut_mask = 16'hF8F8;
defparam \forwarding_stage|alu_oper2|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y9_N9
dffeas \id_ex_buffer2|EX2_ALU_OPER2[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[0] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N22
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[30]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[30]~feeder_combout  = \ex_stage|Add0~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|Add0~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[30]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y11_N23
dffeas \ex_mem_buffer|MEM_ALU_OUT[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[30] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][30]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][30]~feeder_combout  = \wb_stage|Write_Data_RegFile[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][30]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N15
dffeas \id_stage|reg_file|reg_file[15][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N19
dffeas \id_stage|reg_file|reg_file[14][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N5
dffeas \id_stage|reg_file|reg_file[13][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N23
dffeas \id_stage|reg_file|reg_file[12][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~653 (
// Equation(s):
// \id_stage|reg_file|Read_data2~653_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][30]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][30]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][30]~q ),
	.datac(\id_stage|reg_file|reg_file[12][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~653_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~653 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~654 (
// Equation(s):
// \id_stage|reg_file|Read_data2~654_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~653_combout  & (\id_stage|reg_file|reg_file[15][30]~q )) # (!\id_stage|reg_file|Read_data2~653_combout  & ((\id_stage|reg_file|reg_file[14][30]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~653_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][30]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][30]~q ),
	.datad(\id_stage|reg_file|Read_data2~653_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~654_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~654 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N1
dffeas \id_stage|reg_file|reg_file[23][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N27
dffeas \id_stage|reg_file|reg_file[19][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~643 (
// Equation(s):
// \id_stage|reg_file|Read_data2~643_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][30]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][30]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[23][30]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~643_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~643 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N11
dffeas \id_stage|reg_file|reg_file[31][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N1
dffeas \id_stage|reg_file|reg_file[27][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~644 (
// Equation(s):
// \id_stage|reg_file|Read_data2~644_combout  = (\id_stage|reg_file|Read_data2~643_combout  & (((\id_stage|reg_file|reg_file[31][30]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~643_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][30]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~643_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][30]~q ),
	.datad(\id_stage|reg_file|reg_file[27][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~644_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~644 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N15
dffeas \id_stage|reg_file|reg_file[18][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N13
dffeas \id_stage|reg_file|reg_file[22][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~636 (
// Equation(s):
// \id_stage|reg_file|Read_data2~636_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[22][30]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[18][30]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[18][30]~q ),
	.datad(\id_stage|reg_file|reg_file[22][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~636_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~636 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N5
dffeas \id_stage|reg_file|reg_file[26][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N19
dffeas \id_stage|reg_file|reg_file[30][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~637 (
// Equation(s):
// \id_stage|reg_file|Read_data2~637_combout  = (\id_stage|reg_file|Read_data2~636_combout  & (((\id_stage|reg_file|reg_file[30][30]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~636_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[26][30]~q )))

	.dataa(\id_stage|reg_file|Read_data2~636_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][30]~q ),
	.datad(\id_stage|reg_file|reg_file[30][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~637_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~637 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data2~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N29
dffeas \id_stage|reg_file|reg_file[20][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N23
dffeas \id_stage|reg_file|reg_file[28][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N9
dffeas \id_stage|reg_file|reg_file[24][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N23
dffeas \id_stage|reg_file|reg_file[16][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~640 (
// Equation(s):
// \id_stage|reg_file|Read_data2~640_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][30]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][30]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][30]~q ),
	.datac(\id_stage|reg_file|reg_file[16][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~640_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~640 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~641 (
// Equation(s):
// \id_stage|reg_file|Read_data2~641_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~640_combout  & ((\id_stage|reg_file|reg_file[28][30]~q ))) # (!\id_stage|reg_file|Read_data2~640_combout  & (\id_stage|reg_file|reg_file[20][30]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~640_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][30]~q ),
	.datac(\id_stage|reg_file|reg_file[28][30]~q ),
	.datad(\id_stage|reg_file|Read_data2~640_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~641_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~641 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N21
dffeas \id_stage|reg_file|reg_file[21][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N31
dffeas \id_stage|reg_file|reg_file[29][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N17
dffeas \id_stage|reg_file|reg_file[25][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N31
dffeas \id_stage|reg_file|reg_file[17][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~638 (
// Equation(s):
// \id_stage|reg_file|Read_data2~638_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][30]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][30]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][30]~q ),
	.datac(\id_stage|reg_file|reg_file[17][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~638_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~638 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~639 (
// Equation(s):
// \id_stage|reg_file|Read_data2~639_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~638_combout  & ((\id_stage|reg_file|reg_file[29][30]~q ))) # (!\id_stage|reg_file|Read_data2~638_combout  & (\id_stage|reg_file|reg_file[21][30]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~638_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][30]~q ),
	.datac(\id_stage|reg_file|reg_file[29][30]~q ),
	.datad(\id_stage|reg_file|Read_data2~638_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~639_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~639 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~642 (
// Equation(s):
// \id_stage|reg_file|Read_data2~642_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~639_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|Read_data2~641_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~641_combout ),
	.datad(\id_stage|reg_file|Read_data2~639_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~642_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~642 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~645 (
// Equation(s):
// \id_stage|reg_file|Read_data2~645_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~642_combout  & (\id_stage|reg_file|Read_data2~644_combout )) # (!\id_stage|reg_file|Read_data2~642_combout  & 
// ((\id_stage|reg_file|Read_data2~637_combout ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~642_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~644_combout ),
	.datac(\id_stage|reg_file|Read_data2~637_combout ),
	.datad(\id_stage|reg_file|Read_data2~642_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~645_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~645 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N5
dffeas \id_stage|reg_file|reg_file[9][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N7
dffeas \id_stage|reg_file|reg_file[11][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N17
dffeas \id_stage|reg_file|reg_file[10][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N1
dffeas \id_stage|reg_file|reg_file[8][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~646 (
// Equation(s):
// \id_stage|reg_file|Read_data2~646_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][30]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][30]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][30]~q ),
	.datac(\id_stage|reg_file|reg_file[8][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~646_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~646 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~647 (
// Equation(s):
// \id_stage|reg_file|Read_data2~647_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~646_combout  & ((\id_stage|reg_file|reg_file[11][30]~q ))) # (!\id_stage|reg_file|Read_data2~646_combout  & (\id_stage|reg_file|reg_file[9][30]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~646_combout ))))

	.dataa(\id_stage|reg_file|reg_file[9][30]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[11][30]~q ),
	.datad(\id_stage|reg_file|Read_data2~646_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~647_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~647 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][30]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][30]~feeder_combout  = \wb_stage|Write_Data_RegFile[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][30]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N15
dffeas \id_stage|reg_file|reg_file[2][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N9
dffeas \id_stage|reg_file|reg_file[1][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~650 (
// Equation(s):
// \id_stage|reg_file|Read_data2~650_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[2][30]~q ) # ((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][30]~q  & !\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][30]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][30]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~650_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~650 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N15
dffeas \id_stage|reg_file|reg_file[3][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][30]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][30]~feeder_combout  = \wb_stage|Write_Data_RegFile[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][30]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[7][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N5
dffeas \id_stage|reg_file|reg_file[7][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N21
dffeas \id_stage|reg_file|reg_file[6][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N11
dffeas \id_stage|reg_file|reg_file[5][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N23
dffeas \id_stage|reg_file|reg_file[4][30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~648 (
// Equation(s):
// \id_stage|reg_file|Read_data2~648_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][30]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[4][30]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][30]~q ),
	.datac(\id_stage|reg_file|reg_file[4][30]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~648_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~648 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~649 (
// Equation(s):
// \id_stage|reg_file|Read_data2~649_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~648_combout  & (\id_stage|reg_file|reg_file[7][30]~q )) # (!\id_stage|reg_file|Read_data2~648_combout  & ((\id_stage|reg_file|reg_file[6][30]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~648_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][30]~q ),
	.datac(\id_stage|reg_file|reg_file[6][30]~q ),
	.datad(\id_stage|reg_file|Read_data2~648_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~649_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~649 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~651 (
// Equation(s):
// \id_stage|reg_file|Read_data2~651_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~650_combout  & (\id_stage|reg_file|reg_file[3][30]~q )) # (!\id_stage|reg_file|Read_data2~650_combout  & 
// ((\id_stage|reg_file|Read_data2~649_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2~650_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~650_combout ),
	.datac(\id_stage|reg_file|reg_file[3][30]~q ),
	.datad(\id_stage|reg_file|Read_data2~649_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~651_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~651 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~652 (
// Equation(s):
// \id_stage|reg_file|Read_data2~652_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (\id_stage|reg_file|Read_data2~647_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~651_combout )))))

	.dataa(\id_stage|reg_file|Read_data2~647_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~651_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~652_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~652 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|Read_data2~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~655 (
// Equation(s):
// \id_stage|reg_file|Read_data2~655_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~652_combout  & (\id_stage|reg_file|Read_data2~654_combout )) # (!\id_stage|reg_file|Read_data2~652_combout  & 
// ((\id_stage|reg_file|Read_data2~645_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~652_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~654_combout ),
	.datac(\id_stage|reg_file|Read_data2~645_combout ),
	.datad(\id_stage|reg_file|Read_data2~652_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~655_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~655 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~656 (
// Equation(s):
// \id_stage|reg_file|Read_data2~656_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[30]~30_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~655_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & (\id_stage|reg_file|Read_data2~655_combout )))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\id_stage|reg_file|Read_data2~655_combout ),
	.datad(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~656_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~656 .lut_mask = 16'hBA30;
defparam \id_stage|reg_file|Read_data2~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N23
dffeas \id_stage|reg_file|Read_data2[30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N10
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~30 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~30_combout  = (\id_stage|reg_file|Read_data2 [30] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data2 [30]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~30 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y11_N11
dffeas \id_ex_buffer1|EX1_rs2[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[30] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N12
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[30]~94 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[30]~94_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[30]~30_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [30]) # ((\wb_stage|Write_Data_RegFile[30]~30_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs2 [30]),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[30]~94_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[30]~94 .lut_mask = 16'hF2E2;
defparam \forwarding_stage|store_rs2_mux|out[30]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N18
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[30]~95 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[30]~95_combout  = (\forwarding_stage|alu_oper2|out~0_combout  & ((\forwarding_stage|store_rs2_mux|out[30]~94_combout ) # ((\forwarding_stage|store_rs2_mux|out~100_combout  & \ex_mem_buffer|MEM_ALU_OUT [30])))) # 
// (!\forwarding_stage|alu_oper2|out~0_combout  & (\forwarding_stage|store_rs2_mux|out~100_combout  & (\ex_mem_buffer|MEM_ALU_OUT [30])))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.datad(\forwarding_stage|store_rs2_mux|out[30]~94_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[30]~95_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[30]~95 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[30]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N28
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[30]~96 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[30]~96_combout  = (\forwarding_stage|store_rs2_mux|out[30]~95_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~94_combout ))

	.dataa(\idhaz2~3_combout ),
	.datab(gnd),
	.datac(\ex_stage|Add0~94_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[30]~95_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[30]~96_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[30]~96 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|store_rs2_mux|out[30]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y11_N29
dffeas \id_ex_buffer2|EX2_rs2_out[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[30]~96_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[30] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[30]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[30]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [30]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[30]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y18_N27
dffeas \ex_mem_buffer|MEM_rs2[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[30] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N9
dffeas \id_stage|reg_file|reg_file[13][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y15_N25
dffeas \id_stage|reg_file|reg_file[15][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N1
dffeas \id_stage|reg_file|reg_file[14][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N21
dffeas \id_stage|reg_file|reg_file[12][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~674 (
// Equation(s):
// \id_stage|reg_file|Read_data1~674_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[14][31]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][31]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][31]~q ),
	.datad(\id_stage|reg_file|reg_file[12][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~674_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~674 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~675 (
// Equation(s):
// \id_stage|reg_file|Read_data1~675_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~674_combout  & ((\id_stage|reg_file|reg_file[15][31]~q ))) # (!\id_stage|reg_file|Read_data1~674_combout  & (\id_stage|reg_file|reg_file[13][31]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~674_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][31]~q ),
	.datac(\id_stage|reg_file|reg_file[15][31]~q ),
	.datad(\id_stage|reg_file|Read_data1~674_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~675_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~675 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1[0]~13 (
// Equation(s):
// \id_stage|reg_file|Read_data1[0]~13_combout  = (!\if_id_buffer|ID_rs1_ind [4] & \if_id_buffer|ID_rs1_ind [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs1_ind [4]),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[0]~13 .lut_mask = 16'h0F00;
defparam \id_stage|reg_file|Read_data1[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N25
dffeas \id_stage|reg_file|reg_file[10][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N27
dffeas \id_stage|reg_file|reg_file[11][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N27
dffeas \id_stage|reg_file|reg_file[8][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N1
dffeas \id_stage|reg_file|reg_file[9][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~657 (
// Equation(s):
// \id_stage|reg_file|Read_data1~657_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][31]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][31]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][31]~q ),
	.datac(\id_stage|reg_file|reg_file[9][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~657_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~657 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~658 (
// Equation(s):
// \id_stage|reg_file|Read_data1~658_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~657_combout  & ((\id_stage|reg_file|reg_file[11][31]~q ))) # (!\id_stage|reg_file|Read_data1~657_combout  & (\id_stage|reg_file|reg_file[10][31]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~657_combout ))))

	.dataa(\id_stage|reg_file|reg_file[10][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][31]~q ),
	.datad(\id_stage|reg_file|Read_data1~657_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~658_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~658 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1[0]~10 (
// Equation(s):
// \id_stage|reg_file|Read_data1[0]~10_combout  = (\if_id_buffer|ID_rs1_ind [4]) # ((\if_id_buffer|ID_rs1_ind [3] & \if_id_buffer|ID_rs1_ind [2]))

	.dataa(\if_id_buffer|ID_rs1_ind [4]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(gnd),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[0]~10 .lut_mask = 16'hEEAA;
defparam \id_stage|reg_file|Read_data1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][31]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][31]~feeder_combout  = \wb_stage|Write_Data_RegFile[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][31]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N13
dffeas \id_stage|reg_file|reg_file[2][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1[0]~17 (
// Equation(s):
// \id_stage|reg_file|Read_data1[0]~17_combout  = (\if_id_buffer|ID_rs1_ind [1] & !\if_id_buffer|ID_rs1_ind [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[0]~17 .lut_mask = 16'h00F0;
defparam \id_stage|reg_file|Read_data1[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N27
dffeas \id_stage|reg_file|reg_file[3][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N7
dffeas \id_stage|reg_file|reg_file[1][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][31]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][31]~feeder_combout  = \wb_stage|Write_Data_RegFile[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][31]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[6][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N23
dffeas \id_stage|reg_file|reg_file[6][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N17
dffeas \id_stage|reg_file|reg_file[4][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~669 (
// Equation(s):
// \id_stage|reg_file|Read_data1~669_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[6][31]~q )) # (!\if_id_buffer|ID_rs1_ind [1] 
// & ((\id_stage|reg_file|reg_file[4][31]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[6][31]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|reg_file[4][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~669_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~669 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data1~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N29
dffeas \id_stage|reg_file|reg_file[7][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N3
dffeas \id_stage|reg_file|reg_file[5][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~670 (
// Equation(s):
// \id_stage|reg_file|Read_data1~670_combout  = (\id_stage|reg_file|Read_data1~669_combout  & ((\id_stage|reg_file|reg_file[7][31]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~669_combout  & 
// (((\id_stage|reg_file|reg_file[5][31]~q  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|Read_data1~669_combout ),
	.datab(\id_stage|reg_file|reg_file[7][31]~q ),
	.datac(\id_stage|reg_file|reg_file[5][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~670_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~670 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~671 (
// Equation(s):
// \id_stage|reg_file|Read_data1~671_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~670_combout ) # (\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & 
// (\id_stage|reg_file|reg_file[1][31]~q  & ((!\id_stage|reg_file|Read_data1[0]~17_combout ))))

	.dataa(\id_stage|reg_file|reg_file[1][31]~q ),
	.datab(\id_stage|reg_file|Read_data1~670_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~671_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~671 .lut_mask = 16'hF0CA;
defparam \id_stage|reg_file|Read_data1~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~672 (
// Equation(s):
// \id_stage|reg_file|Read_data1~672_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~671_combout  & ((\id_stage|reg_file|reg_file[3][31]~q ))) # (!\id_stage|reg_file|Read_data1~671_combout  & 
// (\id_stage|reg_file|reg_file[2][31]~q )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~671_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][31]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][31]~q ),
	.datad(\id_stage|reg_file|Read_data1~671_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~672_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~672 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N23
dffeas \id_stage|reg_file|reg_file[31][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N1
dffeas \id_stage|reg_file|reg_file[27][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N3
dffeas \id_stage|reg_file|reg_file[19][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N13
dffeas \id_stage|reg_file|reg_file[23][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~666 (
// Equation(s):
// \id_stage|reg_file|Read_data1~666_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][31]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][31]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][31]~q ),
	.datac(\id_stage|reg_file|reg_file[23][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~666_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~666 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~667 (
// Equation(s):
// \id_stage|reg_file|Read_data1~667_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~666_combout  & (\id_stage|reg_file|reg_file[31][31]~q )) # (!\id_stage|reg_file|Read_data1~666_combout  & ((\id_stage|reg_file|reg_file[27][31]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~666_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][31]~q ),
	.datad(\id_stage|reg_file|Read_data1~666_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~667_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~667 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N23
dffeas \id_stage|reg_file|reg_file[29][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N29
dffeas \id_stage|reg_file|reg_file[21][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N21
dffeas \id_stage|reg_file|reg_file[25][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N27
dffeas \id_stage|reg_file|reg_file[17][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~659 (
// Equation(s):
// \id_stage|reg_file|Read_data1~659_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[25][31]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[17][31]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][31]~q ),
	.datad(\id_stage|reg_file|reg_file[17][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~659_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~659 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~660 (
// Equation(s):
// \id_stage|reg_file|Read_data1~660_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~659_combout  & (\id_stage|reg_file|reg_file[29][31]~q )) # (!\id_stage|reg_file|Read_data1~659_combout  & ((\id_stage|reg_file|reg_file[21][31]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~659_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][31]~q ),
	.datad(\id_stage|reg_file|Read_data1~659_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~660_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~660 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N29
dffeas \id_stage|reg_file|reg_file[28][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N3
dffeas \id_stage|reg_file|reg_file[20][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N31
dffeas \id_stage|reg_file|reg_file[16][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N25
dffeas \id_stage|reg_file|reg_file[24][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~663 (
// Equation(s):
// \id_stage|reg_file|Read_data1~663_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][31]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][31]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~663_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~663 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~664 (
// Equation(s):
// \id_stage|reg_file|Read_data1~664_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~663_combout  & (\id_stage|reg_file|reg_file[28][31]~q )) # (!\id_stage|reg_file|Read_data1~663_combout  & ((\id_stage|reg_file|reg_file[20][31]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~663_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][31]~q ),
	.datac(\id_stage|reg_file|reg_file[20][31]~q ),
	.datad(\id_stage|reg_file|Read_data1~663_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~664_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~664 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N19
dffeas \id_stage|reg_file|reg_file[30][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N17
dffeas \id_stage|reg_file|reg_file[26][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N27
dffeas \id_stage|reg_file|reg_file[18][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N9
dffeas \id_stage|reg_file|reg_file[22][31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~661 (
// Equation(s):
// \id_stage|reg_file|Read_data1~661_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][31]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][31]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][31]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][31]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~661_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~661 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~662 (
// Equation(s):
// \id_stage|reg_file|Read_data1~662_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~661_combout  & (\id_stage|reg_file|reg_file[30][31]~q )) # (!\id_stage|reg_file|Read_data1~661_combout  & ((\id_stage|reg_file|reg_file[26][31]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~661_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][31]~q ),
	.datac(\id_stage|reg_file|reg_file[26][31]~q ),
	.datad(\id_stage|reg_file|Read_data1~661_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~662_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~662 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~665 (
// Equation(s):
// \id_stage|reg_file|Read_data1~665_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~662_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|Read_data1~664_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~664_combout ),
	.datad(\id_stage|reg_file|Read_data1~662_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~665_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~665 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~668 (
// Equation(s):
// \id_stage|reg_file|Read_data1~668_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~665_combout  & (\id_stage|reg_file|Read_data1~667_combout )) # (!\id_stage|reg_file|Read_data1~665_combout  & 
// ((\id_stage|reg_file|Read_data1~660_combout ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~665_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~667_combout ),
	.datac(\id_stage|reg_file|Read_data1~660_combout ),
	.datad(\id_stage|reg_file|Read_data1~665_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~668_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~668 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~673 (
// Equation(s):
// \id_stage|reg_file|Read_data1~673_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout ) # ((\id_stage|reg_file|Read_data1~668_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1~672_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~672_combout ),
	.datad(\id_stage|reg_file|Read_data1~668_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~673_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~673 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~676 (
// Equation(s):
// \id_stage|reg_file|Read_data1~676_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~673_combout  & (\id_stage|reg_file|Read_data1~675_combout )) # (!\id_stage|reg_file|Read_data1~673_combout  & 
// ((\id_stage|reg_file|Read_data1~658_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~673_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~675_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~658_combout ),
	.datad(\id_stage|reg_file|Read_data1~673_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~676_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~676 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~677 (
// Equation(s):
// \id_stage|reg_file|Read_data1~677_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|Write_Data_RegFile[31]~31_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~676_combout ) # ((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[31]~31_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.datad(\id_stage|reg_file|Read_data1~676_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~677_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~677 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N17
dffeas \id_stage|reg_file|Read_data1[31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~31 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~31_combout  = (\id_stage|reg_file|Read_data1 [31] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data1 [31]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~31 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N1
dffeas \id_ex_buffer1|EX1_rs1[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[31] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[31]~122 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[31]~122_combout  = (\FA|alu_selA[0]~8_combout  & ((\wb_stage|Write_Data_RegFile[31]~31_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [31] & \FA|alu_selA[1]~9_combout )))) # (!\FA|alu_selA[0]~8_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [31] & (\FA|alu_selA[1]~9_combout )))

	.dataa(\FA|alu_selA[0]~8_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[31]~122_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[31]~122 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper1|out[31]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[31]~123 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[31]~123_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[31]~122_combout ) # ((\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [31]))))

	.dataa(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [31]),
	.datac(\forwarding_stage|alu_oper1|out[31]~122_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[31]~123_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[31]~123 .lut_mask = 16'h00F8;
defparam \forwarding_stage|alu_oper1|out[31]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~38 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~38_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[31]~123_combout ) # ((\ex_stage|Add0~95_combout  & \idhaz~3_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out[31]~123_combout ),
	.datab(\ex_stage|Add0~95_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~38_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~38 .lut_mask = 16'h0E0A;
defparam \id_ex_buffer2|EX2_ALU_OPER1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER1[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[31] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N6
cycloneive_lcell_comb \id_stage|immed_gen|always0~3 (
// Equation(s):
// \id_stage|immed_gen|always0~3_combout  = (\id_stage|BR|BPU|predicted~0_combout  & (((!\if_id_buffer|ID_opcode [11]) # (!\id_stage|cu|Equal13~1_combout )) # (!\if_id_buffer|ID_opcode [9])))

	.dataa(\id_stage|BR|BPU|predicted~0_combout ),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|cu|Equal13~1_combout ),
	.datad(\if_id_buffer|ID_opcode [11]),
	.cin(gnd),
	.combout(\id_stage|immed_gen|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|immed_gen|always0~3 .lut_mask = 16'h2AAA;
defparam \id_stage|immed_gen|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N18
cycloneive_lcell_comb \if_id_buffer|ID_INST~15 (
// Equation(s):
// \if_id_buffer|ID_INST~15_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~15_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~15 .lut_mask = 16'h0F00;
defparam \if_id_buffer|ID_INST~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N19
dffeas \if_id_buffer|ID_INST[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[15] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~19 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~19_combout  = (!\id_stage|cu|is_oper2_immed~combout  & (\if_id_buffer|ID_INST [15] & \id_stage|immed_gen|always0~2_combout ))

	.dataa(gnd),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\if_id_buffer|ID_INST [15]),
	.datad(\id_stage|immed_gen|always0~2_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~19 .lut_mask = 16'h3000;
defparam \id_ex_buffer1|EX1_forward_to_B~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~21 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~21_combout  = (\id_ex_buffer1|EX1_forward_to_B~5_combout  & (\id_ex_buffer1|EX1_forward_to_B~19_combout  & ((!\id_stage|immed_gen|always0~4_combout ) # (!\id_stage|immed_gen|always0~3_combout ))))

	.dataa(\id_stage|immed_gen|always0~3_combout ),
	.datab(\id_stage|immed_gen|always0~4_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~5_combout ),
	.datad(\id_ex_buffer1|EX1_forward_to_B~19_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~21 .lut_mask = 16'h7000;
defparam \id_ex_buffer1|EX1_forward_to_B~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~37 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~37_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|reg_file|Read_data2 [31] & \id_stage|cu|is_oper2_immed~combout ))

	.dataa(gnd),
	.datab(\id_stage|reg_file|Read_data2 [31]),
	.datac(\id_stage|cu|is_oper2_immed~combout ),
	.datad(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~37 .lut_mask = 16'hFFC0;
defparam \id_ex_buffer1|EX1_forward_to_B~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N1
dffeas \id_ex_buffer1|EX1_forward_to_B[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[31] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[31]~97 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[31]~97_combout  = (\forwarding_stage|alu_oper2|out[0]~1_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [31]) # ((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[31]~31_combout )))) # 
// (!\forwarding_stage|alu_oper2|out[0]~1_combout  & (((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[31]~31_combout ))))

	.dataa(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.datac(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datad(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[31]~97 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[31]~98 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[31]~98_combout  = (\id_ex_buffer1|EX1_forward_to_B [31] & ((\forwarding_stage|alu_oper2|out~5_combout ) # ((\forwarding_stage|alu_oper2|out[31]~97_combout  & !\id_ex_buffer1|EX1_is_oper2_immed~q )))) # 
// (!\id_ex_buffer1|EX1_forward_to_B [31] & (\forwarding_stage|alu_oper2|out[31]~97_combout  & ((!\id_ex_buffer1|EX1_is_oper2_immed~q ))))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [31]),
	.datab(\forwarding_stage|alu_oper2|out[31]~97_combout ),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[31]~98 .lut_mask = 16'hA0EC;
defparam \forwarding_stage|alu_oper2|out[31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[31]~99 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[31]~99_combout  = (\forwarding_stage|alu_oper2|out[31]~98_combout ) # ((!\id_ex_buffer1|EX1_is_oper2_immed~q  & (\idhaz2~3_combout  & \ex_stage|Add0~95_combout )))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\idhaz2~3_combout ),
	.datac(\forwarding_stage|alu_oper2|out[31]~98_combout ),
	.datad(\ex_stage|Add0~95_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[31]~99 .lut_mask = 16'hF4F0;
defparam \forwarding_stage|alu_oper2|out[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N31
dffeas \id_ex_buffer2|EX2_ALU_OPER2[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[31]~99_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[31] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|Mux33~0 (
// Equation(s):
// \ex_stage|alu|Mux33~0_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [31]) # (\id_ex_buffer2|EX2_ALU_OPER2 [31]))) # (!\ex_stage|alu_oper|ALU_OP [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [31] & \id_ex_buffer2|EX2_ALU_OPER2 [31]))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~0 .lut_mask = 16'hE8E8;
defparam \ex_stage|alu|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N26
cycloneive_lcell_comb \ex_stage|alu|Mux18~3 (
// Equation(s):
// \ex_stage|alu|Mux18~3_combout  = (\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~18_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~3 .lut_mask = 16'hCFCF;
defparam \ex_stage|alu|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N28
cycloneive_lcell_comb \if_id_buffer|ID_PC~23 (
// Equation(s):
// \if_id_buffer|ID_PC~23_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [22]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~23 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N29
dffeas \if_id_buffer|ID_PC[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[22] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~22 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~22_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [22] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [22]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~22 .lut_mask = 16'h4044;
defparam \id_ex_buffer1|EX1_PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N21
dffeas \id_ex_buffer1|EX1_PC[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[22] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~22 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~22_combout  = (\id_ex_buffer1|EX1_PC [22] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_PC [22]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~22 .lut_mask = 16'hC0CC;
defparam \id_ex_buffer2|EX2_PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N24
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC[22]~feeder (
// Equation(s):
// \id_ex_buffer2|EX2_PC[22]~feeder_combout  = \id_ex_buffer2|EX2_PC~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_PC~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[22]~feeder .lut_mask = 16'hF0F0;
defparam \id_ex_buffer2|EX2_PC[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y8_N25
dffeas \id_ex_buffer2|EX2_PC[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[22] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N9
dffeas \id_stage|reg_file|reg_file[11][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N17
dffeas \id_stage|reg_file|reg_file[10][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N11
dffeas \id_stage|reg_file|reg_file[9][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N15
dffeas \id_stage|reg_file|reg_file[8][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~447 (
// Equation(s):
// \id_stage|reg_file|Read_data2~447_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][21]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][21]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][21]~q ),
	.datac(\id_stage|reg_file|reg_file[8][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~447_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~447 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~448 (
// Equation(s):
// \id_stage|reg_file|Read_data2~448_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~447_combout  & (\id_stage|reg_file|reg_file[11][21]~q )) # (!\id_stage|reg_file|Read_data2~447_combout  & ((\id_stage|reg_file|reg_file[10][21]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~447_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][21]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][21]~q ),
	.datad(\id_stage|reg_file|Read_data2~447_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~448_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~448 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][21]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][21]~feeder_combout  = \wb_stage|Write_Data_RegFile[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][21]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y16_N5
dffeas \id_stage|reg_file|reg_file[15][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N29
dffeas \id_stage|reg_file|reg_file[13][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N25
dffeas \id_stage|reg_file|reg_file[14][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N13
dffeas \id_stage|reg_file|reg_file[12][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~464 (
// Equation(s):
// \id_stage|reg_file|Read_data2~464_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][21]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][21]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][21]~q ),
	.datac(\id_stage|reg_file|reg_file[12][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~464_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~464 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~465 (
// Equation(s):
// \id_stage|reg_file|Read_data2~465_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~464_combout  & (\id_stage|reg_file|reg_file[15][21]~q )) # (!\id_stage|reg_file|Read_data2~464_combout  & ((\id_stage|reg_file|reg_file[13][21]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~464_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][21]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][21]~q ),
	.datad(\id_stage|reg_file|Read_data2~464_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~465_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~465 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N21
dffeas \id_stage|reg_file|reg_file[2][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[3][21]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[3][21]~feeder_combout  = \wb_stage|Write_Data_RegFile[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][21]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N25
dffeas \id_stage|reg_file|reg_file[3][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N19
dffeas \id_stage|reg_file|reg_file[1][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N23
dffeas \id_stage|reg_file|reg_file[5][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N5
dffeas \id_stage|reg_file|reg_file[7][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N1
dffeas \id_stage|reg_file|reg_file[6][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N11
dffeas \id_stage|reg_file|reg_file[4][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~459 (
// Equation(s):
// \id_stage|reg_file|Read_data2~459_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][21]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][21]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][21]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~459_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~459 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~460 (
// Equation(s):
// \id_stage|reg_file|Read_data2~460_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~459_combout  & ((\id_stage|reg_file|reg_file[7][21]~q ))) # (!\id_stage|reg_file|Read_data2~459_combout  & (\id_stage|reg_file|reg_file[5][21]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~459_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][21]~q ),
	.datac(\id_stage|reg_file|reg_file[7][21]~q ),
	.datad(\id_stage|reg_file|Read_data2~459_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~460_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~460 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~461 (
// Equation(s):
// \id_stage|reg_file|Read_data2~461_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout  & 
// ((\id_stage|reg_file|Read_data2~460_combout ))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|reg_file[1][21]~q ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[1][21]~q ),
	.datac(\id_stage|reg_file|Read_data2~460_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~461_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~461 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data2~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~462 (
// Equation(s):
// \id_stage|reg_file|Read_data2~462_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~461_combout  & ((\id_stage|reg_file|reg_file[3][21]~q ))) # (!\id_stage|reg_file|Read_data2~461_combout  & 
// (\id_stage|reg_file|reg_file[2][21]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~461_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][21]~q ),
	.datab(\id_stage|reg_file|reg_file[3][21]~q ),
	.datac(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datad(\id_stage|reg_file|Read_data2~461_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~462_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~462 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data2~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N17
dffeas \id_stage|reg_file|reg_file[21][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N3
dffeas \id_stage|reg_file|reg_file[29][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N21
dffeas \id_stage|reg_file|reg_file[25][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N31
dffeas \id_stage|reg_file|reg_file[17][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~449 (
// Equation(s):
// \id_stage|reg_file|Read_data2~449_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][21]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][21]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][21]~q ),
	.datac(\id_stage|reg_file|reg_file[17][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~449_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~449 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~450 (
// Equation(s):
// \id_stage|reg_file|Read_data2~450_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~449_combout  & ((\id_stage|reg_file|reg_file[29][21]~q ))) # (!\id_stage|reg_file|Read_data2~449_combout  & (\id_stage|reg_file|reg_file[21][21]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~449_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][21]~q ),
	.datac(\id_stage|reg_file|reg_file[29][21]~q ),
	.datad(\id_stage|reg_file|Read_data2~449_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~450_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~450 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N3
dffeas \id_stage|reg_file|reg_file[19][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N21
dffeas \id_stage|reg_file|reg_file[23][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~456 (
// Equation(s):
// \id_stage|reg_file|Read_data2~456_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3]) # ((\id_stage|reg_file|reg_file[23][21]~q )))) # (!\if_id_buffer|ID_rs2_ind [2] & (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[19][21]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][21]~q ),
	.datad(\id_stage|reg_file|reg_file[23][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~456_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~456 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N3
dffeas \id_stage|reg_file|reg_file[31][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N21
dffeas \id_stage|reg_file|reg_file[27][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~457 (
// Equation(s):
// \id_stage|reg_file|Read_data2~457_combout  = (\id_stage|reg_file|Read_data2~456_combout  & (((\id_stage|reg_file|reg_file[31][21]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~456_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][21]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~456_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][21]~q ),
	.datad(\id_stage|reg_file|reg_file[27][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~457_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~457 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N9
dffeas \id_stage|reg_file|reg_file[22][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N31
dffeas \id_stage|reg_file|reg_file[18][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~451 (
// Equation(s):
// \id_stage|reg_file|Read_data2~451_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][21]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][21]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][21]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~451_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~451 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N15
dffeas \id_stage|reg_file|reg_file[30][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N29
dffeas \id_stage|reg_file|reg_file[26][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~452 (
// Equation(s):
// \id_stage|reg_file|Read_data2~452_combout  = (\id_stage|reg_file|Read_data2~451_combout  & (((\id_stage|reg_file|reg_file[30][21]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~451_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[26][21]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~451_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][21]~q ),
	.datad(\id_stage|reg_file|reg_file[26][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~452_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~452 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N25
dffeas \id_stage|reg_file|reg_file[24][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N7
dffeas \id_stage|reg_file|reg_file[16][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~453 (
// Equation(s):
// \id_stage|reg_file|Read_data2~453_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][21]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][21]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][21]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~453_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~453 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N30
cycloneive_lcell_comb \id_stage|reg_file|reg_file[20][21]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[20][21]~feeder_combout  = \wb_stage|Write_Data_RegFile[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[20][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][21]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[20][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N31
dffeas \id_stage|reg_file|reg_file[20][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[20][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y21_N25
dffeas \id_stage|reg_file|reg_file[28][21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~454 (
// Equation(s):
// \id_stage|reg_file|Read_data2~454_combout  = (\id_stage|reg_file|Read_data2~453_combout  & (((\id_stage|reg_file|reg_file[28][21]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~453_combout  & 
// (\id_stage|reg_file|reg_file[20][21]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~453_combout ),
	.datab(\id_stage|reg_file|reg_file[20][21]~q ),
	.datac(\id_stage|reg_file|reg_file[28][21]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~454_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~454 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~455 (
// Equation(s):
// \id_stage|reg_file|Read_data2~455_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|Read_data2~452_combout )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|Read_data2~454_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~452_combout ),
	.datad(\id_stage|reg_file|Read_data2~454_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~455_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~455 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data2~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~458 (
// Equation(s):
// \id_stage|reg_file|Read_data2~458_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~455_combout  & ((\id_stage|reg_file|Read_data2~457_combout ))) # (!\id_stage|reg_file|Read_data2~455_combout  & 
// (\id_stage|reg_file|Read_data2~450_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~455_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~450_combout ),
	.datac(\id_stage|reg_file|Read_data2~457_combout ),
	.datad(\id_stage|reg_file|Read_data2~455_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~458_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~458 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~463 (
// Equation(s):
// \id_stage|reg_file|Read_data2~463_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2[13]~10_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout  & 
// ((\id_stage|reg_file|Read_data2~458_combout ))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (\id_stage|reg_file|Read_data2~462_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~462_combout ),
	.datad(\id_stage|reg_file|Read_data2~458_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~463_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~463 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~466 (
// Equation(s):
// \id_stage|reg_file|Read_data2~466_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~463_combout  & ((\id_stage|reg_file|Read_data2~465_combout ))) # (!\id_stage|reg_file|Read_data2~463_combout  & 
// (\id_stage|reg_file|Read_data2~448_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~463_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~448_combout ),
	.datac(\id_stage|reg_file|Read_data2~465_combout ),
	.datad(\id_stage|reg_file|Read_data2~463_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~466_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~466 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~467 (
// Equation(s):
// \id_stage|reg_file|Read_data2~467_combout  = (\wb_stage|Write_Data_RegFile[21]~21_combout  & ((\id_stage|reg_file|always2~3_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~466_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[21]~21_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~466_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\id_stage|reg_file|always2~3_combout ),
	.datad(\id_stage|reg_file|Read_data2~466_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~467_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~467 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y19_N13
dffeas \id_stage|reg_file|Read_data2[21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~21 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~21_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [21] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|Read_data2 [21]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~21 .lut_mask = 16'h3100;
defparam \id_ex_buffer1|EX1_rs2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N13
dffeas \id_ex_buffer1|EX1_rs2[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[21] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N16
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[21]~68 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[21]~68_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[21]~21_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [21]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[21]~21_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs2 [21]),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[21]~68_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[21]~68 .lut_mask = 16'hFE22;
defparam \forwarding_stage|store_rs2_mux|out[21]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[3]~17 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[3]~17_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~8_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [3])))))

	.dataa(\ex_stage|Add0~8_combout ),
	.datab(\ex_stage|alu|res [3]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[3]~17 .lut_mask = 16'hAC00;
defparam \forwarding_stage|alu_oper1|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y16_N31
dffeas \id_stage|reg_file|reg_file[8][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y16_N23
dffeas \id_stage|reg_file|reg_file[9][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~69 (
// Equation(s):
// \id_stage|reg_file|Read_data1~69_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[9][3]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[8][3]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[8][3]~q ),
	.datac(\id_stage|reg_file|reg_file[9][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~69_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~69 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N21
dffeas \id_stage|reg_file|reg_file[11][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N29
dffeas \id_stage|reg_file|reg_file[10][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~70 (
// Equation(s):
// \id_stage|reg_file|Read_data1~70_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~69_combout  & (\id_stage|reg_file|reg_file[11][3]~q )) # (!\id_stage|reg_file|Read_data1~69_combout  & ((\id_stage|reg_file|reg_file[10][3]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|Read_data1~69_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|Read_data1~69_combout ),
	.datac(\id_stage|reg_file|reg_file[11][3]~q ),
	.datad(\id_stage|reg_file|reg_file[10][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~70_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~70 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N9
dffeas \id_stage|reg_file|reg_file[13][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N9
dffeas \id_stage|reg_file|reg_file[12][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y19_N29
dffeas \id_stage|reg_file|reg_file[14][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~86 (
// Equation(s):
// \id_stage|reg_file|Read_data1~86_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][3]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][3]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[12][3]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~86_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~86 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][3]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][3]~feeder_combout  = \wb_stage|Write_Data_RegFile[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][3]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y13_N11
dffeas \id_stage|reg_file|reg_file[15][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~87 (
// Equation(s):
// \id_stage|reg_file|Read_data1~87_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~86_combout  & ((\id_stage|reg_file|reg_file[15][3]~q ))) # (!\id_stage|reg_file|Read_data1~86_combout  & (\id_stage|reg_file|reg_file[13][3]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~86_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][3]~q ),
	.datac(\id_stage|reg_file|Read_data1~86_combout ),
	.datad(\id_stage|reg_file|reg_file[15][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~87_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~87 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N31
dffeas \id_stage|reg_file|reg_file[3][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N7
dffeas \id_stage|reg_file|reg_file[2][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N17
dffeas \id_stage|reg_file|reg_file[1][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|reg_file[5][3]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[5][3]~feeder_combout  = \wb_stage|Write_Data_RegFile[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][3]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N17
dffeas \id_stage|reg_file|reg_file[5][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N23
dffeas \id_stage|reg_file|reg_file[7][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N11
dffeas \id_stage|reg_file|reg_file[6][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N13
dffeas \id_stage|reg_file|reg_file[4][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~81 (
// Equation(s):
// \id_stage|reg_file|Read_data1~81_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[6][3]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][3]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[6][3]~q ),
	.datad(\id_stage|reg_file|reg_file[4][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~81_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~81 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~82 (
// Equation(s):
// \id_stage|reg_file|Read_data1~82_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~81_combout  & ((\id_stage|reg_file|reg_file[7][3]~q ))) # (!\id_stage|reg_file|Read_data1~81_combout  & (\id_stage|reg_file|reg_file[5][3]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~81_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][3]~q ),
	.datac(\id_stage|reg_file|reg_file[7][3]~q ),
	.datad(\id_stage|reg_file|Read_data1~81_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~82_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~82 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~83 (
// Equation(s):
// \id_stage|reg_file|Read_data1~83_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout  & 
// ((\id_stage|reg_file|Read_data1~82_combout ))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|reg_file[1][3]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][3]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|Read_data1~82_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~83_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~83 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~84 (
// Equation(s):
// \id_stage|reg_file|Read_data1~84_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~83_combout  & (\id_stage|reg_file|reg_file[3][3]~q )) # (!\id_stage|reg_file|Read_data1~83_combout  & 
// ((\id_stage|reg_file|reg_file[2][3]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~83_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][3]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][3]~q ),
	.datad(\id_stage|reg_file|Read_data1~83_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~84_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~84 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N31
dffeas \id_stage|reg_file|reg_file[17][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N5
dffeas \id_stage|reg_file|reg_file[25][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~71 (
// Equation(s):
// \id_stage|reg_file|Read_data1~71_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][3]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][3]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][3]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~71_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~71 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N25
dffeas \id_stage|reg_file|reg_file[21][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N3
dffeas \id_stage|reg_file|reg_file[29][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~72 (
// Equation(s):
// \id_stage|reg_file|Read_data1~72_combout  = (\id_stage|reg_file|Read_data1~71_combout  & (((\id_stage|reg_file|reg_file[29][3]~q )) # (!\if_id_buffer|ID_rs1_ind [2]))) # (!\id_stage|reg_file|Read_data1~71_combout  & (\if_id_buffer|ID_rs1_ind [2] & 
// (\id_stage|reg_file|reg_file[21][3]~q )))

	.dataa(\id_stage|reg_file|Read_data1~71_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][3]~q ),
	.datad(\id_stage|reg_file|reg_file[29][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~72_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~72 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y16_N19
dffeas \id_stage|reg_file|reg_file[19][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N1
dffeas \id_stage|reg_file|reg_file[23][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~78 (
// Equation(s):
// \id_stage|reg_file|Read_data1~78_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][3]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][3]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][3]~q ),
	.datac(\id_stage|reg_file|reg_file[23][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~78_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~78 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N3
dffeas \id_stage|reg_file|reg_file[31][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N13
dffeas \id_stage|reg_file|reg_file[27][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~79 (
// Equation(s):
// \id_stage|reg_file|Read_data1~79_combout  = (\id_stage|reg_file|Read_data1~78_combout  & ((\id_stage|reg_file|reg_file[31][3]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~78_combout  & (((\id_stage|reg_file|reg_file[27][3]~q 
//  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~78_combout ),
	.datab(\id_stage|reg_file|reg_file[31][3]~q ),
	.datac(\id_stage|reg_file|reg_file[27][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~79_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~79 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N27
dffeas \id_stage|reg_file|reg_file[30][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N25
dffeas \id_stage|reg_file|reg_file[26][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N11
dffeas \id_stage|reg_file|reg_file[18][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N17
dffeas \id_stage|reg_file|reg_file[22][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~73 (
// Equation(s):
// \id_stage|reg_file|Read_data1~73_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][3]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][3]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][3]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~73_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~73 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~74 (
// Equation(s):
// \id_stage|reg_file|Read_data1~74_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~73_combout  & (\id_stage|reg_file|reg_file[30][3]~q )) # (!\id_stage|reg_file|Read_data1~73_combout  & ((\id_stage|reg_file|reg_file[26][3]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~73_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][3]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][3]~q ),
	.datad(\id_stage|reg_file|Read_data1~73_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~74_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~74 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N6
cycloneive_lcell_comb \id_stage|reg_file|reg_file[20][3]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[20][3]~feeder_combout  = \wb_stage|Write_Data_RegFile[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][3]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N7
dffeas \id_stage|reg_file|reg_file[20][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N11
dffeas \id_stage|reg_file|reg_file[16][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N29
dffeas \id_stage|reg_file|reg_file[24][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~75 (
// Equation(s):
// \id_stage|reg_file|Read_data1~75_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][3]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][3]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][3]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][3]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~75_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~75 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N28
cycloneive_lcell_comb \id_stage|reg_file|reg_file[28][3]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[28][3]~feeder_combout  = \wb_stage|Write_Data_RegFile[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[28][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][3]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[28][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N29
dffeas \id_stage|reg_file|reg_file[28][3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[28][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~76 (
// Equation(s):
// \id_stage|reg_file|Read_data1~76_combout  = (\id_stage|reg_file|Read_data1~75_combout  & (((\id_stage|reg_file|reg_file[28][3]~q ) # (!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~75_combout  & (\id_stage|reg_file|reg_file[20][3]~q  
// & (\if_id_buffer|ID_rs1_ind [2])))

	.dataa(\id_stage|reg_file|reg_file[20][3]~q ),
	.datab(\id_stage|reg_file|Read_data1~75_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [2]),
	.datad(\id_stage|reg_file|reg_file[28][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~76_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~76 .lut_mask = 16'hEC2C;
defparam \id_stage|reg_file|Read_data1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~77 (
// Equation(s):
// \id_stage|reg_file|Read_data1~77_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|Read_data1~74_combout )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|Read_data1~76_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~74_combout ),
	.datad(\id_stage|reg_file|Read_data1~76_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~77_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~77 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~80 (
// Equation(s):
// \id_stage|reg_file|Read_data1~80_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~77_combout  & ((\id_stage|reg_file|Read_data1~79_combout ))) # (!\id_stage|reg_file|Read_data1~77_combout  & 
// (\id_stage|reg_file|Read_data1~72_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~77_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~72_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~79_combout ),
	.datad(\id_stage|reg_file|Read_data1~77_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~80_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~80 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~85 (
// Equation(s):
// \id_stage|reg_file|Read_data1~85_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1[0]~10_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout  & 
// ((\id_stage|reg_file|Read_data1~80_combout ))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1~84_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~84_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datad(\id_stage|reg_file|Read_data1~80_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~85_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~85 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|Read_data1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~88 (
// Equation(s):
// \id_stage|reg_file|Read_data1~88_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~85_combout  & ((\id_stage|reg_file|Read_data1~87_combout ))) # (!\id_stage|reg_file|Read_data1~85_combout  & 
// (\id_stage|reg_file|Read_data1~70_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~85_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~70_combout ),
	.datac(\id_stage|reg_file|Read_data1~87_combout ),
	.datad(\id_stage|reg_file|Read_data1~85_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~88_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~88 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~89 (
// Equation(s):
// \id_stage|reg_file|Read_data1~89_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\wb_stage|Write_Data_RegFile[3]~3_combout  & (\id_stage|reg_file|always1~2_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~88_combout ) # ((\wb_stage|Write_Data_RegFile[3]~3_combout  & \id_stage|reg_file|always1~2_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|Read_data1~88_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~89_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~89 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N17
dffeas \id_stage|reg_file|Read_data1[3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N6
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~3 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~3_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data1 [3] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data1 [3]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~3 .lut_mask = 16'h4050;
defparam \id_ex_buffer1|EX1_rs1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N7
dffeas \id_ex_buffer1|EX1_rs1[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[3]~16 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[3]~16_combout  = (\id_ex_buffer1|EX1_rs1 [3] & ((\forwarding_stage|alu_oper1|out[0]~7_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [3] & \FA|alu_selA[1]~9_combout )))) # (!\id_ex_buffer1|EX1_rs1 [3] & 
// (((\ex_mem_buffer|MEM_ALU_OUT [3] & \FA|alu_selA[1]~9_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [3]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[3]~16 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[3]~128 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[3]~128_combout  = (\FA|alu_selA[0]~8_combout  & ((\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [3])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [3])))))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [3]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [3]),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[3]~128_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[3]~128 .lut_mask = 16'hB800;
defparam \forwarding_stage|alu_oper1|out[3]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[3]~18 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[3]~18_combout  = (\forwarding_stage|alu_oper1|out[3]~17_combout ) # ((!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[3]~16_combout ) # (\forwarding_stage|alu_oper1|out[3]~128_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\forwarding_stage|alu_oper1|out[3]~17_combout ),
	.datac(\forwarding_stage|alu_oper1|out[3]~16_combout ),
	.datad(\forwarding_stage|alu_oper1|out[3]~128_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[3]~18 .lut_mask = 16'hDDDC;
defparam \forwarding_stage|alu_oper1|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~39 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~39_combout  = (\forwarding_stage|alu_oper1|out[3]~18_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\forwarding_stage|alu_oper1|out[3]~18_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~39_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~39 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_ALU_OPER1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y9_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER1[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[3] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N24
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[5]~19 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[5]~19_combout  = (\idhaz2~3_combout  & (((\ex_stage|Add0~14_combout )))) # (!\idhaz2~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [5] & (\exhaz2~3_combout )))

	.dataa(\idhaz2~3_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.datac(\exhaz2~3_combout ),
	.datad(\ex_stage|Add0~14_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[5]~19 .lut_mask = 16'hEA40;
defparam \forwarding_stage|store_rs2_mux|out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N21
dffeas \id_stage|reg_file|reg_file[14][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N1
dffeas \id_stage|reg_file|reg_file[12][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~128 (
// Equation(s):
// \id_stage|reg_file|Read_data2~128_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][5]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[12][5]~q )))))

	.dataa(\id_stage|reg_file|reg_file[14][5]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~128_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~128 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N25
dffeas \id_stage|reg_file|reg_file[13][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N31
dffeas \id_stage|reg_file|reg_file[15][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~129 (
// Equation(s):
// \id_stage|reg_file|Read_data2~129_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~128_combout  & ((\id_stage|reg_file|reg_file[15][5]~q ))) # (!\id_stage|reg_file|Read_data2~128_combout  & (\id_stage|reg_file|reg_file[13][5]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~128_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~128_combout ),
	.datac(\id_stage|reg_file|reg_file[13][5]~q ),
	.datad(\id_stage|reg_file|reg_file[15][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~129_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~129 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data2~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N5
dffeas \id_stage|reg_file|reg_file[11][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N11
dffeas \id_stage|reg_file|reg_file[10][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N25
dffeas \id_stage|reg_file|reg_file[9][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N13
dffeas \id_stage|reg_file|reg_file[8][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~111 (
// Equation(s):
// \id_stage|reg_file|Read_data2~111_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][5]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][5]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][5]~q ),
	.datac(\id_stage|reg_file|reg_file[8][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~111_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~111 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~112 (
// Equation(s):
// \id_stage|reg_file|Read_data2~112_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~111_combout  & (\id_stage|reg_file|reg_file[11][5]~q )) # (!\id_stage|reg_file|Read_data2~111_combout  & ((\id_stage|reg_file|reg_file[10][5]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~111_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[11][5]~q ),
	.datac(\id_stage|reg_file|reg_file[10][5]~q ),
	.datad(\id_stage|reg_file|Read_data2~111_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~112_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~112 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N15
dffeas \id_stage|reg_file|reg_file[2][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N19
dffeas \id_stage|reg_file|reg_file[3][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N25
dffeas \id_stage|reg_file|reg_file[1][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N7
dffeas \id_stage|reg_file|reg_file[6][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N5
dffeas \id_stage|reg_file|reg_file[4][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~123 (
// Equation(s):
// \id_stage|reg_file|Read_data2~123_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][5]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][5]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][5]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~123_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~123 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N5
dffeas \id_stage|reg_file|reg_file[5][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N19
dffeas \id_stage|reg_file|reg_file[7][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~124 (
// Equation(s):
// \id_stage|reg_file|Read_data2~124_combout  = (\id_stage|reg_file|Read_data2~123_combout  & (((\id_stage|reg_file|reg_file[7][5]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~123_combout  & (\id_stage|reg_file|reg_file[5][5]~q  
// & ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|Read_data2~123_combout ),
	.datab(\id_stage|reg_file|reg_file[5][5]~q ),
	.datac(\id_stage|reg_file|reg_file[7][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~124_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~124 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~125 (
// Equation(s):
// \id_stage|reg_file|Read_data2~125_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout ) # ((\id_stage|reg_file|Read_data2~124_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|reg_file[1][5]~q )))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][5]~q ),
	.datad(\id_stage|reg_file|Read_data2~124_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~125_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~125 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~126 (
// Equation(s):
// \id_stage|reg_file|Read_data2~126_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~125_combout  & ((\id_stage|reg_file|reg_file[3][5]~q ))) # (!\id_stage|reg_file|Read_data2~125_combout  & 
// (\id_stage|reg_file|reg_file[2][5]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~125_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][5]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][5]~q ),
	.datad(\id_stage|reg_file|Read_data2~125_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~126_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~126 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N9
dffeas \id_stage|reg_file|reg_file[27][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N19
dffeas \id_stage|reg_file|reg_file[31][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N5
dffeas \id_stage|reg_file|reg_file[23][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N31
dffeas \id_stage|reg_file|reg_file[19][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~120 (
// Equation(s):
// \id_stage|reg_file|Read_data2~120_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][5]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][5]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][5]~q ),
	.datac(\id_stage|reg_file|reg_file[19][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~120_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~120 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~121 (
// Equation(s):
// \id_stage|reg_file|Read_data2~121_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~120_combout  & ((\id_stage|reg_file|reg_file[31][5]~q ))) # (!\id_stage|reg_file|Read_data2~120_combout  & (\id_stage|reg_file|reg_file[27][5]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~120_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][5]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][5]~q ),
	.datad(\id_stage|reg_file|Read_data2~120_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~121_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~121 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N5
dffeas \id_stage|reg_file|reg_file[21][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N7
dffeas \id_stage|reg_file|reg_file[29][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N1
dffeas \id_stage|reg_file|reg_file[25][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N3
dffeas \id_stage|reg_file|reg_file[17][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~113 (
// Equation(s):
// \id_stage|reg_file|Read_data2~113_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][5]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][5]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][5]~q ),
	.datac(\id_stage|reg_file|reg_file[17][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~113_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~113 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~114 (
// Equation(s):
// \id_stage|reg_file|Read_data2~114_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~113_combout  & ((\id_stage|reg_file|reg_file[29][5]~q ))) # (!\id_stage|reg_file|Read_data2~113_combout  & (\id_stage|reg_file|reg_file[21][5]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~113_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][5]~q ),
	.datac(\id_stage|reg_file|reg_file[29][5]~q ),
	.datad(\id_stage|reg_file|Read_data2~113_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~114_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~114 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N13
dffeas \id_stage|reg_file|reg_file[20][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N13
dffeas \id_stage|reg_file|reg_file[24][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N27
dffeas \id_stage|reg_file|reg_file[16][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~117 (
// Equation(s):
// \id_stage|reg_file|Read_data2~117_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][5]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][5]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][5]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~117_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~117 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N7
dffeas \id_stage|reg_file|reg_file[28][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~118 (
// Equation(s):
// \id_stage|reg_file|Read_data2~118_combout  = (\id_stage|reg_file|Read_data2~117_combout  & (((\id_stage|reg_file|reg_file[28][5]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~117_combout  & 
// (\id_stage|reg_file|reg_file[20][5]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[20][5]~q ),
	.datab(\id_stage|reg_file|Read_data2~117_combout ),
	.datac(\id_stage|reg_file|reg_file[28][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~118_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~118 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N5
dffeas \id_stage|reg_file|reg_file[26][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N11
dffeas \id_stage|reg_file|reg_file[30][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N5
dffeas \id_stage|reg_file|reg_file[22][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N7
dffeas \id_stage|reg_file|reg_file[18][5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~115 (
// Equation(s):
// \id_stage|reg_file|Read_data2~115_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][5]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][5]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][5]~q ),
	.datac(\id_stage|reg_file|reg_file[18][5]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~115_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~115 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~116 (
// Equation(s):
// \id_stage|reg_file|Read_data2~116_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~115_combout  & ((\id_stage|reg_file|reg_file[30][5]~q ))) # (!\id_stage|reg_file|Read_data2~115_combout  & (\id_stage|reg_file|reg_file[26][5]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~115_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][5]~q ),
	.datac(\id_stage|reg_file|reg_file[30][5]~q ),
	.datad(\id_stage|reg_file|Read_data2~115_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~116_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~116 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~119 (
// Equation(s):
// \id_stage|reg_file|Read_data2~119_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~116_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [1] & (\id_stage|reg_file|Read_data2~118_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~118_combout ),
	.datad(\id_stage|reg_file|Read_data2~116_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~119_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~119 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~122 (
// Equation(s):
// \id_stage|reg_file|Read_data2~122_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~119_combout  & (\id_stage|reg_file|Read_data2~121_combout )) # (!\id_stage|reg_file|Read_data2~119_combout  & 
// ((\id_stage|reg_file|Read_data2~114_combout ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~119_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~121_combout ),
	.datab(\id_stage|reg_file|Read_data2~114_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2~119_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~122_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~122 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~127 (
// Equation(s):
// \id_stage|reg_file|Read_data2~127_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout ) # (\id_stage|reg_file|Read_data2~122_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (\id_stage|reg_file|Read_data2~126_combout  & (!\id_stage|reg_file|Read_data2[13]~13_combout )))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~126_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~122_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~127_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~127 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~130 (
// Equation(s):
// \id_stage|reg_file|Read_data2~130_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~127_combout  & (\id_stage|reg_file|Read_data2~129_combout )) # (!\id_stage|reg_file|Read_data2~127_combout  & 
// ((\id_stage|reg_file|Read_data2~112_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~127_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~129_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datac(\id_stage|reg_file|Read_data2~112_combout ),
	.datad(\id_stage|reg_file|Read_data2~127_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~130_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~130 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~131 (
// Equation(s):
// \id_stage|reg_file|Read_data2~131_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[5]~5_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~130_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~130_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.datad(\id_stage|reg_file|Read_data2~130_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~131_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~131 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N9
dffeas \id_stage|reg_file|Read_data2[5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~5 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~5_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [5] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\id_stage|reg_file|Read_data2 [5]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~5 .lut_mask = 16'h2030;
defparam \id_ex_buffer1|EX1_rs2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N13
dffeas \id_ex_buffer1|EX1_rs2[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[5] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N10
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[5]~20 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[5]~20_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[5]~5_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [5]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[5]~5_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs2 [5]),
	.datab(\idhaz2~3_combout ),
	.datac(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[5]~20 .lut_mask = 16'hF0EA;
defparam \forwarding_stage|store_rs2_mux|out[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N8
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[5]~21 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[5]~21_combout  = (\forwarding_stage|store_rs2_mux|out[5]~19_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[5]~20_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out[5]~19_combout ),
	.datac(gnd),
	.datad(\forwarding_stage|store_rs2_mux|out[5]~20_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[5]~21 .lut_mask = 16'hEECC;
defparam \forwarding_stage|store_rs2_mux|out[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y13_N9
dffeas \id_ex_buffer2|EX2_rs2_out[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[5] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[5]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[5]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [5]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[5]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N5
dffeas \ex_mem_buffer|MEM_rs2[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[5] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [5],\ex_mem_buffer|MEM_rs2 [4]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X38_Y13_N1
dffeas \mem_wb_buffer|WB_ALU_OUT[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[5] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[5]~5 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[5]~5_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [5])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [5])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [5]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [5]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[5]~5 .lut_mask = 16'hAAF0;
defparam \wb_stage|Write_Data_RegFile[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~128 (
// Equation(s):
// \id_stage|reg_file|Read_data1~128_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[14][5]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[12][5]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][5]~q ),
	.datac(\id_stage|reg_file|reg_file[14][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~128_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~128 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~129 (
// Equation(s):
// \id_stage|reg_file|Read_data1~129_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~128_combout  & ((\id_stage|reg_file|reg_file[15][5]~q ))) # (!\id_stage|reg_file|Read_data1~128_combout  & (\id_stage|reg_file|reg_file[13][5]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~128_combout ))))

	.dataa(\id_stage|reg_file|reg_file[13][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[15][5]~q ),
	.datad(\id_stage|reg_file|Read_data1~128_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~129_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~129 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~111 (
// Equation(s):
// \id_stage|reg_file|Read_data1~111_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][5]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][5]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][5]~q ),
	.datac(\id_stage|reg_file|reg_file[9][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~111_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~111 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~112 (
// Equation(s):
// \id_stage|reg_file|Read_data1~112_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~111_combout  & ((\id_stage|reg_file|reg_file[11][5]~q ))) # (!\id_stage|reg_file|Read_data1~111_combout  & (\id_stage|reg_file|reg_file[10][5]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~111_combout ))))

	.dataa(\id_stage|reg_file|reg_file[10][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][5]~q ),
	.datad(\id_stage|reg_file|Read_data1~111_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~112_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~112 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~113 (
// Equation(s):
// \id_stage|reg_file|Read_data1~113_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][5]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][5]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][5]~q ),
	.datac(\id_stage|reg_file|reg_file[25][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~113_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~113 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~114 (
// Equation(s):
// \id_stage|reg_file|Read_data1~114_combout  = (\id_stage|reg_file|Read_data1~113_combout  & ((\id_stage|reg_file|reg_file[29][5]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~113_combout  & 
// (((\id_stage|reg_file|reg_file[21][5]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][5]~q ),
	.datab(\id_stage|reg_file|Read_data1~113_combout ),
	.datac(\id_stage|reg_file|reg_file[21][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~114_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~114 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~117 (
// Equation(s):
// \id_stage|reg_file|Read_data1~117_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][5]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][5]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][5]~q ),
	.datac(\id_stage|reg_file|reg_file[24][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~117_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~117 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~118 (
// Equation(s):
// \id_stage|reg_file|Read_data1~118_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~117_combout  & ((\id_stage|reg_file|reg_file[28][5]~q ))) # (!\id_stage|reg_file|Read_data1~117_combout  & (\id_stage|reg_file|reg_file[20][5]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|Read_data1~117_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|Read_data1~117_combout ),
	.datac(\id_stage|reg_file|reg_file[20][5]~q ),
	.datad(\id_stage|reg_file|reg_file[28][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~118_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~118 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data1~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~115 (
// Equation(s):
// \id_stage|reg_file|Read_data1~115_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][5]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][5]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~115_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~115 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~116 (
// Equation(s):
// \id_stage|reg_file|Read_data1~116_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~115_combout  & (\id_stage|reg_file|reg_file[30][5]~q )) # (!\id_stage|reg_file|Read_data1~115_combout  & ((\id_stage|reg_file|reg_file[26][5]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~115_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][5]~q ),
	.datac(\id_stage|reg_file|reg_file[26][5]~q ),
	.datad(\id_stage|reg_file|Read_data1~115_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~116_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~116 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~119 (
// Equation(s):
// \id_stage|reg_file|Read_data1~119_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~116_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|Read_data1~118_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~118_combout ),
	.datad(\id_stage|reg_file|Read_data1~116_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~119_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~119 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~120 (
// Equation(s):
// \id_stage|reg_file|Read_data1~120_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][5]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][5]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][5]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~120_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~120 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~121 (
// Equation(s):
// \id_stage|reg_file|Read_data1~121_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~120_combout  & ((\id_stage|reg_file|reg_file[31][5]~q ))) # (!\id_stage|reg_file|Read_data1~120_combout  & (\id_stage|reg_file|reg_file[27][5]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|Read_data1~120_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|Read_data1~120_combout ),
	.datac(\id_stage|reg_file|reg_file[27][5]~q ),
	.datad(\id_stage|reg_file|reg_file[31][5]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~121_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~121 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data1~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~122 (
// Equation(s):
// \id_stage|reg_file|Read_data1~122_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~119_combout  & ((\id_stage|reg_file|Read_data1~121_combout ))) # (!\id_stage|reg_file|Read_data1~119_combout  & 
// (\id_stage|reg_file|Read_data1~114_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~119_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~114_combout ),
	.datac(\id_stage|reg_file|Read_data1~119_combout ),
	.datad(\id_stage|reg_file|Read_data1~121_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~122_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~122 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data1~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~123 (
// Equation(s):
// \id_stage|reg_file|Read_data1~123_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][5]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[4][5]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[4][5]~q ),
	.datac(\id_stage|reg_file|reg_file[6][5]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~123_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~123 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~124 (
// Equation(s):
// \id_stage|reg_file|Read_data1~124_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~123_combout  & (\id_stage|reg_file|reg_file[7][5]~q )) # (!\id_stage|reg_file|Read_data1~123_combout  & ((\id_stage|reg_file|reg_file[5][5]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~123_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][5]~q ),
	.datac(\id_stage|reg_file|reg_file[5][5]~q ),
	.datad(\id_stage|reg_file|Read_data1~123_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~124_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~124 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~125 (
// Equation(s):
// \id_stage|reg_file|Read_data1~125_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~124_combout ) # (\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & 
// (\id_stage|reg_file|reg_file[1][5]~q  & ((!\id_stage|reg_file|Read_data1[0]~17_combout ))))

	.dataa(\id_stage|reg_file|reg_file[1][5]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|Read_data1~124_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~125_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~125 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~126 (
// Equation(s):
// \id_stage|reg_file|Read_data1~126_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~125_combout  & (\id_stage|reg_file|reg_file[3][5]~q )) # (!\id_stage|reg_file|Read_data1~125_combout  & 
// ((\id_stage|reg_file|reg_file[2][5]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~125_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][5]~q ),
	.datac(\id_stage|reg_file|reg_file[2][5]~q ),
	.datad(\id_stage|reg_file|Read_data1~125_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~126_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~126 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~127 (
// Equation(s):
// \id_stage|reg_file|Read_data1~127_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout ) # ((\id_stage|reg_file|Read_data1~122_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~126_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~122_combout ),
	.datad(\id_stage|reg_file|Read_data1~126_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~127_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~127 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~130 (
// Equation(s):
// \id_stage|reg_file|Read_data1~130_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~127_combout  & (\id_stage|reg_file|Read_data1~129_combout )) # (!\id_stage|reg_file|Read_data1~127_combout  & 
// ((\id_stage|reg_file|Read_data1~112_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~127_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~129_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~112_combout ),
	.datad(\id_stage|reg_file|Read_data1~127_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~130_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~130 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~131 (
// Equation(s):
// \id_stage|reg_file|Read_data1~131_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|Write_Data_RegFile[5]~5_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~130_combout ) # ((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[5]~5_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.datad(\id_stage|reg_file|Read_data1~130_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~131_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~131 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N25
dffeas \id_stage|reg_file|Read_data1[5] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[5] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~5 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~5_combout  = (\id_stage|reg_file|Read_data1 [5] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [5]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~5 .lut_mask = 16'h00A2;
defparam \id_ex_buffer1|EX1_rs1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N1
dffeas \id_ex_buffer1|EX1_rs1[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[5] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[5]~22 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[5]~22_combout  = (\ex_mem_buffer|MEM_ALU_OUT [5] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[5]~5_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [5] & 
// (((\wb_stage|Write_Data_RegFile[5]~5_combout  & \FA|alu_selA[0]~8_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.datab(\FA|alu_selA[1]~9_combout ),
	.datac(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[5]~22 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[5]~23 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[5]~23_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[5]~22_combout ) # ((\id_ex_buffer1|EX1_rs1 [5] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [5]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[5]~22_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[5]~23 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~41 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~41_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[5]~23_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~14_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\ex_stage|Add0~14_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\forwarding_stage|alu_oper1|out[5]~23_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~41_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~41 .lut_mask = 16'h0F08;
defparam \id_ex_buffer2|EX2_ALU_OPER1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y9_N11
dffeas \id_ex_buffer2|EX2_ALU_OPER1[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[5] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~25 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~25_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [3])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [5])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~25 .lut_mask = 16'hBB88;
defparam \ex_stage|alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N27
dffeas \id_stage|reg_file|reg_file[14][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N23
dffeas \id_stage|reg_file|reg_file[12][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y16_N1
dffeas \id_stage|reg_file|reg_file[13][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~107 (
// Equation(s):
// \id_stage|reg_file|Read_data1~107_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][4]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][4]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][4]~q ),
	.datac(\id_stage|reg_file|reg_file[13][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~107_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~107 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~108 (
// Equation(s):
// \id_stage|reg_file|Read_data1~108_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~107_combout  & (\id_stage|reg_file|reg_file[15][4]~q )) # (!\id_stage|reg_file|Read_data1~107_combout  & ((\id_stage|reg_file|reg_file[14][4]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~107_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][4]~q ),
	.datad(\id_stage|reg_file|Read_data1~107_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~108_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~108 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N1
dffeas \id_stage|reg_file|reg_file[26][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N15
dffeas \id_stage|reg_file|reg_file[30][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N23
dffeas \id_stage|reg_file|reg_file[18][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N13
dffeas \id_stage|reg_file|reg_file[22][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~90 (
// Equation(s):
// \id_stage|reg_file|Read_data1~90_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][4]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][4]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~90_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~90 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~91 (
// Equation(s):
// \id_stage|reg_file|Read_data1~91_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~90_combout  & ((\id_stage|reg_file|reg_file[30][4]~q ))) # (!\id_stage|reg_file|Read_data1~90_combout  & (\id_stage|reg_file|reg_file[26][4]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~90_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][4]~q ),
	.datac(\id_stage|reg_file|reg_file[30][4]~q ),
	.datad(\id_stage|reg_file|Read_data1~90_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~91_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~91 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N19
dffeas \id_stage|reg_file|reg_file[17][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N9
dffeas \id_stage|reg_file|reg_file[25][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~92 (
// Equation(s):
// \id_stage|reg_file|Read_data1~92_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][4]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][4]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~92_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~92 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N1
dffeas \id_stage|reg_file|reg_file[21][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N11
dffeas \id_stage|reg_file|reg_file[29][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~93 (
// Equation(s):
// \id_stage|reg_file|Read_data1~93_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~92_combout  & ((\id_stage|reg_file|reg_file[29][4]~q ))) # (!\id_stage|reg_file|Read_data1~92_combout  & (\id_stage|reg_file|reg_file[21][4]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|Read_data1~92_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|Read_data1~92_combout ),
	.datac(\id_stage|reg_file|reg_file[21][4]~q ),
	.datad(\id_stage|reg_file|reg_file[29][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~93_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~93 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N11
dffeas \id_stage|reg_file|reg_file[28][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N1
dffeas \id_stage|reg_file|reg_file[20][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N5
dffeas \id_stage|reg_file|reg_file[24][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N19
dffeas \id_stage|reg_file|reg_file[16][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~94 (
// Equation(s):
// \id_stage|reg_file|Read_data1~94_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[24][4]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[16][4]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][4]~q ),
	.datad(\id_stage|reg_file|reg_file[16][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~94_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~94 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~95 (
// Equation(s):
// \id_stage|reg_file|Read_data1~95_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~94_combout  & (\id_stage|reg_file|reg_file[28][4]~q )) # (!\id_stage|reg_file|Read_data1~94_combout  & ((\id_stage|reg_file|reg_file[20][4]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~94_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][4]~q ),
	.datac(\id_stage|reg_file|reg_file[20][4]~q ),
	.datad(\id_stage|reg_file|Read_data1~94_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~95_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~95 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~96 (
// Equation(s):
// \id_stage|reg_file|Read_data1~96_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~93_combout ) # ((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (((!\if_id_buffer|ID_rs1_ind [1] & 
// \id_stage|reg_file|Read_data1~95_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~93_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~95_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~96_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~96 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|Read_data1~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N15
dffeas \id_stage|reg_file|reg_file[31][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N17
dffeas \id_stage|reg_file|reg_file[27][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N7
dffeas \id_stage|reg_file|reg_file[19][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N21
dffeas \id_stage|reg_file|reg_file[23][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~97 (
// Equation(s):
// \id_stage|reg_file|Read_data1~97_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][4]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][4]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~97_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~97 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~98 (
// Equation(s):
// \id_stage|reg_file|Read_data1~98_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~97_combout  & (\id_stage|reg_file|reg_file[31][4]~q )) # (!\id_stage|reg_file|Read_data1~97_combout  & ((\id_stage|reg_file|reg_file[27][4]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~97_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][4]~q ),
	.datad(\id_stage|reg_file|Read_data1~97_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~98_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~98 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~99 (
// Equation(s):
// \id_stage|reg_file|Read_data1~99_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~96_combout  & ((\id_stage|reg_file|Read_data1~98_combout ))) # (!\id_stage|reg_file|Read_data1~96_combout  & 
// (\id_stage|reg_file|Read_data1~91_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~96_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|Read_data1~91_combout ),
	.datac(\id_stage|reg_file|Read_data1~96_combout ),
	.datad(\id_stage|reg_file|Read_data1~98_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~99_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~99 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data1~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N15
dffeas \id_stage|reg_file|reg_file[11][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N5
dffeas \id_stage|reg_file|reg_file[9][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N25
dffeas \id_stage|reg_file|reg_file[8][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N15
dffeas \id_stage|reg_file|reg_file[10][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~100 (
// Equation(s):
// \id_stage|reg_file|Read_data1~100_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][4]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][4]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][4]~q ),
	.datac(\id_stage|reg_file|reg_file[10][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~100_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~100 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~101 (
// Equation(s):
// \id_stage|reg_file|Read_data1~101_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~100_combout  & (\id_stage|reg_file|reg_file[11][4]~q )) # (!\id_stage|reg_file|Read_data1~100_combout  & ((\id_stage|reg_file|reg_file[9][4]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~100_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][4]~q ),
	.datac(\id_stage|reg_file|reg_file[9][4]~q ),
	.datad(\id_stage|reg_file|Read_data1~100_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~101_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~101 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N3
dffeas \id_stage|reg_file|reg_file[3][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N13
dffeas \id_stage|reg_file|reg_file[2][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N21
dffeas \id_stage|reg_file|reg_file[1][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~104 (
// Equation(s):
// \id_stage|reg_file|Read_data1~104_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1[0]~17_combout )) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][4]~q )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][4]~q )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][4]~q ),
	.datad(\id_stage|reg_file|reg_file[1][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~104_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~104 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N15
dffeas \id_stage|reg_file|reg_file[7][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N29
dffeas \id_stage|reg_file|reg_file[6][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N1
dffeas \id_stage|reg_file|reg_file[4][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N29
dffeas \id_stage|reg_file|reg_file[5][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~102 (
// Equation(s):
// \id_stage|reg_file|Read_data1~102_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][4]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][4]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][4]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][4]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~102_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~102 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~103 (
// Equation(s):
// \id_stage|reg_file|Read_data1~103_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~102_combout  & (\id_stage|reg_file|reg_file[7][4]~q )) # (!\id_stage|reg_file|Read_data1~102_combout  & ((\id_stage|reg_file|reg_file[6][4]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~102_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][4]~q ),
	.datac(\id_stage|reg_file|reg_file[6][4]~q ),
	.datad(\id_stage|reg_file|Read_data1~102_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~103_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~103 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~105 (
// Equation(s):
// \id_stage|reg_file|Read_data1~105_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~104_combout  & (\id_stage|reg_file|reg_file[3][4]~q )) # (!\id_stage|reg_file|Read_data1~104_combout  & 
// ((\id_stage|reg_file|Read_data1~103_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~104_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[3][4]~q ),
	.datac(\id_stage|reg_file|Read_data1~104_combout ),
	.datad(\id_stage|reg_file|Read_data1~103_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~105_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~105 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data1~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~106 (
// Equation(s):
// \id_stage|reg_file|Read_data1~106_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1[0]~13_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~101_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~105_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~101_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datad(\id_stage|reg_file|Read_data1~105_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~106_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~106 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data1~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~109 (
// Equation(s):
// \id_stage|reg_file|Read_data1~109_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~106_combout  & (\id_stage|reg_file|Read_data1~108_combout )) # (!\id_stage|reg_file|Read_data1~106_combout  & 
// ((\id_stage|reg_file|Read_data1~99_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~106_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~108_combout ),
	.datac(\id_stage|reg_file|Read_data1~99_combout ),
	.datad(\id_stage|reg_file|Read_data1~106_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~109_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~109 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~110 (
// Equation(s):
// \id_stage|reg_file|Read_data1~110_combout  = (\wb_stage|Write_Data_RegFile[4]~4_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~109_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[4]~4_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~109_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~109_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~110_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~110 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N21
dffeas \id_stage|reg_file|Read_data1[4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~4 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~4_combout  = (\id_stage|reg_file|Read_data1 [4] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|reg_file|Read_data1 [4]),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~4 .lut_mask = 16'h00C4;
defparam \id_ex_buffer1|EX1_rs1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y11_N13
dffeas \id_ex_buffer1|EX1_rs1[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[4]~19 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[4]~19_combout  = (\id_ex_buffer1|EX1_rs1 [4] & ((\forwarding_stage|alu_oper1|out[0]~7_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [4] & \FA|alu_selA[1]~9_combout )))) # (!\id_ex_buffer1|EX1_rs1 [4] & 
// (\ex_mem_buffer|MEM_ALU_OUT [4] & ((\FA|alu_selA[1]~9_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [4]),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[4]~19 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[4]~20 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[4]~20_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~10_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [4]))))

	.dataa(\idhaz~3_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|alu|res [4]),
	.datad(\ex_stage|Add0~10_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[4]~20 .lut_mask = 16'hA820;
defparam \forwarding_stage|alu_oper1|out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[4]~129 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[4]~129_combout  = (\FA|alu_selA[0]~8_combout  & ((\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [4])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [4])))))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [4]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [4]),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[4]~129_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[4]~129 .lut_mask = 16'hB800;
defparam \forwarding_stage|alu_oper1|out[4]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[4]~21 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[4]~21_combout  = (\forwarding_stage|alu_oper1|out[4]~20_combout ) # ((!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[4]~19_combout ) # (\forwarding_stage|alu_oper1|out[4]~129_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\forwarding_stage|alu_oper1|out[4]~19_combout ),
	.datac(\forwarding_stage|alu_oper1|out[4]~20_combout ),
	.datad(\forwarding_stage|alu_oper1|out[4]~129_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[4]~21 .lut_mask = 16'hF5F4;
defparam \forwarding_stage|alu_oper1|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N6
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~40 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~40_combout  = (\forwarding_stage|alu_oper1|out[4]~21_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\forwarding_stage|alu_oper1|out[4]~21_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~40_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~40 .lut_mask = 16'hA2A2;
defparam \id_ex_buffer2|EX2_ALU_OPER1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y9_N7
dffeas \id_ex_buffer2|EX2_ALU_OPER1[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[4] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~22 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~22_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [2])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [4])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~22 .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~26 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~26_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~22_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~25_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~25_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~26 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N29
dffeas \id_stage|reg_file|reg_file[10][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y17_N31
dffeas \id_stage|reg_file|reg_file[11][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N27
dffeas \id_stage|reg_file|reg_file[8][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y17_N25
dffeas \id_stage|reg_file|reg_file[9][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~27 (
// Equation(s):
// \id_stage|reg_file|Read_data1~27_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][1]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][1]~q  & ((!\if_id_buffer|ID_rs1_ind 
// [1]))))

	.dataa(\id_stage|reg_file|reg_file[8][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~27 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~28 (
// Equation(s):
// \id_stage|reg_file|Read_data1~28_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~27_combout  & ((\id_stage|reg_file|reg_file[11][1]~q ))) # (!\id_stage|reg_file|Read_data1~27_combout  & (\id_stage|reg_file|reg_file[10][1]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~27_combout ))))

	.dataa(\id_stage|reg_file|reg_file[10][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][1]~q ),
	.datad(\id_stage|reg_file|Read_data1~27_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~28 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N9
dffeas \id_stage|reg_file|reg_file[13][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N23
dffeas \id_stage|reg_file|reg_file[15][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N25
dffeas \id_stage|reg_file|reg_file[12][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N13
dffeas \id_stage|reg_file|reg_file[14][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~44 (
// Equation(s):
// \id_stage|reg_file|Read_data1~44_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][1]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][1]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[12][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~44_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~44 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~45 (
// Equation(s):
// \id_stage|reg_file|Read_data1~45_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~44_combout  & ((\id_stage|reg_file|reg_file[15][1]~q ))) # (!\id_stage|reg_file|Read_data1~44_combout  & (\id_stage|reg_file|reg_file[13][1]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~44_combout ))))

	.dataa(\id_stage|reg_file|reg_file[13][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[15][1]~q ),
	.datad(\id_stage|reg_file|Read_data1~44_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~45_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~45 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N23
dffeas \id_stage|reg_file|reg_file[3][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][1]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][1]~feeder_combout  = \wb_stage|Write_Data_RegFile[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][1]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N17
dffeas \id_stage|reg_file|reg_file[2][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N29
dffeas \id_stage|reg_file|reg_file[1][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N31
dffeas \id_stage|reg_file|reg_file[7][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N21
dffeas \id_stage|reg_file|reg_file[5][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[4][1]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[4][1]~feeder_combout  = \wb_stage|Write_Data_RegFile[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][1]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N27
dffeas \id_stage|reg_file|reg_file[4][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][1]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][1]~feeder_combout  = \wb_stage|Write_Data_RegFile[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][1]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N25
dffeas \id_stage|reg_file|reg_file[6][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~39 (
// Equation(s):
// \id_stage|reg_file|Read_data1~39_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][1]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] & 
// (\id_stage|reg_file|reg_file[4][1]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][1]~q ),
	.datad(\id_stage|reg_file|reg_file[6][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~39_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~39 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~40 (
// Equation(s):
// \id_stage|reg_file|Read_data1~40_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~39_combout  & (\id_stage|reg_file|reg_file[7][1]~q )) # (!\id_stage|reg_file|Read_data1~39_combout  & ((\id_stage|reg_file|reg_file[5][1]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~39_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][1]~q ),
	.datad(\id_stage|reg_file|Read_data1~39_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~40_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~40 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~41 (
// Equation(s):
// \id_stage|reg_file|Read_data1~41_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout  & 
// ((\id_stage|reg_file|Read_data1~40_combout ))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|reg_file[1][1]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][1]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1~40_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~41_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~41 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|Read_data1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~42 (
// Equation(s):
// \id_stage|reg_file|Read_data1~42_combout  = (\id_stage|reg_file|Read_data1~41_combout  & ((\id_stage|reg_file|reg_file[3][1]~q ) # ((!\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1~41_combout  & 
// (((\id_stage|reg_file|reg_file[2][1]~q  & \id_stage|reg_file|Read_data1[0]~17_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][1]~q ),
	.datab(\id_stage|reg_file|reg_file[2][1]~q ),
	.datac(\id_stage|reg_file|Read_data1~41_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~42_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~42 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N27
dffeas \id_stage|reg_file|reg_file[29][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N21
dffeas \id_stage|reg_file|reg_file[21][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N7
dffeas \id_stage|reg_file|reg_file[17][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N29
dffeas \id_stage|reg_file|reg_file[25][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~29 (
// Equation(s):
// \id_stage|reg_file|Read_data1~29_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][1]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][1]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~29 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~30 (
// Equation(s):
// \id_stage|reg_file|Read_data1~30_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~29_combout  & (\id_stage|reg_file|reg_file[29][1]~q )) # (!\id_stage|reg_file|Read_data1~29_combout  & ((\id_stage|reg_file|reg_file[21][1]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~29_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][1]~q ),
	.datad(\id_stage|reg_file|Read_data1~29_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~30 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y15_N19
dffeas \id_stage|reg_file|reg_file[18][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N21
dffeas \id_stage|reg_file|reg_file[22][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~31 (
// Equation(s):
// \id_stage|reg_file|Read_data1~31_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][1]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][1]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~31 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N29
dffeas \id_stage|reg_file|reg_file[26][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N7
dffeas \id_stage|reg_file|reg_file[30][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~32 (
// Equation(s):
// \id_stage|reg_file|Read_data1~32_combout  = (\id_stage|reg_file|Read_data1~31_combout  & (((\id_stage|reg_file|reg_file[30][1]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|Read_data1~31_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[26][1]~q )))

	.dataa(\id_stage|reg_file|Read_data1~31_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][1]~q ),
	.datad(\id_stage|reg_file|reg_file[30][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~32 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N20
cycloneive_lcell_comb \id_stage|reg_file|reg_file[28][1]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[28][1]~feeder_combout  = \wb_stage|Write_Data_RegFile[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[28][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][1]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[28][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N21
dffeas \id_stage|reg_file|reg_file[28][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y21_N9
dffeas \id_stage|reg_file|reg_file[20][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[16][1]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[16][1]~feeder_combout  = \wb_stage|Write_Data_RegFile[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][1]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N27
dffeas \id_stage|reg_file|reg_file[16][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N28
cycloneive_lcell_comb \id_stage|reg_file|reg_file[24][1]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[24][1]~feeder_combout  = \wb_stage|Write_Data_RegFile[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][1]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N29
dffeas \id_stage|reg_file|reg_file[24][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~33 (
// Equation(s):
// \id_stage|reg_file|Read_data1~33_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][1]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][1]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~33 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~34 (
// Equation(s):
// \id_stage|reg_file|Read_data1~34_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~33_combout  & (\id_stage|reg_file|reg_file[28][1]~q )) # (!\id_stage|reg_file|Read_data1~33_combout  & ((\id_stage|reg_file|reg_file[20][1]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~33_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][1]~q ),
	.datad(\id_stage|reg_file|Read_data1~33_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~34 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~35 (
// Equation(s):
// \id_stage|reg_file|Read_data1~35_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|Read_data1~32_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|Read_data1~34_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~32_combout ),
	.datad(\id_stage|reg_file|Read_data1~34_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~35 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N31
dffeas \id_stage|reg_file|reg_file[31][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N29
dffeas \id_stage|reg_file|reg_file[27][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N15
dffeas \id_stage|reg_file|reg_file[19][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N17
dffeas \id_stage|reg_file|reg_file[23][1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~36 (
// Equation(s):
// \id_stage|reg_file|Read_data1~36_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][1]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][1]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][1]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~36 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~37 (
// Equation(s):
// \id_stage|reg_file|Read_data1~37_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~36_combout  & (\id_stage|reg_file|reg_file[31][1]~q )) # (!\id_stage|reg_file|Read_data1~36_combout  & ((\id_stage|reg_file|reg_file[27][1]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~36_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][1]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][1]~q ),
	.datad(\id_stage|reg_file|Read_data1~36_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~37 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~38 (
// Equation(s):
// \id_stage|reg_file|Read_data1~38_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~35_combout  & ((\id_stage|reg_file|Read_data1~37_combout ))) # (!\id_stage|reg_file|Read_data1~35_combout  & 
// (\id_stage|reg_file|Read_data1~30_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~35_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~30_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~35_combout ),
	.datad(\id_stage|reg_file|Read_data1~37_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~38_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~38 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~43 (
// Equation(s):
// \id_stage|reg_file|Read_data1~43_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1[0]~10_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout  & 
// ((\id_stage|reg_file|Read_data1~38_combout ))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1~42_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~42_combout ),
	.datad(\id_stage|reg_file|Read_data1~38_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~43_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~43 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~46 (
// Equation(s):
// \id_stage|reg_file|Read_data1~46_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~43_combout  & ((\id_stage|reg_file|Read_data1~45_combout ))) # (!\id_stage|reg_file|Read_data1~43_combout  & 
// (\id_stage|reg_file|Read_data1~28_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~43_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~28_combout ),
	.datac(\id_stage|reg_file|Read_data1~45_combout ),
	.datad(\id_stage|reg_file|Read_data1~43_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~46_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~46 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~47 (
// Equation(s):
// \id_stage|reg_file|Read_data1~47_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[1]~1_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~46_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|Read_data1~25_combout  & ((\id_stage|reg_file|Read_data1~46_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|Read_data1~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.datad(\id_stage|reg_file|Read_data1~46_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~47_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~47 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N21
dffeas \id_stage|reg_file|Read_data1[1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~1 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~1_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data1 [1] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|reg_file|Read_data1 [1]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~1 .lut_mask = 16'h2300;
defparam \id_ex_buffer1|EX1_rs1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N17
dffeas \id_ex_buffer1|EX1_rs1[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[1]~11 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[1]~11_combout  = (\wb_stage|Write_Data_RegFile[1]~1_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [1] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[1]~1_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [1] & ((\FA|alu_selA[1]~9_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[1]~11 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[1]~12 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[1]~12_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[1]~11_combout ) # ((\id_ex_buffer1|EX1_rs1 [1] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [1]),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[1]~11_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[1]~12 .lut_mask = 16'h3320;
defparam \forwarding_stage|alu_oper1|out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~13 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~13_combout  = (\forwarding_stage|alu_oper1|out~10_combout  & ((\rst~input_o ) # ((!\ex_stage|Wrong_prediction~0_combout )))) # (!\forwarding_stage|alu_oper1|out~10_combout  & (\forwarding_stage|alu_oper1|out[1]~12_combout  & 
// ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out~10_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\forwarding_stage|alu_oper1|out[1]~12_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~13 .lut_mask = 16'hCF8A;
defparam \id_ex_buffer2|EX2_ALU_OPER1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y9_N15
dffeas \id_ex_buffer2|EX2_ALU_OPER1[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[1] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~14 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~14_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [0])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [1])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~14 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~27 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~27_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (((\ex_stage|alu|ShiftLeft0~14_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [1])))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~26_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~26_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~14_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~27 .lut_mask = 16'h0CAA;
defparam \ex_stage|alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N10
cycloneive_lcell_comb \ex_stage|alu|Mux23~2 (
// Equation(s):
// \ex_stage|alu|Mux23~2_combout  = (\ex_stage|alu|ShiftLeft0~27_combout  & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & !\ex_stage|alu|ShiftLeft0~11_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~27_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~2 .lut_mask = 16'h000C;
defparam \ex_stage|alu|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N22
cycloneive_lcell_comb \ex_stage|alu|Mux18~5 (
// Equation(s):
// \ex_stage|alu|Mux18~5_combout  = (\ex_stage|alu_oper|ALU_OP [0]) # ((\ex_stage|alu|Mux4~18_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [3]))

	.dataa(\ex_stage|alu|Mux4~18_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~5 .lut_mask = 16'hFFA0;
defparam \ex_stage|alu|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N28
cycloneive_lcell_comb \ex_stage|alu|Mux18~4 (
// Equation(s):
// \ex_stage|alu|Mux18~4_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (!\ex_stage|alu|Mux4~18_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~4 .lut_mask = 16'hC3C3;
defparam \ex_stage|alu|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N12
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[29]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[29]~feeder_combout  = \ex_stage|Add0~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|Add0~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[29]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y11_N13
dffeas \ex_mem_buffer|MEM_ALU_OUT[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[29] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y15_N3
dffeas \mem_wb_buffer|WB_ALU_OUT[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[29] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N10
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~29 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~29_combout  = (\id_stage|reg_file|Read_data2 [29] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data2 [29]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~29 .lut_mask = 16'h080C;
defparam \id_ex_buffer1|EX1_rs2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N11
dffeas \id_ex_buffer1|EX1_rs2[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[29] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N18
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[29]~91 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[29]~91_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[29]~29_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [29]) # ((\wb_stage|Write_Data_RegFile[29]~29_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [29]),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[29]~91_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[29]~91 .lut_mask = 16'hAAF8;
defparam \forwarding_stage|store_rs2_mux|out[29]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N28
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[29]~92 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[29]~92_combout  = (\ex_mem_buffer|MEM_ALU_OUT [29] & ((\forwarding_stage|store_rs2_mux|out~100_combout ) # ((\forwarding_stage|store_rs2_mux|out[29]~91_combout  & \forwarding_stage|alu_oper2|out~0_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [29] & (\forwarding_stage|store_rs2_mux|out[29]~91_combout  & (\forwarding_stage|alu_oper2|out~0_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.datab(\forwarding_stage|store_rs2_mux|out[29]~91_combout ),
	.datac(\forwarding_stage|alu_oper2|out~0_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[29]~92_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[29]~92 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[29]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N2
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[29]~93 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[29]~93_combout  = (\forwarding_stage|store_rs2_mux|out[29]~92_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~93_combout ))

	.dataa(gnd),
	.datab(\idhaz2~3_combout ),
	.datac(\ex_stage|Add0~93_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[29]~92_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[29]~93_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[29]~93 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|store_rs2_mux|out[29]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y11_N3
dffeas \id_ex_buffer2|EX2_rs2_out[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[29]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[29] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[29]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[29]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [29]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[29]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y11_N5
dffeas \ex_mem_buffer|MEM_rs2[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[29] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [29],\ex_mem_buffer|MEM_rs2 [28]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N2
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[29]~29 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[29]~29_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [29]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [29]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [29]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [29]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[29]~29 .lut_mask = 16'hFC30;
defparam \wb_stage|Write_Data_RegFile[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N27
dffeas \id_stage|reg_file|reg_file[11][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N31
dffeas \id_stage|reg_file|reg_file[10][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N13
dffeas \id_stage|reg_file|reg_file[9][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N31
dffeas \id_stage|reg_file|reg_file[8][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~615 (
// Equation(s):
// \id_stage|reg_file|Read_data2~615_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][29]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][29]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][29]~q ),
	.datac(\id_stage|reg_file|reg_file[8][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~615_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~615 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~616 (
// Equation(s):
// \id_stage|reg_file|Read_data2~616_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~615_combout  & (\id_stage|reg_file|reg_file[11][29]~q )) # (!\id_stage|reg_file|Read_data2~615_combout  & ((\id_stage|reg_file|reg_file[10][29]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~615_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[11][29]~q ),
	.datac(\id_stage|reg_file|reg_file[10][29]~q ),
	.datad(\id_stage|reg_file|Read_data2~615_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~616_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~616 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][29]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][29]~feeder_combout  = \wb_stage|Write_Data_RegFile[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][29]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N19
dffeas \id_stage|reg_file|reg_file[15][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N17
dffeas \id_stage|reg_file|reg_file[13][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N11
dffeas \id_stage|reg_file|reg_file[14][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N3
dffeas \id_stage|reg_file|reg_file[12][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~632 (
// Equation(s):
// \id_stage|reg_file|Read_data2~632_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][29]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[12][29]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[14][29]~q ),
	.datac(\id_stage|reg_file|reg_file[12][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~632_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~632 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~633 (
// Equation(s):
// \id_stage|reg_file|Read_data2~633_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~632_combout  & (\id_stage|reg_file|reg_file[15][29]~q )) # (!\id_stage|reg_file|Read_data2~632_combout  & ((\id_stage|reg_file|reg_file[13][29]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~632_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][29]~q ),
	.datac(\id_stage|reg_file|reg_file[13][29]~q ),
	.datad(\id_stage|reg_file|Read_data2~632_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~633_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~633 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N7
dffeas \id_stage|reg_file|reg_file[19][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N29
dffeas \id_stage|reg_file|reg_file[23][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~624 (
// Equation(s):
// \id_stage|reg_file|Read_data2~624_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][29]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][29]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][29]~q ),
	.datad(\id_stage|reg_file|reg_file[23][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~624_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~624 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N27
dffeas \id_stage|reg_file|reg_file[31][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N29
dffeas \id_stage|reg_file|reg_file[27][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~625 (
// Equation(s):
// \id_stage|reg_file|Read_data2~625_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~624_combout  & (\id_stage|reg_file|reg_file[31][29]~q )) # (!\id_stage|reg_file|Read_data2~624_combout  & ((\id_stage|reg_file|reg_file[27][29]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|Read_data2~624_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|Read_data2~624_combout ),
	.datac(\id_stage|reg_file|reg_file[31][29]~q ),
	.datad(\id_stage|reg_file|reg_file[27][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~625_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~625 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N21
dffeas \id_stage|reg_file|reg_file[26][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N3
dffeas \id_stage|reg_file|reg_file[30][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N1
dffeas \id_stage|reg_file|reg_file[22][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N11
dffeas \id_stage|reg_file|reg_file[18][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~619 (
// Equation(s):
// \id_stage|reg_file|Read_data2~619_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][29]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][29]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][29]~q ),
	.datac(\id_stage|reg_file|reg_file[18][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~619_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~619 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~620 (
// Equation(s):
// \id_stage|reg_file|Read_data2~620_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~619_combout  & ((\id_stage|reg_file|reg_file[30][29]~q ))) # (!\id_stage|reg_file|Read_data2~619_combout  & (\id_stage|reg_file|reg_file[26][29]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~619_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][29]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][29]~q ),
	.datad(\id_stage|reg_file|Read_data2~619_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~620_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~620 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N5
dffeas \id_stage|reg_file|reg_file[24][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N3
dffeas \id_stage|reg_file|reg_file[16][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~621 (
// Equation(s):
// \id_stage|reg_file|Read_data2~621_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][29]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][29]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][29]~q ),
	.datac(\id_stage|reg_file|reg_file[16][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~621_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~621 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N1
dffeas \id_stage|reg_file|reg_file[20][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N15
dffeas \id_stage|reg_file|reg_file[28][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~622 (
// Equation(s):
// \id_stage|reg_file|Read_data2~622_combout  = (\id_stage|reg_file|Read_data2~621_combout  & (((\id_stage|reg_file|reg_file[28][29]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~621_combout  & 
// (\id_stage|reg_file|reg_file[20][29]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~621_combout ),
	.datab(\id_stage|reg_file|reg_file[20][29]~q ),
	.datac(\id_stage|reg_file|reg_file[28][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~622_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~622 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~623 (
// Equation(s):
// \id_stage|reg_file|Read_data2~623_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|Read_data2~620_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|Read_data2~622_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~620_combout ),
	.datad(\id_stage|reg_file|Read_data2~622_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~623_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~623 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data2~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N25
dffeas \id_stage|reg_file|reg_file[21][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N15
dffeas \id_stage|reg_file|reg_file[29][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N13
dffeas \id_stage|reg_file|reg_file[25][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N11
dffeas \id_stage|reg_file|reg_file[17][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~617 (
// Equation(s):
// \id_stage|reg_file|Read_data2~617_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][29]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][29]~q )))))

	.dataa(\id_stage|reg_file|reg_file[25][29]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[17][29]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~617_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~617 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~618 (
// Equation(s):
// \id_stage|reg_file|Read_data2~618_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~617_combout  & ((\id_stage|reg_file|reg_file[29][29]~q ))) # (!\id_stage|reg_file|Read_data2~617_combout  & (\id_stage|reg_file|reg_file[21][29]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~617_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][29]~q ),
	.datac(\id_stage|reg_file|reg_file[29][29]~q ),
	.datad(\id_stage|reg_file|Read_data2~617_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~618_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~618 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~626 (
// Equation(s):
// \id_stage|reg_file|Read_data2~626_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~623_combout  & (\id_stage|reg_file|Read_data2~625_combout )) # (!\id_stage|reg_file|Read_data2~623_combout  & 
// ((\id_stage|reg_file|Read_data2~618_combout ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~623_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~625_combout ),
	.datac(\id_stage|reg_file|Read_data2~623_combout ),
	.datad(\id_stage|reg_file|Read_data2~618_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~626_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~626 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data2~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N5
dffeas \id_stage|reg_file|reg_file[2][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N31
dffeas \id_stage|reg_file|reg_file[3][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N13
dffeas \id_stage|reg_file|reg_file[1][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N1
dffeas \id_stage|reg_file|reg_file[6][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|reg_file[4][29]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[4][29]~feeder_combout  = \wb_stage|Write_Data_RegFile[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[4][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][29]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[4][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N7
dffeas \id_stage|reg_file|reg_file[4][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~627 (
// Equation(s):
// \id_stage|reg_file|Read_data2~627_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[6][29]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[4][29]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[6][29]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|reg_file[4][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~627_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~627 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data2~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N31
dffeas \id_stage|reg_file|reg_file[7][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N5
dffeas \id_stage|reg_file|reg_file[5][29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~628 (
// Equation(s):
// \id_stage|reg_file|Read_data2~628_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~627_combout  & (\id_stage|reg_file|reg_file[7][29]~q )) # (!\id_stage|reg_file|Read_data2~627_combout  & ((\id_stage|reg_file|reg_file[5][29]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~627_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~627_combout ),
	.datac(\id_stage|reg_file|reg_file[7][29]~q ),
	.datad(\id_stage|reg_file|reg_file[5][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~628_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~628 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~629 (
// Equation(s):
// \id_stage|reg_file|Read_data2~629_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout ) # ((\id_stage|reg_file|Read_data2~628_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|reg_file[1][29]~q )))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][29]~q ),
	.datad(\id_stage|reg_file|Read_data2~628_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~629_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~629 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~630 (
// Equation(s):
// \id_stage|reg_file|Read_data2~630_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~629_combout  & ((\id_stage|reg_file|reg_file[3][29]~q ))) # (!\id_stage|reg_file|Read_data2~629_combout  & 
// (\id_stage|reg_file|reg_file[2][29]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~629_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][29]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][29]~q ),
	.datad(\id_stage|reg_file|Read_data2~629_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~630_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~630 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~631 (
// Equation(s):
// \id_stage|reg_file|Read_data2~631_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~626_combout ) # ((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (((\id_stage|reg_file|Read_data2~630_combout  & !\id_stage|reg_file|Read_data2[13]~13_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~626_combout ),
	.datac(\id_stage|reg_file|Read_data2~630_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~631_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~631 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~634 (
// Equation(s):
// \id_stage|reg_file|Read_data2~634_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~631_combout  & ((\id_stage|reg_file|Read_data2~633_combout ))) # (!\id_stage|reg_file|Read_data2~631_combout  & 
// (\id_stage|reg_file|Read_data2~616_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~631_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~616_combout ),
	.datac(\id_stage|reg_file|Read_data2~633_combout ),
	.datad(\id_stage|reg_file|Read_data2~631_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~634_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~634 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~635 (
// Equation(s):
// \id_stage|reg_file|Read_data2~635_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[29]~29_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~634_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~634_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.datad(\id_stage|reg_file|Read_data2~634_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~635_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~635 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N21
dffeas \id_stage|reg_file|Read_data2[29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~35 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~35_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [29]))

	.dataa(gnd),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datad(\id_stage|reg_file|Read_data2 [29]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~35 .lut_mask = 16'hFCF0;
defparam \id_ex_buffer1|EX1_forward_to_B~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N1
dffeas \id_ex_buffer1|EX1_forward_to_B[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[29] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[29]~91 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[29]~91_combout  = (\wb_stage|Write_Data_RegFile[29]~29_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [29])))) # 
// (!\wb_stage|Write_Data_RegFile[29]~29_combout  & (\forwarding_stage|alu_oper2|out[0]~1_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [29]))))

	.dataa(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[29]~91_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[29]~91 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[29]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N26
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[29]~92 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[29]~92_combout  = (\id_ex_buffer1|EX1_forward_to_B [29] & ((\forwarding_stage|alu_oper2|out~5_combout ) # ((!\id_ex_buffer1|EX1_is_oper2_immed~q  & \forwarding_stage|alu_oper2|out[29]~91_combout )))) # 
// (!\id_ex_buffer1|EX1_forward_to_B [29] & (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[29]~91_combout ))))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [29]),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[29]~91_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[29]~92_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[29]~92 .lut_mask = 16'hB3A0;
defparam \forwarding_stage|alu_oper2|out[29]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[29]~93 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[29]~93_combout  = (\forwarding_stage|alu_oper2|out[29]~92_combout ) # ((!\id_ex_buffer1|EX1_is_oper2_immed~q  & (\ex_stage|Add0~93_combout  & \idhaz2~3_combout )))

	.dataa(\forwarding_stage|alu_oper2|out[29]~92_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\ex_stage|Add0~93_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[29]~93_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[29]~93 .lut_mask = 16'hBAAA;
defparam \forwarding_stage|alu_oper2|out[29]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y11_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER2[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[29]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[29] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|Mux31~4 (
// Equation(s):
// \ex_stage|alu|Mux31~4_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [29] & !\id_ex_buffer2|EX2_ALU_OPER1 [29])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [29]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~4 .lut_mask = 16'h0033;
defparam \ex_stage|alu|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N20
cycloneive_lcell_comb \ex_stage|alu|Mux4~14 (
// Equation(s):
// \ex_stage|alu|Mux4~14_combout  = (\ex_stage|alu_oper|ALU_OP [2] & (\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper|ALU_OP [3] & !\ex_stage|alu_oper|ALU_OP [1])))

	.dataa(\ex_stage|alu_oper|ALU_OP [2]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~14 .lut_mask = 16'h0008;
defparam \ex_stage|alu|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N24
cycloneive_lcell_comb \ex_stage|alu|Mux31~3 (
// Equation(s):
// \ex_stage|alu|Mux31~3_combout  = ((\ex_stage|alu_oper|ALU_OP [2] & ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|ShiftLeft0~11_combout )))) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~3 .lut_mask = 16'hF733;
defparam \ex_stage|alu|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|Add0~89 (
// Equation(s):
// \ex_stage|alu|Add0~89_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [29] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [29]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~89 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~34 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~34_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [28]))

	.dataa(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(gnd),
	.datad(\id_stage|reg_file|Read_data2 [28]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~34 .lut_mask = 16'hEEAA;
defparam \id_ex_buffer1|EX1_forward_to_B~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N23
dffeas \id_ex_buffer1|EX1_forward_to_B[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[28] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[28]~88 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[28]~88_combout  = (\wb_stage|Write_Data_RegFile[28]~28_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [28])))) # 
// (!\wb_stage|Write_Data_RegFile[28]~28_combout  & (((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [28]))))

	.dataa(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[28]~88 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[28]~89 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[28]~89_combout  = (\id_ex_buffer1|EX1_is_oper2_immed~q  & (\forwarding_stage|alu_oper2|out~5_combout  & (\id_ex_buffer1|EX1_forward_to_B [28]))) # (!\id_ex_buffer1|EX1_is_oper2_immed~q  & 
// ((\forwarding_stage|alu_oper2|out[28]~88_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [28]))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B [28]),
	.datad(\forwarding_stage|alu_oper2|out[28]~88_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[28]~89 .lut_mask = 16'hD5C0;
defparam \forwarding_stage|alu_oper2|out[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[28]~90 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[28]~90_combout  = (\forwarding_stage|alu_oper2|out[28]~89_combout ) # ((\idhaz2~3_combout  & (!\id_ex_buffer1|EX1_is_oper2_immed~q  & \ex_stage|Add0~92_combout )))

	.dataa(\idhaz2~3_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\forwarding_stage|alu_oper2|out[28]~89_combout ),
	.datad(\ex_stage|Add0~92_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[28]~90 .lut_mask = 16'hF2F0;
defparam \forwarding_stage|alu_oper2|out[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y12_N9
dffeas \id_ex_buffer2|EX2_ALU_OPER2[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[28]~90_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[28] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~86 (
// Equation(s):
// \ex_stage|alu|Add0~86_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [28] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [28]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~86 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[27]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[27]~feeder_combout  = \ex_stage|Add0~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~91_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[27]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N27
dffeas \ex_mem_buffer|MEM_ALU_OUT[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[27] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N6
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~27 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~27_combout  = (\id_stage|reg_file|Read_data2 [27] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data2 [27]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~27 .lut_mask = 16'h080C;
defparam \id_ex_buffer1|EX1_rs2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N7
dffeas \id_ex_buffer1|EX1_rs2[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[27] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N16
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[27]~85 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[27]~85_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[27]~27_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [27]) # ((\wb_stage|Write_Data_RegFile[27]~27_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [27]),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[27]~85 .lut_mask = 16'hAAF8;
defparam \forwarding_stage|store_rs2_mux|out[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[27]~86 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[27]~86_combout  = (\ex_mem_buffer|MEM_ALU_OUT [27] & ((\forwarding_stage|store_rs2_mux|out~100_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[27]~85_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [27] & (\forwarding_stage|alu_oper2|out~0_combout  & (\forwarding_stage|store_rs2_mux|out[27]~85_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.datab(\forwarding_stage|alu_oper2|out~0_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[27]~85_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[27]~86 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N24
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[27]~87 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[27]~87_combout  = (\forwarding_stage|store_rs2_mux|out[27]~86_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~91_combout ))

	.dataa(gnd),
	.datab(\idhaz2~3_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[27]~86_combout ),
	.datad(\ex_stage|Add0~91_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[27]~87 .lut_mask = 16'hFCF0;
defparam \forwarding_stage|store_rs2_mux|out[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N25
dffeas \id_ex_buffer2|EX2_rs2_out[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[27]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[27] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N10
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[27]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[27]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [27]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[27]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N11
dffeas \ex_mem_buffer|MEM_rs2[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[27] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [27],\ex_mem_buffer|MEM_rs2 [26]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X58_Y15_N5
dffeas \id_stage|reg_file|reg_file[14][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y11_N27
dffeas \id_stage|reg_file|reg_file[15][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N19
dffeas \id_stage|reg_file|reg_file[12][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N9
dffeas \id_stage|reg_file|reg_file[13][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~569 (
// Equation(s):
// \id_stage|reg_file|Read_data1~569_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][26]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][26]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][26]~q ),
	.datac(\id_stage|reg_file|reg_file[13][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~569_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~569 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~570 (
// Equation(s):
// \id_stage|reg_file|Read_data1~570_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~569_combout  & ((\id_stage|reg_file|reg_file[15][26]~q ))) # (!\id_stage|reg_file|Read_data1~569_combout  & (\id_stage|reg_file|reg_file[14][26]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~569_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][26]~q ),
	.datac(\id_stage|reg_file|reg_file[15][26]~q ),
	.datad(\id_stage|reg_file|Read_data1~569_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~570_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~570 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N23
dffeas \id_stage|reg_file|reg_file[19][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N17
dffeas \id_stage|reg_file|reg_file[23][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~559 (
// Equation(s):
// \id_stage|reg_file|Read_data1~559_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][26]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][26]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~559_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~559 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N3
dffeas \id_stage|reg_file|reg_file[31][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N5
dffeas \id_stage|reg_file|reg_file[27][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~560 (
// Equation(s):
// \id_stage|reg_file|Read_data1~560_combout  = (\id_stage|reg_file|Read_data1~559_combout  & ((\id_stage|reg_file|reg_file[31][26]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~559_combout  & 
// (((\id_stage|reg_file|reg_file[27][26]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~559_combout ),
	.datab(\id_stage|reg_file|reg_file[31][26]~q ),
	.datac(\id_stage|reg_file|reg_file[27][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~560_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~560 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y21_N23
dffeas \id_stage|reg_file|reg_file[17][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N5
dffeas \id_stage|reg_file|reg_file[25][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~554 (
// Equation(s):
// \id_stage|reg_file|Read_data1~554_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][26]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][26]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~554_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~554 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N3
dffeas \id_stage|reg_file|reg_file[29][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N9
dffeas \id_stage|reg_file|reg_file[21][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~555 (
// Equation(s):
// \id_stage|reg_file|Read_data1~555_combout  = (\id_stage|reg_file|Read_data1~554_combout  & ((\id_stage|reg_file|reg_file[29][26]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~554_combout  & 
// (((\id_stage|reg_file|reg_file[21][26]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data1~554_combout ),
	.datab(\id_stage|reg_file|reg_file[29][26]~q ),
	.datac(\id_stage|reg_file|reg_file[21][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~555_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~555 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N31
dffeas \id_stage|reg_file|reg_file[28][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N11
dffeas \id_stage|reg_file|reg_file[16][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N1
dffeas \id_stage|reg_file|reg_file[24][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~556 (
// Equation(s):
// \id_stage|reg_file|Read_data1~556_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][26]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][26]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~556_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~556 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N25
dffeas \id_stage|reg_file|reg_file[20][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~557 (
// Equation(s):
// \id_stage|reg_file|Read_data1~557_combout  = (\id_stage|reg_file|Read_data1~556_combout  & ((\id_stage|reg_file|reg_file[28][26]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~556_combout  & 
// (((\id_stage|reg_file|reg_file[20][26]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][26]~q ),
	.datab(\id_stage|reg_file|Read_data1~556_combout ),
	.datac(\id_stage|reg_file|reg_file[20][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~557_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~557 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~558 (
// Equation(s):
// \id_stage|reg_file|Read_data1~558_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~555_combout )) # (!\if_id_buffer|ID_rs1_ind 
// [0] & ((\id_stage|reg_file|Read_data1~557_combout )))))

	.dataa(\id_stage|reg_file|Read_data1~555_combout ),
	.datab(\id_stage|reg_file|Read_data1~557_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~558_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~558 .lut_mask = 16'hFA0C;
defparam \id_stage|reg_file|Read_data1~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N15
dffeas \id_stage|reg_file|reg_file[26][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N31
dffeas \id_stage|reg_file|reg_file[18][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N9
dffeas \id_stage|reg_file|reg_file[22][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~552 (
// Equation(s):
// \id_stage|reg_file|Read_data1~552_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][26]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][26]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~552_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~552 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N21
dffeas \id_stage|reg_file|reg_file[30][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~553 (
// Equation(s):
// \id_stage|reg_file|Read_data1~553_combout  = (\id_stage|reg_file|Read_data1~552_combout  & (((\id_stage|reg_file|reg_file[30][26]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~552_combout  & 
// (\id_stage|reg_file|reg_file[26][26]~q  & ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[26][26]~q ),
	.datab(\id_stage|reg_file|Read_data1~552_combout ),
	.datac(\id_stage|reg_file|reg_file[30][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~553_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~553 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data1~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~561 (
// Equation(s):
// \id_stage|reg_file|Read_data1~561_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~558_combout  & (\id_stage|reg_file|Read_data1~560_combout )) # (!\id_stage|reg_file|Read_data1~558_combout  & 
// ((\id_stage|reg_file|Read_data1~553_combout ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~558_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~560_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~558_combout ),
	.datad(\id_stage|reg_file|Read_data1~553_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~561_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~561 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N11
dffeas \id_stage|reg_file|reg_file[3][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][26]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][26]~feeder_combout  = \wb_stage|Write_Data_RegFile[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][26]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[7][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N21
dffeas \id_stage|reg_file|reg_file[7][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N13
dffeas \id_stage|reg_file|reg_file[6][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N31
dffeas \id_stage|reg_file|reg_file[4][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N5
dffeas \id_stage|reg_file|reg_file[5][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~564 (
// Equation(s):
// \id_stage|reg_file|Read_data1~564_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[5][26]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[4][26]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[4][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~564_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~564 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~565 (
// Equation(s):
// \id_stage|reg_file|Read_data1~565_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~564_combout  & (\id_stage|reg_file|reg_file[7][26]~q )) # (!\id_stage|reg_file|Read_data1~564_combout  & ((\id_stage|reg_file|reg_file[6][26]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~564_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][26]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][26]~q ),
	.datad(\id_stage|reg_file|Read_data1~564_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~565_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~565 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N25
dffeas \id_stage|reg_file|reg_file[2][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N13
dffeas \id_stage|reg_file|reg_file[1][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~566 (
// Equation(s):
// \id_stage|reg_file|Read_data1~566_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1[0]~17_combout )) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][26]~q )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][26]~q )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][26]~q ),
	.datad(\id_stage|reg_file|reg_file[1][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~566_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~566 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~567 (
// Equation(s):
// \id_stage|reg_file|Read_data1~567_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~566_combout  & (\id_stage|reg_file|reg_file[3][26]~q )) # (!\id_stage|reg_file|Read_data1~566_combout  & 
// ((\id_stage|reg_file|Read_data1~565_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~566_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][26]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|Read_data1~565_combout ),
	.datad(\id_stage|reg_file|Read_data1~566_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~567_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~567 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N25
dffeas \id_stage|reg_file|reg_file[8][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N3
dffeas \id_stage|reg_file|reg_file[10][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~562 (
// Equation(s):
// \id_stage|reg_file|Read_data1~562_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][26]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][26]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[8][26]~q ),
	.datac(\id_stage|reg_file|reg_file[10][26]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~562_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~562 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N25
dffeas \id_stage|reg_file|reg_file[9][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N23
dffeas \id_stage|reg_file|reg_file[11][26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~563 (
// Equation(s):
// \id_stage|reg_file|Read_data1~563_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~562_combout  & ((\id_stage|reg_file|reg_file[11][26]~q ))) # (!\id_stage|reg_file|Read_data1~562_combout  & (\id_stage|reg_file|reg_file[9][26]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~562_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~562_combout ),
	.datac(\id_stage|reg_file|reg_file[9][26]~q ),
	.datad(\id_stage|reg_file|reg_file[11][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~563_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~563 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data1~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~568 (
// Equation(s):
// \id_stage|reg_file|Read_data1~568_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1[0]~10_combout ) # (\id_stage|reg_file|Read_data1~563_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~567_combout  & (!\id_stage|reg_file|Read_data1[0]~10_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~567_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datad(\id_stage|reg_file|Read_data1~563_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~568_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~568 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data1~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~571 (
// Equation(s):
// \id_stage|reg_file|Read_data1~571_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~568_combout  & (\id_stage|reg_file|Read_data1~570_combout )) # (!\id_stage|reg_file|Read_data1~568_combout  & 
// ((\id_stage|reg_file|Read_data1~561_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~568_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~570_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~561_combout ),
	.datad(\id_stage|reg_file|Read_data1~568_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~571_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~571 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~572 (
// Equation(s):
// \id_stage|reg_file|Read_data1~572_combout  = (\wb_stage|Write_Data_RegFile[26]~26_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~571_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[26]~26_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~571_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~571_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~572_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~572 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N17
dffeas \id_stage|reg_file|Read_data1[26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~26 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~26_combout  = (\id_stage|reg_file|Read_data1 [26] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|reg_file|Read_data1 [26]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~26 .lut_mask = 16'h00B0;
defparam \id_ex_buffer1|EX1_rs1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y11_N25
dffeas \id_ex_buffer1|EX1_rs1[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[26] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[26]~102 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[26]~102_combout  = (\wb_stage|Write_Data_RegFile[26]~26_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [26] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[26]~26_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [26] & ((\FA|alu_selA[1]~9_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[26]~102_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[26]~102 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[26]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[26]~103 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[26]~103_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[26]~102_combout ) # ((\id_ex_buffer1|EX1_rs1 [26] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [26]),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[26]~102_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[26]~103_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[26]~103 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper1|out[26]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N30
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~33 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~33_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[26]~103_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~90_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\forwarding_stage|alu_oper1|out[26]~103_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\ex_stage|Add0~90_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~33 .lut_mask = 16'h5444;
defparam \id_ex_buffer2|EX2_ALU_OPER1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y11_N31
dffeas \id_ex_buffer2|EX2_ALU_OPER1[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[26] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~562 (
// Equation(s):
// \id_stage|reg_file|Read_data2~562_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[10][26]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[8][26]~q )))))

	.dataa(\id_stage|reg_file|reg_file[10][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~562_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~562 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~563 (
// Equation(s):
// \id_stage|reg_file|Read_data2~563_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~562_combout  & ((\id_stage|reg_file|reg_file[11][26]~q ))) # (!\id_stage|reg_file|Read_data2~562_combout  & (\id_stage|reg_file|reg_file[9][26]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~562_combout ))))

	.dataa(\id_stage|reg_file|reg_file[9][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[11][26]~q ),
	.datad(\id_stage|reg_file|Read_data2~562_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~563_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~563 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~564 (
// Equation(s):
// \id_stage|reg_file|Read_data2~564_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][26]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[4][26]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][26]~q ),
	.datac(\id_stage|reg_file|reg_file[4][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~564_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~564 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~565 (
// Equation(s):
// \id_stage|reg_file|Read_data2~565_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~564_combout  & (\id_stage|reg_file|reg_file[7][26]~q )) # (!\id_stage|reg_file|Read_data2~564_combout  & ((\id_stage|reg_file|reg_file[6][26]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~564_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][26]~q ),
	.datac(\id_stage|reg_file|Read_data2~564_combout ),
	.datad(\id_stage|reg_file|reg_file[6][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~565_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~565 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data2~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~566 (
// Equation(s):
// \id_stage|reg_file|Read_data2~566_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[2][26]~q ) # ((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][26]~q  & !\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][26]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][26]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~566_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~566 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~567 (
// Equation(s):
// \id_stage|reg_file|Read_data2~567_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~566_combout  & ((\id_stage|reg_file|reg_file[3][26]~q ))) # (!\id_stage|reg_file|Read_data2~566_combout  & 
// (\id_stage|reg_file|Read_data2~565_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2~566_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~565_combout ),
	.datac(\id_stage|reg_file|reg_file[3][26]~q ),
	.datad(\id_stage|reg_file|Read_data2~566_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~567_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~567 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~568 (
// Equation(s):
// \id_stage|reg_file|Read_data2~568_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (\id_stage|reg_file|Read_data2~563_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~567_combout )))))

	.dataa(\id_stage|reg_file|Read_data2~563_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~567_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~568_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~568 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|Read_data2~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~569 (
// Equation(s):
// \id_stage|reg_file|Read_data2~569_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][26]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][26]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][26]~q ),
	.datac(\id_stage|reg_file|reg_file[12][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~569_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~569 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~570 (
// Equation(s):
// \id_stage|reg_file|Read_data2~570_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~569_combout  & (\id_stage|reg_file|reg_file[15][26]~q )) # (!\id_stage|reg_file|Read_data2~569_combout  & ((\id_stage|reg_file|reg_file[14][26]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~569_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][26]~q ),
	.datad(\id_stage|reg_file|Read_data2~569_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~570_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~570 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~552 (
// Equation(s):
// \id_stage|reg_file|Read_data2~552_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][26]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][26]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][26]~q ),
	.datac(\id_stage|reg_file|reg_file[18][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~552_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~552 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~553 (
// Equation(s):
// \id_stage|reg_file|Read_data2~553_combout  = (\id_stage|reg_file|Read_data2~552_combout  & (((\id_stage|reg_file|reg_file[30][26]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~552_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[26][26]~q )))

	.dataa(\id_stage|reg_file|Read_data2~552_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][26]~q ),
	.datad(\id_stage|reg_file|reg_file[30][26]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~553_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~553 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data2~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~559 (
// Equation(s):
// \id_stage|reg_file|Read_data2~559_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][26]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][26]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][26]~q ),
	.datac(\id_stage|reg_file|reg_file[19][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~559_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~559 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~560 (
// Equation(s):
// \id_stage|reg_file|Read_data2~560_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~559_combout  & ((\id_stage|reg_file|reg_file[31][26]~q ))) # (!\id_stage|reg_file|Read_data2~559_combout  & (\id_stage|reg_file|reg_file[27][26]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~559_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][26]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][26]~q ),
	.datad(\id_stage|reg_file|Read_data2~559_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~560_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~560 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~554 (
// Equation(s):
// \id_stage|reg_file|Read_data2~554_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][26]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][26]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][26]~q ),
	.datac(\id_stage|reg_file|reg_file[17][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~554_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~554 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~555 (
// Equation(s):
// \id_stage|reg_file|Read_data2~555_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~554_combout  & ((\id_stage|reg_file|reg_file[29][26]~q ))) # (!\id_stage|reg_file|Read_data2~554_combout  & (\id_stage|reg_file|reg_file[21][26]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~554_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][26]~q ),
	.datac(\id_stage|reg_file|reg_file[29][26]~q ),
	.datad(\id_stage|reg_file|Read_data2~554_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~555_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~555 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~556 (
// Equation(s):
// \id_stage|reg_file|Read_data2~556_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][26]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][26]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][26]~q ),
	.datac(\id_stage|reg_file|reg_file[16][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~556_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~556 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~557 (
// Equation(s):
// \id_stage|reg_file|Read_data2~557_combout  = (\id_stage|reg_file|Read_data2~556_combout  & (((\id_stage|reg_file|reg_file[28][26]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~556_combout  & 
// (\id_stage|reg_file|reg_file[20][26]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[20][26]~q ),
	.datab(\id_stage|reg_file|Read_data2~556_combout ),
	.datac(\id_stage|reg_file|reg_file[28][26]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~557_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~557 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~558 (
// Equation(s):
// \id_stage|reg_file|Read_data2~558_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~555_combout )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|Read_data2~557_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~555_combout ),
	.datad(\id_stage|reg_file|Read_data2~557_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~558_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~558 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data2~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~561 (
// Equation(s):
// \id_stage|reg_file|Read_data2~561_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~558_combout  & ((\id_stage|reg_file|Read_data2~560_combout ))) # (!\id_stage|reg_file|Read_data2~558_combout  & 
// (\id_stage|reg_file|Read_data2~553_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~558_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~553_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~560_combout ),
	.datad(\id_stage|reg_file|Read_data2~558_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~561_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~561 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~571 (
// Equation(s):
// \id_stage|reg_file|Read_data2~571_combout  = (\id_stage|reg_file|Read_data2~568_combout  & ((\id_stage|reg_file|Read_data2~570_combout ) # ((!\id_stage|reg_file|Read_data2[13]~10_combout )))) # (!\id_stage|reg_file|Read_data2~568_combout  & 
// (((\id_stage|reg_file|Read_data2~561_combout  & \id_stage|reg_file|Read_data2[13]~10_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~568_combout ),
	.datab(\id_stage|reg_file|Read_data2~570_combout ),
	.datac(\id_stage|reg_file|Read_data2~561_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~571_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~571 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data2~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~572 (
// Equation(s):
// \id_stage|reg_file|Read_data2~572_combout  = (\id_stage|reg_file|Read_data2~25_combout  & (\id_stage|reg_file|always2~3_combout  & (\wb_stage|Write_Data_RegFile[26]~26_combout ))) # (!\id_stage|reg_file|Read_data2~25_combout  & 
// ((\id_stage|reg_file|Read_data2~571_combout ) # ((\id_stage|reg_file|always2~3_combout  & \wb_stage|Write_Data_RegFile[26]~26_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~25_combout ),
	.datab(\id_stage|reg_file|always2~3_combout ),
	.datac(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.datad(\id_stage|reg_file|Read_data2~571_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~572_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~572 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data2~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y15_N29
dffeas \id_stage|reg_file|Read_data2[26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[26] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~32 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~32_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [26]))

	.dataa(gnd),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datad(\id_stage|reg_file|Read_data2 [26]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~32 .lut_mask = 16'hFCF0;
defparam \id_ex_buffer1|EX1_forward_to_B~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N19
dffeas \id_ex_buffer1|EX1_forward_to_B[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[26] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[26]~82 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[26]~82_combout  = (\forwarding_stage|alu_oper2|out[0]~1_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [26]) # ((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[26]~26_combout )))) # 
// (!\forwarding_stage|alu_oper2|out[0]~1_combout  & (\forwarding_stage|alu_oper2|out[0]~2_combout  & (\wb_stage|Write_Data_RegFile[26]~26_combout )))

	.dataa(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[26]~82_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[26]~82 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[26]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[26]~83 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[26]~83_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[26]~82_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~90_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\forwarding_stage|alu_oper2|out[26]~82_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\ex_stage|Add0~90_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[26]~83_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[26]~83 .lut_mask = 16'h5444;
defparam \forwarding_stage|alu_oper2|out[26]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[26]~84 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[26]~84_combout  = (\forwarding_stage|alu_oper2|out[26]~83_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [26]))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B [26]),
	.datad(\forwarding_stage|alu_oper2|out[26]~83_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[26]~84_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[26]~84 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[26]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y10_N29
dffeas \id_ex_buffer2|EX2_ALU_OPER2[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[26]~84_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[26] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Mux28~6 (
// Equation(s):
// \ex_stage|alu|Mux28~6_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [26] & ((\ex_stage|alu|Mux4~10_combout ) # ((\ex_stage|alu|Mux4~12_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [26])))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [26] & (\ex_stage|alu|Mux4~10_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER2 [26]) # (!\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [26]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~6 .lut_mask = 16'hF8B0;
defparam \ex_stage|alu|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N14
cycloneive_lcell_comb \ex_stage|alu|Mux26~4 (
// Equation(s):
// \ex_stage|alu|Mux26~4_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu|Mux4~18_combout ) # (!\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\ex_stage|alu|Mux4~18_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~4 .lut_mask = 16'hAF00;
defparam \ex_stage|alu|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|Mux28~4 (
// Equation(s):
// \ex_stage|alu|Mux28~4_combout  = (\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper|ALU_OP [1] & (!\id_ex_buffer2|EX2_ALU_OPER1 [26] & !\id_ex_buffer2|EX2_ALU_OPER2 [26]))) # (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # 
// (\id_ex_buffer2|EX2_ALU_OPER1 [26] $ (\id_ex_buffer2|EX2_ALU_OPER2 [26]))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [26]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~4 .lut_mask = 16'h4556;
defparam \ex_stage|alu|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~50 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~50_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [28]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [26]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~50 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~60 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~60_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [29])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [27])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~60 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~61 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~61_combout  = (\ex_stage|alu|ShiftRight0~60_combout ) # ((\ex_stage|alu|ShiftRight0~50_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [0]))

	.dataa(\ex_stage|alu|ShiftRight0~50_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~61 .lut_mask = 16'hFF0A;
defparam \ex_stage|alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~62 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~62_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (((!\id_ex_buffer2|EX2_ALU_OPER2 [1] & \ex_stage|alu|ShiftRight0~20_combout )))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~61_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\ex_stage|alu|ShiftRight0~61_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\ex_stage|alu|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~62 .lut_mask = 16'h4E44;
defparam \ex_stage|alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~103 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~103_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftRight0~62_combout )

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~103 .lut_mask = 16'h3300;
defparam \ex_stage|alu|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N4
cycloneive_lcell_comb \if_id_buffer|ID_PC~17 (
// Equation(s):
// \if_id_buffer|ID_PC~17_combout  = (!\if_stage|pc_reg|DataOut [16] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [16]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~17 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N5
dffeas \if_id_buffer|ID_PC[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[16] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~16 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~16_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [16] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_id_buffer|ID_PC [16]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~16 .lut_mask = 16'h5010;
defparam \id_ex_buffer1|EX1_PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N23
dffeas \id_ex_buffer1|EX1_PC[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[16] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~16 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~16_combout  = (\id_ex_buffer1|EX1_PC [16] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_PC [16]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~16 .lut_mask = 16'hA2A2;
defparam \id_ex_buffer2|EX2_PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y11_N3
dffeas \id_ex_buffer2|EX2_PC[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[16] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N24
cycloneive_lcell_comb \if_stage|Add0~22 (
// Equation(s):
// \if_stage|Add0~22_combout  = (\if_stage|pc_reg|DataOut [12] & ((\if_stage|Add0~21 ) # (GND))) # (!\if_stage|pc_reg|DataOut [12] & (!\if_stage|Add0~21 ))
// \if_stage|Add0~23  = CARRY((\if_stage|pc_reg|DataOut [12]) # (!\if_stage|Add0~21 ))

	.dataa(\if_stage|pc_reg|DataOut [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~21 ),
	.combout(\if_stage|Add0~22_combout ),
	.cout(\if_stage|Add0~23 ));
// synopsys translate_off
defparam \if_stage|Add0~22 .lut_mask = 16'hA5AF;
defparam \if_stage|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N26
cycloneive_lcell_comb \if_stage|Add0~24 (
// Equation(s):
// \if_stage|Add0~24_combout  = (\if_stage|pc_reg|DataOut [13] & (!\if_stage|Add0~23  & VCC)) # (!\if_stage|pc_reg|DataOut [13] & (\if_stage|Add0~23  $ (GND)))
// \if_stage|Add0~25  = CARRY((!\if_stage|pc_reg|DataOut [13] & !\if_stage|Add0~23 ))

	.dataa(\if_stage|pc_reg|DataOut [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~23 ),
	.combout(\if_stage|Add0~24_combout ),
	.cout(\if_stage|Add0~25 ));
// synopsys translate_off
defparam \if_stage|Add0~24 .lut_mask = 16'h5A05;
defparam \if_stage|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out~103 (
// Equation(s):
// \if_stage|pc_src_mux|out~103_combout  = (\id_stage|BR|Equal0~3_combout ) # ((\ex_stage|Wrong_prediction~0_combout ) # (!\if_stage|pc_src_mux|out~46_combout ))

	.dataa(\id_stage|BR|Equal0~3_combout ),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~103_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~103 .lut_mask = 16'hFFAF;
defparam \if_stage|pc_src_mux|out~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[13]~52 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[13]~52_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q ) # (\ex_stage|alu|res [13])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [13]),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[13]~52_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[13]~52 .lut_mask = 16'hFA00;
defparam \forwarding_stage|alu_oper1|out[13]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N8
cycloneive_lcell_comb \if_id_buffer|ID_PC~14 (
// Equation(s):
// \if_id_buffer|ID_PC~14_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [13]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~14 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y8_N9
dffeas \if_id_buffer|ID_PC[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[13] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N28
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~13 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~13_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [13] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_PC [13]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~13 .lut_mask = 16'h4050;
defparam \id_ex_buffer1|EX1_PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y8_N29
dffeas \id_ex_buffer1|EX1_PC[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[13] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N2
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~13 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~13_combout  = (\id_ex_buffer1|EX1_PC [13] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_PC [13]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~13 .lut_mask = 16'hC0CC;
defparam \id_ex_buffer2|EX2_PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N9
dffeas \id_ex_buffer2|EX2_PC[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[13] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N12
cycloneive_lcell_comb \if_id_buffer|ID_PC~12 (
// Equation(s):
// \if_id_buffer|ID_PC~12_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [11]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~12 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N13
dffeas \if_id_buffer|ID_PC[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[11] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N28
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~11 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~11_combout  = (\if_id_buffer|ID_PC [11] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_PC [11]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~11 .lut_mask = 16'h2202;
defparam \id_ex_buffer1|EX1_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N29
dffeas \id_ex_buffer1|EX1_PC[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[11] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~11 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~11_combout  = (\id_ex_buffer1|EX1_PC [11] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_PC [11]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~11 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N31
dffeas \id_ex_buffer2|EX2_PC[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[11] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N22
cycloneive_lcell_comb \ex_stage|Add0~25 (
// Equation(s):
// \ex_stage|Add0~25_combout  = (\id_ex_buffer2|EX2_PC [11] & (!\ex_stage|Add0~24 )) # (!\id_ex_buffer2|EX2_PC [11] & ((\ex_stage|Add0~24 ) # (GND)))
// \ex_stage|Add0~26  = CARRY((!\ex_stage|Add0~24 ) # (!\id_ex_buffer2|EX2_PC [11]))

	.dataa(\id_ex_buffer2|EX2_PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~24 ),
	.combout(\ex_stage|Add0~25_combout ),
	.cout(\ex_stage|Add0~26 ));
// synopsys translate_off
defparam \ex_stage|Add0~25 .lut_mask = 16'h5A5F;
defparam \ex_stage|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N24
cycloneive_lcell_comb \ex_stage|Add0~27 (
// Equation(s):
// \ex_stage|Add0~27_combout  = (\id_ex_buffer2|EX2_PC [12] & (\ex_stage|Add0~26  $ (GND))) # (!\id_ex_buffer2|EX2_PC [12] & (!\ex_stage|Add0~26  & VCC))
// \ex_stage|Add0~28  = CARRY((\id_ex_buffer2|EX2_PC [12] & !\ex_stage|Add0~26 ))

	.dataa(\id_ex_buffer2|EX2_PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~26 ),
	.combout(\ex_stage|Add0~27_combout ),
	.cout(\ex_stage|Add0~28 ));
// synopsys translate_off
defparam \ex_stage|Add0~27 .lut_mask = 16'hA50A;
defparam \ex_stage|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N26
cycloneive_lcell_comb \ex_stage|Add0~29 (
// Equation(s):
// \ex_stage|Add0~29_combout  = (\id_ex_buffer2|EX2_PC [13] & (!\ex_stage|Add0~28 )) # (!\id_ex_buffer2|EX2_PC [13] & ((\ex_stage|Add0~28 ) # (GND)))
// \ex_stage|Add0~30  = CARRY((!\ex_stage|Add0~28 ) # (!\id_ex_buffer2|EX2_PC [13]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~28 ),
	.combout(\ex_stage|Add0~29_combout ),
	.cout(\ex_stage|Add0~30 ));
// synopsys translate_off
defparam \ex_stage|Add0~29 .lut_mask = 16'h3C3F;
defparam \ex_stage|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~296 (
// Equation(s):
// \id_stage|reg_file|Read_data1~296_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[14][13]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][13]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][13]~q ),
	.datad(\id_stage|reg_file|reg_file[12][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~296_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~296 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~297 (
// Equation(s):
// \id_stage|reg_file|Read_data1~297_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~296_combout  & ((\id_stage|reg_file|reg_file[15][13]~q ))) # (!\id_stage|reg_file|Read_data1~296_combout  & (\id_stage|reg_file|reg_file[13][13]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~296_combout ))))

	.dataa(\id_stage|reg_file|reg_file[13][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[15][13]~q ),
	.datad(\id_stage|reg_file|Read_data1~296_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~297_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~297 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~279 (
// Equation(s):
// \id_stage|reg_file|Read_data1~279_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][13]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][13]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][13]~q ),
	.datac(\id_stage|reg_file|reg_file[9][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~279_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~279 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~280 (
// Equation(s):
// \id_stage|reg_file|Read_data1~280_combout  = (\id_stage|reg_file|Read_data1~279_combout  & (((\id_stage|reg_file|reg_file[11][13]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~279_combout  & 
// (\id_stage|reg_file|reg_file[10][13]~q  & ((\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data1~279_combout ),
	.datab(\id_stage|reg_file|reg_file[10][13]~q ),
	.datac(\id_stage|reg_file|reg_file[11][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~280_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~280 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data1~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~291 (
// Equation(s):
// \id_stage|reg_file|Read_data1~291_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[6][13]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][13]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][13]~q ),
	.datad(\id_stage|reg_file|reg_file[4][13]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~291_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~291 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~292 (
// Equation(s):
// \id_stage|reg_file|Read_data1~292_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~291_combout  & (\id_stage|reg_file|reg_file[7][13]~q )) # (!\id_stage|reg_file|Read_data1~291_combout  & ((\id_stage|reg_file|reg_file[5][13]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~291_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][13]~q ),
	.datac(\id_stage|reg_file|reg_file[5][13]~q ),
	.datad(\id_stage|reg_file|Read_data1~291_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~292_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~292 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~293 (
// Equation(s):
// \id_stage|reg_file|Read_data1~293_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout  & 
// ((\id_stage|reg_file|Read_data1~292_combout ))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|reg_file[1][13]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[1][13]~q ),
	.datac(\id_stage|reg_file|Read_data1~292_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~293_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~293 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~294 (
// Equation(s):
// \id_stage|reg_file|Read_data1~294_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~293_combout  & (\id_stage|reg_file|reg_file[3][13]~q )) # (!\id_stage|reg_file|Read_data1~293_combout  & 
// ((\id_stage|reg_file|reg_file[2][13]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~293_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][13]~q ),
	.datac(\id_stage|reg_file|reg_file[2][13]~q ),
	.datad(\id_stage|reg_file|Read_data1~293_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~294_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~294 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~281 (
// Equation(s):
// \id_stage|reg_file|Read_data1~281_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][13]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][13]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~281_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~281 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~282 (
// Equation(s):
// \id_stage|reg_file|Read_data1~282_combout  = (\id_stage|reg_file|Read_data1~281_combout  & ((\id_stage|reg_file|reg_file[29][13]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~281_combout  & 
// (((\id_stage|reg_file|reg_file[21][13]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][13]~q ),
	.datab(\id_stage|reg_file|Read_data1~281_combout ),
	.datac(\id_stage|reg_file|reg_file[21][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~282_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~282 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~283 (
// Equation(s):
// \id_stage|reg_file|Read_data1~283_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][13]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][13]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[18][13]~q ),
	.datac(\id_stage|reg_file|reg_file[22][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~283_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~283 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~284 (
// Equation(s):
// \id_stage|reg_file|Read_data1~284_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~283_combout  & (\id_stage|reg_file|reg_file[30][13]~q )) # (!\id_stage|reg_file|Read_data1~283_combout  & ((\id_stage|reg_file|reg_file[26][13]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~283_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][13]~q ),
	.datac(\id_stage|reg_file|reg_file[26][13]~q ),
	.datad(\id_stage|reg_file|Read_data1~283_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~284_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~284 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~285 (
// Equation(s):
// \id_stage|reg_file|Read_data1~285_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][13]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][13]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~285_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~285 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~286 (
// Equation(s):
// \id_stage|reg_file|Read_data1~286_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~285_combout  & (\id_stage|reg_file|reg_file[28][13]~q )) # (!\id_stage|reg_file|Read_data1~285_combout  & ((\id_stage|reg_file|reg_file[20][13]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~285_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][13]~q ),
	.datad(\id_stage|reg_file|Read_data1~285_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~286_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~286 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~287 (
// Equation(s):
// \id_stage|reg_file|Read_data1~287_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~284_combout ) # ((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (((!\if_id_buffer|ID_rs1_ind [0] & 
// \id_stage|reg_file|Read_data1~286_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~284_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|Read_data1~286_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~287_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~287 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|Read_data1~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~288 (
// Equation(s):
// \id_stage|reg_file|Read_data1~288_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][13]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][13]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][13]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~288_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~288 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~289 (
// Equation(s):
// \id_stage|reg_file|Read_data1~289_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~288_combout  & (\id_stage|reg_file|reg_file[31][13]~q )) # (!\id_stage|reg_file|Read_data1~288_combout  & ((\id_stage|reg_file|reg_file[27][13]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~288_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][13]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][13]~q ),
	.datad(\id_stage|reg_file|Read_data1~288_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~289_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~289 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~290 (
// Equation(s):
// \id_stage|reg_file|Read_data1~290_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~287_combout  & ((\id_stage|reg_file|Read_data1~289_combout ))) # (!\id_stage|reg_file|Read_data1~287_combout  & 
// (\id_stage|reg_file|Read_data1~282_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~287_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~282_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~287_combout ),
	.datad(\id_stage|reg_file|Read_data1~289_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~290_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~290 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data1~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~295 (
// Equation(s):
// \id_stage|reg_file|Read_data1~295_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1[0]~10_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout  & 
// ((\id_stage|reg_file|Read_data1~290_combout ))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1~294_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~294_combout ),
	.datad(\id_stage|reg_file|Read_data1~290_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~295_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~295 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~298 (
// Equation(s):
// \id_stage|reg_file|Read_data1~298_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~295_combout  & (\id_stage|reg_file|Read_data1~297_combout )) # (!\id_stage|reg_file|Read_data1~295_combout  & 
// ((\id_stage|reg_file|Read_data1~280_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~295_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~297_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~280_combout ),
	.datad(\id_stage|reg_file|Read_data1~295_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~298_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~298 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~299 (
// Equation(s):
// \id_stage|reg_file|Read_data1~299_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[13]~13_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~298_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|Read_data1~25_combout  & ((\id_stage|reg_file|Read_data1~298_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|Read_data1~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data1~298_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~299_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~299 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data1~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N29
dffeas \id_stage|reg_file|Read_data1[13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[13] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~13 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~13_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data1 [13] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|reg_file|Read_data1 [13]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~13 .lut_mask = 16'h2300;
defparam \id_ex_buffer1|EX1_rs1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y9_N27
dffeas \id_ex_buffer1|EX1_rs1[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[13] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[13]~50 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[13]~50_combout  = (\wb_stage|Write_Data_RegFile[13]~13_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [13] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[13]~13_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [13] & ((\FA|alu_selA[1]~9_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[13]~13_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [13]),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[13]~50 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[13]~51 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[13]~51_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[13]~50_combout ) # ((\id_ex_buffer1|EX1_rs1 [13] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [13]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\forwarding_stage|alu_oper1|out[13]~50_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[13]~51_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[13]~51 .lut_mask = 16'h00F8;
defparam \forwarding_stage|alu_oper1|out[13]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[13]~53 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[13]~53_combout  = (\forwarding_stage|alu_oper1|out[13]~51_combout ) # ((\forwarding_stage|alu_oper1|out[13]~52_combout  & ((\ex_stage|Add0~29_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[13]~52_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~29_combout ),
	.datad(\forwarding_stage|alu_oper1|out[13]~51_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[13]~53 .lut_mask = 16'hFFA2;
defparam \forwarding_stage|alu_oper1|out[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~61 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~61_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[13]~53_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\forwarding_stage|alu_oper1|out[13]~53_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~61_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~61 .lut_mask = 16'h8A00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y6_N13
dffeas \id_ex_buffer2|EX2_PFC_to_IF[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[13] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out[13]~108 (
// Equation(s):
// \if_stage|pc_src_mux|out[13]~108_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [13] & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\if_stage|pc_reg|DataOut [13] & \if_stage|pc_src_mux|out~52_combout )))) # (!\id_ex_buffer2|EX2_PFC_to_IF [13] & 
// (!\if_stage|pc_reg|DataOut [13] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [13]),
	.datab(\if_stage|pc_reg|DataOut [13]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[13]~108_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[13]~108 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[13]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[13]~109 (
// Equation(s):
// \if_stage|pc_src_mux|out[13]~109_combout  = (\if_stage|pc_src_mux|out[13]~108_combout ) # ((\if_stage|Add0~24_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(gnd),
	.datab(\if_stage|Add0~24_combout ),
	.datac(\if_stage|pc_src_mux|out~103_combout ),
	.datad(\if_stage|pc_src_mux|out[13]~108_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[13]~109_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[13]~109 .lut_mask = 16'hFF0C;
defparam \if_stage|pc_src_mux|out[13]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out[13] (
// Equation(s):
// \if_stage|pc_src_mux|out [13] = (!\if_stage|pc_src_mux|out[13]~109_combout  & (((!\forwarding_stage|alu_oper1|out[13]~53_combout ) # (!\if_stage|pc_src_mux|out~49_combout )) # (!\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\if_stage|pc_src_mux|out~49_combout ),
	.datac(\if_stage|pc_src_mux|out[13]~109_combout ),
	.datad(\forwarding_stage|alu_oper1|out[13]~53_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [13]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[13] .lut_mask = 16'h070F;
defparam \if_stage|pc_src_mux|out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y6_N1
dffeas \if_stage|pc_reg|DataOut[13] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [13]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[13] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N28
cycloneive_lcell_comb \if_stage|Add0~26 (
// Equation(s):
// \if_stage|Add0~26_combout  = (\if_stage|pc_reg|DataOut [14] & ((\if_stage|Add0~25 ) # (GND))) # (!\if_stage|pc_reg|DataOut [14] & (!\if_stage|Add0~25 ))
// \if_stage|Add0~27  = CARRY((\if_stage|pc_reg|DataOut [14]) # (!\if_stage|Add0~25 ))

	.dataa(\if_stage|pc_reg|DataOut [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~25 ),
	.combout(\if_stage|Add0~26_combout ),
	.cout(\if_stage|Add0~27 ));
// synopsys translate_off
defparam \if_stage|Add0~26 .lut_mask = 16'hA5AF;
defparam \if_stage|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~110 (
// Equation(s):
// \if_stage|pc_src_mux|out~110_combout  = (\if_stage|pc_src_mux|out~46_combout  & (\if_stage|Add0~26_combout  & (!\ex_stage|Wrong_prediction~0_combout  & !\id_stage|BR|Equal0~3_combout )))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|Add0~26_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|BR|Equal0~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~110_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~110 .lut_mask = 16'h0008;
defparam \if_stage|pc_src_mux|out~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N29
dffeas \id_stage|reg_file|reg_file[22][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N11
dffeas \id_stage|reg_file|reg_file[18][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~300 (
// Equation(s):
// \id_stage|reg_file|Read_data2~300_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][14]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][14]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][14]~q ),
	.datac(\id_stage|reg_file|reg_file[18][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~300_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~300 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N9
dffeas \id_stage|reg_file|reg_file[26][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N7
dffeas \id_stage|reg_file|reg_file[30][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~301 (
// Equation(s):
// \id_stage|reg_file|Read_data2~301_combout  = (\id_stage|reg_file|Read_data2~300_combout  & (((\id_stage|reg_file|reg_file[30][14]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~300_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[26][14]~q )))

	.dataa(\id_stage|reg_file|Read_data2~300_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][14]~q ),
	.datad(\id_stage|reg_file|reg_file[30][14]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~301_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~301 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data2~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N9
dffeas \id_stage|reg_file|reg_file[27][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N23
dffeas \id_stage|reg_file|reg_file[31][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N13
dffeas \id_stage|reg_file|reg_file[23][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N3
dffeas \id_stage|reg_file|reg_file[19][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~307 (
// Equation(s):
// \id_stage|reg_file|Read_data2~307_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][14]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][14]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][14]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~307_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~307 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~308 (
// Equation(s):
// \id_stage|reg_file|Read_data2~308_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~307_combout  & ((\id_stage|reg_file|reg_file[31][14]~q ))) # (!\id_stage|reg_file|Read_data2~307_combout  & (\id_stage|reg_file|reg_file[27][14]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~307_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][14]~q ),
	.datac(\id_stage|reg_file|reg_file[31][14]~q ),
	.datad(\id_stage|reg_file|Read_data2~307_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~308_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~308 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N17
dffeas \id_stage|reg_file|reg_file[20][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y18_N3
dffeas \id_stage|reg_file|reg_file[28][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N9
dffeas \id_stage|reg_file|reg_file[24][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N19
dffeas \id_stage|reg_file|reg_file[16][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~304 (
// Equation(s):
// \id_stage|reg_file|Read_data2~304_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][14]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][14]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][14]~q ),
	.datac(\id_stage|reg_file|reg_file[16][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~304_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~304 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~305 (
// Equation(s):
// \id_stage|reg_file|Read_data2~305_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~304_combout  & ((\id_stage|reg_file|reg_file[28][14]~q ))) # (!\id_stage|reg_file|Read_data2~304_combout  & (\id_stage|reg_file|reg_file[20][14]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~304_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][14]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][14]~q ),
	.datad(\id_stage|reg_file|Read_data2~304_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~305_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~305 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N25
dffeas \id_stage|reg_file|reg_file[21][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N27
dffeas \id_stage|reg_file|reg_file[29][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N25
dffeas \id_stage|reg_file|reg_file[25][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N27
dffeas \id_stage|reg_file|reg_file[17][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~302 (
// Equation(s):
// \id_stage|reg_file|Read_data2~302_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][14]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][14]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][14]~q ),
	.datac(\id_stage|reg_file|reg_file[17][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~302_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~302 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~303 (
// Equation(s):
// \id_stage|reg_file|Read_data2~303_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~302_combout  & ((\id_stage|reg_file|reg_file[29][14]~q ))) # (!\id_stage|reg_file|Read_data2~302_combout  & (\id_stage|reg_file|reg_file[21][14]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~302_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][14]~q ),
	.datac(\id_stage|reg_file|reg_file[29][14]~q ),
	.datad(\id_stage|reg_file|Read_data2~302_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~303_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~303 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~306 (
// Equation(s):
// \id_stage|reg_file|Read_data2~306_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|Read_data2~303_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|Read_data2~305_combout )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~305_combout ),
	.datad(\id_stage|reg_file|Read_data2~303_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~306_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~306 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~309 (
// Equation(s):
// \id_stage|reg_file|Read_data2~309_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~306_combout  & ((\id_stage|reg_file|Read_data2~308_combout ))) # (!\id_stage|reg_file|Read_data2~306_combout  & 
// (\id_stage|reg_file|Read_data2~301_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~306_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~301_combout ),
	.datac(\id_stage|reg_file|Read_data2~308_combout ),
	.datad(\id_stage|reg_file|Read_data2~306_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~309_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~309 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y19_N9
dffeas \id_stage|reg_file|reg_file[10][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N7
dffeas \id_stage|reg_file|reg_file[8][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~310 (
// Equation(s):
// \id_stage|reg_file|Read_data2~310_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][14]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][14]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][14]~q ),
	.datac(\id_stage|reg_file|reg_file[8][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~310_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~310 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y17_N9
dffeas \id_stage|reg_file|reg_file[9][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y17_N27
dffeas \id_stage|reg_file|reg_file[11][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~311 (
// Equation(s):
// \id_stage|reg_file|Read_data2~311_combout  = (\id_stage|reg_file|Read_data2~310_combout  & (((\id_stage|reg_file|reg_file[11][14]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~310_combout  & 
// (\id_stage|reg_file|reg_file[9][14]~q  & ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|Read_data2~310_combout ),
	.datab(\id_stage|reg_file|reg_file[9][14]~q ),
	.datac(\id_stage|reg_file|reg_file[11][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~311_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~311 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N3
dffeas \id_stage|reg_file|reg_file[2][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N29
dffeas \id_stage|reg_file|reg_file[1][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~314 (
// Equation(s):
// \id_stage|reg_file|Read_data2~314_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][14]~q )) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[1][14]~q )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][14]~q ),
	.datac(\id_stage|reg_file|reg_file[1][14]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~314_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~314 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N27
dffeas \id_stage|reg_file|reg_file[3][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N13
dffeas \id_stage|reg_file|reg_file[4][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N29
dffeas \id_stage|reg_file|reg_file[5][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~312 (
// Equation(s):
// \id_stage|reg_file|Read_data2~312_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[5][14]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][14]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][14]~q ),
	.datad(\id_stage|reg_file|reg_file[5][14]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~312_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~312 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N11
dffeas \id_stage|reg_file|reg_file[6][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N19
dffeas \id_stage|reg_file|reg_file[7][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~313 (
// Equation(s):
// \id_stage|reg_file|Read_data2~313_combout  = (\id_stage|reg_file|Read_data2~312_combout  & (((\id_stage|reg_file|reg_file[7][14]~q ) # (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~312_combout  & 
// (\id_stage|reg_file|reg_file[6][14]~q  & ((\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data2~312_combout ),
	.datab(\id_stage|reg_file|reg_file[6][14]~q ),
	.datac(\id_stage|reg_file|reg_file[7][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~313_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~313 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~315 (
// Equation(s):
// \id_stage|reg_file|Read_data2~315_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~314_combout  & (\id_stage|reg_file|reg_file[3][14]~q )) # (!\id_stage|reg_file|Read_data2~314_combout  & 
// ((\id_stage|reg_file|Read_data2~313_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2~314_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~314_combout ),
	.datac(\id_stage|reg_file|reg_file[3][14]~q ),
	.datad(\id_stage|reg_file|Read_data2~313_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~315_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~315 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~316 (
// Equation(s):
// \id_stage|reg_file|Read_data2~316_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~311_combout ) # ((\id_stage|reg_file|Read_data2[13]~10_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (((\id_stage|reg_file|Read_data2~315_combout  & !\id_stage|reg_file|Read_data2[13]~10_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~311_combout ),
	.datac(\id_stage|reg_file|Read_data2~315_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~316_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~316 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N23
dffeas \id_stage|reg_file|reg_file[13][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N21
dffeas \id_stage|reg_file|reg_file[12][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~317 (
// Equation(s):
// \id_stage|reg_file|Read_data2~317_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][14]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[12][14]~q )))))

	.dataa(\id_stage|reg_file|reg_file[13][14]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~317_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~317 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N30
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][14]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][14]~feeder_combout  = \wb_stage|Write_Data_RegFile[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][14]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N31
dffeas \id_stage|reg_file|reg_file[15][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y19_N31
dffeas \id_stage|reg_file|reg_file[14][14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~318 (
// Equation(s):
// \id_stage|reg_file|Read_data2~318_combout  = (\id_stage|reg_file|Read_data2~317_combout  & ((\id_stage|reg_file|reg_file[15][14]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~317_combout  & 
// (((\id_stage|reg_file|reg_file[14][14]~q  & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data2~317_combout ),
	.datab(\id_stage|reg_file|reg_file[15][14]~q ),
	.datac(\id_stage|reg_file|reg_file[14][14]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~318_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~318 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data2~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~319 (
// Equation(s):
// \id_stage|reg_file|Read_data2~319_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~316_combout  & ((\id_stage|reg_file|Read_data2~318_combout ))) # (!\id_stage|reg_file|Read_data2~316_combout  & 
// (\id_stage|reg_file|Read_data2~309_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~316_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~309_combout ),
	.datac(\id_stage|reg_file|Read_data2~316_combout ),
	.datad(\id_stage|reg_file|Read_data2~318_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~319_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~319 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data2~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~320 (
// Equation(s):
// \id_stage|reg_file|Read_data2~320_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[14]~14_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~319_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~319_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~319_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~320_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~320 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y15_N5
dffeas \id_stage|reg_file|Read_data2[14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~14 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~14_combout  = (\id_stage|reg_file|Read_data2 [14] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data2 [14]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~14 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y13_N31
dffeas \id_ex_buffer1|EX1_rs2[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[14] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[14]~47 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[14]~47_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[14]~14_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [14]) # ((\wb_stage|Write_Data_RegFile[14]~14_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\FB|alu_selB~0_combout ),
	.datab(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [14]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[14]~47 .lut_mask = 16'hDDC8;
defparam \forwarding_stage|store_rs2_mux|out[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N16
cycloneive_lcell_comb \if_id_buffer|ID_PC~15 (
// Equation(s):
// \if_id_buffer|ID_PC~15_combout  = (!\if_stage|pc_reg|DataOut [14] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [14]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~15 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N17
dffeas \if_id_buffer|ID_PC[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[14] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~14 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~14_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [14] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [14]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~14 .lut_mask = 16'h4404;
defparam \id_ex_buffer1|EX1_PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N9
dffeas \id_ex_buffer1|EX1_PC[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[14] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N2
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~14 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~14_combout  = (\id_ex_buffer1|EX1_PC [14] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_PC [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~14 .lut_mask = 16'hB0B0;
defparam \id_ex_buffer2|EX2_PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N23
dffeas \id_ex_buffer2|EX2_PC[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~14_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[14] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N28
cycloneive_lcell_comb \ex_stage|Add0~31 (
// Equation(s):
// \ex_stage|Add0~31_combout  = (\id_ex_buffer2|EX2_PC [14] & (\ex_stage|Add0~30  $ (GND))) # (!\id_ex_buffer2|EX2_PC [14] & (!\ex_stage|Add0~30  & VCC))
// \ex_stage|Add0~32  = CARRY((\id_ex_buffer2|EX2_PC [14] & !\ex_stage|Add0~30 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~30 ),
	.combout(\ex_stage|Add0~31_combout ),
	.cout(\ex_stage|Add0~32 ));
// synopsys translate_off
defparam \ex_stage|Add0~31 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N14
cycloneive_lcell_comb \ex_stage|Add0~78 (
// Equation(s):
// \ex_stage|Add0~78_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~31_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [14])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~31_combout ),
	.datad(\ex_stage|alu|res [14]),
	.cin(gnd),
	.combout(\ex_stage|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~78 .lut_mask = 16'hF3C0;
defparam \ex_stage|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N15
dffeas \ex_mem_buffer|MEM_ALU_OUT[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[14] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N12
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[14]~46 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[14]~46_combout  = (\ex_mem_buffer|MEM_ALU_OUT [14] & ((\forwarding_stage|store_rs2_mux|out~100_combout ) # ((\ex_stage|Add0~78_combout  & \idhaz2~3_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [14] & 
// (\ex_stage|Add0~78_combout  & (\idhaz2~3_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.datab(\ex_stage|Add0~78_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[14]~46 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N20
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[14]~48 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[14]~48_combout  = (\forwarding_stage|store_rs2_mux|out[14]~46_combout ) # ((\forwarding_stage|store_rs2_mux|out[14]~47_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(\forwarding_stage|store_rs2_mux|out[14]~47_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper2|out~0_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[14]~46_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[14]~48 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|store_rs2_mux|out[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N21
dffeas \id_ex_buffer2|EX2_rs2_out[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[14]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[14] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N8
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[14]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[14]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [14]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[14]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N9
dffeas \ex_mem_buffer|MEM_rs2[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[14] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [15],\ex_mem_buffer|MEM_rs2 [14]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y12_N30
cycloneive_lcell_comb \ex_stage|Add0~33 (
// Equation(s):
// \ex_stage|Add0~33_combout  = (\id_ex_buffer2|EX2_PC [15] & (!\ex_stage|Add0~32 )) # (!\id_ex_buffer2|EX2_PC [15] & ((\ex_stage|Add0~32 ) # (GND)))
// \ex_stage|Add0~34  = CARRY((!\ex_stage|Add0~32 ) # (!\id_ex_buffer2|EX2_PC [15]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~32 ),
	.combout(\ex_stage|Add0~33_combout ),
	.cout(\ex_stage|Add0~34 ));
// synopsys translate_off
defparam \ex_stage|Add0~33 .lut_mask = 16'h3C3F;
defparam \ex_stage|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y19_N23
dffeas \id_stage|reg_file|reg_file[10][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y19_N15
dffeas \id_stage|reg_file|reg_file[11][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|reg_file[8][15]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[8][15]~feeder_combout  = \wb_stage|Write_Data_RegFile[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][15]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N25
dffeas \id_stage|reg_file|reg_file[8][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N13
dffeas \id_stage|reg_file|reg_file[9][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~321 (
// Equation(s):
// \id_stage|reg_file|Read_data1~321_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][15]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][15]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][15]~q ),
	.datac(\id_stage|reg_file|reg_file[9][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~321_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~321 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~322 (
// Equation(s):
// \id_stage|reg_file|Read_data1~322_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~321_combout  & ((\id_stage|reg_file|reg_file[11][15]~q ))) # (!\id_stage|reg_file|Read_data1~321_combout  & (\id_stage|reg_file|reg_file[10][15]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~321_combout ))))

	.dataa(\id_stage|reg_file|reg_file[10][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][15]~q ),
	.datad(\id_stage|reg_file|Read_data1~321_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~322_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~322 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N15
dffeas \id_stage|reg_file|reg_file[13][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y15_N21
dffeas \id_stage|reg_file|reg_file[15][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N31
dffeas \id_stage|reg_file|reg_file[12][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N27
dffeas \id_stage|reg_file|reg_file[14][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~338 (
// Equation(s):
// \id_stage|reg_file|Read_data1~338_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][15]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][15]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[12][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~338_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~338 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~339 (
// Equation(s):
// \id_stage|reg_file|Read_data1~339_combout  = (\id_stage|reg_file|Read_data1~338_combout  & (((\id_stage|reg_file|reg_file[15][15]~q ) # (!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~338_combout  & 
// (\id_stage|reg_file|reg_file[13][15]~q  & ((\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[13][15]~q ),
	.datab(\id_stage|reg_file|reg_file[15][15]~q ),
	.datac(\id_stage|reg_file|Read_data1~338_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~339_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~339 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|Read_data1~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][15]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][15]~feeder_combout  = \wb_stage|Write_Data_RegFile[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][15]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N31
dffeas \id_stage|reg_file|reg_file[2][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N15
dffeas \id_stage|reg_file|reg_file[3][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N21
dffeas \id_stage|reg_file|reg_file[1][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N29
dffeas \id_stage|reg_file|reg_file[7][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N19
dffeas \id_stage|reg_file|reg_file[5][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N27
dffeas \id_stage|reg_file|reg_file[6][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N1
dffeas \id_stage|reg_file|reg_file[4][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~333 (
// Equation(s):
// \id_stage|reg_file|Read_data1~333_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[6][15]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][15]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][15]~q ),
	.datad(\id_stage|reg_file|reg_file[4][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~333_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~333 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~334 (
// Equation(s):
// \id_stage|reg_file|Read_data1~334_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~333_combout  & (\id_stage|reg_file|reg_file[7][15]~q )) # (!\id_stage|reg_file|Read_data1~333_combout  & ((\id_stage|reg_file|reg_file[5][15]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~333_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][15]~q ),
	.datac(\id_stage|reg_file|reg_file[5][15]~q ),
	.datad(\id_stage|reg_file|Read_data1~333_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~334_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~334 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~335 (
// Equation(s):
// \id_stage|reg_file|Read_data1~335_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1[0]~17_combout ) # (\id_stage|reg_file|Read_data1~334_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & 
// (\id_stage|reg_file|reg_file[1][15]~q  & (!\id_stage|reg_file|Read_data1[0]~17_combout )))

	.dataa(\id_stage|reg_file|reg_file[1][15]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datad(\id_stage|reg_file|Read_data1~334_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~335_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~335 .lut_mask = 16'hCEC2;
defparam \id_stage|reg_file|Read_data1~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~336 (
// Equation(s):
// \id_stage|reg_file|Read_data1~336_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~335_combout  & ((\id_stage|reg_file|reg_file[3][15]~q ))) # (!\id_stage|reg_file|Read_data1~335_combout  & 
// (\id_stage|reg_file|reg_file[2][15]~q )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~335_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][15]~q ),
	.datab(\id_stage|reg_file|reg_file[3][15]~q ),
	.datac(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datad(\id_stage|reg_file|Read_data1~335_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~336_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~336 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data1~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N3
dffeas \id_stage|reg_file|reg_file[17][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N21
dffeas \id_stage|reg_file|reg_file[25][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~323 (
// Equation(s):
// \id_stage|reg_file|Read_data1~323_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][15]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][15]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][15]~q ),
	.datac(\id_stage|reg_file|reg_file[25][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~323_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~323 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N17
dffeas \id_stage|reg_file|reg_file[21][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N11
dffeas \id_stage|reg_file|reg_file[29][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~324 (
// Equation(s):
// \id_stage|reg_file|Read_data1~324_combout  = (\id_stage|reg_file|Read_data1~323_combout  & (((\id_stage|reg_file|reg_file[29][15]~q )) # (!\if_id_buffer|ID_rs1_ind [2]))) # (!\id_stage|reg_file|Read_data1~323_combout  & (\if_id_buffer|ID_rs1_ind [2] & 
// (\id_stage|reg_file|reg_file[21][15]~q )))

	.dataa(\id_stage|reg_file|Read_data1~323_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][15]~q ),
	.datad(\id_stage|reg_file|reg_file[29][15]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~324_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~324 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data1~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N19
dffeas \id_stage|reg_file|reg_file[28][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y18_N21
dffeas \id_stage|reg_file|reg_file[20][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N3
dffeas \id_stage|reg_file|reg_file[16][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N29
dffeas \id_stage|reg_file|reg_file[24][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~327 (
// Equation(s):
// \id_stage|reg_file|Read_data1~327_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][15]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][15]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[16][15]~q ),
	.datac(\id_stage|reg_file|reg_file[24][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~327_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~327 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~328 (
// Equation(s):
// \id_stage|reg_file|Read_data1~328_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~327_combout  & (\id_stage|reg_file|reg_file[28][15]~q )) # (!\id_stage|reg_file|Read_data1~327_combout  & ((\id_stage|reg_file|reg_file[20][15]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~327_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][15]~q ),
	.datac(\id_stage|reg_file|reg_file[20][15]~q ),
	.datad(\id_stage|reg_file|Read_data1~327_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~328_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~328 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N31
dffeas \id_stage|reg_file|reg_file[30][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N25
dffeas \id_stage|reg_file|reg_file[26][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N7
dffeas \id_stage|reg_file|reg_file[18][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N25
dffeas \id_stage|reg_file|reg_file[22][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~325 (
// Equation(s):
// \id_stage|reg_file|Read_data1~325_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][15]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][15]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~325_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~325 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~326 (
// Equation(s):
// \id_stage|reg_file|Read_data1~326_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~325_combout  & (\id_stage|reg_file|reg_file[30][15]~q )) # (!\id_stage|reg_file|Read_data1~325_combout  & ((\id_stage|reg_file|reg_file[26][15]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~325_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][15]~q ),
	.datad(\id_stage|reg_file|Read_data1~325_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~326_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~326 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~329 (
// Equation(s):
// \id_stage|reg_file|Read_data1~329_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~326_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|Read_data1~328_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~328_combout ),
	.datad(\id_stage|reg_file|Read_data1~326_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~329_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~329 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N7
dffeas \id_stage|reg_file|reg_file[31][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N1
dffeas \id_stage|reg_file|reg_file[27][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N27
dffeas \id_stage|reg_file|reg_file[19][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N25
dffeas \id_stage|reg_file|reg_file[23][15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~330 (
// Equation(s):
// \id_stage|reg_file|Read_data1~330_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][15]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[19][15]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][15]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~330_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~330 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~331 (
// Equation(s):
// \id_stage|reg_file|Read_data1~331_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~330_combout  & (\id_stage|reg_file|reg_file[31][15]~q )) # (!\id_stage|reg_file|Read_data1~330_combout  & ((\id_stage|reg_file|reg_file[27][15]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~330_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][15]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][15]~q ),
	.datad(\id_stage|reg_file|Read_data1~330_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~331_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~331 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~332 (
// Equation(s):
// \id_stage|reg_file|Read_data1~332_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~329_combout  & ((\id_stage|reg_file|Read_data1~331_combout ))) # (!\id_stage|reg_file|Read_data1~329_combout  & 
// (\id_stage|reg_file|Read_data1~324_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~329_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~324_combout ),
	.datac(\id_stage|reg_file|Read_data1~329_combout ),
	.datad(\id_stage|reg_file|Read_data1~331_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~332_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~332 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data1~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~337 (
// Equation(s):
// \id_stage|reg_file|Read_data1~337_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout ) # ((\id_stage|reg_file|Read_data1~332_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1~336_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~336_combout ),
	.datad(\id_stage|reg_file|Read_data1~332_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~337_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~337 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~340 (
// Equation(s):
// \id_stage|reg_file|Read_data1~340_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~337_combout  & ((\id_stage|reg_file|Read_data1~339_combout ))) # (!\id_stage|reg_file|Read_data1~337_combout  & 
// (\id_stage|reg_file|Read_data1~322_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~337_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~322_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~339_combout ),
	.datad(\id_stage|reg_file|Read_data1~337_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~340_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~340 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~341 (
// Equation(s):
// \id_stage|reg_file|Read_data1~341_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|Write_Data_RegFile[15]~15_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~340_combout ) # ((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[15]~15_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.datad(\id_stage|reg_file|Read_data1~340_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~341_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~341 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N21
dffeas \id_stage|reg_file|Read_data1[15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~15 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~15_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data1 [15] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\id_stage|reg_file|Read_data1 [15]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~15 .lut_mask = 16'h0B00;
defparam \id_ex_buffer1|EX1_rs1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y9_N25
dffeas \id_ex_buffer1|EX1_rs1[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_rs1~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[15] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[15]~58 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[15]~58_combout  = (\wb_stage|Write_Data_RegFile[15]~15_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [15] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[15]~15_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [15] & (\FA|alu_selA[1]~9_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[15]~58_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[15]~58 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper1|out[15]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[15]~59 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[15]~59_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[15]~58_combout ) # ((\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [15]))))

	.dataa(\idhaz~3_combout ),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\id_ex_buffer1|EX1_rs1 [15]),
	.datad(\forwarding_stage|alu_oper1|out[15]~58_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[15]~59 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper1|out[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~22 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~22_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[15]~59_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~79_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\ex_stage|Add0~79_combout ),
	.datac(\forwarding_stage|alu_oper1|out[15]~59_combout ),
	.datad(\ex_stage|Wrong_prediction~1_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~22 .lut_mask = 16'h00F8;
defparam \id_ex_buffer2|EX2_ALU_OPER1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N15
dffeas \id_ex_buffer2|EX2_ALU_OPER1[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[15] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~18 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~18_combout  = (\id_stage|reg_file|Read_data2 [15] & \id_stage|cu|is_oper2_immed~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|reg_file|Read_data2 [15]),
	.datad(\id_stage|cu|is_oper2_immed~combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~18 .lut_mask = 16'hF000;
defparam \id_ex_buffer1|EX1_forward_to_B~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~20 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~20_combout  = (!\id_stage|SDU|IF_ID_flush~1_combout  & ((\id_ex_buffer1|EX1_forward_to_B~18_combout ) # ((\id_stage|immed_gen|Immed~0_combout  & \id_ex_buffer1|EX1_forward_to_B~19_combout ))))

	.dataa(\id_stage|immed_gen|Immed~0_combout ),
	.datab(\id_ex_buffer1|EX1_forward_to_B~19_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~18_combout ),
	.datad(\id_stage|SDU|IF_ID_flush~1_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~20 .lut_mask = 16'h00F8;
defparam \id_ex_buffer1|EX1_forward_to_B~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y12_N21
dffeas \id_ex_buffer1|EX1_forward_to_B[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[15] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[15]~49 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[15]~49_combout  = (\forwarding_stage|alu_oper2|out[0]~2_combout  & ((\wb_stage|Write_Data_RegFile[15]~15_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [15] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\forwarding_stage|alu_oper2|out[0]~2_combout  & (\ex_mem_buffer|MEM_ALU_OUT [15] & (\forwarding_stage|alu_oper2|out[0]~1_combout )))

	.dataa(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[15]~49 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[15]~50 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[15]~50_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[15]~49_combout ) # ((\ex_stage|Add0~79_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\ex_stage|Add0~79_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[15]~49_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[15]~50 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper2|out[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[15]~51 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[15]~51_combout  = (\forwarding_stage|alu_oper2|out[15]~50_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [15]))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B [15]),
	.datad(\forwarding_stage|alu_oper2|out[15]~50_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[15]~51 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N7
dffeas \id_ex_buffer2|EX2_ALU_OPER2[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[15]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[15] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|Mux17~0 (
// Equation(s):
// \ex_stage|alu|Mux17~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [15] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [15]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [15] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER2 [15]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~81 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~81_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [29])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [27])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~81 .lut_mask = 16'h0A0C;
defparam \ex_stage|alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~80 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~80_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [30]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [28]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~80 .lut_mask = 16'hA088;
defparam \ex_stage|alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N14
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~24 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~24_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [24] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\id_stage|reg_file|Read_data2 [24]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~24 .lut_mask = 16'h0D00;
defparam \id_ex_buffer1|EX1_rs2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N15
dffeas \id_ex_buffer1|EX1_rs2[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[24] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N14
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[24]~77 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[24]~77_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[24]~24_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [24]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[24]~24_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [24]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[24]~77_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[24]~77 .lut_mask = 16'hF3E0;
defparam \forwarding_stage|store_rs2_mux|out[24]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N24
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[24]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[24]~feeder_combout  = \ex_stage|Add0~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~88_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[24]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y10_N25
dffeas \ex_mem_buffer|MEM_ALU_OUT[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[24] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N20
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[24]~76 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[24]~76_combout  = (\ex_stage|Add0~88_combout  & ((\idhaz2~3_combout ) # ((\forwarding_stage|store_rs2_mux|out~100_combout  & \ex_mem_buffer|MEM_ALU_OUT [24])))) # (!\ex_stage|Add0~88_combout  & 
// (\forwarding_stage|store_rs2_mux|out~100_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [24]))))

	.dataa(\ex_stage|Add0~88_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[24]~76 .lut_mask = 16'hECA0;
defparam \forwarding_stage|store_rs2_mux|out[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N16
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[24]~78 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[24]~78_combout  = (\forwarding_stage|store_rs2_mux|out[24]~76_combout ) # ((\forwarding_stage|store_rs2_mux|out[24]~77_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(\forwarding_stage|store_rs2_mux|out[24]~77_combout ),
	.datab(\forwarding_stage|alu_oper2|out~0_combout ),
	.datac(gnd),
	.datad(\forwarding_stage|store_rs2_mux|out[24]~76_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[24]~78_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[24]~78 .lut_mask = 16'hFF88;
defparam \forwarding_stage|store_rs2_mux|out[24]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N17
dffeas \id_ex_buffer2|EX2_rs2_out[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[24]~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[24] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N30
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[24]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[24]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [24]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[24]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N31
dffeas \ex_mem_buffer|MEM_rs2[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[24] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N25
dffeas \id_stage|reg_file|reg_file[13][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N21
dffeas \id_stage|reg_file|reg_file[15][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N11
dffeas \id_stage|reg_file|reg_file[12][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N9
dffeas \id_stage|reg_file|reg_file[14][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~548 (
// Equation(s):
// \id_stage|reg_file|Read_data1~548_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][25]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][25]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[12][25]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~548_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~548 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~549 (
// Equation(s):
// \id_stage|reg_file|Read_data1~549_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~548_combout  & ((\id_stage|reg_file|reg_file[15][25]~q ))) # (!\id_stage|reg_file|Read_data1~548_combout  & (\id_stage|reg_file|reg_file[13][25]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~548_combout ))))

	.dataa(\id_stage|reg_file|reg_file[13][25]~q ),
	.datab(\id_stage|reg_file|reg_file[15][25]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|Read_data1~548_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~549_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~549 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data1~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N23
dffeas \id_stage|reg_file|reg_file[10][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y20_N25
dffeas \id_stage|reg_file|reg_file[11][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N21
dffeas \id_stage|reg_file|reg_file[9][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N29
dffeas \id_stage|reg_file|reg_file[8][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~531 (
// Equation(s):
// \id_stage|reg_file|Read_data1~531_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[9][25]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][25]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[9][25]~q ),
	.datad(\id_stage|reg_file|reg_file[8][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~531_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~531 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~532 (
// Equation(s):
// \id_stage|reg_file|Read_data1~532_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~531_combout  & ((\id_stage|reg_file|reg_file[11][25]~q ))) # (!\id_stage|reg_file|Read_data1~531_combout  & (\id_stage|reg_file|reg_file[10][25]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~531_combout ))))

	.dataa(\id_stage|reg_file|reg_file[10][25]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][25]~q ),
	.datad(\id_stage|reg_file|Read_data1~531_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~532_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~532 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N23
dffeas \id_stage|reg_file|reg_file[3][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N1
dffeas \id_stage|reg_file|reg_file[2][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N25
dffeas \id_stage|reg_file|reg_file[1][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N23
dffeas \id_stage|reg_file|reg_file[7][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N31
dffeas \id_stage|reg_file|reg_file[4][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N21
dffeas \id_stage|reg_file|reg_file[6][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~543 (
// Equation(s):
// \id_stage|reg_file|Read_data1~543_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][25]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[4][25]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][25]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[6][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~543_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~543 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N17
dffeas \id_stage|reg_file|reg_file[5][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~544 (
// Equation(s):
// \id_stage|reg_file|Read_data1~544_combout  = (\id_stage|reg_file|Read_data1~543_combout  & ((\id_stage|reg_file|reg_file[7][25]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~543_combout  & 
// (((\id_stage|reg_file|reg_file[5][25]~q  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[7][25]~q ),
	.datab(\id_stage|reg_file|Read_data1~543_combout ),
	.datac(\id_stage|reg_file|reg_file[5][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~544_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~544 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~545 (
// Equation(s):
// \id_stage|reg_file|Read_data1~545_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout ) # ((\id_stage|reg_file|Read_data1~544_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|reg_file[1][25]~q )))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][25]~q ),
	.datad(\id_stage|reg_file|Read_data1~544_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~545_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~545 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~546 (
// Equation(s):
// \id_stage|reg_file|Read_data1~546_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~545_combout  & (\id_stage|reg_file|reg_file[3][25]~q )) # (!\id_stage|reg_file|Read_data1~545_combout  & 
// ((\id_stage|reg_file|reg_file[2][25]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~545_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][25]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][25]~q ),
	.datad(\id_stage|reg_file|Read_data1~545_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~546_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~546 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N27
dffeas \id_stage|reg_file|reg_file[29][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N1
dffeas \id_stage|reg_file|reg_file[25][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N7
dffeas \id_stage|reg_file|reg_file[17][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~533 (
// Equation(s):
// \id_stage|reg_file|Read_data1~533_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[25][25]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[17][25]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][25]~q ),
	.datad(\id_stage|reg_file|reg_file[17][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~533_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~533 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N5
dffeas \id_stage|reg_file|reg_file[21][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~534 (
// Equation(s):
// \id_stage|reg_file|Read_data1~534_combout  = (\id_stage|reg_file|Read_data1~533_combout  & ((\id_stage|reg_file|reg_file[29][25]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~533_combout  & 
// (((\id_stage|reg_file|reg_file[21][25]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][25]~q ),
	.datab(\id_stage|reg_file|Read_data1~533_combout ),
	.datac(\id_stage|reg_file|reg_file[21][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~534_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~534 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N3
dffeas \id_stage|reg_file|reg_file[28][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N21
dffeas \id_stage|reg_file|reg_file[20][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N29
dffeas \id_stage|reg_file|reg_file[16][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N31
dffeas \id_stage|reg_file|reg_file[24][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~537 (
// Equation(s):
// \id_stage|reg_file|Read_data1~537_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][25]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][25]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][25]~q ),
	.datac(\id_stage|reg_file|reg_file[24][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~537_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~537 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~538 (
// Equation(s):
// \id_stage|reg_file|Read_data1~538_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~537_combout  & (\id_stage|reg_file|reg_file[28][25]~q )) # (!\id_stage|reg_file|Read_data1~537_combout  & ((\id_stage|reg_file|reg_file[20][25]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~537_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][25]~q ),
	.datac(\id_stage|reg_file|reg_file[20][25]~q ),
	.datad(\id_stage|reg_file|Read_data1~537_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~538_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~538 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N1
dffeas \id_stage|reg_file|reg_file[30][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N23
dffeas \id_stage|reg_file|reg_file[26][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N23
dffeas \id_stage|reg_file|reg_file[18][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N17
dffeas \id_stage|reg_file|reg_file[22][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~535 (
// Equation(s):
// \id_stage|reg_file|Read_data1~535_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][25]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][25]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][25]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~535_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~535 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~536 (
// Equation(s):
// \id_stage|reg_file|Read_data1~536_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~535_combout  & (\id_stage|reg_file|reg_file[30][25]~q )) # (!\id_stage|reg_file|Read_data1~535_combout  & ((\id_stage|reg_file|reg_file[26][25]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~535_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][25]~q ),
	.datac(\id_stage|reg_file|reg_file[26][25]~q ),
	.datad(\id_stage|reg_file|Read_data1~535_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~536_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~536 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~539 (
// Equation(s):
// \id_stage|reg_file|Read_data1~539_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|Read_data1~536_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|Read_data1~538_combout )))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~538_combout ),
	.datad(\id_stage|reg_file|Read_data1~536_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~539_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~539 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N23
dffeas \id_stage|reg_file|reg_file[31][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N3
dffeas \id_stage|reg_file|reg_file[19][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N21
dffeas \id_stage|reg_file|reg_file[23][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~540 (
// Equation(s):
// \id_stage|reg_file|Read_data1~540_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][25]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][25]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][25]~q ),
	.datac(\id_stage|reg_file|reg_file[23][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~540_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~540 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N17
dffeas \id_stage|reg_file|reg_file[27][25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~541 (
// Equation(s):
// \id_stage|reg_file|Read_data1~541_combout  = (\id_stage|reg_file|Read_data1~540_combout  & ((\id_stage|reg_file|reg_file[31][25]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~540_combout  & 
// (((\id_stage|reg_file|reg_file[27][25]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][25]~q ),
	.datab(\id_stage|reg_file|Read_data1~540_combout ),
	.datac(\id_stage|reg_file|reg_file[27][25]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~541_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~541 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~542 (
// Equation(s):
// \id_stage|reg_file|Read_data1~542_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~539_combout  & ((\id_stage|reg_file|Read_data1~541_combout ))) # (!\id_stage|reg_file|Read_data1~539_combout  & 
// (\id_stage|reg_file|Read_data1~534_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~539_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~534_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~539_combout ),
	.datad(\id_stage|reg_file|Read_data1~541_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~542_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~542 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data1~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~547 (
// Equation(s):
// \id_stage|reg_file|Read_data1~547_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1[0]~13_combout ) # (\id_stage|reg_file|Read_data1~542_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (\id_stage|reg_file|Read_data1~546_combout  & (!\id_stage|reg_file|Read_data1[0]~13_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~546_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datad(\id_stage|reg_file|Read_data1~542_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~547_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~547 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data1~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~550 (
// Equation(s):
// \id_stage|reg_file|Read_data1~550_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~547_combout  & (\id_stage|reg_file|Read_data1~549_combout )) # (!\id_stage|reg_file|Read_data1~547_combout  & 
// ((\id_stage|reg_file|Read_data1~532_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~547_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~549_combout ),
	.datab(\id_stage|reg_file|Read_data1~532_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datad(\id_stage|reg_file|Read_data1~547_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~550_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~550 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data1~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~551 (
// Equation(s):
// \id_stage|reg_file|Read_data1~551_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[25]~25_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~550_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~550_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~550_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~551_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~551 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N5
dffeas \id_stage|reg_file|Read_data1[25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~25 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~25_combout  = (\id_stage|reg_file|Read_data1 [25] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|reg_file|Read_data1 [25]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~25 .lut_mask = 16'h00B0;
defparam \id_ex_buffer1|EX1_rs1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N17
dffeas \id_ex_buffer1|EX1_rs1[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[25] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[25]~98 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[25]~98_combout  = (\wb_stage|Write_Data_RegFile[25]~25_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\FA|alu_selA[1]~9_combout  & \ex_mem_buffer|MEM_ALU_OUT [25])))) # (!\wb_stage|Write_Data_RegFile[25]~25_combout  & 
// (\FA|alu_selA[1]~9_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [25]))))

	.dataa(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.datab(\FA|alu_selA[1]~9_combout ),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[25]~98_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[25]~98 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[25]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[25]~99 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[25]~99_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[25]~98_combout ) # ((\id_ex_buffer1|EX1_rs1 [25] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [25]),
	.datab(\forwarding_stage|alu_oper1|out[25]~98_combout ),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[25]~99_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[25]~99 .lut_mask = 16'h00EC;
defparam \forwarding_stage|alu_oper1|out[25]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~32 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~32_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[25]~99_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~89_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[25]~99_combout ),
	.datad(\ex_stage|Add0~89_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~32 .lut_mask = 16'h5450;
defparam \id_ex_buffer2|EX2_ALU_OPER1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y10_N11
dffeas \id_ex_buffer2|EX2_ALU_OPER1[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[25] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[25]~79 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[25]~79_combout  = (\forwarding_stage|alu_oper2|out[0]~2_combout  & ((\wb_stage|Write_Data_RegFile[25]~25_combout ) # ((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [25])))) # 
// (!\forwarding_stage|alu_oper2|out[0]~2_combout  & (((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [25]))))

	.dataa(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datab(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[25]~79 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[25]~80 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[25]~80_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[25]~79_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~89_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\forwarding_stage|alu_oper2|out[25]~79_combout ),
	.datac(\ex_stage|Add0~89_combout ),
	.datad(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[25]~80_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[25]~80 .lut_mask = 16'h00EC;
defparam \forwarding_stage|alu_oper2|out[25]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~531 (
// Equation(s):
// \id_stage|reg_file|Read_data2~531_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][25]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][25]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][25]~q ),
	.datac(\id_stage|reg_file|reg_file[8][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~531_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~531 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~532 (
// Equation(s):
// \id_stage|reg_file|Read_data2~532_combout  = (\id_stage|reg_file|Read_data2~531_combout  & ((\id_stage|reg_file|reg_file[11][25]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~531_combout  & 
// (((\id_stage|reg_file|reg_file[10][25]~q  & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data2~531_combout ),
	.datab(\id_stage|reg_file|reg_file[11][25]~q ),
	.datac(\id_stage|reg_file|reg_file[10][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~532_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~532 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data2~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~548 (
// Equation(s):
// \id_stage|reg_file|Read_data2~548_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][25]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[12][25]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[14][25]~q ),
	.datac(\id_stage|reg_file|reg_file[12][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~548_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~548 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~549 (
// Equation(s):
// \id_stage|reg_file|Read_data2~549_combout  = (\id_stage|reg_file|Read_data2~548_combout  & ((\id_stage|reg_file|reg_file[15][25]~q ) # ((!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~548_combout  & 
// (((\id_stage|reg_file|reg_file[13][25]~q  & \if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|Read_data2~548_combout ),
	.datab(\id_stage|reg_file|reg_file[15][25]~q ),
	.datac(\id_stage|reg_file|reg_file[13][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~549_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~549 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data2~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~543 (
// Equation(s):
// \id_stage|reg_file|Read_data2~543_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][25]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][25]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][25]~q ),
	.datad(\id_stage|reg_file|reg_file[6][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~543_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~543 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~544 (
// Equation(s):
// \id_stage|reg_file|Read_data2~544_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~543_combout  & ((\id_stage|reg_file|reg_file[7][25]~q ))) # (!\id_stage|reg_file|Read_data2~543_combout  & (\id_stage|reg_file|reg_file[5][25]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~543_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][25]~q ),
	.datac(\id_stage|reg_file|reg_file[7][25]~q ),
	.datad(\id_stage|reg_file|Read_data2~543_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~544_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~544 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~545 (
// Equation(s):
// \id_stage|reg_file|Read_data2~545_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~544_combout ) # ((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][25]~q  & !\id_stage|reg_file|Read_data2[13]~17_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~544_combout ),
	.datac(\id_stage|reg_file|reg_file[1][25]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~545_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~545 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~546 (
// Equation(s):
// \id_stage|reg_file|Read_data2~546_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~545_combout  & ((\id_stage|reg_file|reg_file[3][25]~q ))) # (!\id_stage|reg_file|Read_data2~545_combout  & 
// (\id_stage|reg_file|reg_file[2][25]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~545_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][25]~q ),
	.datac(\id_stage|reg_file|reg_file[3][25]~q ),
	.datad(\id_stage|reg_file|Read_data2~545_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~546_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~546 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~540 (
// Equation(s):
// \id_stage|reg_file|Read_data2~540_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][25]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][25]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][25]~q ),
	.datac(\id_stage|reg_file|reg_file[19][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~540_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~540 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~541 (
// Equation(s):
// \id_stage|reg_file|Read_data2~541_combout  = (\id_stage|reg_file|Read_data2~540_combout  & (((\id_stage|reg_file|reg_file[31][25]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~540_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][25]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~540_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][25]~q ),
	.datad(\id_stage|reg_file|reg_file[27][25]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~541_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~541 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~533 (
// Equation(s):
// \id_stage|reg_file|Read_data2~533_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][25]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][25]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][25]~q ),
	.datac(\id_stage|reg_file|reg_file[17][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~533_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~533 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~534 (
// Equation(s):
// \id_stage|reg_file|Read_data2~534_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~533_combout  & ((\id_stage|reg_file|reg_file[29][25]~q ))) # (!\id_stage|reg_file|Read_data2~533_combout  & (\id_stage|reg_file|reg_file[21][25]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~533_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][25]~q ),
	.datac(\id_stage|reg_file|reg_file[29][25]~q ),
	.datad(\id_stage|reg_file|Read_data2~533_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~534_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~534 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~537 (
// Equation(s):
// \id_stage|reg_file|Read_data2~537_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][25]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][25]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][25]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~537_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~537 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~538 (
// Equation(s):
// \id_stage|reg_file|Read_data2~538_combout  = (\id_stage|reg_file|Read_data2~537_combout  & (((\id_stage|reg_file|reg_file[28][25]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~537_combout  & 
// (\id_stage|reg_file|reg_file[20][25]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~537_combout ),
	.datab(\id_stage|reg_file|reg_file[20][25]~q ),
	.datac(\id_stage|reg_file|reg_file[28][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~538_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~538 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~535 (
// Equation(s):
// \id_stage|reg_file|Read_data2~535_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][25]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][25]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][25]~q ),
	.datac(\id_stage|reg_file|reg_file[18][25]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~535_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~535 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~536 (
// Equation(s):
// \id_stage|reg_file|Read_data2~536_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~535_combout  & ((\id_stage|reg_file|reg_file[30][25]~q ))) # (!\id_stage|reg_file|Read_data2~535_combout  & (\id_stage|reg_file|reg_file[26][25]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~535_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][25]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][25]~q ),
	.datad(\id_stage|reg_file|Read_data2~535_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~536_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~536 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~539 (
// Equation(s):
// \id_stage|reg_file|Read_data2~539_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~536_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [1] & (\id_stage|reg_file|Read_data2~538_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~538_combout ),
	.datad(\id_stage|reg_file|Read_data2~536_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~539_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~539 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~542 (
// Equation(s):
// \id_stage|reg_file|Read_data2~542_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~539_combout  & (\id_stage|reg_file|Read_data2~541_combout )) # (!\id_stage|reg_file|Read_data2~539_combout  & 
// ((\id_stage|reg_file|Read_data2~534_combout ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~539_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~541_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~534_combout ),
	.datad(\id_stage|reg_file|Read_data2~539_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~542_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~542 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~547 (
// Equation(s):
// \id_stage|reg_file|Read_data2~547_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~542_combout ) # (\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (\id_stage|reg_file|Read_data2~546_combout  & ((!\id_stage|reg_file|Read_data2[13]~13_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~546_combout ),
	.datac(\id_stage|reg_file|Read_data2~542_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~547_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~547 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data2~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~550 (
// Equation(s):
// \id_stage|reg_file|Read_data2~550_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~547_combout  & ((\id_stage|reg_file|Read_data2~549_combout ))) # (!\id_stage|reg_file|Read_data2~547_combout  & 
// (\id_stage|reg_file|Read_data2~532_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~547_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~532_combout ),
	.datac(\id_stage|reg_file|Read_data2~549_combout ),
	.datad(\id_stage|reg_file|Read_data2~547_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~550_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~550 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~551 (
// Equation(s):
// \id_stage|reg_file|Read_data2~551_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[25]~25_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~550_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~550_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~550_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~551_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~551 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y15_N9
dffeas \id_stage|reg_file|Read_data2[25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[25] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N28
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~31 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~31_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [25]))

	.dataa(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(gnd),
	.datad(\id_stage|reg_file|Read_data2 [25]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~31 .lut_mask = 16'hEEAA;
defparam \id_ex_buffer1|EX1_forward_to_B~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N29
dffeas \id_ex_buffer1|EX1_forward_to_B[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[25] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[25]~81 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[25]~81_combout  = (\forwarding_stage|alu_oper2|out[25]~80_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [25]))

	.dataa(\forwarding_stage|alu_oper2|out[25]~80_combout ),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer1|EX1_forward_to_B [25]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[25]~81_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[25]~81 .lut_mask = 16'hEEAA;
defparam \forwarding_stage|alu_oper2|out[25]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y10_N7
dffeas \id_ex_buffer2|EX2_ALU_OPER2[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[25]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[25] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~77 (
// Equation(s):
// \ex_stage|alu|Add0~77_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [25])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [25]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~77 .lut_mask = 16'h55AA;
defparam \ex_stage|alu|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N12
cycloneive_lcell_comb \ex_stage|Add0~47 (
// Equation(s):
// \ex_stage|Add0~47_combout  = (\id_ex_buffer2|EX2_PC [22] & (\ex_stage|Add0~46  $ (GND))) # (!\id_ex_buffer2|EX2_PC [22] & (!\ex_stage|Add0~46  & VCC))
// \ex_stage|Add0~48  = CARRY((\id_ex_buffer2|EX2_PC [22] & !\ex_stage|Add0~46 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~46 ),
	.combout(\ex_stage|Add0~47_combout ),
	.cout(\ex_stage|Add0~48 ));
// synopsys translate_off
defparam \ex_stage|Add0~47 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N14
cycloneive_lcell_comb \ex_stage|Add0~49 (
// Equation(s):
// \ex_stage|Add0~49_combout  = (\id_ex_buffer2|EX2_PC [23] & (!\ex_stage|Add0~48 )) # (!\id_ex_buffer2|EX2_PC [23] & ((\ex_stage|Add0~48 ) # (GND)))
// \ex_stage|Add0~50  = CARRY((!\ex_stage|Add0~48 ) # (!\id_ex_buffer2|EX2_PC [23]))

	.dataa(\id_ex_buffer2|EX2_PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~48 ),
	.combout(\ex_stage|Add0~49_combout ),
	.cout(\ex_stage|Add0~50 ));
// synopsys translate_off
defparam \ex_stage|Add0~49 .lut_mask = 16'h5A5F;
defparam \ex_stage|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y14_N31
dffeas \id_stage|reg_file|reg_file[19][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N13
dffeas \id_stage|reg_file|reg_file[23][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~498 (
// Equation(s):
// \id_stage|reg_file|Read_data2~498_combout  = (\if_id_buffer|ID_rs2_ind [3] & (\if_id_buffer|ID_rs2_ind [2])) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][23]~q ))) # (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[19][23]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[19][23]~q ),
	.datad(\id_stage|reg_file|reg_file[23][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~498_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~498 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N7
dffeas \id_stage|reg_file|reg_file[31][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N25
dffeas \id_stage|reg_file|reg_file[27][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~499 (
// Equation(s):
// \id_stage|reg_file|Read_data2~499_combout  = (\id_stage|reg_file|Read_data2~498_combout  & (((\id_stage|reg_file|reg_file[31][23]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~498_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][23]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~498_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][23]~q ),
	.datad(\id_stage|reg_file|reg_file[27][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~499_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~499 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N5
dffeas \id_stage|reg_file|reg_file[21][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N27
dffeas \id_stage|reg_file|reg_file[29][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N5
dffeas \id_stage|reg_file|reg_file[25][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N23
dffeas \id_stage|reg_file|reg_file[17][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~491 (
// Equation(s):
// \id_stage|reg_file|Read_data2~491_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][23]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][23]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][23]~q ),
	.datac(\id_stage|reg_file|reg_file[17][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~491_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~491 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~492 (
// Equation(s):
// \id_stage|reg_file|Read_data2~492_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~491_combout  & ((\id_stage|reg_file|reg_file[29][23]~q ))) # (!\id_stage|reg_file|Read_data2~491_combout  & (\id_stage|reg_file|reg_file[21][23]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~491_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][23]~q ),
	.datac(\id_stage|reg_file|reg_file[29][23]~q ),
	.datad(\id_stage|reg_file|Read_data2~491_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~492_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~492 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N31
dffeas \id_stage|reg_file|reg_file[26][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N29
dffeas \id_stage|reg_file|reg_file[30][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N25
dffeas \id_stage|reg_file|reg_file[22][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N27
dffeas \id_stage|reg_file|reg_file[18][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~493 (
// Equation(s):
// \id_stage|reg_file|Read_data2~493_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][23]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][23]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][23]~q ),
	.datac(\id_stage|reg_file|reg_file[18][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~493_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~493 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~494 (
// Equation(s):
// \id_stage|reg_file|Read_data2~494_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~493_combout  & ((\id_stage|reg_file|reg_file[30][23]~q ))) # (!\id_stage|reg_file|Read_data2~493_combout  & (\id_stage|reg_file|reg_file[26][23]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~493_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][23]~q ),
	.datad(\id_stage|reg_file|Read_data2~493_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~494_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~494 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N19
dffeas \id_stage|reg_file|reg_file[24][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N1
dffeas \id_stage|reg_file|reg_file[16][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~495 (
// Equation(s):
// \id_stage|reg_file|Read_data2~495_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][23]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][23]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][23]~q ),
	.datac(\id_stage|reg_file|reg_file[16][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~495_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~495 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N17
dffeas \id_stage|reg_file|reg_file[28][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y21_N11
dffeas \id_stage|reg_file|reg_file[20][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~496 (
// Equation(s):
// \id_stage|reg_file|Read_data2~496_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~495_combout  & (\id_stage|reg_file|reg_file[28][23]~q )) # (!\id_stage|reg_file|Read_data2~495_combout  & ((\id_stage|reg_file|reg_file[20][23]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|Read_data2~495_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|Read_data2~495_combout ),
	.datac(\id_stage|reg_file|reg_file[28][23]~q ),
	.datad(\id_stage|reg_file|reg_file[20][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~496_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~496 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~497 (
// Equation(s):
// \id_stage|reg_file|Read_data2~497_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|Read_data2~494_combout )) # (!\if_id_buffer|ID_rs2_ind 
// [1] & ((\id_stage|reg_file|Read_data2~496_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~494_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|Read_data2~496_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~497_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~497 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data2~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~500 (
// Equation(s):
// \id_stage|reg_file|Read_data2~500_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~497_combout  & (\id_stage|reg_file|Read_data2~499_combout )) # (!\id_stage|reg_file|Read_data2~497_combout  & 
// ((\id_stage|reg_file|Read_data2~492_combout ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~497_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~499_combout ),
	.datac(\id_stage|reg_file|Read_data2~492_combout ),
	.datad(\id_stage|reg_file|Read_data2~497_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~500_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~500 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|reg_file[3][23]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[3][23]~feeder_combout  = \wb_stage|Write_Data_RegFile[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][23]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N31
dffeas \id_stage|reg_file|reg_file[3][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|reg_file[1][23]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[1][23]~feeder_combout  = \wb_stage|Write_Data_RegFile[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][23]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y17_N7
dffeas \id_stage|reg_file|reg_file[1][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N29
dffeas \id_stage|reg_file|reg_file[5][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N27
dffeas \id_stage|reg_file|reg_file[7][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N7
dffeas \id_stage|reg_file|reg_file[6][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N9
dffeas \id_stage|reg_file|reg_file[4][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~501 (
// Equation(s):
// \id_stage|reg_file|Read_data2~501_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][23]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][23]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~501_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~501 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~502 (
// Equation(s):
// \id_stage|reg_file|Read_data2~502_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~501_combout  & ((\id_stage|reg_file|reg_file[7][23]~q ))) # (!\id_stage|reg_file|Read_data2~501_combout  & (\id_stage|reg_file|reg_file[5][23]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~501_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][23]~q ),
	.datac(\id_stage|reg_file|reg_file[7][23]~q ),
	.datad(\id_stage|reg_file|Read_data2~501_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~502_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~502 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~503 (
// Equation(s):
// \id_stage|reg_file|Read_data2~503_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2[13]~17_combout ) # (\id_stage|reg_file|Read_data2~502_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (\id_stage|reg_file|reg_file[1][23]~q  & (!\id_stage|reg_file|Read_data2[13]~17_combout )))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[1][23]~q ),
	.datac(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datad(\id_stage|reg_file|Read_data2~502_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~503_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~503 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data2~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N25
dffeas \id_stage|reg_file|reg_file[2][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~504 (
// Equation(s):
// \id_stage|reg_file|Read_data2~504_combout  = (\id_stage|reg_file|Read_data2~503_combout  & ((\id_stage|reg_file|reg_file[3][23]~q ) # ((!\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2~503_combout  & 
// (((\id_stage|reg_file|Read_data2[13]~17_combout  & \id_stage|reg_file|reg_file[2][23]~q ))))

	.dataa(\id_stage|reg_file|reg_file[3][23]~q ),
	.datab(\id_stage|reg_file|Read_data2~503_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datad(\id_stage|reg_file|reg_file[2][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~504_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~504 .lut_mask = 16'hBC8C;
defparam \id_stage|reg_file|Read_data2~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~505 (
// Equation(s):
// \id_stage|reg_file|Read_data2~505_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout ) # ((\id_stage|reg_file|Read_data2~500_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~504_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datac(\id_stage|reg_file|Read_data2~500_combout ),
	.datad(\id_stage|reg_file|Read_data2~504_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~505_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~505 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data2~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N31
dffeas \id_stage|reg_file|reg_file[15][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N27
dffeas \id_stage|reg_file|reg_file[13][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N19
dffeas \id_stage|reg_file|reg_file[14][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N9
dffeas \id_stage|reg_file|reg_file[12][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~506 (
// Equation(s):
// \id_stage|reg_file|Read_data2~506_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][23]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][23]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[14][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~506_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~506 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~507 (
// Equation(s):
// \id_stage|reg_file|Read_data2~507_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~506_combout  & (\id_stage|reg_file|reg_file[15][23]~q )) # (!\id_stage|reg_file|Read_data2~506_combout  & ((\id_stage|reg_file|reg_file[13][23]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~506_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][23]~q ),
	.datad(\id_stage|reg_file|Read_data2~506_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~507_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~507 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N9
dffeas \id_stage|reg_file|reg_file[11][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N21
dffeas \id_stage|reg_file|reg_file[10][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y17_N13
dffeas \id_stage|reg_file|reg_file[9][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N7
dffeas \id_stage|reg_file|reg_file[8][23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~489 (
// Equation(s):
// \id_stage|reg_file|Read_data2~489_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][23]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][23]~q )))))

	.dataa(\id_stage|reg_file|reg_file[9][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[8][23]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~489_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~489 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~490 (
// Equation(s):
// \id_stage|reg_file|Read_data2~490_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~489_combout  & (\id_stage|reg_file|reg_file[11][23]~q )) # (!\id_stage|reg_file|Read_data2~489_combout  & ((\id_stage|reg_file|reg_file[10][23]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~489_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][23]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][23]~q ),
	.datad(\id_stage|reg_file|Read_data2~489_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~490_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~490 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~508 (
// Equation(s):
// \id_stage|reg_file|Read_data2~508_combout  = (\id_stage|reg_file|Read_data2~505_combout  & (((\id_stage|reg_file|Read_data2~507_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout ))) # (!\id_stage|reg_file|Read_data2~505_combout  & 
// (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~490_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~505_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datac(\id_stage|reg_file|Read_data2~507_combout ),
	.datad(\id_stage|reg_file|Read_data2~490_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~508_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~508 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~509 (
// Equation(s):
// \id_stage|reg_file|Read_data2~509_combout  = (\wb_stage|Write_Data_RegFile[23]~23_combout  & ((\id_stage|reg_file|always2~3_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~508_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[23]~23_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~508_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.datab(\id_stage|reg_file|always2~3_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~508_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~509_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~509 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N27
dffeas \id_stage|reg_file|Read_data2[23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~29 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~29_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|reg_file|Read_data2 [23] & \id_stage|cu|is_oper2_immed~combout ))

	.dataa(\id_stage|reg_file|Read_data2 [23]),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~29 .lut_mask = 16'hF8F8;
defparam \id_ex_buffer1|EX1_forward_to_B~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N9
dffeas \id_ex_buffer1|EX1_forward_to_B[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[23] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[23]~73 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[23]~73_combout  = (\forwarding_stage|alu_oper2|out[0]~1_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [23]) # ((\wb_stage|Write_Data_RegFile[23]~23_combout  & \forwarding_stage|alu_oper2|out[0]~2_combout )))) # 
// (!\forwarding_stage|alu_oper2|out[0]~1_combout  & (\wb_stage|Write_Data_RegFile[23]~23_combout  & (\forwarding_stage|alu_oper2|out[0]~2_combout )))

	.dataa(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datab(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[23]~73 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[23]~74 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[23]~74_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[23]~73_combout ) # ((\ex_stage|Add0~87_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\ex_stage|Add0~87_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[23]~73_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[23]~74_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[23]~74 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper2|out[23]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[23]~75 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[23]~75_combout  = (\forwarding_stage|alu_oper2|out[23]~74_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [23]))

	.dataa(\forwarding_stage|alu_oper2|out~5_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_forward_to_B [23]),
	.datad(\forwarding_stage|alu_oper2|out[23]~74_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[23]~75_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[23]~75 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[23]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N9
dffeas \id_ex_buffer2|EX2_ALU_OPER2[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[23]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[23] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|Add0~71 (
// Equation(s):
// \ex_stage|alu|Add0~71_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [23] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [23]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~71 .lut_mask = 16'h5A5A;
defparam \ex_stage|alu|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N24
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[22]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[22]~feeder_combout  = \ex_stage|Add0~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~86_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[22]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y13_N25
dffeas \ex_mem_buffer|MEM_ALU_OUT[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[22] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N6
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[22]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[22]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[22]~feeder .lut_mask = 16'hF0F0;
defparam \mem_wb_buffer|WB_ALU_OUT[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N7
dffeas \mem_wb_buffer|WB_ALU_OUT[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[22] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][22]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][22]~feeder_combout  = \wb_stage|Write_Data_RegFile[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][22]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N23
dffeas \id_stage|reg_file|reg_file[15][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N17
dffeas \id_stage|reg_file|reg_file[14][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N13
dffeas \id_stage|reg_file|reg_file[12][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y16_N13
dffeas \id_stage|reg_file|reg_file[13][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~485 (
// Equation(s):
// \id_stage|reg_file|Read_data2~485_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[13][22]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][22]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][22]~q ),
	.datad(\id_stage|reg_file|reg_file[13][22]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~485_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~485 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~486 (
// Equation(s):
// \id_stage|reg_file|Read_data2~486_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~485_combout  & (\id_stage|reg_file|reg_file[15][22]~q )) # (!\id_stage|reg_file|Read_data2~485_combout  & ((\id_stage|reg_file|reg_file[14][22]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~485_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][22]~q ),
	.datad(\id_stage|reg_file|Read_data2~485_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~486_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~486 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N25
dffeas \id_stage|reg_file|reg_file[21][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N23
dffeas \id_stage|reg_file|reg_file[29][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N29
dffeas \id_stage|reg_file|reg_file[25][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N7
dffeas \id_stage|reg_file|reg_file[17][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~470 (
// Equation(s):
// \id_stage|reg_file|Read_data2~470_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][22]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][22]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][22]~q ),
	.datac(\id_stage|reg_file|reg_file[17][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~470_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~470 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~471 (
// Equation(s):
// \id_stage|reg_file|Read_data2~471_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~470_combout  & ((\id_stage|reg_file|reg_file[29][22]~q ))) # (!\id_stage|reg_file|Read_data2~470_combout  & (\id_stage|reg_file|reg_file[21][22]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~470_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][22]~q ),
	.datac(\id_stage|reg_file|reg_file[29][22]~q ),
	.datad(\id_stage|reg_file|Read_data2~470_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~471_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~471 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N5
dffeas \id_stage|reg_file|reg_file[20][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N27
dffeas \id_stage|reg_file|reg_file[28][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N27
dffeas \id_stage|reg_file|reg_file[24][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N13
dffeas \id_stage|reg_file|reg_file[16][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~472 (
// Equation(s):
// \id_stage|reg_file|Read_data2~472_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][22]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][22]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~472_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~472 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~473 (
// Equation(s):
// \id_stage|reg_file|Read_data2~473_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~472_combout  & ((\id_stage|reg_file|reg_file[28][22]~q ))) # (!\id_stage|reg_file|Read_data2~472_combout  & (\id_stage|reg_file|reg_file[20][22]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~472_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][22]~q ),
	.datad(\id_stage|reg_file|Read_data2~472_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~473_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~473 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~474 (
// Equation(s):
// \id_stage|reg_file|Read_data2~474_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|Read_data2~471_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|Read_data2~473_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~471_combout ),
	.datad(\id_stage|reg_file|Read_data2~473_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~474_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~474 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data2~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N11
dffeas \id_stage|reg_file|reg_file[30][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N1
dffeas \id_stage|reg_file|reg_file[26][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N21
dffeas \id_stage|reg_file|reg_file[22][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N3
dffeas \id_stage|reg_file|reg_file[18][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~468 (
// Equation(s):
// \id_stage|reg_file|Read_data2~468_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][22]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][22]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~468_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~468 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~469 (
// Equation(s):
// \id_stage|reg_file|Read_data2~469_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~468_combout  & (\id_stage|reg_file|reg_file[30][22]~q )) # (!\id_stage|reg_file|Read_data2~468_combout  & ((\id_stage|reg_file|reg_file[26][22]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~468_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][22]~q ),
	.datad(\id_stage|reg_file|Read_data2~468_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~469_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~469 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N5
dffeas \id_stage|reg_file|reg_file[27][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N11
dffeas \id_stage|reg_file|reg_file[31][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N13
dffeas \id_stage|reg_file|reg_file[23][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N23
dffeas \id_stage|reg_file|reg_file[19][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~475 (
// Equation(s):
// \id_stage|reg_file|Read_data2~475_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][22]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][22]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~475_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~475 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~476 (
// Equation(s):
// \id_stage|reg_file|Read_data2~476_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~475_combout  & ((\id_stage|reg_file|reg_file[31][22]~q ))) # (!\id_stage|reg_file|Read_data2~475_combout  & (\id_stage|reg_file|reg_file[27][22]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~475_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][22]~q ),
	.datac(\id_stage|reg_file|reg_file[31][22]~q ),
	.datad(\id_stage|reg_file|Read_data2~475_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~476_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~476 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~477 (
// Equation(s):
// \id_stage|reg_file|Read_data2~477_combout  = (\id_stage|reg_file|Read_data2~474_combout  & (((\id_stage|reg_file|Read_data2~476_combout ) # (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~474_combout  & 
// (\id_stage|reg_file|Read_data2~469_combout  & (\if_id_buffer|ID_rs2_ind [1])))

	.dataa(\id_stage|reg_file|Read_data2~474_combout ),
	.datab(\id_stage|reg_file|Read_data2~469_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|Read_data2~476_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~477_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~477 .lut_mask = 16'hEA4A;
defparam \id_stage|reg_file|Read_data2~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N11
dffeas \id_stage|reg_file|reg_file[9][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N15
dffeas \id_stage|reg_file|reg_file[10][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N21
dffeas \id_stage|reg_file|reg_file[8][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~478 (
// Equation(s):
// \id_stage|reg_file|Read_data2~478_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][22]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][22]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][22]~q ),
	.datac(\id_stage|reg_file|reg_file[8][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~478_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~478 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N19
dffeas \id_stage|reg_file|reg_file[11][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~479 (
// Equation(s):
// \id_stage|reg_file|Read_data2~479_combout  = (\id_stage|reg_file|Read_data2~478_combout  & (((\id_stage|reg_file|reg_file[11][22]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~478_combout  & 
// (\id_stage|reg_file|reg_file[9][22]~q  & ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[9][22]~q ),
	.datab(\id_stage|reg_file|Read_data2~478_combout ),
	.datac(\id_stage|reg_file|reg_file[11][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~479_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~479 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N7
dffeas \id_stage|reg_file|reg_file[1][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N31
dffeas \id_stage|reg_file|reg_file[2][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~482 (
// Equation(s):
// \id_stage|reg_file|Read_data2~482_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2[13]~17_combout )) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][22]~q ))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|reg_file[1][22]~q ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][22]~q ),
	.datad(\id_stage|reg_file|reg_file[2][22]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~482_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~482 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N29
dffeas \id_stage|reg_file|reg_file[3][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N17
dffeas \id_stage|reg_file|reg_file[6][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y18_N25
dffeas \id_stage|reg_file|reg_file[7][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|reg_file[5][22]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[5][22]~feeder_combout  = \wb_stage|Write_Data_RegFile[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[5][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][22]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[5][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y15_N29
dffeas \id_stage|reg_file|reg_file[5][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N15
dffeas \id_stage|reg_file|reg_file[4][22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~480 (
// Equation(s):
// \id_stage|reg_file|Read_data2~480_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][22]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[4][22]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][22]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][22]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~480_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~480 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~481 (
// Equation(s):
// \id_stage|reg_file|Read_data2~481_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~480_combout  & ((\id_stage|reg_file|reg_file[7][22]~q ))) # (!\id_stage|reg_file|Read_data2~480_combout  & (\id_stage|reg_file|reg_file[6][22]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~480_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][22]~q ),
	.datac(\id_stage|reg_file|reg_file[7][22]~q ),
	.datad(\id_stage|reg_file|Read_data2~480_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~481_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~481 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~483 (
// Equation(s):
// \id_stage|reg_file|Read_data2~483_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~482_combout  & (\id_stage|reg_file|reg_file[3][22]~q )) # (!\id_stage|reg_file|Read_data2~482_combout  & 
// ((\id_stage|reg_file|Read_data2~481_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2~482_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~482_combout ),
	.datac(\id_stage|reg_file|reg_file[3][22]~q ),
	.datad(\id_stage|reg_file|Read_data2~481_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~483_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~483 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~484 (
// Equation(s):
// \id_stage|reg_file|Read_data2~484_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout ) # ((\id_stage|reg_file|Read_data2~479_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~483_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~479_combout ),
	.datad(\id_stage|reg_file|Read_data2~483_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~484_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~484 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data2~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~487 (
// Equation(s):
// \id_stage|reg_file|Read_data2~487_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~484_combout  & (\id_stage|reg_file|Read_data2~486_combout )) # (!\id_stage|reg_file|Read_data2~484_combout  & 
// ((\id_stage|reg_file|Read_data2~477_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~484_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~486_combout ),
	.datab(\id_stage|reg_file|Read_data2~477_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datad(\id_stage|reg_file|Read_data2~484_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~487_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~487 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data2~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~488 (
// Equation(s):
// \id_stage|reg_file|Read_data2~488_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[22]~22_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~487_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~487_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~487_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~488_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~488 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N31
dffeas \id_stage|reg_file|Read_data2[22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~22 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~22_combout  = (\id_stage|reg_file|Read_data2 [22] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|reg_file|Read_data2 [22]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~22 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_rs2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N19
dffeas \id_ex_buffer1|EX1_rs2[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[22] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N8
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[22]~71 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[22]~71_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[22]~22_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [22]) # ((\wb_stage|Write_Data_RegFile[22]~22_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\FB|alu_selB~0_combout ),
	.datab(\id_ex_buffer1|EX1_rs2 [22]),
	.datac(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[22]~71_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[22]~71 .lut_mask = 16'hF4E4;
defparam \forwarding_stage|store_rs2_mux|out[22]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N2
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[22]~70 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[22]~70_combout  = (\ex_stage|Add0~86_combout  & ((\idhaz2~3_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [22] & \forwarding_stage|store_rs2_mux|out~100_combout )))) # (!\ex_stage|Add0~86_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [22] & ((\forwarding_stage|store_rs2_mux|out~100_combout ))))

	.dataa(\ex_stage|Add0~86_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[22]~70_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[22]~70 .lut_mask = 16'hECA0;
defparam \forwarding_stage|store_rs2_mux|out[22]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N0
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[22]~72 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[22]~72_combout  = (\forwarding_stage|store_rs2_mux|out[22]~70_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[22]~71_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[22]~71_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[22]~70_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[22]~72_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[22]~72 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|store_rs2_mux|out[22]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y13_N1
dffeas \id_ex_buffer2|EX2_rs2_out[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[22]~72_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[22] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y16_N24
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[22]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[22]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [22]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[22]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y16_N25
dffeas \ex_mem_buffer|MEM_rs2[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[22] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~23 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~23_combout  = (\id_stage|reg_file|Read_data2 [23] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data2 [23]),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~23 .lut_mask = 16'h080A;
defparam \id_ex_buffer1|EX1_rs2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N17
dffeas \id_ex_buffer1|EX1_rs2[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[23] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N2
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[23]~74 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[23]~74_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[23]~23_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [23]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[23]~23_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.datac(\FB|alu_selB~0_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [23]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[23]~74_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[23]~74 .lut_mask = 16'hCFC8;
defparam \forwarding_stage|store_rs2_mux|out[23]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N10
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[23]~73 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[23]~73_combout  = (\forwarding_stage|store_rs2_mux|out~100_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [23]) # ((\ex_stage|Add0~87_combout  & \idhaz2~3_combout )))) # (!\forwarding_stage|store_rs2_mux|out~100_combout  & 
// (\ex_stage|Add0~87_combout  & (\idhaz2~3_combout )))

	.dataa(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datab(\ex_stage|Add0~87_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[23]~73 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N26
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[23]~75 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[23]~75_combout  = (\forwarding_stage|store_rs2_mux|out[23]~73_combout ) # ((\forwarding_stage|store_rs2_mux|out[23]~74_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(\forwarding_stage|store_rs2_mux|out[23]~74_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper2|out~0_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[23]~73_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[23]~75_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[23]~75 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|store_rs2_mux|out[23]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y13_N27
dffeas \id_ex_buffer2|EX2_rs2_out[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[23]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[23] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N8
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[23]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[23]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_rs2_out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[23]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_rs2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y13_N9
dffeas \ex_mem_buffer|MEM_rs2[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[23] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [23],\ex_mem_buffer|MEM_rs2 [22]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N22
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[22]~22 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[22]~22_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [22]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [22]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_ALU_OUT [22]),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [22]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[22]~22 .lut_mask = 16'hFC0C;
defparam \wb_stage|Write_Data_RegFile[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[22]~70 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[22]~70_combout  = (\wb_stage|Write_Data_RegFile[22]~22_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [22])))) # 
// (!\wb_stage|Write_Data_RegFile[22]~22_combout  & (((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [22]))))

	.dataa(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[22]~70_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[22]~70 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[22]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[22]~71 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[22]~71_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[22]~70_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~86_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\forwarding_stage|alu_oper2|out[22]~70_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\ex_stage|Add0~86_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[22]~71_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[22]~71 .lut_mask = 16'h5444;
defparam \forwarding_stage|alu_oper2|out[22]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~28 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~28_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|reg_file|Read_data2 [22] & \id_stage|cu|is_oper2_immed~combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datab(\id_stage|reg_file|Read_data2 [22]),
	.datac(\id_stage|cu|is_oper2_immed~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~28 .lut_mask = 16'hEAEA;
defparam \id_ex_buffer1|EX1_forward_to_B~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N31
dffeas \id_ex_buffer1|EX1_forward_to_B[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[22] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[22]~72 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[22]~72_combout  = (\forwarding_stage|alu_oper2|out[22]~71_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [22] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(\forwarding_stage|alu_oper2|out[22]~71_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_forward_to_B [22]),
	.datad(\forwarding_stage|alu_oper2|out~5_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[22]~72_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[22]~72 .lut_mask = 16'hFAAA;
defparam \forwarding_stage|alu_oper2|out[22]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y13_N21
dffeas \id_ex_buffer2|EX2_ALU_OPER2[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[22]~72_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[22] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~68 (
// Equation(s):
// \ex_stage|alu|Add0~68_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [22]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~68 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N28
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~28 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~28_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[21]~83_combout ) # ((\ex_stage|Add0~85_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\ex_stage|Add0~85_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[21]~83_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~28 .lut_mask = 16'h5540;
defparam \id_ex_buffer2|EX2_ALU_OPER1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N29
dffeas \id_ex_buffer2|EX2_ALU_OPER1[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[21] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~27 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~27_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [21]))

	.dataa(gnd),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datad(\id_stage|reg_file|Read_data2 [21]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~27 .lut_mask = 16'hFCF0;
defparam \id_ex_buffer1|EX1_forward_to_B~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N21
dffeas \id_ex_buffer1|EX1_forward_to_B[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[21] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y12_N21
dffeas \ex_mem_buffer|MEM_ALU_OUT[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[21] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[21]~67 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[21]~67_combout  = (\wb_stage|Write_Data_RegFile[21]~21_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [21] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[21]~21_combout  & (\ex_mem_buffer|MEM_ALU_OUT [21] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.datac(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[21]~67 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[21]~68 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[21]~68_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[21]~67_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~85_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\forwarding_stage|alu_oper2|out[21]~67_combout ),
	.datad(\ex_stage|Add0~85_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[21]~68_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[21]~68 .lut_mask = 16'h3230;
defparam \forwarding_stage|alu_oper2|out[21]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[21]~69 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[21]~69_combout  = (\forwarding_stage|alu_oper2|out[21]~68_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [21] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_forward_to_B [21]),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[21]~68_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[21]~69_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[21]~69 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[21]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N11
dffeas \id_ex_buffer2|EX2_ALU_OPER2[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[21]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[21] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~65 (
// Equation(s):
// \ex_stage|alu|Add0~65_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [21])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [21]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~65 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N0
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~26 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~26_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [20]))

	.dataa(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datab(gnd),
	.datac(\id_stage|cu|is_oper2_immed~combout ),
	.datad(\id_stage|reg_file|Read_data2 [20]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~26 .lut_mask = 16'hFAAA;
defparam \id_ex_buffer1|EX1_forward_to_B~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N1
dffeas \id_ex_buffer1|EX1_forward_to_B[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[20] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y8_N15
dffeas \ex_mem_buffer|MEM_ALU_OUT[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_stage|Add0~84_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[20] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[20]~64 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[20]~64_combout  = (\forwarding_stage|alu_oper2|out[0]~1_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [20]) # ((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[20]~20_combout )))) # 
// (!\forwarding_stage|alu_oper2|out[0]~1_combout  & (\forwarding_stage|alu_oper2|out[0]~2_combout  & (\wb_stage|Write_Data_RegFile[20]~20_combout )))

	.dataa(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[20]~64_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[20]~64 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[20]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[20]~65 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[20]~65_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[20]~64_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~84_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\forwarding_stage|alu_oper2|out[20]~64_combout ),
	.datad(\ex_stage|Add0~84_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[20]~65_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[20]~65 .lut_mask = 16'h3230;
defparam \forwarding_stage|alu_oper2|out[20]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[20]~66 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[20]~66_combout  = (\forwarding_stage|alu_oper2|out[20]~65_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [20] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_forward_to_B [20]),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[20]~65_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[20]~66 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER2[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[20]~66_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[20] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|Mux22~0 (
// Equation(s):
// \ex_stage|alu|Mux22~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [20] & ((\id_ex_buffer2|EX2_ALU_OPER2 [20]) # (\ex_stage|alu_oper|ALU_OP [0]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [20] & (\id_ex_buffer2|EX2_ALU_OPER2 [20] & \ex_stage|alu_oper|ALU_OP [0]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [20]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~0 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Mux10~7 (
// Equation(s):
// \ex_stage|alu|Mux10~7_combout  = (\ex_stage|alu_oper|ALU_OP [2] & ((\ex_stage|alu_oper|ALU_OP [1]) # (\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~7 .lut_mask = 16'hFC00;
defparam \ex_stage|alu|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|Mux22~4 (
// Equation(s):
// \ex_stage|alu|Mux22~4_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [20] & (!\id_ex_buffer2|EX2_ALU_OPER2 [20] & !\ex_stage|alu|Mux10~7_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [20] & (\id_ex_buffer2|EX2_ALU_OPER2 [20] $ 
// (\ex_stage|alu|Mux10~7_combout ))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [20]),
	.datad(\ex_stage|alu|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~4 .lut_mask = 16'h5728;
defparam \ex_stage|alu|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|Add0~62 (
// Equation(s):
// \ex_stage|alu|Add0~62_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [20] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [20]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~62 .lut_mask = 16'h3C3C;
defparam \ex_stage|alu|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N4
cycloneive_lcell_comb \if_stage|Add0~34 (
// Equation(s):
// \if_stage|Add0~34_combout  = (\if_stage|pc_reg|DataOut [18] & ((\if_stage|Add0~33 ) # (GND))) # (!\if_stage|pc_reg|DataOut [18] & (!\if_stage|Add0~33 ))
// \if_stage|Add0~35  = CARRY((\if_stage|pc_reg|DataOut [18]) # (!\if_stage|Add0~33 ))

	.dataa(\if_stage|pc_reg|DataOut [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~33 ),
	.combout(\if_stage|Add0~34_combout ),
	.cout(\if_stage|Add0~35 ));
// synopsys translate_off
defparam \if_stage|Add0~34 .lut_mask = 16'hA5AF;
defparam \if_stage|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N6
cycloneive_lcell_comb \if_stage|Add0~36 (
// Equation(s):
// \if_stage|Add0~36_combout  = (\if_stage|pc_reg|DataOut [19] & (!\if_stage|Add0~35  & VCC)) # (!\if_stage|pc_reg|DataOut [19] & (\if_stage|Add0~35  $ (GND)))
// \if_stage|Add0~37  = CARRY((!\if_stage|pc_reg|DataOut [19] & !\if_stage|Add0~35 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~35 ),
	.combout(\if_stage|Add0~36_combout ),
	.cout(\if_stage|Add0~37 ));
// synopsys translate_off
defparam \if_stage|Add0~36 .lut_mask = 16'h3C03;
defparam \if_stage|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out~120 (
// Equation(s):
// \if_stage|pc_src_mux|out~120_combout  = (!\ex_stage|Wrong_prediction~0_combout  & (!\id_stage|BR|Equal0~3_combout  & (\if_stage|Add0~36_combout  & \if_stage|pc_src_mux|out~46_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|BR|Equal0~3_combout ),
	.datac(\if_stage|Add0~36_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~120_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~120 .lut_mask = 16'h1000;
defparam \if_stage|pc_src_mux|out~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y11_N15
dffeas \ex_mem_buffer|MEM_ALU_OUT[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~83_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[19] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N24
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[19]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[19]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[19]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y11_N25
dffeas \mem_wb_buffer|WB_ALU_OUT[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[19] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~19 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~19_combout  = (\id_stage|reg_file|Read_data2 [19] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data2 [19]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~19 .lut_mask = 16'h080C;
defparam \id_ex_buffer1|EX1_rs2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N17
dffeas \id_ex_buffer1|EX1_rs2[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[19] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[19]~62 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[19]~62_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[19]~19_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [19]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[19]~19_combout ))))

	.dataa(\FB|alu_selB~0_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [19]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[19]~62_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[19]~62 .lut_mask = 16'hF5E0;
defparam \forwarding_stage|store_rs2_mux|out[19]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N0
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[19]~61 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[19]~61_combout  = (\ex_mem_buffer|MEM_ALU_OUT [19] & ((\forwarding_stage|store_rs2_mux|out~100_combout ) # ((\ex_stage|Add0~83_combout  & \idhaz2~3_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [19] & 
// (\ex_stage|Add0~83_combout  & ((\idhaz2~3_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.datab(\ex_stage|Add0~83_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[19]~61 .lut_mask = 16'hECA0;
defparam \forwarding_stage|store_rs2_mux|out[19]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N28
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[19]~63 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[19]~63_combout  = (\forwarding_stage|store_rs2_mux|out[19]~61_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[19]~62_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out~0_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[19]~62_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[19]~61_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[19]~63_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[19]~63 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|store_rs2_mux|out[19]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N29
dffeas \id_ex_buffer2|EX2_rs2_out[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[19]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[19] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N24
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[19]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[19]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [19]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[19]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N25
dffeas \ex_mem_buffer|MEM_rs2[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[19] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[19] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [19],\ex_mem_buffer|MEM_rs2 [18]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[18]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[18]~feeder_combout  = \ex_stage|Add0~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~82_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[18]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N29
dffeas \ex_mem_buffer|MEM_ALU_OUT[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[18] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N10
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[18]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[18]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[18]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N11
dffeas \mem_wb_buffer|WB_ALU_OUT[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[18] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N24
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[18]~18 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[18]~18_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [18])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [18])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [18]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_ALU_OUT [18]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[18]~18 .lut_mask = 16'hAFA0;
defparam \wb_stage|Write_Data_RegFile[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N1
dffeas \id_stage|reg_file|reg_file[9][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N3
dffeas \id_stage|reg_file|reg_file[11][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N29
dffeas \id_stage|reg_file|reg_file[10][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N21
dffeas \id_stage|reg_file|reg_file[8][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~394 (
// Equation(s):
// \id_stage|reg_file|Read_data2~394_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][18]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][18]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][18]~q ),
	.datac(\id_stage|reg_file|reg_file[8][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~394_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~394 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~395 (
// Equation(s):
// \id_stage|reg_file|Read_data2~395_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~394_combout  & ((\id_stage|reg_file|reg_file[11][18]~q ))) # (!\id_stage|reg_file|Read_data2~394_combout  & (\id_stage|reg_file|reg_file[9][18]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~394_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][18]~q ),
	.datac(\id_stage|reg_file|reg_file[11][18]~q ),
	.datad(\id_stage|reg_file|Read_data2~394_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~395_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~395 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N19
dffeas \id_stage|reg_file|reg_file[2][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N9
dffeas \id_stage|reg_file|reg_file[1][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~398 (
// Equation(s):
// \id_stage|reg_file|Read_data2~398_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][18]~q )) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[1][18]~q )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][18]~q ),
	.datac(\id_stage|reg_file|reg_file[1][18]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~398_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~398 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N7
dffeas \id_stage|reg_file|reg_file[3][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N1
dffeas \id_stage|reg_file|reg_file[5][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N21
dffeas \id_stage|reg_file|reg_file[4][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~396 (
// Equation(s):
// \id_stage|reg_file|Read_data2~396_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][18]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[4][18]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~396_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~396 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y19_N19
dffeas \id_stage|reg_file|reg_file[7][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N19
dffeas \id_stage|reg_file|reg_file[6][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~397 (
// Equation(s):
// \id_stage|reg_file|Read_data2~397_combout  = (\id_stage|reg_file|Read_data2~396_combout  & (((\id_stage|reg_file|reg_file[7][18]~q )) # (!\if_id_buffer|ID_rs2_ind [1]))) # (!\id_stage|reg_file|Read_data2~396_combout  & (\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[6][18]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~396_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][18]~q ),
	.datad(\id_stage|reg_file|reg_file[6][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~397_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~397 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~399 (
// Equation(s):
// \id_stage|reg_file|Read_data2~399_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~398_combout  & (\id_stage|reg_file|reg_file[3][18]~q )) # (!\id_stage|reg_file|Read_data2~398_combout  & 
// ((\id_stage|reg_file|Read_data2~397_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2~398_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~398_combout ),
	.datac(\id_stage|reg_file|reg_file[3][18]~q ),
	.datad(\id_stage|reg_file|Read_data2~397_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~399_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~399 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~400 (
// Equation(s):
// \id_stage|reg_file|Read_data2~400_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout ) # ((\id_stage|reg_file|Read_data2~395_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~399_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~395_combout ),
	.datad(\id_stage|reg_file|Read_data2~399_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~400_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~400 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data2~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N1
dffeas \id_stage|reg_file|reg_file[22][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N23
dffeas \id_stage|reg_file|reg_file[18][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~384 (
// Equation(s):
// \id_stage|reg_file|Read_data2~384_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][18]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][18]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~384_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~384 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N17
dffeas \id_stage|reg_file|reg_file[26][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N11
dffeas \id_stage|reg_file|reg_file[30][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~385 (
// Equation(s):
// \id_stage|reg_file|Read_data2~385_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~384_combout  & ((\id_stage|reg_file|reg_file[30][18]~q ))) # (!\id_stage|reg_file|Read_data2~384_combout  & (\id_stage|reg_file|reg_file[26][18]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|Read_data2~384_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|Read_data2~384_combout ),
	.datac(\id_stage|reg_file|reg_file[26][18]~q ),
	.datad(\id_stage|reg_file|reg_file[30][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~385_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~385 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data2~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N9
dffeas \id_stage|reg_file|reg_file[27][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N19
dffeas \id_stage|reg_file|reg_file[31][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N5
dffeas \id_stage|reg_file|reg_file[23][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N19
dffeas \id_stage|reg_file|reg_file[19][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~391 (
// Equation(s):
// \id_stage|reg_file|Read_data2~391_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][18]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][18]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~391_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~391 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~392 (
// Equation(s):
// \id_stage|reg_file|Read_data2~392_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~391_combout  & ((\id_stage|reg_file|reg_file[31][18]~q ))) # (!\id_stage|reg_file|Read_data2~391_combout  & (\id_stage|reg_file|reg_file[27][18]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~391_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][18]~q ),
	.datad(\id_stage|reg_file|Read_data2~391_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~392_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~392 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N1
dffeas \id_stage|reg_file|reg_file[20][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y18_N15
dffeas \id_stage|reg_file|reg_file[28][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N14
cycloneive_lcell_comb \id_stage|reg_file|reg_file[16][18]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[16][18]~feeder_combout  = \wb_stage|Write_Data_RegFile[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[16][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][18]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[16][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N15
dffeas \id_stage|reg_file|reg_file[16][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[16][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N21
dffeas \id_stage|reg_file|reg_file[24][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~388 (
// Equation(s):
// \id_stage|reg_file|Read_data2~388_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][18]~q ))) # (!\if_id_buffer|ID_rs2_ind 
// [3] & (\id_stage|reg_file|reg_file[16][18]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][18]~q ),
	.datab(\id_stage|reg_file|reg_file[24][18]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~388_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~388 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|Read_data2~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~389 (
// Equation(s):
// \id_stage|reg_file|Read_data2~389_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~388_combout  & ((\id_stage|reg_file|reg_file[28][18]~q ))) # (!\id_stage|reg_file|Read_data2~388_combout  & (\id_stage|reg_file|reg_file[20][18]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~388_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][18]~q ),
	.datac(\id_stage|reg_file|reg_file[28][18]~q ),
	.datad(\id_stage|reg_file|Read_data2~388_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~389_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~389 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N1
dffeas \id_stage|reg_file|reg_file[21][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N7
dffeas \id_stage|reg_file|reg_file[29][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N9
dffeas \id_stage|reg_file|reg_file[25][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N19
dffeas \id_stage|reg_file|reg_file[17][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~386 (
// Equation(s):
// \id_stage|reg_file|Read_data2~386_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][18]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][18]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][18]~q ),
	.datac(\id_stage|reg_file|reg_file[17][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~386_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~386 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~387 (
// Equation(s):
// \id_stage|reg_file|Read_data2~387_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~386_combout  & ((\id_stage|reg_file|reg_file[29][18]~q ))) # (!\id_stage|reg_file|Read_data2~386_combout  & (\id_stage|reg_file|reg_file[21][18]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~386_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][18]~q ),
	.datac(\id_stage|reg_file|reg_file[29][18]~q ),
	.datad(\id_stage|reg_file|Read_data2~386_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~387_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~387 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~390 (
// Equation(s):
// \id_stage|reg_file|Read_data2~390_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~387_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|Read_data2~389_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~389_combout ),
	.datad(\id_stage|reg_file|Read_data2~387_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~390_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~390 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~393 (
// Equation(s):
// \id_stage|reg_file|Read_data2~393_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~390_combout  & ((\id_stage|reg_file|Read_data2~392_combout ))) # (!\id_stage|reg_file|Read_data2~390_combout  & 
// (\id_stage|reg_file|Read_data2~385_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~390_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~385_combout ),
	.datac(\id_stage|reg_file|Read_data2~392_combout ),
	.datad(\id_stage|reg_file|Read_data2~390_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~393_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~393 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][18]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][18]~feeder_combout  = \wb_stage|Write_Data_RegFile[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][18]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N1
dffeas \id_stage|reg_file|reg_file[15][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y15_N1
dffeas \id_stage|reg_file|reg_file[14][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|reg_file[13][18]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[13][18]~feeder_combout  = \wb_stage|Write_Data_RegFile[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[13][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][18]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[13][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N29
dffeas \id_stage|reg_file|reg_file[13][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N27
dffeas \id_stage|reg_file|reg_file[12][18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~401 (
// Equation(s):
// \id_stage|reg_file|Read_data2~401_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][18]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[12][18]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[13][18]~q ),
	.datac(\id_stage|reg_file|reg_file[12][18]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~401_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~401 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~402 (
// Equation(s):
// \id_stage|reg_file|Read_data2~402_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~401_combout  & (\id_stage|reg_file|reg_file[15][18]~q )) # (!\id_stage|reg_file|Read_data2~401_combout  & ((\id_stage|reg_file|reg_file[14][18]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~401_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][18]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][18]~q ),
	.datad(\id_stage|reg_file|Read_data2~401_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~402_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~402 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~403 (
// Equation(s):
// \id_stage|reg_file|Read_data2~403_combout  = (\id_stage|reg_file|Read_data2~400_combout  & (((\id_stage|reg_file|Read_data2~402_combout )) # (!\id_stage|reg_file|Read_data2[13]~10_combout ))) # (!\id_stage|reg_file|Read_data2~400_combout  & 
// (\id_stage|reg_file|Read_data2[13]~10_combout  & (\id_stage|reg_file|Read_data2~393_combout )))

	.dataa(\id_stage|reg_file|Read_data2~400_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~393_combout ),
	.datad(\id_stage|reg_file|Read_data2~402_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~403_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~403 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data2~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~404 (
// Equation(s):
// \id_stage|reg_file|Read_data2~404_combout  = (\id_stage|reg_file|Read_data2~25_combout  & (\id_stage|reg_file|always2~3_combout  & (\wb_stage|Write_Data_RegFile[18]~18_combout ))) # (!\id_stage|reg_file|Read_data2~25_combout  & 
// ((\id_stage|reg_file|Read_data2~403_combout ) # ((\id_stage|reg_file|always2~3_combout  & \wb_stage|Write_Data_RegFile[18]~18_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~25_combout ),
	.datab(\id_stage|reg_file|always2~3_combout ),
	.datac(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.datad(\id_stage|reg_file|Read_data2~403_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~404_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~404 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data2~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y15_N19
dffeas \id_stage|reg_file|Read_data2[18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~18 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~18_combout  = (\id_stage|reg_file|Read_data2 [18] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data2 [18]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~18 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N25
dffeas \id_ex_buffer1|EX1_rs2[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[18] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[18]~59 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[18]~59_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[18]~18_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [18]) # ((\wb_stage|Write_Data_RegFile[18]~18_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.datab(\id_ex_buffer1|EX1_rs2 [18]),
	.datac(\idhaz2~3_combout ),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[18]~59 .lut_mask = 16'hAAEC;
defparam \forwarding_stage|store_rs2_mux|out[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N2
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[18]~58 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[18]~58_combout  = (\ex_stage|Add0~82_combout  & ((\idhaz2~3_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [18] & \forwarding_stage|store_rs2_mux|out~100_combout )))) # (!\ex_stage|Add0~82_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [18] & ((\forwarding_stage|store_rs2_mux|out~100_combout ))))

	.dataa(\ex_stage|Add0~82_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[18]~58 .lut_mask = 16'hECA0;
defparam \forwarding_stage|store_rs2_mux|out[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N14
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[18]~60 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[18]~60_combout  = (\forwarding_stage|store_rs2_mux|out[18]~58_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[18]~59_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out~0_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[18]~59_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[18]~58_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[18]~60_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[18]~60 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|store_rs2_mux|out[18]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N15
dffeas \id_ex_buffer2|EX2_rs2_out[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[18]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[18] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N4
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[18]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[18]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_rs2_out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[18]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_rs2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N5
dffeas \ex_mem_buffer|MEM_rs2[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[18] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N26
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[19]~19 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[19]~19_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [19]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [19]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [19]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_Data_mem_out [19]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[19]~19 .lut_mask = 16'hF0AA;
defparam \wb_stage|Write_Data_RegFile[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y17_N3
dffeas \id_stage|reg_file|reg_file[11][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N7
dffeas \id_stage|reg_file|reg_file[10][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y17_N17
dffeas \id_stage|reg_file|reg_file[9][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N17
dffeas \id_stage|reg_file|reg_file[8][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~405 (
// Equation(s):
// \id_stage|reg_file|Read_data2~405_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][19]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][19]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][19]~q ),
	.datac(\id_stage|reg_file|reg_file[8][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~405_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~405 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~406 (
// Equation(s):
// \id_stage|reg_file|Read_data2~406_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~405_combout  & (\id_stage|reg_file|reg_file[11][19]~q )) # (!\id_stage|reg_file|Read_data2~405_combout  & ((\id_stage|reg_file|reg_file[10][19]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~405_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][19]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][19]~q ),
	.datad(\id_stage|reg_file|Read_data2~405_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~406_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~406 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N27
dffeas \id_stage|reg_file|reg_file[15][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N31
dffeas \id_stage|reg_file|reg_file[13][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N31
dffeas \id_stage|reg_file|reg_file[14][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N3
dffeas \id_stage|reg_file|reg_file[12][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~422 (
// Equation(s):
// \id_stage|reg_file|Read_data2~422_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][19]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][19]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][19]~q ),
	.datac(\id_stage|reg_file|reg_file[12][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~422_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~422 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~423 (
// Equation(s):
// \id_stage|reg_file|Read_data2~423_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~422_combout  & (\id_stage|reg_file|reg_file[15][19]~q )) # (!\id_stage|reg_file|Read_data2~422_combout  & ((\id_stage|reg_file|reg_file[13][19]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~422_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][19]~q ),
	.datac(\id_stage|reg_file|reg_file[13][19]~q ),
	.datad(\id_stage|reg_file|Read_data2~422_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~423_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~423 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N9
dffeas \id_stage|reg_file|reg_file[21][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N11
dffeas \id_stage|reg_file|reg_file[29][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N1
dffeas \id_stage|reg_file|reg_file[25][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N15
dffeas \id_stage|reg_file|reg_file[17][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~407 (
// Equation(s):
// \id_stage|reg_file|Read_data2~407_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][19]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][19]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][19]~q ),
	.datac(\id_stage|reg_file|reg_file[17][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~407_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~407 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~408 (
// Equation(s):
// \id_stage|reg_file|Read_data2~408_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~407_combout  & ((\id_stage|reg_file|reg_file[29][19]~q ))) # (!\id_stage|reg_file|Read_data2~407_combout  & (\id_stage|reg_file|reg_file[21][19]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~407_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][19]~q ),
	.datac(\id_stage|reg_file|reg_file[29][19]~q ),
	.datad(\id_stage|reg_file|Read_data2~407_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~408_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~408 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N6
cycloneive_lcell_comb \id_stage|reg_file|reg_file[20][19]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[20][19]~feeder_combout  = \wb_stage|Write_Data_RegFile[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[20][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][19]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[20][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y14_N7
dffeas \id_stage|reg_file|reg_file[20][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N13
dffeas \id_stage|reg_file|reg_file[28][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N29
dffeas \id_stage|reg_file|reg_file[24][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N31
dffeas \id_stage|reg_file|reg_file[16][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~411 (
// Equation(s):
// \id_stage|reg_file|Read_data2~411_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][19]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][19]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][19]~q ),
	.datac(\id_stage|reg_file|reg_file[16][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~411_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~411 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~412 (
// Equation(s):
// \id_stage|reg_file|Read_data2~412_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~411_combout  & ((\id_stage|reg_file|reg_file[28][19]~q ))) # (!\id_stage|reg_file|Read_data2~411_combout  & (\id_stage|reg_file|reg_file[20][19]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~411_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][19]~q ),
	.datab(\id_stage|reg_file|reg_file[28][19]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\id_stage|reg_file|Read_data2~411_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~412_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~412 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data2~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N29
dffeas \id_stage|reg_file|reg_file[26][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N23
dffeas \id_stage|reg_file|reg_file[30][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N29
dffeas \id_stage|reg_file|reg_file[22][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N19
dffeas \id_stage|reg_file|reg_file[18][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~409 (
// Equation(s):
// \id_stage|reg_file|Read_data2~409_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][19]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][19]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][19]~q ),
	.datac(\id_stage|reg_file|reg_file[18][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~409_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~409 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~410 (
// Equation(s):
// \id_stage|reg_file|Read_data2~410_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~409_combout  & ((\id_stage|reg_file|reg_file[30][19]~q ))) # (!\id_stage|reg_file|Read_data2~409_combout  & (\id_stage|reg_file|reg_file[26][19]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~409_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][19]~q ),
	.datac(\id_stage|reg_file|reg_file[30][19]~q ),
	.datad(\id_stage|reg_file|Read_data2~409_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~410_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~410 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~413 (
// Equation(s):
// \id_stage|reg_file|Read_data2~413_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0]) # (\id_stage|reg_file|Read_data2~410_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|Read_data2~412_combout  & 
// (!\if_id_buffer|ID_rs2_ind [0])))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~412_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2~410_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~413_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~413 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data2~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N1
dffeas \id_stage|reg_file|reg_file[23][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N31
dffeas \id_stage|reg_file|reg_file[19][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~414 (
// Equation(s):
// \id_stage|reg_file|Read_data2~414_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][19]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][19]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][19]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~414_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~414 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N15
dffeas \id_stage|reg_file|reg_file[31][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N17
dffeas \id_stage|reg_file|reg_file[27][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~415 (
// Equation(s):
// \id_stage|reg_file|Read_data2~415_combout  = (\id_stage|reg_file|Read_data2~414_combout  & (((\id_stage|reg_file|reg_file[31][19]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~414_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][19]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~414_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][19]~q ),
	.datad(\id_stage|reg_file|reg_file[27][19]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~415_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~415 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~416 (
// Equation(s):
// \id_stage|reg_file|Read_data2~416_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~413_combout  & ((\id_stage|reg_file|Read_data2~415_combout ))) # (!\id_stage|reg_file|Read_data2~413_combout  & 
// (\id_stage|reg_file|Read_data2~408_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~413_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~408_combout ),
	.datac(\id_stage|reg_file|Read_data2~413_combout ),
	.datad(\id_stage|reg_file|Read_data2~415_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~416_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~416 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data2~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N1
dffeas \id_stage|reg_file|reg_file[2][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N19
dffeas \id_stage|reg_file|reg_file[3][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N13
dffeas \id_stage|reg_file|reg_file[1][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][19]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][19]~feeder_combout  = \wb_stage|Write_Data_RegFile[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][19]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[7][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N1
dffeas \id_stage|reg_file|reg_file[7][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N7
dffeas \id_stage|reg_file|reg_file[5][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N25
dffeas \id_stage|reg_file|reg_file[6][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N3
dffeas \id_stage|reg_file|reg_file[4][19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~417 (
// Equation(s):
// \id_stage|reg_file|Read_data2~417_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][19]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][19]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][19]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][19]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~417_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~417 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~418 (
// Equation(s):
// \id_stage|reg_file|Read_data2~418_combout  = (\id_stage|reg_file|Read_data2~417_combout  & ((\id_stage|reg_file|reg_file[7][19]~q ) # ((!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~417_combout  & 
// (((\id_stage|reg_file|reg_file[5][19]~q  & \if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[7][19]~q ),
	.datab(\id_stage|reg_file|reg_file[5][19]~q ),
	.datac(\id_stage|reg_file|Read_data2~417_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~418_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~418 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data2~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~419 (
// Equation(s):
// \id_stage|reg_file|Read_data2~419_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout ) # ((\id_stage|reg_file|Read_data2~418_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|reg_file[1][19]~q )))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][19]~q ),
	.datad(\id_stage|reg_file|Read_data2~418_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~419_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~419 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~420 (
// Equation(s):
// \id_stage|reg_file|Read_data2~420_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~419_combout  & ((\id_stage|reg_file|reg_file[3][19]~q ))) # (!\id_stage|reg_file|Read_data2~419_combout  & 
// (\id_stage|reg_file|reg_file[2][19]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~419_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][19]~q ),
	.datac(\id_stage|reg_file|reg_file[3][19]~q ),
	.datad(\id_stage|reg_file|Read_data2~419_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~420_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~420 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~421 (
// Equation(s):
// \id_stage|reg_file|Read_data2~421_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2[13]~10_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (\id_stage|reg_file|Read_data2~416_combout )) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~420_combout )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~416_combout ),
	.datad(\id_stage|reg_file|Read_data2~420_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~421_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~421 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data2~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~424 (
// Equation(s):
// \id_stage|reg_file|Read_data2~424_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~421_combout  & ((\id_stage|reg_file|Read_data2~423_combout ))) # (!\id_stage|reg_file|Read_data2~421_combout  & 
// (\id_stage|reg_file|Read_data2~406_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~421_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~406_combout ),
	.datac(\id_stage|reg_file|Read_data2~423_combout ),
	.datad(\id_stage|reg_file|Read_data2~421_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~424_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~424 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~425 (
// Equation(s):
// \id_stage|reg_file|Read_data2~425_combout  = (\wb_stage|Write_Data_RegFile[19]~19_combout  & ((\id_stage|reg_file|always2~3_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~424_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[19]~19_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & (\id_stage|reg_file|Read_data2~424_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\id_stage|reg_file|Read_data2~424_combout ),
	.datad(\id_stage|reg_file|always2~3_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~425_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~425 .lut_mask = 16'hBA30;
defparam \id_stage|reg_file|Read_data2~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N29
dffeas \id_stage|reg_file|Read_data2[19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~25 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~25_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [19]))

	.dataa(gnd),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datad(\id_stage|reg_file|Read_data2 [19]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~25 .lut_mask = 16'hFCF0;
defparam \id_ex_buffer1|EX1_forward_to_B~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N27
dffeas \id_ex_buffer1|EX1_forward_to_B[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[19] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[19]~61 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[19]~61_combout  = (\ex_mem_buffer|MEM_ALU_OUT [19] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ) # ((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[19]~19_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [19] & (\forwarding_stage|alu_oper2|out[0]~2_combout  & (\wb_stage|Write_Data_RegFile[19]~19_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[19]~61 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[19]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[19]~62 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[19]~62_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[19]~61_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~83_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\idhaz2~3_combout ),
	.datac(\ex_stage|Add0~83_combout ),
	.datad(\forwarding_stage|alu_oper2|out[19]~61_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[19]~62_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[19]~62 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper2|out[19]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[19]~63 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[19]~63_combout  = (\forwarding_stage|alu_oper2|out[19]~62_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [19]))

	.dataa(\forwarding_stage|alu_oper2|out~5_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_forward_to_B [19]),
	.datad(\forwarding_stage|alu_oper2|out[19]~62_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[19]~63_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[19]~63 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[19]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N23
dffeas \id_ex_buffer2|EX2_ALU_OPER2[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[19]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[19] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N30
cycloneive_lcell_comb \ex_stage|alu|Mux21~0 (
// Equation(s):
// \ex_stage|alu|Mux21~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [19] & ((\id_ex_buffer2|EX2_ALU_OPER2 [19]) # (\ex_stage|alu_oper|ALU_OP [0]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [19] & (\id_ex_buffer2|EX2_ALU_OPER2 [19] & \ex_stage|alu_oper|ALU_OP [0]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [19]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N30
cycloneive_lcell_comb \if_id_buffer|ID_PC~18 (
// Equation(s):
// \if_id_buffer|ID_PC~18_combout  = (!\if_stage|pc_reg|DataOut [17] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [17]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~18 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N31
dffeas \if_id_buffer|ID_PC[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[17] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~17 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~17_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [17] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_id_buffer|ID_PC [17]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~17 .lut_mask = 16'h5010;
defparam \id_ex_buffer1|EX1_PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N27
dffeas \id_ex_buffer1|EX1_PC[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[17] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~17 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~17_combout  = (\id_ex_buffer1|EX1_PC [17] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_PC [17]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~17 .lut_mask = 16'hA2A2;
defparam \id_ex_buffer2|EX2_PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y11_N29
dffeas \id_ex_buffer2|EX2_PC[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[17] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N0
cycloneive_lcell_comb \ex_stage|Add0~35 (
// Equation(s):
// \ex_stage|Add0~35_combout  = (\id_ex_buffer2|EX2_PC [16] & (\ex_stage|Add0~34  $ (GND))) # (!\id_ex_buffer2|EX2_PC [16] & (!\ex_stage|Add0~34  & VCC))
// \ex_stage|Add0~36  = CARRY((\id_ex_buffer2|EX2_PC [16] & !\ex_stage|Add0~34 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~34 ),
	.combout(\ex_stage|Add0~35_combout ),
	.cout(\ex_stage|Add0~36 ));
// synopsys translate_off
defparam \ex_stage|Add0~35 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N2
cycloneive_lcell_comb \ex_stage|Add0~37 (
// Equation(s):
// \ex_stage|Add0~37_combout  = (\id_ex_buffer2|EX2_PC [17] & (!\ex_stage|Add0~36 )) # (!\id_ex_buffer2|EX2_PC [17] & ((\ex_stage|Add0~36 ) # (GND)))
// \ex_stage|Add0~38  = CARRY((!\ex_stage|Add0~36 ) # (!\id_ex_buffer2|EX2_PC [17]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~36 ),
	.combout(\ex_stage|Add0~37_combout ),
	.cout(\ex_stage|Add0~38 ));
// synopsys translate_off
defparam \ex_stage|Add0~37 .lut_mask = 16'h3C3F;
defparam \ex_stage|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N6
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[17]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[17]~feeder_combout  = \ex_stage|Add0~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|Add0~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[17]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y10_N7
dffeas \ex_mem_buffer|MEM_ALU_OUT[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[17] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N16
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[17]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[17]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[17]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y15_N17
dffeas \mem_wb_buffer|WB_ALU_OUT[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[17] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N6
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[16]~52 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[16]~52_combout  = (\forwarding_stage|store_rs2_mux|out~100_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [16]) # ((\ex_stage|Add0~80_combout  & \idhaz2~3_combout )))) # (!\forwarding_stage|store_rs2_mux|out~100_combout  & 
// (\ex_stage|Add0~80_combout  & (\idhaz2~3_combout )))

	.dataa(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datab(\ex_stage|Add0~80_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[16]~52 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~16 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~16_combout  = (\id_stage|reg_file|Read_data2 [16] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data2 [16]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~16 .lut_mask = 16'h0A02;
defparam \id_ex_buffer1|EX1_rs2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y14_N9
dffeas \id_ex_buffer1|EX1_rs2[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[16] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N18
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[16]~53 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[16]~53_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[16]~16_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [16]) # ((\wb_stage|Write_Data_RegFile[16]~16_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [16]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[16]~53_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[16]~53 .lut_mask = 16'hBBA8;
defparam \forwarding_stage|store_rs2_mux|out[16]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N18
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[16]~54 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[16]~54_combout  = (\forwarding_stage|store_rs2_mux|out[16]~52_combout ) # ((\forwarding_stage|store_rs2_mux|out[16]~53_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(\forwarding_stage|store_rs2_mux|out[16]~52_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[16]~53_combout ),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[16]~54 .lut_mask = 16'hFAAA;
defparam \forwarding_stage|store_rs2_mux|out[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N19
dffeas \id_ex_buffer2|EX2_rs2_out[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[16]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[16] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N2
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[16]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[16]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [16]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[16]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N3
dffeas \ex_mem_buffer|MEM_rs2[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[16] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N2
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~17 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~17_combout  = (\id_stage|reg_file|Read_data2 [17] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data2 [17]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~17 .lut_mask = 16'h2022;
defparam \id_ex_buffer1|EX1_rs2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N3
dffeas \id_ex_buffer1|EX1_rs2[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[17] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[17]~56 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[17]~56_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[17]~17_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [17]) # ((\wb_stage|Write_Data_RegFile[17]~17_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [17]),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[17]~56 .lut_mask = 16'hBAB8;
defparam \forwarding_stage|store_rs2_mux|out[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N12
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[17]~55 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[17]~55_combout  = (\ex_mem_buffer|MEM_ALU_OUT [17] & ((\forwarding_stage|store_rs2_mux|out~100_combout ) # ((\ex_stage|Add0~81_combout  & \idhaz2~3_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [17] & 
// (((\ex_stage|Add0~81_combout  & \idhaz2~3_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.datab(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datac(\ex_stage|Add0~81_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[17]~55 .lut_mask = 16'hF888;
defparam \forwarding_stage|store_rs2_mux|out[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N20
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[17]~57 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[17]~57_combout  = (\forwarding_stage|store_rs2_mux|out[17]~55_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[17]~56_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[17]~56_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[17]~55_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[17]~57 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|store_rs2_mux|out[17]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N21
dffeas \id_ex_buffer2|EX2_rs2_out[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[17]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[17] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N10
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[17]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[17]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [17]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[17]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N11
dffeas \ex_mem_buffer|MEM_rs2[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[17] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [17],\ex_mem_buffer|MEM_rs2 [16]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N8
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[17]~17 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[17]~17_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [17]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [17]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [17]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_Data_mem_out [17]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[17]~17 .lut_mask = 16'hEE22;
defparam \wb_stage|Write_Data_RegFile[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N9
dffeas \id_stage|reg_file|reg_file[15][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N3
dffeas \id_stage|reg_file|reg_file[13][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N5
dffeas \id_stage|reg_file|reg_file[14][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N11
dffeas \id_stage|reg_file|reg_file[12][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~380 (
// Equation(s):
// \id_stage|reg_file|Read_data2~380_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][17]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][17]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][17]~q ),
	.datac(\id_stage|reg_file|reg_file[12][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~380_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~380 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~381 (
// Equation(s):
// \id_stage|reg_file|Read_data2~381_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~380_combout  & (\id_stage|reg_file|reg_file[15][17]~q )) # (!\id_stage|reg_file|Read_data2~380_combout  & ((\id_stage|reg_file|reg_file[13][17]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~380_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][17]~q ),
	.datad(\id_stage|reg_file|Read_data2~380_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~381_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~381 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N13
dffeas \id_stage|reg_file|reg_file[2][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N15
dffeas \id_stage|reg_file|reg_file[3][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N25
dffeas \id_stage|reg_file|reg_file[1][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N15
dffeas \id_stage|reg_file|reg_file[6][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N13
dffeas \id_stage|reg_file|reg_file[4][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~375 (
// Equation(s):
// \id_stage|reg_file|Read_data2~375_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][17]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][17]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~375_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~375 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N27
dffeas \id_stage|reg_file|reg_file[5][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][17]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][17]~feeder_combout  = \wb_stage|Write_Data_RegFile[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][17]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[7][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N17
dffeas \id_stage|reg_file|reg_file[7][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~376 (
// Equation(s):
// \id_stage|reg_file|Read_data2~376_combout  = (\id_stage|reg_file|Read_data2~375_combout  & (((\id_stage|reg_file|reg_file[7][17]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~375_combout  & 
// (\id_stage|reg_file|reg_file[5][17]~q  & ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|Read_data2~375_combout ),
	.datab(\id_stage|reg_file|reg_file[5][17]~q ),
	.datac(\id_stage|reg_file|reg_file[7][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~376_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~376 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~377 (
// Equation(s):
// \id_stage|reg_file|Read_data2~377_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout ) # ((\id_stage|reg_file|Read_data2~376_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|reg_file[1][17]~q )))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][17]~q ),
	.datad(\id_stage|reg_file|Read_data2~376_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~377_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~377 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~378 (
// Equation(s):
// \id_stage|reg_file|Read_data2~378_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~377_combout  & ((\id_stage|reg_file|reg_file[3][17]~q ))) # (!\id_stage|reg_file|Read_data2~377_combout  & 
// (\id_stage|reg_file|reg_file[2][17]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~377_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][17]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][17]~q ),
	.datad(\id_stage|reg_file|Read_data2~377_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~378_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~378 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N5
dffeas \id_stage|reg_file|reg_file[26][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N15
dffeas \id_stage|reg_file|reg_file[30][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N13
dffeas \id_stage|reg_file|reg_file[22][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N15
dffeas \id_stage|reg_file|reg_file[18][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~367 (
// Equation(s):
// \id_stage|reg_file|Read_data2~367_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][17]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][17]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~367_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~367 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~368 (
// Equation(s):
// \id_stage|reg_file|Read_data2~368_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~367_combout  & ((\id_stage|reg_file|reg_file[30][17]~q ))) # (!\id_stage|reg_file|Read_data2~367_combout  & (\id_stage|reg_file|reg_file[26][17]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~367_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][17]~q ),
	.datac(\id_stage|reg_file|reg_file[30][17]~q ),
	.datad(\id_stage|reg_file|Read_data2~367_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~368_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~368 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N13
dffeas \id_stage|reg_file|reg_file[20][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y18_N11
dffeas \id_stage|reg_file|reg_file[28][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N1
dffeas \id_stage|reg_file|reg_file[24][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N7
dffeas \id_stage|reg_file|reg_file[16][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~369 (
// Equation(s):
// \id_stage|reg_file|Read_data2~369_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][17]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][17]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][17]~q ),
	.datac(\id_stage|reg_file|reg_file[16][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~369_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~369 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~370 (
// Equation(s):
// \id_stage|reg_file|Read_data2~370_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~369_combout  & ((\id_stage|reg_file|reg_file[28][17]~q ))) # (!\id_stage|reg_file|Read_data2~369_combout  & (\id_stage|reg_file|reg_file[20][17]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~369_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][17]~q ),
	.datad(\id_stage|reg_file|Read_data2~369_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~370_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~370 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~371 (
// Equation(s):
// \id_stage|reg_file|Read_data2~371_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~368_combout ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((!\if_id_buffer|ID_rs2_ind [0] & 
// \id_stage|reg_file|Read_data2~370_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~368_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2~370_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~371_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~371 .lut_mask = 16'hADA8;
defparam \id_stage|reg_file|Read_data2~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N11
dffeas \id_stage|reg_file|reg_file[17][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N13
dffeas \id_stage|reg_file|reg_file[25][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~365 (
// Equation(s):
// \id_stage|reg_file|Read_data2~365_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2]) # ((\id_stage|reg_file|reg_file[25][17]~q )))) # (!\if_id_buffer|ID_rs2_ind [3] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_stage|reg_file|reg_file[17][17]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[17][17]~q ),
	.datad(\id_stage|reg_file|reg_file[25][17]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~365_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~365 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N31
dffeas \id_stage|reg_file|reg_file[29][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N13
dffeas \id_stage|reg_file|reg_file[21][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~366 (
// Equation(s):
// \id_stage|reg_file|Read_data2~366_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~365_combout  & (\id_stage|reg_file|reg_file[29][17]~q )) # (!\id_stage|reg_file|Read_data2~365_combout  & ((\id_stage|reg_file|reg_file[21][17]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|Read_data2~365_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|Read_data2~365_combout ),
	.datac(\id_stage|reg_file|reg_file[29][17]~q ),
	.datad(\id_stage|reg_file|reg_file[21][17]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~366_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~366 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N13
dffeas \id_stage|reg_file|reg_file[27][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N31
dffeas \id_stage|reg_file|reg_file[31][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N9
dffeas \id_stage|reg_file|reg_file[23][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N15
dffeas \id_stage|reg_file|reg_file[19][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~372 (
// Equation(s):
// \id_stage|reg_file|Read_data2~372_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][17]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][17]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~372_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~372 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~373 (
// Equation(s):
// \id_stage|reg_file|Read_data2~373_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~372_combout  & ((\id_stage|reg_file|reg_file[31][17]~q ))) # (!\id_stage|reg_file|Read_data2~372_combout  & (\id_stage|reg_file|reg_file[27][17]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~372_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][17]~q ),
	.datad(\id_stage|reg_file|Read_data2~372_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~373_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~373 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~374 (
// Equation(s):
// \id_stage|reg_file|Read_data2~374_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~371_combout  & ((\id_stage|reg_file|Read_data2~373_combout ))) # (!\id_stage|reg_file|Read_data2~371_combout  & 
// (\id_stage|reg_file|Read_data2~366_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~371_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~371_combout ),
	.datac(\id_stage|reg_file|Read_data2~366_combout ),
	.datad(\id_stage|reg_file|Read_data2~373_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~374_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~374 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data2~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~379 (
// Equation(s):
// \id_stage|reg_file|Read_data2~379_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2[13]~10_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout  & 
// ((\id_stage|reg_file|Read_data2~374_combout ))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (\id_stage|reg_file|Read_data2~378_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~378_combout ),
	.datad(\id_stage|reg_file|Read_data2~374_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~379_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~379 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y19_N21
dffeas \id_stage|reg_file|reg_file[11][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N21
dffeas \id_stage|reg_file|reg_file[10][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N29
dffeas \id_stage|reg_file|reg_file[9][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N29
dffeas \id_stage|reg_file|reg_file[8][17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~363 (
// Equation(s):
// \id_stage|reg_file|Read_data2~363_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][17]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][17]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][17]~q ),
	.datac(\id_stage|reg_file|reg_file[8][17]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~363_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~363 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~364 (
// Equation(s):
// \id_stage|reg_file|Read_data2~364_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~363_combout  & (\id_stage|reg_file|reg_file[11][17]~q )) # (!\id_stage|reg_file|Read_data2~363_combout  & ((\id_stage|reg_file|reg_file[10][17]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~363_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][17]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][17]~q ),
	.datad(\id_stage|reg_file|Read_data2~363_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~364_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~364 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~382 (
// Equation(s):
// \id_stage|reg_file|Read_data2~382_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~379_combout  & (\id_stage|reg_file|Read_data2~381_combout )) # (!\id_stage|reg_file|Read_data2~379_combout  & 
// ((\id_stage|reg_file|Read_data2~364_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~379_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~381_combout ),
	.datac(\id_stage|reg_file|Read_data2~379_combout ),
	.datad(\id_stage|reg_file|Read_data2~364_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~382_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~382 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data2~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~383 (
// Equation(s):
// \id_stage|reg_file|Read_data2~383_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[17]~17_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~382_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~382_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.datad(\id_stage|reg_file|Read_data2~382_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~383_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~383 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N7
dffeas \id_stage|reg_file|Read_data2[17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~23 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~23_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|reg_file|Read_data2 [17] & \id_stage|cu|is_oper2_immed~combout ))

	.dataa(\id_stage|reg_file|Read_data2 [17]),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~23 .lut_mask = 16'hF8F8;
defparam \id_ex_buffer1|EX1_forward_to_B~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N23
dffeas \id_ex_buffer1|EX1_forward_to_B[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[17] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[17]~55 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[17]~55_combout  = (\ex_mem_buffer|MEM_ALU_OUT [17] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ) # ((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[17]~17_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [17] & (\forwarding_stage|alu_oper2|out[0]~2_combout  & ((\wb_stage|Write_Data_RegFile[17]~17_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[17]~55 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[17]~56 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[17]~56_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[17]~55_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~81_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\forwarding_stage|alu_oper2|out[17]~55_combout ),
	.datac(\ex_stage|Add0~81_combout ),
	.datad(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[17]~56 .lut_mask = 16'h00EC;
defparam \forwarding_stage|alu_oper2|out[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[17]~57 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[17]~57_combout  = (\forwarding_stage|alu_oper2|out[17]~56_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [17] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_forward_to_B [17]),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[17]~56_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[17]~57 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[17]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N7
dffeas \id_ex_buffer2|EX2_ALU_OPER2[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[17]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[17] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|Mux19~1 (
// Equation(s):
// \ex_stage|alu|Mux19~1_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [17] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [17]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [17] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER2 [17]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [17]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~1 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~66 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~66_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [15])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [17])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~66 .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y14_N15
dffeas \id_stage|reg_file|reg_file[14][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y15_N15
dffeas \id_stage|reg_file|reg_file[15][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N11
dffeas \id_stage|reg_file|reg_file[12][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y16_N19
dffeas \id_stage|reg_file|reg_file[13][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~359 (
// Equation(s):
// \id_stage|reg_file|Read_data1~359_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][16]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][16]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][16]~q ),
	.datac(\id_stage|reg_file|reg_file[13][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~359_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~359 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~360 (
// Equation(s):
// \id_stage|reg_file|Read_data1~360_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~359_combout  & ((\id_stage|reg_file|reg_file[15][16]~q ))) # (!\id_stage|reg_file|Read_data1~359_combout  & (\id_stage|reg_file|reg_file[14][16]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~359_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][16]~q ),
	.datac(\id_stage|reg_file|reg_file[15][16]~q ),
	.datad(\id_stage|reg_file|Read_data1~359_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~360_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~360 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N7
dffeas \id_stage|reg_file|reg_file[11][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N17
dffeas \id_stage|reg_file|reg_file[9][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N23
dffeas \id_stage|reg_file|reg_file[8][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N31
dffeas \id_stage|reg_file|reg_file[10][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~352 (
// Equation(s):
// \id_stage|reg_file|Read_data1~352_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][16]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][16]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][16]~q ),
	.datac(\id_stage|reg_file|reg_file[10][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~352_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~352 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~353 (
// Equation(s):
// \id_stage|reg_file|Read_data1~353_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~352_combout  & (\id_stage|reg_file|reg_file[11][16]~q )) # (!\id_stage|reg_file|Read_data1~352_combout  & ((\id_stage|reg_file|reg_file[9][16]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~352_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][16]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][16]~q ),
	.datad(\id_stage|reg_file|Read_data1~352_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~353_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~353 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N23
dffeas \id_stage|reg_file|reg_file[6][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N15
dffeas \id_stage|reg_file|reg_file[7][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N29
dffeas \id_stage|reg_file|reg_file[4][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N25
dffeas \id_stage|reg_file|reg_file[5][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~354 (
// Equation(s):
// \id_stage|reg_file|Read_data1~354_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][16]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[4][16]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][16]~q ),
	.datac(\id_stage|reg_file|reg_file[5][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~354_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~354 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~355 (
// Equation(s):
// \id_stage|reg_file|Read_data1~355_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~354_combout  & ((\id_stage|reg_file|reg_file[7][16]~q ))) # (!\id_stage|reg_file|Read_data1~354_combout  & (\id_stage|reg_file|reg_file[6][16]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~354_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][16]~q ),
	.datac(\id_stage|reg_file|reg_file[7][16]~q ),
	.datad(\id_stage|reg_file|Read_data1~354_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~355_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~355 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N17
dffeas \id_stage|reg_file|reg_file[3][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N19
dffeas \id_stage|reg_file|reg_file[1][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N17
dffeas \id_stage|reg_file|reg_file[2][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~356 (
// Equation(s):
// \id_stage|reg_file|Read_data1~356_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][16]~q ))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|reg_file[1][16]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[1][16]~q ),
	.datac(\id_stage|reg_file|reg_file[2][16]~q ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~356_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~356 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~357 (
// Equation(s):
// \id_stage|reg_file|Read_data1~357_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~356_combout  & ((\id_stage|reg_file|reg_file[3][16]~q ))) # (!\id_stage|reg_file|Read_data1~356_combout  & 
// (\id_stage|reg_file|Read_data1~355_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~356_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~355_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[3][16]~q ),
	.datad(\id_stage|reg_file|Read_data1~356_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~357_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~357 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~358 (
// Equation(s):
// \id_stage|reg_file|Read_data1~358_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout ) # ((\id_stage|reg_file|Read_data1~353_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~357_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~353_combout ),
	.datad(\id_stage|reg_file|Read_data1~357_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~358_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~358 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N11
dffeas \id_stage|reg_file|reg_file[18][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N17
dffeas \id_stage|reg_file|reg_file[22][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~342 (
// Equation(s):
// \id_stage|reg_file|Read_data1~342_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][16]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][16]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][16]~q ),
	.datac(\id_stage|reg_file|reg_file[22][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~342_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~342 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y15_N9
dffeas \id_stage|reg_file|reg_file[26][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y15_N19
dffeas \id_stage|reg_file|reg_file[30][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~343 (
// Equation(s):
// \id_stage|reg_file|Read_data1~343_combout  = (\id_stage|reg_file|Read_data1~342_combout  & (((\id_stage|reg_file|reg_file[30][16]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~342_combout  & 
// (\id_stage|reg_file|reg_file[26][16]~q  & ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~342_combout ),
	.datab(\id_stage|reg_file|reg_file[26][16]~q ),
	.datac(\id_stage|reg_file|reg_file[30][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~343_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~343 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data1~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N19
dffeas \id_stage|reg_file|reg_file[29][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N29
dffeas \id_stage|reg_file|reg_file[21][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N27
dffeas \id_stage|reg_file|reg_file[17][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N25
dffeas \id_stage|reg_file|reg_file[25][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~344 (
// Equation(s):
// \id_stage|reg_file|Read_data1~344_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][16]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][16]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][16]~q ),
	.datac(\id_stage|reg_file|reg_file[25][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~344_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~344 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~345 (
// Equation(s):
// \id_stage|reg_file|Read_data1~345_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~344_combout  & (\id_stage|reg_file|reg_file[29][16]~q )) # (!\id_stage|reg_file|Read_data1~344_combout  & ((\id_stage|reg_file|reg_file[21][16]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~344_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[29][16]~q ),
	.datac(\id_stage|reg_file|reg_file[21][16]~q ),
	.datad(\id_stage|reg_file|Read_data1~344_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~345_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~345 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N23
dffeas \id_stage|reg_file|reg_file[28][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y18_N29
dffeas \id_stage|reg_file|reg_file[20][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N31
dffeas \id_stage|reg_file|reg_file[16][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N5
dffeas \id_stage|reg_file|reg_file[24][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~346 (
// Equation(s):
// \id_stage|reg_file|Read_data1~346_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][16]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][16]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][16]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~346_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~346 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~347 (
// Equation(s):
// \id_stage|reg_file|Read_data1~347_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~346_combout  & (\id_stage|reg_file|reg_file[28][16]~q )) # (!\id_stage|reg_file|Read_data1~346_combout  & ((\id_stage|reg_file|reg_file[20][16]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~346_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][16]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][16]~q ),
	.datad(\id_stage|reg_file|Read_data1~346_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~347_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~347 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~348 (
// Equation(s):
// \id_stage|reg_file|Read_data1~348_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|Read_data1~345_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|Read_data1~347_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~345_combout ),
	.datad(\id_stage|reg_file|Read_data1~347_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~348_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~348 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N23
dffeas \id_stage|reg_file|reg_file[31][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N29
dffeas \id_stage|reg_file|reg_file[27][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N11
dffeas \id_stage|reg_file|reg_file[19][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N17
dffeas \id_stage|reg_file|reg_file[23][16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~349 (
// Equation(s):
// \id_stage|reg_file|Read_data1~349_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][16]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[19][16]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][16]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][16]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~349_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~349 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~350 (
// Equation(s):
// \id_stage|reg_file|Read_data1~350_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~349_combout  & (\id_stage|reg_file|reg_file[31][16]~q )) # (!\id_stage|reg_file|Read_data1~349_combout  & ((\id_stage|reg_file|reg_file[27][16]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~349_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][16]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][16]~q ),
	.datad(\id_stage|reg_file|Read_data1~349_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~350_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~350 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~351 (
// Equation(s):
// \id_stage|reg_file|Read_data1~351_combout  = (\id_stage|reg_file|Read_data1~348_combout  & (((\id_stage|reg_file|Read_data1~350_combout ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~348_combout  & 
// (\id_stage|reg_file|Read_data1~343_combout  & (\if_id_buffer|ID_rs1_ind [1])))

	.dataa(\id_stage|reg_file|Read_data1~343_combout ),
	.datab(\id_stage|reg_file|Read_data1~348_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~350_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~351_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~351 .lut_mask = 16'hEC2C;
defparam \id_stage|reg_file|Read_data1~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~361 (
// Equation(s):
// \id_stage|reg_file|Read_data1~361_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~358_combout  & (\id_stage|reg_file|Read_data1~360_combout )) # (!\id_stage|reg_file|Read_data1~358_combout  & 
// ((\id_stage|reg_file|Read_data1~351_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~358_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~360_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~358_combout ),
	.datad(\id_stage|reg_file|Read_data1~351_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~361_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~361 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~362 (
// Equation(s):
// \id_stage|reg_file|Read_data1~362_combout  = (\wb_stage|Write_Data_RegFile[16]~16_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~361_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[16]~16_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~361_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~361_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~362_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~362 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N9
dffeas \id_stage|reg_file|Read_data1[16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~16 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~16_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data1 [16] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\id_stage|reg_file|Read_data1 [16]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~16 .lut_mask = 16'h4404;
defparam \id_ex_buffer1|EX1_rs1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N31
dffeas \id_ex_buffer1|EX1_rs1[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[16] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[16]~62 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[16]~62_combout  = (\wb_stage|Write_Data_RegFile[16]~16_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [16] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[16]~16_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [16] & ((\FA|alu_selA[1]~9_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[16]~62_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[16]~62 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[16]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[16]~63 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[16]~63_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[16]~62_combout ) # ((\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [16]))))

	.dataa(\idhaz~3_combout ),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\id_ex_buffer1|EX1_rs1 [16]),
	.datad(\forwarding_stage|alu_oper1|out[16]~62_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[16]~63 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper1|out[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~23 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~23_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[16]~63_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~80_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\ex_stage|Add0~80_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\forwarding_stage|alu_oper1|out[16]~63_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~23 .lut_mask = 16'h0F08;
defparam \id_ex_buffer2|EX2_ALU_OPER1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y12_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER1[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[16] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~63 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~63_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [14])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [16])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~63 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~67 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~67_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~63_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~66_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~66_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~67 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~54 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~54_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [11]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [13]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~54 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~43 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~43_combout  = (\forwarding_stage|alu_oper1|out[10]~41_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper1|out[10]~41_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~43_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~43 .lut_mask = 16'hA0F0;
defparam \id_ex_buffer2|EX2_ALU_OPER1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N5
dffeas \id_ex_buffer2|EX2_ALU_OPER1[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[10] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][12]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][12]~feeder_combout  = \wb_stage|Write_Data_RegFile[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][12]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N17
dffeas \id_stage|reg_file|reg_file[15][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N23
dffeas \id_stage|reg_file|reg_file[14][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N7
dffeas \id_stage|reg_file|reg_file[12][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N21
dffeas \id_stage|reg_file|reg_file[13][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~275 (
// Equation(s):
// \id_stage|reg_file|Read_data1~275_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][12]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][12]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][12]~q ),
	.datac(\id_stage|reg_file|reg_file[13][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~275_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~275 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~276 (
// Equation(s):
// \id_stage|reg_file|Read_data1~276_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~275_combout  & (\id_stage|reg_file|reg_file[15][12]~q )) # (!\id_stage|reg_file|Read_data1~275_combout  & ((\id_stage|reg_file|reg_file[14][12]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~275_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][12]~q ),
	.datac(\id_stage|reg_file|reg_file[14][12]~q ),
	.datad(\id_stage|reg_file|Read_data1~275_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~276_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~276 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N27
dffeas \id_stage|reg_file|reg_file[11][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N21
dffeas \id_stage|reg_file|reg_file[9][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N17
dffeas \id_stage|reg_file|reg_file[8][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N19
dffeas \id_stage|reg_file|reg_file[10][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~268 (
// Equation(s):
// \id_stage|reg_file|Read_data1~268_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][12]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][12]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[10][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~268_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~268 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~269 (
// Equation(s):
// \id_stage|reg_file|Read_data1~269_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~268_combout  & (\id_stage|reg_file|reg_file[11][12]~q )) # (!\id_stage|reg_file|Read_data1~268_combout  & ((\id_stage|reg_file|reg_file[9][12]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~268_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][12]~q ),
	.datad(\id_stage|reg_file|Read_data1~268_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~269_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~269 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N3
dffeas \id_stage|reg_file|reg_file[3][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N9
dffeas \id_stage|reg_file|reg_file[4][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N7
dffeas \id_stage|reg_file|reg_file[5][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~270 (
// Equation(s):
// \id_stage|reg_file|Read_data1~270_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][12]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[4][12]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~270_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~270 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][12]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][12]~feeder_combout  = \wb_stage|Write_Data_RegFile[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][12]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N1
dffeas \id_stage|reg_file|reg_file[7][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N3
dffeas \id_stage|reg_file|reg_file[6][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~271 (
// Equation(s):
// \id_stage|reg_file|Read_data1~271_combout  = (\id_stage|reg_file|Read_data1~270_combout  & ((\id_stage|reg_file|reg_file[7][12]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~270_combout  & 
// (((\id_stage|reg_file|reg_file[6][12]~q  & \if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data1~270_combout ),
	.datab(\id_stage|reg_file|reg_file[7][12]~q ),
	.datac(\id_stage|reg_file|reg_file[6][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~271_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~271 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N21
dffeas \id_stage|reg_file|reg_file[2][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N5
dffeas \id_stage|reg_file|reg_file[1][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~272 (
// Equation(s):
// \id_stage|reg_file|Read_data1~272_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1[0]~17_combout )) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][12]~q )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][12]~q )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][12]~q ),
	.datad(\id_stage|reg_file|reg_file[1][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~272_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~272 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~273 (
// Equation(s):
// \id_stage|reg_file|Read_data1~273_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~272_combout  & (\id_stage|reg_file|reg_file[3][12]~q )) # (!\id_stage|reg_file|Read_data1~272_combout  & 
// ((\id_stage|reg_file|Read_data1~271_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~272_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][12]~q ),
	.datab(\id_stage|reg_file|Read_data1~271_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1~272_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~273_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~273 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data1~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~274 (
// Equation(s):
// \id_stage|reg_file|Read_data1~274_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout ) # ((\id_stage|reg_file|Read_data1~269_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~273_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~269_combout ),
	.datad(\id_stage|reg_file|Read_data1~273_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~274_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~274 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N15
dffeas \id_stage|reg_file|reg_file[31][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N17
dffeas \id_stage|reg_file|reg_file[27][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N15
dffeas \id_stage|reg_file|reg_file[19][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N1
dffeas \id_stage|reg_file|reg_file[23][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~265 (
// Equation(s):
// \id_stage|reg_file|Read_data1~265_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][12]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][12]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][12]~q ),
	.datac(\id_stage|reg_file|reg_file[23][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~265_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~265 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~266 (
// Equation(s):
// \id_stage|reg_file|Read_data1~266_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~265_combout  & (\id_stage|reg_file|reg_file[31][12]~q )) # (!\id_stage|reg_file|Read_data1~265_combout  & ((\id_stage|reg_file|reg_file[27][12]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~265_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[31][12]~q ),
	.datac(\id_stage|reg_file|reg_file[27][12]~q ),
	.datad(\id_stage|reg_file|Read_data1~265_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~266_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~266 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N25
dffeas \id_stage|reg_file|reg_file[26][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N31
dffeas \id_stage|reg_file|reg_file[30][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N31
dffeas \id_stage|reg_file|reg_file[18][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N13
dffeas \id_stage|reg_file|reg_file[22][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~258 (
// Equation(s):
// \id_stage|reg_file|Read_data1~258_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][12]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][12]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~258_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~258 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~259 (
// Equation(s):
// \id_stage|reg_file|Read_data1~259_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~258_combout  & ((\id_stage|reg_file|reg_file[30][12]~q ))) # (!\id_stage|reg_file|Read_data1~258_combout  & (\id_stage|reg_file|reg_file[26][12]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~258_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][12]~q ),
	.datac(\id_stage|reg_file|reg_file[30][12]~q ),
	.datad(\id_stage|reg_file|Read_data1~258_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~259_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~259 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N31
dffeas \id_stage|reg_file|reg_file[28][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N9
dffeas \id_stage|reg_file|reg_file[20][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N21
dffeas \id_stage|reg_file|reg_file[24][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N11
dffeas \id_stage|reg_file|reg_file[16][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~262 (
// Equation(s):
// \id_stage|reg_file|Read_data1~262_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[24][12]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[16][12]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][12]~q ),
	.datad(\id_stage|reg_file|reg_file[16][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~262_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~262 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~263 (
// Equation(s):
// \id_stage|reg_file|Read_data1~263_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~262_combout  & (\id_stage|reg_file|reg_file[28][12]~q )) # (!\id_stage|reg_file|Read_data1~262_combout  & ((\id_stage|reg_file|reg_file[20][12]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~262_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][12]~q ),
	.datad(\id_stage|reg_file|Read_data1~262_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~263_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~263 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N31
dffeas \id_stage|reg_file|reg_file[29][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N29
dffeas \id_stage|reg_file|reg_file[21][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N15
dffeas \id_stage|reg_file|reg_file[17][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N17
dffeas \id_stage|reg_file|reg_file[25][12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~260 (
// Equation(s):
// \id_stage|reg_file|Read_data1~260_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][12]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][12]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[17][12]~q ),
	.datac(\id_stage|reg_file|reg_file[25][12]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~260_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~260 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~261 (
// Equation(s):
// \id_stage|reg_file|Read_data1~261_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~260_combout  & (\id_stage|reg_file|reg_file[29][12]~q )) # (!\id_stage|reg_file|Read_data1~260_combout  & ((\id_stage|reg_file|reg_file[21][12]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~260_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][12]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][12]~q ),
	.datad(\id_stage|reg_file|Read_data1~260_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~261_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~261 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~264 (
// Equation(s):
// \id_stage|reg_file|Read_data1~264_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~261_combout ))) # 
// (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~263_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~263_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|Read_data1~261_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~264_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~264 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|Read_data1~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~267 (
// Equation(s):
// \id_stage|reg_file|Read_data1~267_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~264_combout  & (\id_stage|reg_file|Read_data1~266_combout )) # (!\id_stage|reg_file|Read_data1~264_combout  & 
// ((\id_stage|reg_file|Read_data1~259_combout ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~264_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|Read_data1~266_combout ),
	.datac(\id_stage|reg_file|Read_data1~259_combout ),
	.datad(\id_stage|reg_file|Read_data1~264_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~267_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~267 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~277 (
// Equation(s):
// \id_stage|reg_file|Read_data1~277_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~274_combout  & (\id_stage|reg_file|Read_data1~276_combout )) # (!\id_stage|reg_file|Read_data1~274_combout  & 
// ((\id_stage|reg_file|Read_data1~267_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~274_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~276_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~274_combout ),
	.datad(\id_stage|reg_file|Read_data1~267_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~277_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~277 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~278 (
// Equation(s):
// \id_stage|reg_file|Read_data1~278_combout  = (\id_stage|reg_file|Read_data1~277_combout  & (((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[12]~12_combout )) # (!\id_stage|reg_file|Read_data1~25_combout ))) # 
// (!\id_stage|reg_file|Read_data1~277_combout  & (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[12]~12_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~277_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~278_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~278 .lut_mask = 16'hCE0A;
defparam \id_stage|reg_file|Read_data1~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N23
dffeas \id_stage|reg_file|Read_data1[12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~12 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~12_combout  = (\id_stage|reg_file|Read_data1 [12] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [12]),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~12 .lut_mask = 16'h080A;
defparam \id_ex_buffer1|EX1_rs1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N13
dffeas \id_ex_buffer1|EX1_rs1[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[12] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N1
dffeas \ex_mem_buffer|MEM_ALU_OUT[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~76_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[12] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[12]~46 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[12]~46_combout  = (\ex_mem_buffer|MEM_ALU_OUT [12] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[12]~12_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [12] & 
// (\wb_stage|Write_Data_RegFile[12]~12_combout  & (\FA|alu_selA[0]~8_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.datab(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[12]~46 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper1|out[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[12]~47 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[12]~47_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[12]~46_combout ) # ((\id_ex_buffer1|EX1_rs1 [12] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [12]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[12]~46_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[12]~47 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N24
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~19 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~19_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[12]~47_combout ) # ((\ex_stage|Add0~76_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Add0~76_combout ),
	.datab(\forwarding_stage|alu_oper1|out[12]~47_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\ex_stage|Wrong_prediction~1_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~19 .lut_mask = 16'h00EC;
defparam \id_ex_buffer2|EX2_ALU_OPER1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N25
dffeas \id_ex_buffer2|EX2_ALU_OPER1[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[12] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~51 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~51_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [10])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [12])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~51 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~55 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~55_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~51_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~54_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~54_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~51_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~55 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~68 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~68_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~55_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~67_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~67_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~55_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~68 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~42 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~42_combout  = (\forwarding_stage|alu_oper1|out[8]~33_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper1|out[8]~33_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~42_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~42 .lut_mask = 16'hA0F0;
defparam \id_ex_buffer2|EX2_ALU_OPER1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N11
dffeas \id_ex_buffer2|EX2_ALU_OPER1[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[8] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~35 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~35_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [6]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [8]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~35 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y12_N13
dffeas \mem_wb_buffer|WB_ALU_OUT[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[8] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[9]~31 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[9]~31_combout  = (\idhaz2~3_combout  & (\ex_stage|Add0~73_combout )) # (!\idhaz2~3_combout  & (((\exhaz2~3_combout  & \ex_mem_buffer|MEM_ALU_OUT [9]))))

	.dataa(\ex_stage|Add0~73_combout ),
	.datab(\exhaz2~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[9]~31 .lut_mask = 16'hAAC0;
defparam \forwarding_stage|store_rs2_mux|out[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N3
dffeas \id_stage|reg_file|reg_file[15][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N17
dffeas \id_stage|reg_file|reg_file[13][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y20_N17
dffeas \id_stage|reg_file|reg_file[14][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|reg_file[12][9]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[12][9]~feeder_combout  = \wb_stage|Write_Data_RegFile[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[12][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][9]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[12][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y20_N9
dffeas \id_stage|reg_file|reg_file[12][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~212 (
// Equation(s):
// \id_stage|reg_file|Read_data2~212_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][9]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((!\if_id_buffer|ID_rs2_ind [0] & 
// \id_stage|reg_file|reg_file[12][9]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][9]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|reg_file[12][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~212_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~212 .lut_mask = 16'hADA8;
defparam \id_stage|reg_file|Read_data2~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~213 (
// Equation(s):
// \id_stage|reg_file|Read_data2~213_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~212_combout  & (\id_stage|reg_file|reg_file[15][9]~q )) # (!\id_stage|reg_file|Read_data2~212_combout  & ((\id_stage|reg_file|reg_file[13][9]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~212_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][9]~q ),
	.datac(\id_stage|reg_file|reg_file[13][9]~q ),
	.datad(\id_stage|reg_file|Read_data2~212_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~213_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~213 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N31
dffeas \id_stage|reg_file|reg_file[11][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N9
dffeas \id_stage|reg_file|reg_file[10][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N3
dffeas \id_stage|reg_file|reg_file[9][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N3
dffeas \id_stage|reg_file|reg_file[8][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~195 (
// Equation(s):
// \id_stage|reg_file|Read_data2~195_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][9]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][9]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][9]~q ),
	.datac(\id_stage|reg_file|reg_file[8][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~195_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~195 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~196 (
// Equation(s):
// \id_stage|reg_file|Read_data2~196_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~195_combout  & (\id_stage|reg_file|reg_file[11][9]~q )) # (!\id_stage|reg_file|Read_data2~195_combout  & ((\id_stage|reg_file|reg_file[10][9]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~195_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][9]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][9]~q ),
	.datad(\id_stage|reg_file|Read_data2~195_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~196_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~196 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N1
dffeas \id_stage|reg_file|reg_file[21][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N15
dffeas \id_stage|reg_file|reg_file[29][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N5
dffeas \id_stage|reg_file|reg_file[25][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N23
dffeas \id_stage|reg_file|reg_file[17][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~197 (
// Equation(s):
// \id_stage|reg_file|Read_data2~197_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][9]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][9]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][9]~q ),
	.datac(\id_stage|reg_file|reg_file[17][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~197_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~197 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~198 (
// Equation(s):
// \id_stage|reg_file|Read_data2~198_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~197_combout  & ((\id_stage|reg_file|reg_file[29][9]~q ))) # (!\id_stage|reg_file|Read_data2~197_combout  & (\id_stage|reg_file|reg_file[21][9]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~197_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][9]~q ),
	.datac(\id_stage|reg_file|reg_file[29][9]~q ),
	.datad(\id_stage|reg_file|Read_data2~197_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~198_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~198 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y17_N5
dffeas \id_stage|reg_file|reg_file[23][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N27
dffeas \id_stage|reg_file|reg_file[19][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~204 (
// Equation(s):
// \id_stage|reg_file|Read_data2~204_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][9]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][9]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[23][9]~q ),
	.datac(\id_stage|reg_file|reg_file[19][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~204_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~204 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N21
dffeas \id_stage|reg_file|reg_file[27][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N3
dffeas \id_stage|reg_file|reg_file[31][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~205 (
// Equation(s):
// \id_stage|reg_file|Read_data2~205_combout  = (\id_stage|reg_file|Read_data2~204_combout  & (((\id_stage|reg_file|reg_file[31][9]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|Read_data2~204_combout  & 
// (\id_stage|reg_file|reg_file[27][9]~q  & ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data2~204_combout ),
	.datab(\id_stage|reg_file|reg_file[27][9]~q ),
	.datac(\id_stage|reg_file|reg_file[31][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~205_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~205 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N1
dffeas \id_stage|reg_file|reg_file[22][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N3
dffeas \id_stage|reg_file|reg_file[18][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~199 (
// Equation(s):
// \id_stage|reg_file|Read_data2~199_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][9]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][9]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][9]~q ),
	.datac(\id_stage|reg_file|reg_file[18][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~199_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~199 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N17
dffeas \id_stage|reg_file|reg_file[26][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N19
dffeas \id_stage|reg_file|reg_file[30][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~200 (
// Equation(s):
// \id_stage|reg_file|Read_data2~200_combout  = (\id_stage|reg_file|Read_data2~199_combout  & (((\id_stage|reg_file|reg_file[30][9]~q ) # (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_stage|reg_file|Read_data2~199_combout  & 
// (\id_stage|reg_file|reg_file[26][9]~q  & ((\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data2~199_combout ),
	.datab(\id_stage|reg_file|reg_file[26][9]~q ),
	.datac(\id_stage|reg_file|reg_file[30][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~200_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~200 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|reg_file[20][9]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[20][9]~feeder_combout  = \wb_stage|Write_Data_RegFile[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[20][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][9]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[20][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N13
dffeas \id_stage|reg_file|reg_file[20][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N27
dffeas \id_stage|reg_file|reg_file[28][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N21
dffeas \id_stage|reg_file|reg_file[24][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N3
dffeas \id_stage|reg_file|reg_file[16][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~201 (
// Equation(s):
// \id_stage|reg_file|Read_data2~201_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][9]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][9]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][9]~q ),
	.datac(\id_stage|reg_file|reg_file[16][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~201_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~201 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~202 (
// Equation(s):
// \id_stage|reg_file|Read_data2~202_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~201_combout  & ((\id_stage|reg_file|reg_file[28][9]~q ))) # (!\id_stage|reg_file|Read_data2~201_combout  & (\id_stage|reg_file|reg_file[20][9]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~201_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][9]~q ),
	.datac(\id_stage|reg_file|reg_file[28][9]~q ),
	.datad(\id_stage|reg_file|Read_data2~201_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~202_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~202 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~203 (
// Equation(s):
// \id_stage|reg_file|Read_data2~203_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|Read_data2~200_combout )) # (!\if_id_buffer|ID_rs2_ind 
// [1] & ((\id_stage|reg_file|Read_data2~202_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~200_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|Read_data2~202_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~203_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~203 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data2~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~206 (
// Equation(s):
// \id_stage|reg_file|Read_data2~206_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~203_combout  & ((\id_stage|reg_file|Read_data2~205_combout ))) # (!\id_stage|reg_file|Read_data2~203_combout  & 
// (\id_stage|reg_file|Read_data2~198_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~203_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~198_combout ),
	.datac(\id_stage|reg_file|Read_data2~205_combout ),
	.datad(\id_stage|reg_file|Read_data2~203_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~206_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~206 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N23
dffeas \id_stage|reg_file|reg_file[2][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N23
dffeas \id_stage|reg_file|reg_file[3][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N9
dffeas \id_stage|reg_file|reg_file[5][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N13
dffeas \id_stage|reg_file|reg_file[7][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[4][9]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[4][9]~feeder_combout  = \wb_stage|Write_Data_RegFile[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][9]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N27
dffeas \id_stage|reg_file|reg_file[4][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N25
dffeas \id_stage|reg_file|reg_file[6][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~207 (
// Equation(s):
// \id_stage|reg_file|Read_data2~207_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][9]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] 
// & (\id_stage|reg_file|reg_file[4][9]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[4][9]~q ),
	.datac(\id_stage|reg_file|reg_file[6][9]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~207_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~207 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data2~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~208 (
// Equation(s):
// \id_stage|reg_file|Read_data2~208_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~207_combout  & ((\id_stage|reg_file|reg_file[7][9]~q ))) # (!\id_stage|reg_file|Read_data2~207_combout  & (\id_stage|reg_file|reg_file[5][9]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~207_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][9]~q ),
	.datac(\id_stage|reg_file|reg_file[7][9]~q ),
	.datad(\id_stage|reg_file|Read_data2~207_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~208_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~208 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N29
dffeas \id_stage|reg_file|reg_file[1][9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~209 (
// Equation(s):
// \id_stage|reg_file|Read_data2~209_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (\id_stage|reg_file|Read_data2~208_combout )) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|reg_file[1][9]~q )))))

	.dataa(\id_stage|reg_file|Read_data2~208_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][9]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~209_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~209 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~210 (
// Equation(s):
// \id_stage|reg_file|Read_data2~210_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~209_combout  & ((\id_stage|reg_file|reg_file[3][9]~q ))) # (!\id_stage|reg_file|Read_data2~209_combout  & 
// (\id_stage|reg_file|reg_file[2][9]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~209_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][9]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][9]~q ),
	.datad(\id_stage|reg_file|Read_data2~209_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~210_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~210 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~211 (
// Equation(s):
// \id_stage|reg_file|Read_data2~211_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2[13]~10_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (\id_stage|reg_file|Read_data2~206_combout )) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~210_combout )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~206_combout ),
	.datad(\id_stage|reg_file|Read_data2~210_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~211_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~211 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data2~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~214 (
// Equation(s):
// \id_stage|reg_file|Read_data2~214_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~211_combout  & (\id_stage|reg_file|Read_data2~213_combout )) # (!\id_stage|reg_file|Read_data2~211_combout  & 
// ((\id_stage|reg_file|Read_data2~196_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~211_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~213_combout ),
	.datac(\id_stage|reg_file|Read_data2~196_combout ),
	.datad(\id_stage|reg_file|Read_data2~211_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~214_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~214 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~215 (
// Equation(s):
// \id_stage|reg_file|Read_data2~215_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[9]~9_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~214_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~214_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.datad(\id_stage|reg_file|Read_data2~214_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~215_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~215 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N21
dffeas \id_stage|reg_file|Read_data2[9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~9 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~9_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [9] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|Read_data2 [9]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~9 .lut_mask = 16'h3100;
defparam \id_ex_buffer1|EX1_rs2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N31
dffeas \id_ex_buffer1|EX1_rs2[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[9] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N0
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[9]~32 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[9]~32_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[9]~9_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [9]) # ((\wb_stage|Write_Data_RegFile[9]~9_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs2 [9]),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[9]~32 .lut_mask = 16'hF2E2;
defparam \forwarding_stage|store_rs2_mux|out[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N12
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[9]~33 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[9]~33_combout  = (\forwarding_stage|store_rs2_mux|out[9]~31_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[9]~32_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[9]~31_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[9]~32_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[9]~33 .lut_mask = 16'hFAF0;
defparam \forwarding_stage|store_rs2_mux|out[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y10_N13
dffeas \id_ex_buffer2|EX2_rs2_out[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[9]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[9] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N24
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[9]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[9]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [9]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[9]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y10_N25
dffeas \ex_mem_buffer|MEM_rs2[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[9] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [9],\ex_mem_buffer|MEM_rs2 [8]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N10
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[8]~8 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[8]~8_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [8]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [8]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [8]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_Data_mem_out [8]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[8]~8 .lut_mask = 16'hEE22;
defparam \wb_stage|Write_Data_RegFile[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N9
dffeas \id_stage|reg_file|reg_file[9][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N31
dffeas \id_stage|reg_file|reg_file[11][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N23
dffeas \id_stage|reg_file|reg_file[10][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N15
dffeas \id_stage|reg_file|reg_file[8][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~184 (
// Equation(s):
// \id_stage|reg_file|Read_data2~184_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][8]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][8]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][8]~q ),
	.datac(\id_stage|reg_file|reg_file[8][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~184_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~184 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~185 (
// Equation(s):
// \id_stage|reg_file|Read_data2~185_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~184_combout  & ((\id_stage|reg_file|reg_file[11][8]~q ))) # (!\id_stage|reg_file|Read_data2~184_combout  & (\id_stage|reg_file|reg_file[9][8]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~184_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][8]~q ),
	.datac(\id_stage|reg_file|reg_file[11][8]~q ),
	.datad(\id_stage|reg_file|Read_data2~184_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~185_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~185 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N9
dffeas \id_stage|reg_file|reg_file[2][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N15
dffeas \id_stage|reg_file|reg_file[1][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~188 (
// Equation(s):
// \id_stage|reg_file|Read_data2~188_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[2][8]~q ) # ((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][8]~q  & !\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][8]~q ),
	.datac(\id_stage|reg_file|reg_file[1][8]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~188_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~188 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N5
dffeas \id_stage|reg_file|reg_file[3][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N9
dffeas \id_stage|reg_file|reg_file[5][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N21
dffeas \id_stage|reg_file|reg_file[4][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~186 (
// Equation(s):
// \id_stage|reg_file|Read_data2~186_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][8]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][8]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][8]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~186_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~186 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][8]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][8]~feeder_combout  = \wb_stage|Write_Data_RegFile[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][8]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y17_N11
dffeas \id_stage|reg_file|reg_file[6][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N11
dffeas \id_stage|reg_file|reg_file[7][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~187 (
// Equation(s):
// \id_stage|reg_file|Read_data2~187_combout  = (\id_stage|reg_file|Read_data2~186_combout  & (((\id_stage|reg_file|reg_file[7][8]~q ) # (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~186_combout  & (\id_stage|reg_file|reg_file[6][8]~q  
// & ((\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data2~186_combout ),
	.datab(\id_stage|reg_file|reg_file[6][8]~q ),
	.datac(\id_stage|reg_file|reg_file[7][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~187_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~187 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~189 (
// Equation(s):
// \id_stage|reg_file|Read_data2~189_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~188_combout  & (\id_stage|reg_file|reg_file[3][8]~q )) # (!\id_stage|reg_file|Read_data2~188_combout  & 
// ((\id_stage|reg_file|Read_data2~187_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2~188_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~188_combout ),
	.datac(\id_stage|reg_file|reg_file[3][8]~q ),
	.datad(\id_stage|reg_file|Read_data2~187_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~189_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~189 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~190 (
// Equation(s):
// \id_stage|reg_file|Read_data2~190_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (\id_stage|reg_file|Read_data2~185_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~189_combout )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~185_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~189_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~190_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~190 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data2~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N2
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][8]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][8]~feeder_combout  = \wb_stage|Write_Data_RegFile[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][8]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y13_N3
dffeas \id_stage|reg_file|reg_file[15][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y16_N7
dffeas \id_stage|reg_file|reg_file[13][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y20_N17
dffeas \id_stage|reg_file|reg_file[12][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~191 (
// Equation(s):
// \id_stage|reg_file|Read_data2~191_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][8]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[12][8]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[13][8]~q ),
	.datac(\id_stage|reg_file|reg_file[12][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~191_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~191 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N23
dffeas \id_stage|reg_file|reg_file[14][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~192 (
// Equation(s):
// \id_stage|reg_file|Read_data2~192_combout  = (\id_stage|reg_file|Read_data2~191_combout  & ((\id_stage|reg_file|reg_file[15][8]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~191_combout  & 
// (((\id_stage|reg_file|reg_file[14][8]~q  & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[15][8]~q ),
	.datab(\id_stage|reg_file|Read_data2~191_combout ),
	.datac(\id_stage|reg_file|reg_file[14][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~192_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~192 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data2~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N23
dffeas \id_stage|reg_file|reg_file[30][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N13
dffeas \id_stage|reg_file|reg_file[26][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N25
dffeas \id_stage|reg_file|reg_file[22][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N15
dffeas \id_stage|reg_file|reg_file[18][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~174 (
// Equation(s):
// \id_stage|reg_file|Read_data2~174_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][8]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][8]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][8]~q ),
	.datac(\id_stage|reg_file|reg_file[18][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~174_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~174 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~175 (
// Equation(s):
// \id_stage|reg_file|Read_data2~175_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~174_combout  & (\id_stage|reg_file|reg_file[30][8]~q )) # (!\id_stage|reg_file|Read_data2~174_combout  & ((\id_stage|reg_file|reg_file[26][8]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~174_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][8]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][8]~q ),
	.datad(\id_stage|reg_file|Read_data2~174_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~175_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~175 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N29
dffeas \id_stage|reg_file|reg_file[27][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N11
dffeas \id_stage|reg_file|reg_file[31][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N17
dffeas \id_stage|reg_file|reg_file[23][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N23
dffeas \id_stage|reg_file|reg_file[19][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~181 (
// Equation(s):
// \id_stage|reg_file|Read_data2~181_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][8]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][8]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[23][8]~q ),
	.datac(\id_stage|reg_file|reg_file[19][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~181_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~181 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~182 (
// Equation(s):
// \id_stage|reg_file|Read_data2~182_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~181_combout  & ((\id_stage|reg_file|reg_file[31][8]~q ))) # (!\id_stage|reg_file|Read_data2~181_combout  & (\id_stage|reg_file|reg_file[27][8]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~181_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][8]~q ),
	.datac(\id_stage|reg_file|reg_file[31][8]~q ),
	.datad(\id_stage|reg_file|Read_data2~181_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~182_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~182 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N5
dffeas \id_stage|reg_file|reg_file[21][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N3
dffeas \id_stage|reg_file|reg_file[29][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N1
dffeas \id_stage|reg_file|reg_file[25][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N11
dffeas \id_stage|reg_file|reg_file[17][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~176 (
// Equation(s):
// \id_stage|reg_file|Read_data2~176_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][8]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][8]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][8]~q ),
	.datac(\id_stage|reg_file|reg_file[17][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~176_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~176 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~177 (
// Equation(s):
// \id_stage|reg_file|Read_data2~177_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~176_combout  & ((\id_stage|reg_file|reg_file[29][8]~q ))) # (!\id_stage|reg_file|Read_data2~176_combout  & (\id_stage|reg_file|reg_file[21][8]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~176_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][8]~q ),
	.datac(\id_stage|reg_file|reg_file[29][8]~q ),
	.datad(\id_stage|reg_file|Read_data2~176_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~177_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~177 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N29
dffeas \id_stage|reg_file|reg_file[20][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N15
dffeas \id_stage|reg_file|reg_file[28][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N1
dffeas \id_stage|reg_file|reg_file[24][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N23
dffeas \id_stage|reg_file|reg_file[16][8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~178 (
// Equation(s):
// \id_stage|reg_file|Read_data2~178_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][8]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][8]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][8]~q ),
	.datac(\id_stage|reg_file|reg_file[16][8]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~178_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~178 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~179 (
// Equation(s):
// \id_stage|reg_file|Read_data2~179_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~178_combout  & ((\id_stage|reg_file|reg_file[28][8]~q ))) # (!\id_stage|reg_file|Read_data2~178_combout  & (\id_stage|reg_file|reg_file[20][8]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~178_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][8]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][8]~q ),
	.datad(\id_stage|reg_file|Read_data2~178_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~179_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~179 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~180 (
// Equation(s):
// \id_stage|reg_file|Read_data2~180_combout  = (\if_id_buffer|ID_rs2_ind [1] & (\if_id_buffer|ID_rs2_ind [0])) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~177_combout )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|Read_data2~179_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~177_combout ),
	.datad(\id_stage|reg_file|Read_data2~179_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~180_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~180 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data2~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~183 (
// Equation(s):
// \id_stage|reg_file|Read_data2~183_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~180_combout  & ((\id_stage|reg_file|Read_data2~182_combout ))) # (!\id_stage|reg_file|Read_data2~180_combout  & 
// (\id_stage|reg_file|Read_data2~175_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~180_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~175_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~182_combout ),
	.datad(\id_stage|reg_file|Read_data2~180_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~183_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~183 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~193 (
// Equation(s):
// \id_stage|reg_file|Read_data2~193_combout  = (\id_stage|reg_file|Read_data2~190_combout  & (((\id_stage|reg_file|Read_data2~192_combout )) # (!\id_stage|reg_file|Read_data2[13]~10_combout ))) # (!\id_stage|reg_file|Read_data2~190_combout  & 
// (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~183_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~190_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~192_combout ),
	.datad(\id_stage|reg_file|Read_data2~183_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~193_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~193 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~194 (
// Equation(s):
// \id_stage|reg_file|Read_data2~194_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[8]~8_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~193_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~193_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~193_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~194_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~194 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \id_stage|reg_file|Read_data2[8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~8 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~8_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [8] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\id_stage|reg_file|Read_data2 [8]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~8 .lut_mask = 16'h3010;
defparam \id_ex_buffer1|EX1_rs2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y12_N9
dffeas \id_ex_buffer1|EX1_rs2[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[8] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N14
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[8]~29 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[8]~29_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[8]~8_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [8]) # ((\wb_stage|Write_Data_RegFile[8]~8_combout  & \idhaz2~3_combout 
// ))))

	.dataa(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [8]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[8]~29 .lut_mask = 16'hBBA8;
defparam \forwarding_stage|store_rs2_mux|out[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N24
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[8]~28 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[8]~28_combout  = (\idhaz2~3_combout  & (((\ex_stage|Add0~72_combout )))) # (!\idhaz2~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [8] & (\exhaz2~3_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.datab(\exhaz2~3_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\ex_stage|Add0~72_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[8]~28 .lut_mask = 16'hF808;
defparam \forwarding_stage|store_rs2_mux|out[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N26
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[8]~30 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[8]~30_combout  = (\forwarding_stage|store_rs2_mux|out[8]~28_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[8]~29_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[8]~29_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[8]~28_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[8]~30 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|store_rs2_mux|out[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N27
dffeas \id_ex_buffer2|EX2_rs2_out[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[8]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[8] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N30
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[8]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[8]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_rs2_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[8]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_rs2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N31
dffeas \ex_mem_buffer|MEM_rs2[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[8] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N24
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[9]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[9]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[9]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N25
dffeas \mem_wb_buffer|WB_ALU_OUT[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[9] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N28
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[9]~9 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[9]~9_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [9])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [9])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [9]),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_ALU_OUT [9]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[9]~9 .lut_mask = 16'hCFC0;
defparam \wb_stage|Write_Data_RegFile[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~212 (
// Equation(s):
// \id_stage|reg_file|Read_data1~212_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[14][9]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][9]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][9]~q ),
	.datad(\id_stage|reg_file|reg_file[12][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~212_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~212 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~213 (
// Equation(s):
// \id_stage|reg_file|Read_data1~213_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~212_combout  & ((\id_stage|reg_file|reg_file[15][9]~q ))) # (!\id_stage|reg_file|Read_data1~212_combout  & (\id_stage|reg_file|reg_file[13][9]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~212_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][9]~q ),
	.datac(\id_stage|reg_file|reg_file[15][9]~q ),
	.datad(\id_stage|reg_file|Read_data1~212_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~213_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~213 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~195 (
// Equation(s):
// \id_stage|reg_file|Read_data1~195_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][9]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][9]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][9]~q ),
	.datac(\id_stage|reg_file|reg_file[9][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~195_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~195 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~196 (
// Equation(s):
// \id_stage|reg_file|Read_data1~196_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~195_combout  & ((\id_stage|reg_file|reg_file[11][9]~q ))) # (!\id_stage|reg_file|Read_data1~195_combout  & (\id_stage|reg_file|reg_file[10][9]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~195_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][9]~q ),
	.datac(\id_stage|reg_file|reg_file[11][9]~q ),
	.datad(\id_stage|reg_file|Read_data1~195_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~196_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~196 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~207 (
// Equation(s):
// \id_stage|reg_file|Read_data1~207_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][9]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[4][9]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[4][9]~q ),
	.datac(\id_stage|reg_file|reg_file[6][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~207_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~207 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~208 (
// Equation(s):
// \id_stage|reg_file|Read_data1~208_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~207_combout  & (\id_stage|reg_file|reg_file[7][9]~q )) # (!\id_stage|reg_file|Read_data1~207_combout  & ((\id_stage|reg_file|reg_file[5][9]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~207_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][9]~q ),
	.datac(\id_stage|reg_file|reg_file[5][9]~q ),
	.datad(\id_stage|reg_file|Read_data1~207_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~208_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~208 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~209 (
// Equation(s):
// \id_stage|reg_file|Read_data1~209_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout  & 
// ((\id_stage|reg_file|Read_data1~208_combout ))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|reg_file[1][9]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][9]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|Read_data1~208_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~209_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~209 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~210 (
// Equation(s):
// \id_stage|reg_file|Read_data1~210_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~209_combout  & (\id_stage|reg_file|reg_file[3][9]~q )) # (!\id_stage|reg_file|Read_data1~209_combout  & 
// ((\id_stage|reg_file|reg_file[2][9]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~209_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][9]~q ),
	.datac(\id_stage|reg_file|reg_file[2][9]~q ),
	.datad(\id_stage|reg_file|Read_data1~209_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~210_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~210 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~201 (
// Equation(s):
// \id_stage|reg_file|Read_data1~201_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[24][9]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[16][9]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][9]~q ),
	.datad(\id_stage|reg_file|reg_file[16][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~201_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~201 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~202 (
// Equation(s):
// \id_stage|reg_file|Read_data1~202_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~201_combout  & ((\id_stage|reg_file|reg_file[28][9]~q ))) # (!\id_stage|reg_file|Read_data1~201_combout  & (\id_stage|reg_file|reg_file[20][9]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~201_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][9]~q ),
	.datac(\id_stage|reg_file|reg_file[28][9]~q ),
	.datad(\id_stage|reg_file|Read_data1~201_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~202_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~202 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~199 (
// Equation(s):
// \id_stage|reg_file|Read_data1~199_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][9]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][9]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[18][9]~q ),
	.datac(\id_stage|reg_file|reg_file[22][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~199_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~199 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~200 (
// Equation(s):
// \id_stage|reg_file|Read_data1~200_combout  = (\id_stage|reg_file|Read_data1~199_combout  & ((\id_stage|reg_file|reg_file[30][9]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~199_combout  & 
// (((\id_stage|reg_file|reg_file[26][9]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~199_combout ),
	.datab(\id_stage|reg_file|reg_file[30][9]~q ),
	.datac(\id_stage|reg_file|reg_file[26][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~200_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~200 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~203 (
// Equation(s):
// \id_stage|reg_file|Read_data1~203_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~200_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|Read_data1~202_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~202_combout ),
	.datad(\id_stage|reg_file|Read_data1~200_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~203_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~203 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~204 (
// Equation(s):
// \id_stage|reg_file|Read_data1~204_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][9]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][9]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][9]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~204_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~204 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~205 (
// Equation(s):
// \id_stage|reg_file|Read_data1~205_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~204_combout  & ((\id_stage|reg_file|reg_file[31][9]~q ))) # (!\id_stage|reg_file|Read_data1~204_combout  & (\id_stage|reg_file|reg_file[27][9]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|Read_data1~204_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|Read_data1~204_combout ),
	.datac(\id_stage|reg_file|reg_file[27][9]~q ),
	.datad(\id_stage|reg_file|reg_file[31][9]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~205_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~205 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data1~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~197 (
// Equation(s):
// \id_stage|reg_file|Read_data1~197_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][9]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][9]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][9]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~197_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~197 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~198 (
// Equation(s):
// \id_stage|reg_file|Read_data1~198_combout  = (\id_stage|reg_file|Read_data1~197_combout  & ((\id_stage|reg_file|reg_file[29][9]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~197_combout  & 
// (((\id_stage|reg_file|reg_file[21][9]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data1~197_combout ),
	.datab(\id_stage|reg_file|reg_file[29][9]~q ),
	.datac(\id_stage|reg_file|reg_file[21][9]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~198_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~198 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~206 (
// Equation(s):
// \id_stage|reg_file|Read_data1~206_combout  = (\id_stage|reg_file|Read_data1~203_combout  & (((\id_stage|reg_file|Read_data1~205_combout )) # (!\if_id_buffer|ID_rs1_ind [0]))) # (!\id_stage|reg_file|Read_data1~203_combout  & (\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|Read_data1~198_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~203_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~205_combout ),
	.datad(\id_stage|reg_file|Read_data1~198_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~206_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~206 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data1~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~211 (
// Equation(s):
// \id_stage|reg_file|Read_data1~211_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1[0]~10_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout  & 
// ((\id_stage|reg_file|Read_data1~206_combout ))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1~210_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~210_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datad(\id_stage|reg_file|Read_data1~206_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~211_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~211 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|Read_data1~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~214 (
// Equation(s):
// \id_stage|reg_file|Read_data1~214_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~211_combout  & (\id_stage|reg_file|Read_data1~213_combout )) # (!\id_stage|reg_file|Read_data1~211_combout  & 
// ((\id_stage|reg_file|Read_data1~196_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~211_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~213_combout ),
	.datac(\id_stage|reg_file|Read_data1~196_combout ),
	.datad(\id_stage|reg_file|Read_data1~211_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~214_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~214 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~215 (
// Equation(s):
// \id_stage|reg_file|Read_data1~215_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[9]~9_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~214_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~214_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~214_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~215_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~215 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N29
dffeas \id_stage|reg_file|Read_data1[9] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[9] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~9 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~9_combout  = (\id_stage|reg_file|Read_data1 [9] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data1 [9]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~9 .lut_mask = 16'h080C;
defparam \id_ex_buffer1|EX1_rs1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N13
dffeas \id_ex_buffer1|EX1_rs1[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[9] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[9]~34 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[9]~34_combout  = (\ex_mem_buffer|MEM_ALU_OUT [9] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[9]~9_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [9] & 
// (((\wb_stage|Write_Data_RegFile[9]~9_combout  & \FA|alu_selA[0]~8_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.datab(\FA|alu_selA[1]~9_combout ),
	.datac(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[9]~34 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[9]~35 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[9]~35_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[9]~34_combout ) # ((\id_ex_buffer1|EX1_rs1 [9] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [9]),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[9]~34_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[9]~35 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper1|out[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N28
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~17 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~17_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[9]~35_combout ) # ((\ex_stage|Add0~73_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Add0~73_combout ),
	.datab(\ex_stage|Wrong_prediction~1_combout ),
	.datac(\forwarding_stage|alu_oper1|out[9]~35_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~17 .lut_mask = 16'h3230;
defparam \id_ex_buffer2|EX2_ALU_OPER1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N29
dffeas \id_ex_buffer2|EX2_ALU_OPER1[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[9] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|reg_file[10][7]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[10][7]~feeder_combout  = \wb_stage|Write_Data_RegFile[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][7]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y20_N21
dffeas \id_stage|reg_file|reg_file[10][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N11
dffeas \id_stage|reg_file|reg_file[11][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[9][7]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[9][7]~feeder_combout  = \wb_stage|Write_Data_RegFile[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y17_N11
dffeas \id_stage|reg_file|reg_file[9][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N17
dffeas \id_stage|reg_file|reg_file[8][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~153 (
// Equation(s):
// \id_stage|reg_file|Read_data1~153_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[9][7]~q ) # ((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[8][7]~q  & 
// !\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[9][7]~q ),
	.datab(\id_stage|reg_file|reg_file[8][7]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~153_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~153 .lut_mask = 16'hF0AC;
defparam \id_stage|reg_file|Read_data1~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~154 (
// Equation(s):
// \id_stage|reg_file|Read_data1~154_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~153_combout  & ((\id_stage|reg_file|reg_file[11][7]~q ))) # (!\id_stage|reg_file|Read_data1~153_combout  & (\id_stage|reg_file|reg_file[10][7]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~153_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][7]~q ),
	.datac(\id_stage|reg_file|reg_file[11][7]~q ),
	.datad(\id_stage|reg_file|Read_data1~153_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~154_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~154 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y20_N11
dffeas \id_stage|reg_file|reg_file[14][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N29
dffeas \id_stage|reg_file|reg_file[12][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~170 (
// Equation(s):
// \id_stage|reg_file|Read_data1~170_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[14][7]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][7]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][7]~q ),
	.datad(\id_stage|reg_file|reg_file[12][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~170_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~170 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N13
dffeas \id_stage|reg_file|reg_file[13][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~171 (
// Equation(s):
// \id_stage|reg_file|Read_data1~171_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~170_combout  & (\id_stage|reg_file|reg_file[15][7]~q )) # (!\id_stage|reg_file|Read_data1~170_combout  & ((\id_stage|reg_file|reg_file[13][7]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~170_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~170_combout ),
	.datac(\id_stage|reg_file|reg_file[15][7]~q ),
	.datad(\id_stage|reg_file|reg_file[13][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~171_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~171 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data1~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N11
dffeas \id_stage|reg_file|reg_file[3][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N7
dffeas \id_stage|reg_file|reg_file[2][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N7
dffeas \id_stage|reg_file|reg_file[7][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N11
dffeas \id_stage|reg_file|reg_file[5][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][7]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][7]~feeder_combout  = \wb_stage|Write_Data_RegFile[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][7]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y17_N27
dffeas \id_stage|reg_file|reg_file[6][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N9
dffeas \id_stage|reg_file|reg_file[4][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~165 (
// Equation(s):
// \id_stage|reg_file|Read_data1~165_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][7]~q ) # ((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[4][7]~q  & 
// !\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][7]~q ),
	.datab(\id_stage|reg_file|reg_file[4][7]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~165_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~165 .lut_mask = 16'hF0AC;
defparam \id_stage|reg_file|Read_data1~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~166 (
// Equation(s):
// \id_stage|reg_file|Read_data1~166_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~165_combout  & (\id_stage|reg_file|reg_file[7][7]~q )) # (!\id_stage|reg_file|Read_data1~165_combout  & ((\id_stage|reg_file|reg_file[5][7]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~165_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][7]~q ),
	.datad(\id_stage|reg_file|Read_data1~165_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~166_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~166 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N5
dffeas \id_stage|reg_file|reg_file[1][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~167 (
// Equation(s):
// \id_stage|reg_file|Read_data1~167_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~166_combout ) # ((\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][7]~q  & !\id_stage|reg_file|Read_data1[0]~17_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~166_combout ),
	.datab(\id_stage|reg_file|reg_file[1][7]~q ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~167_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~167 .lut_mask = 16'hF0AC;
defparam \id_stage|reg_file|Read_data1~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~168 (
// Equation(s):
// \id_stage|reg_file|Read_data1~168_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~167_combout  & (\id_stage|reg_file|reg_file[3][7]~q )) # (!\id_stage|reg_file|Read_data1~167_combout  & 
// ((\id_stage|reg_file|reg_file[2][7]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~167_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][7]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][7]~q ),
	.datad(\id_stage|reg_file|Read_data1~167_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~168_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~168 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N31
dffeas \id_stage|reg_file|reg_file[31][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N13
dffeas \id_stage|reg_file|reg_file[27][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N11
dffeas \id_stage|reg_file|reg_file[19][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N21
dffeas \id_stage|reg_file|reg_file[23][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~162 (
// Equation(s):
// \id_stage|reg_file|Read_data1~162_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][7]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][7]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~162_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~162 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~163 (
// Equation(s):
// \id_stage|reg_file|Read_data1~163_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~162_combout  & (\id_stage|reg_file|reg_file[31][7]~q )) # (!\id_stage|reg_file|Read_data1~162_combout  & ((\id_stage|reg_file|reg_file[27][7]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~162_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][7]~q ),
	.datad(\id_stage|reg_file|Read_data1~162_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~163_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~163 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N27
dffeas \id_stage|reg_file|reg_file[28][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N25
dffeas \id_stage|reg_file|reg_file[20][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N31
dffeas \id_stage|reg_file|reg_file[16][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N9
dffeas \id_stage|reg_file|reg_file[24][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~159 (
// Equation(s):
// \id_stage|reg_file|Read_data1~159_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][7]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][7]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~159_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~159 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~160 (
// Equation(s):
// \id_stage|reg_file|Read_data1~160_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~159_combout  & (\id_stage|reg_file|reg_file[28][7]~q )) # (!\id_stage|reg_file|Read_data1~159_combout  & ((\id_stage|reg_file|reg_file[20][7]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~159_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][7]~q ),
	.datac(\id_stage|reg_file|reg_file[20][7]~q ),
	.datad(\id_stage|reg_file|Read_data1~159_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~160_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~160 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N27
dffeas \id_stage|reg_file|reg_file[30][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N27
dffeas \id_stage|reg_file|reg_file[18][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N21
dffeas \id_stage|reg_file|reg_file[22][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~157 (
// Equation(s):
// \id_stage|reg_file|Read_data1~157_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][7]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][7]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[18][7]~q ),
	.datac(\id_stage|reg_file|reg_file[22][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~157_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~157 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N29
dffeas \id_stage|reg_file|reg_file[26][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~158 (
// Equation(s):
// \id_stage|reg_file|Read_data1~158_combout  = (\id_stage|reg_file|Read_data1~157_combout  & ((\id_stage|reg_file|reg_file[30][7]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~157_combout  & 
// (((\id_stage|reg_file|reg_file[26][7]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[30][7]~q ),
	.datab(\id_stage|reg_file|Read_data1~157_combout ),
	.datac(\id_stage|reg_file|reg_file[26][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~158_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~158 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~161 (
// Equation(s):
// \id_stage|reg_file|Read_data1~161_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~158_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|Read_data1~160_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~160_combout ),
	.datad(\id_stage|reg_file|Read_data1~158_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~161_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~161 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y16_N23
dffeas \id_stage|reg_file|reg_file[17][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y16_N21
dffeas \id_stage|reg_file|reg_file[25][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~155 (
// Equation(s):
// \id_stage|reg_file|Read_data1~155_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][7]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][7]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][7]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~155_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~155 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N15
dffeas \id_stage|reg_file|reg_file[29][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N9
dffeas \id_stage|reg_file|reg_file[21][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~156 (
// Equation(s):
// \id_stage|reg_file|Read_data1~156_combout  = (\id_stage|reg_file|Read_data1~155_combout  & ((\id_stage|reg_file|reg_file[29][7]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~155_combout  & 
// (((\id_stage|reg_file|reg_file[21][7]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data1~155_combout ),
	.datab(\id_stage|reg_file|reg_file[29][7]~q ),
	.datac(\id_stage|reg_file|reg_file[21][7]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~156_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~156 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~164 (
// Equation(s):
// \id_stage|reg_file|Read_data1~164_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~161_combout  & (\id_stage|reg_file|Read_data1~163_combout )) # (!\id_stage|reg_file|Read_data1~161_combout  & 
// ((\id_stage|reg_file|Read_data1~156_combout ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~161_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~163_combout ),
	.datac(\id_stage|reg_file|Read_data1~161_combout ),
	.datad(\id_stage|reg_file|Read_data1~156_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~164_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~164 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data1~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~169 (
// Equation(s):
// \id_stage|reg_file|Read_data1~169_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout ) # ((\id_stage|reg_file|Read_data1~164_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1~168_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~168_combout ),
	.datad(\id_stage|reg_file|Read_data1~164_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~169_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~169 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~172 (
// Equation(s):
// \id_stage|reg_file|Read_data1~172_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~169_combout  & ((\id_stage|reg_file|Read_data1~171_combout ))) # (!\id_stage|reg_file|Read_data1~169_combout  & 
// (\id_stage|reg_file|Read_data1~154_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~169_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~154_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~171_combout ),
	.datad(\id_stage|reg_file|Read_data1~169_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~172_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~172 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~173 (
// Equation(s):
// \id_stage|reg_file|Read_data1~173_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|Write_Data_RegFile[7]~7_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~172_combout ) # ((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[7]~7_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.datad(\id_stage|reg_file|Read_data1~172_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~173_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~173 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N31
dffeas \id_stage|reg_file|Read_data1[7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~7 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~7_combout  = (\id_stage|reg_file|Read_data1 [7] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|reg_file|Read_data1 [7]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~7 .lut_mask = 16'h00B0;
defparam \id_ex_buffer1|EX1_rs1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y12_N9
dffeas \id_ex_buffer1|EX1_rs1[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[7] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[7]~29 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[7]~29_combout  = (\ex_mem_buffer|MEM_ALU_OUT [7] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[7]~7_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [7] & 
// (\wb_stage|Write_Data_RegFile[7]~7_combout  & (\FA|alu_selA[0]~8_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.datab(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[7]~29 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper1|out[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[7]~30 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[7]~30_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[7]~29_combout ) # ((\id_ex_buffer1|EX1_rs1 [7] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [7]),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[7]~29_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[7]~30 .lut_mask = 16'h3320;
defparam \forwarding_stage|alu_oper1|out[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out~28 (
// Equation(s):
// \forwarding_stage|alu_oper1|out~28_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~17_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [7]))))

	.dataa(\ex_stage|alu|res [7]),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~17_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out~28 .lut_mask = 16'hE200;
defparam \forwarding_stage|alu_oper1|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~16 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~16_combout  = (\rst~input_o  & ((\forwarding_stage|alu_oper1|out[7]~30_combout ) # ((\forwarding_stage|alu_oper1|out~28_combout )))) # (!\rst~input_o  & (!\ex_stage|Wrong_prediction~0_combout  & 
// ((\forwarding_stage|alu_oper1|out[7]~30_combout ) # (\forwarding_stage|alu_oper1|out~28_combout ))))

	.dataa(\rst~input_o ),
	.datab(\forwarding_stage|alu_oper1|out[7]~30_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\forwarding_stage|alu_oper1|out~28_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~16 .lut_mask = 16'hAF8C;
defparam \id_ex_buffer2|EX2_ALU_OPER1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y8_N29
dffeas \id_ex_buffer2|EX2_ALU_OPER1[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_ALU_OPER1~16_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[7] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~39 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~39_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [7]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [9]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~39 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~40 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~40_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~35_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~39_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~35_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~40 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~41 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~41_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~26_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~40_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~26_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~41 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~13 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~13_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & !\id_ex_buffer2|EX2_ALU_OPER2 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~13 .lut_mask = 16'h000F;
defparam \ex_stage|alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N6
cycloneive_lcell_comb \ex_stage|alu|Mux19~0 (
// Equation(s):
// \ex_stage|alu|Mux19~0_combout  = (\ex_stage|alu|ShiftLeft0~13_combout  & (!\ex_stage|alu|ShiftLeft0~11_combout  & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftLeft0~14_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~13_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~0 .lut_mask = 16'h0200;
defparam \ex_stage|alu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~55 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~55_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [20])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [18])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~55 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~29 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~29_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [19])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [17])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~29 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~56 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~56_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~55_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~29_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\ex_stage|alu|ShiftRight0~55_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~56 .lut_mask = 16'hDD88;
defparam \ex_stage|alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~53 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~53_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [24])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [22])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~53 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~26 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~26_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [23])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [21])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~26 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~54 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~54_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~53_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~26_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~53_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~54 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~57 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~57_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~54_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~56_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(\ex_stage|alu|ShiftRight0~56_combout ),
	.datad(\ex_stage|alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~57 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~22 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~22_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [27])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [25])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~22 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~51 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~51_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~50_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~22_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~50_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~51 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~52 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~52_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~49_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~51_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~51_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftRight0~49_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~52 .lut_mask = 16'hC088;
defparam \ex_stage|alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~58 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~58_combout  = (\ex_stage|alu|ShiftRight0~52_combout ) # ((\ex_stage|alu|ShiftRight0~57_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [3]))

	.dataa(\ex_stage|alu|ShiftRight0~57_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftRight0~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~58 .lut_mask = 16'hF2F2;
defparam \ex_stage|alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N20
cycloneive_lcell_comb \ex_stage|alu|Mux19~3 (
// Equation(s):
// \ex_stage|alu|Mux19~3_combout  = (\ex_stage|alu|Mux18~5_combout  & (((\ex_stage|alu|Mux18~4_combout  & \ex_stage|alu|ShiftRight0~58_combout )))) # (!\ex_stage|alu|Mux18~5_combout  & ((\ex_stage|alu|Mux19~0_combout ) # ((!\ex_stage|alu|Mux18~4_combout ))))

	.dataa(\ex_stage|alu|Mux19~0_combout ),
	.datab(\ex_stage|alu|Mux18~5_combout ),
	.datac(\ex_stage|alu|Mux18~4_combout ),
	.datad(\ex_stage|alu|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~3 .lut_mask = 16'hE323;
defparam \ex_stage|alu|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N22
cycloneive_lcell_comb \ex_stage|alu|Mux19~4 (
// Equation(s):
// \ex_stage|alu|Mux19~4_combout  = (\ex_stage|alu|Mux18~3_combout  & (((\ex_stage|alu|Mux19~3_combout )))) # (!\ex_stage|alu|Mux18~3_combout  & ((\ex_stage|alu|Mux19~3_combout  & (\ex_stage|alu|ShiftLeft0~68_combout )) # (!\ex_stage|alu|Mux19~3_combout  & 
// ((\ex_stage|alu|ShiftLeft0~41_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~68_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~41_combout ),
	.datac(\ex_stage|alu|Mux18~3_combout ),
	.datad(\ex_stage|alu|Mux19~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~4 .lut_mask = 16'hFA0C;
defparam \ex_stage|alu|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~53 (
// Equation(s):
// \ex_stage|alu|Add0~53_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [17]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~53 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~47 (
// Equation(s):
// \ex_stage|alu|Add0~47_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [15])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~47 .lut_mask = 16'h55AA;
defparam \ex_stage|alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N4
cycloneive_lcell_comb \if_id_buffer|ID_INST~14 (
// Equation(s):
// \if_id_buffer|ID_INST~14_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~14_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~14 .lut_mask = 16'h0F00;
defparam \if_id_buffer|ID_INST~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N5
dffeas \if_id_buffer|ID_INST[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[14] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~17 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~17_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & (\id_stage|reg_file|Read_data2 [14])) # (!\id_stage|cu|is_oper2_immed~combout  & ((\if_id_buffer|ID_INST [14])))))

	.dataa(\id_stage|reg_file|Read_data2 [14]),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\if_id_buffer|ID_INST [14]),
	.datad(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~17 .lut_mask = 16'h00B8;
defparam \id_ex_buffer1|EX1_forward_to_B~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N31
dffeas \id_ex_buffer1|EX1_forward_to_B[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[14] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[14]~46 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[14]~46_combout  = (\forwarding_stage|alu_oper2|out[0]~2_combout  & ((\wb_stage|Write_Data_RegFile[14]~14_combout ) # ((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [14])))) # 
// (!\forwarding_stage|alu_oper2|out[0]~2_combout  & (\forwarding_stage|alu_oper2|out[0]~1_combout  & (\ex_mem_buffer|MEM_ALU_OUT [14])))

	.dataa(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.datad(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[14]~46 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[14]~47 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[14]~47_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[14]~46_combout ) # ((\ex_stage|Add0~78_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\forwarding_stage|alu_oper2|out[14]~46_combout ),
	.datac(\ex_stage|Add0~78_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[14]~47 .lut_mask = 16'h5444;
defparam \forwarding_stage|alu_oper2|out[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[14]~48 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[14]~48_combout  = (\forwarding_stage|alu_oper2|out[14]~47_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [14]))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B [14]),
	.datad(\forwarding_stage|alu_oper2|out[14]~47_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[14]~48 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N5
dffeas \id_ex_buffer2|EX2_ALU_OPER2[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[14]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[14] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~44 (
// Equation(s):
// \ex_stage|alu|Add0~44_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [14]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~44 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~41 (
// Equation(s):
// \ex_stage|alu|Add0~41_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [13] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [13]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~41 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~38 (
// Equation(s):
// \ex_stage|alu|Add0~38_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [12] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [12]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~38 .lut_mask = 16'h5A5A;
defparam \ex_stage|alu|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|Add0~35 (
// Equation(s):
// \ex_stage|alu|Add0~35_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [11] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [11]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~35 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[9]~31 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[9]~31_combout  = (\wb_stage|Write_Data_RegFile[9]~9_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\forwarding_stage|alu_oper2|out[0]~1_combout  & \ex_mem_buffer|MEM_ALU_OUT [9])))) # 
// (!\wb_stage|Write_Data_RegFile[9]~9_combout  & (\forwarding_stage|alu_oper2|out[0]~1_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [9]))))

	.dataa(\wb_stage|Write_Data_RegFile[9]~9_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[9]~31 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[9]~32 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[9]~32_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[9]~31_combout ) # ((\ex_stage|Add0~73_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\ex_stage|Add0~73_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[9]~31_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[9]~32 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper2|out[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~12 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~12_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & (\id_stage|reg_file|Read_data2 [9])) # (!\id_stage|cu|is_oper2_immed~combout  & ((\if_id_buffer|ID_INST [9])))))

	.dataa(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.datab(\id_stage|reg_file|Read_data2 [9]),
	.datac(\if_id_buffer|ID_INST [9]),
	.datad(\id_stage|cu|is_oper2_immed~combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~12 .lut_mask = 16'h4450;
defparam \id_ex_buffer1|EX1_forward_to_B~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N25
dffeas \id_ex_buffer1|EX1_forward_to_B[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[9] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[9]~33 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[9]~33_combout  = (\forwarding_stage|alu_oper2|out[9]~32_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [9]))

	.dataa(\forwarding_stage|alu_oper2|out~5_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper2|out[9]~32_combout ),
	.datad(\id_ex_buffer1|EX1_forward_to_B [9]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[9]~33 .lut_mask = 16'hFAF0;
defparam \forwarding_stage|alu_oper2|out[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N1
dffeas \id_ex_buffer2|EX2_ALU_OPER2[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[9]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[9] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~29 (
// Equation(s):
// \ex_stage|alu|Add0~29_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [9]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~29 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N28
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~11 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~11_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & ((\id_stage|reg_file|Read_data2 [8]))) # (!\id_stage|cu|is_oper2_immed~combout  & (\if_id_buffer|ID_INST [8]))))

	.dataa(\if_id_buffer|ID_INST [8]),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_stage|reg_file|Read_data2 [8]),
	.datad(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~11 .lut_mask = 16'h00E2;
defparam \id_ex_buffer1|EX1_forward_to_B~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y11_N29
dffeas \id_ex_buffer1|EX1_forward_to_B[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[8] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[8]~28 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[8]~28_combout  = (\ex_mem_buffer|MEM_ALU_OUT [8] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ) # ((\wb_stage|Write_Data_RegFile[8]~8_combout  & \forwarding_stage|alu_oper2|out[0]~2_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [8] & (((\wb_stage|Write_Data_RegFile[8]~8_combout  & \forwarding_stage|alu_oper2|out[0]~2_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.datab(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datac(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[8]~28 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[8]~29 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[8]~29_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[8]~28_combout ) # ((\ex_stage|Add0~72_combout  & \idhaz2~3_combout ))))

	.dataa(\ex_stage|Add0~72_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[8]~28_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[8]~29 .lut_mask = 16'h3320;
defparam \forwarding_stage|alu_oper2|out[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[8]~30 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[8]~30_combout  = (\forwarding_stage|alu_oper2|out[8]~29_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [8]))

	.dataa(\forwarding_stage|alu_oper2|out~5_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_forward_to_B [8]),
	.datad(\forwarding_stage|alu_oper2|out[8]~29_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[8]~30 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N23
dffeas \id_ex_buffer2|EX2_ALU_OPER2[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[8]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[8] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~26 (
// Equation(s):
// \ex_stage|alu|Add0~26_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [8] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [8]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~26 .lut_mask = 16'h5A5A;
defparam \ex_stage|alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~9 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~9_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & ((\id_stage|reg_file|Read_data2 [6]))) # (!\id_stage|cu|is_oper2_immed~combout  & (\if_id_buffer|ID_INST [6]))))

	.dataa(\if_id_buffer|ID_INST [6]),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_stage|reg_file|Read_data2 [6]),
	.datad(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~9 .lut_mask = 16'h00E2;
defparam \id_ex_buffer1|EX1_forward_to_B~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N5
dffeas \id_ex_buffer1|EX1_forward_to_B[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[6] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[6]~22 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[6]~22_combout  = (\ex_mem_buffer|MEM_ALU_OUT [6] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ) # ((\wb_stage|Write_Data_RegFile[6]~6_combout  & \forwarding_stage|alu_oper2|out[0]~2_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [6] & (\wb_stage|Write_Data_RegFile[6]~6_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.datab(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[6]~22 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[6]~23 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[6]~23_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[6]~22_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~70_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\ex_stage|Add0~70_combout ),
	.datac(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datad(\forwarding_stage|alu_oper2|out[6]~22_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[6]~23 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper2|out[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[6]~24 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[6]~24_combout  = (\forwarding_stage|alu_oper2|out[6]~23_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [6] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [6]),
	.datab(\forwarding_stage|alu_oper2|out[6]~23_combout ),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[6]~24 .lut_mask = 16'hECEC;
defparam \forwarding_stage|alu_oper2|out[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y9_N29
dffeas \id_ex_buffer2|EX2_ALU_OPER2[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[6] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N18
cycloneive_lcell_comb \ex_stage|alu|Add0~20 (
// Equation(s):
// \ex_stage|alu|Add0~20_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [6] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [6]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~20 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~8 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~8_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & (\id_stage|reg_file|Read_data2 [5])) # (!\id_stage|cu|is_oper2_immed~combout  & ((\if_id_buffer|ID_INST [5])))))

	.dataa(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.datab(\id_stage|reg_file|Read_data2 [5]),
	.datac(\if_id_buffer|ID_INST [5]),
	.datad(\id_stage|cu|is_oper2_immed~combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~8 .lut_mask = 16'h4450;
defparam \id_ex_buffer1|EX1_forward_to_B~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N23
dffeas \id_ex_buffer1|EX1_forward_to_B[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[5] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[5]~19 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[5]~19_combout  = (\forwarding_stage|alu_oper2|out[0]~2_combout  & ((\wb_stage|Write_Data_RegFile[5]~5_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [5] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\forwarding_stage|alu_oper2|out[0]~2_combout  & (((\ex_mem_buffer|MEM_ALU_OUT [5] & \forwarding_stage|alu_oper2|out[0]~1_combout ))))

	.dataa(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datab(\wb_stage|Write_Data_RegFile[5]~5_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [5]),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[5]~19 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[5]~20 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[5]~20_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[5]~19_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~14_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\forwarding_stage|alu_oper2|out[5]~19_combout ),
	.datad(\ex_stage|Add0~14_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[5]~20 .lut_mask = 16'h3230;
defparam \forwarding_stage|alu_oper2|out[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[5]~21 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[5]~21_combout  = (\forwarding_stage|alu_oper2|out[5]~20_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [5] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_forward_to_B [5]),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[5]~20_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[5]~21 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y9_N15
dffeas \id_ex_buffer2|EX2_ALU_OPER2[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[5] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|Add0~17 (
// Equation(s):
// \ex_stage|alu|Add0~17_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [5] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [5]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~17 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~14 (
// Equation(s):
// \ex_stage|alu|Add0~14_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [4] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~14 .lut_mask = 16'h55AA;
defparam \ex_stage|alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~11 (
// Equation(s):
// \ex_stage|alu|Add0~11_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [3])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~11 .lut_mask = 16'h3C3C;
defparam \ex_stage|alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~8 (
// Equation(s):
// \ex_stage|alu|Add0~8_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [2] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~8 .lut_mask = 16'h5A5A;
defparam \ex_stage|alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|Add0~5 (
// Equation(s):
// \ex_stage|alu|Add0~5_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~5 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|Add0~0 (
// Equation(s):
// \ex_stage|alu|Add0~0_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [0])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~0 .lut_mask = 16'h55AA;
defparam \ex_stage|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~2 (
// Equation(s):
// \ex_stage|alu|Add0~2_cout  = CARRY(\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ex_stage|alu|Add0~2_cout ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~2 .lut_mask = 16'h00AA;
defparam \ex_stage|alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|Add0~3 (
// Equation(s):
// \ex_stage|alu|Add0~3_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [0] & ((\ex_stage|alu|Add0~0_combout  & (\ex_stage|alu|Add0~2_cout  & VCC)) # (!\ex_stage|alu|Add0~0_combout  & (!\ex_stage|alu|Add0~2_cout )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [0] & 
// ((\ex_stage|alu|Add0~0_combout  & (!\ex_stage|alu|Add0~2_cout )) # (!\ex_stage|alu|Add0~0_combout  & ((\ex_stage|alu|Add0~2_cout ) # (GND)))))
// \ex_stage|alu|Add0~4  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [0] & (!\ex_stage|alu|Add0~0_combout  & !\ex_stage|alu|Add0~2_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [0] & ((!\ex_stage|alu|Add0~2_cout ) # (!\ex_stage|alu|Add0~0_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.datab(\ex_stage|alu|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~2_cout ),
	.combout(\ex_stage|alu|Add0~3_combout ),
	.cout(\ex_stage|alu|Add0~4 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~3 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~6 (
// Equation(s):
// \ex_stage|alu|Add0~6_combout  = ((\id_ex_buffer2|EX2_ALU_OPER1 [1] $ (\ex_stage|alu|Add0~5_combout  $ (!\ex_stage|alu|Add0~4 )))) # (GND)
// \ex_stage|alu|Add0~7  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [1] & ((\ex_stage|alu|Add0~5_combout ) # (!\ex_stage|alu|Add0~4 ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [1] & (\ex_stage|alu|Add0~5_combout  & !\ex_stage|alu|Add0~4 )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datab(\ex_stage|alu|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~4 ),
	.combout(\ex_stage|alu|Add0~6_combout ),
	.cout(\ex_stage|alu|Add0~7 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~6 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~9 (
// Equation(s):
// \ex_stage|alu|Add0~9_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [2] & ((\ex_stage|alu|Add0~8_combout  & (\ex_stage|alu|Add0~7  & VCC)) # (!\ex_stage|alu|Add0~8_combout  & (!\ex_stage|alu|Add0~7 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [2] & 
// ((\ex_stage|alu|Add0~8_combout  & (!\ex_stage|alu|Add0~7 )) # (!\ex_stage|alu|Add0~8_combout  & ((\ex_stage|alu|Add0~7 ) # (GND)))))
// \ex_stage|alu|Add0~10  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [2] & (!\ex_stage|alu|Add0~8_combout  & !\ex_stage|alu|Add0~7 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [2] & ((!\ex_stage|alu|Add0~7 ) # (!\ex_stage|alu|Add0~8_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datab(\ex_stage|alu|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~7 ),
	.combout(\ex_stage|alu|Add0~9_combout ),
	.cout(\ex_stage|alu|Add0~10 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~9 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|Add0~12 (
// Equation(s):
// \ex_stage|alu|Add0~12_combout  = ((\ex_stage|alu|Add0~11_combout  $ (\id_ex_buffer2|EX2_ALU_OPER1 [3] $ (!\ex_stage|alu|Add0~10 )))) # (GND)
// \ex_stage|alu|Add0~13  = CARRY((\ex_stage|alu|Add0~11_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [3]) # (!\ex_stage|alu|Add0~10 ))) # (!\ex_stage|alu|Add0~11_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [3] & !\ex_stage|alu|Add0~10 )))

	.dataa(\ex_stage|alu|Add0~11_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~10 ),
	.combout(\ex_stage|alu|Add0~12_combout ),
	.cout(\ex_stage|alu|Add0~13 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~12 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~15 (
// Equation(s):
// \ex_stage|alu|Add0~15_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [4] & ((\ex_stage|alu|Add0~14_combout  & (\ex_stage|alu|Add0~13  & VCC)) # (!\ex_stage|alu|Add0~14_combout  & (!\ex_stage|alu|Add0~13 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [4] & 
// ((\ex_stage|alu|Add0~14_combout  & (!\ex_stage|alu|Add0~13 )) # (!\ex_stage|alu|Add0~14_combout  & ((\ex_stage|alu|Add0~13 ) # (GND)))))
// \ex_stage|alu|Add0~16  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [4] & (!\ex_stage|alu|Add0~14_combout  & !\ex_stage|alu|Add0~13 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [4] & ((!\ex_stage|alu|Add0~13 ) # (!\ex_stage|alu|Add0~14_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.datab(\ex_stage|alu|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~13 ),
	.combout(\ex_stage|alu|Add0~15_combout ),
	.cout(\ex_stage|alu|Add0~16 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~15 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|Add0~18 (
// Equation(s):
// \ex_stage|alu|Add0~18_combout  = ((\ex_stage|alu|Add0~17_combout  $ (\id_ex_buffer2|EX2_ALU_OPER1 [5] $ (!\ex_stage|alu|Add0~16 )))) # (GND)
// \ex_stage|alu|Add0~19  = CARRY((\ex_stage|alu|Add0~17_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [5]) # (!\ex_stage|alu|Add0~16 ))) # (!\ex_stage|alu|Add0~17_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [5] & !\ex_stage|alu|Add0~16 )))

	.dataa(\ex_stage|alu|Add0~17_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~16 ),
	.combout(\ex_stage|alu|Add0~18_combout ),
	.cout(\ex_stage|alu|Add0~19 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~18 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Add0~21 (
// Equation(s):
// \ex_stage|alu|Add0~21_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [6] & ((\ex_stage|alu|Add0~20_combout  & (\ex_stage|alu|Add0~19  & VCC)) # (!\ex_stage|alu|Add0~20_combout  & (!\ex_stage|alu|Add0~19 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [6] & 
// ((\ex_stage|alu|Add0~20_combout  & (!\ex_stage|alu|Add0~19 )) # (!\ex_stage|alu|Add0~20_combout  & ((\ex_stage|alu|Add0~19 ) # (GND)))))
// \ex_stage|alu|Add0~22  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [6] & (!\ex_stage|alu|Add0~20_combout  & !\ex_stage|alu|Add0~19 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [6] & ((!\ex_stage|alu|Add0~19 ) # (!\ex_stage|alu|Add0~20_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.datab(\ex_stage|alu|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~19 ),
	.combout(\ex_stage|alu|Add0~21_combout ),
	.cout(\ex_stage|alu|Add0~22 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~21 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~24 (
// Equation(s):
// \ex_stage|alu|Add0~24_combout  = ((\ex_stage|alu|Add0~23_combout  $ (\id_ex_buffer2|EX2_ALU_OPER1 [7] $ (!\ex_stage|alu|Add0~22 )))) # (GND)
// \ex_stage|alu|Add0~25  = CARRY((\ex_stage|alu|Add0~23_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [7]) # (!\ex_stage|alu|Add0~22 ))) # (!\ex_stage|alu|Add0~23_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [7] & !\ex_stage|alu|Add0~22 )))

	.dataa(\ex_stage|alu|Add0~23_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~22 ),
	.combout(\ex_stage|alu|Add0~24_combout ),
	.cout(\ex_stage|alu|Add0~25 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~24 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|Add0~27 (
// Equation(s):
// \ex_stage|alu|Add0~27_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [8] & ((\ex_stage|alu|Add0~26_combout  & (\ex_stage|alu|Add0~25  & VCC)) # (!\ex_stage|alu|Add0~26_combout  & (!\ex_stage|alu|Add0~25 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [8] & 
// ((\ex_stage|alu|Add0~26_combout  & (!\ex_stage|alu|Add0~25 )) # (!\ex_stage|alu|Add0~26_combout  & ((\ex_stage|alu|Add0~25 ) # (GND)))))
// \ex_stage|alu|Add0~28  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [8] & (!\ex_stage|alu|Add0~26_combout  & !\ex_stage|alu|Add0~25 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [8] & ((!\ex_stage|alu|Add0~25 ) # (!\ex_stage|alu|Add0~26_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datab(\ex_stage|alu|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~25 ),
	.combout(\ex_stage|alu|Add0~27_combout ),
	.cout(\ex_stage|alu|Add0~28 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~27 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|Add0~30 (
// Equation(s):
// \ex_stage|alu|Add0~30_combout  = ((\ex_stage|alu|Add0~29_combout  $ (\id_ex_buffer2|EX2_ALU_OPER1 [9] $ (!\ex_stage|alu|Add0~28 )))) # (GND)
// \ex_stage|alu|Add0~31  = CARRY((\ex_stage|alu|Add0~29_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [9]) # (!\ex_stage|alu|Add0~28 ))) # (!\ex_stage|alu|Add0~29_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [9] & !\ex_stage|alu|Add0~28 )))

	.dataa(\ex_stage|alu|Add0~29_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~28 ),
	.combout(\ex_stage|alu|Add0~30_combout ),
	.cout(\ex_stage|alu|Add0~31 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~30 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|Add0~33 (
// Equation(s):
// \ex_stage|alu|Add0~33_combout  = (\ex_stage|alu|Add0~32_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [10] & (\ex_stage|alu|Add0~31  & VCC)) # (!\id_ex_buffer2|EX2_ALU_OPER1 [10] & (!\ex_stage|alu|Add0~31 )))) # (!\ex_stage|alu|Add0~32_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [10] & (!\ex_stage|alu|Add0~31 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [10] & ((\ex_stage|alu|Add0~31 ) # (GND)))))
// \ex_stage|alu|Add0~34  = CARRY((\ex_stage|alu|Add0~32_combout  & (!\id_ex_buffer2|EX2_ALU_OPER1 [10] & !\ex_stage|alu|Add0~31 )) # (!\ex_stage|alu|Add0~32_combout  & ((!\ex_stage|alu|Add0~31 ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [10]))))

	.dataa(\ex_stage|alu|Add0~32_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~31 ),
	.combout(\ex_stage|alu|Add0~33_combout ),
	.cout(\ex_stage|alu|Add0~34 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~33 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~36 (
// Equation(s):
// \ex_stage|alu|Add0~36_combout  = ((\ex_stage|alu|Add0~35_combout  $ (\id_ex_buffer2|EX2_ALU_OPER1 [11] $ (!\ex_stage|alu|Add0~34 )))) # (GND)
// \ex_stage|alu|Add0~37  = CARRY((\ex_stage|alu|Add0~35_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [11]) # (!\ex_stage|alu|Add0~34 ))) # (!\ex_stage|alu|Add0~35_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [11] & !\ex_stage|alu|Add0~34 )))

	.dataa(\ex_stage|alu|Add0~35_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~34 ),
	.combout(\ex_stage|alu|Add0~36_combout ),
	.cout(\ex_stage|alu|Add0~37 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~36 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|Add0~39 (
// Equation(s):
// \ex_stage|alu|Add0~39_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [12] & ((\ex_stage|alu|Add0~38_combout  & (\ex_stage|alu|Add0~37  & VCC)) # (!\ex_stage|alu|Add0~38_combout  & (!\ex_stage|alu|Add0~37 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [12] & 
// ((\ex_stage|alu|Add0~38_combout  & (!\ex_stage|alu|Add0~37 )) # (!\ex_stage|alu|Add0~38_combout  & ((\ex_stage|alu|Add0~37 ) # (GND)))))
// \ex_stage|alu|Add0~40  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [12] & (!\ex_stage|alu|Add0~38_combout  & !\ex_stage|alu|Add0~37 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [12] & ((!\ex_stage|alu|Add0~37 ) # (!\ex_stage|alu|Add0~38_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.datab(\ex_stage|alu|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~37 ),
	.combout(\ex_stage|alu|Add0~39_combout ),
	.cout(\ex_stage|alu|Add0~40 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~39 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~42 (
// Equation(s):
// \ex_stage|alu|Add0~42_combout  = ((\ex_stage|alu|Add0~41_combout  $ (\id_ex_buffer2|EX2_ALU_OPER1 [13] $ (!\ex_stage|alu|Add0~40 )))) # (GND)
// \ex_stage|alu|Add0~43  = CARRY((\ex_stage|alu|Add0~41_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [13]) # (!\ex_stage|alu|Add0~40 ))) # (!\ex_stage|alu|Add0~41_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [13] & !\ex_stage|alu|Add0~40 )))

	.dataa(\ex_stage|alu|Add0~41_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~40 ),
	.combout(\ex_stage|alu|Add0~42_combout ),
	.cout(\ex_stage|alu|Add0~43 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~42 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|Add0~45 (
// Equation(s):
// \ex_stage|alu|Add0~45_combout  = (\ex_stage|alu|Add0~44_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [14] & (\ex_stage|alu|Add0~43  & VCC)) # (!\id_ex_buffer2|EX2_ALU_OPER1 [14] & (!\ex_stage|alu|Add0~43 )))) # (!\ex_stage|alu|Add0~44_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [14] & (!\ex_stage|alu|Add0~43 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [14] & ((\ex_stage|alu|Add0~43 ) # (GND)))))
// \ex_stage|alu|Add0~46  = CARRY((\ex_stage|alu|Add0~44_combout  & (!\id_ex_buffer2|EX2_ALU_OPER1 [14] & !\ex_stage|alu|Add0~43 )) # (!\ex_stage|alu|Add0~44_combout  & ((!\ex_stage|alu|Add0~43 ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [14]))))

	.dataa(\ex_stage|alu|Add0~44_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~43 ),
	.combout(\ex_stage|alu|Add0~45_combout ),
	.cout(\ex_stage|alu|Add0~46 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~45 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~48 (
// Equation(s):
// \ex_stage|alu|Add0~48_combout  = ((\ex_stage|alu|Add0~47_combout  $ (\id_ex_buffer2|EX2_ALU_OPER1 [15] $ (!\ex_stage|alu|Add0~46 )))) # (GND)
// \ex_stage|alu|Add0~49  = CARRY((\ex_stage|alu|Add0~47_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [15]) # (!\ex_stage|alu|Add0~46 ))) # (!\ex_stage|alu|Add0~47_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [15] & !\ex_stage|alu|Add0~46 )))

	.dataa(\ex_stage|alu|Add0~47_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~46 ),
	.combout(\ex_stage|alu|Add0~48_combout ),
	.cout(\ex_stage|alu|Add0~49 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~48 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|Add0~51 (
// Equation(s):
// \ex_stage|alu|Add0~51_combout  = (\ex_stage|alu|Add0~50_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [16] & (\ex_stage|alu|Add0~49  & VCC)) # (!\id_ex_buffer2|EX2_ALU_OPER1 [16] & (!\ex_stage|alu|Add0~49 )))) # (!\ex_stage|alu|Add0~50_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [16] & (!\ex_stage|alu|Add0~49 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [16] & ((\ex_stage|alu|Add0~49 ) # (GND)))))
// \ex_stage|alu|Add0~52  = CARRY((\ex_stage|alu|Add0~50_combout  & (!\id_ex_buffer2|EX2_ALU_OPER1 [16] & !\ex_stage|alu|Add0~49 )) # (!\ex_stage|alu|Add0~50_combout  & ((!\ex_stage|alu|Add0~49 ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [16]))))

	.dataa(\ex_stage|alu|Add0~50_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~49 ),
	.combout(\ex_stage|alu|Add0~51_combout ),
	.cout(\ex_stage|alu|Add0~52 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~51 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~54 (
// Equation(s):
// \ex_stage|alu|Add0~54_combout  = ((\id_ex_buffer2|EX2_ALU_OPER1 [17] $ (\ex_stage|alu|Add0~53_combout  $ (!\ex_stage|alu|Add0~52 )))) # (GND)
// \ex_stage|alu|Add0~55  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [17] & ((\ex_stage|alu|Add0~53_combout ) # (!\ex_stage|alu|Add0~52 ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [17] & (\ex_stage|alu|Add0~53_combout  & !\ex_stage|alu|Add0~52 )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datab(\ex_stage|alu|Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~52 ),
	.combout(\ex_stage|alu|Add0~54_combout ),
	.cout(\ex_stage|alu|Add0~55 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~54 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|Mux19~2 (
// Equation(s):
// \ex_stage|alu|Mux19~2_combout  = (\ex_stage|alu|Mux10~7_combout  & (((!\id_ex_buffer2|EX2_ALU_OPER1 [17] & !\id_ex_buffer2|EX2_ALU_OPER2 [17])) # (!\ex_stage|alu|Mux4~19_combout ))) # (!\ex_stage|alu|Mux10~7_combout  & (\ex_stage|alu|Mux4~19_combout  & 
// (\id_ex_buffer2|EX2_ALU_OPER1 [17] $ (\id_ex_buffer2|EX2_ALU_OPER2 [17]))))

	.dataa(\ex_stage|alu|Mux10~7_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [17]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~2 .lut_mask = 16'h1A6A;
defparam \ex_stage|alu|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux19~5 (
// Equation(s):
// \ex_stage|alu|Mux19~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux19~2_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux19~2_combout  & (\ex_stage|alu|Mux19~4_combout )) # (!\ex_stage|alu|Mux19~2_combout  & 
// ((\ex_stage|alu|Add0~54_combout )))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Mux19~4_combout ),
	.datac(\ex_stage|alu|Add0~54_combout ),
	.datad(\ex_stage|alu|Mux19~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~5 .lut_mask = 16'hEE50;
defparam \ex_stage|alu|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N6
cycloneive_lcell_comb \ex_stage|alu|Mux19~6 (
// Equation(s):
// \ex_stage|alu|Mux19~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux19~1_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux19~5_combout )))))

	.dataa(\ex_stage|alu|Mux19~1_combout ),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux19~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux19~6 .lut_mask = 16'h0B08;
defparam \ex_stage|alu|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N28
cycloneive_lcell_comb \ex_stage|alu|Mux34~0 (
// Equation(s):
// \ex_stage|alu|Mux34~0_combout  = ((!\ex_stage|alu_oper|ALU_OP [2] & !\ex_stage|alu_oper|ALU_OP [1])) # (!\ex_stage|alu_oper|ALU_OP [3])

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [2]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux34~0 .lut_mask = 16'h555F;
defparam \ex_stage|alu|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \ex_stage|alu|Mux34~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ex_stage|alu|Mux34~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ex_stage|alu|Mux34~0clkctrl_outclk ));
// synopsys translate_off
defparam \ex_stage|alu|Mux34~0clkctrl .clock_type = "global clock";
defparam \ex_stage|alu|Mux34~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|res[17] (
// Equation(s):
// \ex_stage|alu|res [17] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux19~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [17])))

	.dataa(\ex_stage|alu|Mux19~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [17]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [17]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[17] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N22
cycloneive_lcell_comb \ex_stage|Add0~81 (
// Equation(s):
// \ex_stage|Add0~81_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~37_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [17])))

	.dataa(gnd),
	.datab(\ex_stage|Add0~37_combout ),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|alu|res [17]),
	.cin(gnd),
	.combout(\ex_stage|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~81 .lut_mask = 16'hCFC0;
defparam \ex_stage|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~363 (
// Equation(s):
// \id_stage|reg_file|Read_data1~363_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][17]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][17]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][17]~q ),
	.datac(\id_stage|reg_file|reg_file[9][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~363_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~363 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~364 (
// Equation(s):
// \id_stage|reg_file|Read_data1~364_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~363_combout  & ((\id_stage|reg_file|reg_file[11][17]~q ))) # (!\id_stage|reg_file|Read_data1~363_combout  & (\id_stage|reg_file|reg_file[10][17]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~363_combout ))))

	.dataa(\id_stage|reg_file|reg_file[10][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][17]~q ),
	.datad(\id_stage|reg_file|Read_data1~363_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~364_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~364 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~375 (
// Equation(s):
// \id_stage|reg_file|Read_data1~375_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[6][17]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][17]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][17]~q ),
	.datad(\id_stage|reg_file|reg_file[4][17]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~375_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~375 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~376 (
// Equation(s):
// \id_stage|reg_file|Read_data1~376_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~375_combout  & (\id_stage|reg_file|reg_file[7][17]~q )) # (!\id_stage|reg_file|Read_data1~375_combout  & ((\id_stage|reg_file|reg_file[5][17]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~375_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][17]~q ),
	.datac(\id_stage|reg_file|reg_file[5][17]~q ),
	.datad(\id_stage|reg_file|Read_data1~375_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~376_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~376 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~377 (
// Equation(s):
// \id_stage|reg_file|Read_data1~377_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout  & 
// ((\id_stage|reg_file|Read_data1~376_combout ))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|reg_file[1][17]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[1][17]~q ),
	.datac(\id_stage|reg_file|Read_data1~376_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~377_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~377 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~378 (
// Equation(s):
// \id_stage|reg_file|Read_data1~378_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~377_combout  & (\id_stage|reg_file|reg_file[3][17]~q )) # (!\id_stage|reg_file|Read_data1~377_combout  & 
// ((\id_stage|reg_file|reg_file[2][17]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~377_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][17]~q ),
	.datac(\id_stage|reg_file|reg_file[2][17]~q ),
	.datad(\id_stage|reg_file|Read_data1~377_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~378_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~378 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~365 (
// Equation(s):
// \id_stage|reg_file|Read_data1~365_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][17]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][17]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~365_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~365 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~366 (
// Equation(s):
// \id_stage|reg_file|Read_data1~366_combout  = (\id_stage|reg_file|Read_data1~365_combout  & ((\id_stage|reg_file|reg_file[29][17]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~365_combout  & 
// (((\id_stage|reg_file|reg_file[21][17]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][17]~q ),
	.datab(\id_stage|reg_file|Read_data1~365_combout ),
	.datac(\id_stage|reg_file|reg_file[21][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~366_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~366 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~372 (
// Equation(s):
// \id_stage|reg_file|Read_data1~372_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][17]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[19][17]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~372_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~372 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~373 (
// Equation(s):
// \id_stage|reg_file|Read_data1~373_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~372_combout  & (\id_stage|reg_file|reg_file[31][17]~q )) # (!\id_stage|reg_file|Read_data1~372_combout  & ((\id_stage|reg_file|reg_file[27][17]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~372_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][17]~q ),
	.datad(\id_stage|reg_file|Read_data1~372_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~373_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~373 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~369 (
// Equation(s):
// \id_stage|reg_file|Read_data1~369_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][17]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][17]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~369_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~369 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~370 (
// Equation(s):
// \id_stage|reg_file|Read_data1~370_combout  = (\id_stage|reg_file|Read_data1~369_combout  & ((\id_stage|reg_file|reg_file[28][17]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~369_combout  & 
// (((\id_stage|reg_file|reg_file[20][17]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][17]~q ),
	.datab(\id_stage|reg_file|Read_data1~369_combout ),
	.datac(\id_stage|reg_file|reg_file[20][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~370_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~370 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~367 (
// Equation(s):
// \id_stage|reg_file|Read_data1~367_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][17]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][17]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[18][17]~q ),
	.datac(\id_stage|reg_file|reg_file[22][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~367_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~367 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~368 (
// Equation(s):
// \id_stage|reg_file|Read_data1~368_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~367_combout  & (\id_stage|reg_file|reg_file[30][17]~q )) # (!\id_stage|reg_file|Read_data1~367_combout  & ((\id_stage|reg_file|reg_file[26][17]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~367_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][17]~q ),
	.datac(\id_stage|reg_file|reg_file[26][17]~q ),
	.datad(\id_stage|reg_file|Read_data1~367_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~368_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~368 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~371 (
// Equation(s):
// \id_stage|reg_file|Read_data1~371_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~368_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|Read_data1~370_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~370_combout ),
	.datad(\id_stage|reg_file|Read_data1~368_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~371_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~371 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~374 (
// Equation(s):
// \id_stage|reg_file|Read_data1~374_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~371_combout  & ((\id_stage|reg_file|Read_data1~373_combout ))) # (!\id_stage|reg_file|Read_data1~371_combout  & 
// (\id_stage|reg_file|Read_data1~366_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~371_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~366_combout ),
	.datac(\id_stage|reg_file|Read_data1~373_combout ),
	.datad(\id_stage|reg_file|Read_data1~371_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~374_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~374 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~379 (
// Equation(s):
// \id_stage|reg_file|Read_data1~379_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout ) # ((\id_stage|reg_file|Read_data1~374_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1~378_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~378_combout ),
	.datad(\id_stage|reg_file|Read_data1~374_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~379_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~379 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~380 (
// Equation(s):
// \id_stage|reg_file|Read_data1~380_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][17]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][17]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[12][17]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][17]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~380_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~380 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~381 (
// Equation(s):
// \id_stage|reg_file|Read_data1~381_combout  = (\id_stage|reg_file|Read_data1~380_combout  & ((\id_stage|reg_file|reg_file[15][17]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~380_combout  & 
// (((\id_stage|reg_file|reg_file[13][17]~q  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[15][17]~q ),
	.datab(\id_stage|reg_file|reg_file[13][17]~q ),
	.datac(\id_stage|reg_file|Read_data1~380_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~381_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~381 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data1~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~382 (
// Equation(s):
// \id_stage|reg_file|Read_data1~382_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~379_combout  & ((\id_stage|reg_file|Read_data1~381_combout ))) # (!\id_stage|reg_file|Read_data1~379_combout  & 
// (\id_stage|reg_file|Read_data1~364_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~379_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~364_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~379_combout ),
	.datad(\id_stage|reg_file|Read_data1~381_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~382_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~382 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data1~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~383 (
// Equation(s):
// \id_stage|reg_file|Read_data1~383_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\wb_stage|Write_Data_RegFile[17]~17_combout  & (\id_stage|reg_file|always1~2_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~382_combout ) # ((\wb_stage|Write_Data_RegFile[17]~17_combout  & \id_stage|reg_file|always1~2_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|Read_data1~382_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~383_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~383 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N5
dffeas \id_stage|reg_file|Read_data1[17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[17] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~17 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~17_combout  = (\id_stage|reg_file|Read_data1 [17] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [17]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~17 .lut_mask = 16'h2022;
defparam \id_ex_buffer1|EX1_rs1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y10_N27
dffeas \id_ex_buffer1|EX1_rs1[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[17] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[17]~66 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[17]~66_combout  = (\ex_mem_buffer|MEM_ALU_OUT [17] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[17]~17_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [17] & 
// (\wb_stage|Write_Data_RegFile[17]~17_combout  & (\FA|alu_selA[0]~8_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [17]),
	.datab(\wb_stage|Write_Data_RegFile[17]~17_combout ),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[17]~66_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[17]~66 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper1|out[17]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[17]~67 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[17]~67_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[17]~66_combout ) # ((\id_ex_buffer1|EX1_rs1 [17] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [17]),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[17]~66_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[17]~67_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[17]~67 .lut_mask = 16'h3320;
defparam \forwarding_stage|alu_oper1|out[17]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~24 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~24_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[17]~67_combout ) # ((\ex_stage|Add0~81_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Add0~81_combout ),
	.datab(\forwarding_stage|alu_oper1|out[17]~67_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~24 .lut_mask = 16'h0E0C;
defparam \id_ex_buffer2|EX2_ALU_OPER1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y10_N9
dffeas \id_ex_buffer2|EX2_ALU_OPER1[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[17] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~72 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~72_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [17]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [19]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~72 .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~73 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~73_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~69_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~72_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~69_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~72_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~73 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~60 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~60_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [13])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [15])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~60 .lut_mask = 16'hDD88;
defparam \ex_stage|alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~57 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~57_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [12]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [14]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~57 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~61 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~61_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~57_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~60_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~60_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~61 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~74 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~74_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~61_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~73_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~73_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~74 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~82 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~82_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~81_combout ) # (\ex_stage|alu|ShiftRight0~80_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~81_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~82 .lut_mask = 16'h0F0A;
defparam \ex_stage|alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~27 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~27_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [22])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [20])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~27 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~65 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~65_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [21]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [19]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~65 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~78 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~78_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~27_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~65_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~27_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~65_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~78 .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~79 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~79_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~77_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~78_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~77_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~79 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~83 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~83_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\id_ex_buffer2|EX2_ALU_OPER1 [31] & (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & !\id_ex_buffer2|EX2_ALU_OPER2 [1])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~83 .lut_mask = 16'h0008;
defparam \ex_stage|alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~84 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~84_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftRight0~82_combout ) # ((\ex_stage|alu|ShiftRight0~83_combout )))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftRight0~79_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~82_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftRight0~79_combout ),
	.datad(\ex_stage|alu|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~84 .lut_mask = 16'hFCB8;
defparam \ex_stage|alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~18 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~18_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [2])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [3])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~18 .lut_mask = 16'h2230;
defparam \ex_stage|alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N30
cycloneive_lcell_comb \ex_stage|alu|Mux4~1 (
// Equation(s):
// \ex_stage|alu|Mux4~1_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2]) # (\id_ex_buffer2|EX2_ALU_OPER2 [3])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~1 .lut_mask = 16'hFFAA;
defparam \ex_stage|alu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~19 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~19_combout  = (!\ex_stage|alu|Mux4~1_combout  & ((\ex_stage|alu|ShiftLeft0~18_combout ) # ((\ex_stage|alu|ShiftLeft0~14_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [1]))))

	.dataa(\ex_stage|alu|ShiftLeft0~18_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~14_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~19 .lut_mask = 16'h00EA;
defparam \ex_stage|alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~8 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~8_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [23]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [21]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [24]) # (\id_ex_buffer2|EX2_ALU_OPER2 [22])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [23]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [21]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [24]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [22]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~8 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|Mux21~2 (
// Equation(s):
// \ex_stage|alu|Mux21~2_combout  = (!\ex_stage|alu|ShiftLeft0~7_combout  & (!\ex_stage|alu|ShiftLeft0~10_combout  & (\ex_stage|alu|ShiftLeft0~19_combout  & !\ex_stage|alu|ShiftLeft0~8_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~7_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~10_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~19_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~2 .lut_mask = 16'h0010;
defparam \ex_stage|alu|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|Mux21~3 (
// Equation(s):
// \ex_stage|alu|Mux21~3_combout  = (\ex_stage|alu|Mux18~4_combout  & ((\ex_stage|alu|Mux18~5_combout  & (\ex_stage|alu|ShiftRight0~84_combout )) # (!\ex_stage|alu|Mux18~5_combout  & ((\ex_stage|alu|Mux21~2_combout ))))) # (!\ex_stage|alu|Mux18~4_combout  & 
// (((!\ex_stage|alu|Mux18~5_combout ))))

	.dataa(\ex_stage|alu|Mux18~4_combout ),
	.datab(\ex_stage|alu|ShiftRight0~84_combout ),
	.datac(\ex_stage|alu|Mux18~5_combout ),
	.datad(\ex_stage|alu|Mux21~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~3 .lut_mask = 16'h8F85;
defparam \ex_stage|alu|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~32 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~32_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [5])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [7])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~32 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~28 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~28_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [4])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [6])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~28 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~33 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~33_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~28_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~32_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~32_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~28_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~33 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~47 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~47_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [9]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [11]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~47 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~43 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~43_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [8])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [10])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~43 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~48 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~48_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~43_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~47_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~47_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~43_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~48 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~49 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~49_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~33_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~48_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~33_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~49 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|Mux21~4 (
// Equation(s):
// \ex_stage|alu|Mux21~4_combout  = (\ex_stage|alu|Mux21~3_combout  & ((\ex_stage|alu|ShiftLeft0~74_combout ) # ((\ex_stage|alu|Mux18~3_combout )))) # (!\ex_stage|alu|Mux21~3_combout  & (((\ex_stage|alu|ShiftLeft0~49_combout  & !\ex_stage|alu|Mux18~3_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftLeft0~74_combout ),
	.datab(\ex_stage|alu|Mux21~3_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~49_combout ),
	.datad(\ex_stage|alu|Mux18~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~4 .lut_mask = 16'hCCB8;
defparam \ex_stage|alu|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~59 (
// Equation(s):
// \ex_stage|alu|Add0~59_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [19] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [19]),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~59 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~24 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~24_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [18]))

	.dataa(\id_stage|cu|is_oper2_immed~combout ),
	.datab(gnd),
	.datac(\id_stage|reg_file|Read_data2 [18]),
	.datad(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~24 .lut_mask = 16'hFFA0;
defparam \id_ex_buffer1|EX1_forward_to_B~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y14_N5
dffeas \id_ex_buffer1|EX1_forward_to_B[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[18] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[18]~58 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[18]~58_combout  = (\wb_stage|Write_Data_RegFile[18]~18_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [18] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[18]~18_combout  & (\ex_mem_buffer|MEM_ALU_OUT [18] & (\forwarding_stage|alu_oper2|out[0]~1_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[18]~58 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[18]~59 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[18]~59_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[18]~58_combout ) # ((\ex_stage|Add0~82_combout  & \idhaz2~3_combout ))))

	.dataa(\ex_stage|Add0~82_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datad(\forwarding_stage|alu_oper2|out[18]~58_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[18]~59 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper2|out[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[18]~60 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[18]~60_combout  = (\forwarding_stage|alu_oper2|out[18]~59_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [18]))

	.dataa(\forwarding_stage|alu_oper2|out~5_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_forward_to_B [18]),
	.datad(\forwarding_stage|alu_oper2|out[18]~59_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[18]~60_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[18]~60 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[18]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N29
dffeas \id_ex_buffer2|EX2_ALU_OPER2[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[18]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[18] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~56 (
// Equation(s):
// \ex_stage|alu|Add0~56_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [18]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~56 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|Add0~57 (
// Equation(s):
// \ex_stage|alu|Add0~57_combout  = (\ex_stage|alu|Add0~56_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [18] & (\ex_stage|alu|Add0~55  & VCC)) # (!\id_ex_buffer2|EX2_ALU_OPER1 [18] & (!\ex_stage|alu|Add0~55 )))) # (!\ex_stage|alu|Add0~56_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [18] & (!\ex_stage|alu|Add0~55 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [18] & ((\ex_stage|alu|Add0~55 ) # (GND)))))
// \ex_stage|alu|Add0~58  = CARRY((\ex_stage|alu|Add0~56_combout  & (!\id_ex_buffer2|EX2_ALU_OPER1 [18] & !\ex_stage|alu|Add0~55 )) # (!\ex_stage|alu|Add0~56_combout  & ((!\ex_stage|alu|Add0~55 ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [18]))))

	.dataa(\ex_stage|alu|Add0~56_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~55 ),
	.combout(\ex_stage|alu|Add0~57_combout ),
	.cout(\ex_stage|alu|Add0~58 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~57 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|Add0~60 (
// Equation(s):
// \ex_stage|alu|Add0~60_combout  = ((\id_ex_buffer2|EX2_ALU_OPER1 [19] $ (\ex_stage|alu|Add0~59_combout  $ (!\ex_stage|alu|Add0~58 )))) # (GND)
// \ex_stage|alu|Add0~61  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [19] & ((\ex_stage|alu|Add0~59_combout ) # (!\ex_stage|alu|Add0~58 ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [19] & (\ex_stage|alu|Add0~59_combout  & !\ex_stage|alu|Add0~58 )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datab(\ex_stage|alu|Add0~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~58 ),
	.combout(\ex_stage|alu|Add0~60_combout ),
	.cout(\ex_stage|alu|Add0~61 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~60 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N4
cycloneive_lcell_comb \ex_stage|alu|Mux21~1 (
// Equation(s):
// \ex_stage|alu|Mux21~1_combout  = (\ex_stage|alu|Mux10~7_combout  & (((!\id_ex_buffer2|EX2_ALU_OPER2 [19] & !\id_ex_buffer2|EX2_ALU_OPER1 [19])) # (!\ex_stage|alu|Mux4~19_combout ))) # (!\ex_stage|alu|Mux10~7_combout  & (\ex_stage|alu|Mux4~19_combout  & 
// (\id_ex_buffer2|EX2_ALU_OPER2 [19] $ (\id_ex_buffer2|EX2_ALU_OPER1 [19]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [19]),
	.datab(\ex_stage|alu|Mux10~7_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datad(\ex_stage|alu|Mux4~19_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~1 .lut_mask = 16'h16CC;
defparam \ex_stage|alu|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N4
cycloneive_lcell_comb \ex_stage|alu|Mux21~5 (
// Equation(s):
// \ex_stage|alu|Mux21~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux21~1_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux21~1_combout  & (\ex_stage|alu|Mux21~4_combout )) # (!\ex_stage|alu|Mux21~1_combout  & 
// ((\ex_stage|alu|Add0~60_combout )))))

	.dataa(\ex_stage|alu|Mux21~4_combout ),
	.datab(\ex_stage|alu|Add0~60_combout ),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\ex_stage|alu|Mux21~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~5 .lut_mask = 16'hFA0C;
defparam \ex_stage|alu|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N26
cycloneive_lcell_comb \ex_stage|alu|Mux21~6 (
// Equation(s):
// \ex_stage|alu|Mux21~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux21~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux21~5_combout )))))

	.dataa(\ex_stage|alu|Mux21~0_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux21~5_combout ),
	.datad(\ex_stage|alu|Mux4~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux21~6 .lut_mask = 16'h2230;
defparam \ex_stage|alu|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|res[19] (
// Equation(s):
// \ex_stage|alu|res [19] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux21~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [19])))

	.dataa(\ex_stage|alu|Mux21~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [19]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [19]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[19] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[19]~76 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[19]~76_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [19]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [19]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[19]~76_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[19]~76 .lut_mask = 16'hFA00;
defparam \forwarding_stage|alu_oper1|out[19]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~405 (
// Equation(s):
// \id_stage|reg_file|Read_data1~405_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][19]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][19]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[8][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~405_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~405 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~406 (
// Equation(s):
// \id_stage|reg_file|Read_data1~406_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~405_combout  & ((\id_stage|reg_file|reg_file[11][19]~q ))) # (!\id_stage|reg_file|Read_data1~405_combout  & (\id_stage|reg_file|reg_file[10][19]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~405_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][19]~q ),
	.datac(\id_stage|reg_file|reg_file[11][19]~q ),
	.datad(\id_stage|reg_file|Read_data1~405_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~406_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~406 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~417 (
// Equation(s):
// \id_stage|reg_file|Read_data1~417_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[6][19]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[4][19]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][19]~q ),
	.datad(\id_stage|reg_file|reg_file[4][19]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~417_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~417 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~418 (
// Equation(s):
// \id_stage|reg_file|Read_data1~418_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~417_combout  & (\id_stage|reg_file|reg_file[7][19]~q )) # (!\id_stage|reg_file|Read_data1~417_combout  & ((\id_stage|reg_file|reg_file[5][19]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~417_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][19]~q ),
	.datac(\id_stage|reg_file|reg_file[5][19]~q ),
	.datad(\id_stage|reg_file|Read_data1~417_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~418_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~418 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~419 (
// Equation(s):
// \id_stage|reg_file|Read_data1~419_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout  & 
// ((\id_stage|reg_file|Read_data1~418_combout ))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|reg_file[1][19]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[1][19]~q ),
	.datac(\id_stage|reg_file|Read_data1~418_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~419_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~419 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~420 (
// Equation(s):
// \id_stage|reg_file|Read_data1~420_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~419_combout  & (\id_stage|reg_file|reg_file[3][19]~q )) # (!\id_stage|reg_file|Read_data1~419_combout  & 
// ((\id_stage|reg_file|reg_file[2][19]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~419_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][19]~q ),
	.datac(\id_stage|reg_file|reg_file[2][19]~q ),
	.datad(\id_stage|reg_file|Read_data1~419_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~420_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~420 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~414 (
// Equation(s):
// \id_stage|reg_file|Read_data1~414_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][19]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[19][19]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~414_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~414 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~415 (
// Equation(s):
// \id_stage|reg_file|Read_data1~415_combout  = (\id_stage|reg_file|Read_data1~414_combout  & ((\id_stage|reg_file|reg_file[31][19]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~414_combout  & 
// (((\id_stage|reg_file|reg_file[27][19]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][19]~q ),
	.datab(\id_stage|reg_file|Read_data1~414_combout ),
	.datac(\id_stage|reg_file|reg_file[27][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~415_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~415 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~407 (
// Equation(s):
// \id_stage|reg_file|Read_data1~407_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][19]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][19]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~407_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~407 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~408 (
// Equation(s):
// \id_stage|reg_file|Read_data1~408_combout  = (\id_stage|reg_file|Read_data1~407_combout  & ((\id_stage|reg_file|reg_file[29][19]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~407_combout  & 
// (((\id_stage|reg_file|reg_file[21][19]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][19]~q ),
	.datab(\id_stage|reg_file|Read_data1~407_combout ),
	.datac(\id_stage|reg_file|reg_file[21][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~408_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~408 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~409 (
// Equation(s):
// \id_stage|reg_file|Read_data1~409_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][19]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][19]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[18][19]~q ),
	.datac(\id_stage|reg_file|reg_file[22][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~409_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~409 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~410 (
// Equation(s):
// \id_stage|reg_file|Read_data1~410_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~409_combout  & (\id_stage|reg_file|reg_file[30][19]~q )) # (!\id_stage|reg_file|Read_data1~409_combout  & ((\id_stage|reg_file|reg_file[26][19]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~409_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][19]~q ),
	.datac(\id_stage|reg_file|reg_file[26][19]~q ),
	.datad(\id_stage|reg_file|Read_data1~409_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~410_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~410 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~411 (
// Equation(s):
// \id_stage|reg_file|Read_data1~411_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][19]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][19]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~411_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~411 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~412 (
// Equation(s):
// \id_stage|reg_file|Read_data1~412_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~411_combout  & ((\id_stage|reg_file|reg_file[28][19]~q ))) # (!\id_stage|reg_file|Read_data1~411_combout  & (\id_stage|reg_file|reg_file[20][19]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~411_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][19]~q ),
	.datad(\id_stage|reg_file|Read_data1~411_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~412_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~412 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~413 (
// Equation(s):
// \id_stage|reg_file|Read_data1~413_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|Read_data1~410_combout )) # (!\if_id_buffer|ID_rs1_ind [1] 
// & ((\id_stage|reg_file|Read_data1~412_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~410_combout ),
	.datad(\id_stage|reg_file|Read_data1~412_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~413_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~413 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~416 (
// Equation(s):
// \id_stage|reg_file|Read_data1~416_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~413_combout  & (\id_stage|reg_file|Read_data1~415_combout )) # (!\id_stage|reg_file|Read_data1~413_combout  & 
// ((\id_stage|reg_file|Read_data1~408_combout ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~413_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~415_combout ),
	.datac(\id_stage|reg_file|Read_data1~408_combout ),
	.datad(\id_stage|reg_file|Read_data1~413_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~416_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~416 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~421 (
// Equation(s):
// \id_stage|reg_file|Read_data1~421_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout ) # ((\id_stage|reg_file|Read_data1~416_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1~420_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~420_combout ),
	.datad(\id_stage|reg_file|Read_data1~416_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~421_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~421 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~422 (
// Equation(s):
// \id_stage|reg_file|Read_data1~422_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][19]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][19]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[12][19]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][19]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~422_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~422 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~423 (
// Equation(s):
// \id_stage|reg_file|Read_data1~423_combout  = (\id_stage|reg_file|Read_data1~422_combout  & ((\id_stage|reg_file|reg_file[15][19]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~422_combout  & (((\if_id_buffer|ID_rs1_ind [0] & 
// \id_stage|reg_file|reg_file[13][19]~q ))))

	.dataa(\id_stage|reg_file|Read_data1~422_combout ),
	.datab(\id_stage|reg_file|reg_file[15][19]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|reg_file[13][19]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~423_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~423 .lut_mask = 16'hDA8A;
defparam \id_stage|reg_file|Read_data1~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~424 (
// Equation(s):
// \id_stage|reg_file|Read_data1~424_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~421_combout  & ((\id_stage|reg_file|Read_data1~423_combout ))) # (!\id_stage|reg_file|Read_data1~421_combout  & 
// (\id_stage|reg_file|Read_data1~406_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~421_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~406_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~421_combout ),
	.datad(\id_stage|reg_file|Read_data1~423_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~424_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~424 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data1~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~425 (
// Equation(s):
// \id_stage|reg_file|Read_data1~425_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[19]~19_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~424_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|Read_data1~25_combout  & ((\id_stage|reg_file|Read_data1~424_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|Read_data1~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.datad(\id_stage|reg_file|Read_data1~424_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~425_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~425 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data1~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N25
dffeas \id_stage|reg_file|Read_data1[19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[19] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~19 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~19_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data1 [19] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\id_stage|reg_file|Read_data1 [19]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~19 .lut_mask = 16'h2030;
defparam \id_ex_buffer1|EX1_rs1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y11_N19
dffeas \id_ex_buffer1|EX1_rs1[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[19] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[19]~74 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[19]~74_combout  = (\ex_mem_buffer|MEM_ALU_OUT [19] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[19]~19_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [19] & 
// (((\wb_stage|Write_Data_RegFile[19]~19_combout  & \FA|alu_selA[0]~8_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [19]),
	.datab(\FA|alu_selA[1]~9_combout ),
	.datac(\wb_stage|Write_Data_RegFile[19]~19_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[19]~74_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[19]~74 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[19]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[19]~75 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[19]~75_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[19]~74_combout ) # ((\id_ex_buffer1|EX1_rs1 [19] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [19]),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[19]~74_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[19]~75_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[19]~75 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper1|out[19]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[19]~77 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[19]~77_combout  = (\forwarding_stage|alu_oper1|out[19]~75_combout ) # ((\forwarding_stage|alu_oper1|out[19]~76_combout  & ((\ex_stage|Add0~41_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[19]~76_combout ),
	.datab(\ex_stage|Add0~41_combout ),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\forwarding_stage|alu_oper1|out[19]~75_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[19]~77_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[19]~77 .lut_mask = 16'hFF8A;
defparam \forwarding_stage|alu_oper1|out[19]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~67 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~67_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[19]~77_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\forwarding_stage|alu_oper1|out[19]~77_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~67_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~67 .lut_mask = 16'h8C00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N5
dffeas \id_ex_buffer2|EX2_PFC_to_IF[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[19] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[19]~121 (
// Equation(s):
// \if_stage|pc_src_mux|out[19]~121_combout  = (\ex_stage|Wrong_prediction~0_combout  & ((\id_ex_buffer2|EX2_PFC_to_IF [19]) # ((!\if_stage|pc_reg|DataOut [19] & \if_stage|pc_src_mux|out~52_combout )))) # (!\ex_stage|Wrong_prediction~0_combout  & 
// (!\if_stage|pc_reg|DataOut [19] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_stage|pc_reg|DataOut [19]),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [19]),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[19]~121_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[19]~121 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[19]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[19] (
// Equation(s):
// \if_stage|pc_src_mux|out [19] = (!\if_stage|pc_src_mux|out~120_combout  & (!\if_stage|pc_src_mux|out[19]~121_combout  & ((!\forwarding_stage|alu_oper1|out[19]~77_combout ) # (!\if_stage|pc_src_mux|out~105_combout ))))

	.dataa(\if_stage|pc_src_mux|out~105_combout ),
	.datab(\if_stage|pc_src_mux|out~120_combout ),
	.datac(\if_stage|pc_src_mux|out[19]~121_combout ),
	.datad(\forwarding_stage|alu_oper1|out[19]~77_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [19]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[19] .lut_mask = 16'h0103;
defparam \if_stage|pc_src_mux|out[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N29
dffeas \if_stage|pc_reg|DataOut[19] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [19]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[19] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N10
cycloneive_lcell_comb \if_id_buffer|ID_PC~20 (
// Equation(s):
// \if_id_buffer|ID_PC~20_combout  = (!\if_stage|pc_reg|DataOut [19] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [19]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~20 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N11
dffeas \if_id_buffer|ID_PC[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[19] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~19 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~19_combout  = (\if_id_buffer|ID_PC [19] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_PC [19]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~19 .lut_mask = 16'h0A02;
defparam \id_ex_buffer1|EX1_PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N21
dffeas \id_ex_buffer1|EX1_PC[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[19] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N30
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~19 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~19_combout  = (\id_ex_buffer1|EX1_PC [19] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\id_ex_buffer1|EX1_PC [19]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~19 .lut_mask = 16'h8C8C;
defparam \id_ex_buffer2|EX2_PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y11_N7
dffeas \id_ex_buffer2|EX2_PC[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~19_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[19] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N4
cycloneive_lcell_comb \ex_stage|Add0~39 (
// Equation(s):
// \ex_stage|Add0~39_combout  = (\id_ex_buffer2|EX2_PC [18] & (\ex_stage|Add0~38  $ (GND))) # (!\id_ex_buffer2|EX2_PC [18] & (!\ex_stage|Add0~38  & VCC))
// \ex_stage|Add0~40  = CARRY((\id_ex_buffer2|EX2_PC [18] & !\ex_stage|Add0~38 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~38 ),
	.combout(\ex_stage|Add0~39_combout ),
	.cout(\ex_stage|Add0~40 ));
// synopsys translate_off
defparam \ex_stage|Add0~39 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N6
cycloneive_lcell_comb \ex_stage|Add0~41 (
// Equation(s):
// \ex_stage|Add0~41_combout  = (\id_ex_buffer2|EX2_PC [19] & (!\ex_stage|Add0~40 )) # (!\id_ex_buffer2|EX2_PC [19] & ((\ex_stage|Add0~40 ) # (GND)))
// \ex_stage|Add0~42  = CARRY((!\ex_stage|Add0~40 ) # (!\id_ex_buffer2|EX2_PC [19]))

	.dataa(\id_ex_buffer2|EX2_PC [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~40 ),
	.combout(\ex_stage|Add0~41_combout ),
	.cout(\ex_stage|Add0~42 ));
// synopsys translate_off
defparam \ex_stage|Add0~41 .lut_mask = 16'h5A5F;
defparam \ex_stage|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N14
cycloneive_lcell_comb \ex_stage|Add0~83 (
// Equation(s):
// \ex_stage|Add0~83_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~41_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [19])))

	.dataa(gnd),
	.datab(\ex_stage|Add0~41_combout ),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|alu|res [19]),
	.cin(gnd),
	.combout(\ex_stage|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~83 .lut_mask = 16'hCFC0;
defparam \ex_stage|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y11_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~26 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~26_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[19]~75_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~83_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\ex_stage|Add0~83_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\forwarding_stage|alu_oper1|out[19]~75_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~26 .lut_mask = 16'h0F08;
defparam \id_ex_buffer2|EX2_ALU_OPER1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y11_N13
dffeas \id_ex_buffer2|EX2_ALU_OPER1[19] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[19] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~63 (
// Equation(s):
// \ex_stage|alu|Add0~63_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [20] & ((\ex_stage|alu|Add0~62_combout  & (\ex_stage|alu|Add0~61  & VCC)) # (!\ex_stage|alu|Add0~62_combout  & (!\ex_stage|alu|Add0~61 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [20] & 
// ((\ex_stage|alu|Add0~62_combout  & (!\ex_stage|alu|Add0~61 )) # (!\ex_stage|alu|Add0~62_combout  & ((\ex_stage|alu|Add0~61 ) # (GND)))))
// \ex_stage|alu|Add0~64  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [20] & (!\ex_stage|alu|Add0~62_combout  & !\ex_stage|alu|Add0~61 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [20] & ((!\ex_stage|alu|Add0~61 ) # (!\ex_stage|alu|Add0~62_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datab(\ex_stage|alu|Add0~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~61 ),
	.combout(\ex_stage|alu|Add0~63_combout ),
	.cout(\ex_stage|alu|Add0~64 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~63 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~75 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~75_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [18]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [20]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~75 .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~76 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~76_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~72_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~75_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~75_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~72_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~76 .lut_mask = 16'hCCAA;
defparam \ex_stage|alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~64 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~64_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~60_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~63_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~60_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~64 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~77 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~77_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~64_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~76_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\ex_stage|alu|ShiftLeft0~76_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~77 .lut_mask = 16'hEE44;
defparam \ex_stage|alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~52 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~52_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~47_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~51_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~51_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~52 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~36 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~36_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~32_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~35_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~32_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~36 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~53 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~53_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~36_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~52_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~52_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(\ex_stage|alu|ShiftLeft0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~53 .lut_mask = 16'hE2E2;
defparam \ex_stage|alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~21 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~21_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [1]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [3]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~21 .lut_mask = 16'hE200;
defparam \ex_stage|alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~23 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~23_combout  = (\ex_stage|alu|ShiftLeft0~21_combout ) # ((!\id_ex_buffer2|EX2_ALU_OPER2 [0] & \ex_stage|alu|ShiftLeft0~22_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\ex_stage|alu|ShiftLeft0~22_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~23 .lut_mask = 16'hFF44;
defparam \ex_stage|alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~20 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~20_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER2 [2] & \id_ex_buffer2|EX2_ALU_OPER1 [0])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~20 .lut_mask = 16'h1000;
defparam \ex_stage|alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~24 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~24_combout  = (\ex_stage|alu|ShiftLeft0~20_combout ) # ((!\id_ex_buffer2|EX2_ALU_OPER2 [2] & \ex_stage|alu|ShiftLeft0~23_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~23_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~24 .lut_mask = 16'hFF50;
defparam \ex_stage|alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|Mux22~1 (
// Equation(s):
// \ex_stage|alu|Mux22~1_combout  = (\ex_stage|alu|ShiftLeft0~24_combout  & (!\ex_stage|alu|ShiftLeft0~11_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [3]))

	.dataa(\ex_stage|alu|ShiftLeft0~24_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~1 .lut_mask = 16'h0022;
defparam \ex_stage|alu|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~19 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~19_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [29])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [28])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~19 .lut_mask = 16'h00AC;
defparam \ex_stage|alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~21 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~21_combout  = (\ex_stage|alu|ShiftRight0~19_combout ) # ((\ex_stage|alu|ShiftRight0~20_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [1]))

	.dataa(\ex_stage|alu|ShiftRight0~20_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\ex_stage|alu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~21 .lut_mask = 16'hFFA0;
defparam \ex_stage|alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~28 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~28_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~26_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~27_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~27_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~28 .lut_mask = 16'hEE22;
defparam \ex_stage|alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~24 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~24_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~22_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~23_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~23_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~24 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~90 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~90_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~24_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~28_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~28_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~90 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~91 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~91_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftRight0~21_combout  & ((!\id_ex_buffer2|EX2_ALU_OPER2 [2])))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftRight0~90_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~21_combout ),
	.datab(\ex_stage|alu|ShiftRight0~90_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~91 .lut_mask = 16'h0ACC;
defparam \ex_stage|alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N16
cycloneive_lcell_comb \ex_stage|alu|Mux22~2 (
// Equation(s):
// \ex_stage|alu|Mux22~2_combout  = (\ex_stage|alu|Mux18~5_combout  & (((\ex_stage|alu|ShiftRight0~91_combout  & \ex_stage|alu|Mux18~4_combout )))) # (!\ex_stage|alu|Mux18~5_combout  & ((\ex_stage|alu|Mux22~1_combout ) # ((!\ex_stage|alu|Mux18~4_combout ))))

	.dataa(\ex_stage|alu|Mux22~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~91_combout ),
	.datac(\ex_stage|alu|Mux18~5_combout ),
	.datad(\ex_stage|alu|Mux18~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~2 .lut_mask = 16'hCA0F;
defparam \ex_stage|alu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N2
cycloneive_lcell_comb \ex_stage|alu|Mux22~3 (
// Equation(s):
// \ex_stage|alu|Mux22~3_combout  = (\ex_stage|alu|Mux18~3_combout  & (((\ex_stage|alu|Mux22~2_combout )))) # (!\ex_stage|alu|Mux18~3_combout  & ((\ex_stage|alu|Mux22~2_combout  & (\ex_stage|alu|ShiftLeft0~77_combout )) # (!\ex_stage|alu|Mux22~2_combout  & 
// ((\ex_stage|alu|ShiftLeft0~53_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~77_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~53_combout ),
	.datac(\ex_stage|alu|Mux18~3_combout ),
	.datad(\ex_stage|alu|Mux22~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~3 .lut_mask = 16'hFA0C;
defparam \ex_stage|alu|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|Mux22~5 (
// Equation(s):
// \ex_stage|alu|Mux22~5_combout  = (\ex_stage|alu|Mux22~4_combout  & (((\ex_stage|alu|Mux4~19_combout ) # (\ex_stage|alu|Mux22~3_combout )))) # (!\ex_stage|alu|Mux22~4_combout  & (\ex_stage|alu|Add0~63_combout  & (!\ex_stage|alu|Mux4~19_combout )))

	.dataa(\ex_stage|alu|Mux22~4_combout ),
	.datab(\ex_stage|alu|Add0~63_combout ),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\ex_stage|alu|Mux22~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~5 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|Mux22~6 (
// Equation(s):
// \ex_stage|alu|Mux22~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux22~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux22~5_combout )))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Mux22~0_combout ),
	.datac(\ex_stage|alu|Mux22~5_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux22~6 .lut_mask = 16'h00D8;
defparam \ex_stage|alu|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|res[20] (
// Equation(s):
// \ex_stage|alu|res [20] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux22~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [20])))

	.dataa(\ex_stage|alu|Mux22~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [20]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [20]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[20] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[20]~80 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[20]~80_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [20]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [20]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[20]~80_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[20]~80 .lut_mask = 16'hFC00;
defparam \forwarding_stage|alu_oper1|out[20]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y15_N27
dffeas \id_stage|reg_file|reg_file[18][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N5
dffeas \id_stage|reg_file|reg_file[22][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~426 (
// Equation(s):
// \id_stage|reg_file|Read_data1~426_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][20]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][20]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][20]~q ),
	.datac(\id_stage|reg_file|reg_file[22][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~426_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~426 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N27
dffeas \id_stage|reg_file|reg_file[30][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N17
dffeas \id_stage|reg_file|reg_file[26][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~427 (
// Equation(s):
// \id_stage|reg_file|Read_data1~427_combout  = (\id_stage|reg_file|Read_data1~426_combout  & (((\id_stage|reg_file|reg_file[30][20]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|Read_data1~426_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[26][20]~q ))))

	.dataa(\id_stage|reg_file|Read_data1~426_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][20]~q ),
	.datad(\id_stage|reg_file|reg_file[26][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~427_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~427 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data1~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N27
dffeas \id_stage|reg_file|reg_file[31][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y18_N25
dffeas \id_stage|reg_file|reg_file[27][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N7
dffeas \id_stage|reg_file|reg_file[19][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y18_N29
dffeas \id_stage|reg_file|reg_file[23][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~433 (
// Equation(s):
// \id_stage|reg_file|Read_data1~433_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][20]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[19][20]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][20]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~433_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~433 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~434 (
// Equation(s):
// \id_stage|reg_file|Read_data1~434_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~433_combout  & (\id_stage|reg_file|reg_file[31][20]~q )) # (!\id_stage|reg_file|Read_data1~433_combout  & ((\id_stage|reg_file|reg_file[27][20]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~433_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][20]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][20]~q ),
	.datad(\id_stage|reg_file|Read_data1~433_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~434_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~434 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|reg_file[28][20]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[28][20]~feeder_combout  = \wb_stage|Write_Data_RegFile[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[28][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][20]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[28][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N5
dffeas \id_stage|reg_file|reg_file[28][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[28][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y14_N31
dffeas \id_stage|reg_file|reg_file[20][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N3
dffeas \id_stage|reg_file|reg_file[16][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N9
dffeas \id_stage|reg_file|reg_file[24][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~430 (
// Equation(s):
// \id_stage|reg_file|Read_data1~430_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][20]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][20]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][20]~q ),
	.datac(\id_stage|reg_file|reg_file[24][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~430_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~430 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~431 (
// Equation(s):
// \id_stage|reg_file|Read_data1~431_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~430_combout  & (\id_stage|reg_file|reg_file[28][20]~q )) # (!\id_stage|reg_file|Read_data1~430_combout  & ((\id_stage|reg_file|reg_file[20][20]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~430_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][20]~q ),
	.datac(\id_stage|reg_file|reg_file[20][20]~q ),
	.datad(\id_stage|reg_file|Read_data1~430_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~431_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~431 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N15
dffeas \id_stage|reg_file|reg_file[29][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N21
dffeas \id_stage|reg_file|reg_file[21][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N3
dffeas \id_stage|reg_file|reg_file[17][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N17
dffeas \id_stage|reg_file|reg_file[25][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~428 (
// Equation(s):
// \id_stage|reg_file|Read_data1~428_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][20]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][20]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[17][20]~q ),
	.datac(\id_stage|reg_file|reg_file[25][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~428_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~428 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~429 (
// Equation(s):
// \id_stage|reg_file|Read_data1~429_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~428_combout  & (\id_stage|reg_file|reg_file[29][20]~q )) # (!\id_stage|reg_file|Read_data1~428_combout  & ((\id_stage|reg_file|reg_file[21][20]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~428_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[29][20]~q ),
	.datac(\id_stage|reg_file|reg_file[21][20]~q ),
	.datad(\id_stage|reg_file|Read_data1~428_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~429_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~429 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~432 (
// Equation(s):
// \id_stage|reg_file|Read_data1~432_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~429_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|Read_data1~431_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~431_combout ),
	.datad(\id_stage|reg_file|Read_data1~429_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~432_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~432 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~435 (
// Equation(s):
// \id_stage|reg_file|Read_data1~435_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~432_combout  & ((\id_stage|reg_file|Read_data1~434_combout ))) # (!\id_stage|reg_file|Read_data1~432_combout  & 
// (\id_stage|reg_file|Read_data1~427_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~432_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~427_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~434_combout ),
	.datad(\id_stage|reg_file|Read_data1~432_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~435_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~435 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|reg_file[12][20]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[12][20]~feeder_combout  = \wb_stage|Write_Data_RegFile[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[12][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][20]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[12][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y19_N5
dffeas \id_stage|reg_file|reg_file[12][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y16_N25
dffeas \id_stage|reg_file|reg_file[13][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~443 (
// Equation(s):
// \id_stage|reg_file|Read_data1~443_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][20]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][20]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][20]~q ),
	.datac(\id_stage|reg_file|reg_file[13][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~443_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~443 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y14_N27
dffeas \id_stage|reg_file|reg_file[14][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y15_N29
dffeas \id_stage|reg_file|reg_file[15][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~444 (
// Equation(s):
// \id_stage|reg_file|Read_data1~444_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~443_combout  & ((\id_stage|reg_file|reg_file[15][20]~q ))) # (!\id_stage|reg_file|Read_data1~443_combout  & (\id_stage|reg_file|reg_file[14][20]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|Read_data1~443_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|Read_data1~443_combout ),
	.datac(\id_stage|reg_file|reg_file[14][20]~q ),
	.datad(\id_stage|reg_file|reg_file[15][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~444_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~444 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data1~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[11][20]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[11][20]~feeder_combout  = \wb_stage|Write_Data_RegFile[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[11][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][20]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[11][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N27
dffeas \id_stage|reg_file|reg_file[11][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[11][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|reg_file[9][20]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[9][20]~feeder_combout  = \wb_stage|Write_Data_RegFile[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[9][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][20]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[9][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y16_N31
dffeas \id_stage|reg_file|reg_file[9][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N13
dffeas \id_stage|reg_file|reg_file[8][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N27
dffeas \id_stage|reg_file|reg_file[10][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~436 (
// Equation(s):
// \id_stage|reg_file|Read_data1~436_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][20]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][20]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][20]~q ),
	.datac(\id_stage|reg_file|reg_file[10][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~436_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~436 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~437 (
// Equation(s):
// \id_stage|reg_file|Read_data1~437_combout  = (\id_stage|reg_file|Read_data1~436_combout  & ((\id_stage|reg_file|reg_file[11][20]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~436_combout  & 
// (((\id_stage|reg_file|reg_file[9][20]~q  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[11][20]~q ),
	.datab(\id_stage|reg_file|reg_file[9][20]~q ),
	.datac(\id_stage|reg_file|Read_data1~436_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~437_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~437 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data1~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y17_N7
dffeas \id_stage|reg_file|reg_file[3][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|reg_file[1][20]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[1][20]~feeder_combout  = \wb_stage|Write_Data_RegFile[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][20]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N9
dffeas \id_stage|reg_file|reg_file[1][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N29
dffeas \id_stage|reg_file|reg_file[2][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~440 (
// Equation(s):
// \id_stage|reg_file|Read_data1~440_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][20]~q ))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|reg_file[1][20]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[1][20]~q ),
	.datac(\id_stage|reg_file|reg_file[2][20]~q ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~440_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~440 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N3
dffeas \id_stage|reg_file|reg_file[7][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N31
dffeas \id_stage|reg_file|reg_file[4][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N13
dffeas \id_stage|reg_file|reg_file[5][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~438 (
// Equation(s):
// \id_stage|reg_file|Read_data1~438_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][20]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[4][20]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][20]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][20]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~438_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~438 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|reg_file[6][20]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[6][20]~feeder_combout  = \wb_stage|Write_Data_RegFile[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[6][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][20]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[6][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N9
dffeas \id_stage|reg_file|reg_file[6][20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~439 (
// Equation(s):
// \id_stage|reg_file|Read_data1~439_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~438_combout  & (\id_stage|reg_file|reg_file[7][20]~q )) # (!\id_stage|reg_file|Read_data1~438_combout  & ((\id_stage|reg_file|reg_file[6][20]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~438_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][20]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~438_combout ),
	.datad(\id_stage|reg_file|reg_file[6][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~439_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~439 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~441 (
// Equation(s):
// \id_stage|reg_file|Read_data1~441_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~440_combout  & (\id_stage|reg_file|reg_file[3][20]~q )) # (!\id_stage|reg_file|Read_data1~440_combout  & 
// ((\id_stage|reg_file|Read_data1~439_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~440_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][20]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|Read_data1~440_combout ),
	.datad(\id_stage|reg_file|Read_data1~439_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~441_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~441 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~442 (
// Equation(s):
// \id_stage|reg_file|Read_data1~442_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1[0]~13_combout )) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~437_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~441_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~437_combout ),
	.datad(\id_stage|reg_file|Read_data1~441_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~442_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~442 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~445 (
// Equation(s):
// \id_stage|reg_file|Read_data1~445_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~442_combout  & ((\id_stage|reg_file|Read_data1~444_combout ))) # (!\id_stage|reg_file|Read_data1~442_combout  & 
// (\id_stage|reg_file|Read_data1~435_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~442_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~435_combout ),
	.datac(\id_stage|reg_file|Read_data1~444_combout ),
	.datad(\id_stage|reg_file|Read_data1~442_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~445_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~445 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~446 (
// Equation(s):
// \id_stage|reg_file|Read_data1~446_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\wb_stage|Write_Data_RegFile[20]~20_combout  & (\id_stage|reg_file|always1~2_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~445_combout ) # ((\wb_stage|Write_Data_RegFile[20]~20_combout  & \id_stage|reg_file|always1~2_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|Read_data1~445_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~446_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~446 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y14_N23
dffeas \id_stage|reg_file|Read_data1[20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N10
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~20 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~20_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data1 [20] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\id_stage|reg_file|Read_data1 [20]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~20 .lut_mask = 16'h2030;
defparam \id_ex_buffer1|EX1_rs1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y8_N1
dffeas \id_ex_buffer1|EX1_rs1[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer1|EX1_rs1~20_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[20] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[20]~78 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[20]~78_combout  = (\FA|alu_selA[1]~9_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [20]) # ((\wb_stage|Write_Data_RegFile[20]~20_combout  & \FA|alu_selA[0]~8_combout )))) # (!\FA|alu_selA[1]~9_combout  & 
// (((\wb_stage|Write_Data_RegFile[20]~20_combout  & \FA|alu_selA[0]~8_combout ))))

	.dataa(\FA|alu_selA[1]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.datac(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[20]~78_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[20]~78 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[20]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[20]~79 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[20]~79_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[20]~78_combout ) # ((\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [20]))))

	.dataa(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datab(\idhaz~3_combout ),
	.datac(\id_ex_buffer1|EX1_rs1 [20]),
	.datad(\forwarding_stage|alu_oper1|out[20]~78_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[20]~79_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[20]~79 .lut_mask = 16'h3320;
defparam \forwarding_stage|alu_oper1|out[20]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[20]~81 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[20]~81_combout  = (\forwarding_stage|alu_oper1|out[20]~79_combout ) # ((\forwarding_stage|alu_oper1|out[20]~80_combout  & ((\ex_stage|Add0~43_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\ex_stage|Add0~43_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\forwarding_stage|alu_oper1|out[20]~80_combout ),
	.datad(\forwarding_stage|alu_oper1|out[20]~79_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[20]~81_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[20]~81 .lut_mask = 16'hFFB0;
defparam \forwarding_stage|alu_oper1|out[20]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~68 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~68_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[20]~81_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[20]~81_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~68_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~68 .lut_mask = 16'hB000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N15
dffeas \id_ex_buffer2|EX2_PFC_to_IF[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~68_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[20] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out[20]~122 (
// Equation(s):
// \if_stage|pc_src_mux|out[20]~122_combout  = (\if_stage|pc_reg|DataOut [20] & (\id_ex_buffer2|EX2_PFC_to_IF [20] & (\ex_stage|Wrong_prediction~0_combout ))) # (!\if_stage|pc_reg|DataOut [20] & ((\if_stage|pc_src_mux|out~52_combout ) # 
// ((\id_ex_buffer2|EX2_PFC_to_IF [20] & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_stage|pc_reg|DataOut [20]),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [20]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[20]~122_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[20]~122 .lut_mask = 16'hD5C0;
defparam \if_stage|pc_src_mux|out[20]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N8
cycloneive_lcell_comb \if_stage|Add0~38 (
// Equation(s):
// \if_stage|Add0~38_combout  = (\if_stage|pc_reg|DataOut [20] & ((\if_stage|Add0~37 ) # (GND))) # (!\if_stage|pc_reg|DataOut [20] & (!\if_stage|Add0~37 ))
// \if_stage|Add0~39  = CARRY((\if_stage|pc_reg|DataOut [20]) # (!\if_stage|Add0~37 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~37 ),
	.combout(\if_stage|Add0~38_combout ),
	.cout(\if_stage|Add0~39 ));
// synopsys translate_off
defparam \if_stage|Add0~38 .lut_mask = 16'hC3CF;
defparam \if_stage|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[20]~123 (
// Equation(s):
// \if_stage|pc_src_mux|out[20]~123_combout  = (\if_stage|pc_src_mux|out[20]~122_combout ) # ((\if_stage|Add0~38_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(gnd),
	.datab(\if_stage|pc_src_mux|out[20]~122_combout ),
	.datac(\if_stage|Add0~38_combout ),
	.datad(\if_stage|pc_src_mux|out~103_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[20]~123_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[20]~123 .lut_mask = 16'hCCFC;
defparam \if_stage|pc_src_mux|out[20]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out[20] (
// Equation(s):
// \if_stage|pc_src_mux|out [20] = (!\if_stage|pc_src_mux|out[20]~123_combout  & (((!\forwarding_stage|alu_oper1|out[20]~81_combout ) # (!\id_ex_buffer1|EX1_is_jr~q )) # (!\if_stage|pc_src_mux|out~49_combout )))

	.dataa(\if_stage|pc_src_mux|out[20]~123_combout ),
	.datab(\if_stage|pc_src_mux|out~49_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[20]~81_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [20]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[20] .lut_mask = 16'h1555;
defparam \if_stage|pc_src_mux|out[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N27
dffeas \if_stage|pc_reg|DataOut[20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [20]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[20] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N24
cycloneive_lcell_comb \if_id_buffer|ID_PC~21 (
// Equation(s):
// \if_id_buffer|ID_PC~21_combout  = (!\if_stage|pc_reg|DataOut [20] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [20]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~21 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N25
dffeas \if_id_buffer|ID_PC[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[20] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N10
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~20 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~20_combout  = (\if_id_buffer|ID_PC [20] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_PC [20]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~20 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N11
dffeas \id_ex_buffer1|EX1_PC[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[20] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~20 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~20_combout  = (\id_ex_buffer1|EX1_PC [20] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_PC [20]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~20 .lut_mask = 16'hF300;
defparam \id_ex_buffer2|EX2_PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N21
dffeas \id_ex_buffer2|EX2_PC[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[20] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N8
cycloneive_lcell_comb \ex_stage|Add0~43 (
// Equation(s):
// \ex_stage|Add0~43_combout  = (\id_ex_buffer2|EX2_PC [20] & (\ex_stage|Add0~42  $ (GND))) # (!\id_ex_buffer2|EX2_PC [20] & (!\ex_stage|Add0~42  & VCC))
// \ex_stage|Add0~44  = CARRY((\id_ex_buffer2|EX2_PC [20] & !\ex_stage|Add0~42 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~42 ),
	.combout(\ex_stage|Add0~43_combout ),
	.cout(\ex_stage|Add0~44 ));
// synopsys translate_off
defparam \ex_stage|Add0~43 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N2
cycloneive_lcell_comb \ex_stage|Add0~84 (
// Equation(s):
// \ex_stage|Add0~84_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~43_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [20])))

	.dataa(\ex_stage|Add0~43_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(gnd),
	.datad(\ex_stage|alu|res [20]),
	.cin(gnd),
	.combout(\ex_stage|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~84 .lut_mask = 16'hBB88;
defparam \ex_stage|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~27 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~27_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[20]~79_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~84_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\idhaz~3_combout ),
	.datac(\ex_stage|Add0~84_combout ),
	.datad(\forwarding_stage|alu_oper1|out[20]~79_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~27 .lut_mask = 16'h5540;
defparam \id_ex_buffer2|EX2_ALU_OPER1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y8_N13
dffeas \id_ex_buffer2|EX2_ALU_OPER1[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[20] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|Add0~66 (
// Equation(s):
// \ex_stage|alu|Add0~66_combout  = ((\id_ex_buffer2|EX2_ALU_OPER1 [21] $ (\ex_stage|alu|Add0~65_combout  $ (!\ex_stage|alu|Add0~64 )))) # (GND)
// \ex_stage|alu|Add0~67  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [21] & ((\ex_stage|alu|Add0~65_combout ) # (!\ex_stage|alu|Add0~64 ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [21] & (\ex_stage|alu|Add0~65_combout  & !\ex_stage|alu|Add0~64 )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datab(\ex_stage|alu|Add0~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~64 ),
	.combout(\ex_stage|alu|Add0~66_combout ),
	.cout(\ex_stage|alu|Add0~67 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~66 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|Add0~69 (
// Equation(s):
// \ex_stage|alu|Add0~69_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [22] & ((\ex_stage|alu|Add0~68_combout  & (\ex_stage|alu|Add0~67  & VCC)) # (!\ex_stage|alu|Add0~68_combout  & (!\ex_stage|alu|Add0~67 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [22] & 
// ((\ex_stage|alu|Add0~68_combout  & (!\ex_stage|alu|Add0~67 )) # (!\ex_stage|alu|Add0~68_combout  & ((\ex_stage|alu|Add0~67 ) # (GND)))))
// \ex_stage|alu|Add0~70  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [22] & (!\ex_stage|alu|Add0~68_combout  & !\ex_stage|alu|Add0~67 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [22] & ((!\ex_stage|alu|Add0~67 ) # (!\ex_stage|alu|Add0~68_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.datab(\ex_stage|alu|Add0~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~67 ),
	.combout(\ex_stage|alu|Add0~69_combout ),
	.cout(\ex_stage|alu|Add0~70 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~69 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|Add0~72 (
// Equation(s):
// \ex_stage|alu|Add0~72_combout  = ((\id_ex_buffer2|EX2_ALU_OPER1 [23] $ (\ex_stage|alu|Add0~71_combout  $ (!\ex_stage|alu|Add0~70 )))) # (GND)
// \ex_stage|alu|Add0~73  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [23] & ((\ex_stage|alu|Add0~71_combout ) # (!\ex_stage|alu|Add0~70 ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [23] & (\ex_stage|alu|Add0~71_combout  & !\ex_stage|alu|Add0~70 )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datab(\ex_stage|alu|Add0~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~70 ),
	.combout(\ex_stage|alu|Add0~72_combout ),
	.cout(\ex_stage|alu|Add0~73 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~72 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N8
cycloneive_lcell_comb \ex_stage|alu|Mux25~1 (
// Equation(s):
// \ex_stage|alu|Mux25~1_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [23] & (!\ex_stage|alu|Mux10~7_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [23])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [23] & (\ex_stage|alu|Mux10~7_combout  $ 
// (\id_ex_buffer2|EX2_ALU_OPER2 [23]))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datac(\ex_stage|alu|Mux10~7_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [23]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~1 .lut_mask = 16'h5278;
defparam \ex_stage|alu|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~31 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~31_combout  = (\ex_stage|alu|ShiftLeft0~18_combout ) # ((\ex_stage|alu|ShiftLeft0~14_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [1]))

	.dataa(\ex_stage|alu|ShiftLeft0~18_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~14_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~31 .lut_mask = 16'hEAEA;
defparam \ex_stage|alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~34 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~34_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~31_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~33_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~33_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~34 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|Mux25~2 (
// Equation(s):
// \ex_stage|alu|Mux25~2_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~34_combout  & !\ex_stage|alu|ShiftLeft0~11_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftLeft0~34_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~2 .lut_mask = 16'h0030;
defparam \ex_stage|alu|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~2 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~2_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & !\id_ex_buffer2|EX2_ALU_OPER2 [0]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~2 .lut_mask = 16'h0003;
defparam \ex_stage|alu|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~100 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~100_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftLeft0~2_combout  & \id_ex_buffer2|EX2_ALU_OPER1 [31])))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftRight0~99_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datab(\ex_stage|alu|ShiftRight0~99_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~2_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~100 .lut_mask = 16'hE444;
defparam \ex_stage|alu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Mux25~3 (
// Equation(s):
// \ex_stage|alu|Mux25~3_combout  = (\ex_stage|alu|Mux18~4_combout  & ((\ex_stage|alu|Mux18~5_combout  & ((\ex_stage|alu|ShiftRight0~100_combout ))) # (!\ex_stage|alu|Mux18~5_combout  & (\ex_stage|alu|Mux25~2_combout )))) # (!\ex_stage|alu|Mux18~4_combout  & 
// (((!\ex_stage|alu|Mux18~5_combout ))))

	.dataa(\ex_stage|alu|Mux18~4_combout ),
	.datab(\ex_stage|alu|Mux25~2_combout ),
	.datac(\ex_stage|alu|Mux18~5_combout ),
	.datad(\ex_stage|alu|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~3 .lut_mask = 16'hAD0D;
defparam \ex_stage|alu|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~62 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~62_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~48_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~61_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~61_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~62 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|Mux25~4 (
// Equation(s):
// \ex_stage|alu|Mux25~4_combout  = (\ex_stage|alu|Mux25~3_combout  & ((\ex_stage|alu|ShiftLeft0~86_combout ) # ((\ex_stage|alu|Mux18~3_combout )))) # (!\ex_stage|alu|Mux25~3_combout  & (((\ex_stage|alu|ShiftLeft0~62_combout  & !\ex_stage|alu|Mux18~3_combout 
// ))))

	.dataa(\ex_stage|alu|Mux25~3_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~86_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~62_combout ),
	.datad(\ex_stage|alu|Mux18~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~4 .lut_mask = 16'hAAD8;
defparam \ex_stage|alu|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N30
cycloneive_lcell_comb \ex_stage|alu|Mux25~5 (
// Equation(s):
// \ex_stage|alu|Mux25~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux25~1_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux25~1_combout  & ((\ex_stage|alu|Mux25~4_combout ))) # (!\ex_stage|alu|Mux25~1_combout  & 
// (\ex_stage|alu|Add0~72_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Add0~72_combout ),
	.datac(\ex_stage|alu|Mux25~1_combout ),
	.datad(\ex_stage|alu|Mux25~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~5 .lut_mask = 16'hF4A4;
defparam \ex_stage|alu|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N18
cycloneive_lcell_comb \ex_stage|alu|Mux25~0 (
// Equation(s):
// \ex_stage|alu|Mux25~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [23] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [23]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [23] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER2 [23]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [23]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~0 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N28
cycloneive_lcell_comb \ex_stage|alu|Mux25~6 (
// Equation(s):
// \ex_stage|alu|Mux25~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux25~0_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux25~5_combout ))))

	.dataa(\ex_stage|alu|Mux25~5_combout ),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux25~6 .lut_mask = 16'h0E02;
defparam \ex_stage|alu|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N0
cycloneive_lcell_comb \ex_stage|alu|res[23] (
// Equation(s):
// \ex_stage|alu|res [23] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux25~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [23])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux25~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [23]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [23]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[23] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N20
cycloneive_lcell_comb \ex_stage|Add0~87 (
// Equation(s):
// \ex_stage|Add0~87_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~49_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [23])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(gnd),
	.datac(\ex_stage|Add0~49_combout ),
	.datad(\ex_stage|alu|res [23]),
	.cin(gnd),
	.combout(\ex_stage|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~87 .lut_mask = 16'hF5A0;
defparam \ex_stage|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y11_N21
dffeas \ex_mem_buffer|MEM_ALU_OUT[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[23] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N26
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[23]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[23]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[23]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y11_N27
dffeas \mem_wb_buffer|WB_ALU_OUT[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[23] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N30
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[23]~23 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[23]~23_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [23]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [23]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [23]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_Data_mem_out [23]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[23]~23 .lut_mask = 16'hEE22;
defparam \wb_stage|Write_Data_RegFile[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~506 (
// Equation(s):
// \id_stage|reg_file|Read_data1~506_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[14][23]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[12][23]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[12][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~506_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~506 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~507 (
// Equation(s):
// \id_stage|reg_file|Read_data1~507_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~506_combout  & (\id_stage|reg_file|reg_file[15][23]~q )) # (!\id_stage|reg_file|Read_data1~506_combout  & ((\id_stage|reg_file|reg_file[13][23]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~506_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][23]~q ),
	.datac(\id_stage|reg_file|reg_file[13][23]~q ),
	.datad(\id_stage|reg_file|Read_data1~506_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~507_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~507 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~489 (
// Equation(s):
// \id_stage|reg_file|Read_data1~489_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[9][23]~q )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][23]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][23]~q ),
	.datad(\id_stage|reg_file|reg_file[8][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~489_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~489 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~490 (
// Equation(s):
// \id_stage|reg_file|Read_data1~490_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~489_combout  & ((\id_stage|reg_file|reg_file[11][23]~q ))) # (!\id_stage|reg_file|Read_data1~489_combout  & (\id_stage|reg_file|reg_file[10][23]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~489_combout ))))

	.dataa(\id_stage|reg_file|reg_file[10][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[11][23]~q ),
	.datad(\id_stage|reg_file|Read_data1~489_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~490_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~490 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~491 (
// Equation(s):
// \id_stage|reg_file|Read_data1~491_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][23]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][23]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~491_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~491 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~492 (
// Equation(s):
// \id_stage|reg_file|Read_data1~492_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~491_combout  & (\id_stage|reg_file|reg_file[29][23]~q )) # (!\id_stage|reg_file|Read_data1~491_combout  & ((\id_stage|reg_file|reg_file[21][23]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~491_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][23]~q ),
	.datad(\id_stage|reg_file|Read_data1~491_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~492_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~492 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~498 (
// Equation(s):
// \id_stage|reg_file|Read_data1~498_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][23]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][23]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~498_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~498 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~499 (
// Equation(s):
// \id_stage|reg_file|Read_data1~499_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~498_combout  & (\id_stage|reg_file|reg_file[31][23]~q )) # (!\id_stage|reg_file|Read_data1~498_combout  & ((\id_stage|reg_file|reg_file[27][23]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~498_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][23]~q ),
	.datad(\id_stage|reg_file|Read_data1~498_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~499_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~499 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~495 (
// Equation(s):
// \id_stage|reg_file|Read_data1~495_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][23]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][23]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][23]~q ),
	.datac(\id_stage|reg_file|reg_file[24][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~495_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~495 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~496 (
// Equation(s):
// \id_stage|reg_file|Read_data1~496_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~495_combout  & (\id_stage|reg_file|reg_file[28][23]~q )) # (!\id_stage|reg_file|Read_data1~495_combout  & ((\id_stage|reg_file|reg_file[20][23]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~495_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][23]~q ),
	.datad(\id_stage|reg_file|Read_data1~495_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~496_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~496 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~493 (
// Equation(s):
// \id_stage|reg_file|Read_data1~493_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][23]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][23]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][23]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~493_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~493 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~494 (
// Equation(s):
// \id_stage|reg_file|Read_data1~494_combout  = (\id_stage|reg_file|Read_data1~493_combout  & ((\id_stage|reg_file|reg_file[30][23]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~493_combout  & 
// (((\id_stage|reg_file|reg_file[26][23]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~493_combout ),
	.datab(\id_stage|reg_file|reg_file[30][23]~q ),
	.datac(\id_stage|reg_file|reg_file[26][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~494_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~494 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~497 (
// Equation(s):
// \id_stage|reg_file|Read_data1~497_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~494_combout ))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|Read_data1~496_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~496_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~494_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~497_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~497 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|Read_data1~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~500 (
// Equation(s):
// \id_stage|reg_file|Read_data1~500_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~497_combout  & ((\id_stage|reg_file|Read_data1~499_combout ))) # (!\id_stage|reg_file|Read_data1~497_combout  & 
// (\id_stage|reg_file|Read_data1~492_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~497_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~492_combout ),
	.datab(\id_stage|reg_file|Read_data1~499_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\id_stage|reg_file|Read_data1~497_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~500_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~500 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data1~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~501 (
// Equation(s):
// \id_stage|reg_file|Read_data1~501_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][23]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][23]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][23]~q ),
	.datac(\id_stage|reg_file|reg_file[6][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~501_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~501 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~502 (
// Equation(s):
// \id_stage|reg_file|Read_data1~502_combout  = (\id_stage|reg_file|Read_data1~501_combout  & ((\id_stage|reg_file|reg_file[7][23]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~501_combout  & 
// (((\id_stage|reg_file|reg_file[5][23]~q  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[7][23]~q ),
	.datab(\id_stage|reg_file|Read_data1~501_combout ),
	.datac(\id_stage|reg_file|reg_file[5][23]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~502_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~502 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~503 (
// Equation(s):
// \id_stage|reg_file|Read_data1~503_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~502_combout ) # ((\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & 
// (((!\id_stage|reg_file|Read_data1[0]~17_combout  & \id_stage|reg_file|reg_file[1][23]~q ))))

	.dataa(\id_stage|reg_file|Read_data1~502_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datad(\id_stage|reg_file|reg_file[1][23]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~503_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~503 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|Read_data1~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~504 (
// Equation(s):
// \id_stage|reg_file|Read_data1~504_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~503_combout  & (\id_stage|reg_file|reg_file[3][23]~q )) # (!\id_stage|reg_file|Read_data1~503_combout  & 
// ((\id_stage|reg_file|reg_file[2][23]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~503_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][23]~q ),
	.datac(\id_stage|reg_file|reg_file[2][23]~q ),
	.datad(\id_stage|reg_file|Read_data1~503_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~504_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~504 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~505 (
// Equation(s):
// \id_stage|reg_file|Read_data1~505_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1[0]~10_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (\id_stage|reg_file|Read_data1~500_combout )) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~504_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~500_combout ),
	.datad(\id_stage|reg_file|Read_data1~504_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~505_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~505 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~508 (
// Equation(s):
// \id_stage|reg_file|Read_data1~508_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~505_combout  & (\id_stage|reg_file|Read_data1~507_combout )) # (!\id_stage|reg_file|Read_data1~505_combout  & 
// ((\id_stage|reg_file|Read_data1~490_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~505_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~507_combout ),
	.datac(\id_stage|reg_file|Read_data1~490_combout ),
	.datad(\id_stage|reg_file|Read_data1~505_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~508_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~508 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~509 (
// Equation(s):
// \id_stage|reg_file|Read_data1~509_combout  = (\wb_stage|Write_Data_RegFile[23]~23_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~508_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[23]~23_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~508_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~508_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~509_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~509 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N15
dffeas \id_stage|reg_file|Read_data1[23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[23] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~23 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~23_combout  = (\id_stage|reg_file|Read_data1 [23] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data1 [23]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~23 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y13_N23
dffeas \id_ex_buffer1|EX1_rs1[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[23] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[23]~90 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[23]~90_combout  = (\FA|alu_selA[1]~9_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [23]) # ((\FA|alu_selA[0]~8_combout  & \wb_stage|Write_Data_RegFile[23]~23_combout )))) # (!\FA|alu_selA[1]~9_combout  & 
// (((\FA|alu_selA[0]~8_combout  & \wb_stage|Write_Data_RegFile[23]~23_combout ))))

	.dataa(\FA|alu_selA[1]~9_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [23]),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\wb_stage|Write_Data_RegFile[23]~23_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[23]~90_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[23]~90 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[23]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[23]~91 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[23]~91_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[23]~90_combout ) # ((\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [23]))))

	.dataa(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [23]),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[23]~90_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[23]~91_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[23]~91 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[23]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~30 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~30_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[23]~91_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~87_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\forwarding_stage|alu_oper1|out[23]~91_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\ex_stage|Add0~87_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~30 .lut_mask = 16'h5444;
defparam \id_ex_buffer2|EX2_ALU_OPER1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y11_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER1[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[23] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|Add0~75 (
// Equation(s):
// \ex_stage|alu|Add0~75_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [24] & ((\ex_stage|alu|Add0~74_combout  & (\ex_stage|alu|Add0~73  & VCC)) # (!\ex_stage|alu|Add0~74_combout  & (!\ex_stage|alu|Add0~73 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [24] & 
// ((\ex_stage|alu|Add0~74_combout  & (!\ex_stage|alu|Add0~73 )) # (!\ex_stage|alu|Add0~74_combout  & ((\ex_stage|alu|Add0~73 ) # (GND)))))
// \ex_stage|alu|Add0~76  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [24] & (!\ex_stage|alu|Add0~74_combout  & !\ex_stage|alu|Add0~73 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [24] & ((!\ex_stage|alu|Add0~73 ) # (!\ex_stage|alu|Add0~74_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datab(\ex_stage|alu|Add0~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~73 ),
	.combout(\ex_stage|alu|Add0~75_combout ),
	.cout(\ex_stage|alu|Add0~76 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~75 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|Add0~78 (
// Equation(s):
// \ex_stage|alu|Add0~78_combout  = ((\id_ex_buffer2|EX2_ALU_OPER1 [25] $ (\ex_stage|alu|Add0~77_combout  $ (!\ex_stage|alu|Add0~76 )))) # (GND)
// \ex_stage|alu|Add0~79  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [25] & ((\ex_stage|alu|Add0~77_combout ) # (!\ex_stage|alu|Add0~76 ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [25] & (\ex_stage|alu|Add0~77_combout  & !\ex_stage|alu|Add0~76 )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.datab(\ex_stage|alu|Add0~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~76 ),
	.combout(\ex_stage|alu|Add0~78_combout ),
	.cout(\ex_stage|alu|Add0~79 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~78 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N30
cycloneive_lcell_comb \ex_stage|alu|Mux6~2 (
// Equation(s):
// \ex_stage|alu|Mux6~2_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [4]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [2] & !\id_ex_buffer2|EX2_ALU_OPER2 [3]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~2 .lut_mask = 16'hF2F2;
defparam \ex_stage|alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~89 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~89_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [23])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [25])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~89 .lut_mask = 16'h00D8;
defparam \ex_stage|alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~87 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~87_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [22]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [24]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~87 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~90 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~90_combout  = (\ex_stage|alu|ShiftLeft0~89_combout ) # ((\ex_stage|alu|ShiftLeft0~87_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [0]))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~89_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~87_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~90 .lut_mask = 16'hFCCC;
defparam \ex_stage|alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|Mux6~1 (
// Equation(s):
// \ex_stage|alu|Mux6~1_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [4]) # (\id_ex_buffer2|EX2_ALU_OPER2 [3])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~1 .lut_mask = 16'hFAFA;
defparam \ex_stage|alu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N0
cycloneive_lcell_comb \ex_stage|alu|Mux27~2 (
// Equation(s):
// \ex_stage|alu|Mux27~2_combout  = (\ex_stage|alu|Mux6~2_combout  & (((\ex_stage|alu|Mux6~1_combout )))) # (!\ex_stage|alu|Mux6~2_combout  & ((\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|ShiftLeft0~68_combout ))) # (!\ex_stage|alu|Mux6~1_combout  & 
// (\ex_stage|alu|ShiftLeft0~90_combout ))))

	.dataa(\ex_stage|alu|Mux6~2_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~90_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~68_combout ),
	.datad(\ex_stage|alu|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~2 .lut_mask = 16'hFA44;
defparam \ex_stage|alu|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~42 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~42_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~13_combout  & (\ex_stage|alu|ShiftLeft0~14_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftLeft0~41_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~13_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~14_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~42 .lut_mask = 16'h8F80;
defparam \ex_stage|alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~78 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~78_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [19])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [21])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~78 .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~79 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~79_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~75_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~78_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~75_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~79 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N26
cycloneive_lcell_comb \ex_stage|alu|Mux27~3 (
// Equation(s):
// \ex_stage|alu|Mux27~3_combout  = (\ex_stage|alu|Mux6~2_combout  & ((\ex_stage|alu|Mux27~2_combout  & (\ex_stage|alu|ShiftLeft0~42_combout )) # (!\ex_stage|alu|Mux27~2_combout  & ((\ex_stage|alu|ShiftLeft0~79_combout ))))) # (!\ex_stage|alu|Mux6~2_combout  
// & (\ex_stage|alu|Mux27~2_combout ))

	.dataa(\ex_stage|alu|Mux6~2_combout ),
	.datab(\ex_stage|alu|Mux27~2_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~42_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~3 .lut_mask = 16'hE6C4;
defparam \ex_stage|alu|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|Mux27~9 (
// Equation(s):
// \ex_stage|alu|Mux27~9_combout  = (!\ex_stage|alu|ShiftLeft0~7_combout  & (!\ex_stage|alu|ShiftLeft0~10_combout  & (\ex_stage|alu|Mux27~3_combout  & !\ex_stage|alu|ShiftLeft0~8_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~7_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~10_combout ),
	.datac(\ex_stage|alu|Mux27~3_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~9 .lut_mask = 16'h0010;
defparam \ex_stage|alu|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~102 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~102_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~49_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~51_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~51_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftRight0~49_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~102 .lut_mask = 16'h3022;
defparam \ex_stage|alu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|Mux27~4 (
// Equation(s):
// \ex_stage|alu|Mux27~4_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [25] & (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # (!\id_ex_buffer2|EX2_ALU_OPER1 [25])))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [25] & (\ex_stage|alu_oper|ALU_OP [0] $ 
// (((\ex_stage|alu_oper|ALU_OP [1]) # (\id_ex_buffer2|EX2_ALU_OPER1 [25])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [25]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~4 .lut_mask = 16'h3136;
defparam \ex_stage|alu|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N22
cycloneive_lcell_comb \ex_stage|alu|Mux27~5 (
// Equation(s):
// \ex_stage|alu|Mux27~5_combout  = (\ex_stage|alu|Mux26~4_combout  & ((\ex_stage|alu|Mux27~4_combout  & (\ex_stage|alu|Mux27~9_combout )) # (!\ex_stage|alu|Mux27~4_combout  & ((\ex_stage|alu|ShiftRight0~102_combout ))))) # (!\ex_stage|alu|Mux26~4_combout  & 
// (((\ex_stage|alu|Mux27~4_combout ))))

	.dataa(\ex_stage|alu|Mux27~9_combout ),
	.datab(\ex_stage|alu|Mux26~4_combout ),
	.datac(\ex_stage|alu|ShiftRight0~102_combout ),
	.datad(\ex_stage|alu|Mux27~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~5 .lut_mask = 16'hBBC0;
defparam \ex_stage|alu|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|Mux27~6 (
// Equation(s):
// \ex_stage|alu|Mux27~6_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [25] & ((\ex_stage|alu|Mux4~10_combout ) # ((\ex_stage|alu|Mux4~12_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [25])))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [25] & (\ex_stage|alu|Mux4~10_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER2 [25]) # (!\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.datab(\ex_stage|alu|Mux4~10_combout ),
	.datac(\ex_stage|alu|Mux4~12_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [25]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~6 .lut_mask = 16'hEC8C;
defparam \ex_stage|alu|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|Mux27~7 (
// Equation(s):
// \ex_stage|alu|Mux27~7_combout  = (\ex_stage|alu|Mux4~12_combout  & (((\ex_stage|alu|Mux27~6_combout )))) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux27~6_combout  & ((\ex_stage|alu|Mux27~5_combout ))) # (!\ex_stage|alu|Mux27~6_combout  & 
// (\ex_stage|alu|Add0~78_combout ))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Add0~78_combout ),
	.datac(\ex_stage|alu|Mux27~5_combout ),
	.datad(\ex_stage|alu|Mux27~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~7 .lut_mask = 16'hFA44;
defparam \ex_stage|alu|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N4
cycloneive_lcell_comb \ex_stage|alu|Mux27~8 (
// Equation(s):
// \ex_stage|alu|Mux27~8_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & \ex_stage|alu|Mux27~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux27~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux27~8 .lut_mask = 16'h0F00;
defparam \ex_stage|alu|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N18
cycloneive_lcell_comb \ex_stage|alu|res[25] (
// Equation(s):
// \ex_stage|alu|res [25] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|Mux27~8_combout ))) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|res [25]))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [25]),
	.datac(\ex_stage|alu|Mux27~8_combout ),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [25]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[25] .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|res[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N2
cycloneive_lcell_comb \ex_stage|Add0~89 (
// Equation(s):
// \ex_stage|Add0~89_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~53_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [25])))

	.dataa(\ex_stage|Add0~53_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|alu|res [25]),
	.cin(gnd),
	.combout(\ex_stage|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~89 .lut_mask = 16'hAFA0;
defparam \ex_stage|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N3
dffeas \ex_mem_buffer|MEM_ALU_OUT[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~89_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[25] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N14
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[25]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[25]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[25]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N15
dffeas \mem_wb_buffer|WB_ALU_OUT[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[25] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [25],\ex_mem_buffer|MEM_rs2 [24]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N16
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[25]~25 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[25]~25_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [25]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [25]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [25]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [25]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[25]~25 .lut_mask = 16'hFC30;
defparam \wb_stage|Write_Data_RegFile[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~25 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~25_combout  = (\id_stage|reg_file|Read_data2 [25] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data2 [25]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~25 .lut_mask = 16'h2202;
defparam \id_ex_buffer1|EX1_rs2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N5
dffeas \id_ex_buffer1|EX1_rs2[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[25] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N12
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[25]~80 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[25]~80_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[25]~25_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [25]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[25]~25_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[25]~25_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [25]),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[25]~80_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[25]~80 .lut_mask = 16'hCCF8;
defparam \forwarding_stage|store_rs2_mux|out[25]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[25]~79 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[25]~79_combout  = (\idhaz2~3_combout  & ((\ex_stage|Add0~89_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [25] & \forwarding_stage|store_rs2_mux|out~100_combout )))) # (!\idhaz2~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [25] 
// & ((\forwarding_stage|store_rs2_mux|out~100_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [25]),
	.datac(\ex_stage|Add0~89_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[25]~79 .lut_mask = 16'hECA0;
defparam \forwarding_stage|store_rs2_mux|out[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N0
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[25]~81 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[25]~81_combout  = (\forwarding_stage|store_rs2_mux|out[25]~79_combout ) # ((\forwarding_stage|store_rs2_mux|out[25]~80_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(\forwarding_stage|store_rs2_mux|out[25]~80_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[25]~79_combout ),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[25]~81_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[25]~81 .lut_mask = 16'hFAF0;
defparam \forwarding_stage|store_rs2_mux|out[25]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N1
dffeas \id_ex_buffer2|EX2_rs2_out[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[25]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[25] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[25]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[25]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [25]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[25]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y12_N29
dffeas \ex_mem_buffer|MEM_rs2[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[25] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y12_N11
dffeas \mem_wb_buffer|WB_ALU_OUT[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[24] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N26
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[24]~24 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[24]~24_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [24])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [24])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [24]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_ALU_OUT [24]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[24]~24 .lut_mask = 16'hBB88;
defparam \wb_stage|Write_Data_RegFile[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N3
dffeas \id_stage|reg_file|reg_file[15][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N27
dffeas \id_stage|reg_file|reg_file[14][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N27
dffeas \id_stage|reg_file|reg_file[13][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N29
dffeas \id_stage|reg_file|reg_file[12][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~527 (
// Equation(s):
// \id_stage|reg_file|Read_data2~527_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[13][24]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[12][24]~q )))))

	.dataa(\id_stage|reg_file|reg_file[13][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~527_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~527 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~528 (
// Equation(s):
// \id_stage|reg_file|Read_data2~528_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~527_combout  & (\id_stage|reg_file|reg_file[15][24]~q )) # (!\id_stage|reg_file|Read_data2~527_combout  & ((\id_stage|reg_file|reg_file[14][24]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~527_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][24]~q ),
	.datad(\id_stage|reg_file|Read_data2~527_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~528_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~528 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N9
dffeas \id_stage|reg_file|reg_file[27][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N19
dffeas \id_stage|reg_file|reg_file[31][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N5
dffeas \id_stage|reg_file|reg_file[23][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N19
dffeas \id_stage|reg_file|reg_file[19][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~517 (
// Equation(s):
// \id_stage|reg_file|Read_data2~517_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][24]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][24]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][24]~q ),
	.datac(\id_stage|reg_file|reg_file[19][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~517_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~517 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~518 (
// Equation(s):
// \id_stage|reg_file|Read_data2~518_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~517_combout  & ((\id_stage|reg_file|reg_file[31][24]~q ))) # (!\id_stage|reg_file|Read_data2~517_combout  & (\id_stage|reg_file|reg_file[27][24]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~517_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][24]~q ),
	.datad(\id_stage|reg_file|Read_data2~517_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~518_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~518 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y14_N29
dffeas \id_stage|reg_file|reg_file[22][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N3
dffeas \id_stage|reg_file|reg_file[18][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~510 (
// Equation(s):
// \id_stage|reg_file|Read_data2~510_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][24]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][24]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][24]~q ),
	.datac(\id_stage|reg_file|reg_file[18][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~510_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~510 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N11
dffeas \id_stage|reg_file|reg_file[26][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N17
dffeas \id_stage|reg_file|reg_file[30][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~511 (
// Equation(s):
// \id_stage|reg_file|Read_data2~511_combout  = (\id_stage|reg_file|Read_data2~510_combout  & (((\id_stage|reg_file|reg_file[30][24]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~510_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[26][24]~q )))

	.dataa(\id_stage|reg_file|Read_data2~510_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][24]~q ),
	.datad(\id_stage|reg_file|reg_file[30][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~511_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~511 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data2~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N27
dffeas \id_stage|reg_file|reg_file[20][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N10
cycloneive_lcell_comb \id_stage|reg_file|reg_file[24][24]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[24][24]~feeder_combout  = \wb_stage|Write_Data_RegFile[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[24][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][24]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[24][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N11
dffeas \id_stage|reg_file|reg_file[24][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[24][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N17
dffeas \id_stage|reg_file|reg_file[16][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~514 (
// Equation(s):
// \id_stage|reg_file|Read_data2~514_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][24]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][24]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[16][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~514_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~514 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N23
dffeas \id_stage|reg_file|reg_file[28][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~515 (
// Equation(s):
// \id_stage|reg_file|Read_data2~515_combout  = (\id_stage|reg_file|Read_data2~514_combout  & (((\id_stage|reg_file|reg_file[28][24]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~514_combout  & 
// (\id_stage|reg_file|reg_file[20][24]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[20][24]~q ),
	.datab(\id_stage|reg_file|Read_data2~514_combout ),
	.datac(\id_stage|reg_file|reg_file[28][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~515_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~515 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N17
dffeas \id_stage|reg_file|reg_file[21][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N11
dffeas \id_stage|reg_file|reg_file[29][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N29
dffeas \id_stage|reg_file|reg_file[25][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N19
dffeas \id_stage|reg_file|reg_file[17][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~512 (
// Equation(s):
// \id_stage|reg_file|Read_data2~512_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][24]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][24]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][24]~q ),
	.datac(\id_stage|reg_file|reg_file[17][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~512_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~512 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~513 (
// Equation(s):
// \id_stage|reg_file|Read_data2~513_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~512_combout  & ((\id_stage|reg_file|reg_file[29][24]~q ))) # (!\id_stage|reg_file|Read_data2~512_combout  & (\id_stage|reg_file|reg_file[21][24]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~512_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][24]~q ),
	.datac(\id_stage|reg_file|reg_file[29][24]~q ),
	.datad(\id_stage|reg_file|Read_data2~512_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~513_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~513 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~516 (
// Equation(s):
// \id_stage|reg_file|Read_data2~516_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~513_combout ))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~515_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~515_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2~513_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~516_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~516 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|Read_data2~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~519 (
// Equation(s):
// \id_stage|reg_file|Read_data2~519_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~516_combout  & (\id_stage|reg_file|Read_data2~518_combout )) # (!\id_stage|reg_file|Read_data2~516_combout  & 
// ((\id_stage|reg_file|Read_data2~511_combout ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~516_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~518_combout ),
	.datac(\id_stage|reg_file|Read_data2~511_combout ),
	.datad(\id_stage|reg_file|Read_data2~516_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~519_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~519 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N13
dffeas \id_stage|reg_file|reg_file[2][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N9
dffeas \id_stage|reg_file|reg_file[1][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~524 (
// Equation(s):
// \id_stage|reg_file|Read_data2~524_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[2][24]~q ) # ((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][24]~q  & !\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][24]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][24]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~524_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~524 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N7
dffeas \id_stage|reg_file|reg_file[3][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N7
dffeas \id_stage|reg_file|reg_file[6][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|reg_file[7][24]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[7][24]~feeder_combout  = \wb_stage|Write_Data_RegFile[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[7][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][24]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[7][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N17
dffeas \id_stage|reg_file|reg_file[7][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N1
dffeas \id_stage|reg_file|reg_file[5][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N3
dffeas \id_stage|reg_file|reg_file[4][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~522 (
// Equation(s):
// \id_stage|reg_file|Read_data2~522_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][24]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[4][24]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~522_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~522 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~523 (
// Equation(s):
// \id_stage|reg_file|Read_data2~523_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~522_combout  & ((\id_stage|reg_file|reg_file[7][24]~q ))) # (!\id_stage|reg_file|Read_data2~522_combout  & (\id_stage|reg_file|reg_file[6][24]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~522_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][24]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][24]~q ),
	.datad(\id_stage|reg_file|Read_data2~522_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~523_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~523 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~525 (
// Equation(s):
// \id_stage|reg_file|Read_data2~525_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~524_combout  & (\id_stage|reg_file|reg_file[3][24]~q )) # (!\id_stage|reg_file|Read_data2~524_combout  & 
// ((\id_stage|reg_file|Read_data2~523_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2~524_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~524_combout ),
	.datac(\id_stage|reg_file|reg_file[3][24]~q ),
	.datad(\id_stage|reg_file|Read_data2~523_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~525_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~525 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N29
dffeas \id_stage|reg_file|reg_file[9][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N21
dffeas \id_stage|reg_file|reg_file[10][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N9
dffeas \id_stage|reg_file|reg_file[8][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~520 (
// Equation(s):
// \id_stage|reg_file|Read_data2~520_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][24]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][24]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][24]~q ),
	.datac(\id_stage|reg_file|reg_file[8][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~520_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~520 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N15
dffeas \id_stage|reg_file|reg_file[11][24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~521 (
// Equation(s):
// \id_stage|reg_file|Read_data2~521_combout  = (\id_stage|reg_file|Read_data2~520_combout  & (((\id_stage|reg_file|reg_file[11][24]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~520_combout  & 
// (\id_stage|reg_file|reg_file[9][24]~q  & ((\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[9][24]~q ),
	.datab(\id_stage|reg_file|Read_data2~520_combout ),
	.datac(\id_stage|reg_file|reg_file[11][24]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~521_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~521 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~526 (
// Equation(s):
// \id_stage|reg_file|Read_data2~526_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// ((\id_stage|reg_file|Read_data2~521_combout ))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2~525_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~525_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~521_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~526_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~526 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|Read_data2~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~529 (
// Equation(s):
// \id_stage|reg_file|Read_data2~529_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~526_combout  & (\id_stage|reg_file|Read_data2~528_combout )) # (!\id_stage|reg_file|Read_data2~526_combout  & 
// ((\id_stage|reg_file|Read_data2~519_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~526_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~528_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~519_combout ),
	.datad(\id_stage|reg_file|Read_data2~526_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~529_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~529 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~530 (
// Equation(s):
// \id_stage|reg_file|Read_data2~530_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[24]~24_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~529_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~529_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.datad(\id_stage|reg_file|Read_data2~529_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~530_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~530 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N31
dffeas \id_stage|reg_file|Read_data2[24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N2
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~30 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~30_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|cu|is_oper2_immed~combout  & \id_stage|reg_file|Read_data2 [24]))

	.dataa(gnd),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datad(\id_stage|reg_file|Read_data2 [24]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~30 .lut_mask = 16'hFCF0;
defparam \id_ex_buffer1|EX1_forward_to_B~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N3
dffeas \id_ex_buffer1|EX1_forward_to_B[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[24] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[24]~76 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[24]~76_combout  = (\wb_stage|Write_Data_RegFile[24]~24_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [24] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[24]~24_combout  & (\ex_mem_buffer|MEM_ALU_OUT [24] & (\forwarding_stage|alu_oper2|out[0]~1_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[24]~76 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[24]~77 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[24]~77_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[24]~76_combout ) # ((\ex_stage|Add0~88_combout  & \idhaz2~3_combout ))))

	.dataa(\ex_stage|Add0~88_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datad(\forwarding_stage|alu_oper2|out[24]~76_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[24]~77_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[24]~77 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper2|out[24]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[24]~78 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[24]~78_combout  = (\forwarding_stage|alu_oper2|out[24]~77_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [24] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [24]),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(gnd),
	.datad(\forwarding_stage|alu_oper2|out[24]~77_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[24]~78_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[24]~78 .lut_mask = 16'hFF88;
defparam \forwarding_stage|alu_oper2|out[24]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y10_N9
dffeas \id_ex_buffer2|EX2_ALU_OPER2[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[24]~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[24] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|Add0~74 (
// Equation(s):
// \ex_stage|alu|Add0~74_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [24]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~74 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~101 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~101_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~21_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~24_combout )))))

	.dataa(\ex_stage|alu|ShiftRight0~21_combout ),
	.datab(\ex_stage|alu|ShiftRight0~24_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~101 .lut_mask = 16'h00AC;
defparam \ex_stage|alu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~37 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~37_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~23_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~36_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~23_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~37 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~38 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~38_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~2_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [0])))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftLeft0~37_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datab(\ex_stage|alu|ShiftLeft0~2_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~38 .lut_mask = 16'hD850;
defparam \ex_stage|alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~65 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~65_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~52_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~64_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~52_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~65 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~84 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~84_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [21]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [23]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~84 .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~88 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~88_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~84_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~87_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~87_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~84_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~88 .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N24
cycloneive_lcell_comb \ex_stage|alu|Mux26~2 (
// Equation(s):
// \ex_stage|alu|Mux26~2_combout  = (\ex_stage|alu|Mux6~1_combout  & (((\ex_stage|alu|Mux6~2_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux6~2_combout  & (\ex_stage|alu|ShiftLeft0~76_combout )) # (!\ex_stage|alu|Mux6~2_combout  & 
// ((\ex_stage|alu|ShiftLeft0~88_combout )))))

	.dataa(\ex_stage|alu|Mux6~1_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~76_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~2 .lut_mask = 16'hE5E0;
defparam \ex_stage|alu|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N10
cycloneive_lcell_comb \ex_stage|alu|Mux26~3 (
// Equation(s):
// \ex_stage|alu|Mux26~3_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux26~2_combout  & (\ex_stage|alu|ShiftLeft0~38_combout )) # (!\ex_stage|alu|Mux26~2_combout  & ((\ex_stage|alu|ShiftLeft0~65_combout ))))) # (!\ex_stage|alu|Mux6~1_combout  
// & (((\ex_stage|alu|Mux26~2_combout ))))

	.dataa(\ex_stage|alu|Mux6~1_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~38_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~65_combout ),
	.datad(\ex_stage|alu|Mux26~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~3 .lut_mask = 16'hDDA0;
defparam \ex_stage|alu|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|Mux26~10 (
// Equation(s):
// \ex_stage|alu|Mux26~10_combout  = (!\ex_stage|alu|ShiftLeft0~7_combout  & (!\ex_stage|alu|ShiftLeft0~10_combout  & (\ex_stage|alu|Mux26~3_combout  & !\ex_stage|alu|ShiftLeft0~8_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~7_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~10_combout ),
	.datac(\ex_stage|alu|Mux26~3_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~10 .lut_mask = 16'h0010;
defparam \ex_stage|alu|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|Mux26~5 (
// Equation(s):
// \ex_stage|alu|Mux26~5_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [24] & (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # (!\id_ex_buffer2|EX2_ALU_OPER1 [24])))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [24] & (\ex_stage|alu_oper|ALU_OP [0] $ 
// (((\id_ex_buffer2|EX2_ALU_OPER1 [24]) # (\ex_stage|alu_oper|ALU_OP [1])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [24]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~5 .lut_mask = 16'h01F6;
defparam \ex_stage|alu|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N0
cycloneive_lcell_comb \ex_stage|alu|Mux26~6 (
// Equation(s):
// \ex_stage|alu|Mux26~6_combout  = (\ex_stage|alu|Mux26~4_combout  & ((\ex_stage|alu|Mux26~5_combout  & ((\ex_stage|alu|Mux26~10_combout ))) # (!\ex_stage|alu|Mux26~5_combout  & (\ex_stage|alu|ShiftRight0~101_combout )))) # (!\ex_stage|alu|Mux26~4_combout  
// & (((\ex_stage|alu|Mux26~5_combout ))))

	.dataa(\ex_stage|alu|Mux26~4_combout ),
	.datab(\ex_stage|alu|ShiftRight0~101_combout ),
	.datac(\ex_stage|alu|Mux26~10_combout ),
	.datad(\ex_stage|alu|Mux26~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~6 .lut_mask = 16'hF588;
defparam \ex_stage|alu|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|Mux26~7 (
// Equation(s):
// \ex_stage|alu|Mux26~7_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [24] & ((\ex_stage|alu|Mux4~10_combout ) # ((\id_ex_buffer2|EX2_ALU_OPER1 [24] & \ex_stage|alu|Mux4~12_combout )))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [24] & (\ex_stage|alu|Mux4~10_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [24]) # (!\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [24]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\ex_stage|alu|Mux4~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~7 .lut_mask = 16'hE8F0;
defparam \ex_stage|alu|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N28
cycloneive_lcell_comb \ex_stage|alu|Mux26~8 (
// Equation(s):
// \ex_stage|alu|Mux26~8_combout  = (\ex_stage|alu|Mux26~7_combout  & (((\ex_stage|alu|Mux26~6_combout ) # (\ex_stage|alu|Mux4~12_combout )))) # (!\ex_stage|alu|Mux26~7_combout  & (\ex_stage|alu|Add0~75_combout  & ((!\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\ex_stage|alu|Add0~75_combout ),
	.datab(\ex_stage|alu|Mux26~6_combout ),
	.datac(\ex_stage|alu|Mux26~7_combout ),
	.datad(\ex_stage|alu|Mux4~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~8 .lut_mask = 16'hF0CA;
defparam \ex_stage|alu|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|Mux26~9 (
// Equation(s):
// \ex_stage|alu|Mux26~9_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & \ex_stage|alu|Mux26~8_combout )

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux26~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux26~9 .lut_mask = 16'h5500;
defparam \ex_stage|alu|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N10
cycloneive_lcell_comb \ex_stage|alu|res[24] (
// Equation(s):
// \ex_stage|alu|res [24] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux26~9_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [24])))

	.dataa(\ex_stage|alu|Mux26~9_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [24]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [24]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[24] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N6
cycloneive_lcell_comb \ex_stage|Add0~88 (
// Equation(s):
// \ex_stage|Add0~88_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~51_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [24]))

	.dataa(\ex_stage|alu|res [24]),
	.datab(\ex_stage|Add0~51_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\ex_stage|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~88 .lut_mask = 16'hCCAA;
defparam \ex_stage|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~527 (
// Equation(s):
// \id_stage|reg_file|Read_data1~527_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][24]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][24]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][24]~q ),
	.datac(\id_stage|reg_file|reg_file[13][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~527_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~527 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~528 (
// Equation(s):
// \id_stage|reg_file|Read_data1~528_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~527_combout  & ((\id_stage|reg_file|reg_file[15][24]~q ))) # (!\id_stage|reg_file|Read_data1~527_combout  & (\id_stage|reg_file|reg_file[14][24]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~527_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][24]~q ),
	.datac(\id_stage|reg_file|reg_file[15][24]~q ),
	.datad(\id_stage|reg_file|Read_data1~527_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~528_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~528 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~510 (
// Equation(s):
// \id_stage|reg_file|Read_data1~510_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3]) # ((\id_stage|reg_file|reg_file[22][24]~q )))) # (!\if_id_buffer|ID_rs1_ind [2] & (!\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[18][24]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][24]~q ),
	.datad(\id_stage|reg_file|reg_file[18][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~510_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~510 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~511 (
// Equation(s):
// \id_stage|reg_file|Read_data1~511_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~510_combout  & ((\id_stage|reg_file|reg_file[30][24]~q ))) # (!\id_stage|reg_file|Read_data1~510_combout  & (\id_stage|reg_file|reg_file[26][24]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~510_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][24]~q ),
	.datad(\id_stage|reg_file|Read_data1~510_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~511_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~511 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~517 (
// Equation(s):
// \id_stage|reg_file|Read_data1~517_combout  = (\if_id_buffer|ID_rs1_ind [3] & (\if_id_buffer|ID_rs1_ind [2])) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[23][24]~q )) # (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][24]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][24]~q ),
	.datad(\id_stage|reg_file|reg_file[19][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~517_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~517 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~518 (
// Equation(s):
// \id_stage|reg_file|Read_data1~518_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~517_combout  & ((\id_stage|reg_file|reg_file[31][24]~q ))) # (!\id_stage|reg_file|Read_data1~517_combout  & (\id_stage|reg_file|reg_file[27][24]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|Read_data1~517_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|Read_data1~517_combout ),
	.datac(\id_stage|reg_file|reg_file[27][24]~q ),
	.datad(\id_stage|reg_file|reg_file[31][24]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~518_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~518 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data1~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~514 (
// Equation(s):
// \id_stage|reg_file|Read_data1~514_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][24]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][24]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~514_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~514 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~515 (
// Equation(s):
// \id_stage|reg_file|Read_data1~515_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~514_combout  & (\id_stage|reg_file|reg_file[28][24]~q )) # (!\id_stage|reg_file|Read_data1~514_combout  & ((\id_stage|reg_file|reg_file[20][24]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~514_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][24]~q ),
	.datad(\id_stage|reg_file|Read_data1~514_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~515_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~515 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~512 (
// Equation(s):
// \id_stage|reg_file|Read_data1~512_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][24]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][24]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][24]~q ),
	.datac(\id_stage|reg_file|reg_file[25][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~512_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~512 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~513 (
// Equation(s):
// \id_stage|reg_file|Read_data1~513_combout  = (\id_stage|reg_file|Read_data1~512_combout  & ((\id_stage|reg_file|reg_file[29][24]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~512_combout  & 
// (((\id_stage|reg_file|reg_file[21][24]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][24]~q ),
	.datab(\id_stage|reg_file|Read_data1~512_combout ),
	.datac(\id_stage|reg_file|reg_file[21][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~513_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~513 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~516 (
// Equation(s):
// \id_stage|reg_file|Read_data1~516_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~513_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|Read_data1~515_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~515_combout ),
	.datad(\id_stage|reg_file|Read_data1~513_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~516_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~516 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~519 (
// Equation(s):
// \id_stage|reg_file|Read_data1~519_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~516_combout  & ((\id_stage|reg_file|Read_data1~518_combout ))) # (!\id_stage|reg_file|Read_data1~516_combout  & 
// (\id_stage|reg_file|Read_data1~511_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~516_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~511_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~518_combout ),
	.datad(\id_stage|reg_file|Read_data1~516_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~519_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~519 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~524 (
// Equation(s):
// \id_stage|reg_file|Read_data1~524_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|reg_file[2][24]~q ) # (\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[1][24]~q  & ((!\id_stage|reg_file|Read_data1[0]~16_combout ))))

	.dataa(\id_stage|reg_file|reg_file[1][24]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][24]~q ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~524_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~524 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~522 (
// Equation(s):
// \id_stage|reg_file|Read_data1~522_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][24]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[4][24]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][24]~q ),
	.datac(\id_stage|reg_file|reg_file[5][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~522_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~522 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~523 (
// Equation(s):
// \id_stage|reg_file|Read_data1~523_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~522_combout  & (\id_stage|reg_file|reg_file[7][24]~q )) # (!\id_stage|reg_file|Read_data1~522_combout  & ((\id_stage|reg_file|reg_file[6][24]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~522_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][24]~q ),
	.datad(\id_stage|reg_file|Read_data1~522_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~523_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~523 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~525 (
// Equation(s):
// \id_stage|reg_file|Read_data1~525_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~524_combout  & (\id_stage|reg_file|reg_file[3][24]~q )) # (!\id_stage|reg_file|Read_data1~524_combout  & 
// ((\id_stage|reg_file|Read_data1~523_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~524_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[3][24]~q ),
	.datac(\id_stage|reg_file|Read_data1~524_combout ),
	.datad(\id_stage|reg_file|Read_data1~523_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~525_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~525 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data1~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~520 (
// Equation(s):
// \id_stage|reg_file|Read_data1~520_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][24]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][24]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][24]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[10][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~520_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~520 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~521 (
// Equation(s):
// \id_stage|reg_file|Read_data1~521_combout  = (\id_stage|reg_file|Read_data1~520_combout  & ((\id_stage|reg_file|reg_file[11][24]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~520_combout  & 
// (((\id_stage|reg_file|reg_file[9][24]~q  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[11][24]~q ),
	.datab(\id_stage|reg_file|Read_data1~520_combout ),
	.datac(\id_stage|reg_file|reg_file[9][24]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~521_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~521 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~526 (
// Equation(s):
// \id_stage|reg_file|Read_data1~526_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout ) # ((\id_stage|reg_file|Read_data1~521_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1~525_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~525_combout ),
	.datad(\id_stage|reg_file|Read_data1~521_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~526_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~526 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~529 (
// Equation(s):
// \id_stage|reg_file|Read_data1~529_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~526_combout  & (\id_stage|reg_file|Read_data1~528_combout )) # (!\id_stage|reg_file|Read_data1~526_combout  & 
// ((\id_stage|reg_file|Read_data1~519_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~526_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~528_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~519_combout ),
	.datad(\id_stage|reg_file|Read_data1~526_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~529_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~529 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~530 (
// Equation(s):
// \id_stage|reg_file|Read_data1~530_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[24]~24_combout ) # ((\id_stage|reg_file|Read_data1~529_combout  & !\id_stage|reg_file|Read_data1~25_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((\id_stage|reg_file|Read_data1~529_combout  & !\id_stage|reg_file|Read_data1~25_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.datac(\id_stage|reg_file|Read_data1~529_combout ),
	.datad(\id_stage|reg_file|Read_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~530_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~530 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|Read_data1~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N3
dffeas \id_stage|reg_file|Read_data1[24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[24] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~24 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~24_combout  = (\id_stage|reg_file|Read_data1 [24] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|reg_file|Read_data1 [24]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~24 .lut_mask = 16'h00B0;
defparam \id_ex_buffer1|EX1_rs1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y10_N25
dffeas \id_ex_buffer1|EX1_rs1[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[24] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[24]~94 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[24]~94_combout  = (\wb_stage|Write_Data_RegFile[24]~24_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [24] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[24]~24_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [24] & (\FA|alu_selA[1]~9_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[24]~24_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [24]),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[24]~94_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[24]~94 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper1|out[24]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[24]~95 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[24]~95_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[24]~94_combout ) # ((\id_ex_buffer1|EX1_rs1 [24] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [24]),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[24]~94_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[24]~95_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[24]~95 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper1|out[24]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~31 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~31_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[24]~95_combout ) # ((\ex_stage|Add0~88_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Add0~88_combout ),
	.datab(\idhaz~3_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\forwarding_stage|alu_oper1|out[24]~95_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~31 .lut_mask = 16'h0F08;
defparam \id_ex_buffer2|EX2_ALU_OPER1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y10_N21
dffeas \id_ex_buffer2|EX2_ALU_OPER1[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[24] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~23 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~23_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [26])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [24])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~23 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~63 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~63_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [25]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [23]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~63 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~77 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~77_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~23_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~63_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~23_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~77 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~99 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~99_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~81_combout ) # ((\ex_stage|alu|ShiftRight0~80_combout )))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (((\ex_stage|alu|ShiftRight0~77_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~81_combout ),
	.datab(\ex_stage|alu|ShiftRight0~80_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~99 .lut_mask = 16'hEFE0;
defparam \ex_stage|alu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~30 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~30_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [18])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [16])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~30 .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~72 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~72_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [17]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [15]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~72 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~86 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~86_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~30_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~72_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~30_combout ),
	.datab(\ex_stage|alu|ShiftRight0~72_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~86 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~98 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~98_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~78_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~86_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~86_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~98 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~106 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~106_combout  = (\ex_stage|alu|ShiftLeft0~13_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [31] & (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & !\id_ex_buffer2|EX2_ALU_OPER2 [3])))

	.dataa(\ex_stage|alu|ShiftLeft0~13_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~106 .lut_mask = 16'h0008;
defparam \ex_stage|alu|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N30
cycloneive_lcell_comb \ex_stage|alu|Mux17~2 (
// Equation(s):
// \ex_stage|alu|Mux17~2_combout  = (\ex_stage|alu|Mux4~18_combout  & ((\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~34_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftLeft0~62_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~34_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~62_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|Mux4~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~2 .lut_mask = 16'hAC00;
defparam \ex_stage|alu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N0
cycloneive_lcell_comb \ex_stage|alu|Mux10~4 (
// Equation(s):
// \ex_stage|alu|Mux10~4_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [3]) # (!\ex_stage|alu|Mux4~18_combout )))

	.dataa(\ex_stage|alu|Mux4~18_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~4 .lut_mask = 16'hF500;
defparam \ex_stage|alu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N12
cycloneive_lcell_comb \ex_stage|alu|Mux17~3 (
// Equation(s):
// \ex_stage|alu|Mux17~3_combout  = (\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux10~4_combout  & (\ex_stage|alu|ShiftRight0~106_combout )) # (!\ex_stage|alu|Mux10~4_combout  & ((\ex_stage|alu|Mux17~2_combout ))))) # (!\ex_stage|alu|Mux10~3_combout  & 
// (((!\ex_stage|alu|Mux10~4_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~106_combout ),
	.datab(\ex_stage|alu|Mux10~3_combout ),
	.datac(\ex_stage|alu|Mux17~2_combout ),
	.datad(\ex_stage|alu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~3 .lut_mask = 16'h88F3;
defparam \ex_stage|alu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N8
cycloneive_lcell_comb \ex_stage|alu|Mux17~4 (
// Equation(s):
// \ex_stage|alu|Mux17~4_combout  = (\ex_stage|alu|Mux10~1_combout  & (((\ex_stage|alu|Mux17~3_combout )))) # (!\ex_stage|alu|Mux10~1_combout  & ((\ex_stage|alu|Mux17~3_combout  & ((\ex_stage|alu|ShiftRight0~98_combout ))) # (!\ex_stage|alu|Mux17~3_combout  
// & (\ex_stage|alu|ShiftRight0~99_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~99_combout ),
	.datab(\ex_stage|alu|ShiftRight0~98_combout ),
	.datac(\ex_stage|alu|Mux10~1_combout ),
	.datad(\ex_stage|alu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~4 .lut_mask = 16'hFC0A;
defparam \ex_stage|alu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|Mux17~1 (
// Equation(s):
// \ex_stage|alu|Mux17~1_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [15] & (!\ex_stage|alu|Mux10~7_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [15])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [15] & (\ex_stage|alu|Mux10~7_combout  $ 
// (\id_ex_buffer2|EX2_ALU_OPER2 [15]))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.datab(\ex_stage|alu|Mux4~19_combout ),
	.datac(\ex_stage|alu|Mux10~7_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~1 .lut_mask = 16'h3478;
defparam \ex_stage|alu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|Mux17~5 (
// Equation(s):
// \ex_stage|alu|Mux17~5_combout  = (\ex_stage|alu|Mux17~1_combout  & ((\ex_stage|alu|Mux17~4_combout ) # ((\ex_stage|alu|Mux4~19_combout )))) # (!\ex_stage|alu|Mux17~1_combout  & (((\ex_stage|alu|Add0~48_combout  & !\ex_stage|alu|Mux4~19_combout ))))

	.dataa(\ex_stage|alu|Mux17~4_combout ),
	.datab(\ex_stage|alu|Add0~48_combout ),
	.datac(\ex_stage|alu|Mux17~1_combout ),
	.datad(\ex_stage|alu|Mux4~19_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~5 .lut_mask = 16'hF0AC;
defparam \ex_stage|alu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|Mux17~6 (
// Equation(s):
// \ex_stage|alu|Mux17~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux17~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux17~5_combout )))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Mux17~0_combout ),
	.datac(\ex_stage|alu|Mux17~5_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux17~6 .lut_mask = 16'h00D8;
defparam \ex_stage|alu|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|res[15] (
// Equation(s):
// \ex_stage|alu|res [15] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux17~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [15])))

	.dataa(\ex_stage|alu|Mux17~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [15]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[15] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N16
cycloneive_lcell_comb \ex_stage|Add0~79 (
// Equation(s):
// \ex_stage|Add0~79_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~33_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [15])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~33_combout ),
	.datad(\ex_stage|alu|res [15]),
	.cin(gnd),
	.combout(\ex_stage|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~79 .lut_mask = 16'hF3C0;
defparam \ex_stage|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y9_N17
dffeas \ex_mem_buffer|MEM_ALU_OUT[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[15] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N19
dffeas \mem_wb_buffer|WB_ALU_OUT[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[15] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N20
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[15]~15 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[15]~15_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [15])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [15])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [15]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_ALU_OUT [15]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[15]~15 .lut_mask = 16'hBB88;
defparam \wb_stage|Write_Data_RegFile[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~338 (
// Equation(s):
// \id_stage|reg_file|Read_data2~338_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][15]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][15]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][15]~q ),
	.datac(\id_stage|reg_file|reg_file[12][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~338_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~338 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~339 (
// Equation(s):
// \id_stage|reg_file|Read_data2~339_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~338_combout  & (\id_stage|reg_file|reg_file[15][15]~q )) # (!\id_stage|reg_file|Read_data2~338_combout  & ((\id_stage|reg_file|reg_file[13][15]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~338_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][15]~q ),
	.datac(\id_stage|reg_file|reg_file[13][15]~q ),
	.datad(\id_stage|reg_file|Read_data2~338_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~339_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~339 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~321 (
// Equation(s):
// \id_stage|reg_file|Read_data2~321_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][15]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][15]~q )))))

	.dataa(\id_stage|reg_file|reg_file[9][15]~q ),
	.datab(\id_stage|reg_file|reg_file[8][15]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~321_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~321 .lut_mask = 16'hFA0C;
defparam \id_stage|reg_file|Read_data2~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~322 (
// Equation(s):
// \id_stage|reg_file|Read_data2~322_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~321_combout  & (\id_stage|reg_file|reg_file[11][15]~q )) # (!\id_stage|reg_file|Read_data2~321_combout  & ((\id_stage|reg_file|reg_file[10][15]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~321_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][15]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][15]~q ),
	.datad(\id_stage|reg_file|Read_data2~321_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~322_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~322 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~333 (
// Equation(s):
// \id_stage|reg_file|Read_data2~333_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][15]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][15]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][15]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~333_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~333 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~334 (
// Equation(s):
// \id_stage|reg_file|Read_data2~334_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~333_combout  & ((\id_stage|reg_file|reg_file[7][15]~q ))) # (!\id_stage|reg_file|Read_data2~333_combout  & (\id_stage|reg_file|reg_file[5][15]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~333_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][15]~q ),
	.datac(\id_stage|reg_file|reg_file[7][15]~q ),
	.datad(\id_stage|reg_file|Read_data2~333_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~334_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~334 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~335 (
// Equation(s):
// \id_stage|reg_file|Read_data2~335_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~334_combout ) # ((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][15]~q  & !\id_stage|reg_file|Read_data2[13]~17_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~334_combout ),
	.datac(\id_stage|reg_file|reg_file[1][15]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~335_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~335 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~336 (
// Equation(s):
// \id_stage|reg_file|Read_data2~336_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~335_combout  & ((\id_stage|reg_file|reg_file[3][15]~q ))) # (!\id_stage|reg_file|Read_data2~335_combout  & 
// (\id_stage|reg_file|reg_file[2][15]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~335_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][15]~q ),
	.datac(\id_stage|reg_file|reg_file[3][15]~q ),
	.datad(\id_stage|reg_file|Read_data2~335_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~336_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~336 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~323 (
// Equation(s):
// \id_stage|reg_file|Read_data2~323_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][15]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][15]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][15]~q ),
	.datac(\id_stage|reg_file|reg_file[17][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~323_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~323 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~324 (
// Equation(s):
// \id_stage|reg_file|Read_data2~324_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~323_combout  & ((\id_stage|reg_file|reg_file[29][15]~q ))) # (!\id_stage|reg_file|Read_data2~323_combout  & (\id_stage|reg_file|reg_file[21][15]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~323_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][15]~q ),
	.datac(\id_stage|reg_file|reg_file[29][15]~q ),
	.datad(\id_stage|reg_file|Read_data2~323_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~324_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~324 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~325 (
// Equation(s):
// \id_stage|reg_file|Read_data2~325_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][15]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][15]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][15]~q ),
	.datac(\id_stage|reg_file|reg_file[18][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~325_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~325 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~326 (
// Equation(s):
// \id_stage|reg_file|Read_data2~326_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~325_combout  & ((\id_stage|reg_file|reg_file[30][15]~q ))) # (!\id_stage|reg_file|Read_data2~325_combout  & (\id_stage|reg_file|reg_file[26][15]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~325_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][15]~q ),
	.datac(\id_stage|reg_file|reg_file[30][15]~q ),
	.datad(\id_stage|reg_file|Read_data2~325_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~326_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~326 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~327 (
// Equation(s):
// \id_stage|reg_file|Read_data2~327_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][15]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][15]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][15]~q ),
	.datac(\id_stage|reg_file|reg_file[16][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~327_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~327 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~328 (
// Equation(s):
// \id_stage|reg_file|Read_data2~328_combout  = (\id_stage|reg_file|Read_data2~327_combout  & (((\id_stage|reg_file|reg_file[28][15]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~327_combout  & 
// (\id_stage|reg_file|reg_file[20][15]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~327_combout ),
	.datab(\id_stage|reg_file|reg_file[20][15]~q ),
	.datac(\id_stage|reg_file|reg_file[28][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~328_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~328 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~329 (
// Equation(s):
// \id_stage|reg_file|Read_data2~329_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|Read_data2~326_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|Read_data2~328_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~326_combout ),
	.datad(\id_stage|reg_file|Read_data2~328_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~329_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~329 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data2~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~330 (
// Equation(s):
// \id_stage|reg_file|Read_data2~330_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][15]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][15]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][15]~q ),
	.datac(\id_stage|reg_file|reg_file[19][15]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~330_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~330 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~331 (
// Equation(s):
// \id_stage|reg_file|Read_data2~331_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~330_combout  & ((\id_stage|reg_file|reg_file[31][15]~q ))) # (!\id_stage|reg_file|Read_data2~330_combout  & (\id_stage|reg_file|reg_file[27][15]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~330_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][15]~q ),
	.datac(\id_stage|reg_file|reg_file[31][15]~q ),
	.datad(\id_stage|reg_file|Read_data2~330_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~331_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~331 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~332 (
// Equation(s):
// \id_stage|reg_file|Read_data2~332_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~329_combout  & ((\id_stage|reg_file|Read_data2~331_combout ))) # (!\id_stage|reg_file|Read_data2~329_combout  & 
// (\id_stage|reg_file|Read_data2~324_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~329_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~324_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~329_combout ),
	.datad(\id_stage|reg_file|Read_data2~331_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~332_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~332 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data2~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~337 (
// Equation(s):
// \id_stage|reg_file|Read_data2~337_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2[13]~10_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout  & 
// ((\id_stage|reg_file|Read_data2~332_combout ))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (\id_stage|reg_file|Read_data2~336_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~336_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datad(\id_stage|reg_file|Read_data2~332_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~337_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~337 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|Read_data2~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~340 (
// Equation(s):
// \id_stage|reg_file|Read_data2~340_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~337_combout  & (\id_stage|reg_file|Read_data2~339_combout )) # (!\id_stage|reg_file|Read_data2~337_combout  & 
// ((\id_stage|reg_file|Read_data2~322_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~337_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~339_combout ),
	.datab(\id_stage|reg_file|Read_data2~322_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~337_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~340_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~340 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data2~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~341 (
// Equation(s):
// \id_stage|reg_file|Read_data2~341_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[15]~15_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~340_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~340_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~340_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~341_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~341 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N15
dffeas \id_stage|reg_file|Read_data2[15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[15] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~15 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~15_combout  = (\id_stage|reg_file|Read_data2 [15] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data2 [15]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~15 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y13_N23
dffeas \id_ex_buffer1|EX1_rs2[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[15] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N28
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[15]~50 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[15]~50_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[15]~15_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [15]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[15]~15_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [15]),
	.datad(\wb_stage|Write_Data_RegFile[15]~15_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[15]~50 .lut_mask = 16'hFE30;
defparam \forwarding_stage|store_rs2_mux|out[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N18
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[15]~49 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[15]~49_combout  = (\idhaz2~3_combout  & ((\ex_stage|Add0~79_combout ) # ((\forwarding_stage|store_rs2_mux|out~100_combout  & \ex_mem_buffer|MEM_ALU_OUT [15])))) # (!\idhaz2~3_combout  & 
// (\forwarding_stage|store_rs2_mux|out~100_combout  & (\ex_mem_buffer|MEM_ALU_OUT [15])))

	.dataa(\idhaz2~3_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [15]),
	.datad(\ex_stage|Add0~79_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[15]~49 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N20
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[15]~51 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[15]~51_combout  = (\forwarding_stage|store_rs2_mux|out[15]~49_combout ) # ((\forwarding_stage|store_rs2_mux|out[15]~50_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(\forwarding_stage|store_rs2_mux|out[15]~50_combout ),
	.datab(\forwarding_stage|alu_oper2|out~0_combout ),
	.datac(gnd),
	.datad(\forwarding_stage|store_rs2_mux|out[15]~49_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[15]~51 .lut_mask = 16'hFF88;
defparam \forwarding_stage|store_rs2_mux|out[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N21
dffeas \id_ex_buffer2|EX2_rs2_out[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[15]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[15] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N8
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[15]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[15]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [15]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[15]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N9
dffeas \ex_mem_buffer|MEM_rs2[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[15] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N18
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[14]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[14]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[14]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N19
dffeas \mem_wb_buffer|WB_ALU_OUT[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[14] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N0
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[14]~14 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[14]~14_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [14])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [14])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_Data_mem_out [14]),
	.datad(\mem_wb_buffer|WB_ALU_OUT [14]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[14]~14 .lut_mask = 16'hF3C0;
defparam \wb_stage|Write_Data_RegFile[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~317 (
// Equation(s):
// \id_stage|reg_file|Read_data1~317_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][14]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][14]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][14]~q ),
	.datac(\id_stage|reg_file|reg_file[13][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~317_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~317 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~318 (
// Equation(s):
// \id_stage|reg_file|Read_data1~318_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~317_combout  & ((\id_stage|reg_file|reg_file[15][14]~q ))) # (!\id_stage|reg_file|Read_data1~317_combout  & (\id_stage|reg_file|reg_file[14][14]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~317_combout ))))

	.dataa(\id_stage|reg_file|reg_file[14][14]~q ),
	.datab(\id_stage|reg_file|reg_file[15][14]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~317_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~318_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~318 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data1~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~310 (
// Equation(s):
// \id_stage|reg_file|Read_data1~310_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][14]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][14]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][14]~q ),
	.datac(\id_stage|reg_file|reg_file[10][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~310_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~310 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~311 (
// Equation(s):
// \id_stage|reg_file|Read_data1~311_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~310_combout  & (\id_stage|reg_file|reg_file[11][14]~q )) # (!\id_stage|reg_file|Read_data1~310_combout  & ((\id_stage|reg_file|reg_file[9][14]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~310_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][14]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][14]~q ),
	.datad(\id_stage|reg_file|Read_data1~310_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~311_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~311 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~312 (
// Equation(s):
// \id_stage|reg_file|Read_data1~312_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][14]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[4][14]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][14]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~312_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~312 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~313 (
// Equation(s):
// \id_stage|reg_file|Read_data1~313_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~312_combout  & (\id_stage|reg_file|reg_file[7][14]~q )) # (!\id_stage|reg_file|Read_data1~312_combout  & ((\id_stage|reg_file|reg_file[6][14]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~312_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][14]~q ),
	.datac(\id_stage|reg_file|reg_file[6][14]~q ),
	.datad(\id_stage|reg_file|Read_data1~312_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~313_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~313 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~314 (
// Equation(s):
// \id_stage|reg_file|Read_data1~314_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1[0]~17_combout )) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][14]~q )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][14]~q )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][14]~q ),
	.datad(\id_stage|reg_file|reg_file[1][14]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~314_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~314 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~315 (
// Equation(s):
// \id_stage|reg_file|Read_data1~315_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~314_combout  & (\id_stage|reg_file|reg_file[3][14]~q )) # (!\id_stage|reg_file|Read_data1~314_combout  & 
// ((\id_stage|reg_file|Read_data1~313_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~314_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[3][14]~q ),
	.datac(\id_stage|reg_file|Read_data1~313_combout ),
	.datad(\id_stage|reg_file|Read_data1~314_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~315_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~315 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~316 (
// Equation(s):
// \id_stage|reg_file|Read_data1~316_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1[0]~13_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~311_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~315_combout )))))

	.dataa(\id_stage|reg_file|Read_data1~311_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datad(\id_stage|reg_file|Read_data1~315_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~316_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~316 .lut_mask = 16'hE3E0;
defparam \id_stage|reg_file|Read_data1~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~300 (
// Equation(s):
// \id_stage|reg_file|Read_data1~300_combout  = (\if_id_buffer|ID_rs1_ind [3] & (\if_id_buffer|ID_rs1_ind [2])) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[22][14]~q )) # (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][14]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][14]~q ),
	.datad(\id_stage|reg_file|reg_file[18][14]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~300_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~300 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~301 (
// Equation(s):
// \id_stage|reg_file|Read_data1~301_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~300_combout  & ((\id_stage|reg_file|reg_file[30][14]~q ))) # (!\id_stage|reg_file|Read_data1~300_combout  & (\id_stage|reg_file|reg_file[26][14]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~300_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][14]~q ),
	.datac(\id_stage|reg_file|reg_file[30][14]~q ),
	.datad(\id_stage|reg_file|Read_data1~300_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~301_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~301 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~304 (
// Equation(s):
// \id_stage|reg_file|Read_data1~304_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][14]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][14]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[16][14]~q ),
	.datac(\id_stage|reg_file|reg_file[24][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~304_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~304 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~305 (
// Equation(s):
// \id_stage|reg_file|Read_data1~305_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~304_combout  & (\id_stage|reg_file|reg_file[28][14]~q )) # (!\id_stage|reg_file|Read_data1~304_combout  & ((\id_stage|reg_file|reg_file[20][14]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~304_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][14]~q ),
	.datac(\id_stage|reg_file|reg_file[20][14]~q ),
	.datad(\id_stage|reg_file|Read_data1~304_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~305_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~305 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~302 (
// Equation(s):
// \id_stage|reg_file|Read_data1~302_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][14]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][14]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][14]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~302_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~302 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~303 (
// Equation(s):
// \id_stage|reg_file|Read_data1~303_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~302_combout  & (\id_stage|reg_file|reg_file[29][14]~q )) # (!\id_stage|reg_file|Read_data1~302_combout  & ((\id_stage|reg_file|reg_file[21][14]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~302_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][14]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][14]~q ),
	.datad(\id_stage|reg_file|Read_data1~302_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~303_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~303 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~306 (
// Equation(s):
// \id_stage|reg_file|Read_data1~306_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1]) # (\id_stage|reg_file|Read_data1~303_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~305_combout  & 
// (!\if_id_buffer|ID_rs1_ind [1])))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~305_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~303_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~306_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~306 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data1~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~307 (
// Equation(s):
// \id_stage|reg_file|Read_data1~307_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][14]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[19][14]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[19][14]~q ),
	.datac(\id_stage|reg_file|reg_file[23][14]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~307_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~307 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~308 (
// Equation(s):
// \id_stage|reg_file|Read_data1~308_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~307_combout  & (\id_stage|reg_file|reg_file[31][14]~q )) # (!\id_stage|reg_file|Read_data1~307_combout  & ((\id_stage|reg_file|reg_file[27][14]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~307_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[31][14]~q ),
	.datac(\id_stage|reg_file|reg_file[27][14]~q ),
	.datad(\id_stage|reg_file|Read_data1~307_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~308_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~308 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~309 (
// Equation(s):
// \id_stage|reg_file|Read_data1~309_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~306_combout  & ((\id_stage|reg_file|Read_data1~308_combout ))) # (!\id_stage|reg_file|Read_data1~306_combout  & 
// (\id_stage|reg_file|Read_data1~301_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~306_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|Read_data1~301_combout ),
	.datac(\id_stage|reg_file|Read_data1~306_combout ),
	.datad(\id_stage|reg_file|Read_data1~308_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~309_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~309 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data1~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~319 (
// Equation(s):
// \id_stage|reg_file|Read_data1~319_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~316_combout  & (\id_stage|reg_file|Read_data1~318_combout )) # (!\id_stage|reg_file|Read_data1~316_combout  & 
// ((\id_stage|reg_file|Read_data1~309_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~316_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~318_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~316_combout ),
	.datad(\id_stage|reg_file|Read_data1~309_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~319_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~319 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~320 (
// Equation(s):
// \id_stage|reg_file|Read_data1~320_combout  = (\wb_stage|Write_Data_RegFile[14]~14_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~319_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[14]~14_combout  & (!\id_stage|reg_file|Read_data1~25_combout  & ((\id_stage|reg_file|Read_data1~319_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.datab(\id_stage|reg_file|Read_data1~25_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|Read_data1~319_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~320_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~320 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data1~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y20_N7
dffeas \id_stage|reg_file|Read_data1[14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[14] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~14 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~14_combout  = (\id_stage|reg_file|Read_data1 [14] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data1 [14]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~14 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_rs1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y13_N27
dffeas \id_ex_buffer1|EX1_rs1[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[14] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[14]~54 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[14]~54_combout  = (\ex_mem_buffer|MEM_ALU_OUT [14] & ((\FA|alu_selA[1]~9_combout ) # ((\FA|alu_selA[0]~8_combout  & \wb_stage|Write_Data_RegFile[14]~14_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [14] & 
// (((\FA|alu_selA[0]~8_combout  & \wb_stage|Write_Data_RegFile[14]~14_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [14]),
	.datab(\FA|alu_selA[1]~9_combout ),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\wb_stage|Write_Data_RegFile[14]~14_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[14]~54_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[14]~54 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[14]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[14]~55 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[14]~55_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[14]~54_combout ) # ((\id_ex_buffer1|EX1_rs1 [14] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [14]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[14]~54_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[14]~55_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[14]~55 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[14]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~21 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~21_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[14]~55_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~78_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\forwarding_stage|alu_oper1|out[14]~55_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\ex_stage|Add0~78_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~21 .lut_mask = 16'h5444;
defparam \id_ex_buffer2|EX2_ALU_OPER1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N11
dffeas \id_ex_buffer2|EX2_ALU_OPER1[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[14] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|Mux16~0 (
// Equation(s):
// \ex_stage|alu|Mux16~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [14] & (((\id_ex_buffer2|EX2_ALU_OPER2 [14]) # (\ex_stage|alu_oper|ALU_OP [0])) # (!\ex_stage|alu|Mux4~12_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [14] & (\id_ex_buffer2|EX2_ALU_OPER2 [14] 
// & ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [14]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~0 .lut_mask = 16'hFAB2;
defparam \ex_stage|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N28
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor14 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor14~combout  = \id_ex_buffer2|EX2_ALU_OPER2 [14] $ (\id_ex_buffer2|EX2_ALU_OPER1 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [14]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor14~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor14 .lut_mask = 16'h0FF0;
defparam \ex_stage|BDU|cmp1|xor14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Mux16~4 (
// Equation(s):
// \ex_stage|alu|Mux16~4_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|BDU|cmp1|xor14~combout ) # (\ex_stage|alu|Mux10~7_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & (\ex_stage|alu|Add0~45_combout  & ((!\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Add0~45_combout ),
	.datac(\ex_stage|BDU|cmp1|xor14~combout ),
	.datad(\ex_stage|alu|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~4 .lut_mask = 16'hAAE4;
defparam \ex_stage|alu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~64 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~64_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~63_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~53_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~53_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~64 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~96 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~96_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~61_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~64_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~64_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~61_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~96 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~108 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~108_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & \ex_stage|alu|ShiftRight0~20_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\ex_stage|alu|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~108 .lut_mask = 16'h0100;
defparam \ex_stage|alu|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~16 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~16_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [0])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [2])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~16 .lut_mask = 16'h4450;
defparam \ex_stage|alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~17 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~17_combout  = (\ex_stage|alu|ShiftLeft0~16_combout ) # ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [1] & !\id_ex_buffer2|EX2_ALU_OPER2 [1])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datac(\ex_stage|alu|ShiftLeft0~16_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~17 .lut_mask = 16'hF0F8;
defparam \ex_stage|alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~29 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~29_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~25_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~28_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~28_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~29 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~30 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~30_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~17_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~29_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\ex_stage|alu|ShiftLeft0~17_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~30 .lut_mask = 16'hDD88;
defparam \ex_stage|alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~58 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~58_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~54_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~57_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~54_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~58 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~44 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~44_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~39_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~43_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~43_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~44 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~59 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~59_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~44_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~58_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\ex_stage|alu|ShiftLeft0~58_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~59 .lut_mask = 16'hEE44;
defparam \ex_stage|alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N4
cycloneive_lcell_comb \ex_stage|alu|Mux16~1 (
// Equation(s):
// \ex_stage|alu|Mux16~1_combout  = (\ex_stage|alu|Mux4~18_combout  & ((\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~30_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftLeft0~59_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~30_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~59_combout ),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~1 .lut_mask = 16'hA0C0;
defparam \ex_stage|alu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N18
cycloneive_lcell_comb \ex_stage|alu|Mux16~2 (
// Equation(s):
// \ex_stage|alu|Mux16~2_combout  = (\ex_stage|alu|Mux10~4_combout  & (\ex_stage|alu|ShiftRight0~108_combout  & (\ex_stage|alu|Mux10~3_combout ))) # (!\ex_stage|alu|Mux10~4_combout  & (((\ex_stage|alu|Mux16~1_combout ) # (!\ex_stage|alu|Mux10~3_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~108_combout ),
	.datab(\ex_stage|alu|Mux10~4_combout ),
	.datac(\ex_stage|alu|Mux10~3_combout ),
	.datad(\ex_stage|alu|Mux16~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~2 .lut_mask = 16'hB383;
defparam \ex_stage|alu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~42 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~42_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [16]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [14]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~42 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~73 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~73_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~72_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~42_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~42_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~73 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~66 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~66_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~65_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~55_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\ex_stage|alu|ShiftRight0~65_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~66 .lut_mask = 16'hDD88;
defparam \ex_stage|alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~95 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~95_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~66_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~73_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~73_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~66_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~95 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N28
cycloneive_lcell_comb \ex_stage|alu|Mux16~3 (
// Equation(s):
// \ex_stage|alu|Mux16~3_combout  = (\ex_stage|alu|Mux16~2_combout  & (((\ex_stage|alu|Mux10~1_combout ) # (\ex_stage|alu|ShiftRight0~95_combout )))) # (!\ex_stage|alu|Mux16~2_combout  & (\ex_stage|alu|ShiftRight0~96_combout  & 
// (!\ex_stage|alu|Mux10~1_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~96_combout ),
	.datab(\ex_stage|alu|Mux16~2_combout ),
	.datac(\ex_stage|alu|Mux10~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~3 .lut_mask = 16'hCEC2;
defparam \ex_stage|alu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|Mux16~5 (
// Equation(s):
// \ex_stage|alu|Mux16~5_combout  = (\ex_stage|alu|Mux16~4_combout  & (((!\ex_stage|alu|Mux10~7_combout )) # (!\ex_stage|alu|Mux16~0_combout ))) # (!\ex_stage|alu|Mux16~4_combout  & (((\ex_stage|alu|Mux16~3_combout  & \ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux16~0_combout ),
	.datab(\ex_stage|alu|Mux16~4_combout ),
	.datac(\ex_stage|alu|Mux16~3_combout ),
	.datad(\ex_stage|alu|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~5 .lut_mask = 16'h74CC;
defparam \ex_stage|alu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|Mux16~6 (
// Equation(s):
// \ex_stage|alu|Mux16~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux16~0_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux16~5_combout ))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Mux16~5_combout ),
	.datac(\ex_stage|alu|Mux16~0_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux16~6 .lut_mask = 16'h00E4;
defparam \ex_stage|alu|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|res[14] (
// Equation(s):
// \ex_stage|alu|res [14] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux16~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [14])))

	.dataa(\ex_stage|alu|Mux16~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [14]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [14]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[14] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[14]~56 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[14]~56_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [14]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [14]),
	.datab(gnd),
	.datac(\idhaz~3_combout ),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[14]~56 .lut_mask = 16'hF0A0;
defparam \forwarding_stage|alu_oper1|out[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y13_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[14]~57 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[14]~57_combout  = (\forwarding_stage|alu_oper1|out[14]~55_combout ) # ((\forwarding_stage|alu_oper1|out[14]~56_combout  & ((\ex_stage|Add0~31_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\forwarding_stage|alu_oper1|out[14]~56_combout ),
	.datac(\ex_stage|Add0~31_combout ),
	.datad(\forwarding_stage|alu_oper1|out[14]~55_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[14]~57_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[14]~57 .lut_mask = 16'hFFC4;
defparam \forwarding_stage|alu_oper1|out[14]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N26
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~62 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~62_combout  = (\forwarding_stage|alu_oper1|out[14]~57_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out[14]~57_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~62_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~62 .lut_mask = 16'h8A00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N27
dffeas \id_ex_buffer2|EX2_PFC_to_IF[14] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~62_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[14] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out[14]~111 (
// Equation(s):
// \if_stage|pc_src_mux|out[14]~111_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [14] & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\if_stage|pc_reg|DataOut [14] & \if_stage|pc_src_mux|out~52_combout )))) # (!\id_ex_buffer2|EX2_PFC_to_IF [14] & 
// (!\if_stage|pc_reg|DataOut [14] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [14]),
	.datab(\if_stage|pc_reg|DataOut [14]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[14]~111_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[14]~111 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[14]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[14] (
// Equation(s):
// \if_stage|pc_src_mux|out [14] = (!\if_stage|pc_src_mux|out~110_combout  & (!\if_stage|pc_src_mux|out[14]~111_combout  & ((!\forwarding_stage|alu_oper1|out[14]~57_combout ) # (!\if_stage|pc_src_mux|out~105_combout ))))

	.dataa(\if_stage|pc_src_mux|out~110_combout ),
	.datab(\if_stage|pc_src_mux|out[14]~111_combout ),
	.datac(\if_stage|pc_src_mux|out~105_combout ),
	.datad(\forwarding_stage|alu_oper1|out[14]~57_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [14]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[14] .lut_mask = 16'h0111;
defparam \if_stage|pc_src_mux|out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N11
dffeas \if_stage|pc_reg|DataOut[14] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [14]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[14] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y7_N30
cycloneive_lcell_comb \if_stage|Add0~28 (
// Equation(s):
// \if_stage|Add0~28_combout  = (\if_stage|pc_reg|DataOut [15] & (!\if_stage|Add0~27  & VCC)) # (!\if_stage|pc_reg|DataOut [15] & (\if_stage|Add0~27  $ (GND)))
// \if_stage|Add0~29  = CARRY((!\if_stage|pc_reg|DataOut [15] & !\if_stage|Add0~27 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~27 ),
	.combout(\if_stage|Add0~28_combout ),
	.cout(\if_stage|Add0~29 ));
// synopsys translate_off
defparam \if_stage|Add0~28 .lut_mask = 16'h3C03;
defparam \if_stage|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[15]~60 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[15]~60_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [15]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [15]),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\idhaz~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[15]~60 .lut_mask = 16'hE0E0;
defparam \forwarding_stage|alu_oper1|out[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[15]~61 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[15]~61_combout  = (\forwarding_stage|alu_oper1|out[15]~59_combout ) # ((\forwarding_stage|alu_oper1|out[15]~60_combout  & ((\ex_stage|Add0~33_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[15]~60_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~33_combout ),
	.datad(\forwarding_stage|alu_oper1|out[15]~59_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[15]~61 .lut_mask = 16'hFFA2;
defparam \forwarding_stage|alu_oper1|out[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~63 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~63_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[15]~61_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[15]~61_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~63_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~63 .lut_mask = 16'hB000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N5
dffeas \id_ex_buffer2|EX2_PFC_to_IF[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[15] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[15]~112 (
// Equation(s):
// \if_stage|pc_src_mux|out[15]~112_combout  = (\if_stage|pc_reg|DataOut [15] & (\id_ex_buffer2|EX2_PFC_to_IF [15] & (\ex_stage|Wrong_prediction~0_combout ))) # (!\if_stage|pc_reg|DataOut [15] & ((\if_stage|pc_src_mux|out~52_combout ) # 
// ((\id_ex_buffer2|EX2_PFC_to_IF [15] & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_stage|pc_reg|DataOut [15]),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [15]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[15]~112_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[15]~112 .lut_mask = 16'hD5C0;
defparam \if_stage|pc_src_mux|out[15]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out[15]~113 (
// Equation(s):
// \if_stage|pc_src_mux|out[15]~113_combout  = (\if_stage|pc_src_mux|out[15]~112_combout ) # ((\if_stage|Add0~28_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(\if_stage|Add0~28_combout ),
	.datab(\if_stage|pc_src_mux|out[15]~112_combout ),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out~103_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[15]~113_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[15]~113 .lut_mask = 16'hCCEE;
defparam \if_stage|pc_src_mux|out[15]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[15] (
// Equation(s):
// \if_stage|pc_src_mux|out [15] = (!\if_stage|pc_src_mux|out[15]~113_combout  & (((!\forwarding_stage|alu_oper1|out[15]~61_combout ) # (!\id_ex_buffer1|EX1_is_jr~q )) # (!\if_stage|pc_src_mux|out~49_combout )))

	.dataa(\if_stage|pc_src_mux|out[15]~113_combout ),
	.datab(\if_stage|pc_src_mux|out~49_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[15]~61_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [15]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[15] .lut_mask = 16'h1555;
defparam \if_stage|pc_src_mux|out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N9
dffeas \if_stage|pc_reg|DataOut[15] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [15]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[15] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N2
cycloneive_lcell_comb \if_id_buffer|ID_PC~16 (
// Equation(s):
// \if_id_buffer|ID_PC~16_combout  = (!\if_stage|pc_reg|DataOut [15] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(\if_stage|pc_reg|DataOut [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~16 .lut_mask = 16'h0055;
defparam \if_id_buffer|ID_PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N3
dffeas \if_id_buffer|ID_PC[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[15] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~15 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~15_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [15] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [15]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~15 .lut_mask = 16'h4404;
defparam \id_ex_buffer1|EX1_PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N23
dffeas \id_ex_buffer1|EX1_PC[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[15] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~15 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~15_combout  = (\id_ex_buffer1|EX1_PC [15] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_PC [15]),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~15 .lut_mask = 16'hAA0A;
defparam \id_ex_buffer2|EX2_PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N5
dffeas \id_ex_buffer2|EX2_PC[15] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~15_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[15] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N28
cycloneive_lcell_comb \ex_stage|Add0~80 (
// Equation(s):
// \ex_stage|Add0~80_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~35_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [16]))

	.dataa(\ex_stage|alu|res [16]),
	.datab(gnd),
	.datac(\ex_stage|Add0~35_combout ),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\ex_stage|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~80 .lut_mask = 16'hF0AA;
defparam \ex_stage|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y12_N29
dffeas \ex_mem_buffer|MEM_ALU_OUT[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~80_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[16] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N10
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[16]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[16]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[16]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y12_N11
dffeas \mem_wb_buffer|WB_ALU_OUT[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[16] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N14
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[16]~16 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[16]~16_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [16]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [16]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [16]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [16]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[16]~16 .lut_mask = 16'hFC30;
defparam \wb_stage|Write_Data_RegFile[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~352 (
// Equation(s):
// \id_stage|reg_file|Read_data2~352_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][16]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][16]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][16]~q ),
	.datac(\id_stage|reg_file|reg_file[8][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~352_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~352 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~353 (
// Equation(s):
// \id_stage|reg_file|Read_data2~353_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~352_combout  & (\id_stage|reg_file|reg_file[11][16]~q )) # (!\id_stage|reg_file|Read_data2~352_combout  & ((\id_stage|reg_file|reg_file[9][16]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~352_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~352_combout ),
	.datac(\id_stage|reg_file|reg_file[11][16]~q ),
	.datad(\id_stage|reg_file|reg_file[9][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~353_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~353 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~354 (
// Equation(s):
// \id_stage|reg_file|Read_data2~354_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][16]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[4][16]~q )))))

	.dataa(\id_stage|reg_file|reg_file[5][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~354_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~354 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~355 (
// Equation(s):
// \id_stage|reg_file|Read_data2~355_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~354_combout  & (\id_stage|reg_file|reg_file[7][16]~q )) # (!\id_stage|reg_file|Read_data2~354_combout  & ((\id_stage|reg_file|reg_file[6][16]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~354_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][16]~q ),
	.datad(\id_stage|reg_file|Read_data2~354_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~355_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~355 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~356 (
// Equation(s):
// \id_stage|reg_file|Read_data2~356_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout ) # ((\id_stage|reg_file|reg_file[2][16]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|reg_file[1][16]~q )))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][16]~q ),
	.datad(\id_stage|reg_file|reg_file[2][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~356_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~356 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~357 (
// Equation(s):
// \id_stage|reg_file|Read_data2~357_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~356_combout  & ((\id_stage|reg_file|reg_file[3][16]~q ))) # (!\id_stage|reg_file|Read_data2~356_combout  & 
// (\id_stage|reg_file|Read_data2~355_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2~356_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~355_combout ),
	.datab(\id_stage|reg_file|reg_file[3][16]~q ),
	.datac(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datad(\id_stage|reg_file|Read_data2~356_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~357_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~357 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data2~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~358 (
// Equation(s):
// \id_stage|reg_file|Read_data2~358_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (\id_stage|reg_file|Read_data2~353_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~357_combout )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~353_combout ),
	.datac(\id_stage|reg_file|Read_data2~357_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~358_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~358 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~349 (
// Equation(s):
// \id_stage|reg_file|Read_data2~349_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][16]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][16]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~349_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~349 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~350 (
// Equation(s):
// \id_stage|reg_file|Read_data2~350_combout  = (\id_stage|reg_file|Read_data2~349_combout  & (((\id_stage|reg_file|reg_file[31][16]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~349_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][16]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~349_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][16]~q ),
	.datad(\id_stage|reg_file|reg_file[27][16]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~350_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~350 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~342 (
// Equation(s):
// \id_stage|reg_file|Read_data2~342_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][16]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][16]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~342_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~342 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~343 (
// Equation(s):
// \id_stage|reg_file|Read_data2~343_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~342_combout  & (\id_stage|reg_file|reg_file[30][16]~q )) # (!\id_stage|reg_file|Read_data2~342_combout  & ((\id_stage|reg_file|reg_file[26][16]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~342_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][16]~q ),
	.datac(\id_stage|reg_file|reg_file[26][16]~q ),
	.datad(\id_stage|reg_file|Read_data2~342_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~343_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~343 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~344 (
// Equation(s):
// \id_stage|reg_file|Read_data2~344_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][16]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][16]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][16]~q ),
	.datac(\id_stage|reg_file|reg_file[17][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~344_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~344 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~345 (
// Equation(s):
// \id_stage|reg_file|Read_data2~345_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~344_combout  & ((\id_stage|reg_file|reg_file[29][16]~q ))) # (!\id_stage|reg_file|Read_data2~344_combout  & (\id_stage|reg_file|reg_file[21][16]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~344_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][16]~q ),
	.datac(\id_stage|reg_file|reg_file[29][16]~q ),
	.datad(\id_stage|reg_file|Read_data2~344_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~345_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~345 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~346 (
// Equation(s):
// \id_stage|reg_file|Read_data2~346_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][16]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][16]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][16]~q ),
	.datac(\id_stage|reg_file|reg_file[16][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~346_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~346 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~347 (
// Equation(s):
// \id_stage|reg_file|Read_data2~347_combout  = (\id_stage|reg_file|Read_data2~346_combout  & (((\id_stage|reg_file|reg_file[28][16]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~346_combout  & 
// (\id_stage|reg_file|reg_file[20][16]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~346_combout ),
	.datab(\id_stage|reg_file|reg_file[20][16]~q ),
	.datac(\id_stage|reg_file|reg_file[28][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~347_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~347 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~348 (
// Equation(s):
// \id_stage|reg_file|Read_data2~348_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~345_combout )) # (!\if_id_buffer|ID_rs2_ind 
// [0] & ((\id_stage|reg_file|Read_data2~347_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~345_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2~347_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~348_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~348 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data2~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~351 (
// Equation(s):
// \id_stage|reg_file|Read_data2~351_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~348_combout  & (\id_stage|reg_file|Read_data2~350_combout )) # (!\id_stage|reg_file|Read_data2~348_combout  & 
// ((\id_stage|reg_file|Read_data2~343_combout ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~348_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~350_combout ),
	.datab(\id_stage|reg_file|Read_data2~343_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|Read_data2~348_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~351_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~351 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data2~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~359 (
// Equation(s):
// \id_stage|reg_file|Read_data2~359_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][16]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][16]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][16]~q ),
	.datac(\id_stage|reg_file|reg_file[12][16]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~359_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~359 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~360 (
// Equation(s):
// \id_stage|reg_file|Read_data2~360_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~359_combout  & (\id_stage|reg_file|reg_file[15][16]~q )) # (!\id_stage|reg_file|Read_data2~359_combout  & ((\id_stage|reg_file|reg_file[14][16]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~359_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][16]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][16]~q ),
	.datad(\id_stage|reg_file|Read_data2~359_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~360_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~360 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~361 (
// Equation(s):
// \id_stage|reg_file|Read_data2~361_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~358_combout  & ((\id_stage|reg_file|Read_data2~360_combout ))) # (!\id_stage|reg_file|Read_data2~358_combout  & 
// (\id_stage|reg_file|Read_data2~351_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (\id_stage|reg_file|Read_data2~358_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~358_combout ),
	.datac(\id_stage|reg_file|Read_data2~351_combout ),
	.datad(\id_stage|reg_file|Read_data2~360_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~361_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~361 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data2~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~362 (
// Equation(s):
// \id_stage|reg_file|Read_data2~362_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[16]~16_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~361_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~361_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~361_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~362_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~362 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y15_N31
dffeas \id_stage|reg_file|Read_data2[16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[16] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~22 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~22_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|reg_file|Read_data2 [16] & \id_stage|cu|is_oper2_immed~combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datab(\id_stage|reg_file|Read_data2 [16]),
	.datac(\id_stage|cu|is_oper2_immed~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~22 .lut_mask = 16'hEAEA;
defparam \id_ex_buffer1|EX1_forward_to_B~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N5
dffeas \id_ex_buffer1|EX1_forward_to_B[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[16] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[16]~52 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[16]~52_combout  = (\wb_stage|Write_Data_RegFile[16]~16_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [16] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[16]~16_combout  & (\ex_mem_buffer|MEM_ALU_OUT [16] & (\forwarding_stage|alu_oper2|out[0]~1_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[16]~16_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [16]),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[16]~52 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[16]~53 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[16]~53_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[16]~52_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~80_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\idhaz2~3_combout ),
	.datac(\forwarding_stage|alu_oper2|out[16]~52_combout ),
	.datad(\ex_stage|Add0~80_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[16]~53_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[16]~53 .lut_mask = 16'h5450;
defparam \forwarding_stage|alu_oper2|out[16]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[16]~54 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[16]~54_combout  = (\forwarding_stage|alu_oper2|out[16]~53_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [16] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_forward_to_B [16]),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[16]~53_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[16]~54 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N25
dffeas \id_ex_buffer2|EX2_ALU_OPER2[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[16]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[16] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~50 (
// Equation(s):
// \ex_stage|alu|Add0~50_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [16]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~50 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N26
cycloneive_lcell_comb \ex_stage|alu|Mux18~0 (
// Equation(s):
// \ex_stage|alu|Mux18~0_combout  = (!\ex_stage|alu|ShiftLeft0~11_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [0] & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftLeft0~2_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~0 .lut_mask = 16'h0400;
defparam \ex_stage|alu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~31 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~31_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~29_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~30_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\ex_stage|alu|ShiftRight0~30_combout ),
	.datad(\ex_stage|alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~31 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~32 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~32_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~28_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~31_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~28_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~32 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~25 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~25_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~21_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~24_combout )))))

	.dataa(\ex_stage|alu|ShiftRight0~21_combout ),
	.datab(\ex_stage|alu|ShiftRight0~24_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~25 .lut_mask = 16'hAC00;
defparam \ex_stage|alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~33 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~33_combout  = (\ex_stage|alu|ShiftRight0~25_combout ) # ((\ex_stage|alu|ShiftRight0~32_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [3]))

	.dataa(\ex_stage|alu|ShiftRight0~32_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~25_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~33 .lut_mask = 16'hF0FA;
defparam \ex_stage|alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N14
cycloneive_lcell_comb \ex_stage|alu|Mux18~6 (
// Equation(s):
// \ex_stage|alu|Mux18~6_combout  = (\ex_stage|alu|Mux18~5_combout  & (((\ex_stage|alu|Mux18~4_combout  & \ex_stage|alu|ShiftRight0~33_combout )))) # (!\ex_stage|alu|Mux18~5_combout  & ((\ex_stage|alu|Mux18~0_combout ) # ((!\ex_stage|alu|Mux18~4_combout ))))

	.dataa(\ex_stage|alu|Mux18~0_combout ),
	.datab(\ex_stage|alu|Mux18~5_combout ),
	.datac(\ex_stage|alu|Mux18~4_combout ),
	.datad(\ex_stage|alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~6 .lut_mask = 16'hE323;
defparam \ex_stage|alu|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N16
cycloneive_lcell_comb \ex_stage|alu|Mux18~7 (
// Equation(s):
// \ex_stage|alu|Mux18~7_combout  = (\ex_stage|alu|Mux18~6_combout  & (((\ex_stage|alu|ShiftLeft0~65_combout ) # (\ex_stage|alu|Mux18~3_combout )))) # (!\ex_stage|alu|Mux18~6_combout  & (\ex_stage|alu|ShiftLeft0~37_combout  & ((!\ex_stage|alu|Mux18~3_combout 
// ))))

	.dataa(\ex_stage|alu|Mux18~6_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~37_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~65_combout ),
	.datad(\ex_stage|alu|Mux18~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~7 .lut_mask = 16'hAAE4;
defparam \ex_stage|alu|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N0
cycloneive_lcell_comb \ex_stage|alu|Mux18~2 (
// Equation(s):
// \ex_stage|alu|Mux18~2_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [16] & (!\ex_stage|alu|Mux10~7_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [16])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [16] & (\ex_stage|alu|Mux10~7_combout  $ 
// (\id_ex_buffer2|EX2_ALU_OPER2 [16]))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.datac(\ex_stage|alu|Mux10~7_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [16]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~2 .lut_mask = 16'h5278;
defparam \ex_stage|alu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N30
cycloneive_lcell_comb \ex_stage|alu|Mux18~8 (
// Equation(s):
// \ex_stage|alu|Mux18~8_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux18~2_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux18~2_combout  & ((\ex_stage|alu|Mux18~7_combout ))) # (!\ex_stage|alu|Mux18~2_combout  & 
// (\ex_stage|alu|Add0~51_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Add0~51_combout ),
	.datac(\ex_stage|alu|Mux18~7_combout ),
	.datad(\ex_stage|alu|Mux18~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~8 .lut_mask = 16'hFA44;
defparam \ex_stage|alu|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N18
cycloneive_lcell_comb \ex_stage|alu|Mux18~1 (
// Equation(s):
// \ex_stage|alu|Mux18~1_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [16]) # (\id_ex_buffer2|EX2_ALU_OPER2 [16]))) # (!\ex_stage|alu_oper|ALU_OP [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [16] & \id_ex_buffer2|EX2_ALU_OPER2 [16]))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [16]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~1 .lut_mask = 16'hEE88;
defparam \ex_stage|alu|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N6
cycloneive_lcell_comb \ex_stage|alu|Mux18~9 (
// Equation(s):
// \ex_stage|alu|Mux18~9_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux18~1_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux18~8_combout ))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Mux18~8_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux18~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux18~9 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N22
cycloneive_lcell_comb \ex_stage|alu|res[16] (
// Equation(s):
// \ex_stage|alu|res [16] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux18~9_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [16])))

	.dataa(\ex_stage|alu|Mux18~9_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [16]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [16]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[16] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N26
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[16]~64 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[16]~64_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q ) # (\ex_stage|alu|res [16])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [16]),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[16]~64_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[16]~64 .lut_mask = 16'hFA00;
defparam \forwarding_stage|alu_oper1|out[16]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[16]~65 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[16]~65_combout  = (\forwarding_stage|alu_oper1|out[16]~63_combout ) # ((\forwarding_stage|alu_oper1|out[16]~64_combout  & ((\ex_stage|Add0~35_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[16]~64_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~35_combout ),
	.datad(\forwarding_stage|alu_oper1|out[16]~63_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[16]~65_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[16]~65 .lut_mask = 16'hFFA2;
defparam \forwarding_stage|alu_oper1|out[16]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N22
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~64 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~64_combout  = (\forwarding_stage|alu_oper1|out[16]~65_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\forwarding_stage|alu_oper1|out[16]~65_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~64_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~64 .lut_mask = 16'h80C0;
defparam \id_ex_buffer2|EX2_PFC_to_IF~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N23
dffeas \id_ex_buffer2|EX2_PFC_to_IF[16] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~64_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[16] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[16]~114 (
// Equation(s):
// \if_stage|pc_src_mux|out[16]~114_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [16] & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\if_stage|pc_reg|DataOut [16] & \if_stage|pc_src_mux|out~52_combout )))) # (!\id_ex_buffer2|EX2_PFC_to_IF [16] & 
// (!\if_stage|pc_reg|DataOut [16] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [16]),
	.datab(\if_stage|pc_reg|DataOut [16]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[16]~114_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[16]~114 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[16]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N0
cycloneive_lcell_comb \if_stage|Add0~30 (
// Equation(s):
// \if_stage|Add0~30_combout  = (\if_stage|pc_reg|DataOut [16] & ((\if_stage|Add0~29 ) # (GND))) # (!\if_stage|pc_reg|DataOut [16] & (!\if_stage|Add0~29 ))
// \if_stage|Add0~31  = CARRY((\if_stage|pc_reg|DataOut [16]) # (!\if_stage|Add0~29 ))

	.dataa(\if_stage|pc_reg|DataOut [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~29 ),
	.combout(\if_stage|Add0~30_combout ),
	.cout(\if_stage|Add0~31 ));
// synopsys translate_off
defparam \if_stage|Add0~30 .lut_mask = 16'hA5AF;
defparam \if_stage|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out[16]~115 (
// Equation(s):
// \if_stage|pc_src_mux|out[16]~115_combout  = (\if_stage|pc_src_mux|out[16]~114_combout ) # ((\if_stage|Add0~30_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(gnd),
	.datab(\if_stage|pc_src_mux|out[16]~114_combout ),
	.datac(\if_stage|Add0~30_combout ),
	.datad(\if_stage|pc_src_mux|out~103_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[16]~115_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[16]~115 .lut_mask = 16'hCCFC;
defparam \if_stage|pc_src_mux|out[16]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out[16] (
// Equation(s):
// \if_stage|pc_src_mux|out [16] = (!\if_stage|pc_src_mux|out[16]~115_combout  & (((!\forwarding_stage|alu_oper1|out[16]~65_combout ) # (!\id_ex_buffer1|EX1_is_jr~q )) # (!\if_stage|pc_src_mux|out~49_combout )))

	.dataa(\if_stage|pc_src_mux|out~49_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\forwarding_stage|alu_oper1|out[16]~65_combout ),
	.datad(\if_stage|pc_src_mux|out[16]~115_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [16]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[16] .lut_mask = 16'h007F;
defparam \if_stage|pc_src_mux|out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N3
dffeas \if_stage|pc_reg|DataOut[16] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [16]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[16] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N2
cycloneive_lcell_comb \if_stage|Add0~32 (
// Equation(s):
// \if_stage|Add0~32_combout  = (\if_stage|pc_reg|DataOut [17] & (!\if_stage|Add0~31  & VCC)) # (!\if_stage|pc_reg|DataOut [17] & (\if_stage|Add0~31  $ (GND)))
// \if_stage|Add0~33  = CARRY((!\if_stage|pc_reg|DataOut [17] & !\if_stage|Add0~31 ))

	.dataa(\if_stage|pc_reg|DataOut [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~31 ),
	.combout(\if_stage|Add0~32_combout ),
	.cout(\if_stage|Add0~33 ));
// synopsys translate_off
defparam \if_stage|Add0~32 .lut_mask = 16'h5A05;
defparam \if_stage|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[17]~68 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[17]~68_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [17]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [17]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[17]~68_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[17]~68 .lut_mask = 16'hFC00;
defparam \forwarding_stage|alu_oper1|out[17]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[17]~69 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[17]~69_combout  = (\forwarding_stage|alu_oper1|out[17]~67_combout ) # ((\forwarding_stage|alu_oper1|out[17]~68_combout  & ((\ex_stage|Add0~37_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[17]~68_combout ),
	.datab(\ex_stage|Add0~37_combout ),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\forwarding_stage|alu_oper1|out[17]~67_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[17]~69_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[17]~69 .lut_mask = 16'hFF8A;
defparam \forwarding_stage|alu_oper1|out[17]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~65 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~65_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[17]~69_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[17]~69_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~65_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~65 .lut_mask = 16'hB000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N21
dffeas \id_ex_buffer2|EX2_PFC_to_IF[17] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[17] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[17]~116 (
// Equation(s):
// \if_stage|pc_src_mux|out[17]~116_combout  = (\if_stage|pc_src_mux|out~52_combout  & (((\id_ex_buffer2|EX2_PFC_to_IF [17] & \ex_stage|Wrong_prediction~0_combout )) # (!\if_stage|pc_reg|DataOut [17]))) # (!\if_stage|pc_src_mux|out~52_combout  & 
// (\id_ex_buffer2|EX2_PFC_to_IF [17] & (\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\if_stage|pc_src_mux|out~52_combout ),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [17]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [17]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[17]~116_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[17]~116 .lut_mask = 16'hC0EA;
defparam \if_stage|pc_src_mux|out[17]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out[17]~117 (
// Equation(s):
// \if_stage|pc_src_mux|out[17]~117_combout  = (\if_stage|pc_src_mux|out[17]~116_combout ) # ((\if_stage|Add0~32_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(gnd),
	.datab(\if_stage|Add0~32_combout ),
	.datac(\if_stage|pc_src_mux|out[17]~116_combout ),
	.datad(\if_stage|pc_src_mux|out~103_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[17]~117_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[17]~117 .lut_mask = 16'hF0FC;
defparam \if_stage|pc_src_mux|out[17]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y6_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out[17] (
// Equation(s):
// \if_stage|pc_src_mux|out [17] = (!\if_stage|pc_src_mux|out[17]~117_combout  & (((!\forwarding_stage|alu_oper1|out[17]~69_combout ) # (!\id_ex_buffer1|EX1_is_jr~q )) # (!\if_stage|pc_src_mux|out~49_combout )))

	.dataa(\if_stage|pc_src_mux|out~49_combout ),
	.datab(\if_stage|pc_src_mux|out[17]~117_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[17]~69_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [17]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[17] .lut_mask = 16'h1333;
defparam \if_stage|pc_src_mux|out[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y6_N17
dffeas \if_stage|pc_reg|DataOut[17] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [17]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[17] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~401 (
// Equation(s):
// \id_stage|reg_file|Read_data1~401_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][18]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][18]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][18]~q ),
	.datac(\id_stage|reg_file|reg_file[13][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~401_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~401 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~402 (
// Equation(s):
// \id_stage|reg_file|Read_data1~402_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~401_combout  & ((\id_stage|reg_file|reg_file[15][18]~q ))) # (!\id_stage|reg_file|Read_data1~401_combout  & (\id_stage|reg_file|reg_file[14][18]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~401_combout ))))

	.dataa(\id_stage|reg_file|reg_file[14][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~401_combout ),
	.datad(\id_stage|reg_file|reg_file[15][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~402_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~402 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data1~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~394 (
// Equation(s):
// \id_stage|reg_file|Read_data1~394_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][18]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][18]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][18]~q ),
	.datac(\id_stage|reg_file|reg_file[10][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~394_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~394 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~395 (
// Equation(s):
// \id_stage|reg_file|Read_data1~395_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~394_combout  & (\id_stage|reg_file|reg_file[11][18]~q )) # (!\id_stage|reg_file|Read_data1~394_combout  & ((\id_stage|reg_file|reg_file[9][18]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~394_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][18]~q ),
	.datac(\id_stage|reg_file|reg_file[9][18]~q ),
	.datad(\id_stage|reg_file|Read_data1~394_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~395_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~395 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~396 (
// Equation(s):
// \id_stage|reg_file|Read_data1~396_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[5][18]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[4][18]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[4][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~396_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~396 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~397 (
// Equation(s):
// \id_stage|reg_file|Read_data1~397_combout  = (\id_stage|reg_file|Read_data1~396_combout  & (((\id_stage|reg_file|reg_file[7][18]~q )) # (!\if_id_buffer|ID_rs1_ind [1]))) # (!\id_stage|reg_file|Read_data1~396_combout  & (\if_id_buffer|ID_rs1_ind [1] & 
// (\id_stage|reg_file|reg_file[6][18]~q )))

	.dataa(\id_stage|reg_file|Read_data1~396_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][18]~q ),
	.datad(\id_stage|reg_file|reg_file[7][18]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~397_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~397 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data1~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~398 (
// Equation(s):
// \id_stage|reg_file|Read_data1~398_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][18]~q ))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|reg_file[1][18]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[1][18]~q ),
	.datac(\id_stage|reg_file|reg_file[2][18]~q ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~398_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~398 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~399 (
// Equation(s):
// \id_stage|reg_file|Read_data1~399_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~398_combout  & (\id_stage|reg_file|reg_file[3][18]~q )) # (!\id_stage|reg_file|Read_data1~398_combout  & 
// ((\id_stage|reg_file|Read_data1~397_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~398_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][18]~q ),
	.datab(\id_stage|reg_file|Read_data1~397_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1~398_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~399_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~399 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data1~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~400 (
// Equation(s):
// \id_stage|reg_file|Read_data1~400_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1[0]~13_combout )) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~395_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~399_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~395_combout ),
	.datad(\id_stage|reg_file|Read_data1~399_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~400_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~400 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~384 (
// Equation(s):
// \id_stage|reg_file|Read_data1~384_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][18]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][18]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][18]~q ),
	.datac(\id_stage|reg_file|reg_file[22][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~384_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~384 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~385 (
// Equation(s):
// \id_stage|reg_file|Read_data1~385_combout  = (\id_stage|reg_file|Read_data1~384_combout  & (((\id_stage|reg_file|reg_file[30][18]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~384_combout  & 
// (\id_stage|reg_file|reg_file[26][18]~q  & ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~384_combout ),
	.datab(\id_stage|reg_file|reg_file[26][18]~q ),
	.datac(\id_stage|reg_file|reg_file[30][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~385_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~385 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data1~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~391 (
// Equation(s):
// \id_stage|reg_file|Read_data1~391_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][18]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][18]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][18]~q ),
	.datac(\id_stage|reg_file|reg_file[23][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~391_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~391 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~392 (
// Equation(s):
// \id_stage|reg_file|Read_data1~392_combout  = (\id_stage|reg_file|Read_data1~391_combout  & ((\id_stage|reg_file|reg_file[31][18]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~391_combout  & 
// (((\id_stage|reg_file|reg_file[27][18]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~391_combout ),
	.datab(\id_stage|reg_file|reg_file[31][18]~q ),
	.datac(\id_stage|reg_file|reg_file[27][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~392_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~392 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~388 (
// Equation(s):
// \id_stage|reg_file|Read_data1~388_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][18]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][18]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][18]~q ),
	.datac(\id_stage|reg_file|reg_file[24][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~388_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~388 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~389 (
// Equation(s):
// \id_stage|reg_file|Read_data1~389_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~388_combout  & (\id_stage|reg_file|reg_file[28][18]~q )) # (!\id_stage|reg_file|Read_data1~388_combout  & ((\id_stage|reg_file|reg_file[20][18]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~388_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][18]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][18]~q ),
	.datad(\id_stage|reg_file|Read_data1~388_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~389_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~389 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~386 (
// Equation(s):
// \id_stage|reg_file|Read_data1~386_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][18]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][18]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[17][18]~q ),
	.datac(\id_stage|reg_file|reg_file[25][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~386_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~386 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~387 (
// Equation(s):
// \id_stage|reg_file|Read_data1~387_combout  = (\id_stage|reg_file|Read_data1~386_combout  & ((\id_stage|reg_file|reg_file[29][18]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~386_combout  & 
// (((\id_stage|reg_file|reg_file[21][18]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][18]~q ),
	.datab(\id_stage|reg_file|Read_data1~386_combout ),
	.datac(\id_stage|reg_file|reg_file[21][18]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~387_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~387 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~390 (
// Equation(s):
// \id_stage|reg_file|Read_data1~390_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1]) # (\id_stage|reg_file|Read_data1~387_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~389_combout  & 
// (!\if_id_buffer|ID_rs1_ind [1])))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~389_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~387_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~390_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~390 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data1~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~393 (
// Equation(s):
// \id_stage|reg_file|Read_data1~393_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~390_combout  & ((\id_stage|reg_file|Read_data1~392_combout ))) # (!\id_stage|reg_file|Read_data1~390_combout  & 
// (\id_stage|reg_file|Read_data1~385_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~390_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~385_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~392_combout ),
	.datad(\id_stage|reg_file|Read_data1~390_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~393_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~393 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~403 (
// Equation(s):
// \id_stage|reg_file|Read_data1~403_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~400_combout  & (\id_stage|reg_file|Read_data1~402_combout )) # (!\id_stage|reg_file|Read_data1~400_combout  & 
// ((\id_stage|reg_file|Read_data1~393_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~400_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~402_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~400_combout ),
	.datad(\id_stage|reg_file|Read_data1~393_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~403_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~403 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~404 (
// Equation(s):
// \id_stage|reg_file|Read_data1~404_combout  = (\wb_stage|Write_Data_RegFile[18]~18_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~403_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[18]~18_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~403_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~403_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~404_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~404 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N25
dffeas \id_stage|reg_file|Read_data1[18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[18] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~18 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~18_combout  = (\id_stage|reg_file|Read_data1 [18] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data1 [18]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~18 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N17
dffeas \id_ex_buffer1|EX1_rs1[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[18] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[18]~70 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[18]~70_combout  = (\wb_stage|Write_Data_RegFile[18]~18_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [18] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[18]~18_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [18] & (\FA|alu_selA[1]~9_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[18]~18_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [18]),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[18]~70 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper1|out[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[18]~71 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[18]~71_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[18]~70_combout ) # ((\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [18]))))

	.dataa(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [18]),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[18]~70_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[18]~71_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[18]~71 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[18]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|Mux20~4 (
// Equation(s):
// \ex_stage|alu|Mux20~4_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [18] & (((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER1 [18])) # (!\ex_stage|alu|Mux4~12_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [18] & (\id_ex_buffer2|EX2_ALU_OPER1 [18] 
// & ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [18]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~4 .lut_mask = 16'hFDC4;
defparam \ex_stage|alu|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N16
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor18 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor18~combout  = \id_ex_buffer2|EX2_ALU_OPER2 [18] $ (\id_ex_buffer2|EX2_ALU_OPER1 [18])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [18]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor18~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor18 .lut_mask = 16'h33CC;
defparam \ex_stage|BDU|cmp1|xor18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N30
cycloneive_lcell_comb \ex_stage|alu|Mux20~5 (
// Equation(s):
// \ex_stage|alu|Mux20~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((!\ex_stage|alu|Mux10~7_combout  & \ex_stage|BDU|cmp1|xor18~combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Add0~57_combout ) # ((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Add0~57_combout ),
	.datac(\ex_stage|alu|Mux10~7_combout ),
	.datad(\ex_stage|BDU|cmp1|xor18~combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~5 .lut_mask = 16'h5E54;
defparam \ex_stage|alu|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~45 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~45_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~29_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~44_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~29_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~45 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|Mux20~10 (
// Equation(s):
// \ex_stage|alu|Mux20~10_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (!\ex_stage|alu|ShiftLeft0~11_combout  & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftLeft0~17_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~10 .lut_mask = 16'h0100;
defparam \ex_stage|alu|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~67 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~67_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~64_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~66_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~64_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~66_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~67 .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~68 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~68_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftRight0~62_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftRight0~67_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftRight0~67_combout ),
	.datad(\ex_stage|alu|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~68 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N4
cycloneive_lcell_comb \ex_stage|alu|Mux20~6 (
// Equation(s):
// \ex_stage|alu|Mux20~6_combout  = (\ex_stage|alu|Mux18~5_combout  & (\ex_stage|alu|Mux18~4_combout  & ((\ex_stage|alu|ShiftRight0~68_combout )))) # (!\ex_stage|alu|Mux18~5_combout  & (((\ex_stage|alu|Mux20~10_combout )) # (!\ex_stage|alu|Mux18~4_combout 
// )))

	.dataa(\ex_stage|alu|Mux18~5_combout ),
	.datab(\ex_stage|alu|Mux18~4_combout ),
	.datac(\ex_stage|alu|Mux20~10_combout ),
	.datad(\ex_stage|alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~6 .lut_mask = 16'hD951;
defparam \ex_stage|alu|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N2
cycloneive_lcell_comb \ex_stage|alu|Mux20~7 (
// Equation(s):
// \ex_stage|alu|Mux20~7_combout  = (\ex_stage|alu|Mux20~6_combout  & ((\ex_stage|alu|ShiftLeft0~71_combout ) # ((\ex_stage|alu|Mux18~3_combout )))) # (!\ex_stage|alu|Mux20~6_combout  & (((\ex_stage|alu|ShiftLeft0~45_combout  & !\ex_stage|alu|Mux18~3_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftLeft0~71_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~45_combout ),
	.datac(\ex_stage|alu|Mux20~6_combout ),
	.datad(\ex_stage|alu|Mux18~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~7 .lut_mask = 16'hF0AC;
defparam \ex_stage|alu|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N12
cycloneive_lcell_comb \ex_stage|alu|Mux20~8 (
// Equation(s):
// \ex_stage|alu|Mux20~8_combout  = (\ex_stage|alu|Mux10~7_combout  & ((\ex_stage|alu|Mux20~5_combout  & ((\ex_stage|alu|Mux20~7_combout ))) # (!\ex_stage|alu|Mux20~5_combout  & (!\ex_stage|alu|Mux20~4_combout )))) # (!\ex_stage|alu|Mux10~7_combout  & 
// (((\ex_stage|alu|Mux20~5_combout ))))

	.dataa(\ex_stage|alu|Mux20~4_combout ),
	.datab(\ex_stage|alu|Mux10~7_combout ),
	.datac(\ex_stage|alu|Mux20~5_combout ),
	.datad(\ex_stage|alu|Mux20~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~8 .lut_mask = 16'hF434;
defparam \ex_stage|alu|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N14
cycloneive_lcell_comb \ex_stage|alu|Mux20~9 (
// Equation(s):
// \ex_stage|alu|Mux20~9_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux20~4_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux20~8_combout )))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux20~4_combout ),
	.datad(\ex_stage|alu|Mux20~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux20~9 .lut_mask = 16'h3120;
defparam \ex_stage|alu|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N2
cycloneive_lcell_comb \ex_stage|alu|res[18] (
// Equation(s):
// \ex_stage|alu|res [18] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux20~9_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [18])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux20~9_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [18]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [18]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[18] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[18]~72 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[18]~72_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q ) # (\ex_stage|alu|res [18])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(gnd),
	.datac(\idhaz~3_combout ),
	.datad(\ex_stage|alu|res [18]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[18]~72_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[18]~72 .lut_mask = 16'hF0A0;
defparam \forwarding_stage|alu_oper1|out[18]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N26
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[18]~73 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[18]~73_combout  = (\forwarding_stage|alu_oper1|out[18]~71_combout ) # ((\forwarding_stage|alu_oper1|out[18]~72_combout  & ((\ex_stage|Add0~39_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\ex_stage|Add0~39_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\forwarding_stage|alu_oper1|out[18]~71_combout ),
	.datad(\forwarding_stage|alu_oper1|out[18]~72_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[18]~73_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[18]~73 .lut_mask = 16'hFBF0;
defparam \forwarding_stage|alu_oper1|out[18]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~66 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~66_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[18]~73_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[18]~73_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~66_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~66 .lut_mask = 16'hD000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y10_N5
dffeas \id_ex_buffer2|EX2_PFC_to_IF[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~66_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[18] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[18]~118 (
// Equation(s):
// \if_stage|pc_src_mux|out[18]~118_combout  = (\if_stage|Add0~34_combout  & (((\id_ex_buffer2|EX2_PFC_to_IF [18] & \ex_stage|Wrong_prediction~0_combout )) # (!\if_stage|pc_src_mux|out~103_combout ))) # (!\if_stage|Add0~34_combout  & 
// (((\id_ex_buffer2|EX2_PFC_to_IF [18] & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_stage|Add0~34_combout ),
	.datab(\if_stage|pc_src_mux|out~103_combout ),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [18]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[18]~118_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[18]~118 .lut_mask = 16'hF222;
defparam \if_stage|pc_src_mux|out[18]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[18]~119 (
// Equation(s):
// \if_stage|pc_src_mux|out[18]~119_combout  = (\if_stage|pc_src_mux|out[18]~118_combout ) # ((!\if_stage|pc_reg|DataOut [18] & \if_stage|pc_src_mux|out~52_combout ))

	.dataa(\if_stage|pc_reg|DataOut [18]),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out~52_combout ),
	.datad(\if_stage|pc_src_mux|out[18]~118_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[18]~119_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[18]~119 .lut_mask = 16'hFF50;
defparam \if_stage|pc_src_mux|out[18]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out[18] (
// Equation(s):
// \if_stage|pc_src_mux|out [18] = (!\if_stage|pc_src_mux|out[18]~119_combout  & (((!\if_stage|pc_src_mux|out~49_combout ) # (!\forwarding_stage|alu_oper1|out[18]~73_combout )) # (!\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(\if_stage|pc_src_mux|out[18]~119_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\forwarding_stage|alu_oper1|out[18]~73_combout ),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [18]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[18] .lut_mask = 16'h1555;
defparam \if_stage|pc_src_mux|out[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N23
dffeas \if_stage|pc_reg|DataOut[18] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [18]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[18] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N28
cycloneive_lcell_comb \if_id_buffer|ID_PC~19 (
// Equation(s):
// \if_id_buffer|ID_PC~19_combout  = (!\if_stage|pc_reg|DataOut [18] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(\if_stage|pc_reg|DataOut [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~19 .lut_mask = 16'h0055;
defparam \if_id_buffer|ID_PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N29
dffeas \if_id_buffer|ID_PC[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[18] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~18 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~18_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [18] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\if_id_buffer|ID_PC [18]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~18 .lut_mask = 16'h0B00;
defparam \id_ex_buffer1|EX1_PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N17
dffeas \id_ex_buffer1|EX1_PC[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[18] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N30
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~18 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~18_combout  = (\id_ex_buffer1|EX1_PC [18] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_PC [18]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~18 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_PC~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y11_N21
dffeas \id_ex_buffer2|EX2_PC[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~18_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[18] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N12
cycloneive_lcell_comb \ex_stage|Add0~82 (
// Equation(s):
// \ex_stage|Add0~82_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~39_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [18])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(gnd),
	.datac(\ex_stage|Add0~39_combout ),
	.datad(\ex_stage|alu|res [18]),
	.cin(gnd),
	.combout(\ex_stage|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~82 .lut_mask = 16'hF5A0;
defparam \ex_stage|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~25 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~25_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[18]~71_combout ) # ((\ex_stage|Add0~82_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Add0~82_combout ),
	.datab(\idhaz~3_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\forwarding_stage|alu_oper1|out[18]~71_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~25 .lut_mask = 16'h0F08;
defparam \id_ex_buffer2|EX2_ALU_OPER1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y10_N11
dffeas \id_ex_buffer2|EX2_ALU_OPER1[18] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[18] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~69 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~69_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [16]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [18]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~69 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~70 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~70_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~66_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~69_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~69_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~66_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~70 .lut_mask = 16'hCCAA;
defparam \ex_stage|alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~71 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~71_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~58_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~70_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~70_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~58_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~71 .lut_mask = 16'hCCAA;
defparam \ex_stage|alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~82 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~82_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~78_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~81_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~81_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~78_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~82 .lut_mask = 16'hCCAA;
defparam \ex_stage|alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~91 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~91_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [23])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [24])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~91 .lut_mask = 16'h88A0;
defparam \ex_stage|alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~92 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~92_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [25]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [26]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~92 .lut_mask = 16'hEE44;
defparam \ex_stage|alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~93 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~93_combout  = (\ex_stage|alu|ShiftLeft0~91_combout ) # ((!\id_ex_buffer2|EX2_ALU_OPER2 [1] & \ex_stage|alu|ShiftLeft0~92_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~91_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~93 .lut_mask = 16'hF5F0;
defparam \ex_stage|alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N26
cycloneive_lcell_comb \ex_stage|alu|Mux28~2 (
// Equation(s):
// \ex_stage|alu|Mux28~2_combout  = (\ex_stage|alu|Mux6~2_combout  & ((\ex_stage|alu|ShiftLeft0~82_combout ) # ((\ex_stage|alu|Mux6~1_combout )))) # (!\ex_stage|alu|Mux6~2_combout  & (((\ex_stage|alu|ShiftLeft0~93_combout  & !\ex_stage|alu|Mux6~1_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftLeft0~82_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~93_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~2 .lut_mask = 16'hF0AC;
defparam \ex_stage|alu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N6
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~46 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~46_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~17_combout )))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftLeft0~45_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\ex_stage|alu|ShiftLeft0~45_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~46 .lut_mask = 16'h5C0C;
defparam \ex_stage|alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N16
cycloneive_lcell_comb \ex_stage|alu|Mux28~3 (
// Equation(s):
// \ex_stage|alu|Mux28~3_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux28~2_combout  & ((\ex_stage|alu|ShiftLeft0~46_combout ))) # (!\ex_stage|alu|Mux28~2_combout  & (\ex_stage|alu|ShiftLeft0~71_combout )))) # (!\ex_stage|alu|Mux6~1_combout  
// & (((\ex_stage|alu|Mux28~2_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~71_combout ),
	.datab(\ex_stage|alu|Mux6~1_combout ),
	.datac(\ex_stage|alu|Mux28~2_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~3 .lut_mask = 16'hF838;
defparam \ex_stage|alu|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|Mux28~9 (
// Equation(s):
// \ex_stage|alu|Mux28~9_combout  = (!\ex_stage|alu|ShiftLeft0~7_combout  & (!\ex_stage|alu|ShiftLeft0~10_combout  & (\ex_stage|alu|Mux28~3_combout  & !\ex_stage|alu|ShiftLeft0~8_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~7_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~10_combout ),
	.datac(\ex_stage|alu|Mux28~3_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~9 .lut_mask = 16'h0010;
defparam \ex_stage|alu|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|Mux28~5 (
// Equation(s):
// \ex_stage|alu|Mux28~5_combout  = (\ex_stage|alu|Mux26~4_combout  & ((\ex_stage|alu|Mux28~4_combout  & ((\ex_stage|alu|Mux28~9_combout ))) # (!\ex_stage|alu|Mux28~4_combout  & (\ex_stage|alu|ShiftRight0~103_combout )))) # (!\ex_stage|alu|Mux26~4_combout  & 
// (\ex_stage|alu|Mux28~4_combout ))

	.dataa(\ex_stage|alu|Mux26~4_combout ),
	.datab(\ex_stage|alu|Mux28~4_combout ),
	.datac(\ex_stage|alu|ShiftRight0~103_combout ),
	.datad(\ex_stage|alu|Mux28~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~5 .lut_mask = 16'hEC64;
defparam \ex_stage|alu|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~80 (
// Equation(s):
// \ex_stage|alu|Add0~80_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [26])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~80 .lut_mask = 16'h3C3C;
defparam \ex_stage|alu|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|Add0~81 (
// Equation(s):
// \ex_stage|alu|Add0~81_combout  = (\ex_stage|alu|Add0~80_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [26] & (\ex_stage|alu|Add0~79  & VCC)) # (!\id_ex_buffer2|EX2_ALU_OPER1 [26] & (!\ex_stage|alu|Add0~79 )))) # (!\ex_stage|alu|Add0~80_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [26] & (!\ex_stage|alu|Add0~79 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [26] & ((\ex_stage|alu|Add0~79 ) # (GND)))))
// \ex_stage|alu|Add0~82  = CARRY((\ex_stage|alu|Add0~80_combout  & (!\id_ex_buffer2|EX2_ALU_OPER1 [26] & !\ex_stage|alu|Add0~79 )) # (!\ex_stage|alu|Add0~80_combout  & ((!\ex_stage|alu|Add0~79 ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [26]))))

	.dataa(\ex_stage|alu|Add0~80_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~79 ),
	.combout(\ex_stage|alu|Add0~81_combout ),
	.cout(\ex_stage|alu|Add0~82 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~81 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N2
cycloneive_lcell_comb \ex_stage|alu|Mux28~7 (
// Equation(s):
// \ex_stage|alu|Mux28~7_combout  = (\ex_stage|alu|Mux28~6_combout  & ((\ex_stage|alu|Mux4~12_combout ) # ((\ex_stage|alu|Mux28~5_combout )))) # (!\ex_stage|alu|Mux28~6_combout  & (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Add0~81_combout ))))

	.dataa(\ex_stage|alu|Mux28~6_combout ),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu|Mux28~5_combout ),
	.datad(\ex_stage|alu|Add0~81_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~7 .lut_mask = 16'hB9A8;
defparam \ex_stage|alu|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N8
cycloneive_lcell_comb \ex_stage|alu|Mux28~8 (
// Equation(s):
// \ex_stage|alu|Mux28~8_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & \ex_stage|alu|Mux28~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux28~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux28~8 .lut_mask = 16'h0F00;
defparam \ex_stage|alu|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N6
cycloneive_lcell_comb \ex_stage|alu|res[26] (
// Equation(s):
// \ex_stage|alu|res [26] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|Mux28~8_combout ))) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|res [26]))

	.dataa(\ex_stage|alu|res [26]),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux28~8_combout ),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [26]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[26] .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|res[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N28
cycloneive_lcell_comb \ex_stage|Add0~90 (
// Equation(s):
// \ex_stage|Add0~90_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~55_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [26]))

	.dataa(\ex_stage|alu|res [26]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|Add0~55_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~90 .lut_mask = 16'hFA0A;
defparam \ex_stage|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y11_N29
dffeas \ex_mem_buffer|MEM_ALU_OUT[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~90_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[26] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N0
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[26]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[26]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[26]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y11_N1
dffeas \mem_wb_buffer|WB_ALU_OUT[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[26] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N26
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[26]~26 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[26]~26_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [26])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [26])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [26]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_ALU_OUT [26]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[26]~26 .lut_mask = 16'hBB88;
defparam \wb_stage|Write_Data_RegFile[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~26 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~26_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [26] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\id_stage|reg_file|Read_data2 [26]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~26 .lut_mask = 16'h2030;
defparam \id_ex_buffer1|EX1_rs2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N13
dffeas \id_ex_buffer1|EX1_rs2[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[26] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N4
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[26]~83 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[26]~83_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[26]~26_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [26]) # ((\wb_stage|Write_Data_RegFile[26]~26_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[26]~26_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\FB|alu_selB~0_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [26]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[26]~83_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[26]~83 .lut_mask = 16'hAFA8;
defparam \forwarding_stage|store_rs2_mux|out[26]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N2
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[26]~82 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[26]~82_combout  = (\forwarding_stage|store_rs2_mux|out~100_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [26]) # ((\idhaz2~3_combout  & \ex_stage|Add0~90_combout )))) # (!\forwarding_stage|store_rs2_mux|out~100_combout  & 
// (((\idhaz2~3_combout  & \ex_stage|Add0~90_combout ))))

	.dataa(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [26]),
	.datac(\idhaz2~3_combout ),
	.datad(\ex_stage|Add0~90_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[26]~82_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[26]~82 .lut_mask = 16'hF888;
defparam \forwarding_stage|store_rs2_mux|out[26]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N16
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[26]~84 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[26]~84_combout  = (\forwarding_stage|store_rs2_mux|out[26]~82_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[26]~83_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out~0_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[26]~83_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[26]~82_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[26]~84_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[26]~84 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|store_rs2_mux|out[26]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y11_N17
dffeas \id_ex_buffer2|EX2_rs2_out[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[26]~84_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[26] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y11_N9
dffeas \ex_mem_buffer|MEM_rs2[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_rs2_out [26]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[26] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y11_N9
dffeas \mem_wb_buffer|WB_ALU_OUT[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[27] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N8
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[27]~27 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[27]~27_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [27])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [27])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [27]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [27]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[27]~27 .lut_mask = 16'hAAF0;
defparam \wb_stage|Write_Data_RegFile[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N5
dffeas \id_stage|reg_file|reg_file[11][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N27
dffeas \id_stage|reg_file|reg_file[10][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y19_N15
dffeas \id_stage|reg_file|reg_file[9][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N5
dffeas \id_stage|reg_file|reg_file[8][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~573 (
// Equation(s):
// \id_stage|reg_file|Read_data2~573_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][27]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][27]~q ),
	.datac(\id_stage|reg_file|reg_file[8][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~573_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~573 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~574 (
// Equation(s):
// \id_stage|reg_file|Read_data2~574_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~573_combout  & (\id_stage|reg_file|reg_file[11][27]~q )) # (!\id_stage|reg_file|Read_data2~573_combout  & ((\id_stage|reg_file|reg_file[10][27]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~573_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[11][27]~q ),
	.datac(\id_stage|reg_file|reg_file[10][27]~q ),
	.datad(\id_stage|reg_file|Read_data2~573_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~574_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~574 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][27]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][27]~feeder_combout  = \wb_stage|Write_Data_RegFile[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][27]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[15][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y18_N21
dffeas \id_stage|reg_file|reg_file[15][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N31
dffeas \id_stage|reg_file|reg_file[13][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N7
dffeas \id_stage|reg_file|reg_file[14][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N1
dffeas \id_stage|reg_file|reg_file[12][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~590 (
// Equation(s):
// \id_stage|reg_file|Read_data2~590_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][27]~q )) # (!\if_id_buffer|ID_rs2_ind [1] 
// & ((\id_stage|reg_file|reg_file[12][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[14][27]~q ),
	.datac(\id_stage|reg_file|reg_file[12][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~590_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~590 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~591 (
// Equation(s):
// \id_stage|reg_file|Read_data2~591_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~590_combout  & (\id_stage|reg_file|reg_file[15][27]~q )) # (!\id_stage|reg_file|Read_data2~590_combout  & ((\id_stage|reg_file|reg_file[13][27]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~590_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][27]~q ),
	.datac(\id_stage|reg_file|reg_file[13][27]~q ),
	.datad(\id_stage|reg_file|Read_data2~590_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~591_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~591 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y21_N1
dffeas \id_stage|reg_file|reg_file[21][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y21_N7
dffeas \id_stage|reg_file|reg_file[29][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N9
dffeas \id_stage|reg_file|reg_file[25][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y21_N3
dffeas \id_stage|reg_file|reg_file[17][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~575 (
// Equation(s):
// \id_stage|reg_file|Read_data2~575_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][27]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][27]~q ),
	.datac(\id_stage|reg_file|reg_file[17][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~575_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~575 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~576 (
// Equation(s):
// \id_stage|reg_file|Read_data2~576_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~575_combout  & ((\id_stage|reg_file|reg_file[29][27]~q ))) # (!\id_stage|reg_file|Read_data2~575_combout  & (\id_stage|reg_file|reg_file[21][27]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~575_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][27]~q ),
	.datac(\id_stage|reg_file|reg_file[29][27]~q ),
	.datad(\id_stage|reg_file|Read_data2~575_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~576_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~576 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N9
dffeas \id_stage|reg_file|reg_file[20][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y21_N11
dffeas \id_stage|reg_file|reg_file[28][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N17
dffeas \id_stage|reg_file|reg_file[24][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N7
dffeas \id_stage|reg_file|reg_file[16][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~579 (
// Equation(s):
// \id_stage|reg_file|Read_data2~579_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][27]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][27]~q ),
	.datac(\id_stage|reg_file|reg_file[16][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~579_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~579 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~580 (
// Equation(s):
// \id_stage|reg_file|Read_data2~580_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~579_combout  & ((\id_stage|reg_file|reg_file[28][27]~q ))) # (!\id_stage|reg_file|Read_data2~579_combout  & (\id_stage|reg_file|reg_file[20][27]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~579_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][27]~q ),
	.datac(\id_stage|reg_file|reg_file[28][27]~q ),
	.datad(\id_stage|reg_file|Read_data2~579_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~580_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~580 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N27
dffeas \id_stage|reg_file|reg_file[26][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N9
dffeas \id_stage|reg_file|reg_file[30][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N5
dffeas \id_stage|reg_file|reg_file[22][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N19
dffeas \id_stage|reg_file|reg_file[18][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~577 (
// Equation(s):
// \id_stage|reg_file|Read_data2~577_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][27]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][27]~q ),
	.datac(\id_stage|reg_file|reg_file[18][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~577_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~577 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~578 (
// Equation(s):
// \id_stage|reg_file|Read_data2~578_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~577_combout  & ((\id_stage|reg_file|reg_file[30][27]~q ))) # (!\id_stage|reg_file|Read_data2~577_combout  & (\id_stage|reg_file|reg_file[26][27]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~577_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][27]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][27]~q ),
	.datad(\id_stage|reg_file|Read_data2~577_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~578_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~578 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~581 (
// Equation(s):
// \id_stage|reg_file|Read_data2~581_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~578_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [1] & (\id_stage|reg_file|Read_data2~580_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~580_combout ),
	.datad(\id_stage|reg_file|Read_data2~578_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~581_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~581 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N9
dffeas \id_stage|reg_file|reg_file[23][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N11
dffeas \id_stage|reg_file|reg_file[19][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~582 (
// Equation(s):
// \id_stage|reg_file|Read_data2~582_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][27]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][27]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][27]~q ),
	.datac(\id_stage|reg_file|reg_file[19][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~582_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~582 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y14_N15
dffeas \id_stage|reg_file|reg_file[31][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N21
dffeas \id_stage|reg_file|reg_file[27][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~583 (
// Equation(s):
// \id_stage|reg_file|Read_data2~583_combout  = (\id_stage|reg_file|Read_data2~582_combout  & (((\id_stage|reg_file|reg_file[31][27]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~582_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][27]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~582_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][27]~q ),
	.datad(\id_stage|reg_file|reg_file[27][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~583_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~583 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~584 (
// Equation(s):
// \id_stage|reg_file|Read_data2~584_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~581_combout  & ((\id_stage|reg_file|Read_data2~583_combout ))) # (!\id_stage|reg_file|Read_data2~581_combout  & 
// (\id_stage|reg_file|Read_data2~576_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~581_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~576_combout ),
	.datac(\id_stage|reg_file|Read_data2~581_combout ),
	.datad(\id_stage|reg_file|Read_data2~583_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~584_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~584 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data2~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N25
dffeas \id_stage|reg_file|reg_file[2][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N19
dffeas \id_stage|reg_file|reg_file[3][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N17
dffeas \id_stage|reg_file|reg_file[1][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N7
dffeas \id_stage|reg_file|reg_file[5][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N9
dffeas \id_stage|reg_file|reg_file[7][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N25
dffeas \id_stage|reg_file|reg_file[6][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N11
dffeas \id_stage|reg_file|reg_file[4][27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~585 (
// Equation(s):
// \id_stage|reg_file|Read_data2~585_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][27]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][27]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[6][27]~q ),
	.datac(\id_stage|reg_file|reg_file[4][27]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~585_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~585 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~586 (
// Equation(s):
// \id_stage|reg_file|Read_data2~586_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~585_combout  & ((\id_stage|reg_file|reg_file[7][27]~q ))) # (!\id_stage|reg_file|Read_data2~585_combout  & (\id_stage|reg_file|reg_file[5][27]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~585_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][27]~q ),
	.datac(\id_stage|reg_file|reg_file[7][27]~q ),
	.datad(\id_stage|reg_file|Read_data2~585_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~586_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~586 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~587 (
// Equation(s):
// \id_stage|reg_file|Read_data2~587_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout ) # ((\id_stage|reg_file|Read_data2~586_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|reg_file[1][27]~q )))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][27]~q ),
	.datad(\id_stage|reg_file|Read_data2~586_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~587_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~587 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~588 (
// Equation(s):
// \id_stage|reg_file|Read_data2~588_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~587_combout  & ((\id_stage|reg_file|reg_file[3][27]~q ))) # (!\id_stage|reg_file|Read_data2~587_combout  & 
// (\id_stage|reg_file|reg_file[2][27]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~587_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][27]~q ),
	.datac(\id_stage|reg_file|reg_file[3][27]~q ),
	.datad(\id_stage|reg_file|Read_data2~587_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~588_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~588 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~589 (
// Equation(s):
// \id_stage|reg_file|Read_data2~589_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~584_combout ) # ((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (((\id_stage|reg_file|Read_data2~588_combout  & !\id_stage|reg_file|Read_data2[13]~13_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~584_combout ),
	.datac(\id_stage|reg_file|Read_data2~588_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~589_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~589 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~592 (
// Equation(s):
// \id_stage|reg_file|Read_data2~592_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~589_combout  & ((\id_stage|reg_file|Read_data2~591_combout ))) # (!\id_stage|reg_file|Read_data2~589_combout  & 
// (\id_stage|reg_file|Read_data2~574_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~589_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~574_combout ),
	.datac(\id_stage|reg_file|Read_data2~591_combout ),
	.datad(\id_stage|reg_file|Read_data2~589_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~592_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~592 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~593 (
// Equation(s):
// \id_stage|reg_file|Read_data2~593_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[27]~27_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~592_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~592_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~592_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~593_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~593 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y15_N27
dffeas \id_stage|reg_file|Read_data2[27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~33 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~33_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|reg_file|Read_data2 [27] & \id_stage|cu|is_oper2_immed~combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datab(\id_stage|reg_file|Read_data2 [27]),
	.datac(\id_stage|cu|is_oper2_immed~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~33 .lut_mask = 16'hEAEA;
defparam \id_ex_buffer1|EX1_forward_to_B~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N25
dffeas \id_ex_buffer1|EX1_forward_to_B[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[27] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[27]~85 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[27]~85_combout  = (\wb_stage|Write_Data_RegFile[27]~27_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [27] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[27]~27_combout  & (((\ex_mem_buffer|MEM_ALU_OUT [27] & \forwarding_stage|alu_oper2|out[0]~1_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[27]~85 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[27]~86 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[27]~86_combout  = (\id_ex_buffer1|EX1_forward_to_B [27] & ((\forwarding_stage|alu_oper2|out~5_combout ) # ((!\id_ex_buffer1|EX1_is_oper2_immed~q  & \forwarding_stage|alu_oper2|out[27]~85_combout )))) # 
// (!\id_ex_buffer1|EX1_forward_to_B [27] & (!\id_ex_buffer1|EX1_is_oper2_immed~q  & (\forwarding_stage|alu_oper2|out[27]~85_combout )))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [27]),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\forwarding_stage|alu_oper2|out[27]~85_combout ),
	.datad(\forwarding_stage|alu_oper2|out~5_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[27]~86 .lut_mask = 16'hBA30;
defparam \forwarding_stage|alu_oper2|out[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[27]~87 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[27]~87_combout  = (\forwarding_stage|alu_oper2|out[27]~86_combout ) # ((\ex_stage|Add0~91_combout  & (\idhaz2~3_combout  & !\id_ex_buffer1|EX1_is_oper2_immed~q )))

	.dataa(\ex_stage|Add0~91_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datad(\forwarding_stage|alu_oper2|out[27]~86_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[27]~87 .lut_mask = 16'hFF08;
defparam \forwarding_stage|alu_oper2|out[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y10_N31
dffeas \id_ex_buffer2|EX2_ALU_OPER2[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[27]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[27] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|Mux29~6 (
// Equation(s):
// \ex_stage|alu|Mux29~6_combout  = (\ex_stage|alu|Mux4~10_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [27]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [27]) # (!\ex_stage|alu|Mux4~12_combout )))) # (!\ex_stage|alu|Mux4~10_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [27] & 
// (\ex_stage|alu|Mux4~12_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [27])))

	.dataa(\ex_stage|alu|Mux4~10_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datac(\ex_stage|alu|Mux4~12_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [27]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~6 .lut_mask = 16'hEA8A;
defparam \ex_stage|alu|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|Add0~83 (
// Equation(s):
// \ex_stage|alu|Add0~83_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [27])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [27]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~83 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|Add0~84 (
// Equation(s):
// \ex_stage|alu|Add0~84_combout  = ((\id_ex_buffer2|EX2_ALU_OPER1 [27] $ (\ex_stage|alu|Add0~83_combout  $ (!\ex_stage|alu|Add0~82 )))) # (GND)
// \ex_stage|alu|Add0~85  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [27] & ((\ex_stage|alu|Add0~83_combout ) # (!\ex_stage|alu|Add0~82 ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [27] & (\ex_stage|alu|Add0~83_combout  & !\ex_stage|alu|Add0~82 )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datab(\ex_stage|alu|Add0~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~82 ),
	.combout(\ex_stage|alu|Add0~84_combout ),
	.cout(\ex_stage|alu|Add0~85 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~84 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~50 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~50_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~31_combout )))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftLeft0~49_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftLeft0~49_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~50 .lut_mask = 16'h7430;
defparam \ex_stage|alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~95 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~95_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [26])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [27])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~95 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~94 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~94_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [24]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [25]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~94 .lut_mask = 16'hCA00;
defparam \ex_stage|alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y5_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~96 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~96_combout  = (\ex_stage|alu|ShiftLeft0~94_combout ) # ((\ex_stage|alu|ShiftLeft0~95_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [1]))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~95_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~94_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~96 .lut_mask = 16'hF0FC;
defparam \ex_stage|alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|Mux29~2 (
// Equation(s):
// \ex_stage|alu|Mux29~2_combout  = (\ex_stage|alu|Mux6~1_combout  & (((\ex_stage|alu|Mux6~2_combout ) # (\ex_stage|alu|ShiftLeft0~74_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & (\ex_stage|alu|ShiftLeft0~96_combout  & (!\ex_stage|alu|Mux6~2_combout )))

	.dataa(\ex_stage|alu|Mux6~1_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~96_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~2 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Mux29~3 (
// Equation(s):
// \ex_stage|alu|Mux29~3_combout  = (\ex_stage|alu|Mux6~2_combout  & ((\ex_stage|alu|Mux29~2_combout  & ((\ex_stage|alu|ShiftLeft0~50_combout ))) # (!\ex_stage|alu|Mux29~2_combout  & (\ex_stage|alu|ShiftLeft0~85_combout )))) # (!\ex_stage|alu|Mux6~2_combout  
// & (((\ex_stage|alu|Mux29~2_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~85_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~50_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|Mux29~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~3 .lut_mask = 16'hCFA0;
defparam \ex_stage|alu|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|Mux29~9 (
// Equation(s):
// \ex_stage|alu|Mux29~9_combout  = (!\ex_stage|alu|ShiftLeft0~7_combout  & (!\ex_stage|alu|ShiftLeft0~10_combout  & (\ex_stage|alu|Mux29~3_combout  & !\ex_stage|alu|ShiftLeft0~8_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~7_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~10_combout ),
	.datac(\ex_stage|alu|Mux29~3_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~9 .lut_mask = 16'h0010;
defparam \ex_stage|alu|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|Mux29~4 (
// Equation(s):
// \ex_stage|alu|Mux29~4_combout  = (\ex_stage|alu_oper|ALU_OP [1] & (((!\ex_stage|alu_oper|ALU_OP [0])))) # (!\ex_stage|alu_oper|ALU_OP [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [27] & (!\id_ex_buffer2|EX2_ALU_OPER1 [27] & !\ex_stage|alu_oper|ALU_OP [0])) # 
// (!\id_ex_buffer2|EX2_ALU_OPER2 [27] & (\id_ex_buffer2|EX2_ALU_OPER1 [27] $ (\ex_stage|alu_oper|ALU_OP [0])))))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [27]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~4 .lut_mask = 16'h01BE;
defparam \ex_stage|alu|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~104 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~104_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftRight0~82_combout ) # (\ex_stage|alu|ShiftRight0~83_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftRight0~82_combout ),
	.datad(\ex_stage|alu|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~104 .lut_mask = 16'h3330;
defparam \ex_stage|alu|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Mux29~5 (
// Equation(s):
// \ex_stage|alu|Mux29~5_combout  = (\ex_stage|alu|Mux26~4_combout  & ((\ex_stage|alu|Mux29~4_combout  & (\ex_stage|alu|Mux29~9_combout )) # (!\ex_stage|alu|Mux29~4_combout  & ((\ex_stage|alu|ShiftRight0~104_combout ))))) # (!\ex_stage|alu|Mux26~4_combout  & 
// (((\ex_stage|alu|Mux29~4_combout ))))

	.dataa(\ex_stage|alu|Mux26~4_combout ),
	.datab(\ex_stage|alu|Mux29~9_combout ),
	.datac(\ex_stage|alu|Mux29~4_combout ),
	.datad(\ex_stage|alu|ShiftRight0~104_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~5 .lut_mask = 16'hDAD0;
defparam \ex_stage|alu|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|Mux29~7 (
// Equation(s):
// \ex_stage|alu|Mux29~7_combout  = (\ex_stage|alu|Mux29~6_combout  & (((\ex_stage|alu|Mux4~12_combout ) # (\ex_stage|alu|Mux29~5_combout )))) # (!\ex_stage|alu|Mux29~6_combout  & (\ex_stage|alu|Add0~84_combout  & (!\ex_stage|alu|Mux4~12_combout )))

	.dataa(\ex_stage|alu|Mux29~6_combout ),
	.datab(\ex_stage|alu|Add0~84_combout ),
	.datac(\ex_stage|alu|Mux4~12_combout ),
	.datad(\ex_stage|alu|Mux29~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~7 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|Mux29~8 (
// Equation(s):
// \ex_stage|alu|Mux29~8_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & \ex_stage|alu|Mux29~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux29~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux29~8 .lut_mask = 16'h0F00;
defparam \ex_stage|alu|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|res[27] (
// Equation(s):
// \ex_stage|alu|res [27] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux29~8_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [27])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux29~8_combout ),
	.datac(\ex_stage|alu|res [27]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [27]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[27] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|res[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N28
cycloneive_lcell_comb \ex_stage|Add0~91 (
// Equation(s):
// \ex_stage|Add0~91_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~57_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [27])))

	.dataa(\ex_stage|Add0~57_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [27]),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\ex_stage|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~91 .lut_mask = 16'hAAF0;
defparam \ex_stage|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~590 (
// Equation(s):
// \id_stage|reg_file|Read_data1~590_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[14][27]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[12][27]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~590_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~590 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~591 (
// Equation(s):
// \id_stage|reg_file|Read_data1~591_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~590_combout  & (\id_stage|reg_file|reg_file[15][27]~q )) # (!\id_stage|reg_file|Read_data1~590_combout  & ((\id_stage|reg_file|reg_file[13][27]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~590_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][27]~q ),
	.datac(\id_stage|reg_file|reg_file[13][27]~q ),
	.datad(\id_stage|reg_file|Read_data1~590_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~591_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~591 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~573 (
// Equation(s):
// \id_stage|reg_file|Read_data1~573_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[9][27]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[8][27]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[9][27]~q ),
	.datad(\id_stage|reg_file|reg_file[8][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~573_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~573 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~574 (
// Equation(s):
// \id_stage|reg_file|Read_data1~574_combout  = (\id_stage|reg_file|Read_data1~573_combout  & (((\id_stage|reg_file|reg_file[11][27]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~573_combout  & 
// (\id_stage|reg_file|reg_file[10][27]~q  & ((\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[10][27]~q ),
	.datab(\id_stage|reg_file|Read_data1~573_combout ),
	.datac(\id_stage|reg_file|reg_file[11][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~574_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~574 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data1~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~582 (
// Equation(s):
// \id_stage|reg_file|Read_data1~582_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][27]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][27]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~582_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~582 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~583 (
// Equation(s):
// \id_stage|reg_file|Read_data1~583_combout  = (\id_stage|reg_file|Read_data1~582_combout  & ((\id_stage|reg_file|reg_file[31][27]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~582_combout  & 
// (((\id_stage|reg_file|reg_file[27][27]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~582_combout ),
	.datab(\id_stage|reg_file|reg_file[31][27]~q ),
	.datac(\id_stage|reg_file|reg_file[27][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~583_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~583 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~575 (
// Equation(s):
// \id_stage|reg_file|Read_data1~575_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][27]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][27]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][27]~q ),
	.datac(\id_stage|reg_file|reg_file[25][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~575_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~575 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~576 (
// Equation(s):
// \id_stage|reg_file|Read_data1~576_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~575_combout  & (\id_stage|reg_file|reg_file[29][27]~q )) # (!\id_stage|reg_file|Read_data1~575_combout  & ((\id_stage|reg_file|reg_file[21][27]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~575_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][27]~q ),
	.datad(\id_stage|reg_file|Read_data1~575_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~576_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~576 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~579 (
// Equation(s):
// \id_stage|reg_file|Read_data1~579_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[24][27]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[16][27]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][27]~q ),
	.datad(\id_stage|reg_file|reg_file[16][27]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~579_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~579 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~580 (
// Equation(s):
// \id_stage|reg_file|Read_data1~580_combout  = (\id_stage|reg_file|Read_data1~579_combout  & ((\id_stage|reg_file|reg_file[28][27]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~579_combout  & 
// (((\id_stage|reg_file|reg_file[20][27]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][27]~q ),
	.datab(\id_stage|reg_file|Read_data1~579_combout ),
	.datac(\id_stage|reg_file|reg_file[20][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~580_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~580 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~577 (
// Equation(s):
// \id_stage|reg_file|Read_data1~577_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][27]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][27]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~577_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~577 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~578 (
// Equation(s):
// \id_stage|reg_file|Read_data1~578_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~577_combout  & (\id_stage|reg_file|reg_file[30][27]~q )) # (!\id_stage|reg_file|Read_data1~577_combout  & ((\id_stage|reg_file|reg_file[26][27]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~577_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][27]~q ),
	.datac(\id_stage|reg_file|reg_file[26][27]~q ),
	.datad(\id_stage|reg_file|Read_data1~577_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~578_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~578 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~581 (
// Equation(s):
// \id_stage|reg_file|Read_data1~581_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~578_combout ))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|Read_data1~580_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~580_combout ),
	.datab(\id_stage|reg_file|Read_data1~578_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [0]),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~581_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~581 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|Read_data1~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~584 (
// Equation(s):
// \id_stage|reg_file|Read_data1~584_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~581_combout  & (\id_stage|reg_file|Read_data1~583_combout )) # (!\id_stage|reg_file|Read_data1~581_combout  & 
// ((\id_stage|reg_file|Read_data1~576_combout ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~581_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~583_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~576_combout ),
	.datad(\id_stage|reg_file|Read_data1~581_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~584_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~584 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~585 (
// Equation(s):
// \id_stage|reg_file|Read_data1~585_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][27]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][27]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[4][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][27]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~585_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~585 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~586 (
// Equation(s):
// \id_stage|reg_file|Read_data1~586_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~585_combout  & (\id_stage|reg_file|reg_file[7][27]~q )) # (!\id_stage|reg_file|Read_data1~585_combout  & ((\id_stage|reg_file|reg_file[5][27]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~585_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][27]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][27]~q ),
	.datad(\id_stage|reg_file|Read_data1~585_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~586_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~586 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~587 (
// Equation(s):
// \id_stage|reg_file|Read_data1~587_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout ) # ((\id_stage|reg_file|Read_data1~586_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|reg_file[1][27]~q )))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][27]~q ),
	.datad(\id_stage|reg_file|Read_data1~586_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~587_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~587 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~588 (
// Equation(s):
// \id_stage|reg_file|Read_data1~588_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~587_combout  & (\id_stage|reg_file|reg_file[3][27]~q )) # (!\id_stage|reg_file|Read_data1~587_combout  & 
// ((\id_stage|reg_file|reg_file[2][27]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~587_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][27]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][27]~q ),
	.datad(\id_stage|reg_file|Read_data1~587_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~588_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~588 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~589 (
// Equation(s):
// \id_stage|reg_file|Read_data1~589_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~584_combout ) # ((\id_stage|reg_file|Read_data1[0]~13_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (((!\id_stage|reg_file|Read_data1[0]~13_combout  & \id_stage|reg_file|Read_data1~588_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~584_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datad(\id_stage|reg_file|Read_data1~588_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~589_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~589 .lut_mask = 16'hADA8;
defparam \id_stage|reg_file|Read_data1~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~592 (
// Equation(s):
// \id_stage|reg_file|Read_data1~592_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~589_combout  & (\id_stage|reg_file|Read_data1~591_combout )) # (!\id_stage|reg_file|Read_data1~589_combout  & 
// ((\id_stage|reg_file|Read_data1~574_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~589_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~591_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~574_combout ),
	.datad(\id_stage|reg_file|Read_data1~589_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~592_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~592 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~593 (
// Equation(s):
// \id_stage|reg_file|Read_data1~593_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|Write_Data_RegFile[27]~27_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~592_combout ) # ((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[27]~27_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.datad(\id_stage|reg_file|Read_data1~592_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~593_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~593 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N23
dffeas \id_stage|reg_file|Read_data1[27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[27] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N2
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~27 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~27_combout  = (\id_stage|reg_file|Read_data1 [27] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [27]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~27 .lut_mask = 16'h2022;
defparam \id_ex_buffer1|EX1_rs1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N3
dffeas \id_ex_buffer1|EX1_rs1[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[27] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[27]~106 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[27]~106_combout  = (\ex_mem_buffer|MEM_ALU_OUT [27] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[27]~27_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [27] & 
// (((\wb_stage|Write_Data_RegFile[27]~27_combout  & \FA|alu_selA[0]~8_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [27]),
	.datab(\FA|alu_selA[1]~9_combout ),
	.datac(\wb_stage|Write_Data_RegFile[27]~27_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[27]~106 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[27]~107 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[27]~107_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[27]~106_combout ) # ((\id_ex_buffer1|EX1_rs1 [27] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [27]),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[27]~106_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[27]~107 .lut_mask = 16'h3320;
defparam \forwarding_stage|alu_oper1|out[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N0
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~34 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~34_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[27]~107_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~91_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\idhaz~3_combout ),
	.datac(\ex_stage|Add0~91_combout ),
	.datad(\forwarding_stage|alu_oper1|out[27]~107_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~34 .lut_mask = 16'h5540;
defparam \id_ex_buffer2|EX2_ALU_OPER1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N1
dffeas \id_ex_buffer2|EX2_ALU_OPER1[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[27] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Add0~87 (
// Equation(s):
// \ex_stage|alu|Add0~87_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [28] & ((\ex_stage|alu|Add0~86_combout  & (\ex_stage|alu|Add0~85  & VCC)) # (!\ex_stage|alu|Add0~86_combout  & (!\ex_stage|alu|Add0~85 )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [28] & 
// ((\ex_stage|alu|Add0~86_combout  & (!\ex_stage|alu|Add0~85 )) # (!\ex_stage|alu|Add0~86_combout  & ((\ex_stage|alu|Add0~85 ) # (GND)))))
// \ex_stage|alu|Add0~88  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [28] & (!\ex_stage|alu|Add0~86_combout  & !\ex_stage|alu|Add0~85 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [28] & ((!\ex_stage|alu|Add0~85 ) # (!\ex_stage|alu|Add0~86_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datab(\ex_stage|alu|Add0~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~85 ),
	.combout(\ex_stage|alu|Add0~87_combout ),
	.cout(\ex_stage|alu|Add0~88 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~87 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|Add0~90 (
// Equation(s):
// \ex_stage|alu|Add0~90_combout  = ((\id_ex_buffer2|EX2_ALU_OPER1 [29] $ (\ex_stage|alu|Add0~89_combout  $ (!\ex_stage|alu|Add0~88 )))) # (GND)
// \ex_stage|alu|Add0~91  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [29] & ((\ex_stage|alu|Add0~89_combout ) # (!\ex_stage|alu|Add0~88 ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [29] & (\ex_stage|alu|Add0~89_combout  & !\ex_stage|alu|Add0~88 )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datab(\ex_stage|alu|Add0~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~88 ),
	.combout(\ex_stage|alu|Add0~90_combout ),
	.cout(\ex_stage|alu|Add0~91 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~90 .lut_mask = 16'h698E;
defparam \ex_stage|alu|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N12
cycloneive_lcell_comb \ex_stage|alu|Mux31~1 (
// Equation(s):
// \ex_stage|alu|Mux31~1_combout  = ((!\id_ex_buffer2|EX2_ALU_OPER2 [4] & (!\ex_stage|alu|ShiftLeft0~11_combout  & \ex_stage|alu_oper|ALU_OP [0]))) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~1 .lut_mask = 16'h1F0F;
defparam \ex_stage|alu|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N2
cycloneive_lcell_comb \ex_stage|alu|Mux31~2 (
// Equation(s):
// \ex_stage|alu|Mux31~2_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [4])))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~2 .lut_mask = 16'hF0A0;
defparam \ex_stage|alu|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N30
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor29 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor29~combout  = \id_ex_buffer2|EX2_ALU_OPER1 [29] $ (\id_ex_buffer2|EX2_ALU_OPER2 [29])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [29]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor29~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor29 .lut_mask = 16'h33CC;
defparam \ex_stage|BDU|cmp1|xor29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~107 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~107_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftRight0~49_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftRight0~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~107 .lut_mask = 16'h1010;
defparam \ex_stage|alu|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N30
cycloneive_lcell_comb \ex_stage|alu|Mux31~7 (
// Equation(s):
// \ex_stage|alu|Mux31~7_combout  = (\ex_stage|alu|Mux31~1_combout  & ((\ex_stage|alu|Mux31~2_combout  & ((\ex_stage|alu|ShiftRight0~107_combout ))) # (!\ex_stage|alu|Mux31~2_combout  & (\ex_stage|BDU|cmp1|xor29~combout )))) # (!\ex_stage|alu|Mux31~1_combout 
//  & (!\ex_stage|alu|Mux31~2_combout ))

	.dataa(\ex_stage|alu|Mux31~1_combout ),
	.datab(\ex_stage|alu|Mux31~2_combout ),
	.datac(\ex_stage|BDU|cmp1|xor29~combout ),
	.datad(\ex_stage|alu|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~7 .lut_mask = 16'hB931;
defparam \ex_stage|alu|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~56 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~56_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~40_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~55_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~55_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~56 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~99 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~99_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftLeft0~27_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~56_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~56_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftLeft0~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~99 .lut_mask = 16'hE2E2;
defparam \ex_stage|alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N22
cycloneive_lcell_comb \ex_stage|alu|Mux31~0 (
// Equation(s):
// \ex_stage|alu|Mux31~0_combout  = (\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~0 .lut_mask = 16'hFF0F;
defparam \ex_stage|alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~80 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~80_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~67_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~79_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~67_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~80 .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N28
cycloneive_lcell_comb \ex_stage|alu|Mux4~0 (
// Equation(s):
// \ex_stage|alu|Mux4~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & !\id_ex_buffer2|EX2_ALU_OPER2 [2]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~0 .lut_mask = 16'hAAEE;
defparam \ex_stage|alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~100 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~100_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [28])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [29])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~100 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N18
cycloneive_lcell_comb \ex_stage|alu|Mux31~5 (
// Equation(s):
// \ex_stage|alu|Mux31~5_combout  = (\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux4~1_combout )))) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux4~1_combout  & ((\ex_stage|alu|ShiftLeft0~90_combout ))) # (!\ex_stage|alu|Mux4~1_combout  & 
// (\ex_stage|alu|ShiftLeft0~100_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~100_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|Mux4~1_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~5 .lut_mask = 16'hF2C2;
defparam \ex_stage|alu|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N4
cycloneive_lcell_comb \ex_stage|alu|Mux31~6 (
// Equation(s):
// \ex_stage|alu|Mux31~6_combout  = (\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux31~5_combout  & (\ex_stage|alu|ShiftLeft0~80_combout )) # (!\ex_stage|alu|Mux31~5_combout  & ((\ex_stage|alu|ShiftLeft0~95_combout ))))) # (!\ex_stage|alu|Mux4~0_combout  
// & (((\ex_stage|alu|Mux31~5_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~80_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~95_combout ),
	.datad(\ex_stage|alu|Mux31~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~6 .lut_mask = 16'hBBC0;
defparam \ex_stage|alu|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N4
cycloneive_lcell_comb \ex_stage|alu|Mux31~8 (
// Equation(s):
// \ex_stage|alu|Mux31~8_combout  = (\ex_stage|alu|Mux31~7_combout  & (((\ex_stage|alu|Mux31~0_combout ) # (\ex_stage|alu|Mux31~6_combout )))) # (!\ex_stage|alu|Mux31~7_combout  & (\ex_stage|alu|ShiftLeft0~99_combout  & (!\ex_stage|alu|Mux31~0_combout )))

	.dataa(\ex_stage|alu|Mux31~7_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~99_combout ),
	.datac(\ex_stage|alu|Mux31~0_combout ),
	.datad(\ex_stage|alu|Mux31~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~8 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N14
cycloneive_lcell_comb \ex_stage|alu|Mux31~9 (
// Equation(s):
// \ex_stage|alu|Mux31~9_combout  = (\ex_stage|alu|Mux31~3_combout  & ((\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Mux31~8_combout ))) # (!\ex_stage|alu|Mux4~10_combout  & (\ex_stage|alu|Add0~90_combout )))) # (!\ex_stage|alu|Mux31~3_combout  & 
// (!\ex_stage|alu|Mux4~10_combout ))

	.dataa(\ex_stage|alu|Mux31~3_combout ),
	.datab(\ex_stage|alu|Mux4~10_combout ),
	.datac(\ex_stage|alu|Add0~90_combout ),
	.datad(\ex_stage|alu|Mux31~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~9 .lut_mask = 16'hB931;
defparam \ex_stage|alu|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N14
cycloneive_lcell_comb \ex_stage|alu|Mux31~10 (
// Equation(s):
// \ex_stage|alu|Mux31~10_combout  = (\ex_stage|alu|Mux4~12_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [29] & ((\id_ex_buffer2|EX2_ALU_OPER2 [29]) # (!\ex_stage|alu|Mux31~9_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [29] & (!\ex_stage|alu|Mux31~9_combout  & 
// \id_ex_buffer2|EX2_ALU_OPER2 [29])))) # (!\ex_stage|alu|Mux4~12_combout  & (((\ex_stage|alu|Mux31~9_combout ))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datac(\ex_stage|alu|Mux31~9_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~10 .lut_mask = 16'hDA58;
defparam \ex_stage|alu|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N22
cycloneive_lcell_comb \ex_stage|alu|Mux31~11 (
// Equation(s):
// \ex_stage|alu|Mux31~11_combout  = (\ex_stage|alu|Mux31~4_combout  & ((\ex_stage|alu|Mux4~14_combout ) # ((\ex_stage|alu|Mux31~10_combout  & \ex_stage|alu|Mux4~16_combout )))) # (!\ex_stage|alu|Mux31~4_combout  & (((\ex_stage|alu|Mux31~10_combout  & 
// \ex_stage|alu|Mux4~16_combout ))))

	.dataa(\ex_stage|alu|Mux31~4_combout ),
	.datab(\ex_stage|alu|Mux4~14_combout ),
	.datac(\ex_stage|alu|Mux31~10_combout ),
	.datad(\ex_stage|alu|Mux4~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux31~11 .lut_mask = 16'hF888;
defparam \ex_stage|alu|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N10
cycloneive_lcell_comb \ex_stage|alu|res[29] (
// Equation(s):
// \ex_stage|alu|res [29] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux31~11_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [29])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux31~11_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [29]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[29] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N18
cycloneive_lcell_comb \if_id_buffer|ID_PC~30 (
// Equation(s):
// \if_id_buffer|ID_PC~30_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [29]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~30 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N19
dffeas \if_id_buffer|ID_PC[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[29] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~29 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~29_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [29] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [29]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~29 .lut_mask = 16'h4044;
defparam \id_ex_buffer1|EX1_PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N23
dffeas \id_ex_buffer1|EX1_PC[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[29] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~29 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~29_combout  = (\id_ex_buffer1|EX1_PC [29] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_PC [29]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~29 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N21
dffeas \id_ex_buffer2|EX2_PC[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[29] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N24
cycloneive_lcell_comb \ex_stage|Add0~59 (
// Equation(s):
// \ex_stage|Add0~59_combout  = (\id_ex_buffer2|EX2_PC [28] & (\ex_stage|Add0~58  $ (GND))) # (!\id_ex_buffer2|EX2_PC [28] & (!\ex_stage|Add0~58  & VCC))
// \ex_stage|Add0~60  = CARRY((\id_ex_buffer2|EX2_PC [28] & !\ex_stage|Add0~58 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~58 ),
	.combout(\ex_stage|Add0~59_combout ),
	.cout(\ex_stage|Add0~60 ));
// synopsys translate_off
defparam \ex_stage|Add0~59 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N26
cycloneive_lcell_comb \ex_stage|Add0~61 (
// Equation(s):
// \ex_stage|Add0~61_combout  = (\id_ex_buffer2|EX2_PC [29] & (!\ex_stage|Add0~60 )) # (!\id_ex_buffer2|EX2_PC [29] & ((\ex_stage|Add0~60 ) # (GND)))
// \ex_stage|Add0~62  = CARRY((!\ex_stage|Add0~60 ) # (!\id_ex_buffer2|EX2_PC [29]))

	.dataa(\id_ex_buffer2|EX2_PC [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~60 ),
	.combout(\ex_stage|Add0~61_combout ),
	.cout(\ex_stage|Add0~62 ));
// synopsys translate_off
defparam \ex_stage|Add0~61 .lut_mask = 16'h5A5F;
defparam \ex_stage|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N22
cycloneive_lcell_comb \ex_stage|Add0~93 (
// Equation(s):
// \ex_stage|Add0~93_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~61_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [29]))

	.dataa(\ex_stage|alu|res [29]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|Add0~61_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~93 .lut_mask = 16'hFA0A;
defparam \ex_stage|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~615 (
// Equation(s):
// \id_stage|reg_file|Read_data1~615_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[9][29]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[8][29]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[8][29]~q ),
	.datac(\id_stage|reg_file|reg_file[9][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~615_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~615 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~616 (
// Equation(s):
// \id_stage|reg_file|Read_data1~616_combout  = (\id_stage|reg_file|Read_data1~615_combout  & (((\id_stage|reg_file|reg_file[11][29]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~615_combout  & 
// (\id_stage|reg_file|reg_file[10][29]~q  & ((\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data1~615_combout ),
	.datab(\id_stage|reg_file|reg_file[10][29]~q ),
	.datac(\id_stage|reg_file|reg_file[11][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~616_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~616 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data1~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~632 (
// Equation(s):
// \id_stage|reg_file|Read_data1~632_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|reg_file[14][29]~q )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[12][29]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[14][29]~q ),
	.datad(\id_stage|reg_file|reg_file[12][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~632_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~632 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~633 (
// Equation(s):
// \id_stage|reg_file|Read_data1~633_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~632_combout  & (\id_stage|reg_file|reg_file[15][29]~q )) # (!\id_stage|reg_file|Read_data1~632_combout  & ((\id_stage|reg_file|reg_file[13][29]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~632_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[15][29]~q ),
	.datac(\id_stage|reg_file|reg_file[13][29]~q ),
	.datad(\id_stage|reg_file|Read_data1~632_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~633_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~633 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~627 (
// Equation(s):
// \id_stage|reg_file|Read_data1~627_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[6][29]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[4][29]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[4][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~627_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~627 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~628 (
// Equation(s):
// \id_stage|reg_file|Read_data1~628_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~627_combout  & (\id_stage|reg_file|reg_file[7][29]~q )) # (!\id_stage|reg_file|Read_data1~627_combout  & ((\id_stage|reg_file|reg_file[5][29]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~627_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[5][29]~q ),
	.datad(\id_stage|reg_file|Read_data1~627_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~628_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~628 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~629 (
// Equation(s):
// \id_stage|reg_file|Read_data1~629_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout ) # ((\id_stage|reg_file|Read_data1~628_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][29]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|Read_data1~628_combout ),
	.datad(\id_stage|reg_file|reg_file[1][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~629_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~629 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~630 (
// Equation(s):
// \id_stage|reg_file|Read_data1~630_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~629_combout  & (\id_stage|reg_file|reg_file[3][29]~q )) # (!\id_stage|reg_file|Read_data1~629_combout  & 
// ((\id_stage|reg_file|reg_file[2][29]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~629_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][29]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][29]~q ),
	.datad(\id_stage|reg_file|Read_data1~629_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~630_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~630 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~624 (
// Equation(s):
// \id_stage|reg_file|Read_data1~624_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][29]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][29]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~624_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~624 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~625 (
// Equation(s):
// \id_stage|reg_file|Read_data1~625_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~624_combout  & (\id_stage|reg_file|reg_file[31][29]~q )) # (!\id_stage|reg_file|Read_data1~624_combout  & ((\id_stage|reg_file|reg_file[27][29]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~624_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][29]~q ),
	.datad(\id_stage|reg_file|Read_data1~624_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~625_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~625 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~617 (
// Equation(s):
// \id_stage|reg_file|Read_data1~617_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2]) # ((\id_stage|reg_file|reg_file[25][29]~q )))) # (!\if_id_buffer|ID_rs1_ind [3] & (!\if_id_buffer|ID_rs1_ind [2] & 
// ((\id_stage|reg_file|reg_file[17][29]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][29]~q ),
	.datad(\id_stage|reg_file|reg_file[17][29]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~617_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~617 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~618 (
// Equation(s):
// \id_stage|reg_file|Read_data1~618_combout  = (\id_stage|reg_file|Read_data1~617_combout  & ((\id_stage|reg_file|reg_file[29][29]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~617_combout  & 
// (((\id_stage|reg_file|reg_file[21][29]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data1~617_combout ),
	.datab(\id_stage|reg_file|reg_file[29][29]~q ),
	.datac(\id_stage|reg_file|reg_file[21][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~618_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~618 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~621 (
// Equation(s):
// \id_stage|reg_file|Read_data1~621_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][29]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][29]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[16][29]~q ),
	.datac(\id_stage|reg_file|reg_file[24][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~621_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~621 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~622 (
// Equation(s):
// \id_stage|reg_file|Read_data1~622_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~621_combout  & (\id_stage|reg_file|reg_file[28][29]~q )) # (!\id_stage|reg_file|Read_data1~621_combout  & ((\id_stage|reg_file|reg_file[20][29]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~621_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][29]~q ),
	.datad(\id_stage|reg_file|Read_data1~621_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~622_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~622 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~619 (
// Equation(s):
// \id_stage|reg_file|Read_data1~619_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][29]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][29]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][29]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][29]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~619_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~619 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~620 (
// Equation(s):
// \id_stage|reg_file|Read_data1~620_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~619_combout  & (\id_stage|reg_file|reg_file[30][29]~q )) # (!\id_stage|reg_file|Read_data1~619_combout  & ((\id_stage|reg_file|reg_file[26][29]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~619_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][29]~q ),
	.datac(\id_stage|reg_file|reg_file[26][29]~q ),
	.datad(\id_stage|reg_file|Read_data1~619_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~620_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~620 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~623 (
// Equation(s):
// \id_stage|reg_file|Read_data1~623_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~620_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|Read_data1~622_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~622_combout ),
	.datad(\id_stage|reg_file|Read_data1~620_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~623_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~623 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~626 (
// Equation(s):
// \id_stage|reg_file|Read_data1~626_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~623_combout  & (\id_stage|reg_file|Read_data1~625_combout )) # (!\id_stage|reg_file|Read_data1~623_combout  & 
// ((\id_stage|reg_file|Read_data1~618_combout ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~623_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~625_combout ),
	.datac(\id_stage|reg_file|Read_data1~618_combout ),
	.datad(\id_stage|reg_file|Read_data1~623_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~626_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~626 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~631 (
// Equation(s):
// \id_stage|reg_file|Read_data1~631_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout ) # ((\id_stage|reg_file|Read_data1~626_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~13_combout  & (\id_stage|reg_file|Read_data1~630_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~630_combout ),
	.datad(\id_stage|reg_file|Read_data1~626_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~631_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~631 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~634 (
// Equation(s):
// \id_stage|reg_file|Read_data1~634_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~631_combout  & ((\id_stage|reg_file|Read_data1~633_combout ))) # (!\id_stage|reg_file|Read_data1~631_combout  & 
// (\id_stage|reg_file|Read_data1~616_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~631_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~616_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~633_combout ),
	.datad(\id_stage|reg_file|Read_data1~631_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~634_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~634 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~635 (
// Equation(s):
// \id_stage|reg_file|Read_data1~635_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\wb_stage|Write_Data_RegFile[29]~29_combout  & (\id_stage|reg_file|always1~2_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~634_combout ) # ((\wb_stage|Write_Data_RegFile[29]~29_combout  & \id_stage|reg_file|always1~2_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.datac(\id_stage|reg_file|always1~2_combout ),
	.datad(\id_stage|reg_file|Read_data1~634_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~635_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~635 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y20_N23
dffeas \id_stage|reg_file|Read_data1[29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[29] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~29 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~29_combout  = (\id_stage|reg_file|Read_data1 [29] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [29]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~29 .lut_mask = 16'h2202;
defparam \id_ex_buffer1|EX1_rs1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N25
dffeas \id_ex_buffer1|EX1_rs1[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[29] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[29]~114 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[29]~114_combout  = (\ex_mem_buffer|MEM_ALU_OUT [29] & ((\FA|alu_selA[1]~9_combout ) # ((\FA|alu_selA[0]~8_combout  & \wb_stage|Write_Data_RegFile[29]~29_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [29] & 
// (\FA|alu_selA[0]~8_combout  & ((\wb_stage|Write_Data_RegFile[29]~29_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [29]),
	.datab(\FA|alu_selA[0]~8_combout ),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\wb_stage|Write_Data_RegFile[29]~29_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[29]~114_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[29]~114 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[29]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[29]~115 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[29]~115_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[29]~114_combout ) # ((\id_ex_buffer1|EX1_rs1 [29] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [29]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[29]~114_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[29]~115_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[29]~115 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[29]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N0
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~36 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~36_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[29]~115_combout ) # ((\ex_stage|Add0~93_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Add0~93_combout ),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[29]~115_combout ),
	.datad(\ex_stage|Wrong_prediction~1_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~36 .lut_mask = 16'h00F8;
defparam \id_ex_buffer2|EX2_ALU_OPER1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y11_N1
dffeas \id_ex_buffer2|EX2_ALU_OPER1[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[29] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~48 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~48_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [31])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [29])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~48 .lut_mask = 16'h0A0C;
defparam \ex_stage|alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~49 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~49_combout  = (\ex_stage|alu|ShiftRight0~48_combout ) # ((!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [30] & \id_ex_buffer2|EX2_ALU_OPER2 [0])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~49 .lut_mask = 16'hFF40;
defparam \ex_stage|alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~93 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~93_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~51_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~54_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~51_combout ),
	.datab(\ex_stage|alu|ShiftRight0~54_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~93 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~94 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~94_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftRight0~49_combout  & (!\id_ex_buffer2|EX2_ALU_OPER2 [2]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftRight0~93_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~49_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~94 .lut_mask = 16'h2F20;
defparam \ex_stage|alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N12
cycloneive_lcell_comb \ex_stage|alu|Mux23~3 (
// Equation(s):
// \ex_stage|alu|Mux23~3_combout  = (\ex_stage|alu|Mux18~5_combout  & (((\ex_stage|alu|Mux18~4_combout  & \ex_stage|alu|ShiftRight0~94_combout )))) # (!\ex_stage|alu|Mux18~5_combout  & ((\ex_stage|alu|Mux23~2_combout ) # ((!\ex_stage|alu|Mux18~4_combout ))))

	.dataa(\ex_stage|alu|Mux23~2_combout ),
	.datab(\ex_stage|alu|Mux18~5_combout ),
	.datac(\ex_stage|alu|Mux18~4_combout ),
	.datad(\ex_stage|alu|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~3 .lut_mask = 16'hE323;
defparam \ex_stage|alu|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N14
cycloneive_lcell_comb \ex_stage|alu|Mux23~4 (
// Equation(s):
// \ex_stage|alu|Mux23~4_combout  = (\ex_stage|alu|Mux23~3_combout  & (((\ex_stage|alu|Mux18~3_combout ) # (\ex_stage|alu|ShiftLeft0~80_combout )))) # (!\ex_stage|alu|Mux23~3_combout  & (\ex_stage|alu|ShiftLeft0~56_combout  & (!\ex_stage|alu|Mux18~3_combout 
// )))

	.dataa(\ex_stage|alu|Mux23~3_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~56_combout ),
	.datac(\ex_stage|alu|Mux18~3_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~4 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N10
cycloneive_lcell_comb \ex_stage|alu|Mux23~1 (
// Equation(s):
// \ex_stage|alu|Mux23~1_combout  = (\ex_stage|alu|Mux10~7_combout  & (((!\id_ex_buffer2|EX2_ALU_OPER1 [21] & !\id_ex_buffer2|EX2_ALU_OPER2 [21])) # (!\ex_stage|alu|Mux4~19_combout ))) # (!\ex_stage|alu|Mux10~7_combout  & (\ex_stage|alu|Mux4~19_combout  & 
// (\id_ex_buffer2|EX2_ALU_OPER1 [21] $ (\id_ex_buffer2|EX2_ALU_OPER2 [21]))))

	.dataa(\ex_stage|alu|Mux10~7_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [21]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~1 .lut_mask = 16'h1A6A;
defparam \ex_stage|alu|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N24
cycloneive_lcell_comb \ex_stage|alu|Mux23~5 (
// Equation(s):
// \ex_stage|alu|Mux23~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux23~1_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux23~1_combout  & (\ex_stage|alu|Mux23~4_combout )) # (!\ex_stage|alu|Mux23~1_combout  & 
// ((\ex_stage|alu|Add0~66_combout )))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Mux23~4_combout ),
	.datac(\ex_stage|alu|Mux23~1_combout ),
	.datad(\ex_stage|alu|Add0~66_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~5 .lut_mask = 16'hE5E0;
defparam \ex_stage|alu|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N0
cycloneive_lcell_comb \ex_stage|alu|Mux23~0 (
// Equation(s):
// \ex_stage|alu|Mux23~0_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [21]) # (\id_ex_buffer2|EX2_ALU_OPER2 [21]))) # (!\ex_stage|alu_oper|ALU_OP [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [21] & \id_ex_buffer2|EX2_ALU_OPER2 [21]))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [21]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~0 .lut_mask = 16'hEE88;
defparam \ex_stage|alu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N24
cycloneive_lcell_comb \ex_stage|alu|Mux23~6 (
// Equation(s):
// \ex_stage|alu|Mux23~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux23~0_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux23~5_combout ))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Mux23~5_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux23~6 .lut_mask = 16'h0E04;
defparam \ex_stage|alu|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N26
cycloneive_lcell_comb \ex_stage|alu|res[21] (
// Equation(s):
// \ex_stage|alu|res [21] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux23~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [21])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux23~6_combout ),
	.datac(\ex_stage|alu|res [21]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [21]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[21] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|res[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N10
cycloneive_lcell_comb \ex_stage|Add0~45 (
// Equation(s):
// \ex_stage|Add0~45_combout  = (\id_ex_buffer2|EX2_PC [21] & (!\ex_stage|Add0~44 )) # (!\id_ex_buffer2|EX2_PC [21] & ((\ex_stage|Add0~44 ) # (GND)))
// \ex_stage|Add0~46  = CARRY((!\ex_stage|Add0~44 ) # (!\id_ex_buffer2|EX2_PC [21]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~44 ),
	.combout(\ex_stage|Add0~45_combout ),
	.cout(\ex_stage|Add0~46 ));
// synopsys translate_off
defparam \ex_stage|Add0~45 .lut_mask = 16'h3C3F;
defparam \ex_stage|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N20
cycloneive_lcell_comb \ex_stage|Add0~85 (
// Equation(s):
// \ex_stage|Add0~85_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~45_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [21]))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [21]),
	.datad(\ex_stage|Add0~45_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~85 .lut_mask = 16'hFA50;
defparam \ex_stage|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y12_N4
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[21]~67 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[21]~67_combout  = (\ex_stage|Add0~85_combout  & ((\idhaz2~3_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [21] & \forwarding_stage|store_rs2_mux|out~100_combout )))) # (!\ex_stage|Add0~85_combout  & 
// (((\ex_mem_buffer|MEM_ALU_OUT [21] & \forwarding_stage|store_rs2_mux|out~100_combout ))))

	.dataa(\ex_stage|Add0~85_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[21]~67 .lut_mask = 16'hF888;
defparam \forwarding_stage|store_rs2_mux|out[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y13_N4
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[21]~69 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[21]~69_combout  = (\forwarding_stage|store_rs2_mux|out[21]~67_combout ) # ((\forwarding_stage|store_rs2_mux|out[21]~68_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|store_rs2_mux|out[21]~68_combout ),
	.datac(\forwarding_stage|alu_oper2|out~0_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[21]~67_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[21]~69_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[21]~69 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|store_rs2_mux|out[21]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y13_N5
dffeas \id_ex_buffer2|EX2_rs2_out[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[21]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[21] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N0
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[21]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[21]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [21]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[21]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N1
dffeas \ex_mem_buffer|MEM_rs2[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[21] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [21],\ex_mem_buffer|MEM_rs2 [20]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X56_Y8_N3
dffeas \mem_wb_buffer|WB_ALU_OUT[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[20] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N28
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[20]~20 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[20]~20_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [20])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [20])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [20]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_ALU_OUT [20]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[20]~20 .lut_mask = 16'hBB88;
defparam \wb_stage|Write_Data_RegFile[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~443 (
// Equation(s):
// \id_stage|reg_file|Read_data2~443_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][20]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][20]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][20]~q ),
	.datac(\id_stage|reg_file|reg_file[12][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~443_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~443 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~444 (
// Equation(s):
// \id_stage|reg_file|Read_data2~444_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~443_combout  & (\id_stage|reg_file|reg_file[15][20]~q )) # (!\id_stage|reg_file|Read_data2~443_combout  & ((\id_stage|reg_file|reg_file[14][20]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~443_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][20]~q ),
	.datac(\id_stage|reg_file|reg_file[14][20]~q ),
	.datad(\id_stage|reg_file|Read_data2~443_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~444_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~444 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~440 (
// Equation(s):
// \id_stage|reg_file|Read_data2~440_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|reg_file[2][20]~q ) # (\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (\id_stage|reg_file|reg_file[1][20]~q  & ((!\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[1][20]~q ),
	.datac(\id_stage|reg_file|reg_file[2][20]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~440_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~440 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data2~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~438 (
// Equation(s):
// \id_stage|reg_file|Read_data2~438_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[5][20]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[4][20]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][20]~q ),
	.datac(\id_stage|reg_file|reg_file[4][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~438_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~438 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~439 (
// Equation(s):
// \id_stage|reg_file|Read_data2~439_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~438_combout  & ((\id_stage|reg_file|reg_file[7][20]~q ))) # (!\id_stage|reg_file|Read_data2~438_combout  & (\id_stage|reg_file|reg_file[6][20]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~438_combout ))))

	.dataa(\id_stage|reg_file|reg_file[6][20]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[7][20]~q ),
	.datad(\id_stage|reg_file|Read_data2~438_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~439_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~439 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~441 (
// Equation(s):
// \id_stage|reg_file|Read_data2~441_combout  = (\id_stage|reg_file|Read_data2~440_combout  & (((\id_stage|reg_file|reg_file[3][20]~q ) # (!\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2~440_combout  & 
// (\id_stage|reg_file|Read_data2~439_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~440_combout ),
	.datab(\id_stage|reg_file|Read_data2~439_combout ),
	.datac(\id_stage|reg_file|reg_file[3][20]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~441_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~441 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~436 (
// Equation(s):
// \id_stage|reg_file|Read_data2~436_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][20]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][20]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][20]~q ),
	.datac(\id_stage|reg_file|reg_file[8][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~436_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~436 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~437 (
// Equation(s):
// \id_stage|reg_file|Read_data2~437_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~436_combout  & ((\id_stage|reg_file|reg_file[11][20]~q ))) # (!\id_stage|reg_file|Read_data2~436_combout  & (\id_stage|reg_file|reg_file[9][20]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~436_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][20]~q ),
	.datac(\id_stage|reg_file|reg_file[11][20]~q ),
	.datad(\id_stage|reg_file|Read_data2~436_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~437_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~437 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~442 (
// Equation(s):
// \id_stage|reg_file|Read_data2~442_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// ((\id_stage|reg_file|Read_data2~437_combout ))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2~441_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~441_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~437_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~442_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~442 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data2~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~433 (
// Equation(s):
// \id_stage|reg_file|Read_data2~433_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][20]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][20]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[23][20]~q ),
	.datac(\id_stage|reg_file|reg_file[19][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~433_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~433 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~434 (
// Equation(s):
// \id_stage|reg_file|Read_data2~434_combout  = (\id_stage|reg_file|Read_data2~433_combout  & (((\id_stage|reg_file|reg_file[31][20]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~433_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][20]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~433_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][20]~q ),
	.datad(\id_stage|reg_file|reg_file[27][20]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~434_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~434 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~426 (
// Equation(s):
// \id_stage|reg_file|Read_data2~426_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][20]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][20]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][20]~q ),
	.datac(\id_stage|reg_file|reg_file[18][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~426_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~426 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~427 (
// Equation(s):
// \id_stage|reg_file|Read_data2~427_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~426_combout  & (\id_stage|reg_file|reg_file[30][20]~q )) # (!\id_stage|reg_file|Read_data2~426_combout  & ((\id_stage|reg_file|reg_file[26][20]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~426_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][20]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][20]~q ),
	.datad(\id_stage|reg_file|Read_data2~426_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~427_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~427 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~430 (
// Equation(s):
// \id_stage|reg_file|Read_data2~430_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][20]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][20]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][20]~q ),
	.datac(\id_stage|reg_file|reg_file[16][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~430_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~430 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~431 (
// Equation(s):
// \id_stage|reg_file|Read_data2~431_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~430_combout  & (\id_stage|reg_file|reg_file[28][20]~q )) # (!\id_stage|reg_file|Read_data2~430_combout  & ((\id_stage|reg_file|reg_file[20][20]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~430_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][20]~q ),
	.datab(\id_stage|reg_file|reg_file[20][20]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\id_stage|reg_file|Read_data2~430_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~431_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~431 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data2~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~428 (
// Equation(s):
// \id_stage|reg_file|Read_data2~428_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][20]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][20]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][20]~q ),
	.datac(\id_stage|reg_file|reg_file[17][20]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~428_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~428 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~429 (
// Equation(s):
// \id_stage|reg_file|Read_data2~429_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~428_combout  & ((\id_stage|reg_file|reg_file[29][20]~q ))) # (!\id_stage|reg_file|Read_data2~428_combout  & (\id_stage|reg_file|reg_file[21][20]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~428_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][20]~q ),
	.datac(\id_stage|reg_file|reg_file[29][20]~q ),
	.datad(\id_stage|reg_file|Read_data2~428_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~429_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~429 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~432 (
// Equation(s):
// \id_stage|reg_file|Read_data2~432_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~429_combout ) # (\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~431_combout  & 
// ((!\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data2~431_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~429_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~432_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~432 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data2~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~435 (
// Equation(s):
// \id_stage|reg_file|Read_data2~435_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~432_combout  & (\id_stage|reg_file|Read_data2~434_combout )) # (!\id_stage|reg_file|Read_data2~432_combout  & 
// ((\id_stage|reg_file|Read_data2~427_combout ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~432_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~434_combout ),
	.datac(\id_stage|reg_file|Read_data2~427_combout ),
	.datad(\id_stage|reg_file|Read_data2~432_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~435_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~435 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~445 (
// Equation(s):
// \id_stage|reg_file|Read_data2~445_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~442_combout  & (\id_stage|reg_file|Read_data2~444_combout )) # (!\id_stage|reg_file|Read_data2~442_combout  & 
// ((\id_stage|reg_file|Read_data2~435_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~442_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~444_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~442_combout ),
	.datad(\id_stage|reg_file|Read_data2~435_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~445_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~445 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data2~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~446 (
// Equation(s):
// \id_stage|reg_file|Read_data2~446_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[20]~20_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~445_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~445_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~445_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~446_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~446 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y15_N9
dffeas \id_stage|reg_file|Read_data2[20] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[20] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~20 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~20_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [20] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\id_stage|reg_file|Read_data2 [20]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~20 .lut_mask = 16'h0D00;
defparam \id_ex_buffer1|EX1_rs2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N25
dffeas \id_ex_buffer1|EX1_rs2[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[20] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N4
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[20]~65 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[20]~65_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[20]~20_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [20]) # ((\wb_stage|Write_Data_RegFile[20]~20_combout  & 
// \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs2 [20]),
	.datab(\wb_stage|Write_Data_RegFile[20]~20_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\FB|alu_selB~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[20]~65_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[20]~65 .lut_mask = 16'hCCEA;
defparam \forwarding_stage|store_rs2_mux|out[20]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N30
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[20]~64 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[20]~64_combout  = (\idhaz2~3_combout  & ((\ex_stage|Add0~84_combout ) # ((\forwarding_stage|store_rs2_mux|out~100_combout  & \ex_mem_buffer|MEM_ALU_OUT [20])))) # (!\idhaz2~3_combout  & 
// (\forwarding_stage|store_rs2_mux|out~100_combout  & (\ex_mem_buffer|MEM_ALU_OUT [20])))

	.dataa(\idhaz2~3_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [20]),
	.datad(\ex_stage|Add0~84_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[20]~64_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[20]~64 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|store_rs2_mux|out[20]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N6
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[20]~66 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[20]~66_combout  = (\forwarding_stage|store_rs2_mux|out[20]~64_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[20]~65_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|alu_oper2|out~0_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[20]~65_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[20]~64_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[20]~66 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|store_rs2_mux|out[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N7
dffeas \id_ex_buffer2|EX2_rs2_out[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[20]~66_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[20] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N22
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[20]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[20]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [20]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[20]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N23
dffeas \ex_mem_buffer|MEM_rs2[20] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[20] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y12_N19
dffeas \mem_wb_buffer|WB_ALU_OUT[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[21] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N24
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[21]~21 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[21]~21_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [21])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [21])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [21]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_ALU_OUT [21]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[21]~21 .lut_mask = 16'hAFA0;
defparam \wb_stage|Write_Data_RegFile[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~464 (
// Equation(s):
// \id_stage|reg_file|Read_data1~464_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[14][21]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][21]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][21]~q ),
	.datad(\id_stage|reg_file|reg_file[12][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~464_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~464 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~465 (
// Equation(s):
// \id_stage|reg_file|Read_data1~465_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~464_combout  & ((\id_stage|reg_file|reg_file[15][21]~q ))) # (!\id_stage|reg_file|Read_data1~464_combout  & (\id_stage|reg_file|reg_file[13][21]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~464_combout ))))

	.dataa(\id_stage|reg_file|reg_file[13][21]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[15][21]~q ),
	.datad(\id_stage|reg_file|Read_data1~464_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~465_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~465 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~447 (
// Equation(s):
// \id_stage|reg_file|Read_data1~447_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[9][21]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[8][21]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][21]~q ),
	.datac(\id_stage|reg_file|reg_file[9][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~447_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~447 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~448 (
// Equation(s):
// \id_stage|reg_file|Read_data1~448_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~447_combout  & ((\id_stage|reg_file|reg_file[11][21]~q ))) # (!\id_stage|reg_file|Read_data1~447_combout  & (\id_stage|reg_file|reg_file[10][21]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~447_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][21]~q ),
	.datac(\id_stage|reg_file|reg_file[11][21]~q ),
	.datad(\id_stage|reg_file|Read_data1~447_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~448_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~448 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~459 (
// Equation(s):
// \id_stage|reg_file|Read_data1~459_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][21]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[4][21]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][21]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[6][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~459_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~459 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~460 (
// Equation(s):
// \id_stage|reg_file|Read_data1~460_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~459_combout  & (\id_stage|reg_file|reg_file[7][21]~q )) # (!\id_stage|reg_file|Read_data1~459_combout  & ((\id_stage|reg_file|reg_file[5][21]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~459_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][21]~q ),
	.datac(\id_stage|reg_file|reg_file[5][21]~q ),
	.datad(\id_stage|reg_file|Read_data1~459_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~460_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~460 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~461 (
// Equation(s):
// \id_stage|reg_file|Read_data1~461_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|Read_data1[0]~16_combout )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout  & 
// ((\id_stage|reg_file|Read_data1~460_combout ))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|reg_file[1][21]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][21]~q ),
	.datad(\id_stage|reg_file|Read_data1~460_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~461_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~461 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~462 (
// Equation(s):
// \id_stage|reg_file|Read_data1~462_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~461_combout  & (\id_stage|reg_file|reg_file[3][21]~q )) # (!\id_stage|reg_file|Read_data1~461_combout  & 
// ((\id_stage|reg_file|reg_file[2][21]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~461_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[3][21]~q ),
	.datac(\id_stage|reg_file|reg_file[2][21]~q ),
	.datad(\id_stage|reg_file|Read_data1~461_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~462_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~462 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~449 (
// Equation(s):
// \id_stage|reg_file|Read_data1~449_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][21]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][21]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][21]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~449_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~449 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~450 (
// Equation(s):
// \id_stage|reg_file|Read_data1~450_combout  = (\id_stage|reg_file|Read_data1~449_combout  & ((\id_stage|reg_file|reg_file[29][21]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~449_combout  & 
// (((\id_stage|reg_file|reg_file[21][21]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data1~449_combout ),
	.datab(\id_stage|reg_file|reg_file[29][21]~q ),
	.datac(\id_stage|reg_file|reg_file[21][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~450_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~450 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~456 (
// Equation(s):
// \id_stage|reg_file|Read_data1~456_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][21]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[19][21]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[19][21]~q ),
	.datac(\id_stage|reg_file|reg_file[23][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~456_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~456 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~457 (
// Equation(s):
// \id_stage|reg_file|Read_data1~457_combout  = (\id_stage|reg_file|Read_data1~456_combout  & ((\id_stage|reg_file|reg_file[31][21]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~456_combout  & 
// (((\id_stage|reg_file|reg_file[27][21]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~456_combout ),
	.datab(\id_stage|reg_file|reg_file[31][21]~q ),
	.datac(\id_stage|reg_file|reg_file[27][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~457_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~457 .lut_mask = 16'hD8AA;
defparam \id_stage|reg_file|Read_data1~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~453 (
// Equation(s):
// \id_stage|reg_file|Read_data1~453_combout  = (\if_id_buffer|ID_rs1_ind [2] & (\if_id_buffer|ID_rs1_ind [3])) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[24][21]~q )) # (!\if_id_buffer|ID_rs1_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][21]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][21]~q ),
	.datad(\id_stage|reg_file|reg_file[16][21]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~453_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~453 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~454 (
// Equation(s):
// \id_stage|reg_file|Read_data1~454_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~453_combout  & ((\id_stage|reg_file|reg_file[28][21]~q ))) # (!\id_stage|reg_file|Read_data1~453_combout  & (\id_stage|reg_file|reg_file[20][21]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~453_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][21]~q ),
	.datac(\id_stage|reg_file|reg_file[28][21]~q ),
	.datad(\id_stage|reg_file|Read_data1~453_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~454_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~454 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~451 (
// Equation(s):
// \id_stage|reg_file|Read_data1~451_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][21]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][21]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][21]~q ),
	.datac(\id_stage|reg_file|reg_file[22][21]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~451_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~451 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~452 (
// Equation(s):
// \id_stage|reg_file|Read_data1~452_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~451_combout  & (\id_stage|reg_file|reg_file[30][21]~q )) # (!\id_stage|reg_file|Read_data1~451_combout  & ((\id_stage|reg_file|reg_file[26][21]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~451_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][21]~q ),
	.datac(\id_stage|reg_file|reg_file[26][21]~q ),
	.datad(\id_stage|reg_file|Read_data1~451_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~452_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~452 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~455 (
// Equation(s):
// \id_stage|reg_file|Read_data1~455_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|Read_data1~452_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_stage|reg_file|Read_data1~454_combout )))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~454_combout ),
	.datad(\id_stage|reg_file|Read_data1~452_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~455_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~455 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~458 (
// Equation(s):
// \id_stage|reg_file|Read_data1~458_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~455_combout  & ((\id_stage|reg_file|Read_data1~457_combout ))) # (!\id_stage|reg_file|Read_data1~455_combout  & 
// (\id_stage|reg_file|Read_data1~450_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~455_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~450_combout ),
	.datac(\id_stage|reg_file|Read_data1~457_combout ),
	.datad(\id_stage|reg_file|Read_data1~455_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~458_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~458 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~463 (
// Equation(s):
// \id_stage|reg_file|Read_data1~463_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1[0]~10_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout  & 
// ((\id_stage|reg_file|Read_data1~458_combout ))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1~462_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~462_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datad(\id_stage|reg_file|Read_data1~458_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~463_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~463 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|Read_data1~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~466 (
// Equation(s):
// \id_stage|reg_file|Read_data1~466_combout  = (\id_stage|reg_file|Read_data1~463_combout  & ((\id_stage|reg_file|Read_data1~465_combout ) # ((!\id_stage|reg_file|Read_data1[0]~13_combout )))) # (!\id_stage|reg_file|Read_data1~463_combout  & 
// (((\id_stage|reg_file|Read_data1~448_combout  & \id_stage|reg_file|Read_data1[0]~13_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~465_combout ),
	.datab(\id_stage|reg_file|Read_data1~448_combout ),
	.datac(\id_stage|reg_file|Read_data1~463_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~466_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~466 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data1~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~467 (
// Equation(s):
// \id_stage|reg_file|Read_data1~467_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|Write_Data_RegFile[21]~21_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~466_combout ) # ((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[21]~21_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.datad(\id_stage|reg_file|Read_data1~466_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~467_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~467 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y20_N15
dffeas \id_stage|reg_file|Read_data1[21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[21] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~21 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~21_combout  = (\id_stage|reg_file|Read_data1 [21] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data1 [21]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~21 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_rs1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y12_N13
dffeas \id_ex_buffer1|EX1_rs1[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[21] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[21]~82 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[21]~82_combout  = (\wb_stage|Write_Data_RegFile[21]~21_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [21] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[21]~21_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [21] & ((\FA|alu_selA[1]~9_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[21]~21_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [21]),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[21]~82_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[21]~82 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[21]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[21]~83 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[21]~83_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[21]~82_combout ) # ((\id_ex_buffer1|EX1_rs1 [21] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [21]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[21]~82_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[21]~83 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[21]~84 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[21]~84_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [21]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [21]),
	.datab(gnd),
	.datac(\idhaz~3_combout ),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[21]~84_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[21]~84 .lut_mask = 16'hF0A0;
defparam \forwarding_stage|alu_oper1|out[21]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[21]~85 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[21]~85_combout  = (\forwarding_stage|alu_oper1|out[21]~83_combout ) # ((\forwarding_stage|alu_oper1|out[21]~84_combout  & ((\ex_stage|Add0~45_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\forwarding_stage|alu_oper1|out[21]~83_combout ),
	.datac(\forwarding_stage|alu_oper1|out[21]~84_combout ),
	.datad(\ex_stage|Add0~45_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[21]~85_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[21]~85 .lut_mask = 16'hFCDC;
defparam \forwarding_stage|alu_oper1|out[21]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N10
cycloneive_lcell_comb \if_stage|Add0~40 (
// Equation(s):
// \if_stage|Add0~40_combout  = (\if_stage|pc_reg|DataOut [21] & (!\if_stage|Add0~39  & VCC)) # (!\if_stage|pc_reg|DataOut [21] & (\if_stage|Add0~39  $ (GND)))
// \if_stage|Add0~41  = CARRY((!\if_stage|pc_reg|DataOut [21] & !\if_stage|Add0~39 ))

	.dataa(\if_stage|pc_reg|DataOut [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~39 ),
	.combout(\if_stage|Add0~40_combout ),
	.cout(\if_stage|Add0~41 ));
// synopsys translate_off
defparam \if_stage|Add0~40 .lut_mask = 16'h5A05;
defparam \if_stage|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~69 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~69_combout  = (\forwarding_stage|alu_oper1|out[21]~85_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\forwarding_stage|alu_oper1|out[21]~85_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~69_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~69 .lut_mask = 16'hB000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y6_N15
dffeas \id_ex_buffer2|EX2_PFC_to_IF[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[21] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out[21]~124 (
// Equation(s):
// \if_stage|pc_src_mux|out[21]~124_combout  = (\if_stage|pc_reg|DataOut [21] & (\id_ex_buffer2|EX2_PFC_to_IF [21] & (\ex_stage|Wrong_prediction~0_combout ))) # (!\if_stage|pc_reg|DataOut [21] & ((\if_stage|pc_src_mux|out~52_combout ) # 
// ((\id_ex_buffer2|EX2_PFC_to_IF [21] & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_stage|pc_reg|DataOut [21]),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [21]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[21]~124_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[21]~124 .lut_mask = 16'hD5C0;
defparam \if_stage|pc_src_mux|out[21]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[21]~125 (
// Equation(s):
// \if_stage|pc_src_mux|out[21]~125_combout  = (\if_stage|pc_src_mux|out[21]~124_combout ) # ((\if_stage|Add0~40_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(gnd),
	.datab(\if_stage|Add0~40_combout ),
	.datac(\if_stage|pc_src_mux|out~103_combout ),
	.datad(\if_stage|pc_src_mux|out[21]~124_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[21]~125_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[21]~125 .lut_mask = 16'hFF0C;
defparam \if_stage|pc_src_mux|out[21]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out[21] (
// Equation(s):
// \if_stage|pc_src_mux|out [21] = (!\if_stage|pc_src_mux|out[21]~125_combout  & (((!\forwarding_stage|alu_oper1|out[21]~85_combout ) # (!\if_stage|pc_src_mux|out~49_combout )) # (!\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\if_stage|pc_src_mux|out~49_combout ),
	.datac(\forwarding_stage|alu_oper1|out[21]~85_combout ),
	.datad(\if_stage|pc_src_mux|out[21]~125_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [21]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[21] .lut_mask = 16'h007F;
defparam \if_stage|pc_src_mux|out[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y6_N27
dffeas \if_stage|pc_reg|DataOut[21] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [21]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[21] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N26
cycloneive_lcell_comb \if_id_buffer|ID_PC~22 (
// Equation(s):
// \if_id_buffer|ID_PC~22_combout  = (!\if_stage|pc_reg|DataOut [21] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [21]),
	.datac(gnd),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~22 .lut_mask = 16'h0033;
defparam \if_id_buffer|ID_PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N27
dffeas \if_id_buffer|ID_PC[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[21] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~21 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~21_combout  = (\if_id_buffer|ID_PC [21] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_PC [21]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~21 .lut_mask = 16'h0A02;
defparam \id_ex_buffer1|EX1_PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N25
dffeas \id_ex_buffer1|EX1_PC[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[21] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N18
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~21 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~21_combout  = (\id_ex_buffer1|EX1_PC [21] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_PC [21]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~21 .lut_mask = 16'hF030;
defparam \id_ex_buffer2|EX2_PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N19
dffeas \id_ex_buffer2|EX2_PC[21] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[21] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N6
cycloneive_lcell_comb \ex_stage|Add0~86 (
// Equation(s):
// \ex_stage|Add0~86_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~47_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [22])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(gnd),
	.datac(\ex_stage|Add0~47_combout ),
	.datad(\ex_stage|alu|res [22]),
	.cin(gnd),
	.combout(\ex_stage|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~86 .lut_mask = 16'hF5A0;
defparam \ex_stage|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~485 (
// Equation(s):
// \id_stage|reg_file|Read_data1~485_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][22]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][22]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][22]~q ),
	.datac(\id_stage|reg_file|reg_file[13][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~485_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~485 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~486 (
// Equation(s):
// \id_stage|reg_file|Read_data1~486_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~485_combout  & ((\id_stage|reg_file|reg_file[15][22]~q ))) # (!\id_stage|reg_file|Read_data1~485_combout  & (\id_stage|reg_file|reg_file[14][22]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~485_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][22]~q ),
	.datac(\id_stage|reg_file|reg_file[15][22]~q ),
	.datad(\id_stage|reg_file|Read_data1~485_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~486_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~486 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y15_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~468 (
// Equation(s):
// \id_stage|reg_file|Read_data1~468_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][22]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][22]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][22]~q ),
	.datac(\id_stage|reg_file|reg_file[22][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~468_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~468 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~469 (
// Equation(s):
// \id_stage|reg_file|Read_data1~469_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~468_combout  & ((\id_stage|reg_file|reg_file[30][22]~q ))) # (!\id_stage|reg_file|Read_data1~468_combout  & (\id_stage|reg_file|reg_file[26][22]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~468_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][22]~q ),
	.datac(\id_stage|reg_file|reg_file[30][22]~q ),
	.datad(\id_stage|reg_file|Read_data1~468_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~469_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~469 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~472 (
// Equation(s):
// \id_stage|reg_file|Read_data1~472_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][22]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][22]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][22]~q ),
	.datac(\id_stage|reg_file|reg_file[24][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~472_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~472 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~473 (
// Equation(s):
// \id_stage|reg_file|Read_data1~473_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~472_combout  & (\id_stage|reg_file|reg_file[28][22]~q )) # (!\id_stage|reg_file|Read_data1~472_combout  & ((\id_stage|reg_file|reg_file[20][22]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~472_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][22]~q ),
	.datad(\id_stage|reg_file|Read_data1~472_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~473_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~473 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~470 (
// Equation(s):
// \id_stage|reg_file|Read_data1~470_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][22]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][22]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][22]~q ),
	.datac(\id_stage|reg_file|reg_file[25][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~470_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~470 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~471 (
// Equation(s):
// \id_stage|reg_file|Read_data1~471_combout  = (\id_stage|reg_file|Read_data1~470_combout  & ((\id_stage|reg_file|reg_file[29][22]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~470_combout  & 
// (((\id_stage|reg_file|reg_file[21][22]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][22]~q ),
	.datab(\id_stage|reg_file|Read_data1~470_combout ),
	.datac(\id_stage|reg_file|reg_file[21][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~471_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~471 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~474 (
// Equation(s):
// \id_stage|reg_file|Read_data1~474_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~471_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|Read_data1~473_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~473_combout ),
	.datad(\id_stage|reg_file|Read_data1~471_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~474_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~474 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~475 (
// Equation(s):
// \id_stage|reg_file|Read_data1~475_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[23][22]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[19][22]~q ))))

	.dataa(\id_stage|reg_file|reg_file[19][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[23][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~475_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~475 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~476 (
// Equation(s):
// \id_stage|reg_file|Read_data1~476_combout  = (\id_stage|reg_file|Read_data1~475_combout  & ((\id_stage|reg_file|reg_file[31][22]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~475_combout  & 
// (((\id_stage|reg_file|reg_file[27][22]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][22]~q ),
	.datab(\id_stage|reg_file|Read_data1~475_combout ),
	.datac(\id_stage|reg_file|reg_file[27][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~476_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~476 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~477 (
// Equation(s):
// \id_stage|reg_file|Read_data1~477_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~474_combout  & ((\id_stage|reg_file|Read_data1~476_combout ))) # (!\id_stage|reg_file|Read_data1~474_combout  & 
// (\id_stage|reg_file|Read_data1~469_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~474_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~469_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~474_combout ),
	.datad(\id_stage|reg_file|Read_data1~476_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~477_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~477 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data1~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~478 (
// Equation(s):
// \id_stage|reg_file|Read_data1~478_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][22]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][22]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[8][22]~q ),
	.datac(\id_stage|reg_file|reg_file[10][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~478_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~478 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~479 (
// Equation(s):
// \id_stage|reg_file|Read_data1~479_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~478_combout  & (\id_stage|reg_file|reg_file[11][22]~q )) # (!\id_stage|reg_file|Read_data1~478_combout  & ((\id_stage|reg_file|reg_file[9][22]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~478_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][22]~q ),
	.datac(\id_stage|reg_file|reg_file[9][22]~q ),
	.datad(\id_stage|reg_file|Read_data1~478_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~479_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~479 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~480 (
// Equation(s):
// \id_stage|reg_file|Read_data1~480_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][22]~q ) # ((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[4][22]~q  & 
// !\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[5][22]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[4][22]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~480_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~480 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data1~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~481 (
// Equation(s):
// \id_stage|reg_file|Read_data1~481_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~480_combout  & (\id_stage|reg_file|reg_file[7][22]~q )) # (!\id_stage|reg_file|Read_data1~480_combout  & ((\id_stage|reg_file|reg_file[6][22]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~480_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][22]~q ),
	.datac(\id_stage|reg_file|reg_file[6][22]~q ),
	.datad(\id_stage|reg_file|Read_data1~480_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~481_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~481 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~482 (
// Equation(s):
// \id_stage|reg_file|Read_data1~482_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1[0]~17_combout )) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][22]~q )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][22]~q )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][22]~q ),
	.datad(\id_stage|reg_file|reg_file[1][22]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~482_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~482 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~483 (
// Equation(s):
// \id_stage|reg_file|Read_data1~483_combout  = (\id_stage|reg_file|Read_data1~482_combout  & (((\id_stage|reg_file|reg_file[3][22]~q ) # (!\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1~482_combout  & 
// (\id_stage|reg_file|Read_data1~481_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~481_combout ),
	.datab(\id_stage|reg_file|reg_file[3][22]~q ),
	.datac(\id_stage|reg_file|Read_data1~482_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~483_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~483 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|Read_data1~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~484 (
// Equation(s):
// \id_stage|reg_file|Read_data1~484_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~479_combout ) # ((\id_stage|reg_file|Read_data1[0]~10_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (((\id_stage|reg_file|Read_data1~483_combout  & !\id_stage|reg_file|Read_data1[0]~10_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~479_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~483_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~484_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~484 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data1~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~487 (
// Equation(s):
// \id_stage|reg_file|Read_data1~487_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~484_combout  & (\id_stage|reg_file|Read_data1~486_combout )) # (!\id_stage|reg_file|Read_data1~484_combout  & 
// ((\id_stage|reg_file|Read_data1~477_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~484_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~486_combout ),
	.datac(\id_stage|reg_file|Read_data1~477_combout ),
	.datad(\id_stage|reg_file|Read_data1~484_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~487_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~487 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~488 (
// Equation(s):
// \id_stage|reg_file|Read_data1~488_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[22]~22_combout ) # ((\id_stage|reg_file|Read_data1~487_combout  & !\id_stage|reg_file|Read_data1~25_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (((\id_stage|reg_file|Read_data1~487_combout  & !\id_stage|reg_file|Read_data1~25_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.datac(\id_stage|reg_file|Read_data1~487_combout ),
	.datad(\id_stage|reg_file|Read_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~488_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~488 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|Read_data1~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N29
dffeas \id_stage|reg_file|Read_data1[22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[22] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~22 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~22_combout  = (\id_stage|reg_file|Read_data1 [22] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|reg_file|Read_data1 [22]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~22 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_rs1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N27
dffeas \id_ex_buffer1|EX1_rs1[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[22] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[22]~86 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[22]~86_combout  = (\wb_stage|Write_Data_RegFile[22]~22_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [22] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[22]~22_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [22] & ((\FA|alu_selA[1]~9_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[22]~22_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [22]),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[22]~86_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[22]~86 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[22]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[22]~87 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[22]~87_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[22]~86_combout ) # ((\id_ex_buffer1|EX1_rs1 [22] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [22]),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[22]~86_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[22]~87_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[22]~87 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper1|out[22]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~29 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~29_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[22]~87_combout ) # ((\ex_stage|Add0~86_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Add0~86_combout ),
	.datab(\ex_stage|Wrong_prediction~1_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[22]~87_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~29 .lut_mask = 16'h3320;
defparam \id_ex_buffer2|EX2_ALU_OPER1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y13_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER1[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[22] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~81 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~81_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [20]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [22]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~81 .lut_mask = 16'hF0CC;
defparam \ex_stage|alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~85 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~85_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftLeft0~81_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftLeft0~84_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~81_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~84_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~85 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~86 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~86_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~73_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~85_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~85_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~86 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N2
cycloneive_lcell_comb \ex_stage|alu|Mux32~1 (
// Equation(s):
// \ex_stage|alu|Mux32~1_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2]) # ((!\id_ex_buffer2|EX2_ALU_OPER2 [1] & \id_ex_buffer2|EX2_ALU_OPER2 [0]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~1 .lut_mask = 16'hFF50;
defparam \ex_stage|alu|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N20
cycloneive_lcell_comb \ex_stage|alu|Mux33~2 (
// Equation(s):
// \ex_stage|alu|Mux33~2_combout  = (\ex_stage|alu|Mux32~1_combout  & (((!\ex_stage|alu|ShiftLeft0~13_combout )))) # (!\ex_stage|alu|Mux32~1_combout  & ((\ex_stage|alu|ShiftLeft0~13_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [31]))) # 
// (!\ex_stage|alu|ShiftLeft0~13_combout  & (\ex_stage|alu|ShiftLeft0~100_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~100_combout ),
	.datab(\ex_stage|alu|Mux32~1_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datad(\ex_stage|alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~2 .lut_mask = 16'h30EE;
defparam \ex_stage|alu|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N30
cycloneive_lcell_comb \ex_stage|alu|Mux33~3 (
// Equation(s):
// \ex_stage|alu|Mux33~3_combout  = (\ex_stage|alu|Mux32~1_combout  & ((\ex_stage|alu|Mux33~2_combout  & (\ex_stage|alu|ShiftLeft0~96_combout )) # (!\ex_stage|alu|Mux33~2_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [30]))))) # (!\ex_stage|alu|Mux32~1_combout  
// & (((\ex_stage|alu|Mux33~2_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~96_combout ),
	.datab(\ex_stage|alu|Mux32~1_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datad(\ex_stage|alu|Mux33~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~3 .lut_mask = 16'hBBC0;
defparam \ex_stage|alu|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|Mux33~4 (
// Equation(s):
// \ex_stage|alu|Mux33~4_combout  = (!\ex_stage|alu|ShiftLeft0~11_combout  & ((\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftLeft0~34_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~62_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~62_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~34_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~4 .lut_mask = 16'h00CA;
defparam \ex_stage|alu|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|Mux33~5 (
// Equation(s):
// \ex_stage|alu|Mux33~5_combout  = (\ex_stage|alu|Mux18~5_combout  & (((\ex_stage|alu|ShiftRight0~106_combout  & \ex_stage|alu|Mux18~4_combout )))) # (!\ex_stage|alu|Mux18~5_combout  & ((\ex_stage|alu|Mux33~4_combout ) # ((!\ex_stage|alu|Mux18~4_combout 
// ))))

	.dataa(\ex_stage|alu|Mux33~4_combout ),
	.datab(\ex_stage|alu|ShiftRight0~106_combout ),
	.datac(\ex_stage|alu|Mux18~5_combout ),
	.datad(\ex_stage|alu|Mux18~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~5 .lut_mask = 16'hCA0F;
defparam \ex_stage|alu|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|Mux33~6 (
// Equation(s):
// \ex_stage|alu|Mux33~6_combout  = (\ex_stage|alu|Mux18~3_combout  & (((\ex_stage|alu|Mux33~5_combout )))) # (!\ex_stage|alu|Mux18~3_combout  & ((\ex_stage|alu|Mux33~5_combout  & ((\ex_stage|alu|Mux33~3_combout ))) # (!\ex_stage|alu|Mux33~5_combout  & 
// (\ex_stage|alu|ShiftLeft0~86_combout ))))

	.dataa(\ex_stage|alu|Mux18~3_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~86_combout ),
	.datac(\ex_stage|alu|Mux33~3_combout ),
	.datad(\ex_stage|alu|Mux33~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~6 .lut_mask = 16'hFA44;
defparam \ex_stage|alu|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N24
cycloneive_lcell_comb \ex_stage|alu|Add0~95 (
// Equation(s):
// \ex_stage|alu|Add0~95_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [31])

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~95 .lut_mask = 16'h5A5A;
defparam \ex_stage|alu|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|Add0~92 (
// Equation(s):
// \ex_stage|alu|Add0~92_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [30]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~92 .lut_mask = 16'h0FF0;
defparam \ex_stage|alu|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|Add0~93 (
// Equation(s):
// \ex_stage|alu|Add0~93_combout  = (\ex_stage|alu|Add0~92_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [30] & (\ex_stage|alu|Add0~91  & VCC)) # (!\id_ex_buffer2|EX2_ALU_OPER1 [30] & (!\ex_stage|alu|Add0~91 )))) # (!\ex_stage|alu|Add0~92_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [30] & (!\ex_stage|alu|Add0~91 )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [30] & ((\ex_stage|alu|Add0~91 ) # (GND)))))
// \ex_stage|alu|Add0~94  = CARRY((\ex_stage|alu|Add0~92_combout  & (!\id_ex_buffer2|EX2_ALU_OPER1 [30] & !\ex_stage|alu|Add0~91 )) # (!\ex_stage|alu|Add0~92_combout  & ((!\ex_stage|alu|Add0~91 ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [30]))))

	.dataa(\ex_stage|alu|Add0~92_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|Add0~91 ),
	.combout(\ex_stage|alu|Add0~93_combout ),
	.cout(\ex_stage|alu|Add0~94 ));
// synopsys translate_off
defparam \ex_stage|alu|Add0~93 .lut_mask = 16'h9617;
defparam \ex_stage|alu|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|Add0~96 (
// Equation(s):
// \ex_stage|alu|Add0~96_combout  = \id_ex_buffer2|EX2_ALU_OPER1 [31] $ (\ex_stage|alu|Add0~94  $ (!\ex_stage|alu|Add0~95_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datac(gnd),
	.datad(\ex_stage|alu|Add0~95_combout ),
	.cin(\ex_stage|alu|Add0~94 ),
	.combout(\ex_stage|alu|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~96 .lut_mask = 16'h3CC3;
defparam \ex_stage|alu|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|Mux33~1 (
// Equation(s):
// \ex_stage|alu|Mux33~1_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER2 [31] & (!\id_ex_buffer2|EX2_ALU_OPER1 [31] & !\ex_stage|alu|Mux10~7_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [31] & (\id_ex_buffer2|EX2_ALU_OPER1 [31] $ 
// (\ex_stage|alu|Mux10~7_combout ))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [31]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datad(\ex_stage|alu|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~1 .lut_mask = 16'h5728;
defparam \ex_stage|alu|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Mux33~7 (
// Equation(s):
// \ex_stage|alu|Mux33~7_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux33~1_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux33~1_combout  & (\ex_stage|alu|Mux33~6_combout )) # (!\ex_stage|alu|Mux33~1_combout  & 
// ((\ex_stage|alu|Add0~96_combout )))))

	.dataa(\ex_stage|alu|Mux33~6_combout ),
	.datab(\ex_stage|alu|Add0~96_combout ),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\ex_stage|alu|Mux33~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~7 .lut_mask = 16'hFA0C;
defparam \ex_stage|alu|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|Mux33~8 (
// Equation(s):
// \ex_stage|alu|Mux33~8_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux33~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux33~7_combout )))))

	.dataa(\ex_stage|alu|Mux33~0_combout ),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux33~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux33~8 .lut_mask = 16'h0B08;
defparam \ex_stage|alu|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N24
cycloneive_lcell_comb \ex_stage|alu|res[31] (
// Equation(s):
// \ex_stage|alu|res [31] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux33~8_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [31])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux33~8_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [31]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [31]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[31] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[31]~124 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[31]~124_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [31]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [31]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[31]~124_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[31]~124 .lut_mask = 16'hFC00;
defparam \forwarding_stage|alu_oper1|out[31]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[31]~125 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[31]~125_combout  = (\forwarding_stage|alu_oper1|out[31]~123_combout ) # ((\forwarding_stage|alu_oper1|out[31]~124_combout  & ((\ex_stage|Add0~65_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[31]~124_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~65_combout ),
	.datad(\forwarding_stage|alu_oper1|out[31]~123_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[31]~125_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[31]~125 .lut_mask = 16'hFFA2;
defparam \forwarding_stage|alu_oper1|out[31]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N22
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~79 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~79_combout  = (\forwarding_stage|alu_oper1|out[31]~125_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\forwarding_stage|alu_oper1|out[31]~125_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~79_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~79 .lut_mask = 16'hC040;
defparam \id_ex_buffer2|EX2_PFC_to_IF~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N23
dffeas \id_ex_buffer2|EX2_PFC_to_IF[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[31] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[31]~145 (
// Equation(s):
// \if_stage|pc_src_mux|out[31]~145_combout  = (\ex_stage|Wrong_prediction~0_combout  & ((\id_ex_buffer2|EX2_PFC_to_IF [31]) # ((!\if_stage|pc_reg|DataOut [31] & \if_stage|pc_src_mux|out~52_combout )))) # (!\ex_stage|Wrong_prediction~0_combout  & 
// (!\if_stage|pc_reg|DataOut [31] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_stage|pc_reg|DataOut [31]),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [31]),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[31]~145_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[31]~145 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[31]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~139 (
// Equation(s):
// \if_stage|pc_src_mux|out~139_combout  = (\ex_stage|Wrong_prediction~0_combout  & (\rst~input_o  & ((\id_stage|BR|Equal1~3_combout ) # (\id_stage|BR|Equal0~3_combout )))) # (!\ex_stage|Wrong_prediction~0_combout  & (((\id_stage|BR|Equal1~3_combout ) # 
// (\id_stage|BR|Equal0~3_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|BR|Equal1~3_combout ),
	.datad(\id_stage|BR|Equal0~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~139_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~139 .lut_mask = 16'hDDD0;
defparam \if_stage|pc_src_mux|out~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out[31]~146 (
// Equation(s):
// \if_stage|pc_src_mux|out[31]~146_combout  = (\if_stage|pc_src_mux|out[31]~145_combout ) # ((\id_stage|BR|PC_src[0]~0_combout  & (\id_ex_buffer1|EX1_is_jr~q  & \if_stage|pc_src_mux|out~139_combout )))

	.dataa(\id_stage|BR|PC_src[0]~0_combout ),
	.datab(\if_stage|pc_src_mux|out[31]~145_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\if_stage|pc_src_mux|out~139_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[31]~146_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[31]~146 .lut_mask = 16'hECCC;
defparam \if_stage|pc_src_mux|out[31]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N28
cycloneive_lcell_comb \if_stage|Add0~58 (
// Equation(s):
// \if_stage|Add0~58_combout  = (\if_stage|pc_reg|DataOut [30] & ((\if_stage|Add0~57 ) # (GND))) # (!\if_stage|pc_reg|DataOut [30] & (!\if_stage|Add0~57 ))
// \if_stage|Add0~59  = CARRY((\if_stage|pc_reg|DataOut [30]) # (!\if_stage|Add0~57 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~57 ),
	.combout(\if_stage|Add0~58_combout ),
	.cout(\if_stage|Add0~59 ));
// synopsys translate_off
defparam \if_stage|Add0~58 .lut_mask = 16'hC3CF;
defparam \if_stage|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N30
cycloneive_lcell_comb \if_stage|Add0~60 (
// Equation(s):
// \if_stage|Add0~60_combout  = \if_stage|Add0~59  $ (\if_stage|pc_reg|DataOut [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_reg|DataOut [31]),
	.cin(\if_stage|Add0~59 ),
	.combout(\if_stage|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|Add0~60 .lut_mask = 16'h0FF0;
defparam \if_stage|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out[31]~157 (
// Equation(s):
// \if_stage|pc_src_mux|out[31]~157_combout  = (!\ex_stage|Wrong_prediction~0_combout  & (\if_stage|pc_src_mux|out~46_combout  & (\if_stage|Add0~60_combout  & !\id_stage|BR|Equal0~3_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_stage|pc_src_mux|out~46_combout ),
	.datac(\if_stage|Add0~60_combout ),
	.datad(\id_stage|BR|Equal0~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[31]~157_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[31]~157 .lut_mask = 16'h0040;
defparam \if_stage|pc_src_mux|out[31]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[31] (
// Equation(s):
// \if_stage|pc_src_mux|out [31] = (!\if_stage|pc_src_mux|out[31]~157_combout  & ((\forwarding_stage|alu_oper1|out[31]~125_combout  & (!\if_stage|pc_src_mux|out[31]~146_combout )) # (!\forwarding_stage|alu_oper1|out[31]~125_combout  & 
// ((!\if_stage|pc_src_mux|out[31]~145_combout )))))

	.dataa(\if_stage|pc_src_mux|out[31]~146_combout ),
	.datab(\if_stage|pc_src_mux|out[31]~157_combout ),
	.datac(\forwarding_stage|alu_oper1|out[31]~125_combout ),
	.datad(\if_stage|pc_src_mux|out[31]~145_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [31]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[31] .lut_mask = 16'h1013;
defparam \if_stage|pc_src_mux|out[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N9
dffeas \if_stage|pc_reg|DataOut[31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [31]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[31] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N26
cycloneive_lcell_comb \if_id_buffer|ID_PC~32 (
// Equation(s):
// \if_id_buffer|ID_PC~32_combout  = (!\if_stage|pc_reg|DataOut [31] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [31]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~32_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~32 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N27
dffeas \if_id_buffer|ID_PC[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[31] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~31 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~31_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [31] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_id_buffer|ID_PC [31]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~31 .lut_mask = 16'h5010;
defparam \id_ex_buffer1|EX1_PC~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N23
dffeas \id_ex_buffer1|EX1_PC[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[31] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N18
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~31 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~31_combout  = (\id_ex_buffer1|EX1_PC [31] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_PC [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~31 .lut_mask = 16'hB0B0;
defparam \id_ex_buffer2|EX2_PC~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N19
dffeas \id_ex_buffer2|EX2_PC[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[31] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N28
cycloneive_lcell_comb \ex_stage|Add0~63 (
// Equation(s):
// \ex_stage|Add0~63_combout  = (\id_ex_buffer2|EX2_PC [30] & (\ex_stage|Add0~62  $ (GND))) # (!\id_ex_buffer2|EX2_PC [30] & (!\ex_stage|Add0~62  & VCC))
// \ex_stage|Add0~64  = CARRY((\id_ex_buffer2|EX2_PC [30] & !\ex_stage|Add0~62 ))

	.dataa(\id_ex_buffer2|EX2_PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~62 ),
	.combout(\ex_stage|Add0~63_combout ),
	.cout(\ex_stage|Add0~64 ));
// synopsys translate_off
defparam \ex_stage|Add0~63 .lut_mask = 16'hA50A;
defparam \ex_stage|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N30
cycloneive_lcell_comb \ex_stage|Add0~65 (
// Equation(s):
// \ex_stage|Add0~65_combout  = \ex_stage|Add0~64  $ (\id_ex_buffer2|EX2_PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_PC [31]),
	.cin(\ex_stage|Add0~64 ),
	.combout(\ex_stage|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~65 .lut_mask = 16'h0FF0;
defparam \ex_stage|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N28
cycloneive_lcell_comb \ex_stage|Add0~95 (
// Equation(s):
// \ex_stage|Add0~95_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~65_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [31])))

	.dataa(\ex_stage|Add0~65_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|alu|res [31]),
	.cin(gnd),
	.combout(\ex_stage|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~95 .lut_mask = 16'hAFA0;
defparam \ex_stage|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N20
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[31]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[31]~feeder_combout  = \ex_stage|Add0~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~95_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[31]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y11_N21
dffeas \ex_mem_buffer|MEM_ALU_OUT[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[31] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N12
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[31]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[31]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[31]~feeder .lut_mask = 16'hF0F0;
defparam \mem_wb_buffer|WB_ALU_OUT[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N13
dffeas \mem_wb_buffer|WB_ALU_OUT[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[31] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [31],\ex_mem_buffer|MEM_rs2 [30]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N24
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[31]~31 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[31]~31_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [31]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [31]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [31]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [31]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[31]~31 .lut_mask = 16'hFC30;
defparam \wb_stage|Write_Data_RegFile[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~666 (
// Equation(s):
// \id_stage|reg_file|Read_data2~666_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][31]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[19][31]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~666_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~666 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~667 (
// Equation(s):
// \id_stage|reg_file|Read_data2~667_combout  = (\id_stage|reg_file|Read_data2~666_combout  & (((\id_stage|reg_file|reg_file[31][31]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~666_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][31]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~666_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][31]~q ),
	.datad(\id_stage|reg_file|reg_file[27][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~667_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~667 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~663 (
// Equation(s):
// \id_stage|reg_file|Read_data2~663_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][31]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[16][31]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[24][31]~q ),
	.datac(\id_stage|reg_file|reg_file[16][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~663_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~663 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~664 (
// Equation(s):
// \id_stage|reg_file|Read_data2~664_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~663_combout  & ((\id_stage|reg_file|reg_file[28][31]~q ))) # (!\id_stage|reg_file|Read_data2~663_combout  & (\id_stage|reg_file|reg_file[20][31]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~663_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][31]~q ),
	.datac(\id_stage|reg_file|reg_file[28][31]~q ),
	.datad(\id_stage|reg_file|Read_data2~663_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~664_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~664 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~661 (
// Equation(s):
// \id_stage|reg_file|Read_data2~661_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][31]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][31]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][31]~q ),
	.datac(\id_stage|reg_file|reg_file[18][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~661_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~661 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~662 (
// Equation(s):
// \id_stage|reg_file|Read_data2~662_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~661_combout  & ((\id_stage|reg_file|reg_file[30][31]~q ))) # (!\id_stage|reg_file|Read_data2~661_combout  & (\id_stage|reg_file|reg_file[26][31]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~661_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][31]~q ),
	.datac(\id_stage|reg_file|reg_file[30][31]~q ),
	.datad(\id_stage|reg_file|Read_data2~661_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~662_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~662 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~665 (
// Equation(s):
// \id_stage|reg_file|Read_data2~665_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|Read_data2~662_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// (\id_stage|reg_file|Read_data2~664_combout )))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~664_combout ),
	.datad(\id_stage|reg_file|Read_data2~662_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~665_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~665 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~659 (
// Equation(s):
// \id_stage|reg_file|Read_data2~659_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][31]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][31]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][31]~q ),
	.datac(\id_stage|reg_file|reg_file[17][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~659_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~659 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~660 (
// Equation(s):
// \id_stage|reg_file|Read_data2~660_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~659_combout  & ((\id_stage|reg_file|reg_file[29][31]~q ))) # (!\id_stage|reg_file|Read_data2~659_combout  & (\id_stage|reg_file|reg_file[21][31]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~659_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][31]~q ),
	.datac(\id_stage|reg_file|reg_file[29][31]~q ),
	.datad(\id_stage|reg_file|Read_data2~659_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~660_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~660 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~668 (
// Equation(s):
// \id_stage|reg_file|Read_data2~668_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~665_combout  & (\id_stage|reg_file|Read_data2~667_combout )) # (!\id_stage|reg_file|Read_data2~665_combout  & 
// ((\id_stage|reg_file|Read_data2~660_combout ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~665_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~667_combout ),
	.datac(\id_stage|reg_file|Read_data2~665_combout ),
	.datad(\id_stage|reg_file|Read_data2~660_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~668_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~668 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data2~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~669 (
// Equation(s):
// \id_stage|reg_file|Read_data2~669_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][31]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][31]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][31]~q ),
	.datad(\id_stage|reg_file|reg_file[6][31]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~669_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~669 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~670 (
// Equation(s):
// \id_stage|reg_file|Read_data2~670_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~669_combout  & ((\id_stage|reg_file|reg_file[7][31]~q ))) # (!\id_stage|reg_file|Read_data2~669_combout  & (\id_stage|reg_file|reg_file[5][31]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~669_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][31]~q ),
	.datad(\id_stage|reg_file|Read_data2~669_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~670_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~670 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~671 (
// Equation(s):
// \id_stage|reg_file|Read_data2~671_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|Read_data2[13]~16_combout )) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout  & 
// ((\id_stage|reg_file|Read_data2~670_combout ))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|reg_file[1][31]~q ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][31]~q ),
	.datad(\id_stage|reg_file|Read_data2~670_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~671_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~671 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~672 (
// Equation(s):
// \id_stage|reg_file|Read_data2~672_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~671_combout  & ((\id_stage|reg_file|reg_file[3][31]~q ))) # (!\id_stage|reg_file|Read_data2~671_combout  & 
// (\id_stage|reg_file|reg_file[2][31]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~671_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][31]~q ),
	.datac(\id_stage|reg_file|reg_file[3][31]~q ),
	.datad(\id_stage|reg_file|Read_data2~671_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~672_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~672 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~673 (
// Equation(s):
// \id_stage|reg_file|Read_data2~673_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~668_combout ) # ((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (((\id_stage|reg_file|Read_data2~672_combout  & !\id_stage|reg_file|Read_data2[13]~13_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~668_combout ),
	.datac(\id_stage|reg_file|Read_data2~672_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~673_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~673 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~674 (
// Equation(s):
// \id_stage|reg_file|Read_data2~674_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][31]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][31]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[14][31]~q ),
	.datac(\id_stage|reg_file|reg_file[12][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~674_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~674 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~675 (
// Equation(s):
// \id_stage|reg_file|Read_data2~675_combout  = (\id_stage|reg_file|Read_data2~674_combout  & ((\id_stage|reg_file|reg_file[15][31]~q ) # ((!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~674_combout  & 
// (((\id_stage|reg_file|reg_file[13][31]~q  & \if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[15][31]~q ),
	.datab(\id_stage|reg_file|Read_data2~674_combout ),
	.datac(\id_stage|reg_file|reg_file[13][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~675_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~675 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data2~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~657 (
// Equation(s):
// \id_stage|reg_file|Read_data2~657_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[9][31]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[8][31]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[9][31]~q ),
	.datac(\id_stage|reg_file|reg_file[8][31]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~657_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~657 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~658 (
// Equation(s):
// \id_stage|reg_file|Read_data2~658_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~657_combout  & (\id_stage|reg_file|reg_file[11][31]~q )) # (!\id_stage|reg_file|Read_data2~657_combout  & ((\id_stage|reg_file|reg_file[10][31]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~657_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][31]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][31]~q ),
	.datad(\id_stage|reg_file|Read_data2~657_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~658_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~658 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~676 (
// Equation(s):
// \id_stage|reg_file|Read_data2~676_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~673_combout  & (\id_stage|reg_file|Read_data2~675_combout )) # (!\id_stage|reg_file|Read_data2~673_combout  & 
// ((\id_stage|reg_file|Read_data2~658_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2~673_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~673_combout ),
	.datac(\id_stage|reg_file|Read_data2~675_combout ),
	.datad(\id_stage|reg_file|Read_data2~658_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~676_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~676 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~677 (
// Equation(s):
// \id_stage|reg_file|Read_data2~677_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[31]~31_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~676_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~676_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.datad(\id_stage|reg_file|Read_data2~676_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~677_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~677 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N1
dffeas \id_stage|reg_file|Read_data2[31] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[31] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~31 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~31_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [31] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|reg_file|Read_data2 [31]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~31 .lut_mask = 16'h2300;
defparam \id_ex_buffer1|EX1_rs2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y12_N27
dffeas \id_ex_buffer1|EX1_rs2[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[31] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y11_N10
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[31]~97 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[31]~97_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[31]~31_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [31]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[31]~31_combout ))))

	.dataa(\FB|alu_selB~0_combout ),
	.datab(\idhaz2~3_combout ),
	.datac(\id_ex_buffer1|EX1_rs2 [31]),
	.datad(\wb_stage|Write_Data_RegFile[31]~31_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[31]~97 .lut_mask = 16'hFE50;
defparam \forwarding_stage|store_rs2_mux|out[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N4
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[31]~98 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[31]~98_combout  = (\forwarding_stage|store_rs2_mux|out~100_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [31]) # ((\forwarding_stage|store_rs2_mux|out[31]~97_combout  & \forwarding_stage|alu_oper2|out~0_combout )))) # 
// (!\forwarding_stage|store_rs2_mux|out~100_combout  & (\forwarding_stage|store_rs2_mux|out[31]~97_combout  & ((\forwarding_stage|alu_oper2|out~0_combout ))))

	.dataa(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out[31]~97_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [31]),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[31]~98 .lut_mask = 16'hECA0;
defparam \forwarding_stage|store_rs2_mux|out[31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N2
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[31]~99 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[31]~99_combout  = (\forwarding_stage|store_rs2_mux|out[31]~98_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~95_combout ))

	.dataa(gnd),
	.datab(\idhaz2~3_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[31]~98_combout ),
	.datad(\ex_stage|Add0~95_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[31]~99 .lut_mask = 16'hFCF0;
defparam \forwarding_stage|store_rs2_mux|out[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y11_N3
dffeas \id_ex_buffer2|EX2_rs2_out[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[31]~99_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[31] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N8
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[31]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[31]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [31]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[31]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N9
dffeas \ex_mem_buffer|MEM_rs2[31] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[31] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y18_N9
dffeas \mem_wb_buffer|WB_ALU_OUT[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[30] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y18_N8
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[30]~30 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[30]~30_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [30])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [30])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [30]),
	.datac(\mem_wb_buffer|WB_ALU_OUT [30]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[30]~30 .lut_mask = 16'hCCF0;
defparam \wb_stage|Write_Data_RegFile[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~653 (
// Equation(s):
// \id_stage|reg_file|Read_data1~653_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][30]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][30]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[12][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~653_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~653 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~654 (
// Equation(s):
// \id_stage|reg_file|Read_data1~654_combout  = (\id_stage|reg_file|Read_data1~653_combout  & ((\id_stage|reg_file|reg_file[15][30]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~653_combout  & 
// (((\id_stage|reg_file|reg_file[14][30]~q  & \if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[15][30]~q ),
	.datab(\id_stage|reg_file|reg_file[14][30]~q ),
	.datac(\id_stage|reg_file|Read_data1~653_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~654_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~654 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data1~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~646 (
// Equation(s):
// \id_stage|reg_file|Read_data1~646_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][30]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][30]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[10][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~646_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~646 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~647 (
// Equation(s):
// \id_stage|reg_file|Read_data1~647_combout  = (\id_stage|reg_file|Read_data1~646_combout  & ((\id_stage|reg_file|reg_file[11][30]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~646_combout  & 
// (((\id_stage|reg_file|reg_file[9][30]~q  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[11][30]~q ),
	.datab(\id_stage|reg_file|Read_data1~646_combout ),
	.datac(\id_stage|reg_file|reg_file[9][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~647_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~647 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~650 (
// Equation(s):
// \id_stage|reg_file|Read_data1~650_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][30]~q ))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|reg_file[1][30]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][30]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[2][30]~q ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~650_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~650 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~648 (
// Equation(s):
// \id_stage|reg_file|Read_data1~648_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][30]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[4][30]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[4][30]~q ),
	.datac(\id_stage|reg_file|reg_file[5][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~648_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~648 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~649 (
// Equation(s):
// \id_stage|reg_file|Read_data1~649_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~648_combout  & (\id_stage|reg_file|reg_file[7][30]~q )) # (!\id_stage|reg_file|Read_data1~648_combout  & ((\id_stage|reg_file|reg_file[6][30]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~648_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][30]~q ),
	.datac(\id_stage|reg_file|reg_file[6][30]~q ),
	.datad(\id_stage|reg_file|Read_data1~648_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~649_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~649 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~651 (
// Equation(s):
// \id_stage|reg_file|Read_data1~651_combout  = (\id_stage|reg_file|Read_data1~650_combout  & ((\id_stage|reg_file|reg_file[3][30]~q ) # ((!\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1~650_combout  & 
// (((\id_stage|reg_file|Read_data1[0]~16_combout  & \id_stage|reg_file|Read_data1~649_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][30]~q ),
	.datab(\id_stage|reg_file|Read_data1~650_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1~649_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~651_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~651 .lut_mask = 16'hBC8C;
defparam \id_stage|reg_file|Read_data1~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~652 (
// Equation(s):
// \id_stage|reg_file|Read_data1~652_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1[0]~13_combout )) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~647_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~651_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~647_combout ),
	.datad(\id_stage|reg_file|Read_data1~651_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~652_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~652 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~643 (
// Equation(s):
// \id_stage|reg_file|Read_data1~643_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][30]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][30]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~643_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~643 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~644 (
// Equation(s):
// \id_stage|reg_file|Read_data1~644_combout  = (\id_stage|reg_file|Read_data1~643_combout  & (((\id_stage|reg_file|reg_file[31][30]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|Read_data1~643_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[27][30]~q )))

	.dataa(\id_stage|reg_file|Read_data1~643_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][30]~q ),
	.datad(\id_stage|reg_file|reg_file[31][30]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~644_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~644 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data1~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~636 (
// Equation(s):
// \id_stage|reg_file|Read_data1~636_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][30]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][30]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~636_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~636 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~637 (
// Equation(s):
// \id_stage|reg_file|Read_data1~637_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~636_combout  & ((\id_stage|reg_file|reg_file[30][30]~q ))) # (!\id_stage|reg_file|Read_data1~636_combout  & (\id_stage|reg_file|reg_file[26][30]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~636_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][30]~q ),
	.datac(\id_stage|reg_file|reg_file[30][30]~q ),
	.datad(\id_stage|reg_file|Read_data1~636_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~637_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~637 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~638 (
// Equation(s):
// \id_stage|reg_file|Read_data1~638_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][30]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][30]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][30]~q ),
	.datac(\id_stage|reg_file|reg_file[25][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~638_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~638 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~639 (
// Equation(s):
// \id_stage|reg_file|Read_data1~639_combout  = (\id_stage|reg_file|Read_data1~638_combout  & ((\id_stage|reg_file|reg_file[29][30]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~638_combout  & 
// (((\id_stage|reg_file|reg_file[21][30]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][30]~q ),
	.datab(\id_stage|reg_file|Read_data1~638_combout ),
	.datac(\id_stage|reg_file|reg_file[21][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~639_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~639 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~640 (
// Equation(s):
// \id_stage|reg_file|Read_data1~640_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][30]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][30]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][30]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~640_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~640 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~641 (
// Equation(s):
// \id_stage|reg_file|Read_data1~641_combout  = (\id_stage|reg_file|Read_data1~640_combout  & ((\id_stage|reg_file|reg_file[28][30]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~640_combout  & 
// (((\id_stage|reg_file|reg_file[20][30]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][30]~q ),
	.datab(\id_stage|reg_file|Read_data1~640_combout ),
	.datac(\id_stage|reg_file|reg_file[20][30]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~641_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~641 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~642 (
// Equation(s):
// \id_stage|reg_file|Read_data1~642_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~639_combout )) # (!\if_id_buffer|ID_rs1_ind [0] 
// & ((\id_stage|reg_file|Read_data1~641_combout )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~639_combout ),
	.datad(\id_stage|reg_file|Read_data1~641_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~642_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~642 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y21_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~645 (
// Equation(s):
// \id_stage|reg_file|Read_data1~645_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~642_combout  & (\id_stage|reg_file|Read_data1~644_combout )) # (!\id_stage|reg_file|Read_data1~642_combout  & 
// ((\id_stage|reg_file|Read_data1~637_combout ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~642_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|Read_data1~644_combout ),
	.datac(\id_stage|reg_file|Read_data1~637_combout ),
	.datad(\id_stage|reg_file|Read_data1~642_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~645_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~645 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~655 (
// Equation(s):
// \id_stage|reg_file|Read_data1~655_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~652_combout  & (\id_stage|reg_file|Read_data1~654_combout )) # (!\id_stage|reg_file|Read_data1~652_combout  & 
// ((\id_stage|reg_file|Read_data1~645_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~652_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~654_combout ),
	.datac(\id_stage|reg_file|Read_data1~652_combout ),
	.datad(\id_stage|reg_file|Read_data1~645_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~655_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~655 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data1~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~656 (
// Equation(s):
// \id_stage|reg_file|Read_data1~656_combout  = (\wb_stage|Write_Data_RegFile[30]~30_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((\id_stage|reg_file|Read_data1~655_combout  & !\id_stage|reg_file|Read_data1~25_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[30]~30_combout  & (((\id_stage|reg_file|Read_data1~655_combout  & !\id_stage|reg_file|Read_data1~25_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~655_combout ),
	.datad(\id_stage|reg_file|Read_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~656_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~656 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|Read_data1~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y19_N9
dffeas \id_stage|reg_file|Read_data1[30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[30] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~30 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~30_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data1 [30] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|reg_file|Read_data1 [30]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~30 .lut_mask = 16'h3100;
defparam \id_ex_buffer1|EX1_rs1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y11_N27
dffeas \id_ex_buffer1|EX1_rs1[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[30] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[30]~118 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[30]~118_combout  = (\ex_mem_buffer|MEM_ALU_OUT [30] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[30]~30_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [30] & 
// (\wb_stage|Write_Data_RegFile[30]~30_combout  & ((\FA|alu_selA[0]~8_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.datab(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[30]~118_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[30]~118 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[30]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[30]~119 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[30]~119_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[30]~118_combout ) # ((\id_ex_buffer1|EX1_rs1 [30] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [30]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\forwarding_stage|alu_oper1|out[30]~118_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[30]~119_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[30]~119 .lut_mask = 16'h00F8;
defparam \forwarding_stage|alu_oper1|out[30]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~37 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~37_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[30]~119_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~94_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\ex_stage|Add0~94_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\forwarding_stage|alu_oper1|out[30]~119_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~37 .lut_mask = 16'h0F08;
defparam \id_ex_buffer2|EX2_ALU_OPER1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N21
dffeas \id_ex_buffer2|EX2_ALU_OPER1[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[30] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~20 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~20_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [31]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [30]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~20 .lut_mask = 16'hE4E4;
defparam \ex_stage|alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~97 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~97_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftRight0~20_combout  & (\ex_stage|alu|ShiftLeft0~13_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (((\ex_stage|alu|ShiftRight0~96_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~20_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftLeft0~13_combout ),
	.datad(\ex_stage|alu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~97 .lut_mask = 16'hB380;
defparam \ex_stage|alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N24
cycloneive_lcell_comb \ex_stage|alu|Mux24~2 (
// Equation(s):
// \ex_stage|alu|Mux24~2_combout  = (\ex_stage|alu|ShiftLeft0~30_combout  & (!\ex_stage|alu|ShiftLeft0~11_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [3]))

	.dataa(\ex_stage|alu|ShiftLeft0~30_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~2 .lut_mask = 16'h0022;
defparam \ex_stage|alu|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N6
cycloneive_lcell_comb \ex_stage|alu|Mux24~3 (
// Equation(s):
// \ex_stage|alu|Mux24~3_combout  = (\ex_stage|alu|Mux18~5_combout  & (\ex_stage|alu|ShiftRight0~97_combout  & ((\ex_stage|alu|Mux18~4_combout )))) # (!\ex_stage|alu|Mux18~5_combout  & (((\ex_stage|alu|Mux24~2_combout ) # (!\ex_stage|alu|Mux18~4_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~97_combout ),
	.datab(\ex_stage|alu|Mux24~2_combout ),
	.datac(\ex_stage|alu|Mux18~5_combout ),
	.datad(\ex_stage|alu|Mux18~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~3 .lut_mask = 16'hAC0F;
defparam \ex_stage|alu|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~83 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~83_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftLeft0~70_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftLeft0~82_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~82_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~70_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~83 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|Mux24~4 (
// Equation(s):
// \ex_stage|alu|Mux24~4_combout  = (\ex_stage|alu|Mux24~3_combout  & ((\ex_stage|alu|ShiftLeft0~83_combout ) # ((\ex_stage|alu|Mux18~3_combout )))) # (!\ex_stage|alu|Mux24~3_combout  & (((!\ex_stage|alu|Mux18~3_combout  & \ex_stage|alu|ShiftLeft0~59_combout 
// ))))

	.dataa(\ex_stage|alu|Mux24~3_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~83_combout ),
	.datac(\ex_stage|alu|Mux18~3_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~4 .lut_mask = 16'hADA8;
defparam \ex_stage|alu|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N14
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor22 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor22~combout  = \id_ex_buffer2|EX2_ALU_OPER2 [22] $ (\id_ex_buffer2|EX2_ALU_OPER1 [22])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [22]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor22~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor22 .lut_mask = 16'h33CC;
defparam \ex_stage|BDU|cmp1|xor22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|Mux24~1 (
// Equation(s):
// \ex_stage|alu|Mux24~1_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|BDU|cmp1|xor22~combout  & !\ex_stage|alu|Mux10~7_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Add0~69_combout ) # ((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Add0~69_combout ),
	.datab(\ex_stage|alu|Mux4~19_combout ),
	.datac(\ex_stage|BDU|cmp1|xor22~combout ),
	.datad(\ex_stage|alu|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~1 .lut_mask = 16'h33E2;
defparam \ex_stage|alu|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|Mux24~0 (
// Equation(s):
// \ex_stage|alu|Mux24~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [22] & (((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [22])) # (!\ex_stage|alu|Mux4~12_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [22] & (\id_ex_buffer2|EX2_ALU_OPER2 [22] 
// & ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [22]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~0 .lut_mask = 16'hFBA2;
defparam \ex_stage|alu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|Mux24~5 (
// Equation(s):
// \ex_stage|alu|Mux24~5_combout  = (\ex_stage|alu|Mux10~7_combout  & ((\ex_stage|alu|Mux24~1_combout  & (\ex_stage|alu|Mux24~4_combout )) # (!\ex_stage|alu|Mux24~1_combout  & ((!\ex_stage|alu|Mux24~0_combout ))))) # (!\ex_stage|alu|Mux10~7_combout  & 
// (((\ex_stage|alu|Mux24~1_combout ))))

	.dataa(\ex_stage|alu|Mux24~4_combout ),
	.datab(\ex_stage|alu|Mux10~7_combout ),
	.datac(\ex_stage|alu|Mux24~1_combout ),
	.datad(\ex_stage|alu|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~5 .lut_mask = 16'hB0BC;
defparam \ex_stage|alu|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Mux24~6 (
// Equation(s):
// \ex_stage|alu|Mux24~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux24~0_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux24~5_combout ))))

	.dataa(\ex_stage|alu|Mux24~5_combout ),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux24~6 .lut_mask = 16'h0E02;
defparam \ex_stage|alu|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|res[22] (
// Equation(s):
// \ex_stage|alu|res [22] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux24~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [22])))

	.dataa(\ex_stage|alu|Mux24~6_combout ),
	.datab(\ex_stage|alu|res [22]),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [22]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[22] .lut_mask = 16'hAACC;
defparam \ex_stage|alu|res[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[22]~88 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[22]~88_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [22]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [22]),
	.datab(gnd),
	.datac(\idhaz~3_combout ),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[22]~88_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[22]~88 .lut_mask = 16'hF0A0;
defparam \forwarding_stage|alu_oper1|out[22]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[22]~89 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[22]~89_combout  = (\forwarding_stage|alu_oper1|out[22]~87_combout ) # ((\forwarding_stage|alu_oper1|out[22]~88_combout  & ((\ex_stage|Add0~47_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\forwarding_stage|alu_oper1|out[22]~88_combout ),
	.datac(\ex_stage|Add0~47_combout ),
	.datad(\forwarding_stage|alu_oper1|out[22]~87_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[22]~89_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[22]~89 .lut_mask = 16'hFFC4;
defparam \forwarding_stage|alu_oper1|out[22]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N12
cycloneive_lcell_comb \if_stage|Add0~42 (
// Equation(s):
// \if_stage|Add0~42_combout  = (\if_stage|pc_reg|DataOut [22] & ((\if_stage|Add0~41 ) # (GND))) # (!\if_stage|pc_reg|DataOut [22] & (!\if_stage|Add0~41 ))
// \if_stage|Add0~43  = CARRY((\if_stage|pc_reg|DataOut [22]) # (!\if_stage|Add0~41 ))

	.dataa(\if_stage|pc_reg|DataOut [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~41 ),
	.combout(\if_stage|Add0~42_combout ),
	.cout(\if_stage|Add0~43 ));
// synopsys translate_off
defparam \if_stage|Add0~42 .lut_mask = 16'hA5AF;
defparam \if_stage|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~70 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~70_combout  = (\forwarding_stage|alu_oper1|out[22]~89_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\forwarding_stage|alu_oper1|out[22]~89_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~70_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~70 .lut_mask = 16'hB000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y6_N5
dffeas \id_ex_buffer2|EX2_PFC_to_IF[22] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~70_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[22] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[22]~126 (
// Equation(s):
// \if_stage|pc_src_mux|out[22]~126_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [22] & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\if_stage|pc_reg|DataOut [22] & \if_stage|pc_src_mux|out~52_combout )))) # (!\id_ex_buffer2|EX2_PFC_to_IF [22] & 
// (((!\if_stage|pc_reg|DataOut [22] & \if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [22]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_stage|pc_reg|DataOut [22]),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[22]~126_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[22]~126 .lut_mask = 16'h8F88;
defparam \if_stage|pc_src_mux|out[22]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[22]~127 (
// Equation(s):
// \if_stage|pc_src_mux|out[22]~127_combout  = (\if_stage|pc_src_mux|out[22]~126_combout ) # ((\if_stage|Add0~42_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(gnd),
	.datab(\if_stage|Add0~42_combout ),
	.datac(\if_stage|pc_src_mux|out~103_combout ),
	.datad(\if_stage|pc_src_mux|out[22]~126_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[22]~127_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[22]~127 .lut_mask = 16'hFF0C;
defparam \if_stage|pc_src_mux|out[22]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out[22] (
// Equation(s):
// \if_stage|pc_src_mux|out [22] = (!\if_stage|pc_src_mux|out[22]~127_combout  & (((!\forwarding_stage|alu_oper1|out[22]~89_combout ) # (!\if_stage|pc_src_mux|out~49_combout )) # (!\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\if_stage|pc_src_mux|out~49_combout ),
	.datac(\forwarding_stage|alu_oper1|out[22]~89_combout ),
	.datad(\if_stage|pc_src_mux|out[22]~127_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [22]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[22] .lut_mask = 16'h007F;
defparam \if_stage|pc_src_mux|out[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y6_N17
dffeas \if_stage|pc_reg|DataOut[22] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [22]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[22] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N14
cycloneive_lcell_comb \if_stage|Add0~44 (
// Equation(s):
// \if_stage|Add0~44_combout  = (\if_stage|pc_reg|DataOut [23] & (!\if_stage|Add0~43  & VCC)) # (!\if_stage|pc_reg|DataOut [23] & (\if_stage|Add0~43  $ (GND)))
// \if_stage|Add0~45  = CARRY((!\if_stage|pc_reg|DataOut [23] & !\if_stage|Add0~43 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~43 ),
	.combout(\if_stage|Add0~44_combout ),
	.cout(\if_stage|Add0~45 ));
// synopsys translate_off
defparam \if_stage|Add0~44 .lut_mask = 16'h3C03;
defparam \if_stage|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out~128 (
// Equation(s):
// \if_stage|pc_src_mux|out~128_combout  = (\if_stage|pc_src_mux|out~46_combout  & (!\id_stage|BR|Equal0~3_combout  & (\if_stage|Add0~44_combout  & !\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\id_stage|BR|Equal0~3_combout ),
	.datac(\if_stage|Add0~44_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~128_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~128 .lut_mask = 16'h0020;
defparam \if_stage|pc_src_mux|out~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[23]~92 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[23]~92_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [23]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [23]),
	.datac(\idhaz~3_combout ),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[23]~92_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[23]~92 .lut_mask = 16'hF0C0;
defparam \forwarding_stage|alu_oper1|out[23]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[23]~93 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[23]~93_combout  = (\forwarding_stage|alu_oper1|out[23]~91_combout ) # ((\forwarding_stage|alu_oper1|out[23]~92_combout  & ((\ex_stage|Add0~49_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\forwarding_stage|alu_oper1|out[23]~92_combout ),
	.datac(\ex_stage|Add0~49_combout ),
	.datad(\forwarding_stage|alu_oper1|out[23]~91_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[23]~93_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[23]~93 .lut_mask = 16'hFFC4;
defparam \forwarding_stage|alu_oper1|out[23]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N26
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~71 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~71_combout  = (\forwarding_stage|alu_oper1|out[23]~93_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\forwarding_stage|alu_oper1|out[23]~93_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~71_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~71 .lut_mask = 16'h8C00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y7_N27
dffeas \id_ex_buffer2|EX2_PFC_to_IF[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[23] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[23]~129 (
// Equation(s):
// \if_stage|pc_src_mux|out[23]~129_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [23] & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\if_stage|pc_reg|DataOut [23] & \if_stage|pc_src_mux|out~52_combout )))) # (!\id_ex_buffer2|EX2_PFC_to_IF [23] & 
// (!\if_stage|pc_reg|DataOut [23] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [23]),
	.datab(\if_stage|pc_reg|DataOut [23]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[23]~129_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[23]~129 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[23]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out[23] (
// Equation(s):
// \if_stage|pc_src_mux|out [23] = (!\if_stage|pc_src_mux|out~128_combout  & (!\if_stage|pc_src_mux|out[23]~129_combout  & ((!\if_stage|pc_src_mux|out~105_combout ) # (!\forwarding_stage|alu_oper1|out[23]~93_combout ))))

	.dataa(\if_stage|pc_src_mux|out~128_combout ),
	.datab(\if_stage|pc_src_mux|out[23]~129_combout ),
	.datac(\forwarding_stage|alu_oper1|out[23]~93_combout ),
	.datad(\if_stage|pc_src_mux|out~105_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [23]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[23] .lut_mask = 16'h0111;
defparam \if_stage|pc_src_mux|out[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y7_N1
dffeas \if_stage|pc_reg|DataOut[23] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [23]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[23] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N2
cycloneive_lcell_comb \if_id_buffer|ID_PC~24 (
// Equation(s):
// \if_id_buffer|ID_PC~24_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [23]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~24 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N3
dffeas \if_id_buffer|ID_PC[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[23] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~23 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~23_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [23] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [23]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~23 .lut_mask = 16'h4044;
defparam \id_ex_buffer1|EX1_PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N13
dffeas \id_ex_buffer1|EX1_PC[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[23] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N6
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~23 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~23_combout  = (\id_ex_buffer1|EX1_PC [23] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_PC [23]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~23 .lut_mask = 16'hA0AA;
defparam \id_ex_buffer2|EX2_PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y11_N23
dffeas \id_ex_buffer2|EX2_PC[23] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~23_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[23] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N16
cycloneive_lcell_comb \ex_stage|Add0~51 (
// Equation(s):
// \ex_stage|Add0~51_combout  = (\id_ex_buffer2|EX2_PC [24] & (\ex_stage|Add0~50  $ (GND))) # (!\id_ex_buffer2|EX2_PC [24] & (!\ex_stage|Add0~50  & VCC))
// \ex_stage|Add0~52  = CARRY((\id_ex_buffer2|EX2_PC [24] & !\ex_stage|Add0~50 ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~50 ),
	.combout(\ex_stage|Add0~51_combout ),
	.cout(\ex_stage|Add0~52 ));
// synopsys translate_off
defparam \ex_stage|Add0~51 .lut_mask = 16'hC30C;
defparam \ex_stage|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[24]~96 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[24]~96_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [24]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [24]),
	.datab(\idhaz~3_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[24]~96_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[24]~96 .lut_mask = 16'hCC88;
defparam \forwarding_stage|alu_oper1|out[24]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y10_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[24]~97 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[24]~97_combout  = (\forwarding_stage|alu_oper1|out[24]~95_combout ) # ((\forwarding_stage|alu_oper1|out[24]~96_combout  & ((\ex_stage|Add0~51_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|Add0~51_combout ),
	.datac(\forwarding_stage|alu_oper1|out[24]~96_combout ),
	.datad(\forwarding_stage|alu_oper1|out[24]~95_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[24]~97_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[24]~97 .lut_mask = 16'hFFD0;
defparam \forwarding_stage|alu_oper1|out[24]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N2
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~72 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~72_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[24]~97_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\forwarding_stage|alu_oper1|out[24]~97_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~72_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~72 .lut_mask = 16'h8C00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y7_N3
dffeas \id_ex_buffer2|EX2_PFC_to_IF[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~72_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[24] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out[24]~131 (
// Equation(s):
// \if_stage|pc_src_mux|out[24]~131_combout  = (\if_stage|pc_reg|DataOut [24] & (\id_ex_buffer2|EX2_PFC_to_IF [24] & (\ex_stage|Wrong_prediction~0_combout ))) # (!\if_stage|pc_reg|DataOut [24] & ((\if_stage|pc_src_mux|out~52_combout ) # 
// ((\id_ex_buffer2|EX2_PFC_to_IF [24] & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_stage|pc_reg|DataOut [24]),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [24]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[24]~131_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[24]~131 .lut_mask = 16'hD5C0;
defparam \if_stage|pc_src_mux|out[24]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N16
cycloneive_lcell_comb \if_stage|Add0~46 (
// Equation(s):
// \if_stage|Add0~46_combout  = (\if_stage|pc_reg|DataOut [24] & ((\if_stage|Add0~45 ) # (GND))) # (!\if_stage|pc_reg|DataOut [24] & (!\if_stage|Add0~45 ))
// \if_stage|Add0~47  = CARRY((\if_stage|pc_reg|DataOut [24]) # (!\if_stage|Add0~45 ))

	.dataa(\if_stage|pc_reg|DataOut [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~45 ),
	.combout(\if_stage|Add0~46_combout ),
	.cout(\if_stage|Add0~47 ));
// synopsys translate_off
defparam \if_stage|Add0~46 .lut_mask = 16'hA5AF;
defparam \if_stage|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out~130 (
// Equation(s):
// \if_stage|pc_src_mux|out~130_combout  = (\if_stage|pc_src_mux|out~46_combout  & (!\id_stage|BR|Equal0~3_combout  & (\if_stage|Add0~46_combout  & !\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\id_stage|BR|Equal0~3_combout ),
	.datac(\if_stage|Add0~46_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~130_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~130 .lut_mask = 16'h0020;
defparam \if_stage|pc_src_mux|out~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[24] (
// Equation(s):
// \if_stage|pc_src_mux|out [24] = (!\if_stage|pc_src_mux|out[24]~131_combout  & (!\if_stage|pc_src_mux|out~130_combout  & ((!\if_stage|pc_src_mux|out~105_combout ) # (!\forwarding_stage|alu_oper1|out[24]~97_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out[24]~97_combout ),
	.datab(\if_stage|pc_src_mux|out[24]~131_combout ),
	.datac(\if_stage|pc_src_mux|out~130_combout ),
	.datad(\if_stage|pc_src_mux|out~105_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [24]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[24] .lut_mask = 16'h0103;
defparam \if_stage|pc_src_mux|out[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y7_N11
dffeas \if_stage|pc_reg|DataOut[24] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [24]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[24] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N18
cycloneive_lcell_comb \if_id_buffer|ID_PC~25 (
// Equation(s):
// \if_id_buffer|ID_PC~25_combout  = (!\if_stage|pc_reg|DataOut [24] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [24]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~25 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N19
dffeas \if_id_buffer|ID_PC[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[24] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N28
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~24 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~24_combout  = (\if_id_buffer|ID_PC [24] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_PC [24]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~24 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N29
dffeas \id_ex_buffer1|EX1_PC[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[24] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N14
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~24 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~24_combout  = (\id_ex_buffer1|EX1_PC [24] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_PC [24]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~24 .lut_mask = 16'hF300;
defparam \id_ex_buffer2|EX2_PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N15
dffeas \id_ex_buffer2|EX2_PC[24] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[24] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N18
cycloneive_lcell_comb \ex_stage|Add0~53 (
// Equation(s):
// \ex_stage|Add0~53_combout  = (\id_ex_buffer2|EX2_PC [25] & (!\ex_stage|Add0~52 )) # (!\id_ex_buffer2|EX2_PC [25] & ((\ex_stage|Add0~52 ) # (GND)))
// \ex_stage|Add0~54  = CARRY((!\ex_stage|Add0~52 ) # (!\id_ex_buffer2|EX2_PC [25]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~52 ),
	.combout(\ex_stage|Add0~53_combout ),
	.cout(\ex_stage|Add0~54 ));
// synopsys translate_off
defparam \ex_stage|Add0~53 .lut_mask = 16'h3C3F;
defparam \ex_stage|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[25]~100 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[25]~100_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [25]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [25]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[25]~100_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[25]~100 .lut_mask = 16'hFC00;
defparam \forwarding_stage|alu_oper1|out[25]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y12_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[25]~101 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[25]~101_combout  = (\forwarding_stage|alu_oper1|out[25]~99_combout ) # ((\forwarding_stage|alu_oper1|out[25]~100_combout  & ((\ex_stage|Add0~53_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\ex_stage|Add0~53_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\forwarding_stage|alu_oper1|out[25]~100_combout ),
	.datad(\forwarding_stage|alu_oper1|out[25]~99_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[25]~101_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[25]~101 .lut_mask = 16'hFFB0;
defparam \forwarding_stage|alu_oper1|out[25]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N18
cycloneive_lcell_comb \if_stage|Add0~48 (
// Equation(s):
// \if_stage|Add0~48_combout  = (\if_stage|pc_reg|DataOut [25] & (!\if_stage|Add0~47  & VCC)) # (!\if_stage|pc_reg|DataOut [25] & (\if_stage|Add0~47  $ (GND)))
// \if_stage|Add0~49  = CARRY((!\if_stage|pc_reg|DataOut [25] & !\if_stage|Add0~47 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~47 ),
	.combout(\if_stage|Add0~48_combout ),
	.cout(\if_stage|Add0~49 ));
// synopsys translate_off
defparam \if_stage|Add0~48 .lut_mask = 16'h3C03;
defparam \if_stage|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N22
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~73 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~73_combout  = (\forwarding_stage|alu_oper1|out[25]~101_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\forwarding_stage|alu_oper1|out[25]~101_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~73_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~73 .lut_mask = 16'hB000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y6_N23
dffeas \id_ex_buffer2|EX2_PFC_to_IF[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[25] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out[25]~132 (
// Equation(s):
// \if_stage|pc_src_mux|out[25]~132_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [25] & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\if_stage|pc_reg|DataOut [25] & \if_stage|pc_src_mux|out~52_combout )))) # (!\id_ex_buffer2|EX2_PFC_to_IF [25] & 
// (((!\if_stage|pc_reg|DataOut [25] & \if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [25]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\if_stage|pc_reg|DataOut [25]),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[25]~132 .lut_mask = 16'h8F88;
defparam \if_stage|pc_src_mux|out[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out[25]~133 (
// Equation(s):
// \if_stage|pc_src_mux|out[25]~133_combout  = (\if_stage|pc_src_mux|out[25]~132_combout ) # ((\if_stage|Add0~48_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(gnd),
	.datab(\if_stage|Add0~48_combout ),
	.datac(\if_stage|pc_src_mux|out~103_combout ),
	.datad(\if_stage|pc_src_mux|out[25]~132_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[25]~133 .lut_mask = 16'hFF0C;
defparam \if_stage|pc_src_mux|out[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y6_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[25] (
// Equation(s):
// \if_stage|pc_src_mux|out [25] = (!\if_stage|pc_src_mux|out[25]~133_combout  & (((!\forwarding_stage|alu_oper1|out[25]~101_combout ) # (!\if_stage|pc_src_mux|out~49_combout )) # (!\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\if_stage|pc_src_mux|out~49_combout ),
	.datac(\forwarding_stage|alu_oper1|out[25]~101_combout ),
	.datad(\if_stage|pc_src_mux|out[25]~133_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [25]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[25] .lut_mask = 16'h007F;
defparam \if_stage|pc_src_mux|out[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y6_N31
dffeas \if_stage|pc_reg|DataOut[25] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [25]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[25] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N24
cycloneive_lcell_comb \if_id_buffer|ID_PC~26 (
// Equation(s):
// \if_id_buffer|ID_PC~26_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [25]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~26 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N25
dffeas \if_id_buffer|ID_PC[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[25] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~25 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~25_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [25] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [25]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~25 .lut_mask = 16'h4044;
defparam \id_ex_buffer1|EX1_PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N5
dffeas \id_ex_buffer1|EX1_PC[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[25] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N6
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~25 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~25_combout  = (\id_ex_buffer1|EX1_PC [25] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_PC [25]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~25 .lut_mask = 16'hF300;
defparam \id_ex_buffer2|EX2_PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y8_N7
dffeas \id_ex_buffer2|EX2_PC[25] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[25] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N20
cycloneive_lcell_comb \ex_stage|Add0~55 (
// Equation(s):
// \ex_stage|Add0~55_combout  = (\id_ex_buffer2|EX2_PC [26] & (\ex_stage|Add0~54  $ (GND))) # (!\id_ex_buffer2|EX2_PC [26] & (!\ex_stage|Add0~54  & VCC))
// \ex_stage|Add0~56  = CARRY((\id_ex_buffer2|EX2_PC [26] & !\ex_stage|Add0~54 ))

	.dataa(\id_ex_buffer2|EX2_PC [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~54 ),
	.combout(\ex_stage|Add0~55_combout ),
	.cout(\ex_stage|Add0~56 ));
// synopsys translate_off
defparam \ex_stage|Add0~55 .lut_mask = 16'hA50A;
defparam \ex_stage|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[26]~104 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[26]~104_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [26]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [26]),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\idhaz~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[26]~104_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[26]~104 .lut_mask = 16'hE0E0;
defparam \forwarding_stage|alu_oper1|out[26]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y11_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[26]~105 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[26]~105_combout  = (\forwarding_stage|alu_oper1|out[26]~103_combout ) # ((\forwarding_stage|alu_oper1|out[26]~104_combout  & ((\ex_stage|Add0~55_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|Add0~55_combout ),
	.datac(\forwarding_stage|alu_oper1|out[26]~103_combout ),
	.datad(\forwarding_stage|alu_oper1|out[26]~104_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[26]~105 .lut_mask = 16'hFDF0;
defparam \forwarding_stage|alu_oper1|out[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N22
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~74 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~74_combout  = (\forwarding_stage|alu_oper1|out[26]~105_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\forwarding_stage|alu_oper1|out[26]~105_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~74_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~74 .lut_mask = 16'h8C00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y7_N23
dffeas \id_ex_buffer2|EX2_PFC_to_IF[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~74_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[26] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out[26]~135 (
// Equation(s):
// \if_stage|pc_src_mux|out[26]~135_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [26] & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\if_stage|pc_reg|DataOut [26] & \if_stage|pc_src_mux|out~52_combout )))) # (!\id_ex_buffer2|EX2_PFC_to_IF [26] & 
// (!\if_stage|pc_reg|DataOut [26] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [26]),
	.datab(\if_stage|pc_reg|DataOut [26]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[26]~135_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[26]~135 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[26]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N20
cycloneive_lcell_comb \if_stage|Add0~50 (
// Equation(s):
// \if_stage|Add0~50_combout  = (\if_stage|pc_reg|DataOut [26] & ((\if_stage|Add0~49 ) # (GND))) # (!\if_stage|pc_reg|DataOut [26] & (!\if_stage|Add0~49 ))
// \if_stage|Add0~51  = CARRY((\if_stage|pc_reg|DataOut [26]) # (!\if_stage|Add0~49 ))

	.dataa(\if_stage|pc_reg|DataOut [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~49 ),
	.combout(\if_stage|Add0~50_combout ),
	.cout(\if_stage|Add0~51 ));
// synopsys translate_off
defparam \if_stage|Add0~50 .lut_mask = 16'hA5AF;
defparam \if_stage|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~134 (
// Equation(s):
// \if_stage|pc_src_mux|out~134_combout  = (\if_stage|Add0~50_combout  & (!\id_stage|BR|Equal0~3_combout  & (\if_stage|pc_src_mux|out~46_combout  & !\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\if_stage|Add0~50_combout ),
	.datab(\id_stage|BR|Equal0~3_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~134_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~134 .lut_mask = 16'h0020;
defparam \if_stage|pc_src_mux|out~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[26] (
// Equation(s):
// \if_stage|pc_src_mux|out [26] = (!\if_stage|pc_src_mux|out[26]~135_combout  & (!\if_stage|pc_src_mux|out~134_combout  & ((!\forwarding_stage|alu_oper1|out[26]~105_combout ) # (!\if_stage|pc_src_mux|out~105_combout ))))

	.dataa(\if_stage|pc_src_mux|out[26]~135_combout ),
	.datab(\if_stage|pc_src_mux|out~105_combout ),
	.datac(\forwarding_stage|alu_oper1|out[26]~105_combout ),
	.datad(\if_stage|pc_src_mux|out~134_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [26]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[26] .lut_mask = 16'h0015;
defparam \if_stage|pc_src_mux|out[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y7_N9
dffeas \if_stage|pc_reg|DataOut[26] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [26]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[26] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N24
cycloneive_lcell_comb \if_id_buffer|ID_PC~27 (
// Equation(s):
// \if_id_buffer|ID_PC~27_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [26]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~27 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N25
dffeas \if_id_buffer|ID_PC[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[26] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N28
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~26 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~26_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [26] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\if_id_buffer|ID_PC [26]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~26 .lut_mask = 16'h4404;
defparam \id_ex_buffer1|EX1_PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N29
dffeas \id_ex_buffer1|EX1_PC[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[26] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y11_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~26 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~26_combout  = (\id_ex_buffer1|EX1_PC [26] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_PC [26]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~26 .lut_mask = 16'hAF00;
defparam \id_ex_buffer2|EX2_PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y11_N5
dffeas \id_ex_buffer2|EX2_PC[26] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[26] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N22
cycloneive_lcell_comb \ex_stage|Add0~57 (
// Equation(s):
// \ex_stage|Add0~57_combout  = (\id_ex_buffer2|EX2_PC [27] & (!\ex_stage|Add0~56 )) # (!\id_ex_buffer2|EX2_PC [27] & ((\ex_stage|Add0~56 ) # (GND)))
// \ex_stage|Add0~58  = CARRY((!\ex_stage|Add0~56 ) # (!\id_ex_buffer2|EX2_PC [27]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|Add0~56 ),
	.combout(\ex_stage|Add0~57_combout ),
	.cout(\ex_stage|Add0~58 ));
// synopsys translate_off
defparam \ex_stage|Add0~57 .lut_mask = 16'h3C3F;
defparam \ex_stage|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[27]~108 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[27]~108_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [27]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [27]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[27]~108 .lut_mask = 16'hFC00;
defparam \forwarding_stage|alu_oper1|out[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[27]~109 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[27]~109_combout  = (\forwarding_stage|alu_oper1|out[27]~107_combout ) # ((\forwarding_stage|alu_oper1|out[27]~108_combout  & ((\ex_stage|Add0~57_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\ex_stage|Add0~57_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\forwarding_stage|alu_oper1|out[27]~108_combout ),
	.datad(\forwarding_stage|alu_oper1|out[27]~107_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[27]~109 .lut_mask = 16'hFFB0;
defparam \forwarding_stage|alu_oper1|out[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N24
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~75 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~75_combout  = (\forwarding_stage|alu_oper1|out[27]~109_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out[27]~109_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~75_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~75 .lut_mask = 16'h8A00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N25
dffeas \id_ex_buffer2|EX2_PFC_to_IF[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[27] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N22
cycloneive_lcell_comb \if_stage|Add0~52 (
// Equation(s):
// \if_stage|Add0~52_combout  = (\if_stage|pc_reg|DataOut [27] & (!\if_stage|Add0~51  & VCC)) # (!\if_stage|pc_reg|DataOut [27] & (\if_stage|Add0~51  $ (GND)))
// \if_stage|Add0~53  = CARRY((!\if_stage|pc_reg|DataOut [27] & !\if_stage|Add0~51 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~51 ),
	.combout(\if_stage|Add0~52_combout ),
	.cout(\if_stage|Add0~53 ));
// synopsys translate_off
defparam \if_stage|Add0~52 .lut_mask = 16'h3C03;
defparam \if_stage|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[27]~136 (
// Equation(s):
// \if_stage|pc_src_mux|out[27]~136_combout  = (\ex_stage|Wrong_prediction~0_combout  & ((\id_ex_buffer2|EX2_PFC_to_IF [27]) # ((\if_stage|Add0~52_combout  & !\if_stage|pc_src_mux|out~103_combout )))) # (!\ex_stage|Wrong_prediction~0_combout  & 
// (((\if_stage|Add0~52_combout  & !\if_stage|pc_src_mux|out~103_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [27]),
	.datac(\if_stage|Add0~52_combout ),
	.datad(\if_stage|pc_src_mux|out~103_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[27]~136_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[27]~136 .lut_mask = 16'h88F8;
defparam \if_stage|pc_src_mux|out[27]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out[27]~137 (
// Equation(s):
// \if_stage|pc_src_mux|out[27]~137_combout  = (\if_stage|pc_src_mux|out[27]~136_combout ) # ((!\if_stage|pc_reg|DataOut [27] & \if_stage|pc_src_mux|out~52_combout ))

	.dataa(\if_stage|pc_reg|DataOut [27]),
	.datab(gnd),
	.datac(\if_stage|pc_src_mux|out[27]~136_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[27]~137_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[27]~137 .lut_mask = 16'hF5F0;
defparam \if_stage|pc_src_mux|out[27]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out[27] (
// Equation(s):
// \if_stage|pc_src_mux|out [27] = (!\if_stage|pc_src_mux|out[27]~137_combout  & (((!\if_stage|pc_src_mux|out~49_combout ) # (!\forwarding_stage|alu_oper1|out[27]~109_combout )) # (!\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(\if_stage|pc_src_mux|out[27]~137_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\forwarding_stage|alu_oper1|out[27]~109_combout ),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [27]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[27] .lut_mask = 16'h1555;
defparam \if_stage|pc_src_mux|out[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N23
dffeas \if_stage|pc_reg|DataOut[27] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [27]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[27] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N26
cycloneive_lcell_comb \if_id_buffer|ID_PC~28 (
// Equation(s):
// \if_id_buffer|ID_PC~28_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [27]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~28 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N27
dffeas \if_id_buffer|ID_PC[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[27] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~27 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~27_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [27] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\rst~input_o ),
	.datac(\if_id_buffer|ID_PC [27]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~27 .lut_mask = 16'h4050;
defparam \id_ex_buffer1|EX1_PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y8_N21
dffeas \id_ex_buffer1|EX1_PC[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[27] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~27 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~27_combout  = (\id_ex_buffer1|EX1_PC [27] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_PC [27]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~27 .lut_mask = 16'hF300;
defparam \id_ex_buffer2|EX2_PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y8_N13
dffeas \id_ex_buffer2|EX2_PC[27] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[27] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N0
cycloneive_lcell_comb \ex_stage|Add0~92 (
// Equation(s):
// \ex_stage|Add0~92_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~59_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [28])))

	.dataa(gnd),
	.datab(\ex_stage|Add0~59_combout ),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|alu|res [28]),
	.cin(gnd),
	.combout(\ex_stage|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~92 .lut_mask = 16'hCFC0;
defparam \ex_stage|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y12_N1
dffeas \ex_mem_buffer|MEM_ALU_OUT[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~92_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[28] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N22
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[28]~89 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[28]~89_combout  = (\forwarding_stage|store_rs2_mux|out[28]~88_combout  & ((\forwarding_stage|alu_oper2|out~0_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [28] & \forwarding_stage|store_rs2_mux|out~100_combout )))) # 
// (!\forwarding_stage|store_rs2_mux|out[28]~88_combout  & (\ex_mem_buffer|MEM_ALU_OUT [28] & ((\forwarding_stage|store_rs2_mux|out~100_combout ))))

	.dataa(\forwarding_stage|store_rs2_mux|out[28]~88_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.datac(\forwarding_stage|alu_oper2|out~0_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[28]~89 .lut_mask = 16'hECA0;
defparam \forwarding_stage|store_rs2_mux|out[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N18
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[28]~90 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[28]~90_combout  = (\forwarding_stage|store_rs2_mux|out[28]~89_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~92_combout ))

	.dataa(gnd),
	.datab(\idhaz2~3_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[28]~89_combout ),
	.datad(\ex_stage|Add0~92_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[28]~90 .lut_mask = 16'hFCF0;
defparam \forwarding_stage|store_rs2_mux|out[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y12_N19
dffeas \id_ex_buffer2|EX2_rs2_out[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[28]~90_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[28] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[28]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[28]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [28]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[28]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y12_N29
dffeas \ex_mem_buffer|MEM_rs2[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[28] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N2
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[28]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[28]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[28]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N3
dffeas \mem_wb_buffer|WB_ALU_OUT[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[28] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N12
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[28]~28 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[28]~28_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [28])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [28])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_Data_mem_out [28]),
	.datad(\mem_wb_buffer|WB_ALU_OUT [28]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[28]~28 .lut_mask = 16'hF3C0;
defparam \wb_stage|Write_Data_RegFile[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~594 (
// Equation(s):
// \id_stage|reg_file|Read_data1~594_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][28]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][28]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~594_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~594 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~595 (
// Equation(s):
// \id_stage|reg_file|Read_data1~595_combout  = (\id_stage|reg_file|Read_data1~594_combout  & (((\id_stage|reg_file|reg_file[30][28]~q ) # (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~594_combout  & 
// (\id_stage|reg_file|reg_file[26][28]~q  & ((\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|Read_data1~594_combout ),
	.datab(\id_stage|reg_file|reg_file[26][28]~q ),
	.datac(\id_stage|reg_file|reg_file[30][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~595_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~595 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data1~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~601 (
// Equation(s):
// \id_stage|reg_file|Read_data1~601_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][28]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~601_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~601 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~602 (
// Equation(s):
// \id_stage|reg_file|Read_data1~602_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~601_combout  & (\id_stage|reg_file|reg_file[31][28]~q )) # (!\id_stage|reg_file|Read_data1~601_combout  & ((\id_stage|reg_file|reg_file[27][28]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~601_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][28]~q ),
	.datad(\id_stage|reg_file|Read_data1~601_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~602_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~602 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~598 (
// Equation(s):
// \id_stage|reg_file|Read_data1~598_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][28]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[16][28]~q ),
	.datac(\id_stage|reg_file|reg_file[24][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~598_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~598 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~599 (
// Equation(s):
// \id_stage|reg_file|Read_data1~599_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~598_combout  & (\id_stage|reg_file|reg_file[28][28]~q )) # (!\id_stage|reg_file|Read_data1~598_combout  & ((\id_stage|reg_file|reg_file[20][28]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~598_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][28]~q ),
	.datad(\id_stage|reg_file|Read_data1~598_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~599_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~599 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~596 (
// Equation(s):
// \id_stage|reg_file|Read_data1~596_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][28]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][28]~q ),
	.datac(\id_stage|reg_file|reg_file[25][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~596_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~596 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~597 (
// Equation(s):
// \id_stage|reg_file|Read_data1~597_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~596_combout  & (\id_stage|reg_file|reg_file[29][28]~q )) # (!\id_stage|reg_file|Read_data1~596_combout  & ((\id_stage|reg_file|reg_file[21][28]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~596_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][28]~q ),
	.datad(\id_stage|reg_file|Read_data1~596_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~597_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~597 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~600 (
// Equation(s):
// \id_stage|reg_file|Read_data1~600_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~597_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|Read_data1~599_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~599_combout ),
	.datad(\id_stage|reg_file|Read_data1~597_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~600_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~600 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~603 (
// Equation(s):
// \id_stage|reg_file|Read_data1~603_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~600_combout  & ((\id_stage|reg_file|Read_data1~602_combout ))) # (!\id_stage|reg_file|Read_data1~600_combout  & 
// (\id_stage|reg_file|Read_data1~595_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~600_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~595_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~602_combout ),
	.datad(\id_stage|reg_file|Read_data1~600_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~603_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~603 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~611 (
// Equation(s):
// \id_stage|reg_file|Read_data1~611_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][28]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][28]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[12][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~611_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~611 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~612 (
// Equation(s):
// \id_stage|reg_file|Read_data1~612_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~611_combout  & (\id_stage|reg_file|reg_file[15][28]~q )) # (!\id_stage|reg_file|Read_data1~611_combout  & ((\id_stage|reg_file|reg_file[14][28]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~611_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~611_combout ),
	.datad(\id_stage|reg_file|reg_file[14][28]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~612_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~612 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~604 (
// Equation(s):
// \id_stage|reg_file|Read_data1~604_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][28]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][28]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[10][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~604_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~604 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~605 (
// Equation(s):
// \id_stage|reg_file|Read_data1~605_combout  = (\id_stage|reg_file|Read_data1~604_combout  & ((\id_stage|reg_file|reg_file[11][28]~q ) # ((!\if_id_buffer|ID_rs1_ind [0])))) # (!\id_stage|reg_file|Read_data1~604_combout  & 
// (((\id_stage|reg_file|reg_file[9][28]~q  & \if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[11][28]~q ),
	.datab(\id_stage|reg_file|reg_file[9][28]~q ),
	.datac(\id_stage|reg_file|Read_data1~604_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~605_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~605 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data1~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~608 (
// Equation(s):
// \id_stage|reg_file|Read_data1~608_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1[0]~17_combout )) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][28]~q )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][28]~q )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][28]~q ),
	.datad(\id_stage|reg_file|reg_file[1][28]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~608_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~608 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~606 (
// Equation(s):
// \id_stage|reg_file|Read_data1~606_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][28]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[4][28]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][28]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~606_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~606 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~607 (
// Equation(s):
// \id_stage|reg_file|Read_data1~607_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~606_combout  & (\id_stage|reg_file|reg_file[7][28]~q )) # (!\id_stage|reg_file|Read_data1~606_combout  & ((\id_stage|reg_file|reg_file[6][28]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~606_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][28]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][28]~q ),
	.datad(\id_stage|reg_file|Read_data1~606_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~607_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~607 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~609 (
// Equation(s):
// \id_stage|reg_file|Read_data1~609_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~608_combout  & (\id_stage|reg_file|reg_file[3][28]~q )) # (!\id_stage|reg_file|Read_data1~608_combout  & 
// ((\id_stage|reg_file|Read_data1~607_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1~608_combout ))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1~608_combout ),
	.datac(\id_stage|reg_file|reg_file[3][28]~q ),
	.datad(\id_stage|reg_file|Read_data1~607_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~609_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~609 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data1~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~610 (
// Equation(s):
// \id_stage|reg_file|Read_data1~610_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1[0]~13_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~605_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~609_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~605_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datad(\id_stage|reg_file|Read_data1~609_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~610_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~610 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data1~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~613 (
// Equation(s):
// \id_stage|reg_file|Read_data1~613_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~610_combout  & ((\id_stage|reg_file|Read_data1~612_combout ))) # (!\id_stage|reg_file|Read_data1~610_combout  & 
// (\id_stage|reg_file|Read_data1~603_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~610_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~603_combout ),
	.datab(\id_stage|reg_file|Read_data1~612_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datad(\id_stage|reg_file|Read_data1~610_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~613_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~613 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data1~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~614 (
// Equation(s):
// \id_stage|reg_file|Read_data1~614_combout  = (\wb_stage|Write_Data_RegFile[28]~28_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~613_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[28]~28_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~613_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~613_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~614_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~614 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y17_N31
dffeas \id_stage|reg_file|Read_data1[28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[28] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~28 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~28_combout  = (\id_stage|reg_file|Read_data1 [28] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [28]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~28 .lut_mask = 16'h00A2;
defparam \id_ex_buffer1|EX1_rs1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y13_N5
dffeas \id_ex_buffer1|EX1_rs1[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[28] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[28]~110 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[28]~110_combout  = (\wb_stage|Write_Data_RegFile[28]~28_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [28] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[28]~28_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [28] & (\FA|alu_selA[1]~9_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[28]~28_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [28]),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[28]~110_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[28]~110 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper1|out[28]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[28]~111 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[28]~111_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[28]~110_combout ) # ((\id_ex_buffer1|EX1_rs1 [28] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [28]),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[28]~110_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[28]~111_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[28]~111 .lut_mask = 16'h3320;
defparam \forwarding_stage|alu_oper1|out[28]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~35 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~35_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[28]~111_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~92_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\forwarding_stage|alu_oper1|out[28]~111_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\ex_stage|Add0~92_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~35 .lut_mask = 16'h5444;
defparam \id_ex_buffer2|EX2_ALU_OPER1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y12_N13
dffeas \id_ex_buffer2|EX2_ALU_OPER1[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[28] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N26
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor28 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor28~combout  = \id_ex_buffer2|EX2_ALU_OPER1 [28] $ (\id_ex_buffer2|EX2_ALU_OPER2 [28])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor28~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor28 .lut_mask = 16'h3C3C;
defparam \ex_stage|BDU|cmp1|xor28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~105 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~105_combout  = (!\ex_stage|alu|Mux4~1_combout  & ((\ex_stage|alu|ShiftRight0~19_combout ) # ((\ex_stage|alu|ShiftRight0~20_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [1]))))

	.dataa(\ex_stage|alu|ShiftRight0~20_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\ex_stage|alu|Mux4~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~105 .lut_mask = 16'h0F08;
defparam \ex_stage|alu|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N20
cycloneive_lcell_comb \ex_stage|alu|Mux30~3 (
// Equation(s):
// \ex_stage|alu|Mux30~3_combout  = (\ex_stage|alu|Mux31~1_combout  & ((\ex_stage|alu|Mux31~2_combout  & ((\ex_stage|alu|ShiftRight0~105_combout ))) # (!\ex_stage|alu|Mux31~2_combout  & (\ex_stage|BDU|cmp1|xor28~combout )))) # (!\ex_stage|alu|Mux31~1_combout 
//  & (((!\ex_stage|alu|Mux31~2_combout ))))

	.dataa(\ex_stage|alu|Mux31~1_combout ),
	.datab(\ex_stage|BDU|cmp1|xor28~combout ),
	.datac(\ex_stage|alu|ShiftRight0~105_combout ),
	.datad(\ex_stage|alu|Mux31~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~3 .lut_mask = 16'hA0DD;
defparam \ex_stage|alu|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~98 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~98_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [27]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [28]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~98 .lut_mask = 16'hE4E4;
defparam \ex_stage|alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|Mux30~1 (
// Equation(s):
// \ex_stage|alu|Mux30~1_combout  = (\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux4~1_combout )))) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux4~1_combout  & (\ex_stage|alu|ShiftLeft0~88_combout )) # (!\ex_stage|alu|Mux4~1_combout  & 
// ((\ex_stage|alu|ShiftLeft0~98_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~88_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~98_combout ),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~1 .lut_mask = 16'hEE30;
defparam \ex_stage|alu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N14
cycloneive_lcell_comb \ex_stage|alu|Mux30~2 (
// Equation(s):
// \ex_stage|alu|Mux30~2_combout  = (\ex_stage|alu|Mux30~1_combout  & ((\ex_stage|alu|ShiftLeft0~77_combout ) # ((!\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux30~1_combout  & (((\ex_stage|alu|ShiftLeft0~92_combout  & \ex_stage|alu|Mux4~0_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftLeft0~77_combout ),
	.datab(\ex_stage|alu|Mux30~1_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~92_combout ),
	.datad(\ex_stage|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~2 .lut_mask = 16'hB8CC;
defparam \ex_stage|alu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~97 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~97_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftLeft0~24_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~53_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~53_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~24_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~97 .lut_mask = 16'hCACA;
defparam \ex_stage|alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N14
cycloneive_lcell_comb \ex_stage|alu|Mux30~4 (
// Equation(s):
// \ex_stage|alu|Mux30~4_combout  = (\ex_stage|alu|Mux31~0_combout  & (\ex_stage|alu|Mux30~3_combout )) # (!\ex_stage|alu|Mux31~0_combout  & ((\ex_stage|alu|Mux30~3_combout  & (\ex_stage|alu|Mux30~2_combout )) # (!\ex_stage|alu|Mux30~3_combout  & 
// ((\ex_stage|alu|ShiftLeft0~97_combout )))))

	.dataa(\ex_stage|alu|Mux31~0_combout ),
	.datab(\ex_stage|alu|Mux30~3_combout ),
	.datac(\ex_stage|alu|Mux30~2_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~4 .lut_mask = 16'hD9C8;
defparam \ex_stage|alu|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N30
cycloneive_lcell_comb \ex_stage|alu|Mux30~5 (
// Equation(s):
// \ex_stage|alu|Mux30~5_combout  = (\ex_stage|alu|Mux31~3_combout  & ((\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Mux30~4_combout ))) # (!\ex_stage|alu|Mux4~10_combout  & (\ex_stage|alu|Add0~87_combout )))) # (!\ex_stage|alu|Mux31~3_combout  & 
// (((!\ex_stage|alu|Mux4~10_combout ))))

	.dataa(\ex_stage|alu|Add0~87_combout ),
	.datab(\ex_stage|alu|Mux30~4_combout ),
	.datac(\ex_stage|alu|Mux31~3_combout ),
	.datad(\ex_stage|alu|Mux4~10_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~5 .lut_mask = 16'hC0AF;
defparam \ex_stage|alu|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|Mux30~6 (
// Equation(s):
// \ex_stage|alu|Mux30~6_combout  = (\ex_stage|alu|Mux30~5_combout  & (((\id_ex_buffer2|EX2_ALU_OPER1 [28] & \id_ex_buffer2|EX2_ALU_OPER2 [28])) # (!\ex_stage|alu|Mux4~12_combout ))) # (!\ex_stage|alu|Mux30~5_combout  & (\ex_stage|alu|Mux4~12_combout  & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [28]) # (\id_ex_buffer2|EX2_ALU_OPER2 [28]))))

	.dataa(\ex_stage|alu|Mux30~5_combout ),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [28]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~6 .lut_mask = 16'hE662;
defparam \ex_stage|alu|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N28
cycloneive_lcell_comb \ex_stage|alu|Mux30~0 (
// Equation(s):
// \ex_stage|alu|Mux30~0_combout  = (!\id_ex_buffer2|EX2_ALU_OPER1 [28] & !\id_ex_buffer2|EX2_ALU_OPER2 [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [28]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~0 .lut_mask = 16'h000F;
defparam \ex_stage|alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N26
cycloneive_lcell_comb \ex_stage|alu|Mux30~7 (
// Equation(s):
// \ex_stage|alu|Mux30~7_combout  = (\ex_stage|alu|Mux4~16_combout  & ((\ex_stage|alu|Mux30~6_combout ) # ((\ex_stage|alu|Mux30~0_combout  & \ex_stage|alu|Mux4~14_combout )))) # (!\ex_stage|alu|Mux4~16_combout  & (((\ex_stage|alu|Mux30~0_combout  & 
// \ex_stage|alu|Mux4~14_combout ))))

	.dataa(\ex_stage|alu|Mux4~16_combout ),
	.datab(\ex_stage|alu|Mux30~6_combout ),
	.datac(\ex_stage|alu|Mux30~0_combout ),
	.datad(\ex_stage|alu|Mux4~14_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux30~7 .lut_mask = 16'hF888;
defparam \ex_stage|alu|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N2
cycloneive_lcell_comb \ex_stage|alu|res[28] (
// Equation(s):
// \ex_stage|alu|res [28] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux30~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [28])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux30~7_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [28]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [28]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[28] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[28]~112 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[28]~112_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [28]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [28]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[28]~112_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[28]~112 .lut_mask = 16'hFC00;
defparam \forwarding_stage|alu_oper1|out[28]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[28]~113 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[28]~113_combout  = (\forwarding_stage|alu_oper1|out[28]~111_combout ) # ((\forwarding_stage|alu_oper1|out[28]~112_combout  & ((\ex_stage|Add0~59_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[28]~112_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\forwarding_stage|alu_oper1|out[28]~111_combout ),
	.datad(\ex_stage|Add0~59_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[28]~113_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[28]~113 .lut_mask = 16'hFAF2;
defparam \forwarding_stage|alu_oper1|out[28]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~76 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~76_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[28]~113_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\forwarding_stage|alu_oper1|out[28]~113_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~76_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~76 .lut_mask = 16'hC040;
defparam \id_ex_buffer2|EX2_PFC_to_IF~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N5
dffeas \id_ex_buffer2|EX2_PFC_to_IF[28] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~76_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[28] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[28]~138 (
// Equation(s):
// \if_stage|pc_src_mux|out[28]~138_combout  = (\ex_stage|Wrong_prediction~0_combout  & ((\id_ex_buffer2|EX2_PFC_to_IF [28]) # ((!\if_stage|pc_reg|DataOut [28] & \if_stage|pc_src_mux|out~52_combout )))) # (!\ex_stage|Wrong_prediction~0_combout  & 
// (((!\if_stage|pc_reg|DataOut [28] & \if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [28]),
	.datac(\if_stage|pc_reg|DataOut [28]),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[28]~138_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[28]~138 .lut_mask = 16'h8F88;
defparam \if_stage|pc_src_mux|out[28]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[28]~140 (
// Equation(s):
// \if_stage|pc_src_mux|out[28]~140_combout  = (\if_stage|pc_src_mux|out[28]~138_combout ) # ((\id_stage|BR|PC_src[0]~0_combout  & (\id_ex_buffer1|EX1_is_jr~q  & \if_stage|pc_src_mux|out~139_combout )))

	.dataa(\id_stage|BR|PC_src[0]~0_combout ),
	.datab(\if_stage|pc_src_mux|out[28]~138_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\if_stage|pc_src_mux|out~139_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[28]~140_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[28]~140 .lut_mask = 16'hECCC;
defparam \if_stage|pc_src_mux|out[28]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N24
cycloneive_lcell_comb \if_stage|Add0~54 (
// Equation(s):
// \if_stage|Add0~54_combout  = (\if_stage|pc_reg|DataOut [28] & ((\if_stage|Add0~53 ) # (GND))) # (!\if_stage|pc_reg|DataOut [28] & (!\if_stage|Add0~53 ))
// \if_stage|Add0~55  = CARRY((\if_stage|pc_reg|DataOut [28]) # (!\if_stage|Add0~53 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~53 ),
	.combout(\if_stage|Add0~54_combout ),
	.cout(\if_stage|Add0~55 ));
// synopsys translate_off
defparam \if_stage|Add0~54 .lut_mask = 16'hC3CF;
defparam \if_stage|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out[28]~154 (
// Equation(s):
// \if_stage|pc_src_mux|out[28]~154_combout  = (!\id_stage|BR|Equal0~3_combout  & (\if_stage|Add0~54_combout  & (!\ex_stage|Wrong_prediction~0_combout  & \if_stage|pc_src_mux|out~46_combout )))

	.dataa(\id_stage|BR|Equal0~3_combout ),
	.datab(\if_stage|Add0~54_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[28]~154_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[28]~154 .lut_mask = 16'h0400;
defparam \if_stage|pc_src_mux|out[28]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out[28] (
// Equation(s):
// \if_stage|pc_src_mux|out [28] = (!\if_stage|pc_src_mux|out[28]~154_combout  & ((\forwarding_stage|alu_oper1|out[28]~113_combout  & (!\if_stage|pc_src_mux|out[28]~140_combout )) # (!\forwarding_stage|alu_oper1|out[28]~113_combout  & 
// ((!\if_stage|pc_src_mux|out[28]~138_combout )))))

	.dataa(\if_stage|pc_src_mux|out[28]~140_combout ),
	.datab(\if_stage|pc_src_mux|out[28]~138_combout ),
	.datac(\forwarding_stage|alu_oper1|out[28]~113_combout ),
	.datad(\if_stage|pc_src_mux|out[28]~154_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [28]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[28] .lut_mask = 16'h0053;
defparam \if_stage|pc_src_mux|out[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N25
dffeas \if_stage|pc_reg|DataOut[28] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [28]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[28] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y6_N26
cycloneive_lcell_comb \if_stage|Add0~56 (
// Equation(s):
// \if_stage|Add0~56_combout  = (\if_stage|pc_reg|DataOut [29] & (!\if_stage|Add0~55  & VCC)) # (!\if_stage|pc_reg|DataOut [29] & (\if_stage|Add0~55  $ (GND)))
// \if_stage|Add0~57  = CARRY((!\if_stage|pc_reg|DataOut [29] & !\if_stage|Add0~55 ))

	.dataa(gnd),
	.datab(\if_stage|pc_reg|DataOut [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\if_stage|Add0~55 ),
	.combout(\if_stage|Add0~56_combout ),
	.cout(\if_stage|Add0~57 ));
// synopsys translate_off
defparam \if_stage|Add0~56 .lut_mask = 16'h3C03;
defparam \if_stage|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out[29]~155 (
// Equation(s):
// \if_stage|pc_src_mux|out[29]~155_combout  = (\if_stage|Add0~56_combout  & (!\id_stage|BR|Equal0~3_combout  & (\if_stage|pc_src_mux|out~46_combout  & !\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\if_stage|Add0~56_combout ),
	.datab(\id_stage|BR|Equal0~3_combout ),
	.datac(\if_stage|pc_src_mux|out~46_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[29]~155_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[29]~155 .lut_mask = 16'h0020;
defparam \if_stage|pc_src_mux|out[29]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[29]~116 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[29]~116_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [29]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [29]),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\idhaz~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[29]~116_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[29]~116 .lut_mask = 16'hE0E0;
defparam \forwarding_stage|alu_oper1|out[29]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[29]~117 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[29]~117_combout  = (\forwarding_stage|alu_oper1|out[29]~115_combout ) # ((\forwarding_stage|alu_oper1|out[29]~116_combout  & ((\ex_stage|Add0~61_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|Add0~61_combout ),
	.datac(\forwarding_stage|alu_oper1|out[29]~115_combout ),
	.datad(\forwarding_stage|alu_oper1|out[29]~116_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[29]~117_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[29]~117 .lut_mask = 16'hFDF0;
defparam \forwarding_stage|alu_oper1|out[29]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~77 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~77_combout  = (\forwarding_stage|alu_oper1|out[29]~117_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\forwarding_stage|alu_oper1|out[29]~117_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~77_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~77 .lut_mask = 16'hB000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y7_N5
dffeas \id_ex_buffer2|EX2_PFC_to_IF[29] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[29] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[29]~141 (
// Equation(s):
// \if_stage|pc_src_mux|out[29]~141_combout  = (\ex_stage|Wrong_prediction~0_combout  & ((\id_ex_buffer2|EX2_PFC_to_IF [29]) # ((!\if_stage|pc_reg|DataOut [29] & \if_stage|pc_src_mux|out~52_combout )))) # (!\ex_stage|Wrong_prediction~0_combout  & 
// (!\if_stage|pc_reg|DataOut [29] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_stage|pc_reg|DataOut [29]),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [29]),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[29]~141_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[29]~141 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[29]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out[29]~142 (
// Equation(s):
// \if_stage|pc_src_mux|out[29]~142_combout  = (\if_stage|pc_src_mux|out[29]~141_combout ) # ((\if_stage|pc_src_mux|out~139_combout  & (\id_ex_buffer1|EX1_is_jr~q  & \id_stage|BR|PC_src[0]~0_combout )))

	.dataa(\if_stage|pc_src_mux|out~139_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\id_stage|BR|PC_src[0]~0_combout ),
	.datad(\if_stage|pc_src_mux|out[29]~141_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[29]~142_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[29]~142 .lut_mask = 16'hFF80;
defparam \if_stage|pc_src_mux|out[29]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y7_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out[29] (
// Equation(s):
// \if_stage|pc_src_mux|out [29] = (!\if_stage|pc_src_mux|out[29]~155_combout  & ((\forwarding_stage|alu_oper1|out[29]~117_combout  & (!\if_stage|pc_src_mux|out[29]~142_combout )) # (!\forwarding_stage|alu_oper1|out[29]~117_combout  & 
// ((!\if_stage|pc_src_mux|out[29]~141_combout )))))

	.dataa(\if_stage|pc_src_mux|out[29]~155_combout ),
	.datab(\if_stage|pc_src_mux|out[29]~142_combout ),
	.datac(\forwarding_stage|alu_oper1|out[29]~117_combout ),
	.datad(\if_stage|pc_src_mux|out[29]~141_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [29]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[29] .lut_mask = 16'h1015;
defparam \if_stage|pc_src_mux|out[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y7_N15
dffeas \if_stage|pc_reg|DataOut[29] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [29]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[29] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out[30]~156 (
// Equation(s):
// \if_stage|pc_src_mux|out[30]~156_combout  = (!\ex_stage|Wrong_prediction~0_combout  & (!\id_stage|BR|Equal0~3_combout  & (\if_stage|Add0~58_combout  & \if_stage|pc_src_mux|out~46_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|BR|Equal0~3_combout ),
	.datac(\if_stage|Add0~58_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[30]~156_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[30]~156 .lut_mask = 16'h1000;
defparam \if_stage|pc_src_mux|out[30]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N18
cycloneive_lcell_comb \ex_stage|alu|Mux32~4 (
// Equation(s):
// \ex_stage|alu|Mux32~4_combout  = (!\ex_stage|alu|ShiftLeft0~11_combout  & ((\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~30_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftLeft0~59_combout )))))

	.dataa(\ex_stage|alu|ShiftLeft0~30_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~59_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~4 .lut_mask = 16'h00AC;
defparam \ex_stage|alu|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N8
cycloneive_lcell_comb \ex_stage|alu|Mux32~5 (
// Equation(s):
// \ex_stage|alu|Mux32~5_combout  = (\ex_stage|alu|Mux18~5_combout  & (\ex_stage|alu|ShiftRight0~108_combout  & ((\ex_stage|alu|Mux18~4_combout )))) # (!\ex_stage|alu|Mux18~5_combout  & (((\ex_stage|alu|Mux32~4_combout ) # (!\ex_stage|alu|Mux18~4_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftRight0~108_combout ),
	.datab(\ex_stage|alu|Mux32~4_combout ),
	.datac(\ex_stage|alu|Mux18~5_combout ),
	.datad(\ex_stage|alu|Mux18~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~5 .lut_mask = 16'hAC0F;
defparam \ex_stage|alu|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N28
cycloneive_lcell_comb \ex_stage|alu|Mux32~2 (
// Equation(s):
// \ex_stage|alu|Mux32~2_combout  = (\ex_stage|alu|Mux32~1_combout  & (((!\ex_stage|alu|ShiftLeft0~13_combout )))) # (!\ex_stage|alu|Mux32~1_combout  & ((\ex_stage|alu|ShiftLeft0~13_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [30]))) # 
// (!\ex_stage|alu|ShiftLeft0~13_combout  & (\ex_stage|alu|ShiftLeft0~98_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~98_combout ),
	.datab(\ex_stage|alu|Mux32~1_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datad(\ex_stage|alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~2 .lut_mask = 16'h30EE;
defparam \ex_stage|alu|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N14
cycloneive_lcell_comb \ex_stage|alu|Mux32~3 (
// Equation(s):
// \ex_stage|alu|Mux32~3_combout  = (\ex_stage|alu|Mux32~2_combout  & (((\ex_stage|alu|ShiftLeft0~93_combout ) # (!\ex_stage|alu|Mux32~1_combout )))) # (!\ex_stage|alu|Mux32~2_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [29] & ((\ex_stage|alu|Mux32~1_combout 
// ))))

	.dataa(\ex_stage|alu|Mux32~2_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datac(\ex_stage|alu|ShiftLeft0~93_combout ),
	.datad(\ex_stage|alu|Mux32~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~3 .lut_mask = 16'hE4AA;
defparam \ex_stage|alu|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N10
cycloneive_lcell_comb \ex_stage|alu|Mux32~6 (
// Equation(s):
// \ex_stage|alu|Mux32~6_combout  = (\ex_stage|alu|Mux18~3_combout  & (((\ex_stage|alu|Mux32~5_combout )))) # (!\ex_stage|alu|Mux18~3_combout  & ((\ex_stage|alu|Mux32~5_combout  & ((\ex_stage|alu|Mux32~3_combout ))) # (!\ex_stage|alu|Mux32~5_combout  & 
// (\ex_stage|alu|ShiftLeft0~83_combout ))))

	.dataa(\ex_stage|alu|Mux18~3_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~83_combout ),
	.datac(\ex_stage|alu|Mux32~5_combout ),
	.datad(\ex_stage|alu|Mux32~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~6 .lut_mask = 16'hF4A4;
defparam \ex_stage|alu|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N0
cycloneive_lcell_comb \ex_stage|alu|Mux32~7 (
// Equation(s):
// \ex_stage|alu|Mux32~7_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [30] & (!\ex_stage|alu|Mux10~7_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [30])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [30] & (\ex_stage|alu|Mux10~7_combout  $ 
// (\id_ex_buffer2|EX2_ALU_OPER2 [30]))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datac(\ex_stage|alu|Mux10~7_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [30]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~7 .lut_mask = 16'h5278;
defparam \ex_stage|alu|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Mux32~8 (
// Equation(s):
// \ex_stage|alu|Mux32~8_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux32~7_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux32~7_combout  & (\ex_stage|alu|Mux32~6_combout )) # (!\ex_stage|alu|Mux32~7_combout  & 
// ((\ex_stage|alu|Add0~93_combout )))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Mux32~6_combout ),
	.datac(\ex_stage|alu|Add0~93_combout ),
	.datad(\ex_stage|alu|Mux32~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~8 .lut_mask = 16'hEE50;
defparam \ex_stage|alu|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N20
cycloneive_lcell_comb \ex_stage|alu|Mux32~0 (
// Equation(s):
// \ex_stage|alu|Mux32~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [30] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [30]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [30] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER2 [30]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [30]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~0 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N12
cycloneive_lcell_comb \ex_stage|alu|Mux32~9 (
// Equation(s):
// \ex_stage|alu|Mux32~9_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux32~0_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux32~8_combout ))))

	.dataa(\ex_stage|alu|Mux32~8_combout ),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux32~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux32~9 .lut_mask = 16'h0E02;
defparam \ex_stage|alu|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|res[30] (
// Equation(s):
// \ex_stage|alu|res [30] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux32~9_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [30])))

	.dataa(\ex_stage|alu|Mux32~9_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [30]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [30]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[30] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[30]~120 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[30]~120_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q ) # (\ex_stage|alu|res [30])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [30]),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[30]~120_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[30]~120 .lut_mask = 16'hFA00;
defparam \forwarding_stage|alu_oper1|out[30]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[30]~121 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[30]~121_combout  = (\forwarding_stage|alu_oper1|out[30]~119_combout ) # ((\forwarding_stage|alu_oper1|out[30]~120_combout  & ((\ex_stage|Add0~63_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[30]~120_combout ),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~63_combout ),
	.datad(\forwarding_stage|alu_oper1|out[30]~119_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[30]~121_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[30]~121 .lut_mask = 16'hFFA2;
defparam \forwarding_stage|alu_oper1|out[30]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~78 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~78_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[30]~121_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[30]~121_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~78_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~78 .lut_mask = 16'hD000;
defparam \id_ex_buffer2|EX2_PFC_to_IF~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N17
dffeas \id_ex_buffer2|EX2_PFC_to_IF[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[30] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out[30]~143 (
// Equation(s):
// \if_stage|pc_src_mux|out[30]~143_combout  = (\if_stage|pc_reg|DataOut [30] & (\id_ex_buffer2|EX2_PFC_to_IF [30] & (\ex_stage|Wrong_prediction~0_combout ))) # (!\if_stage|pc_reg|DataOut [30] & ((\if_stage|pc_src_mux|out~52_combout ) # 
// ((\id_ex_buffer2|EX2_PFC_to_IF [30] & \ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_stage|pc_reg|DataOut [30]),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [30]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[30]~143_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[30]~143 .lut_mask = 16'hD5C0;
defparam \if_stage|pc_src_mux|out[30]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out[30]~144 (
// Equation(s):
// \if_stage|pc_src_mux|out[30]~144_combout  = (\if_stage|pc_src_mux|out[30]~143_combout ) # ((\id_stage|BR|PC_src[0]~0_combout  & (\id_ex_buffer1|EX1_is_jr~q  & \if_stage|pc_src_mux|out~139_combout )))

	.dataa(\id_stage|BR|PC_src[0]~0_combout ),
	.datab(\if_stage|pc_src_mux|out[30]~143_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\if_stage|pc_src_mux|out~139_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[30]~144_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[30]~144 .lut_mask = 16'hECCC;
defparam \if_stage|pc_src_mux|out[30]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y7_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[30] (
// Equation(s):
// \if_stage|pc_src_mux|out [30] = (!\if_stage|pc_src_mux|out[30]~156_combout  & ((\forwarding_stage|alu_oper1|out[30]~121_combout  & (!\if_stage|pc_src_mux|out[30]~144_combout )) # (!\forwarding_stage|alu_oper1|out[30]~121_combout  & 
// ((!\if_stage|pc_src_mux|out[30]~143_combout )))))

	.dataa(\if_stage|pc_src_mux|out[30]~156_combout ),
	.datab(\if_stage|pc_src_mux|out[30]~144_combout ),
	.datac(\if_stage|pc_src_mux|out[30]~143_combout ),
	.datad(\forwarding_stage|alu_oper1|out[30]~121_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [30]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[30] .lut_mask = 16'h1105;
defparam \if_stage|pc_src_mux|out[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y7_N11
dffeas \if_stage|pc_reg|DataOut[30] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [30]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[30] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N12
cycloneive_lcell_comb \if_id_buffer|ID_PC~31 (
// Equation(s):
// \if_id_buffer|ID_PC~31_combout  = (!\if_stage|pc_reg|DataOut [30] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|pc_reg|DataOut [30]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~31_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~31 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N13
dffeas \if_id_buffer|ID_PC[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[30] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~30 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~30_combout  = (\if_id_buffer|ID_PC [30] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_id_buffer|ID_PC [30]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~30 .lut_mask = 16'h0A02;
defparam \id_ex_buffer1|EX1_PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N25
dffeas \id_ex_buffer1|EX1_PC[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[30] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y11_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~30 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~30_combout  = (\id_ex_buffer1|EX1_PC [30] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\id_ex_buffer1|EX1_PC [30]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~30 .lut_mask = 16'h8C8C;
defparam \id_ex_buffer2|EX2_PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y11_N5
dffeas \id_ex_buffer2|EX2_PC[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PC~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[30] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N30
cycloneive_lcell_comb \ex_stage|Add0~94 (
// Equation(s):
// \ex_stage|Add0~94_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~63_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [30])))

	.dataa(\ex_stage|Add0~63_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|alu|res [30]),
	.cin(gnd),
	.combout(\ex_stage|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~94 .lut_mask = 16'hAFA0;
defparam \ex_stage|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y11_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[30]~94 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[30]~94_combout  = (\ex_mem_buffer|MEM_ALU_OUT [30] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ) # ((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[30]~30_combout )))) # 
// (!\ex_mem_buffer|MEM_ALU_OUT [30] & (\forwarding_stage|alu_oper2|out[0]~2_combout  & (\wb_stage|Write_Data_RegFile[30]~30_combout )))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [30]),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[30]~30_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[30]~94_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[30]~94 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[30]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y14_N30
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~36 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~36_combout  = (\id_ex_buffer1|EX1_forward_to_B~21_combout ) # ((\id_stage|reg_file|Read_data2 [30] & \id_stage|cu|is_oper2_immed~combout ))

	.dataa(\id_stage|reg_file|Read_data2 [30]),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_ex_buffer1|EX1_forward_to_B~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~36 .lut_mask = 16'hF8F8;
defparam \id_ex_buffer1|EX1_forward_to_B~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y14_N31
dffeas \id_ex_buffer1|EX1_forward_to_B[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[30] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y10_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[30]~95 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[30]~95_combout  = (\forwarding_stage|alu_oper2|out~5_combout  & ((\id_ex_buffer1|EX1_forward_to_B [30]) # ((!\id_ex_buffer1|EX1_is_oper2_immed~q  & \forwarding_stage|alu_oper2|out[30]~94_combout )))) # 
// (!\forwarding_stage|alu_oper2|out~5_combout  & (!\id_ex_buffer1|EX1_is_oper2_immed~q  & (\forwarding_stage|alu_oper2|out[30]~94_combout )))

	.dataa(\forwarding_stage|alu_oper2|out~5_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\forwarding_stage|alu_oper2|out[30]~94_combout ),
	.datad(\id_ex_buffer1|EX1_forward_to_B [30]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[30]~95_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[30]~95 .lut_mask = 16'hBA30;
defparam \forwarding_stage|alu_oper2|out[30]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y10_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[30]~96 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[30]~96_combout  = (\forwarding_stage|alu_oper2|out[30]~95_combout ) # ((\ex_stage|Add0~94_combout  & (!\id_ex_buffer1|EX1_is_oper2_immed~q  & \idhaz2~3_combout )))

	.dataa(\ex_stage|Add0~94_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[30]~95_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[30]~96_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[30]~96 .lut_mask = 16'hFF20;
defparam \forwarding_stage|alu_oper2|out[30]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y10_N9
dffeas \id_ex_buffer2|EX2_ALU_OPER2[30] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[30]~96_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[30] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~9 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~9_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [27]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [26]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [28]) # (\id_ex_buffer2|EX2_ALU_OPER2 [25])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [27]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [26]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [28]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [25]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~9 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~10 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~10_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [30]) # ((\ex_stage|alu|ShiftLeft0~9_combout ) # ((\id_ex_buffer2|EX2_ALU_OPER2 [31]) # (\id_ex_buffer2|EX2_ALU_OPER2 [29])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [30]),
	.datab(\ex_stage|alu|ShiftLeft0~9_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [31]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [29]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~10 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~11 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~11_combout  = (\ex_stage|alu|ShiftLeft0~7_combout ) # ((\ex_stage|alu|ShiftLeft0~10_combout ) # (\ex_stage|alu|ShiftLeft0~8_combout ))

	.dataa(\ex_stage|alu|ShiftLeft0~7_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~10_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~11 .lut_mask = 16'hFFEE;
defparam \ex_stage|alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N16
cycloneive_lcell_comb \ex_stage|alu|Mux10~3 (
// Equation(s):
// \ex_stage|alu|Mux10~3_combout  = ((\id_ex_buffer2|EX2_ALU_OPER2 [4] & !\ex_stage|alu|ShiftLeft0~11_combout )) # (!\ex_stage|alu_oper|ALU_OP [0])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~3 .lut_mask = 16'h22FF;
defparam \ex_stage|alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N24
cycloneive_lcell_comb \ex_stage|alu|Mux15~2 (
// Equation(s):
// \ex_stage|alu|Mux15~2_combout  = (\ex_stage|alu|Mux4~18_combout  & ((\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftLeft0~27_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~56_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~56_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~27_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|Mux4~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~2 .lut_mask = 16'hCA00;
defparam \ex_stage|alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N6
cycloneive_lcell_comb \ex_stage|alu|Mux15~3 (
// Equation(s):
// \ex_stage|alu|Mux15~3_combout  = (\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux10~4_combout  & ((\ex_stage|alu|ShiftRight0~107_combout ))) # (!\ex_stage|alu|Mux10~4_combout  & (\ex_stage|alu|Mux15~2_combout )))) # (!\ex_stage|alu|Mux10~3_combout  & 
// (((!\ex_stage|alu|Mux10~4_combout ))))

	.dataa(\ex_stage|alu|Mux10~3_combout ),
	.datab(\ex_stage|alu|Mux15~2_combout ),
	.datac(\ex_stage|alu|Mux10~4_combout ),
	.datad(\ex_stage|alu|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~3 .lut_mask = 16'hAD0D;
defparam \ex_stage|alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~11 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~11_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [15]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [13]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~11 .lut_mask = 16'hEE44;
defparam \ex_stage|alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~43 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~43_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~42_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~11_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\ex_stage|alu|ShiftRight0~42_combout ),
	.datad(\ex_stage|alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~43 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~92 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~92_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~56_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~43_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~56_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~92 .lut_mask = 16'hBB88;
defparam \ex_stage|alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N18
cycloneive_lcell_comb \ex_stage|alu|Mux15~4 (
// Equation(s):
// \ex_stage|alu|Mux15~4_combout  = (\ex_stage|alu|Mux15~3_combout  & ((\ex_stage|alu|ShiftRight0~92_combout ) # ((\ex_stage|alu|Mux10~1_combout )))) # (!\ex_stage|alu|Mux15~3_combout  & (((!\ex_stage|alu|Mux10~1_combout  & 
// \ex_stage|alu|ShiftRight0~93_combout ))))

	.dataa(\ex_stage|alu|Mux15~3_combout ),
	.datab(\ex_stage|alu|ShiftRight0~92_combout ),
	.datac(\ex_stage|alu|Mux10~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~4 .lut_mask = 16'hADA8;
defparam \ex_stage|alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|Mux15~1 (
// Equation(s):
// \ex_stage|alu|Mux15~1_combout  = (\ex_stage|alu|Mux10~7_combout  & (((!\id_ex_buffer2|EX2_ALU_OPER1 [13] & !\id_ex_buffer2|EX2_ALU_OPER2 [13])) # (!\ex_stage|alu|Mux4~19_combout ))) # (!\ex_stage|alu|Mux10~7_combout  & (\ex_stage|alu|Mux4~19_combout  & 
// (\id_ex_buffer2|EX2_ALU_OPER1 [13] $ (\id_ex_buffer2|EX2_ALU_OPER2 [13]))))

	.dataa(\ex_stage|alu|Mux10~7_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [13]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~1 .lut_mask = 16'h1A6A;
defparam \ex_stage|alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|Mux15~5 (
// Equation(s):
// \ex_stage|alu|Mux15~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux15~1_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux15~1_combout  & (\ex_stage|alu|Mux15~4_combout )) # (!\ex_stage|alu|Mux15~1_combout  & 
// ((\ex_stage|alu|Add0~42_combout )))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Mux15~4_combout ),
	.datac(\ex_stage|alu|Add0~42_combout ),
	.datad(\ex_stage|alu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~5 .lut_mask = 16'hEE50;
defparam \ex_stage|alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|Mux15~6 (
// Equation(s):
// \ex_stage|alu|Mux15~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux15~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux15~5_combout )))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Mux15~0_combout ),
	.datac(\ex_stage|alu|Mux15~5_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux15~6 .lut_mask = 16'h00D8;
defparam \ex_stage|alu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|res[13] (
// Equation(s):
// \ex_stage|alu|res [13] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux15~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [13])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux15~6_combout ),
	.datac(\ex_stage|alu|res [13]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [13]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[13] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|res[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N6
cycloneive_lcell_comb \ex_stage|Add0~77 (
// Equation(s):
// \ex_stage|Add0~77_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~29_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [13]))

	.dataa(\ex_stage|alu|res [13]),
	.datab(gnd),
	.datac(\ex_stage|Add0~29_combout ),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\ex_stage|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~77 .lut_mask = 16'hF0AA;
defparam \ex_stage|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N22
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~20 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~20_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[13]~51_combout ) # ((\ex_stage|Add0~77_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\ex_stage|Add0~77_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[13]~51_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~20 .lut_mask = 16'h5540;
defparam \id_ex_buffer2|EX2_ALU_OPER1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N23
dffeas \id_ex_buffer2|EX2_ALU_OPER1[13] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[13] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~74 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~74_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [13]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [11]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~74 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~12 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~12_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [14]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [12]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~12 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~87 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~87_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~12_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~74_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~74_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~87 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~88 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~88_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~86_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~87_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(\ex_stage|alu|ShiftRight0~87_combout ),
	.datad(\ex_stage|alu|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~88 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N28
cycloneive_lcell_comb \ex_stage|alu|Mux13~2 (
// Equation(s):
// \ex_stage|alu|Mux13~2_combout  = (\ex_stage|alu|ShiftLeft0~50_combout  & \ex_stage|alu|Mux4~18_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~50_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux4~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~2 .lut_mask = 16'hCC00;
defparam \ex_stage|alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N26
cycloneive_lcell_comb \ex_stage|alu|Mux13~3 (
// Equation(s):
// \ex_stage|alu|Mux13~3_combout  = (\ex_stage|alu|Mux10~4_combout  & (\ex_stage|alu|ShiftRight0~104_combout  & (\ex_stage|alu|Mux10~3_combout ))) # (!\ex_stage|alu|Mux10~4_combout  & (((\ex_stage|alu|Mux13~2_combout ) # (!\ex_stage|alu|Mux10~3_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~104_combout ),
	.datab(\ex_stage|alu|Mux10~4_combout ),
	.datac(\ex_stage|alu|Mux10~3_combout ),
	.datad(\ex_stage|alu|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~3 .lut_mask = 16'hB383;
defparam \ex_stage|alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N24
cycloneive_lcell_comb \ex_stage|alu|Mux13~4 (
// Equation(s):
// \ex_stage|alu|Mux13~4_combout  = (\ex_stage|alu|Mux13~3_combout  & ((\ex_stage|alu|ShiftRight0~88_combout ) # ((\ex_stage|alu|Mux10~1_combout )))) # (!\ex_stage|alu|Mux13~3_combout  & (((\ex_stage|alu|ShiftRight0~79_combout  & 
// !\ex_stage|alu|Mux10~1_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~88_combout ),
	.datab(\ex_stage|alu|ShiftRight0~79_combout ),
	.datac(\ex_stage|alu|Mux13~3_combout ),
	.datad(\ex_stage|alu|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~4 .lut_mask = 16'hF0AC;
defparam \ex_stage|alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|Mux13~1 (
// Equation(s):
// \ex_stage|alu|Mux13~1_combout  = (\ex_stage|alu|Mux10~7_combout  & (((!\id_ex_buffer2|EX2_ALU_OPER2 [11] & !\id_ex_buffer2|EX2_ALU_OPER1 [11])) # (!\ex_stage|alu|Mux4~19_combout ))) # (!\ex_stage|alu|Mux10~7_combout  & (\ex_stage|alu|Mux4~19_combout  & 
// (\id_ex_buffer2|EX2_ALU_OPER2 [11] $ (\id_ex_buffer2|EX2_ALU_OPER1 [11]))))

	.dataa(\ex_stage|alu|Mux10~7_combout ),
	.datab(\ex_stage|alu|Mux4~19_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [11]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~1 .lut_mask = 16'h266A;
defparam \ex_stage|alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|Mux13~5 (
// Equation(s):
// \ex_stage|alu|Mux13~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux13~1_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux13~1_combout  & (\ex_stage|alu|Mux13~4_combout )) # (!\ex_stage|alu|Mux13~1_combout  & 
// ((\ex_stage|alu|Add0~36_combout )))))

	.dataa(\ex_stage|alu|Mux13~4_combout ),
	.datab(\ex_stage|alu|Add0~36_combout ),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\ex_stage|alu|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~5 .lut_mask = 16'hFA0C;
defparam \ex_stage|alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|Mux13~6 (
// Equation(s):
// \ex_stage|alu|Mux13~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux13~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux13~5_combout )))))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux13~0_combout ),
	.datac(\ex_stage|alu|Mux4~12_combout ),
	.datad(\ex_stage|alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux13~6 .lut_mask = 16'h4540;
defparam \ex_stage|alu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|res[11] (
// Equation(s):
// \ex_stage|alu|res [11] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux13~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [11])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux13~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [11]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [11]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[11] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N12
cycloneive_lcell_comb \ex_stage|Add0~75 (
// Equation(s):
// \ex_stage|Add0~75_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~25_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [11]))

	.dataa(\ex_stage|alu|res [11]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|Add0~25_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~75 .lut_mask = 16'hFA0A;
defparam \ex_stage|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y8_N9
dffeas \ex_mem_buffer|MEM_ALU_OUT[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_stage|Add0~75_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[11] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N14
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[11]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[11]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[11]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N15
dffeas \mem_wb_buffer|WB_ALU_OUT[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[11] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y12_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~11 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~11_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|reg_file|Read_data2 [11] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\id_stage|reg_file|Read_data2 [11]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~11 .lut_mask = 16'h0B00;
defparam \id_ex_buffer1|EX1_rs2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y12_N21
dffeas \id_ex_buffer1|EX1_rs2[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[11] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N8
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[11]~38 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[11]~38_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[11]~11_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [11]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[11]~11_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [11]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[11]~38 .lut_mask = 16'hF3E0;
defparam \forwarding_stage|store_rs2_mux|out[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N2
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[11]~37 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[11]~37_combout  = (\ex_mem_buffer|MEM_ALU_OUT [11] & ((\forwarding_stage|store_rs2_mux|out~100_combout ) # ((\ex_stage|Add0~75_combout  & \idhaz2~3_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [11] & 
// (((\ex_stage|Add0~75_combout  & \idhaz2~3_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.datab(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datac(\ex_stage|Add0~75_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[11]~37 .lut_mask = 16'hF888;
defparam \forwarding_stage|store_rs2_mux|out[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N14
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[11]~39 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[11]~39_combout  = (\forwarding_stage|store_rs2_mux|out[11]~37_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[11]~38_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[11]~38_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[11]~37_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[11]~39 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|store_rs2_mux|out[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N15
dffeas \id_ex_buffer2|EX2_rs2_out[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[11] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y12_N0
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[11]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[11]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_rs2_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[11]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_rs2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y12_N1
dffeas \ex_mem_buffer|MEM_rs2[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[11] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [11],\ex_mem_buffer|MEM_rs2 [10]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N10
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[11]~11 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[11]~11_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [11]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [11]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [11]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_memread~q ),
	.datad(\mem_wb_buffer|WB_Data_mem_out [11]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[11]~11 .lut_mask = 16'hFA0A;
defparam \wb_stage|Write_Data_RegFile[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~254 (
// Equation(s):
// \id_stage|reg_file|Read_data1~254_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\if_id_buffer|ID_rs1_ind [1])) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[14][11]~q )) # (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][11]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][11]~q ),
	.datad(\id_stage|reg_file|reg_file[12][11]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~254_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~254 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~255 (
// Equation(s):
// \id_stage|reg_file|Read_data1~255_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~254_combout  & ((\id_stage|reg_file|reg_file[15][11]~q ))) # (!\id_stage|reg_file|Read_data1~254_combout  & (\id_stage|reg_file|reg_file[13][11]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~254_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][11]~q ),
	.datac(\id_stage|reg_file|reg_file[15][11]~q ),
	.datad(\id_stage|reg_file|Read_data1~254_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~255_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~255 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~237 (
// Equation(s):
// \id_stage|reg_file|Read_data1~237_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[9][11]~q )) # (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|reg_file[8][11]~q )))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][11]~q ),
	.datad(\id_stage|reg_file|reg_file[8][11]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~237_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~237 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~238 (
// Equation(s):
// \id_stage|reg_file|Read_data1~238_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~237_combout  & ((\id_stage|reg_file|reg_file[11][11]~q ))) # (!\id_stage|reg_file|Read_data1~237_combout  & (\id_stage|reg_file|reg_file[10][11]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~237_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][11]~q ),
	.datac(\id_stage|reg_file|reg_file[11][11]~q ),
	.datad(\id_stage|reg_file|Read_data1~237_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~238_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~238 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~246 (
// Equation(s):
// \id_stage|reg_file|Read_data1~246_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][11]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][11]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~246_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~246 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~247 (
// Equation(s):
// \id_stage|reg_file|Read_data1~247_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~246_combout  & ((\id_stage|reg_file|reg_file[31][11]~q ))) # (!\id_stage|reg_file|Read_data1~246_combout  & (\id_stage|reg_file|reg_file[27][11]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|Read_data1~246_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|Read_data1~246_combout ),
	.datac(\id_stage|reg_file|reg_file[27][11]~q ),
	.datad(\id_stage|reg_file|reg_file[31][11]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~247_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~247 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data1~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~239 (
// Equation(s):
// \id_stage|reg_file|Read_data1~239_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][11]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][11]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~239_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~239 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~240 (
// Equation(s):
// \id_stage|reg_file|Read_data1~240_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~239_combout  & (\id_stage|reg_file|reg_file[29][11]~q )) # (!\id_stage|reg_file|Read_data1~239_combout  & ((\id_stage|reg_file|reg_file[21][11]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~239_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][11]~q ),
	.datad(\id_stage|reg_file|Read_data1~239_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~240_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~240 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~241 (
// Equation(s):
// \id_stage|reg_file|Read_data1~241_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][11]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][11]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~241_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~241 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~242 (
// Equation(s):
// \id_stage|reg_file|Read_data1~242_combout  = (\id_stage|reg_file|Read_data1~241_combout  & ((\id_stage|reg_file|reg_file[30][11]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~241_combout  & 
// (((\id_stage|reg_file|reg_file[26][11]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[30][11]~q ),
	.datab(\id_stage|reg_file|Read_data1~241_combout ),
	.datac(\id_stage|reg_file|reg_file[26][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~242_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~242 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~243 (
// Equation(s):
// \id_stage|reg_file|Read_data1~243_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][11]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][11]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[16][11]~q ),
	.datac(\id_stage|reg_file|reg_file[24][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~243_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~243 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~244 (
// Equation(s):
// \id_stage|reg_file|Read_data1~244_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~243_combout  & (\id_stage|reg_file|reg_file[28][11]~q )) # (!\id_stage|reg_file|Read_data1~243_combout  & ((\id_stage|reg_file|reg_file[20][11]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~243_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][11]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][11]~q ),
	.datad(\id_stage|reg_file|Read_data1~243_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~244_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~244 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~245 (
// Equation(s):
// \id_stage|reg_file|Read_data1~245_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0]) # ((\id_stage|reg_file|Read_data1~242_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (!\if_id_buffer|ID_rs1_ind [0] & 
// ((\id_stage|reg_file|Read_data1~244_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~242_combout ),
	.datad(\id_stage|reg_file|Read_data1~244_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~245_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~245 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~248 (
// Equation(s):
// \id_stage|reg_file|Read_data1~248_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~245_combout  & (\id_stage|reg_file|Read_data1~247_combout )) # (!\id_stage|reg_file|Read_data1~245_combout  & 
// ((\id_stage|reg_file|Read_data1~240_combout ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~245_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~247_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~240_combout ),
	.datad(\id_stage|reg_file|Read_data1~245_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~248_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~248 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~249 (
// Equation(s):
// \id_stage|reg_file|Read_data1~249_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[6][11]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[4][11]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[4][11]~q ),
	.datac(\id_stage|reg_file|reg_file[6][11]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~249_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~249 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~250 (
// Equation(s):
// \id_stage|reg_file|Read_data1~250_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~249_combout  & (\id_stage|reg_file|reg_file[7][11]~q )) # (!\id_stage|reg_file|Read_data1~249_combout  & ((\id_stage|reg_file|reg_file[5][11]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~249_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[7][11]~q ),
	.datac(\id_stage|reg_file|reg_file[5][11]~q ),
	.datad(\id_stage|reg_file|Read_data1~249_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~250_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~250 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~251 (
// Equation(s):
// \id_stage|reg_file|Read_data1~251_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout  & 
// ((\id_stage|reg_file|Read_data1~250_combout ))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|reg_file[1][11]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][11]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|Read_data1~250_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~251_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~251 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~252 (
// Equation(s):
// \id_stage|reg_file|Read_data1~252_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|Read_data1~251_combout  & (\id_stage|reg_file|reg_file[3][11]~q )) # (!\id_stage|reg_file|Read_data1~251_combout  & 
// ((\id_stage|reg_file|reg_file[2][11]~q ))))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|Read_data1~251_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][11]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][11]~q ),
	.datad(\id_stage|reg_file|Read_data1~251_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~252_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~252 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~253 (
// Equation(s):
// \id_stage|reg_file|Read_data1~253_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1[0]~10_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout  & 
// (\id_stage|reg_file|Read_data1~248_combout )) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~252_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~248_combout ),
	.datac(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datad(\id_stage|reg_file|Read_data1~252_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~253_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~253 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data1~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~256 (
// Equation(s):
// \id_stage|reg_file|Read_data1~256_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~253_combout  & (\id_stage|reg_file|Read_data1~255_combout )) # (!\id_stage|reg_file|Read_data1~253_combout  & 
// ((\id_stage|reg_file|Read_data1~238_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & (((\id_stage|reg_file|Read_data1~253_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1~255_combout ),
	.datac(\id_stage|reg_file|Read_data1~238_combout ),
	.datad(\id_stage|reg_file|Read_data1~253_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~256_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~256 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~257 (
// Equation(s):
// \id_stage|reg_file|Read_data1~257_combout  = (\wb_stage|Write_Data_RegFile[11]~11_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~256_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[11]~11_combout  & (((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~256_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~25_combout ),
	.datad(\id_stage|reg_file|Read_data1~256_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~257_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~257 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data1~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y20_N27
dffeas \id_stage|reg_file|Read_data1[11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[11] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N24
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~11 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~11_combout  = (\id_stage|reg_file|Read_data1 [11] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data1 [11]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~11 .lut_mask = 16'h080C;
defparam \id_ex_buffer1|EX1_rs1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y8_N25
dffeas \id_ex_buffer1|EX1_rs1[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[11] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[11]~42 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[11]~42_combout  = (\wb_stage|Write_Data_RegFile[11]~11_combout  & ((\FA|alu_selA[0]~8_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [11] & \FA|alu_selA[1]~9_combout )))) # (!\wb_stage|Write_Data_RegFile[11]~11_combout  & 
// (\ex_mem_buffer|MEM_ALU_OUT [11] & ((\FA|alu_selA[1]~9_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[11]~11_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [11]),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\FA|alu_selA[1]~9_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[11]~42 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N26
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[11]~43 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[11]~43_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[11]~42_combout ) # ((\id_ex_buffer1|EX1_rs1 [11] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [11]),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[11]~42_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[11]~43 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper1|out[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[11]~44 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[11]~44_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [11]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(\ex_stage|alu|res [11]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[11]~44 .lut_mask = 16'hFA00;
defparam \forwarding_stage|alu_oper1|out[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[11]~45 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[11]~45_combout  = (\forwarding_stage|alu_oper1|out[11]~43_combout ) # ((\forwarding_stage|alu_oper1|out[11]~44_combout  & ((\ex_stage|Add0~25_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[11]~43_combout ),
	.datab(\forwarding_stage|alu_oper1|out[11]~44_combout ),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|Add0~25_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[11]~45 .lut_mask = 16'hEEAE;
defparam \forwarding_stage|alu_oper1|out[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~59 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~59_combout  = (\forwarding_stage|alu_oper1|out[11]~45_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out[11]~45_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~59_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~59 .lut_mask = 16'h8A00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N17
dffeas \id_ex_buffer2|EX2_PFC_to_IF[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[11] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out[11]~102 (
// Equation(s):
// \if_stage|pc_src_mux|out[11]~102_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [11] & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\if_stage|pc_reg|DataOut [11] & \if_stage|pc_src_mux|out~52_combout )))) # (!\id_ex_buffer2|EX2_PFC_to_IF [11] & 
// (!\if_stage|pc_reg|DataOut [11] & (\if_stage|pc_src_mux|out~52_combout )))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [11]),
	.datab(\if_stage|pc_reg|DataOut [11]),
	.datac(\if_stage|pc_src_mux|out~52_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[11]~102_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[11]~102 .lut_mask = 16'hBA30;
defparam \if_stage|pc_src_mux|out[11]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out[11]~104 (
// Equation(s):
// \if_stage|pc_src_mux|out[11]~104_combout  = (\if_stage|pc_src_mux|out[11]~102_combout ) # ((\if_stage|Add0~20_combout  & !\if_stage|pc_src_mux|out~103_combout ))

	.dataa(gnd),
	.datab(\if_stage|Add0~20_combout ),
	.datac(\if_stage|pc_src_mux|out[11]~102_combout ),
	.datad(\if_stage|pc_src_mux|out~103_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[11]~104_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[11]~104 .lut_mask = 16'hF0FC;
defparam \if_stage|pc_src_mux|out[11]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out[11] (
// Equation(s):
// \if_stage|pc_src_mux|out [11] = (!\if_stage|pc_src_mux|out[11]~104_combout  & (((!\if_stage|pc_src_mux|out~49_combout ) # (!\forwarding_stage|alu_oper1|out[11]~45_combout )) # (!\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(\if_stage|pc_src_mux|out[11]~104_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\forwarding_stage|alu_oper1|out[11]~45_combout ),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [11]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[11] .lut_mask = 16'h1555;
defparam \if_stage|pc_src_mux|out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y10_N25
dffeas \if_stage|pc_reg|DataOut[11] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [11]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[11] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out~106 (
// Equation(s):
// \if_stage|pc_src_mux|out~106_combout  = (\if_stage|pc_src_mux|out~46_combout  & (\if_stage|Add0~22_combout  & (!\ex_stage|Wrong_prediction~0_combout  & !\id_stage|BR|Equal0~3_combout )))

	.dataa(\if_stage|pc_src_mux|out~46_combout ),
	.datab(\if_stage|Add0~22_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|BR|Equal0~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~106_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~106 .lut_mask = 16'h0008;
defparam \if_stage|pc_src_mux|out~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|Mux14~0 (
// Equation(s):
// \ex_stage|alu|Mux14~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [12] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER1 [12]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [12] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER1 [12]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [12]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~13 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~13_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~11_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~12_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~11_combout ),
	.datac(\ex_stage|alu|ShiftRight0~12_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~13 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~89 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~89_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~31_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~13_combout ))

	.dataa(\ex_stage|alu|ShiftRight0~13_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~89 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N26
cycloneive_lcell_comb \ex_stage|alu|Mux14~2 (
// Equation(s):
// \ex_stage|alu|Mux14~2_combout  = (\ex_stage|alu|Mux4~18_combout  & ((\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftLeft0~24_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|ShiftLeft0~53_combout ))))

	.dataa(\ex_stage|alu|ShiftLeft0~53_combout ),
	.datab(\ex_stage|alu|Mux4~18_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~2 .lut_mask = 16'hC808;
defparam \ex_stage|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N6
cycloneive_lcell_comb \ex_stage|alu|Mux14~3 (
// Equation(s):
// \ex_stage|alu|Mux14~3_combout  = (\ex_stage|alu|Mux10~4_combout  & (\ex_stage|alu|Mux10~3_combout  & (\ex_stage|alu|ShiftRight0~105_combout ))) # (!\ex_stage|alu|Mux10~4_combout  & (((\ex_stage|alu|Mux14~2_combout )) # (!\ex_stage|alu|Mux10~3_combout )))

	.dataa(\ex_stage|alu|Mux10~4_combout ),
	.datab(\ex_stage|alu|Mux10~3_combout ),
	.datac(\ex_stage|alu|ShiftRight0~105_combout ),
	.datad(\ex_stage|alu|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~3 .lut_mask = 16'hD591;
defparam \ex_stage|alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|Mux14~4 (
// Equation(s):
// \ex_stage|alu|Mux14~4_combout  = (\ex_stage|alu|Mux14~3_combout  & ((\ex_stage|alu|ShiftRight0~89_combout ) # ((\ex_stage|alu|Mux10~1_combout )))) # (!\ex_stage|alu|Mux14~3_combout  & (((\ex_stage|alu|ShiftRight0~90_combout  & 
// !\ex_stage|alu|Mux10~1_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~89_combout ),
	.datab(\ex_stage|alu|ShiftRight0~90_combout ),
	.datac(\ex_stage|alu|Mux14~3_combout ),
	.datad(\ex_stage|alu|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~4 .lut_mask = 16'hF0AC;
defparam \ex_stage|alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|Mux14~1 (
// Equation(s):
// \ex_stage|alu|Mux14~1_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [12] & (!\id_ex_buffer2|EX2_ALU_OPER2 [12] & !\ex_stage|alu|Mux10~7_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [12] & (\id_ex_buffer2|EX2_ALU_OPER2 [12] $ 
// (\ex_stage|alu|Mux10~7_combout ))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.datab(\ex_stage|alu|Mux4~19_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [12]),
	.datad(\ex_stage|alu|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~1 .lut_mask = 16'h3748;
defparam \ex_stage|alu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|Mux14~5 (
// Equation(s):
// \ex_stage|alu|Mux14~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux14~1_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux14~1_combout  & (\ex_stage|alu|Mux14~4_combout )) # (!\ex_stage|alu|Mux14~1_combout  & 
// ((\ex_stage|alu|Add0~39_combout )))))

	.dataa(\ex_stage|alu|Mux14~4_combout ),
	.datab(\ex_stage|alu|Add0~39_combout ),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\ex_stage|alu|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~5 .lut_mask = 16'hFA0C;
defparam \ex_stage|alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|Mux14~6 (
// Equation(s):
// \ex_stage|alu|Mux14~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux14~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux14~5_combout )))))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu|Mux14~0_combout ),
	.datad(\ex_stage|alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux14~6 .lut_mask = 16'h5140;
defparam \ex_stage|alu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|res[12] (
// Equation(s):
// \ex_stage|alu|res [12] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux14~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [12])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux14~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [12]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [12]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[12] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[12]~48 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[12]~48_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q ) # (\ex_stage|alu|res [12])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|alu|res [12]),
	.datac(gnd),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[12]~48 .lut_mask = 16'hEE00;
defparam \forwarding_stage|alu_oper1|out[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[12]~49 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[12]~49_combout  = (\forwarding_stage|alu_oper1|out[12]~47_combout ) # ((\forwarding_stage|alu_oper1|out[12]~48_combout  & ((\ex_stage|Add0~27_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|Add0~27_combout ),
	.datac(\forwarding_stage|alu_oper1|out[12]~48_combout ),
	.datad(\forwarding_stage|alu_oper1|out[12]~47_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[12]~49 .lut_mask = 16'hFFD0;
defparam \forwarding_stage|alu_oper1|out[12]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~60 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~60_combout  = (\forwarding_stage|alu_oper1|out[12]~49_combout  & (\id_ex_buffer1|EX1_is_jr~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out[12]~49_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~60_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~60 .lut_mask = 16'h8A00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N9
dffeas \id_ex_buffer2|EX2_PFC_to_IF[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~60_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[12] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out[12]~107 (
// Equation(s):
// \if_stage|pc_src_mux|out[12]~107_combout  = (\ex_stage|Wrong_prediction~0_combout  & ((\id_ex_buffer2|EX2_PFC_to_IF [12]) # ((!\if_stage|pc_reg|DataOut [12] & \if_stage|pc_src_mux|out~52_combout )))) # (!\ex_stage|Wrong_prediction~0_combout  & 
// (!\if_stage|pc_reg|DataOut [12] & ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_stage|pc_reg|DataOut [12]),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [12]),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[12]~107_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[12]~107 .lut_mask = 16'hB3A0;
defparam \if_stage|pc_src_mux|out[12]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y7_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out[12] (
// Equation(s):
// \if_stage|pc_src_mux|out [12] = (!\if_stage|pc_src_mux|out~106_combout  & (!\if_stage|pc_src_mux|out[12]~107_combout  & ((!\forwarding_stage|alu_oper1|out[12]~49_combout ) # (!\if_stage|pc_src_mux|out~105_combout ))))

	.dataa(\if_stage|pc_src_mux|out~105_combout ),
	.datab(\if_stage|pc_src_mux|out~106_combout ),
	.datac(\if_stage|pc_src_mux|out[12]~107_combout ),
	.datad(\forwarding_stage|alu_oper1|out[12]~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out [12]),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[12] .lut_mask = 16'h0103;
defparam \if_stage|pc_src_mux|out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y7_N1
dffeas \if_stage|pc_reg|DataOut[12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_src_mux|out [12]),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[12] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N18
cycloneive_lcell_comb \if_id_buffer|ID_PC~13 (
// Equation(s):
// \if_id_buffer|ID_PC~13_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & !\if_stage|pc_reg|DataOut [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|pc_reg|DataOut [12]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_PC~13 .lut_mask = 16'h000F;
defparam \if_id_buffer|ID_PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y8_N19
dffeas \if_id_buffer|ID_PC[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_PC~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_PC[12] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_PC~12 (
// Equation(s):
// \id_ex_buffer1|EX1_PC~12_combout  = (!\id_stage|SDU|always0~16_combout  & (\if_id_buffer|ID_PC [12] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\if_id_buffer|ID_PC [12]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC~12 .lut_mask = 16'h5100;
defparam \id_ex_buffer1|EX1_PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y8_N17
dffeas \id_ex_buffer1|EX1_PC[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_PC~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PC[12] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y8_N26
cycloneive_lcell_comb \id_ex_buffer2|EX2_PC~12 (
// Equation(s):
// \id_ex_buffer2|EX2_PC~12_combout  = (\id_ex_buffer1|EX1_PC [12] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_PC [12]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC~12 .lut_mask = 16'hC0CC;
defparam \id_ex_buffer2|EX2_PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y12_N27
dffeas \id_ex_buffer2|EX2_PC[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_PC~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PC[12] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N0
cycloneive_lcell_comb \ex_stage|Add0~76 (
// Equation(s):
// \ex_stage|Add0~76_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~27_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [12])))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|Add0~27_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|res [12]),
	.cin(gnd),
	.combout(\ex_stage|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~76 .lut_mask = 16'hDD88;
defparam \ex_stage|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N28
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[12]~40 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[12]~40_combout  = (\idhaz2~3_combout  & ((\ex_stage|Add0~76_combout ) # ((\forwarding_stage|store_rs2_mux|out~100_combout  & \ex_mem_buffer|MEM_ALU_OUT [12])))) # (!\idhaz2~3_combout  & 
// (\forwarding_stage|store_rs2_mux|out~100_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [12]))))

	.dataa(\idhaz2~3_combout ),
	.datab(\forwarding_stage|store_rs2_mux|out~100_combout ),
	.datac(\ex_stage|Add0~76_combout ),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[12]~40 .lut_mask = 16'hECA0;
defparam \forwarding_stage|store_rs2_mux|out[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N10
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[12]~42 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[12]~42_combout  = (\forwarding_stage|store_rs2_mux|out[12]~40_combout ) # ((\forwarding_stage|store_rs2_mux|out[12]~41_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|store_rs2_mux|out[12]~41_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[12]~40_combout ),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[12]~42 .lut_mask = 16'hFCF0;
defparam \forwarding_stage|store_rs2_mux|out[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N11
dffeas \id_ex_buffer2|EX2_rs2_out[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[12] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N14
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[12]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[12]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [12]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[12]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N15
dffeas \ex_mem_buffer|MEM_rs2[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[12] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y15_N5
dffeas \mem_wb_buffer|WB_ALU_OUT[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[12] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N4
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[12]~12 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[12]~12_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [12])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [12])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [12]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [12]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[12]~12 .lut_mask = 16'hAAF0;
defparam \wb_stage|Write_Data_RegFile[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~275 (
// Equation(s):
// \id_stage|reg_file|Read_data2~275_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][12]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][12]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[13][12]~q ),
	.datac(\id_stage|reg_file|reg_file[12][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~275_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~275 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~276 (
// Equation(s):
// \id_stage|reg_file|Read_data2~276_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~275_combout  & (\id_stage|reg_file|reg_file[15][12]~q )) # (!\id_stage|reg_file|Read_data2~275_combout  & ((\id_stage|reg_file|reg_file[14][12]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~275_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][12]~q ),
	.datac(\id_stage|reg_file|reg_file[14][12]~q ),
	.datad(\id_stage|reg_file|Read_data2~275_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~276_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~276 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~258 (
// Equation(s):
// \id_stage|reg_file|Read_data2~258_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][12]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][12]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][12]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~258_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~258 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~259 (
// Equation(s):
// \id_stage|reg_file|Read_data2~259_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~258_combout  & (\id_stage|reg_file|reg_file[30][12]~q )) # (!\id_stage|reg_file|Read_data2~258_combout  & ((\id_stage|reg_file|reg_file[26][12]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~258_combout ))))

	.dataa(\id_stage|reg_file|reg_file[30][12]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[26][12]~q ),
	.datad(\id_stage|reg_file|Read_data2~258_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~259_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~259 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~262 (
// Equation(s):
// \id_stage|reg_file|Read_data2~262_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][12]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][12]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][12]~q ),
	.datac(\id_stage|reg_file|reg_file[16][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~262_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~262 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~263 (
// Equation(s):
// \id_stage|reg_file|Read_data2~263_combout  = (\id_stage|reg_file|Read_data2~262_combout  & (((\id_stage|reg_file|reg_file[28][12]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~262_combout  & 
// (\id_stage|reg_file|reg_file[20][12]~q  & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~262_combout ),
	.datab(\id_stage|reg_file|reg_file[20][12]~q ),
	.datac(\id_stage|reg_file|reg_file[28][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~263_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~263 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~260 (
// Equation(s):
// \id_stage|reg_file|Read_data2~260_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][12]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][12]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][12]~q ),
	.datac(\id_stage|reg_file|reg_file[17][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~260_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~260 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~261 (
// Equation(s):
// \id_stage|reg_file|Read_data2~261_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~260_combout  & ((\id_stage|reg_file|reg_file[29][12]~q ))) # (!\id_stage|reg_file|Read_data2~260_combout  & (\id_stage|reg_file|reg_file[21][12]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~260_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][12]~q ),
	.datac(\id_stage|reg_file|reg_file[29][12]~q ),
	.datad(\id_stage|reg_file|Read_data2~260_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~261_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~261 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~264 (
// Equation(s):
// \id_stage|reg_file|Read_data2~264_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~261_combout ))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~263_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~263_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2~261_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~264_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~264 .lut_mask = 16'hF4A4;
defparam \id_stage|reg_file|Read_data2~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~265 (
// Equation(s):
// \id_stage|reg_file|Read_data2~265_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][12]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][12]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[23][12]~q ),
	.datac(\id_stage|reg_file|reg_file[19][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~265_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~265 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~266 (
// Equation(s):
// \id_stage|reg_file|Read_data2~266_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~265_combout  & ((\id_stage|reg_file|reg_file[31][12]~q ))) # (!\id_stage|reg_file|Read_data2~265_combout  & (\id_stage|reg_file|reg_file[27][12]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~265_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][12]~q ),
	.datac(\id_stage|reg_file|reg_file[31][12]~q ),
	.datad(\id_stage|reg_file|Read_data2~265_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~266_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~266 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~267 (
// Equation(s):
// \id_stage|reg_file|Read_data2~267_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~264_combout  & ((\id_stage|reg_file|Read_data2~266_combout ))) # (!\id_stage|reg_file|Read_data2~264_combout  & 
// (\id_stage|reg_file|Read_data2~259_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~264_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~259_combout ),
	.datac(\id_stage|reg_file|Read_data2~264_combout ),
	.datad(\id_stage|reg_file|Read_data2~266_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~267_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~267 .lut_mask = 16'hF858;
defparam \id_stage|reg_file|Read_data2~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~272 (
// Equation(s):
// \id_stage|reg_file|Read_data2~272_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & (((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][12]~q )) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[1][12]~q )))))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[2][12]~q ),
	.datac(\id_stage|reg_file|reg_file[1][12]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~272_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~272 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~270 (
// Equation(s):
// \id_stage|reg_file|Read_data2~270_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[5][12]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][12]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][12]~q ),
	.datad(\id_stage|reg_file|reg_file[5][12]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~270_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~270 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~271 (
// Equation(s):
// \id_stage|reg_file|Read_data2~271_combout  = (\id_stage|reg_file|Read_data2~270_combout  & (((\id_stage|reg_file|reg_file[7][12]~q ) # (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~270_combout  & 
// (\id_stage|reg_file|reg_file[6][12]~q  & ((\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[6][12]~q ),
	.datab(\id_stage|reg_file|reg_file[7][12]~q ),
	.datac(\id_stage|reg_file|Read_data2~270_combout ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~271_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~271 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|Read_data2~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~273 (
// Equation(s):
// \id_stage|reg_file|Read_data2~273_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~272_combout  & (\id_stage|reg_file|reg_file[3][12]~q )) # (!\id_stage|reg_file|Read_data2~272_combout  & 
// ((\id_stage|reg_file|Read_data2~271_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & (\id_stage|reg_file|Read_data2~272_combout ))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2~272_combout ),
	.datac(\id_stage|reg_file|reg_file[3][12]~q ),
	.datad(\id_stage|reg_file|Read_data2~271_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~273_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~273 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~268 (
// Equation(s):
// \id_stage|reg_file|Read_data2~268_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][12]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][12]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][12]~q ),
	.datac(\id_stage|reg_file|reg_file[8][12]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~268_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~268 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~269 (
// Equation(s):
// \id_stage|reg_file|Read_data2~269_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~268_combout  & ((\id_stage|reg_file|reg_file[11][12]~q ))) # (!\id_stage|reg_file|Read_data2~268_combout  & (\id_stage|reg_file|reg_file[9][12]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~268_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][12]~q ),
	.datac(\id_stage|reg_file|reg_file[11][12]~q ),
	.datad(\id_stage|reg_file|Read_data2~268_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~269_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~269 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~274 (
// Equation(s):
// \id_stage|reg_file|Read_data2~274_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// ((\id_stage|reg_file|Read_data2~269_combout ))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (\id_stage|reg_file|Read_data2~273_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~273_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~269_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~274_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~274 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|Read_data2~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~277 (
// Equation(s):
// \id_stage|reg_file|Read_data2~277_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~274_combout  & (\id_stage|reg_file|Read_data2~276_combout )) # (!\id_stage|reg_file|Read_data2~274_combout  & 
// ((\id_stage|reg_file|Read_data2~267_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~274_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~276_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~267_combout ),
	.datad(\id_stage|reg_file|Read_data2~274_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~277_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~277 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~278 (
// Equation(s):
// \id_stage|reg_file|Read_data2~278_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[12]~12_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~277_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~277_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.datad(\id_stage|reg_file|Read_data2~277_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~278_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~278 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N1
dffeas \id_stage|reg_file|Read_data2[12] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[12] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~15 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~15_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & ((\id_stage|reg_file|Read_data2 [12]))) # (!\id_stage|cu|is_oper2_immed~combout  & (\if_id_buffer|ID_INST [12]))))

	.dataa(\if_id_buffer|ID_INST [12]),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_stage|reg_file|Read_data2 [12]),
	.datad(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~15 .lut_mask = 16'h00E2;
defparam \id_ex_buffer1|EX1_forward_to_B~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y10_N21
dffeas \id_ex_buffer1|EX1_forward_to_B[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[12] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N22
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[12]~40 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[12]~40_combout  = (\forwarding_stage|alu_oper2|out[0]~1_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [12]) # ((\wb_stage|Write_Data_RegFile[12]~12_combout  & \forwarding_stage|alu_oper2|out[0]~2_combout )))) # 
// (!\forwarding_stage|alu_oper2|out[0]~1_combout  & (((\wb_stage|Write_Data_RegFile[12]~12_combout  & \forwarding_stage|alu_oper2|out[0]~2_combout ))))

	.dataa(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [12]),
	.datac(\wb_stage|Write_Data_RegFile[12]~12_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[12]~40 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y9_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[12]~41 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[12]~41_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[12]~40_combout ) # ((\ex_stage|Add0~76_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\ex_stage|Add0~76_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[12]~40_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[12]~41 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper2|out[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[12]~42 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[12]~42_combout  = (\forwarding_stage|alu_oper2|out[12]~41_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [12] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [12]),
	.datab(\forwarding_stage|alu_oper2|out~5_combout ),
	.datac(gnd),
	.datad(\forwarding_stage|alu_oper2|out[12]~41_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[12]~42 .lut_mask = 16'hFF88;
defparam \forwarding_stage|alu_oper2|out[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y9_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER2[12] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[12] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~4 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~4_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [12]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [10]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [9]) # (\id_ex_buffer2|EX2_ALU_OPER2 [11])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [12]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [10]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [9]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [11]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~4 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~3 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~3_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [7]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [6]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [5]) # (\id_ex_buffer2|EX2_ALU_OPER2 [8])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [7]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [6]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [5]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~3 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~6 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~6_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [20]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [18]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [19]) # (\id_ex_buffer2|EX2_ALU_OPER2 [17])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [20]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [18]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [19]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [17]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~6 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~5 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~5_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [14]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [16]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [13]) # (\id_ex_buffer2|EX2_ALU_OPER2 [15])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [14]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [16]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [13]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [15]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~5 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~7 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~7_combout  = (\ex_stage|alu|ShiftLeft0~4_combout ) # ((\ex_stage|alu|ShiftLeft0~3_combout ) # ((\ex_stage|alu|ShiftLeft0~6_combout ) # (\ex_stage|alu|ShiftLeft0~5_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~4_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~3_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~6_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~7 .lut_mask = 16'hFFFE;
defparam \ex_stage|alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y7_N14
cycloneive_lcell_comb \ex_stage|alu|Mux4~18 (
// Equation(s):
// \ex_stage|alu|Mux4~18_combout  = (!\ex_stage|alu|ShiftLeft0~7_combout  & (!\ex_stage|alu|ShiftLeft0~10_combout  & (!\id_ex_buffer2|EX2_ALU_OPER2 [4] & !\ex_stage|alu|ShiftLeft0~8_combout )))

	.dataa(\ex_stage|alu|ShiftLeft0~7_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~10_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datad(\ex_stage|alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~18 .lut_mask = 16'h0001;
defparam \ex_stage|alu|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N10
cycloneive_lcell_comb \ex_stage|alu|Mux10~1 (
// Equation(s):
// \ex_stage|alu|Mux10~1_combout  = (!\ex_stage|alu|Mux4~18_combout ) # (!\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux4~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~1 .lut_mask = 16'h33FF;
defparam \ex_stage|alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N18
cycloneive_lcell_comb \ex_stage|alu|Mux11~2 (
// Equation(s):
// \ex_stage|alu|Mux11~2_combout  = (\ex_stage|alu|Mux4~18_combout  & \ex_stage|alu|ShiftLeft0~42_combout )

	.dataa(\ex_stage|alu|Mux4~18_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftLeft0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~2 .lut_mask = 16'hA0A0;
defparam \ex_stage|alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N16
cycloneive_lcell_comb \ex_stage|alu|Mux11~3 (
// Equation(s):
// \ex_stage|alu|Mux11~3_combout  = (\ex_stage|alu|Mux10~4_combout  & (\ex_stage|alu|ShiftRight0~102_combout  & (\ex_stage|alu|Mux10~3_combout ))) # (!\ex_stage|alu|Mux10~4_combout  & (((\ex_stage|alu|Mux11~2_combout ) # (!\ex_stage|alu|Mux10~3_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~102_combout ),
	.datab(\ex_stage|alu|Mux10~4_combout ),
	.datac(\ex_stage|alu|Mux10~3_combout ),
	.datad(\ex_stage|alu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~3 .lut_mask = 16'hB383;
defparam \ex_stage|alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N26
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~14 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~14_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [11])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [9])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~14 .lut_mask = 16'hF5A0;
defparam \ex_stage|alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~44 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~44_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [12]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [10]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~44 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~45 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~45_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~44_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~14_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~14_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\ex_stage|alu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~45 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~46 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~46_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~43_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~45_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~43_combout ),
	.datab(\ex_stage|alu|ShiftRight0~45_combout ),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~46 .lut_mask = 16'hAACC;
defparam \ex_stage|alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N2
cycloneive_lcell_comb \ex_stage|alu|Mux11~4 (
// Equation(s):
// \ex_stage|alu|Mux11~4_combout  = (\ex_stage|alu|Mux10~1_combout  & (\ex_stage|alu|Mux11~3_combout )) # (!\ex_stage|alu|Mux10~1_combout  & ((\ex_stage|alu|Mux11~3_combout  & ((\ex_stage|alu|ShiftRight0~46_combout ))) # (!\ex_stage|alu|Mux11~3_combout  & 
// (\ex_stage|alu|ShiftRight0~57_combout ))))

	.dataa(\ex_stage|alu|Mux10~1_combout ),
	.datab(\ex_stage|alu|Mux11~3_combout ),
	.datac(\ex_stage|alu|ShiftRight0~57_combout ),
	.datad(\ex_stage|alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~4 .lut_mask = 16'hDC98;
defparam \ex_stage|alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|Mux11~1 (
// Equation(s):
// \ex_stage|alu|Mux11~1_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [9] & (!\id_ex_buffer2|EX2_ALU_OPER2 [9] & !\ex_stage|alu|Mux10~7_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [9] & (\id_ex_buffer2|EX2_ALU_OPER2 [9] $ 
// (\ex_stage|alu|Mux10~7_combout ))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.datab(\ex_stage|alu|Mux4~19_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [9]),
	.datad(\ex_stage|alu|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~1 .lut_mask = 16'h3748;
defparam \ex_stage|alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N4
cycloneive_lcell_comb \ex_stage|alu|Mux11~5 (
// Equation(s):
// \ex_stage|alu|Mux11~5_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux11~1_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux11~1_combout  & (\ex_stage|alu|Mux11~4_combout )) # (!\ex_stage|alu|Mux11~1_combout  & 
// ((\ex_stage|alu|Add0~30_combout )))))

	.dataa(\ex_stage|alu|Mux11~4_combout ),
	.datab(\ex_stage|alu|Mux4~19_combout ),
	.datac(\ex_stage|alu|Add0~30_combout ),
	.datad(\ex_stage|alu|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~5 .lut_mask = 16'hEE30;
defparam \ex_stage|alu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|Mux11~0 (
// Equation(s):
// \ex_stage|alu|Mux11~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [9] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [9]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [9] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER2 [9]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [9]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N10
cycloneive_lcell_comb \ex_stage|alu|Mux11~6 (
// Equation(s):
// \ex_stage|alu|Mux11~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux11~0_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux11~5_combout ))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux11~5_combout ),
	.datad(\ex_stage|alu|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux11~6 .lut_mask = 16'h3210;
defparam \ex_stage|alu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N18
cycloneive_lcell_comb \ex_stage|alu|res[9] (
// Equation(s):
// \ex_stage|alu|res [9] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux11~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [9])))

	.dataa(\ex_stage|alu|Mux11~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [9]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [9]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[9] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N6
cycloneive_lcell_comb \ex_stage|Add0~73 (
// Equation(s):
// \ex_stage|Add0~73_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~21_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [9]))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [9]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|Add0~21_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~73 .lut_mask = 16'hFC0C;
defparam \ex_stage|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[9]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[9]~feeder_combout  = \ex_stage|Add0~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~73_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[9]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y10_N27
dffeas \ex_mem_buffer|MEM_ALU_OUT[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[9] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N8
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[7]~25 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[7]~25_combout  = (\idhaz2~3_combout  & (\ex_stage|Add0~71_combout )) # (!\idhaz2~3_combout  & (((\ex_mem_buffer|MEM_ALU_OUT [7] & \exhaz2~3_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\ex_stage|Add0~71_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.datad(\exhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[7]~25 .lut_mask = 16'hD888;
defparam \forwarding_stage|store_rs2_mux|out[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~7 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~7_combout  = (\id_stage|reg_file|Read_data2 [7] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data2 [7]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~7 .lut_mask = 16'h00A2;
defparam \id_ex_buffer1|EX1_rs2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y13_N19
dffeas \id_ex_buffer1|EX1_rs2[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[7] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y13_N20
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[7]~26 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[7]~26_combout  = (\FB|alu_selB~0_combout  & (((\wb_stage|Write_Data_RegFile[7]~7_combout )))) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [7]) # ((\idhaz2~3_combout  & 
// \wb_stage|Write_Data_RegFile[7]~7_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [7]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[7]~26 .lut_mask = 16'hF3E0;
defparam \forwarding_stage|store_rs2_mux|out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N0
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[7]~27 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[7]~27_combout  = (\forwarding_stage|store_rs2_mux|out[7]~25_combout ) # ((\forwarding_stage|store_rs2_mux|out[7]~26_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|store_rs2_mux|out[7]~25_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[7]~26_combout ),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[7]~27 .lut_mask = 16'hFCCC;
defparam \forwarding_stage|store_rs2_mux|out[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y12_N1
dffeas \id_ex_buffer2|EX2_rs2_out[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[7] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N14
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[7]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[7]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [7]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[7]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y12_N15
dffeas \ex_mem_buffer|MEM_rs2[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[7] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [7],\ex_mem_buffer|MEM_rs2 [6]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N20
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[7]~7 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[7]~7_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [7]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [7]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [7]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_Data_mem_out [7]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[7]~7 .lut_mask = 16'hF0AA;
defparam \wb_stage|Write_Data_RegFile[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N15
dffeas \id_stage|reg_file|reg_file[15][7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~170 (
// Equation(s):
// \id_stage|reg_file|Read_data2~170_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[14][7]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[12][7]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[14][7]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~170_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~170 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~171 (
// Equation(s):
// \id_stage|reg_file|Read_data2~171_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~170_combout  & (\id_stage|reg_file|reg_file[15][7]~q )) # (!\id_stage|reg_file|Read_data2~170_combout  & ((\id_stage|reg_file|reg_file[13][7]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~170_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][7]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[13][7]~q ),
	.datad(\id_stage|reg_file|Read_data2~170_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~171_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~171 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~153 (
// Equation(s):
// \id_stage|reg_file|Read_data2~153_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][7]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[8][7]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[9][7]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~153_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~153 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~154 (
// Equation(s):
// \id_stage|reg_file|Read_data2~154_combout  = (\id_stage|reg_file|Read_data2~153_combout  & ((\id_stage|reg_file|reg_file[11][7]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~153_combout  & (((\if_id_buffer|ID_rs2_ind [1] & 
// \id_stage|reg_file|reg_file[10][7]~q ))))

	.dataa(\id_stage|reg_file|reg_file[11][7]~q ),
	.datab(\id_stage|reg_file|Read_data2~153_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|reg_file[10][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~154_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~154 .lut_mask = 16'hBC8C;
defparam \id_stage|reg_file|Read_data2~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~165 (
// Equation(s):
// \id_stage|reg_file|Read_data2~165_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][7]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[4][7]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\id_stage|reg_file|reg_file[6][7]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~165_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~165 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~166 (
// Equation(s):
// \id_stage|reg_file|Read_data2~166_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~165_combout  & ((\id_stage|reg_file|reg_file[7][7]~q ))) # (!\id_stage|reg_file|Read_data2~165_combout  & (\id_stage|reg_file|reg_file[5][7]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~165_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][7]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][7]~q ),
	.datad(\id_stage|reg_file|Read_data2~165_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~166_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~166 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~167 (
// Equation(s):
// \id_stage|reg_file|Read_data2~167_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~166_combout ) # ((\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (((\id_stage|reg_file|reg_file[1][7]~q  & !\id_stage|reg_file|Read_data2[13]~17_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~166_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[1][7]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~167_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~167 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~168 (
// Equation(s):
// \id_stage|reg_file|Read_data2~168_combout  = (\id_stage|reg_file|Read_data2~167_combout  & (((\id_stage|reg_file|reg_file[3][7]~q ) # (!\id_stage|reg_file|Read_data2[13]~17_combout )))) # (!\id_stage|reg_file|Read_data2~167_combout  & 
// (\id_stage|reg_file|reg_file[2][7]~q  & ((\id_stage|reg_file|Read_data2[13]~17_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][7]~q ),
	.datab(\id_stage|reg_file|Read_data2~167_combout ),
	.datac(\id_stage|reg_file|reg_file[3][7]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~168_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~168 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~155 (
// Equation(s):
// \id_stage|reg_file|Read_data2~155_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][7]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][7]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][7]~q ),
	.datac(\id_stage|reg_file|reg_file[17][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~155_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~155 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~156 (
// Equation(s):
// \id_stage|reg_file|Read_data2~156_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~155_combout  & ((\id_stage|reg_file|reg_file[29][7]~q ))) # (!\id_stage|reg_file|Read_data2~155_combout  & (\id_stage|reg_file|reg_file[21][7]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~155_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][7]~q ),
	.datac(\id_stage|reg_file|reg_file[29][7]~q ),
	.datad(\id_stage|reg_file|Read_data2~155_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~156_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~156 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~162 (
// Equation(s):
// \id_stage|reg_file|Read_data2~162_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][7]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][7]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[23][7]~q ),
	.datac(\id_stage|reg_file|reg_file[19][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~162_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~162 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~163 (
// Equation(s):
// \id_stage|reg_file|Read_data2~163_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~162_combout  & ((\id_stage|reg_file|reg_file[31][7]~q ))) # (!\id_stage|reg_file|Read_data2~162_combout  & (\id_stage|reg_file|reg_file[27][7]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~162_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][7]~q ),
	.datac(\id_stage|reg_file|reg_file[31][7]~q ),
	.datad(\id_stage|reg_file|Read_data2~162_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~163_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~163 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~159 (
// Equation(s):
// \id_stage|reg_file|Read_data2~159_combout  = (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3])) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[24][7]~q ))) # (!\if_id_buffer|ID_rs2_ind [3] & 
// (\id_stage|reg_file|reg_file[16][7]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[16][7]~q ),
	.datad(\id_stage|reg_file|reg_file[24][7]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~159_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~159 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~160 (
// Equation(s):
// \id_stage|reg_file|Read_data2~160_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~159_combout  & ((\id_stage|reg_file|reg_file[28][7]~q ))) # (!\id_stage|reg_file|Read_data2~159_combout  & (\id_stage|reg_file|reg_file[20][7]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~159_combout ))))

	.dataa(\id_stage|reg_file|reg_file[20][7]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [2]),
	.datac(\id_stage|reg_file|reg_file[28][7]~q ),
	.datad(\id_stage|reg_file|Read_data2~159_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~160_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~160 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~157 (
// Equation(s):
// \id_stage|reg_file|Read_data2~157_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][7]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][7]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][7]~q ),
	.datac(\id_stage|reg_file|reg_file[18][7]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~157_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~157 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~158 (
// Equation(s):
// \id_stage|reg_file|Read_data2~158_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~157_combout  & ((\id_stage|reg_file|reg_file[30][7]~q ))) # (!\id_stage|reg_file|Read_data2~157_combout  & (\id_stage|reg_file|reg_file[26][7]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~157_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][7]~q ),
	.datac(\id_stage|reg_file|reg_file[30][7]~q ),
	.datad(\id_stage|reg_file|Read_data2~157_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~158_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~158 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~161 (
// Equation(s):
// \id_stage|reg_file|Read_data2~161_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~158_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [1] & (\id_stage|reg_file|Read_data2~160_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~160_combout ),
	.datad(\id_stage|reg_file|Read_data2~158_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~161_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~161 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~164 (
// Equation(s):
// \id_stage|reg_file|Read_data2~164_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~161_combout  & ((\id_stage|reg_file|Read_data2~163_combout ))) # (!\id_stage|reg_file|Read_data2~161_combout  & 
// (\id_stage|reg_file|Read_data2~156_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~161_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~156_combout ),
	.datac(\id_stage|reg_file|Read_data2~163_combout ),
	.datad(\id_stage|reg_file|Read_data2~161_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~164_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~164 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~169 (
// Equation(s):
// \id_stage|reg_file|Read_data2~169_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2[13]~10_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2[13]~10_combout  & 
// ((\id_stage|reg_file|Read_data2~164_combout ))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (\id_stage|reg_file|Read_data2~168_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~168_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datad(\id_stage|reg_file|Read_data2~164_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~169_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~169 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|Read_data2~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~172 (
// Equation(s):
// \id_stage|reg_file|Read_data2~172_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~169_combout  & (\id_stage|reg_file|Read_data2~171_combout )) # (!\id_stage|reg_file|Read_data2~169_combout  & 
// ((\id_stage|reg_file|Read_data2~154_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~169_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~171_combout ),
	.datab(\id_stage|reg_file|Read_data2~154_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~169_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~172_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~172 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data2~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~173 (
// Equation(s):
// \id_stage|reg_file|Read_data2~173_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[7]~7_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~172_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & (\id_stage|reg_file|Read_data2~172_combout )))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\id_stage|reg_file|Read_data2~172_combout ),
	.datad(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~173_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~173 .lut_mask = 16'hBA30;
defparam \id_stage|reg_file|Read_data2~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N15
dffeas \id_stage|reg_file|Read_data2[7] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[7] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N14
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~10 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~10_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & ((\id_stage|reg_file|Read_data2 [7]))) # (!\id_stage|cu|is_oper2_immed~combout  & (\if_id_buffer|ID_INST [7]))))

	.dataa(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.datab(\if_id_buffer|ID_INST [7]),
	.datac(\id_stage|reg_file|Read_data2 [7]),
	.datad(\id_stage|cu|is_oper2_immed~combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~10 .lut_mask = 16'h5044;
defparam \id_ex_buffer1|EX1_forward_to_B~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N15
dffeas \id_ex_buffer1|EX1_forward_to_B[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[7] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[7]~25 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[7]~25_combout  = (\forwarding_stage|alu_oper2|out[0]~1_combout  & ((\ex_mem_buffer|MEM_ALU_OUT [7]) # ((\forwarding_stage|alu_oper2|out[0]~2_combout  & \wb_stage|Write_Data_RegFile[7]~7_combout )))) # 
// (!\forwarding_stage|alu_oper2|out[0]~1_combout  & (\forwarding_stage|alu_oper2|out[0]~2_combout  & ((\wb_stage|Write_Data_RegFile[7]~7_combout ))))

	.dataa(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.datad(\wb_stage|Write_Data_RegFile[7]~7_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[7]~25 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[7]~26 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[7]~26_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[7]~25_combout ) # ((\ex_stage|Add0~71_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\ex_stage|Add0~71_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[7]~25_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[7]~26 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper2|out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[7]~27 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[7]~27_combout  = (\forwarding_stage|alu_oper2|out[7]~26_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [7] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [7]),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[7]~26_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[7]~27 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y9_N31
dffeas \id_ex_buffer2|EX2_ALU_OPER2[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[7] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|Add0~23 (
// Equation(s):
// \ex_stage|alu|Add0~23_combout  = \ex_stage|alu_oper|ALU_OP [0] $ (\id_ex_buffer2|EX2_ALU_OPER2 [7])

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~23 .lut_mask = 16'h33CC;
defparam \ex_stage|alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N26
cycloneive_lcell_comb \ex_stage|alu|Mux9~4 (
// Equation(s):
// \ex_stage|alu|Mux9~4_combout  = (\ex_stage|alu_oper|ALU_OP [0] & (!\id_ex_buffer2|EX2_ALU_OPER2 [7] & (!\ex_stage|alu_oper|ALU_OP [1] & !\id_ex_buffer2|EX2_ALU_OPER1 [7]))) # (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # 
// (\id_ex_buffer2|EX2_ALU_OPER2 [7] $ (\id_ex_buffer2|EX2_ALU_OPER1 [7]))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [7]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~4 .lut_mask = 16'h5156;
defparam \ex_stage|alu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N8
cycloneive_lcell_comb \ex_stage|alu|Mux9~3 (
// Equation(s):
// \ex_stage|alu|Mux9~3_combout  = (\ex_stage|alu|Mux4~18_combout  & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftLeft0~34_combout ))

	.dataa(\ex_stage|alu|Mux4~18_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~3 .lut_mask = 16'h0A00;
defparam \ex_stage|alu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N8
cycloneive_lcell_comb \ex_stage|alu|Mux6~6 (
// Equation(s):
// \ex_stage|alu|Mux6~6_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((!\ex_stage|alu|ShiftLeft0~11_combout ) # (!\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(gnd),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~6 .lut_mask = 16'h3F00;
defparam \ex_stage|alu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~15 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~15_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [10]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [8]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~15 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N4
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~70 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~70_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [9]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [7]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~70 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~85 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~85_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~15_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~70_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~15_combout ),
	.datac(\ex_stage|alu|ShiftRight0~70_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~85 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N2
cycloneive_lcell_comb \ex_stage|alu|Mux9~1 (
// Equation(s):
// \ex_stage|alu|Mux9~1_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|ShiftRight0~98_combout ) # ((\ex_stage|alu|Mux6~2_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & (((!\ex_stage|alu|Mux6~2_combout  & \ex_stage|alu|ShiftRight0~85_combout 
// ))))

	.dataa(\ex_stage|alu|Mux6~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~98_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~1 .lut_mask = 16'hADA8;
defparam \ex_stage|alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N30
cycloneive_lcell_comb \ex_stage|alu|Mux9~2 (
// Equation(s):
// \ex_stage|alu|Mux9~2_combout  = (\ex_stage|alu|Mux6~2_combout  & ((\ex_stage|alu|Mux9~1_combout  & (\ex_stage|alu|ShiftRight0~100_combout )) # (!\ex_stage|alu|Mux9~1_combout  & ((\ex_stage|alu|ShiftRight0~87_combout ))))) # (!\ex_stage|alu|Mux6~2_combout  
// & (((\ex_stage|alu|Mux9~1_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~100_combout ),
	.datab(\ex_stage|alu|ShiftRight0~87_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~2 .lut_mask = 16'hAFC0;
defparam \ex_stage|alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N24
cycloneive_lcell_comb \ex_stage|alu|Mux9~5 (
// Equation(s):
// \ex_stage|alu|Mux9~5_combout  = (\ex_stage|alu|Mux9~4_combout  & ((\ex_stage|alu|Mux9~3_combout ) # ((!\ex_stage|alu|Mux6~6_combout )))) # (!\ex_stage|alu|Mux9~4_combout  & (((\ex_stage|alu|Mux6~6_combout  & \ex_stage|alu|Mux9~2_combout ))))

	.dataa(\ex_stage|alu|Mux9~4_combout ),
	.datab(\ex_stage|alu|Mux9~3_combout ),
	.datac(\ex_stage|alu|Mux6~6_combout ),
	.datad(\ex_stage|alu|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~5 .lut_mask = 16'hDA8A;
defparam \ex_stage|alu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N30
cycloneive_lcell_comb \ex_stage|alu|Mux9~6 (
// Equation(s):
// \ex_stage|alu|Mux9~6_combout  = (\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Mux9~5_combout ))) # (!\ex_stage|alu|Mux4~10_combout  & (\ex_stage|alu|Add0~24_combout ))

	.dataa(\ex_stage|alu|Add0~24_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\ex_stage|alu|Mux9~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~6 .lut_mask = 16'hFA0A;
defparam \ex_stage|alu|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|Mux9~0 (
// Equation(s):
// \ex_stage|alu|Mux9~0_combout  = (\ex_stage|alu|Mux4~10_combout  & ((\id_ex_buffer2|EX2_ALU_OPER2 [7]) # (\id_ex_buffer2|EX2_ALU_OPER1 [7]))) # (!\ex_stage|alu|Mux4~10_combout  & (\id_ex_buffer2|EX2_ALU_OPER2 [7] & \id_ex_buffer2|EX2_ALU_OPER1 [7]))

	.dataa(\ex_stage|alu|Mux4~10_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [7]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N4
cycloneive_lcell_comb \ex_stage|alu|Mux9~7 (
// Equation(s):
// \ex_stage|alu|Mux9~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux9~0_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux9~6_combout ))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux9~6_combout ),
	.datad(\ex_stage|alu|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux9~7 .lut_mask = 16'h3210;
defparam \ex_stage|alu|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N6
cycloneive_lcell_comb \ex_stage|alu|res[7] (
// Equation(s):
// \ex_stage|alu|res [7] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux9~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [7])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux9~7_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [7]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[7] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N2
cycloneive_lcell_comb \ex_stage|Add0~71 (
// Equation(s):
// \ex_stage|Add0~71_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~17_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [7])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~17_combout ),
	.datad(\ex_stage|alu|res [7]),
	.cin(gnd),
	.combout(\ex_stage|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~71 .lut_mask = 16'hF3C0;
defparam \ex_stage|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y12_N3
dffeas \ex_mem_buffer|MEM_ALU_OUT[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[7] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N23
dffeas \mem_wb_buffer|WB_ALU_OUT[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[6] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N22
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[6]~6 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[6]~6_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [6])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [6])))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_Data_mem_out [6]),
	.datac(\mem_wb_buffer|WB_ALU_OUT [6]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[6]~6 .lut_mask = 16'hCCF0;
defparam \wb_stage|Write_Data_RegFile[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~132 (
// Equation(s):
// \id_stage|reg_file|Read_data1~132_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][6]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][6]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][6]~q ),
	.datac(\id_stage|reg_file|reg_file[22][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~132_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~132 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~133 (
// Equation(s):
// \id_stage|reg_file|Read_data1~133_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~132_combout  & ((\id_stage|reg_file|reg_file[30][6]~q ))) # (!\id_stage|reg_file|Read_data1~132_combout  & (\id_stage|reg_file|reg_file[26][6]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~132_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][6]~q ),
	.datac(\id_stage|reg_file|reg_file[30][6]~q ),
	.datad(\id_stage|reg_file|Read_data1~132_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~133_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~133 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~136 (
// Equation(s):
// \id_stage|reg_file|Read_data1~136_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][6]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][6]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[24][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~136_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~136 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~137 (
// Equation(s):
// \id_stage|reg_file|Read_data1~137_combout  = (\id_stage|reg_file|Read_data1~136_combout  & ((\id_stage|reg_file|reg_file[28][6]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~136_combout  & 
// (((\id_stage|reg_file|reg_file[20][6]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][6]~q ),
	.datab(\id_stage|reg_file|Read_data1~136_combout ),
	.datac(\id_stage|reg_file|reg_file[20][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~137_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~137 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~134 (
// Equation(s):
// \id_stage|reg_file|Read_data1~134_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][6]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][6]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[17][6]~q ),
	.datac(\id_stage|reg_file|reg_file[25][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~134_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~134 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~135 (
// Equation(s):
// \id_stage|reg_file|Read_data1~135_combout  = (\id_stage|reg_file|Read_data1~134_combout  & ((\id_stage|reg_file|reg_file[29][6]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~134_combout  & 
// (((\id_stage|reg_file|reg_file[21][6]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][6]~q ),
	.datab(\id_stage|reg_file|Read_data1~134_combout ),
	.datac(\id_stage|reg_file|reg_file[21][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~135_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~135 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~138 (
// Equation(s):
// \id_stage|reg_file|Read_data1~138_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1]) # (\id_stage|reg_file|Read_data1~135_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~137_combout  & 
// (!\if_id_buffer|ID_rs1_ind [1])))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|Read_data1~137_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~135_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~138_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~138 .lut_mask = 16'hAEA4;
defparam \id_stage|reg_file|Read_data1~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~139 (
// Equation(s):
// \id_stage|reg_file|Read_data1~139_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][6]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][6]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~139_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~139 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~140 (
// Equation(s):
// \id_stage|reg_file|Read_data1~140_combout  = (\id_stage|reg_file|Read_data1~139_combout  & ((\id_stage|reg_file|reg_file[31][6]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~139_combout  & 
// (((\id_stage|reg_file|reg_file[27][6]~q  & \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][6]~q ),
	.datab(\id_stage|reg_file|Read_data1~139_combout ),
	.datac(\id_stage|reg_file|reg_file[27][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~140_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~140 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~141 (
// Equation(s):
// \id_stage|reg_file|Read_data1~141_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~138_combout  & ((\id_stage|reg_file|Read_data1~140_combout ))) # (!\id_stage|reg_file|Read_data1~138_combout  & 
// (\id_stage|reg_file|Read_data1~133_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~138_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~133_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~138_combout ),
	.datad(\id_stage|reg_file|Read_data1~140_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~141_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~141 .lut_mask = 16'hF838;
defparam \id_stage|reg_file|Read_data1~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~149 (
// Equation(s):
// \id_stage|reg_file|Read_data1~149_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|reg_file[13][6]~q ) # (\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|reg_file[12][6]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[12][6]~q ),
	.datac(\id_stage|reg_file|reg_file[13][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~149_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~149 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~150 (
// Equation(s):
// \id_stage|reg_file|Read_data1~150_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~149_combout  & (\id_stage|reg_file|reg_file[15][6]~q )) # (!\id_stage|reg_file|Read_data1~149_combout  & ((\id_stage|reg_file|reg_file[14][6]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~149_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~149_combout ),
	.datad(\id_stage|reg_file|reg_file[14][6]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~150_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~150 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~142 (
// Equation(s):
// \id_stage|reg_file|Read_data1~142_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][6]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][6]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[10][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~142_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~142 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~143 (
// Equation(s):
// \id_stage|reg_file|Read_data1~143_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~142_combout  & (\id_stage|reg_file|reg_file[11][6]~q )) # (!\id_stage|reg_file|Read_data1~142_combout  & ((\id_stage|reg_file|reg_file[9][6]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~142_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][6]~q ),
	.datad(\id_stage|reg_file|Read_data1~142_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~143_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~143 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~144 (
// Equation(s):
// \id_stage|reg_file|Read_data1~144_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][6]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][6]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][6]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~144_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~144 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~145 (
// Equation(s):
// \id_stage|reg_file|Read_data1~145_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~144_combout  & (\id_stage|reg_file|reg_file[7][6]~q )) # (!\id_stage|reg_file|Read_data1~144_combout  & ((\id_stage|reg_file|reg_file[6][6]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~144_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][6]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[6][6]~q ),
	.datad(\id_stage|reg_file|Read_data1~144_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~145_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~145 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~146 (
// Equation(s):
// \id_stage|reg_file|Read_data1~146_combout  = (\id_stage|reg_file|Read_data1[0]~17_combout  & (((\id_stage|reg_file|reg_file[2][6]~q ) # (\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[1][6]~q  & ((!\id_stage|reg_file|Read_data1[0]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[1][6]~q ),
	.datac(\id_stage|reg_file|reg_file[2][6]~q ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~146_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~146 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~147 (
// Equation(s):
// \id_stage|reg_file|Read_data1~147_combout  = (\id_stage|reg_file|Read_data1~146_combout  & (((\id_stage|reg_file|reg_file[3][6]~q ) # (!\id_stage|reg_file|Read_data1[0]~16_combout )))) # (!\id_stage|reg_file|Read_data1~146_combout  & 
// (\id_stage|reg_file|Read_data1~145_combout  & ((\id_stage|reg_file|Read_data1[0]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~145_combout ),
	.datab(\id_stage|reg_file|reg_file[3][6]~q ),
	.datac(\id_stage|reg_file|Read_data1~146_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~147_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~147 .lut_mask = 16'hCAF0;
defparam \id_stage|reg_file|Read_data1~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~148 (
// Equation(s):
// \id_stage|reg_file|Read_data1~148_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout ) # ((\id_stage|reg_file|Read_data1~143_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~147_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~143_combout ),
	.datad(\id_stage|reg_file|Read_data1~147_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~148_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~148 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~151 (
// Equation(s):
// \id_stage|reg_file|Read_data1~151_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~148_combout  & ((\id_stage|reg_file|Read_data1~150_combout ))) # (!\id_stage|reg_file|Read_data1~148_combout  & 
// (\id_stage|reg_file|Read_data1~141_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~148_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~141_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~150_combout ),
	.datad(\id_stage|reg_file|Read_data1~148_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~151_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~151 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~152 (
// Equation(s):
// \id_stage|reg_file|Read_data1~152_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[6]~6_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~151_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|Read_data1~25_combout  & ((\id_stage|reg_file|Read_data1~151_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|Read_data1~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.datad(\id_stage|reg_file|Read_data1~151_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~152_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~152 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data1~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N15
dffeas \id_stage|reg_file|Read_data1[6] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[6] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N8
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~6 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~6_combout  = (\id_stage|reg_file|Read_data1 [6] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [6]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~6 .lut_mask = 16'h2022;
defparam \id_ex_buffer1|EX1_rs1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y10_N9
dffeas \id_ex_buffer1|EX1_rs1[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[6] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N28
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[6]~26 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[6]~26_combout  = (\ex_mem_buffer|MEM_ALU_OUT [6] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[6]~6_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [6] & 
// (\wb_stage|Write_Data_RegFile[6]~6_combout  & ((\FA|alu_selA[0]~8_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.datab(\wb_stage|Write_Data_RegFile[6]~6_combout ),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[6]~26 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[6]~27 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[6]~27_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[6]~26_combout ) # ((\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [6]))))

	.dataa(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datab(\id_ex_buffer1|EX1_rs1 [6]),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[6]~26_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[6]~27 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~15 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~15_combout  = (\forwarding_stage|alu_oper1|out~25_combout  & (((\rst~input_o )) # (!\ex_stage|Wrong_prediction~0_combout ))) # (!\forwarding_stage|alu_oper1|out~25_combout  & (\forwarding_stage|alu_oper1|out[6]~27_combout  & 
// ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out~25_combout ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\forwarding_stage|alu_oper1|out[6]~27_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~15 .lut_mask = 16'hF3A2;
defparam \id_ex_buffer2|EX2_ALU_OPER1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y9_N5
dffeas \id_ex_buffer2|EX2_ALU_OPER1[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[6] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|Mux8~0 (
// Equation(s):
// \ex_stage|alu|Mux8~0_combout  = (\ex_stage|alu|Mux4~10_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [6]) # (\id_ex_buffer2|EX2_ALU_OPER2 [6]))) # (!\ex_stage|alu|Mux4~10_combout  & (\id_ex_buffer2|EX2_ALU_OPER1 [6] & \id_ex_buffer2|EX2_ALU_OPER2 [6]))

	.dataa(\ex_stage|alu|Mux4~10_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~75 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~75_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~74_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~44_combout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\ex_stage|alu|ShiftRight0~74_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~75 .lut_mask = 16'hDD88;
defparam \ex_stage|alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~69 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~69_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\id_ex_buffer2|EX2_ALU_OPER1 [8])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER1 [6])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~69 .lut_mask = 16'h2320;
defparam \ex_stage|alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N30
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~71 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~71_combout  = (\ex_stage|alu|ShiftRight0~69_combout ) # ((\ex_stage|alu|ShiftRight0~70_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [0]))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~69_combout ),
	.datac(\ex_stage|alu|ShiftRight0~70_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~71 .lut_mask = 16'hFCCC;
defparam \ex_stage|alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N12
cycloneive_lcell_comb \ex_stage|alu|Mux8~1 (
// Equation(s):
// \ex_stage|alu|Mux8~1_combout  = (\ex_stage|alu|Mux6~1_combout  & (((\ex_stage|alu|Mux6~2_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux6~2_combout  & (\ex_stage|alu|ShiftRight0~75_combout )) # (!\ex_stage|alu|Mux6~2_combout  & 
// ((\ex_stage|alu|ShiftRight0~71_combout )))))

	.dataa(\ex_stage|alu|Mux6~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~75_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~1 .lut_mask = 16'hE5E0;
defparam \ex_stage|alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|Mux8~2 (
// Equation(s):
// \ex_stage|alu|Mux8~2_combout  = (\ex_stage|alu|Mux8~1_combout  & ((\ex_stage|alu|ShiftRight0~97_combout ) # ((!\ex_stage|alu|Mux6~1_combout )))) # (!\ex_stage|alu|Mux8~1_combout  & (((\ex_stage|alu|ShiftRight0~95_combout  & \ex_stage|alu|Mux6~1_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftRight0~97_combout ),
	.datab(\ex_stage|alu|ShiftRight0~95_combout ),
	.datac(\ex_stage|alu|Mux8~1_combout ),
	.datad(\ex_stage|alu|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~2 .lut_mask = 16'hACF0;
defparam \ex_stage|alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N18
cycloneive_lcell_comb \ex_stage|alu|Mux8~3 (
// Equation(s):
// \ex_stage|alu|Mux8~3_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & (\ex_stage|alu|Mux4~18_combout  & \ex_stage|alu|ShiftLeft0~30_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~3 .lut_mask = 16'h3000;
defparam \ex_stage|alu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N28
cycloneive_lcell_comb \ex_stage|alu|Mux8~4 (
// Equation(s):
// \ex_stage|alu|Mux8~4_combout  = (\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper|ALU_OP [1] & (!\id_ex_buffer2|EX2_ALU_OPER1 [6] & !\id_ex_buffer2|EX2_ALU_OPER2 [6]))) # (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # 
// (\id_ex_buffer2|EX2_ALU_OPER1 [6] $ (\id_ex_buffer2|EX2_ALU_OPER2 [6]))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~4 .lut_mask = 16'h4556;
defparam \ex_stage|alu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N2
cycloneive_lcell_comb \ex_stage|alu|Mux8~5 (
// Equation(s):
// \ex_stage|alu|Mux8~5_combout  = (\ex_stage|alu|Mux6~6_combout  & ((\ex_stage|alu|Mux8~4_combout  & ((\ex_stage|alu|Mux8~3_combout ))) # (!\ex_stage|alu|Mux8~4_combout  & (\ex_stage|alu|Mux8~2_combout )))) # (!\ex_stage|alu|Mux6~6_combout  & 
// (((\ex_stage|alu|Mux8~4_combout ))))

	.dataa(\ex_stage|alu|Mux8~2_combout ),
	.datab(\ex_stage|alu|Mux6~6_combout ),
	.datac(\ex_stage|alu|Mux8~3_combout ),
	.datad(\ex_stage|alu|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~5 .lut_mask = 16'hF388;
defparam \ex_stage|alu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N16
cycloneive_lcell_comb \ex_stage|alu|Mux8~6 (
// Equation(s):
// \ex_stage|alu|Mux8~6_combout  = (\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Mux8~5_combout ))) # (!\ex_stage|alu|Mux4~10_combout  & (\ex_stage|alu|Add0~21_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|Add0~21_combout ),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\ex_stage|alu|Mux8~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~6 .lut_mask = 16'hFC0C;
defparam \ex_stage|alu|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|Mux8~7 (
// Equation(s):
// \ex_stage|alu|Mux8~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux8~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux8~6_combout )))))

	.dataa(\ex_stage|alu|Mux8~0_combout ),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu|Mux8~6_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux8~7 .lut_mask = 16'h00B8;
defparam \ex_stage|alu|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|res[6] (
// Equation(s):
// \ex_stage|alu|res [6] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux8~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [6])))

	.dataa(\ex_stage|alu|Mux8~7_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [6]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[6] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N20
cycloneive_lcell_comb \ex_stage|Add0~70 (
// Equation(s):
// \ex_stage|Add0~70_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~15_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [6])))

	.dataa(\ex_stage|Add0~15_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|alu|res [6]),
	.cin(gnd),
	.combout(\ex_stage|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~70 .lut_mask = 16'hAFA0;
defparam \ex_stage|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N6
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[6]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[6]~feeder_combout  = \ex_stage|Add0~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~70_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[6]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y9_N7
dffeas \ex_mem_buffer|MEM_ALU_OUT[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[6] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N26
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[4]~4 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[4]~4_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [4]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [4]))

	.dataa(\mem_wb_buffer|WB_ALU_OUT [4]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_Data_mem_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[4]~4 .lut_mask = 16'hE2E2;
defparam \wb_stage|Write_Data_RegFile[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N12
cycloneive_lcell_comb \id_stage|reg_file|reg_file[15][4]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[15][4]~feeder_combout  = \wb_stage|Write_Data_RegFile[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][4]~feeder .lut_mask = 16'hF0F0;
defparam \id_stage|reg_file|reg_file[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y20_N13
dffeas \id_stage|reg_file|reg_file[15][4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~107 (
// Equation(s):
// \id_stage|reg_file|Read_data2~107_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[13][4]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[12][4]~q  & 
// !\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[13][4]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~107_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~107 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~108 (
// Equation(s):
// \id_stage|reg_file|Read_data2~108_combout  = (\id_stage|reg_file|Read_data2~107_combout  & ((\id_stage|reg_file|reg_file[15][4]~q ) # ((!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~107_combout  & 
// (((\id_stage|reg_file|reg_file[14][4]~q  & \if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[15][4]~q ),
	.datab(\id_stage|reg_file|Read_data2~107_combout ),
	.datac(\id_stage|reg_file|reg_file[14][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~108_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~108 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~90 (
// Equation(s):
// \id_stage|reg_file|Read_data2~90_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][4]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][4]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][4]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~90_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~90 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~91 (
// Equation(s):
// \id_stage|reg_file|Read_data2~91_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~90_combout  & (\id_stage|reg_file|reg_file[30][4]~q )) # (!\id_stage|reg_file|Read_data2~90_combout  & ((\id_stage|reg_file|reg_file[26][4]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~90_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][4]~q ),
	.datac(\id_stage|reg_file|reg_file[26][4]~q ),
	.datad(\id_stage|reg_file|Read_data2~90_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~91_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~91 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~97 (
// Equation(s):
// \id_stage|reg_file|Read_data2~97_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][4]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][4]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][4]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~97_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~97 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~98 (
// Equation(s):
// \id_stage|reg_file|Read_data2~98_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~97_combout  & (\id_stage|reg_file|reg_file[31][4]~q )) # (!\id_stage|reg_file|Read_data2~97_combout  & ((\id_stage|reg_file|reg_file[27][4]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|Read_data2~97_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|Read_data2~97_combout ),
	.datac(\id_stage|reg_file|reg_file[31][4]~q ),
	.datad(\id_stage|reg_file|reg_file[27][4]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~98_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~98 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~94 (
// Equation(s):
// \id_stage|reg_file|Read_data2~94_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][4]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][4]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][4]~q ),
	.datac(\id_stage|reg_file|reg_file[16][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~94_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~94 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~95 (
// Equation(s):
// \id_stage|reg_file|Read_data2~95_combout  = (\id_stage|reg_file|Read_data2~94_combout  & (((\id_stage|reg_file|reg_file[28][4]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~94_combout  & (\id_stage|reg_file|reg_file[20][4]~q  
// & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~94_combout ),
	.datab(\id_stage|reg_file|reg_file[20][4]~q ),
	.datac(\id_stage|reg_file|reg_file[28][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~95_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~95 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~92 (
// Equation(s):
// \id_stage|reg_file|Read_data2~92_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][4]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][4]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][4]~q ),
	.datac(\id_stage|reg_file|reg_file[17][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~92_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~92 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~93 (
// Equation(s):
// \id_stage|reg_file|Read_data2~93_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~92_combout  & ((\id_stage|reg_file|reg_file[29][4]~q ))) # (!\id_stage|reg_file|Read_data2~92_combout  & (\id_stage|reg_file|reg_file[21][4]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~92_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][4]~q ),
	.datac(\id_stage|reg_file|reg_file[29][4]~q ),
	.datad(\id_stage|reg_file|Read_data2~92_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~93_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~93 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~96 (
// Equation(s):
// \id_stage|reg_file|Read_data2~96_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~93_combout ))) # (!\if_id_buffer|ID_rs2_ind 
// [0] & (\id_stage|reg_file|Read_data2~95_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~95_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|Read_data2~93_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~96_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~96 .lut_mask = 16'hF2C2;
defparam \id_stage|reg_file|Read_data2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~99 (
// Equation(s):
// \id_stage|reg_file|Read_data2~99_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~96_combout  & ((\id_stage|reg_file|Read_data2~98_combout ))) # (!\id_stage|reg_file|Read_data2~96_combout  & 
// (\id_stage|reg_file|Read_data2~91_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~96_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|Read_data2~91_combout ),
	.datac(\id_stage|reg_file|Read_data2~98_combout ),
	.datad(\id_stage|reg_file|Read_data2~96_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~99_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~99 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~100 (
// Equation(s):
// \id_stage|reg_file|Read_data2~100_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][4]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][4]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][4]~q ),
	.datac(\id_stage|reg_file|reg_file[8][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~100_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~100 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~101 (
// Equation(s):
// \id_stage|reg_file|Read_data2~101_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~100_combout  & ((\id_stage|reg_file|reg_file[11][4]~q ))) # (!\id_stage|reg_file|Read_data2~100_combout  & (\id_stage|reg_file|reg_file[9][4]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~100_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][4]~q ),
	.datac(\id_stage|reg_file|reg_file[11][4]~q ),
	.datad(\id_stage|reg_file|Read_data2~100_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~101_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~101 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~102 (
// Equation(s):
// \id_stage|reg_file|Read_data2~102_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][4]~q )) # (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|reg_file[4][4]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][4]~q ),
	.datac(\id_stage|reg_file|reg_file[4][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~102_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~102 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~103 (
// Equation(s):
// \id_stage|reg_file|Read_data2~103_combout  = (\id_stage|reg_file|Read_data2~102_combout  & (((\id_stage|reg_file|reg_file[7][4]~q ) # (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~102_combout  & (\id_stage|reg_file|reg_file[6][4]~q  
// & ((\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[6][4]~q ),
	.datab(\id_stage|reg_file|Read_data2~102_combout ),
	.datac(\id_stage|reg_file|reg_file[7][4]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~103_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~103 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~104 (
// Equation(s):
// \id_stage|reg_file|Read_data2~104_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[2][4]~q ) # ((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][4]~q  & !\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][4]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][4]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~104_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~104 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~105 (
// Equation(s):
// \id_stage|reg_file|Read_data2~105_combout  = (\id_stage|reg_file|Read_data2~104_combout  & (((\id_stage|reg_file|reg_file[3][4]~q ) # (!\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2~104_combout  & 
// (\id_stage|reg_file|Read_data2~103_combout  & ((\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~103_combout ),
	.datab(\id_stage|reg_file|Read_data2~104_combout ),
	.datac(\id_stage|reg_file|reg_file[3][4]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~105_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~105 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~106 (
// Equation(s):
// \id_stage|reg_file|Read_data2~106_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (\id_stage|reg_file|Read_data2~101_combout )) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~105_combout )))))

	.dataa(\id_stage|reg_file|Read_data2~101_combout ),
	.datab(\id_stage|reg_file|Read_data2~105_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~106_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~106 .lut_mask = 16'hFA0C;
defparam \id_stage|reg_file|Read_data2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~109 (
// Equation(s):
// \id_stage|reg_file|Read_data2~109_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~106_combout  & (\id_stage|reg_file|Read_data2~108_combout )) # (!\id_stage|reg_file|Read_data2~106_combout  & 
// ((\id_stage|reg_file|Read_data2~99_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~106_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datab(\id_stage|reg_file|Read_data2~108_combout ),
	.datac(\id_stage|reg_file|Read_data2~99_combout ),
	.datad(\id_stage|reg_file|Read_data2~106_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~109_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~109 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~110 (
// Equation(s):
// \id_stage|reg_file|Read_data2~110_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[4]~4_combout ) # ((\id_stage|reg_file|Read_data2~109_combout  & !\id_stage|reg_file|Read_data2~25_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (\id_stage|reg_file|Read_data2~109_combout  & (!\id_stage|reg_file|Read_data2~25_combout )))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~109_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~110_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~110 .lut_mask = 16'hAE0C;
defparam \id_stage|reg_file|Read_data2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y15_N1
dffeas \id_stage|reg_file|Read_data2[4] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[4] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N21
dffeas \id_ex_buffer1|EX1_forward_to_B[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B[4]~4_combout ),
	.asdata(\id_stage|reg_file|Read_data2 [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex_buffer1|EX1_forward_to_B[4]~6_combout ),
	.sload(\id_stage|cu|is_oper2_immed~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[4]~16 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[4]~16_combout  = (\wb_stage|Write_Data_RegFile[4]~4_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [4] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[4]~4_combout  & (\ex_mem_buffer|MEM_ALU_OUT [4] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[4]~4_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.datac(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[4]~16 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N8
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[4]~17 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[4]~17_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[4]~16_combout ) # ((\ex_stage|Add0~69_combout  & \idhaz2~3_combout ))))

	.dataa(\forwarding_stage|alu_oper2|out[4]~16_combout ),
	.datab(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datac(\ex_stage|Add0~69_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[4]~17 .lut_mask = 16'h3222;
defparam \forwarding_stage|alu_oper2|out[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[4]~18 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[4]~18_combout  = (\forwarding_stage|alu_oper2|out[4]~17_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [4] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_forward_to_B [4]),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[4]~17_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[4]~18 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper2|out[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y9_N7
dffeas \id_ex_buffer2|EX2_ALU_OPER2[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[4] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Mux6~0 (
// Equation(s):
// \ex_stage|alu|Mux6~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [4] & ((\ex_stage|alu|Mux4~10_combout ) # (\id_ex_buffer2|EX2_ALU_OPER1 [4]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [4] & (\ex_stage|alu|Mux4~10_combout  & \id_ex_buffer2|EX2_ALU_OPER1 [4]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N6
cycloneive_lcell_comb \ex_stage|alu|Mux6~7 (
// Equation(s):
// \ex_stage|alu|Mux6~7_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [4] & (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # (!\id_ex_buffer2|EX2_ALU_OPER2 [4])))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [4] & (\ex_stage|alu_oper|ALU_OP [0] $ 
// (((\ex_stage|alu_oper|ALU_OP [1]) # (\id_ex_buffer2|EX2_ALU_OPER2 [4])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~7 .lut_mask = 16'h3136;
defparam \ex_stage|alu|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~8 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~8_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [5]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [4]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~8 .lut_mask = 16'hFA50;
defparam \ex_stage|alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~7 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~7_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [7]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [6]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~7 .lut_mask = 16'hE020;
defparam \ex_stage|alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~9 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~9_combout  = (\ex_stage|alu|ShiftRight0~7_combout ) # ((\ex_stage|alu|ShiftRight0~8_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [1]))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~8_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\ex_stage|alu|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~9 .lut_mask = 16'hFF0C;
defparam \ex_stage|alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~16 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~16_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\ex_stage|alu|ShiftRight0~14_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\ex_stage|alu|ShiftRight0~15_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\ex_stage|alu|ShiftRight0~14_combout ),
	.datad(\ex_stage|alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~16 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N2
cycloneive_lcell_comb \ex_stage|alu|Mux6~3 (
// Equation(s):
// \ex_stage|alu|Mux6~3_combout  = (\ex_stage|alu|Mux6~2_combout  & (((\ex_stage|alu|Mux6~1_combout ) # (\ex_stage|alu|ShiftRight0~16_combout )))) # (!\ex_stage|alu|Mux6~2_combout  & (\ex_stage|alu|ShiftRight0~9_combout  & (!\ex_stage|alu|Mux6~1_combout )))

	.dataa(\ex_stage|alu|Mux6~2_combout ),
	.datab(\ex_stage|alu|ShiftRight0~9_combout ),
	.datac(\ex_stage|alu|Mux6~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~3 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N16
cycloneive_lcell_comb \ex_stage|alu|Mux6~4 (
// Equation(s):
// \ex_stage|alu|Mux6~4_combout  = (\ex_stage|alu|Mux6~3_combout  & (((\ex_stage|alu|ShiftRight0~91_combout ) # (!\ex_stage|alu|Mux6~1_combout )))) # (!\ex_stage|alu|Mux6~3_combout  & (\ex_stage|alu|ShiftRight0~89_combout  & (\ex_stage|alu|Mux6~1_combout )))

	.dataa(\ex_stage|alu|ShiftRight0~89_combout ),
	.datab(\ex_stage|alu|Mux6~3_combout ),
	.datac(\ex_stage|alu|Mux6~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~4 .lut_mask = 16'hEC2C;
defparam \ex_stage|alu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y5_N10
cycloneive_lcell_comb \ex_stage|alu|Mux6~5 (
// Equation(s):
// \ex_stage|alu|Mux6~5_combout  = (\ex_stage|alu|Mux4~18_combout  & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftLeft0~24_combout ))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux4~18_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~5 .lut_mask = 16'h0C00;
defparam \ex_stage|alu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|Mux6~8 (
// Equation(s):
// \ex_stage|alu|Mux6~8_combout  = (\ex_stage|alu|Mux6~7_combout  & (((\ex_stage|alu|Mux6~5_combout )) # (!\ex_stage|alu|Mux6~6_combout ))) # (!\ex_stage|alu|Mux6~7_combout  & (\ex_stage|alu|Mux6~6_combout  & (\ex_stage|alu|Mux6~4_combout )))

	.dataa(\ex_stage|alu|Mux6~7_combout ),
	.datab(\ex_stage|alu|Mux6~6_combout ),
	.datac(\ex_stage|alu|Mux6~4_combout ),
	.datad(\ex_stage|alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~8 .lut_mask = 16'hEA62;
defparam \ex_stage|alu|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N14
cycloneive_lcell_comb \ex_stage|alu|Mux6~9 (
// Equation(s):
// \ex_stage|alu|Mux6~9_combout  = (\ex_stage|alu|Mux4~10_combout  & (\ex_stage|alu|Mux6~8_combout )) # (!\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Add0~15_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux6~8_combout ),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\ex_stage|alu|Add0~15_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~9 .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y11_N20
cycloneive_lcell_comb \ex_stage|alu|Mux6~10 (
// Equation(s):
// \ex_stage|alu|Mux6~10_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux6~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux6~9_combout )))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Mux6~0_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux6~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux6~10 .lut_mask = 16'h0D08;
defparam \ex_stage|alu|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N22
cycloneive_lcell_comb \ex_stage|alu|res[4] (
// Equation(s):
// \ex_stage|alu|res [4] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux6~10_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [4])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux6~10_combout ),
	.datac(\ex_stage|alu|res [4]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [4]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[4] .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|res[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N30
cycloneive_lcell_comb \ex_stage|Add0~69 (
// Equation(s):
// \ex_stage|Add0~69_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~10_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [4]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|alu|res [4]),
	.datad(\ex_stage|Add0~10_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~69 .lut_mask = 16'hFC30;
defparam \ex_stage|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N14
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[4]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[4]~feeder_combout  = \ex_stage|Add0~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|Add0~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[4]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y11_N15
dffeas \ex_mem_buffer|MEM_ALU_OUT[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[4] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N2
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~3 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~3_combout  = (\id_stage|reg_file|Read_data2 [3] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data2 [3]),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~3 .lut_mask = 16'h008A;
defparam \id_ex_buffer1|EX1_rs2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y13_N3
dffeas \id_ex_buffer1|EX1_rs2[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N20
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[3]~14 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[3]~14_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[3]~3_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [3]) # ((\wb_stage|Write_Data_RegFile[3]~3_combout  & \idhaz2~3_combout 
// ))))

	.dataa(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.datab(\FB|alu_selB~0_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\id_ex_buffer1|EX1_rs2 [3]),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[3]~14 .lut_mask = 16'hBBA8;
defparam \forwarding_stage|store_rs2_mux|out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N4
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[3]~13 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[3]~13_combout  = (\idhaz2~3_combout  & (((\ex_stage|Add0~68_combout )))) # (!\idhaz2~3_combout  & (\exhaz2~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [3])))

	.dataa(\idhaz2~3_combout ),
	.datab(\exhaz2~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.datad(\ex_stage|Add0~68_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[3]~13 .lut_mask = 16'hEA40;
defparam \forwarding_stage|store_rs2_mux|out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N12
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[3]~15 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[3]~15_combout  = (\forwarding_stage|store_rs2_mux|out[3]~13_combout ) # ((\forwarding_stage|store_rs2_mux|out[3]~14_combout  & \forwarding_stage|alu_oper2|out~0_combout ))

	.dataa(gnd),
	.datab(\forwarding_stage|store_rs2_mux|out[3]~14_combout ),
	.datac(\forwarding_stage|store_rs2_mux|out[3]~13_combout ),
	.datad(\forwarding_stage|alu_oper2|out~0_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[3]~15 .lut_mask = 16'hFCF0;
defparam \forwarding_stage|store_rs2_mux|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N13
dffeas \id_ex_buffer2|EX2_rs2_out[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[3] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N26
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[3]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[3]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [3]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[3]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y13_N27
dffeas \ex_mem_buffer|MEM_rs2[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[3] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [3],\ex_mem_buffer|MEM_rs2 [2]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N26
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[3]~3 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[3]~3_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [3]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [3]))

	.dataa(gnd),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [3]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [3]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[3]~3 .lut_mask = 16'hFC30;
defparam \wb_stage|Write_Data_RegFile[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~86 (
// Equation(s):
// \id_stage|reg_file|Read_data2~86_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][3]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][3]~q )))))

	.dataa(\id_stage|reg_file|reg_file[14][3]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~86_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~86 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~87 (
// Equation(s):
// \id_stage|reg_file|Read_data2~87_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~86_combout  & ((\id_stage|reg_file|reg_file[15][3]~q ))) # (!\id_stage|reg_file|Read_data2~86_combout  & (\id_stage|reg_file|reg_file[13][3]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|Read_data2~86_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~86_combout ),
	.datac(\id_stage|reg_file|reg_file[13][3]~q ),
	.datad(\id_stage|reg_file|reg_file[15][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~87_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~87 .lut_mask = 16'hEC64;
defparam \id_stage|reg_file|Read_data2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~69 (
// Equation(s):
// \id_stage|reg_file|Read_data2~69_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][3]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[8][3]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][3]~q ),
	.datac(\id_stage|reg_file|reg_file[8][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~69_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~69 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~70 (
// Equation(s):
// \id_stage|reg_file|Read_data2~70_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~69_combout  & (\id_stage|reg_file|reg_file[11][3]~q )) # (!\id_stage|reg_file|Read_data2~69_combout  & ((\id_stage|reg_file|reg_file[10][3]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~69_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][3]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[10][3]~q ),
	.datad(\id_stage|reg_file|Read_data2~69_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~70_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~70 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~78 (
// Equation(s):
// \id_stage|reg_file|Read_data2~78_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][3]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][3]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][3]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~78_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~78 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~79 (
// Equation(s):
// \id_stage|reg_file|Read_data2~79_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~78_combout  & ((\id_stage|reg_file|reg_file[31][3]~q ))) # (!\id_stage|reg_file|Read_data2~78_combout  & (\id_stage|reg_file|reg_file[27][3]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~78_combout ))))

	.dataa(\id_stage|reg_file|reg_file[27][3]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][3]~q ),
	.datad(\id_stage|reg_file|Read_data2~78_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~79_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~79 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~71 (
// Equation(s):
// \id_stage|reg_file|Read_data2~71_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][3]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][3]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][3]~q ),
	.datac(\id_stage|reg_file|reg_file[17][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~71_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~71 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~72 (
// Equation(s):
// \id_stage|reg_file|Read_data2~72_combout  = (\id_stage|reg_file|Read_data2~71_combout  & (((\id_stage|reg_file|reg_file[29][3]~q ) # (!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~71_combout  & (\id_stage|reg_file|reg_file[21][3]~q  
// & ((\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|Read_data2~71_combout ),
	.datab(\id_stage|reg_file|reg_file[21][3]~q ),
	.datac(\id_stage|reg_file|reg_file[29][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~72_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~72 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~73 (
// Equation(s):
// \id_stage|reg_file|Read_data2~73_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][3]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][3]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][3]~q ),
	.datac(\id_stage|reg_file|reg_file[18][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~73_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~73 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~74 (
// Equation(s):
// \id_stage|reg_file|Read_data2~74_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~73_combout  & ((\id_stage|reg_file|reg_file[30][3]~q ))) # (!\id_stage|reg_file|Read_data2~73_combout  & (\id_stage|reg_file|reg_file[26][3]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~73_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][3]~q ),
	.datac(\id_stage|reg_file|reg_file[30][3]~q ),
	.datad(\id_stage|reg_file|Read_data2~73_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~74_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~74 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~75 (
// Equation(s):
// \id_stage|reg_file|Read_data2~75_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][3]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][3]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][3]~q ),
	.datac(\id_stage|reg_file|reg_file[16][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~75_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~75 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~76 (
// Equation(s):
// \id_stage|reg_file|Read_data2~76_combout  = (\id_stage|reg_file|Read_data2~75_combout  & ((\id_stage|reg_file|reg_file[28][3]~q ) # ((!\if_id_buffer|ID_rs2_ind [2])))) # (!\id_stage|reg_file|Read_data2~75_combout  & (((\id_stage|reg_file|reg_file[20][3]~q 
//  & \if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][3]~q ),
	.datab(\id_stage|reg_file|Read_data2~75_combout ),
	.datac(\id_stage|reg_file|reg_file[20][3]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~76_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~76 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~77 (
// Equation(s):
// \id_stage|reg_file|Read_data2~77_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|Read_data2~74_combout )) # (!\if_id_buffer|ID_rs2_ind 
// [1] & ((\id_stage|reg_file|Read_data2~76_combout )))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~74_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\id_stage|reg_file|Read_data2~76_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~77_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~77 .lut_mask = 16'hE5E0;
defparam \id_stage|reg_file|Read_data2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~80 (
// Equation(s):
// \id_stage|reg_file|Read_data2~80_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~77_combout  & (\id_stage|reg_file|Read_data2~79_combout )) # (!\id_stage|reg_file|Read_data2~77_combout  & 
// ((\id_stage|reg_file|Read_data2~72_combout ))))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~77_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|Read_data2~79_combout ),
	.datac(\id_stage|reg_file|Read_data2~72_combout ),
	.datad(\id_stage|reg_file|Read_data2~77_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~80_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~80 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~81 (
// Equation(s):
// \id_stage|reg_file|Read_data2~81_combout  = (\if_id_buffer|ID_rs2_ind [0] & (\if_id_buffer|ID_rs2_ind [1])) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][3]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[4][3]~q ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[4][3]~q ),
	.datad(\id_stage|reg_file|reg_file[6][3]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~81_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~81 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~82 (
// Equation(s):
// \id_stage|reg_file|Read_data2~82_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~81_combout  & ((\id_stage|reg_file|reg_file[7][3]~q ))) # (!\id_stage|reg_file|Read_data2~81_combout  & (\id_stage|reg_file|reg_file[5][3]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~81_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[5][3]~q ),
	.datac(\id_stage|reg_file|reg_file[7][3]~q ),
	.datad(\id_stage|reg_file|Read_data2~81_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~82_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~82 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~83 (
// Equation(s):
// \id_stage|reg_file|Read_data2~83_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout ) # ((\id_stage|reg_file|Read_data2~82_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|reg_file[1][3]~q )))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][3]~q ),
	.datad(\id_stage|reg_file|Read_data2~82_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~83_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~83 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~84 (
// Equation(s):
// \id_stage|reg_file|Read_data2~84_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~83_combout  & ((\id_stage|reg_file|reg_file[3][3]~q ))) # (!\id_stage|reg_file|Read_data2~83_combout  & 
// (\id_stage|reg_file|reg_file[2][3]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~83_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][3]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[3][3]~q ),
	.datad(\id_stage|reg_file|Read_data2~83_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~84_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~84 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~85 (
// Equation(s):
// \id_stage|reg_file|Read_data2~85_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~80_combout ) # ((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (((!\id_stage|reg_file|Read_data2[13]~13_combout  & \id_stage|reg_file|Read_data2~84_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~80_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~84_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~85_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~85 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|Read_data2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~88 (
// Equation(s):
// \id_stage|reg_file|Read_data2~88_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~85_combout  & (\id_stage|reg_file|Read_data2~87_combout )) # (!\id_stage|reg_file|Read_data2~85_combout  & 
// ((\id_stage|reg_file|Read_data2~70_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~85_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~87_combout ),
	.datab(\id_stage|reg_file|Read_data2~70_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~85_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~88_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~88 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~89 (
// Equation(s):
// \id_stage|reg_file|Read_data2~89_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[3]~3_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~88_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~88_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\id_stage|reg_file|Read_data2~88_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~89_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~89 .lut_mask = 16'h8F88;
defparam \id_stage|reg_file|Read_data2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N15
dffeas \id_stage|reg_file|Read_data2[3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[3] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N19
dffeas \id_ex_buffer1|EX1_forward_to_B[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B[3]~3_combout ),
	.asdata(\id_stage|reg_file|Read_data2 [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex_buffer1|EX1_forward_to_B[4]~6_combout ),
	.sload(\id_stage|cu|is_oper2_immed~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[3]~13 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[3]~13_combout  = (\wb_stage|Write_Data_RegFile[3]~3_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [3] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[3]~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [3] & ((\forwarding_stage|alu_oper2|out[0]~1_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[3]~3_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.datac(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[3]~13 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper2|out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[3]~14 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[3]~14_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[3]~13_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~68_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\forwarding_stage|alu_oper2|out[3]~13_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\ex_stage|Add0~68_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[3]~14 .lut_mask = 16'h5444;
defparam \forwarding_stage|alu_oper2|out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[3]~15 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[3]~15_combout  = (\forwarding_stage|alu_oper2|out[3]~14_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [3] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [3]),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[3]~14_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[3]~15 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N25
dffeas \id_ex_buffer2|EX2_ALU_OPER2[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[3] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N6
cycloneive_lcell_comb \ex_stage|alu|Mux5~0 (
// Equation(s):
// \ex_stage|alu|Mux5~0_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & !\id_ex_buffer2|EX2_ALU_OPER1 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~0 .lut_mask = 16'h000F;
defparam \ex_stage|alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N12
cycloneive_lcell_comb \ex_stage|alu|Mux4~4 (
// Equation(s):
// \ex_stage|alu|Mux4~4_combout  = (\ex_stage|alu_oper|ALU_OP [0] & \ex_stage|alu_oper|ALU_OP [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~4 .lut_mask = 16'hF000;
defparam \ex_stage|alu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N6
cycloneive_lcell_comb \ex_stage|alu|Mux4~5 (
// Equation(s):
// \ex_stage|alu|Mux4~5_combout  = ((!\id_ex_buffer2|EX2_ALU_OPER2 [4] & (!\ex_stage|alu_oper|ALU_OP [0] & !\ex_stage|alu|ShiftLeft0~11_combout ))) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~5 .lut_mask = 16'h01FF;
defparam \ex_stage|alu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N8
cycloneive_lcell_comb \ex_stage|alu|Mux4~6 (
// Equation(s):
// \ex_stage|alu|Mux4~6_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [4]) # (!\ex_stage|alu_oper|ALU_OP [0])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~6 .lut_mask = 16'hAF00;
defparam \ex_stage|alu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N8
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor3 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor3~combout  = \id_ex_buffer2|EX2_ALU_OPER2 [3] $ (\id_ex_buffer2|EX2_ALU_OPER1 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor3 .lut_mask = 16'h0FF0;
defparam \ex_stage|BDU|cmp1|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N4
cycloneive_lcell_comb \ex_stage|alu|Mux5~3 (
// Equation(s):
// \ex_stage|alu|Mux5~3_combout  = (\ex_stage|alu|Mux4~5_combout  & ((\ex_stage|alu|Mux4~6_combout  & (\ex_stage|alu|ShiftLeft0~19_combout )) # (!\ex_stage|alu|Mux4~6_combout  & ((\ex_stage|BDU|cmp1|xor3~combout ))))) # (!\ex_stage|alu|Mux4~5_combout  & 
// (!\ex_stage|alu|Mux4~6_combout ))

	.dataa(\ex_stage|alu|Mux4~5_combout ),
	.datab(\ex_stage|alu|Mux4~6_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~19_combout ),
	.datad(\ex_stage|BDU|cmp1|xor3~combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~3 .lut_mask = 16'hB391;
defparam \ex_stage|alu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N14
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~39 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~39_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [6]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [5]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~39 .lut_mask = 16'hFC30;
defparam \ex_stage|alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N16
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~36 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~36_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [4])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [3])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~36 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N22
cycloneive_lcell_comb \ex_stage|alu|Mux5~1 (
// Equation(s):
// \ex_stage|alu|Mux5~1_combout  = (\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux4~1_combout )))) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux4~1_combout  & (\ex_stage|alu|ShiftRight0~85_combout )) # (!\ex_stage|alu|Mux4~1_combout  & 
// ((\ex_stage|alu|ShiftRight0~36_combout )))))

	.dataa(\ex_stage|alu|ShiftRight0~85_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|ShiftRight0~36_combout ),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~1 .lut_mask = 16'hEE30;
defparam \ex_stage|alu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N28
cycloneive_lcell_comb \ex_stage|alu|Mux5~2 (
// Equation(s):
// \ex_stage|alu|Mux5~2_combout  = (\ex_stage|alu|Mux5~1_combout  & (((\ex_stage|alu|ShiftRight0~88_combout ) # (!\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux5~1_combout  & (\ex_stage|alu|ShiftRight0~39_combout  & ((\ex_stage|alu|Mux4~0_combout 
// ))))

	.dataa(\ex_stage|alu|ShiftRight0~39_combout ),
	.datab(\ex_stage|alu|ShiftRight0~88_combout ),
	.datac(\ex_stage|alu|Mux5~1_combout ),
	.datad(\ex_stage|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~2 .lut_mask = 16'hCAF0;
defparam \ex_stage|alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N26
cycloneive_lcell_comb \ex_stage|alu|Mux5~4 (
// Equation(s):
// \ex_stage|alu|Mux5~4_combout  = (\ex_stage|alu|Mux4~4_combout  & ((\ex_stage|alu|Mux5~3_combout  & ((\ex_stage|alu|Mux5~2_combout ))) # (!\ex_stage|alu|Mux5~3_combout  & (\ex_stage|alu|ShiftRight0~84_combout )))) # (!\ex_stage|alu|Mux4~4_combout  & 
// (\ex_stage|alu|Mux5~3_combout ))

	.dataa(\ex_stage|alu|Mux4~4_combout ),
	.datab(\ex_stage|alu|Mux5~3_combout ),
	.datac(\ex_stage|alu|ShiftRight0~84_combout ),
	.datad(\ex_stage|alu|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~4 .lut_mask = 16'hEC64;
defparam \ex_stage|alu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N18
cycloneive_lcell_comb \ex_stage|alu|Mux4~9 (
// Equation(s):
// \ex_stage|alu|Mux4~9_combout  = ((\ex_stage|alu_oper|ALU_OP [2] & ((!\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|ShiftLeft0~11_combout )))) # (!\ex_stage|alu_oper|ALU_OP [1])

	.dataa(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~9 .lut_mask = 16'h7F33;
defparam \ex_stage|alu|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N28
cycloneive_lcell_comb \ex_stage|alu|Mux5~5 (
// Equation(s):
// \ex_stage|alu|Mux5~5_combout  = (\ex_stage|alu|Mux4~10_combout  & (\ex_stage|alu|Mux5~4_combout  & ((\ex_stage|alu|Mux4~9_combout )))) # (!\ex_stage|alu|Mux4~10_combout  & (((\ex_stage|alu|Add0~12_combout ) # (!\ex_stage|alu|Mux4~9_combout ))))

	.dataa(\ex_stage|alu|Mux5~4_combout ),
	.datab(\ex_stage|alu|Mux4~10_combout ),
	.datac(\ex_stage|alu|Add0~12_combout ),
	.datad(\ex_stage|alu|Mux4~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~5 .lut_mask = 16'hB833;
defparam \ex_stage|alu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N2
cycloneive_lcell_comb \ex_stage|alu|Mux5~6 (
// Equation(s):
// \ex_stage|alu|Mux5~6_combout  = (\ex_stage|alu|Mux4~12_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [3] & ((\id_ex_buffer2|EX2_ALU_OPER2 [3]) # (!\ex_stage|alu|Mux5~5_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [3] & (\id_ex_buffer2|EX2_ALU_OPER2 [3] & 
// !\ex_stage|alu|Mux5~5_combout )))) # (!\ex_stage|alu|Mux4~12_combout  & (((\ex_stage|alu|Mux5~5_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~6 .lut_mask = 16'hB3C8;
defparam \ex_stage|alu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y7_N18
cycloneive_lcell_comb \ex_stage|alu|Mux5~7 (
// Equation(s):
// \ex_stage|alu|Mux5~7_combout  = (\ex_stage|alu|Mux5~0_combout  & ((\ex_stage|alu|Mux4~14_combout ) # ((\ex_stage|alu|Mux5~6_combout  & \ex_stage|alu|Mux4~16_combout )))) # (!\ex_stage|alu|Mux5~0_combout  & (((\ex_stage|alu|Mux5~6_combout  & 
// \ex_stage|alu|Mux4~16_combout ))))

	.dataa(\ex_stage|alu|Mux5~0_combout ),
	.datab(\ex_stage|alu|Mux4~14_combout ),
	.datac(\ex_stage|alu|Mux5~6_combout ),
	.datad(\ex_stage|alu|Mux4~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux5~7 .lut_mask = 16'hF888;
defparam \ex_stage|alu|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N24
cycloneive_lcell_comb \ex_stage|alu|res[3] (
// Equation(s):
// \ex_stage|alu|res [3] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux5~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [3])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux5~7_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [3]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[3] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N14
cycloneive_lcell_comb \ex_stage|Add0~68 (
// Equation(s):
// \ex_stage|Add0~68_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~8_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [3])))

	.dataa(\ex_stage|Add0~8_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|alu|res [3]),
	.cin(gnd),
	.combout(\ex_stage|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~68 .lut_mask = 16'hAFA0;
defparam \ex_stage|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N28
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[3]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[3]~feeder_combout  = \ex_stage|Add0~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|Add0~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[3]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem_buffer|MEM_ALU_OUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y12_N29
dffeas \ex_mem_buffer|MEM_ALU_OUT[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[3] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N16
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[2]~2 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[2]~2_combout  = (\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_Data_mem_out [2]))) # (!\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_ALU_OUT [2]))

	.dataa(\mem_wb_buffer|WB_memread~q ),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [2]),
	.datad(\mem_wb_buffer|WB_Data_mem_out [2]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[2]~2 .lut_mask = 16'hFA50;
defparam \wb_stage|Write_Data_RegFile[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[2]~13 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[2]~13_combout  = (\ex_mem_buffer|MEM_ALU_OUT [2] & ((\FA|alu_selA[1]~9_combout ) # ((\FA|alu_selA[0]~8_combout  & \wb_stage|Write_Data_RegFile[2]~2_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [2] & 
// (((\FA|alu_selA[0]~8_combout  & \wb_stage|Write_Data_RegFile[2]~2_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.datab(\FA|alu_selA[1]~9_combout ),
	.datac(\FA|alu_selA[0]~8_combout ),
	.datad(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[2]~13 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~65 (
// Equation(s):
// \id_stage|reg_file|Read_data1~65_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|reg_file[13][2]~q )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][2]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[13][2]~q ),
	.datad(\id_stage|reg_file|reg_file[12][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~65_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~65 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~66 (
// Equation(s):
// \id_stage|reg_file|Read_data1~66_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~65_combout  & ((\id_stage|reg_file|reg_file[15][2]~q ))) # (!\id_stage|reg_file|Read_data1~65_combout  & (\id_stage|reg_file|reg_file[14][2]~q )))) 
// # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~65_combout ))))

	.dataa(\id_stage|reg_file|reg_file[14][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[15][2]~q ),
	.datad(\id_stage|reg_file|Read_data1~65_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~66_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~66 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~55 (
// Equation(s):
// \id_stage|reg_file|Read_data1~55_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][2]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][2]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~55_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~55 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~56 (
// Equation(s):
// \id_stage|reg_file|Read_data1~56_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~55_combout  & (\id_stage|reg_file|reg_file[31][2]~q )) # (!\id_stage|reg_file|Read_data1~55_combout  & ((\id_stage|reg_file|reg_file[27][2]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~55_combout ))))

	.dataa(\id_stage|reg_file|reg_file[31][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][2]~q ),
	.datad(\id_stage|reg_file|Read_data1~55_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~56_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~56 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~48 (
// Equation(s):
// \id_stage|reg_file|Read_data1~48_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][2]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][2]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[18][2]~q ),
	.datac(\id_stage|reg_file|reg_file[22][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~48_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~48 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~49 (
// Equation(s):
// \id_stage|reg_file|Read_data1~49_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~48_combout  & (\id_stage|reg_file|reg_file[30][2]~q )) # (!\id_stage|reg_file|Read_data1~48_combout  & ((\id_stage|reg_file|reg_file[26][2]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|Read_data1~48_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|Read_data1~48_combout ),
	.datac(\id_stage|reg_file|reg_file[30][2]~q ),
	.datad(\id_stage|reg_file|reg_file[26][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~49_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~49 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~52 (
// Equation(s):
// \id_stage|reg_file|Read_data1~52_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][2]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[16][2]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][2]~q ),
	.datac(\id_stage|reg_file|reg_file[24][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~52_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~52 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~53 (
// Equation(s):
// \id_stage|reg_file|Read_data1~53_combout  = (\id_stage|reg_file|Read_data1~52_combout  & ((\id_stage|reg_file|reg_file[28][2]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~52_combout  & (((\id_stage|reg_file|reg_file[20][2]~q 
//  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[28][2]~q ),
	.datab(\id_stage|reg_file|reg_file[20][2]~q ),
	.datac(\id_stage|reg_file|Read_data1~52_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~53_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~53 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~50 (
// Equation(s):
// \id_stage|reg_file|Read_data1~50_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][2]~q ))) # (!\if_id_buffer|ID_rs1_ind [3] 
// & (\id_stage|reg_file|reg_file[17][2]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~50_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~50 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~51 (
// Equation(s):
// \id_stage|reg_file|Read_data1~51_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~50_combout  & (\id_stage|reg_file|reg_file[29][2]~q )) # (!\id_stage|reg_file|Read_data1~50_combout  & ((\id_stage|reg_file|reg_file[21][2]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~50_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[29][2]~q ),
	.datac(\id_stage|reg_file|reg_file[21][2]~q ),
	.datad(\id_stage|reg_file|Read_data1~50_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~51_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~51 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~54 (
// Equation(s):
// \id_stage|reg_file|Read_data1~54_combout  = (\if_id_buffer|ID_rs1_ind [1] & (\if_id_buffer|ID_rs1_ind [0])) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~51_combout ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|Read_data1~53_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|Read_data1~53_combout ),
	.datad(\id_stage|reg_file|Read_data1~51_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~54_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~54 .lut_mask = 16'hDC98;
defparam \id_stage|reg_file|Read_data1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~57 (
// Equation(s):
// \id_stage|reg_file|Read_data1~57_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~54_combout  & (\id_stage|reg_file|Read_data1~56_combout )) # (!\id_stage|reg_file|Read_data1~54_combout  & 
// ((\id_stage|reg_file|Read_data1~49_combout ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~54_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~56_combout ),
	.datab(\id_stage|reg_file|Read_data1~49_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~54_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~57_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~57 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~58 (
// Equation(s):
// \id_stage|reg_file|Read_data1~58_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][2]~q ))) # (!\if_id_buffer|ID_rs1_ind [1] 
// & (\id_stage|reg_file|reg_file[8][2]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[8][2]~q ),
	.datac(\id_stage|reg_file|reg_file[10][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~58_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~58 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~59 (
// Equation(s):
// \id_stage|reg_file|Read_data1~59_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~58_combout  & (\id_stage|reg_file|reg_file[11][2]~q )) # (!\id_stage|reg_file|Read_data1~58_combout  & ((\id_stage|reg_file|reg_file[9][2]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~58_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][2]~q ),
	.datad(\id_stage|reg_file|Read_data1~58_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~59_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~59 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~60 (
// Equation(s):
// \id_stage|reg_file|Read_data1~60_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][2]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][2]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][2]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][2]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~60_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~60 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~61 (
// Equation(s):
// \id_stage|reg_file|Read_data1~61_combout  = (\id_stage|reg_file|Read_data1~60_combout  & (((\id_stage|reg_file|reg_file[7][2]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~60_combout  & (\id_stage|reg_file|reg_file[6][2]~q  & 
// (\if_id_buffer|ID_rs1_ind [1])))

	.dataa(\id_stage|reg_file|Read_data1~60_combout ),
	.datab(\id_stage|reg_file|reg_file[6][2]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|reg_file[7][2]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~61_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~61 .lut_mask = 16'hEA4A;
defparam \id_stage|reg_file|Read_data1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~62 (
// Equation(s):
// \id_stage|reg_file|Read_data1~62_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][2]~q ))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|reg_file[1][2]~q ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[1][2]~q ),
	.datac(\id_stage|reg_file|reg_file[2][2]~q ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~62_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~62 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~63 (
// Equation(s):
// \id_stage|reg_file|Read_data1~63_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~62_combout  & ((\id_stage|reg_file|reg_file[3][2]~q ))) # (!\id_stage|reg_file|Read_data1~62_combout  & 
// (\id_stage|reg_file|Read_data1~61_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~62_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~61_combout ),
	.datab(\id_stage|reg_file|reg_file[3][2]~q ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1~62_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~63_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~63 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~64 (
// Equation(s):
// \id_stage|reg_file|Read_data1~64_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1[0]~13_combout )) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~59_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~63_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~59_combout ),
	.datad(\id_stage|reg_file|Read_data1~63_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~64_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~64 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~67 (
// Equation(s):
// \id_stage|reg_file|Read_data1~67_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~64_combout  & (\id_stage|reg_file|Read_data1~66_combout )) # (!\id_stage|reg_file|Read_data1~64_combout  & 
// ((\id_stage|reg_file|Read_data1~57_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~64_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~66_combout ),
	.datac(\id_stage|reg_file|Read_data1~57_combout ),
	.datad(\id_stage|reg_file|Read_data1~64_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~67_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~67 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~68 (
// Equation(s):
// \id_stage|reg_file|Read_data1~68_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|Write_Data_RegFile[2]~2_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~67_combout ) # ((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[2]~2_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[2]~2_combout ),
	.datad(\id_stage|reg_file|Read_data1~67_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~68_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~68 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N15
dffeas \id_stage|reg_file|Read_data1[2] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[2] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N12
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~2 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~2_combout  = (\id_stage|reg_file|Read_data1 [2] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data1 [2]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~2 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_rs1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y9_N13
dffeas \id_ex_buffer1|EX1_rs1[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[2]~127 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[2]~127_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[2]~13_combout ) # ((\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [2]))))

	.dataa(\forwarding_stage|alu_oper1|out[2]~13_combout ),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\id_ex_buffer1|EX1_rs1 [2]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[2]~127_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[2]~127 .lut_mask = 16'h0E0A;
defparam \forwarding_stage|alu_oper1|out[2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~14 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~14_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[2]~127_combout ) # ((\idhaz~3_combout  & \ex_stage|Add0~7_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\ex_stage|Add0~7_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\forwarding_stage|alu_oper1|out[2]~127_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~14 .lut_mask = 16'h0F08;
defparam \id_ex_buffer2|EX2_ALU_OPER1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y9_N17
dffeas \id_ex_buffer2|EX2_ALU_OPER1[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[2] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N10
cycloneive_lcell_comb \ex_stage|alu|Mux4~15 (
// Equation(s):
// \ex_stage|alu|Mux4~15_combout  = (!\id_ex_buffer2|EX2_ALU_OPER1 [2] & !\id_ex_buffer2|EX2_ALU_OPER2 [2])

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~15 .lut_mask = 16'h0055;
defparam \ex_stage|alu|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~101 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~101_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftLeft0~17_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\ex_stage|alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~101 .lut_mask = 16'h0500;
defparam \ex_stage|alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N22
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor2 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor2~combout  = \id_ex_buffer2|EX2_ALU_OPER2 [2] $ (\id_ex_buffer2|EX2_ALU_OPER1 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor2 .lut_mask = 16'h0FF0;
defparam \ex_stage|BDU|cmp1|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N18
cycloneive_lcell_comb \ex_stage|alu|Mux4~7 (
// Equation(s):
// \ex_stage|alu|Mux4~7_combout  = (\ex_stage|alu|Mux4~5_combout  & ((\ex_stage|alu|Mux4~6_combout  & (\ex_stage|alu|ShiftLeft0~101_combout )) # (!\ex_stage|alu|Mux4~6_combout  & ((\ex_stage|BDU|cmp1|xor2~combout ))))) # (!\ex_stage|alu|Mux4~5_combout  & 
// (!\ex_stage|alu|Mux4~6_combout ))

	.dataa(\ex_stage|alu|Mux4~5_combout ),
	.datab(\ex_stage|alu|Mux4~6_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~101_combout ),
	.datad(\ex_stage|BDU|cmp1|xor2~combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~7 .lut_mask = 16'hB391;
defparam \ex_stage|alu|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N10
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~5 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~5_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [3]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [2]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~5 .lut_mask = 16'hF0AA;
defparam \ex_stage|alu|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N26
cycloneive_lcell_comb \ex_stage|alu|Mux4~2 (
// Equation(s):
// \ex_stage|alu|Mux4~2_combout  = (\ex_stage|alu|Mux4~0_combout  & (((\ex_stage|alu|Mux4~1_combout )))) # (!\ex_stage|alu|Mux4~0_combout  & ((\ex_stage|alu|Mux4~1_combout  & (\ex_stage|alu|ShiftRight0~71_combout )) # (!\ex_stage|alu|Mux4~1_combout  & 
// ((\ex_stage|alu|ShiftRight0~5_combout )))))

	.dataa(\ex_stage|alu|ShiftRight0~71_combout ),
	.datab(\ex_stage|alu|Mux4~0_combout ),
	.datac(\ex_stage|alu|ShiftRight0~5_combout ),
	.datad(\ex_stage|alu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~2 .lut_mask = 16'hEE30;
defparam \ex_stage|alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N8
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~76 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~76_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~73_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~75_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftRight0~73_combout ),
	.datac(\ex_stage|alu|ShiftRight0~75_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~76 .lut_mask = 16'hCCF0;
defparam \ex_stage|alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N18
cycloneive_lcell_comb \ex_stage|alu|Mux4~3 (
// Equation(s):
// \ex_stage|alu|Mux4~3_combout  = (\ex_stage|alu|Mux4~2_combout  & ((\ex_stage|alu|ShiftRight0~76_combout ) # ((!\ex_stage|alu|Mux4~0_combout )))) # (!\ex_stage|alu|Mux4~2_combout  & (((\ex_stage|alu|ShiftRight0~8_combout  & \ex_stage|alu|Mux4~0_combout 
// ))))

	.dataa(\ex_stage|alu|Mux4~2_combout ),
	.datab(\ex_stage|alu|ShiftRight0~76_combout ),
	.datac(\ex_stage|alu|ShiftRight0~8_combout ),
	.datad(\ex_stage|alu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~3 .lut_mask = 16'hD8AA;
defparam \ex_stage|alu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N20
cycloneive_lcell_comb \ex_stage|alu|Mux4~8 (
// Equation(s):
// \ex_stage|alu|Mux4~8_combout  = (\ex_stage|alu|Mux4~4_combout  & ((\ex_stage|alu|Mux4~7_combout  & (\ex_stage|alu|Mux4~3_combout )) # (!\ex_stage|alu|Mux4~7_combout  & ((\ex_stage|alu|ShiftRight0~68_combout ))))) # (!\ex_stage|alu|Mux4~4_combout  & 
// (\ex_stage|alu|Mux4~7_combout ))

	.dataa(\ex_stage|alu|Mux4~4_combout ),
	.datab(\ex_stage|alu|Mux4~7_combout ),
	.datac(\ex_stage|alu|Mux4~3_combout ),
	.datad(\ex_stage|alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~8 .lut_mask = 16'hE6C4;
defparam \ex_stage|alu|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N30
cycloneive_lcell_comb \ex_stage|alu|Mux4~11 (
// Equation(s):
// \ex_stage|alu|Mux4~11_combout  = (\ex_stage|alu|Mux4~9_combout  & ((\ex_stage|alu|Mux4~10_combout  & (\ex_stage|alu|Mux4~8_combout )) # (!\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Add0~9_combout ))))) # (!\ex_stage|alu|Mux4~9_combout  & 
// (((!\ex_stage|alu|Mux4~10_combout ))))

	.dataa(\ex_stage|alu|Mux4~8_combout ),
	.datab(\ex_stage|alu|Mux4~9_combout ),
	.datac(\ex_stage|alu|Add0~9_combout ),
	.datad(\ex_stage|alu|Mux4~10_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~11 .lut_mask = 16'h88F3;
defparam \ex_stage|alu|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N22
cycloneive_lcell_comb \ex_stage|alu|Mux4~13 (
// Equation(s):
// \ex_stage|alu|Mux4~13_combout  = (\ex_stage|alu|Mux4~12_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [2] & ((\id_ex_buffer2|EX2_ALU_OPER2 [2]) # (!\ex_stage|alu|Mux4~11_combout ))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [2] & (!\ex_stage|alu|Mux4~11_combout  & 
// \id_ex_buffer2|EX2_ALU_OPER2 [2])))) # (!\ex_stage|alu|Mux4~12_combout  & (((\ex_stage|alu|Mux4~11_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datab(\ex_stage|alu|Mux4~12_combout ),
	.datac(\ex_stage|alu|Mux4~11_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~13 .lut_mask = 16'hBC38;
defparam \ex_stage|alu|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N6
cycloneive_lcell_comb \ex_stage|alu|Mux4~17 (
// Equation(s):
// \ex_stage|alu|Mux4~17_combout  = (\ex_stage|alu|Mux4~15_combout  & ((\ex_stage|alu|Mux4~14_combout ) # ((\ex_stage|alu|Mux4~13_combout  & \ex_stage|alu|Mux4~16_combout )))) # (!\ex_stage|alu|Mux4~15_combout  & (((\ex_stage|alu|Mux4~13_combout  & 
// \ex_stage|alu|Mux4~16_combout ))))

	.dataa(\ex_stage|alu|Mux4~15_combout ),
	.datab(\ex_stage|alu|Mux4~14_combout ),
	.datac(\ex_stage|alu|Mux4~13_combout ),
	.datad(\ex_stage|alu|Mux4~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux4~17 .lut_mask = 16'hF888;
defparam \ex_stage|alu|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|res[2] (
// Equation(s):
// \ex_stage|alu|res [2] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux4~17_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [2])))

	.dataa(\ex_stage|alu|Mux4~17_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [2]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[2] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N24
cycloneive_lcell_comb \ex_stage|Add0~7 (
// Equation(s):
// \ex_stage|Add0~7_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~5_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [2]))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [2]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|Add0~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~7 .lut_mask = 16'hFC0C;
defparam \ex_stage|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y9_N25
dffeas \ex_mem_buffer|MEM_ALU_OUT[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[2] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N8
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[1]~7 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[1]~7_combout  = (\idhaz2~3_combout  & (((\ex_stage|Add0~67_combout )))) # (!\idhaz2~3_combout  & (\exhaz2~3_combout  & (\ex_mem_buffer|MEM_ALU_OUT [1])))

	.dataa(\idhaz2~3_combout ),
	.datab(\exhaz2~3_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.datad(\ex_stage|Add0~67_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[1]~7 .lut_mask = 16'hEA40;
defparam \forwarding_stage|store_rs2_mux|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs2~1 (
// Equation(s):
// \id_ex_buffer1|EX1_rs2~1_combout  = (\id_stage|reg_file|Read_data2 [1] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|reg_file|Read_data2 [1]),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs2~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2~1 .lut_mask = 16'h00D0;
defparam \id_ex_buffer1|EX1_rs2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N17
dffeas \id_ex_buffer1|EX1_rs2[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs2~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs2[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N6
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[1]~8 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[1]~8_combout  = (\FB|alu_selB~0_combout  & (\wb_stage|Write_Data_RegFile[1]~1_combout )) # (!\FB|alu_selB~0_combout  & ((\id_ex_buffer1|EX1_rs2 [1]) # ((\wb_stage|Write_Data_RegFile[1]~1_combout  & \idhaz2~3_combout 
// ))))

	.dataa(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.datab(\id_ex_buffer1|EX1_rs2 [1]),
	.datac(\FB|alu_selB~0_combout ),
	.datad(\idhaz2~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[1]~8 .lut_mask = 16'hAEAC;
defparam \forwarding_stage|store_rs2_mux|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N24
cycloneive_lcell_comb \forwarding_stage|store_rs2_mux|out[1]~9 (
// Equation(s):
// \forwarding_stage|store_rs2_mux|out[1]~9_combout  = (\forwarding_stage|store_rs2_mux|out[1]~7_combout ) # ((\forwarding_stage|alu_oper2|out~0_combout  & \forwarding_stage|store_rs2_mux|out[1]~8_combout ))

	.dataa(\forwarding_stage|alu_oper2|out~0_combout ),
	.datab(gnd),
	.datac(\forwarding_stage|store_rs2_mux|out[1]~7_combout ),
	.datad(\forwarding_stage|store_rs2_mux|out[1]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|store_rs2_mux|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|store_rs2_mux|out[1]~9 .lut_mask = 16'hFAF0;
defparam \forwarding_stage|store_rs2_mux|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y9_N25
dffeas \id_ex_buffer2|EX2_rs2_out[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|store_rs2_mux|out[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rs2_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rs2_out[1] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rs2_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N2
cycloneive_lcell_comb \ex_mem_buffer|MEM_rs2[1]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_rs2[1]~feeder_combout  = \id_ex_buffer2|EX2_rs2_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_rs2_out [1]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_rs2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[1]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_rs2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y9_N3
dffeas \ex_mem_buffer|MEM_rs2[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_rs2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_rs2[1] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_rs2[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ex_mem_buffer|MEM_memwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\hlt_logic~clkctrl_outclk ),
	.clk1(\hlt_logic~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({\ex_mem_buffer|MEM_rs2 [1],\ex_mem_buffer|MEM_rs2 [0]}),
	.portaaddr({\ex_mem_buffer|MEM_ALU_OUT [11],\ex_mem_buffer|MEM_ALU_OUT [10],\ex_mem_buffer|MEM_ALU_OUT [9],\ex_mem_buffer|MEM_ALU_OUT [8],\ex_mem_buffer|MEM_ALU_OUT [7],\ex_mem_buffer|MEM_ALU_OUT [6],\ex_mem_buffer|MEM_ALU_OUT [5],\ex_mem_buffer|MEM_ALU_OUT [4],\ex_mem_buffer|MEM_ALU_OUT [3],
\ex_mem_buffer|MEM_ALU_OUT [2],\ex_mem_buffer|MEM_ALU_OUT [1],\ex_mem_buffer|MEM_ALU_OUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "DataMem_MIF.mif";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_4nk1:auto_generated|ALTSYNCRAM";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_stage|data_mem|DataMemory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N4
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[1]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[1]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[1]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y16_N5
dffeas \mem_wb_buffer|WB_ALU_OUT[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[1] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N20
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[1]~1 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[1]~1_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [1])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [1])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [1]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_ALU_OUT [1]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[1]~1 .lut_mask = 16'hBB88;
defparam \wb_stage|Write_Data_RegFile[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~27 (
// Equation(s):
// \id_stage|reg_file|Read_data2~27_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|reg_file[9][1]~q ) # ((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|reg_file[8][1]~q  & !\if_id_buffer|ID_rs2_ind 
// [1]))))

	.dataa(\id_stage|reg_file|reg_file[9][1]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[8][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~27_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~27 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~28 (
// Equation(s):
// \id_stage|reg_file|Read_data2~28_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~27_combout  & (\id_stage|reg_file|reg_file[11][1]~q )) # (!\id_stage|reg_file|Read_data2~27_combout  & ((\id_stage|reg_file|reg_file[10][1]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~27_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[11][1]~q ),
	.datac(\id_stage|reg_file|reg_file[10][1]~q ),
	.datad(\id_stage|reg_file|Read_data2~27_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~28_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~28 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~44 (
// Equation(s):
// \id_stage|reg_file|Read_data2~44_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & (\id_stage|reg_file|reg_file[14][1]~q )) # (!\if_id_buffer|ID_rs2_ind [1] & 
// ((\id_stage|reg_file|reg_file[12][1]~q )))))

	.dataa(\id_stage|reg_file|reg_file[14][1]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[12][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~44_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~44 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~45 (
// Equation(s):
// \id_stage|reg_file|Read_data2~45_combout  = (\id_stage|reg_file|Read_data2~44_combout  & (((\id_stage|reg_file|reg_file[15][1]~q ) # (!\if_id_buffer|ID_rs2_ind [0])))) # (!\id_stage|reg_file|Read_data2~44_combout  & (\id_stage|reg_file|reg_file[13][1]~q  
// & (\if_id_buffer|ID_rs2_ind [0])))

	.dataa(\id_stage|reg_file|reg_file[13][1]~q ),
	.datab(\id_stage|reg_file|Read_data2~44_combout ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\id_stage|reg_file|reg_file[15][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~45_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~45 .lut_mask = 16'hEC2C;
defparam \id_stage|reg_file|Read_data2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~29 (
// Equation(s):
// \id_stage|reg_file|Read_data2~29_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|reg_file[25][1]~q ) # ((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|reg_file[17][1]~q  & 
// !\if_id_buffer|ID_rs2_ind [2]))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[25][1]~q ),
	.datac(\id_stage|reg_file|reg_file[17][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~29 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~30 (
// Equation(s):
// \id_stage|reg_file|Read_data2~30_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~29_combout  & ((\id_stage|reg_file|reg_file[29][1]~q ))) # (!\id_stage|reg_file|Read_data2~29_combout  & (\id_stage|reg_file|reg_file[21][1]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~29_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[21][1]~q ),
	.datac(\id_stage|reg_file|reg_file[29][1]~q ),
	.datad(\id_stage|reg_file|Read_data2~29_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~30_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~30 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~36 (
// Equation(s):
// \id_stage|reg_file|Read_data2~36_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[23][1]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[19][1]~q )))))

	.dataa(\id_stage|reg_file|reg_file[23][1]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[19][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~36_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~36 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~37 (
// Equation(s):
// \id_stage|reg_file|Read_data2~37_combout  = (\id_stage|reg_file|Read_data2~36_combout  & (((\id_stage|reg_file|reg_file[31][1]~q )) # (!\if_id_buffer|ID_rs2_ind [3]))) # (!\id_stage|reg_file|Read_data2~36_combout  & (\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[27][1]~q ))))

	.dataa(\id_stage|reg_file|Read_data2~36_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[31][1]~q ),
	.datad(\id_stage|reg_file|reg_file[27][1]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~37_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~37 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~31 (
// Equation(s):
// \id_stage|reg_file|Read_data2~31_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][1]~q )) # (!\if_id_buffer|ID_rs2_ind [2] & 
// ((\id_stage|reg_file|reg_file[18][1]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[22][1]~q ),
	.datac(\id_stage|reg_file|reg_file[18][1]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~31_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~31 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~32 (
// Equation(s):
// \id_stage|reg_file|Read_data2~32_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~31_combout  & ((\id_stage|reg_file|reg_file[30][1]~q ))) # (!\id_stage|reg_file|Read_data2~31_combout  & (\id_stage|reg_file|reg_file[26][1]~q )))) 
// # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~31_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][1]~q ),
	.datac(\id_stage|reg_file|reg_file[30][1]~q ),
	.datad(\id_stage|reg_file|Read_data2~31_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~32_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~32 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~33 (
// Equation(s):
// \id_stage|reg_file|Read_data2~33_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][1]~q )) # (!\if_id_buffer|ID_rs2_ind [3] & 
// ((\id_stage|reg_file|reg_file[16][1]~q )))))

	.dataa(\id_stage|reg_file|reg_file[24][1]~q ),
	.datab(\id_stage|reg_file|reg_file[16][1]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~33_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~33 .lut_mask = 16'hFA0C;
defparam \id_stage|reg_file|Read_data2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~34 (
// Equation(s):
// \id_stage|reg_file|Read_data2~34_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~33_combout  & (\id_stage|reg_file|reg_file[28][1]~q )) # (!\id_stage|reg_file|Read_data2~33_combout  & ((\id_stage|reg_file|reg_file[20][1]~q ))))) 
// # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~33_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][1]~q ),
	.datab(\id_stage|reg_file|reg_file[20][1]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\id_stage|reg_file|Read_data2~33_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~34_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~34 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~35 (
// Equation(s):
// \id_stage|reg_file|Read_data2~35_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0]) # ((\id_stage|reg_file|Read_data2~32_combout )))) # (!\if_id_buffer|ID_rs2_ind [1] & (!\if_id_buffer|ID_rs2_ind [0] & 
// ((\id_stage|reg_file|Read_data2~34_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~32_combout ),
	.datad(\id_stage|reg_file|Read_data2~34_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~35_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~35 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~38 (
// Equation(s):
// \id_stage|reg_file|Read_data2~38_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~35_combout  & ((\id_stage|reg_file|Read_data2~37_combout ))) # (!\id_stage|reg_file|Read_data2~35_combout  & 
// (\id_stage|reg_file|Read_data2~30_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~35_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~30_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|Read_data2~37_combout ),
	.datad(\id_stage|reg_file|Read_data2~35_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~38_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~38 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~39 (
// Equation(s):
// \id_stage|reg_file|Read_data2~39_combout  = (\if_id_buffer|ID_rs2_ind [0] & (((\if_id_buffer|ID_rs2_ind [1])))) # (!\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[6][1]~q ))) # (!\if_id_buffer|ID_rs2_ind [1] 
// & (\id_stage|reg_file|reg_file[4][1]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][1]~q ),
	.datab(\id_stage|reg_file|reg_file[6][1]~q ),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~39_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~39 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|Read_data2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~40 (
// Equation(s):
// \id_stage|reg_file|Read_data2~40_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~39_combout  & ((\id_stage|reg_file|reg_file[7][1]~q ))) # (!\id_stage|reg_file|Read_data2~39_combout  & (\id_stage|reg_file|reg_file[5][1]~q )))) # 
// (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~39_combout ))))

	.dataa(\id_stage|reg_file|reg_file[5][1]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [0]),
	.datac(\id_stage|reg_file|reg_file[7][1]~q ),
	.datad(\id_stage|reg_file|Read_data2~39_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~40_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~40 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~41 (
// Equation(s):
// \id_stage|reg_file|Read_data2~41_combout  = (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2[13]~17_combout ) # ((\id_stage|reg_file|Read_data2~40_combout )))) # (!\id_stage|reg_file|Read_data2[13]~16_combout  & 
// (!\id_stage|reg_file|Read_data2[13]~17_combout  & (\id_stage|reg_file|reg_file[1][1]~q )))

	.dataa(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][1]~q ),
	.datad(\id_stage|reg_file|Read_data2~40_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~41_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~41 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~42 (
// Equation(s):
// \id_stage|reg_file|Read_data2~42_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|Read_data2~41_combout  & ((\id_stage|reg_file|reg_file[3][1]~q ))) # (!\id_stage|reg_file|Read_data2~41_combout  & 
// (\id_stage|reg_file|reg_file[2][1]~q )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & (((\id_stage|reg_file|Read_data2~41_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datab(\id_stage|reg_file|reg_file[2][1]~q ),
	.datac(\id_stage|reg_file|reg_file[3][1]~q ),
	.datad(\id_stage|reg_file|Read_data2~41_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~42_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~42 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~43 (
// Equation(s):
// \id_stage|reg_file|Read_data2~43_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~38_combout ) # ((\id_stage|reg_file|Read_data2[13]~13_combout )))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & 
// (((!\id_stage|reg_file|Read_data2[13]~13_combout  & \id_stage|reg_file|Read_data2~42_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~38_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~42_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~43_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~43 .lut_mask = 16'hCBC8;
defparam \id_stage|reg_file|Read_data2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~46 (
// Equation(s):
// \id_stage|reg_file|Read_data2~46_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~43_combout  & ((\id_stage|reg_file|Read_data2~45_combout ))) # (!\id_stage|reg_file|Read_data2~43_combout  & 
// (\id_stage|reg_file|Read_data2~28_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & (((\id_stage|reg_file|Read_data2~43_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~28_combout ),
	.datab(\id_stage|reg_file|Read_data2~45_combout ),
	.datac(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datad(\id_stage|reg_file|Read_data2~43_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~46_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~46 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~47 (
// Equation(s):
// \id_stage|reg_file|Read_data2~47_combout  = (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[1]~1_combout ) # ((!\id_stage|reg_file|Read_data2~25_combout  & \id_stage|reg_file|Read_data2~46_combout )))) # 
// (!\id_stage|reg_file|always2~3_combout  & (!\id_stage|reg_file|Read_data2~25_combout  & ((\id_stage|reg_file|Read_data2~46_combout ))))

	.dataa(\id_stage|reg_file|always2~3_combout ),
	.datab(\id_stage|reg_file|Read_data2~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.datad(\id_stage|reg_file|Read_data2~46_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~47_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~47 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N27
dffeas \id_stage|reg_file|Read_data2[1] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[1] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N7
dffeas \id_ex_buffer1|EX1_forward_to_B[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B[1]~1_combout ),
	.asdata(\id_stage|reg_file|Read_data2 [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex_buffer1|EX1_forward_to_B[4]~6_combout ),
	.sload(\id_stage|cu|is_oper2_immed~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[1]~7 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[1]~7_combout  = (\wb_stage|Write_Data_RegFile[1]~1_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [1] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[1]~1_combout  & (\ex_mem_buffer|MEM_ALU_OUT [1] & (\forwarding_stage|alu_oper2|out[0]~1_combout )))

	.dataa(\wb_stage|Write_Data_RegFile[1]~1_combout ),
	.datab(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.datac(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.datad(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[1]~7 .lut_mask = 16'hEAC0;
defparam \forwarding_stage|alu_oper2|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[1]~8 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[1]~8_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[1]~7_combout ) # ((\idhaz2~3_combout  & \ex_stage|Add0~67_combout ))))

	.dataa(\idhaz2~3_combout ),
	.datab(\forwarding_stage|alu_oper2|out[1]~7_combout ),
	.datac(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datad(\ex_stage|Add0~67_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[1]~8 .lut_mask = 16'h0E0C;
defparam \forwarding_stage|alu_oper2|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[1]~9 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[1]~9_combout  = (\forwarding_stage|alu_oper2|out[1]~8_combout ) # ((\id_ex_buffer1|EX1_forward_to_B [1] & \forwarding_stage|alu_oper2|out~5_combout ))

	.dataa(\id_ex_buffer1|EX1_forward_to_B [1]),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper2|out~5_combout ),
	.datad(\forwarding_stage|alu_oper2|out[1]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[1]~9 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y9_N13
dffeas \id_ex_buffer2|EX2_ALU_OPER2[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[1] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|Mux3~0 (
// Equation(s):
// \ex_stage|alu|Mux3~0_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER1 [1]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (\ex_stage|alu_oper|ALU_OP [0] & 
// \id_ex_buffer2|EX2_ALU_OPER1 [1]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~0 .lut_mask = 16'hE800;
defparam \ex_stage|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|Mux3~1 (
// Equation(s):
// \ex_stage|alu|Mux3~1_combout  = (!\ex_stage|alu_oper|ALU_OP [2] & ((\ex_stage|alu|Mux3~0_combout ) # ((!\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu|Add0~6_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu_oper|ALU_OP [2]),
	.datac(\ex_stage|alu|Mux3~0_combout ),
	.datad(\ex_stage|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~1 .lut_mask = 16'h3130;
defparam \ex_stage|alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N2
cycloneive_lcell_comb \ex_stage|alu|Mux3~2 (
// Equation(s):
// \ex_stage|alu|Mux3~2_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # ((!\id_ex_buffer2|EX2_ALU_OPER1 [1] & !\id_ex_buffer2|EX2_ALU_OPER2 [1])))) # (!\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper|ALU_OP [1] & 
// (\id_ex_buffer2|EX2_ALU_OPER1 [1] $ (\id_ex_buffer2|EX2_ALU_OPER2 [1]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~2 .lut_mask = 16'hF016;
defparam \ex_stage|alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~15 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~15_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [4] & \ex_stage|alu|Mux19~0_combout )

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|alu|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~15 .lut_mask = 16'h5500;
defparam \ex_stage|alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~35 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~35_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [2])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [1])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~35 .lut_mask = 16'h2230;
defparam \ex_stage|alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~37 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~37_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~35_combout ) # ((\id_ex_buffer2|EX2_ALU_OPER2 [1] & \ex_stage|alu|ShiftRight0~36_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~35_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~37 .lut_mask = 16'h0E0A;
defparam \ex_stage|alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~38 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~38_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [8])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [7])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~38 .lut_mask = 16'hB080;
defparam \ex_stage|alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y5_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~40 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~40_combout  = (\ex_stage|alu|ShiftRight0~38_combout ) # ((!\id_ex_buffer2|EX2_ALU_OPER2 [1] & \ex_stage|alu|ShiftRight0~39_combout ))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(gnd),
	.datac(\ex_stage|alu|ShiftRight0~39_combout ),
	.datad(\ex_stage|alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~40 .lut_mask = 16'hFF50;
defparam \ex_stage|alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~41 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~41_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftRight0~37_combout ) # ((\ex_stage|alu|ShiftRight0~40_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [2]))))

	.dataa(\ex_stage|alu|ShiftRight0~37_combout ),
	.datab(\ex_stage|alu|ShiftRight0~40_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~41 .lut_mask = 16'h0E0A;
defparam \ex_stage|alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N2
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~47 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~47_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [4] & ((\ex_stage|alu|ShiftRight0~41_combout ) # ((\ex_stage|alu|ShiftRight0~46_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [3]))))

	.dataa(\ex_stage|alu|ShiftRight0~46_combout ),
	.datab(\ex_stage|alu|ShiftRight0~41_combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~47 .lut_mask = 16'h00EC;
defparam \ex_stage|alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N22
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~59 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~59_combout  = (!\ex_stage|alu|ShiftLeft0~11_combout  & ((\ex_stage|alu|ShiftRight0~47_combout ) # ((\ex_stage|alu|ShiftRight0~58_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [4]))))

	.dataa(\ex_stage|alu|ShiftRight0~58_combout ),
	.datab(\ex_stage|alu|ShiftRight0~47_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~59 .lut_mask = 16'h0E0C;
defparam \ex_stage|alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N12
cycloneive_lcell_comb \ex_stage|alu|Mux3~3 (
// Equation(s):
// \ex_stage|alu|Mux3~3_combout  = (\ex_stage|alu|Mux3~2_combout  & (((\ex_stage|alu|ShiftRight0~59_combout ) # (!\ex_stage|alu_oper|ALU_OP [1])))) # (!\ex_stage|alu|Mux3~2_combout  & (\ex_stage|alu|ShiftLeft0~15_combout  & ((\ex_stage|alu_oper|ALU_OP 
// [1]))))

	.dataa(\ex_stage|alu|Mux3~2_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~15_combout ),
	.datac(\ex_stage|alu|ShiftRight0~59_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [1]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~3 .lut_mask = 16'hE4AA;
defparam \ex_stage|alu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Mux3~4 (
// Equation(s):
// \ex_stage|alu|Mux3~4_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux3~1_combout ) # ((\ex_stage|alu|Mux3~3_combout  & \ex_stage|alu_oper|ALU_OP [2]))))

	.dataa(\ex_stage|alu|Mux3~1_combout ),
	.datab(\ex_stage|alu_oper|ALU_OP [3]),
	.datac(\ex_stage|alu|Mux3~3_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [2]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux3~4 .lut_mask = 16'h3222;
defparam \ex_stage|alu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|res[1] (
// Equation(s):
// \ex_stage|alu|res [1] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux3~4_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [1])))

	.dataa(\ex_stage|alu|Mux3~4_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [1]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [1]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[1] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N12
cycloneive_lcell_comb \ex_stage|Add0~67 (
// Equation(s):
// \ex_stage|Add0~67_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~3_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [1]))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|alu|res [1]),
	.datac(\ex_stage|Add0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~67 .lut_mask = 16'hE4E4;
defparam \ex_stage|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y9_N13
dffeas \ex_mem_buffer|MEM_ALU_OUT[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_stage|Add0~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[1] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N12
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[0]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[0]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N13
dffeas \mem_wb_buffer|WB_ALU_OUT[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[0] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N4
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[0]~0 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[0]~0_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [0])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [0])))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [0]),
	.datab(gnd),
	.datac(\mem_wb_buffer|WB_ALU_OUT [0]),
	.datad(\mem_wb_buffer|WB_memread~q ),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[0]~0 .lut_mask = 16'hAAF0;
defparam \wb_stage|Write_Data_RegFile[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~21 (
// Equation(s):
// \id_stage|reg_file|Read_data1~21_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][0]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[12][0]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[13][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~21_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~21 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~22 (
// Equation(s):
// \id_stage|reg_file|Read_data1~22_combout  = (\id_stage|reg_file|Read_data1~21_combout  & (((\id_stage|reg_file|reg_file[15][0]~q )) # (!\if_id_buffer|ID_rs1_ind [1]))) # (!\id_stage|reg_file|Read_data1~21_combout  & (\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|reg_file[14][0]~q ))))

	.dataa(\id_stage|reg_file|Read_data1~21_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[15][0]~q ),
	.datad(\id_stage|reg_file|reg_file[14][0]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~22_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~22 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~11 (
// Equation(s):
// \id_stage|reg_file|Read_data1~11_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][0]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][0]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[8][0]~q ),
	.datac(\id_stage|reg_file|reg_file[10][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~11 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~12 (
// Equation(s):
// \id_stage|reg_file|Read_data1~12_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~11_combout  & (\id_stage|reg_file|reg_file[11][0]~q )) # (!\id_stage|reg_file|Read_data1~11_combout  & ((\id_stage|reg_file|reg_file[9][0]~q ))))) 
// # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~11_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][0]~q ),
	.datad(\id_stage|reg_file|Read_data1~11_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~12 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~18 (
// Equation(s):
// \id_stage|reg_file|Read_data1~18_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1[0]~17_combout )) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][0]~q )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][0]~q )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][0]~q ),
	.datad(\id_stage|reg_file|reg_file[1][0]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~18_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~18 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~14 (
// Equation(s):
// \id_stage|reg_file|Read_data1~14_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][0]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][0]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~14 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~15 (
// Equation(s):
// \id_stage|reg_file|Read_data1~15_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~14_combout  & (\id_stage|reg_file|reg_file[7][0]~q )) # (!\id_stage|reg_file|Read_data1~14_combout  & ((\id_stage|reg_file|reg_file[6][0]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~14_combout ))))

	.dataa(\id_stage|reg_file|reg_file[7][0]~q ),
	.datab(\id_stage|reg_file|reg_file[6][0]~q ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~14_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~15 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~19 (
// Equation(s):
// \id_stage|reg_file|Read_data1~19_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~18_combout  & (\id_stage|reg_file|reg_file[3][0]~q )) # (!\id_stage|reg_file|Read_data1~18_combout  & 
// ((\id_stage|reg_file|Read_data1~15_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~18_combout ))))

	.dataa(\id_stage|reg_file|reg_file[3][0]~q ),
	.datab(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datac(\id_stage|reg_file|Read_data1~18_combout ),
	.datad(\id_stage|reg_file|Read_data1~15_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~19_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~19 .lut_mask = 16'hBCB0;
defparam \id_stage|reg_file|Read_data1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~20 (
// Equation(s):
// \id_stage|reg_file|Read_data1~20_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout ) # ((\id_stage|reg_file|Read_data1~12_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~19_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~12_combout ),
	.datad(\id_stage|reg_file|Read_data1~19_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~20 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~0 (
// Equation(s):
// \id_stage|reg_file|Read_data1~0_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[22][0]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[18][0]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[18][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[22][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~0 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N30
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~1 (
// Equation(s):
// \id_stage|reg_file|Read_data1~1_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~0_combout  & ((\id_stage|reg_file|reg_file[30][0]~q ))) # (!\id_stage|reg_file|Read_data1~0_combout  & (\id_stage|reg_file|reg_file[26][0]~q )))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~0_combout ))))

	.dataa(\id_stage|reg_file|reg_file[26][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[30][0]~q ),
	.datad(\id_stage|reg_file|Read_data1~0_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~1 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~7 (
// Equation(s):
// \id_stage|reg_file|Read_data1~7_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][0]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][0]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~7 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~8 (
// Equation(s):
// \id_stage|reg_file|Read_data1~8_combout  = (\id_stage|reg_file|Read_data1~7_combout  & ((\id_stage|reg_file|reg_file[31][0]~q ) # ((!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_stage|reg_file|Read_data1~7_combout  & (((\id_stage|reg_file|reg_file[27][0]~q  & 
// \if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[31][0]~q ),
	.datab(\id_stage|reg_file|Read_data1~7_combout ),
	.datac(\id_stage|reg_file|reg_file[27][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~8 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~4 (
// Equation(s):
// \id_stage|reg_file|Read_data1~4_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[20][0]~q ))) # (!\if_id_buffer|ID_rs1_ind [2] 
// & (\id_stage|reg_file|reg_file[16][0]~q ))))

	.dataa(\id_stage|reg_file|reg_file[16][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[20][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~4 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~5 (
// Equation(s):
// \id_stage|reg_file|Read_data1~5_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~4_combout  & (\id_stage|reg_file|reg_file[28][0]~q )) # (!\id_stage|reg_file|Read_data1~4_combout  & ((\id_stage|reg_file|reg_file[24][0]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~4_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[28][0]~q ),
	.datac(\id_stage|reg_file|reg_file[24][0]~q ),
	.datad(\id_stage|reg_file|Read_data1~4_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~5 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~2 (
// Equation(s):
// \id_stage|reg_file|Read_data1~2_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[25][0]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[17][0]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[17][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[25][0]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~2 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~3 (
// Equation(s):
// \id_stage|reg_file|Read_data1~3_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~2_combout  & (\id_stage|reg_file|reg_file[29][0]~q )) # (!\id_stage|reg_file|Read_data1~2_combout  & ((\id_stage|reg_file|reg_file[21][0]~q ))))) # 
// (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~2_combout ))))

	.dataa(\id_stage|reg_file|reg_file[29][0]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][0]~q ),
	.datad(\id_stage|reg_file|Read_data1~2_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~3 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~6 (
// Equation(s):
// \id_stage|reg_file|Read_data1~6_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~3_combout ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|Read_data1~5_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|Read_data1~5_combout ),
	.datac(\id_stage|reg_file|Read_data1~3_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~6 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~9 (
// Equation(s):
// \id_stage|reg_file|Read_data1~9_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~6_combout  & ((\id_stage|reg_file|Read_data1~8_combout ))) # (!\id_stage|reg_file|Read_data1~6_combout  & (\id_stage|reg_file|Read_data1~1_combout 
// )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~6_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~1_combout ),
	.datab(\id_stage|reg_file|Read_data1~8_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~6_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~9 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~23 (
// Equation(s):
// \id_stage|reg_file|Read_data1~23_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~20_combout  & (\id_stage|reg_file|Read_data1~22_combout )) # (!\id_stage|reg_file|Read_data1~20_combout  & 
// ((\id_stage|reg_file|Read_data1~9_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~20_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~22_combout ),
	.datac(\id_stage|reg_file|Read_data1~20_combout ),
	.datad(\id_stage|reg_file|Read_data1~9_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~23 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~26 (
// Equation(s):
// \id_stage|reg_file|Read_data1~26_combout  = (\id_stage|reg_file|always1~2_combout  & ((\wb_stage|Write_Data_RegFile[0]~0_combout ) # ((!\id_stage|reg_file|Read_data1~25_combout  & \id_stage|reg_file|Read_data1~23_combout )))) # 
// (!\id_stage|reg_file|always1~2_combout  & (!\id_stage|reg_file|Read_data1~25_combout  & ((\id_stage|reg_file|Read_data1~23_combout ))))

	.dataa(\id_stage|reg_file|always1~2_combout ),
	.datab(\id_stage|reg_file|Read_data1~25_combout ),
	.datac(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.datad(\id_stage|reg_file|Read_data1~23_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~26 .lut_mask = 16'hB3A0;
defparam \id_stage|reg_file|Read_data1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N7
dffeas \id_stage|reg_file|Read_data1[0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[0] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N2
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~0 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~0_combout  = (\id_stage|reg_file|Read_data1 [0] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [0]),
	.datab(\id_stage|SDU|always0~16_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~0 .lut_mask = 16'h2202;
defparam \id_ex_buffer1|EX1_rs1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y10_N3
dffeas \id_ex_buffer1|EX1_rs1[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[0]~6 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[0]~6_combout  = (\ex_mem_buffer|MEM_ALU_OUT [0] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[0]~0_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [0] & 
// (\wb_stage|Write_Data_RegFile[0]~0_combout  & ((\FA|alu_selA[0]~8_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.datab(\wb_stage|Write_Data_RegFile[0]~0_combout ),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[0]~6 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[0]~126 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[0]~126_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[0]~6_combout ) # ((\id_ex_buffer1|EX1_rs1 [0] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [0]),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\forwarding_stage|alu_oper1|out[0]~6_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[0]~126_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[0]~126 .lut_mask = 16'h3320;
defparam \forwarding_stage|alu_oper1|out[0]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N30
cycloneive_lcell_comb \id_ex_buffer2|EX2_ALU_OPER1~12 (
// Equation(s):
// \id_ex_buffer2|EX2_ALU_OPER1~12_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\forwarding_stage|alu_oper1|out[0]~126_combout ) # ((\ex_stage|Add0~2_combout  & \idhaz~3_combout ))))

	.dataa(\ex_stage|Add0~2_combout ),
	.datab(\idhaz~3_combout ),
	.datac(\forwarding_stage|alu_oper1|out[0]~126_combout ),
	.datad(\ex_stage|Wrong_prediction~1_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_ALU_OPER1~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1~12 .lut_mask = 16'h00F8;
defparam \id_ex_buffer2|EX2_ALU_OPER1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y10_N31
dffeas \id_ex_buffer2|EX2_ALU_OPER1[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_ALU_OPER1~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER1[0] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|Mux2~0 (
// Equation(s):
// \ex_stage|alu|Mux2~0_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu_oper|ALU_OP [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0]) # (\id_ex_buffer2|EX2_ALU_OPER1 [0]))) # (!\ex_stage|alu_oper|ALU_OP [0] & (\id_ex_buffer2|EX2_ALU_OPER2 [0] & 
// \id_ex_buffer2|EX2_ALU_OPER1 [0]))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~0 .lut_mask = 16'hE080;
defparam \ex_stage|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|Mux2~1 (
// Equation(s):
// \ex_stage|alu|Mux2~1_combout  = (!\ex_stage|alu_oper|ALU_OP [2] & ((\ex_stage|alu|Mux2~0_combout ) # ((!\ex_stage|alu_oper|ALU_OP [1] & \ex_stage|alu|Add0~3_combout ))))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu|Add0~3_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [2]),
	.datad(\ex_stage|alu|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~1 .lut_mask = 16'h0F04;
defparam \ex_stage|alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N18
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~17 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~17_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [2] & (\ex_stage|alu|ShiftRight0~13_combout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~16_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(\ex_stage|alu|ShiftRight0~13_combout ),
	.datad(\ex_stage|alu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~17 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~4 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~4_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((\id_ex_buffer2|EX2_ALU_OPER2 [0] & (\id_ex_buffer2|EX2_ALU_OPER1 [1])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0] & ((\id_ex_buffer2|EX2_ALU_OPER1 [0])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~4 .lut_mask = 16'h3120;
defparam \ex_stage|alu|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~6 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~6_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((\ex_stage|alu|ShiftRight0~4_combout ) # ((\ex_stage|alu|ShiftRight0~5_combout  & \id_ex_buffer2|EX2_ALU_OPER2 [1]))))

	.dataa(\ex_stage|alu|ShiftRight0~5_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datad(\ex_stage|alu|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~6 .lut_mask = 16'h0F08;
defparam \ex_stage|alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N24
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~10 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~10_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & ((\ex_stage|alu|ShiftRight0~6_combout ) # ((\id_ex_buffer2|EX2_ALU_OPER2 [2] & \ex_stage|alu|ShiftRight0~9_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~6_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(\ex_stage|alu|ShiftRight0~9_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~10 .lut_mask = 16'h00EA;
defparam \ex_stage|alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~18 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~18_combout  = (!\id_ex_buffer2|EX2_ALU_OPER2 [4] & ((\ex_stage|alu|ShiftRight0~10_combout ) # ((\id_ex_buffer2|EX2_ALU_OPER2 [3] & \ex_stage|alu|ShiftRight0~17_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|alu|ShiftRight0~17_combout ),
	.datad(\ex_stage|alu|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~18 .lut_mask = 16'h5540;
defparam \ex_stage|alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N12
cycloneive_lcell_comb \ex_stage|alu|ShiftRight0~34 (
// Equation(s):
// \ex_stage|alu|ShiftRight0~34_combout  = (!\ex_stage|alu|ShiftLeft0~11_combout  & ((\ex_stage|alu|ShiftRight0~18_combout ) # ((\id_ex_buffer2|EX2_ALU_OPER2 [4] & \ex_stage|alu|ShiftRight0~33_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(\ex_stage|alu|ShiftRight0~18_combout ),
	.datac(\ex_stage|alu|ShiftLeft0~11_combout ),
	.datad(\ex_stage|alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftRight0~34 .lut_mask = 16'h0E0C;
defparam \ex_stage|alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N28
cycloneive_lcell_comb \ex_stage|alu|ShiftLeft0~12 (
// Equation(s):
// \ex_stage|alu|ShiftLeft0~12_combout  = (\ex_stage|alu|Mux18~0_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [4])

	.dataa(\ex_stage|alu|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.cin(gnd),
	.combout(\ex_stage|alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|ShiftLeft0~12 .lut_mask = 16'h00AA;
defparam \ex_stage|alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N6
cycloneive_lcell_comb \ex_stage|alu|Mux2~2 (
// Equation(s):
// \ex_stage|alu|Mux2~2_combout  = (\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # ((!\id_ex_buffer2|EX2_ALU_OPER2 [0] & !\id_ex_buffer2|EX2_ALU_OPER1 [0])))) # (!\ex_stage|alu_oper|ALU_OP [0] & (!\ex_stage|alu_oper|ALU_OP [1] & 
// (\id_ex_buffer2|EX2_ALU_OPER2 [0] $ (\id_ex_buffer2|EX2_ALU_OPER1 [0]))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~2 .lut_mask = 16'hA1A6;
defparam \ex_stage|alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N10
cycloneive_lcell_comb \ex_stage|alu|Mux2~3 (
// Equation(s):
// \ex_stage|alu|Mux2~3_combout  = (\ex_stage|alu_oper|ALU_OP [1] & ((\ex_stage|alu|Mux2~2_combout  & (\ex_stage|alu|ShiftRight0~34_combout )) # (!\ex_stage|alu|Mux2~2_combout  & ((\ex_stage|alu|ShiftLeft0~12_combout ))))) # (!\ex_stage|alu_oper|ALU_OP [1] & 
// (((\ex_stage|alu|Mux2~2_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~34_combout ),
	.datab(\ex_stage|alu|ShiftLeft0~12_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [1]),
	.datad(\ex_stage|alu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~3 .lut_mask = 16'hAFC0;
defparam \ex_stage|alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|Mux2~4 (
// Equation(s):
// \ex_stage|alu|Mux2~4_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux2~1_combout ) # ((\ex_stage|alu|Mux2~3_combout  & \ex_stage|alu_oper|ALU_OP [2]))))

	.dataa(\ex_stage|alu|Mux2~1_combout ),
	.datab(\ex_stage|alu|Mux2~3_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [2]),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~4 .lut_mask = 16'h00EA;
defparam \ex_stage|alu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|LessThan2~1 (
// Equation(s):
// \ex_stage|alu|LessThan2~1_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [0] & !\id_ex_buffer2|EX2_ALU_OPER2 [0]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~1_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~1 .lut_mask = 16'h0022;
defparam \ex_stage|alu|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|LessThan2~3 (
// Equation(s):
// \ex_stage|alu|LessThan2~3_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [1] & ((!\ex_stage|alu|LessThan2~1_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [1]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & (!\id_ex_buffer2|EX2_ALU_OPER1 [1] & 
// !\ex_stage|alu|LessThan2~1_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~1_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~3_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~3 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|LessThan2~5 (
// Equation(s):
// \ex_stage|alu|LessThan2~5_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [2] & ((!\ex_stage|alu|LessThan2~3_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [2] & (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & 
// !\ex_stage|alu|LessThan2~3_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~3_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~5_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~5 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|LessThan2~7 (
// Equation(s):
// \ex_stage|alu|LessThan2~7_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [3] & (\id_ex_buffer2|EX2_ALU_OPER2 [3] & !\ex_stage|alu|LessThan2~5_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [3] & ((\id_ex_buffer2|EX2_ALU_OPER2 [3]) # 
// (!\ex_stage|alu|LessThan2~5_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~5_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~7_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~7 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|LessThan2~9 (
// Equation(s):
// \ex_stage|alu|LessThan2~9_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [4] & (\id_ex_buffer2|EX2_ALU_OPER1 [4] & !\ex_stage|alu|LessThan2~7_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [4] & ((\id_ex_buffer2|EX2_ALU_OPER1 [4]) # 
// (!\ex_stage|alu|LessThan2~7_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~7_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~9_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~9 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|LessThan2~11 (
// Equation(s):
// \ex_stage|alu|LessThan2~11_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [5] & (\id_ex_buffer2|EX2_ALU_OPER2 [5] & !\ex_stage|alu|LessThan2~9_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [5] & ((\id_ex_buffer2|EX2_ALU_OPER2 [5]) # 
// (!\ex_stage|alu|LessThan2~9_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~9_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~11_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~11 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|LessThan2~13 (
// Equation(s):
// \ex_stage|alu|LessThan2~13_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [6] & (\id_ex_buffer2|EX2_ALU_OPER1 [6] & !\ex_stage|alu|LessThan2~11_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [6] & ((\id_ex_buffer2|EX2_ALU_OPER1 [6]) # 
// (!\ex_stage|alu|LessThan2~11_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [6]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~11_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~13_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~13 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|LessThan2~15 (
// Equation(s):
// \ex_stage|alu|LessThan2~15_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [7] & ((!\ex_stage|alu|LessThan2~13_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [7]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [7] & (!\id_ex_buffer2|EX2_ALU_OPER1 [7] & 
// !\ex_stage|alu|LessThan2~13_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [7]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~13_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~15_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~15 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|LessThan2~17 (
// Equation(s):
// \ex_stage|alu|LessThan2~17_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [8] & (\id_ex_buffer2|EX2_ALU_OPER1 [8] & !\ex_stage|alu|LessThan2~15_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [8] & ((\id_ex_buffer2|EX2_ALU_OPER1 [8]) # 
// (!\ex_stage|alu|LessThan2~15_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [8]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~15_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~17_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~17 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|LessThan2~19 (
// Equation(s):
// \ex_stage|alu|LessThan2~19_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [9] & ((!\ex_stage|alu|LessThan2~17_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [9]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [9] & (!\id_ex_buffer2|EX2_ALU_OPER1 [9] & 
// !\ex_stage|alu|LessThan2~17_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [9]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~17_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~19_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~19 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|LessThan2~21 (
// Equation(s):
// \ex_stage|alu|LessThan2~21_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [10] & ((!\ex_stage|alu|LessThan2~19_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [10]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [10] & (!\id_ex_buffer2|EX2_ALU_OPER2 [10] & 
// !\ex_stage|alu|LessThan2~19_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~19_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~21_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~21 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|LessThan2~23 (
// Equation(s):
// \ex_stage|alu|LessThan2~23_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [11] & ((!\ex_stage|alu|LessThan2~21_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [11]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [11] & (!\id_ex_buffer2|EX2_ALU_OPER1 [11] & 
// !\ex_stage|alu|LessThan2~21_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [11]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~21_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~23_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~23 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|LessThan2~25 (
// Equation(s):
// \ex_stage|alu|LessThan2~25_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [12] & (\id_ex_buffer2|EX2_ALU_OPER1 [12] & !\ex_stage|alu|LessThan2~23_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [12] & ((\id_ex_buffer2|EX2_ALU_OPER1 [12]) # 
// (!\ex_stage|alu|LessThan2~23_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [12]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~23_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~25_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~25 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|LessThan2~27 (
// Equation(s):
// \ex_stage|alu|LessThan2~27_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [13] & (\id_ex_buffer2|EX2_ALU_OPER2 [13] & !\ex_stage|alu|LessThan2~25_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [13] & ((\id_ex_buffer2|EX2_ALU_OPER2 [13]) # 
// (!\ex_stage|alu|LessThan2~25_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~25_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~27_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~27 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|LessThan2~29 (
// Equation(s):
// \ex_stage|alu|LessThan2~29_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [14] & ((!\ex_stage|alu|LessThan2~27_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [14]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [14] & (!\id_ex_buffer2|EX2_ALU_OPER2 [14] & 
// !\ex_stage|alu|LessThan2~27_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~27_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~29_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~29 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|LessThan2~31 (
// Equation(s):
// \ex_stage|alu|LessThan2~31_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [15] & ((!\ex_stage|alu|LessThan2~29_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [15]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [15] & (!\id_ex_buffer2|EX2_ALU_OPER1 [15] & 
// !\ex_stage|alu|LessThan2~29_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [15]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~29_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~31_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~31 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|LessThan2~33 (
// Equation(s):
// \ex_stage|alu|LessThan2~33_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [16] & ((!\ex_stage|alu|LessThan2~31_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [16]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [16] & (!\id_ex_buffer2|EX2_ALU_OPER2 [16] & 
// !\ex_stage|alu|LessThan2~31_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~31_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~33_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~33 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|LessThan2~35 (
// Equation(s):
// \ex_stage|alu|LessThan2~35_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [17] & ((!\ex_stage|alu|LessThan2~33_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [17]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [17] & (!\id_ex_buffer2|EX2_ALU_OPER1 [17] & 
// !\ex_stage|alu|LessThan2~33_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [17]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~33_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~35_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~35 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|LessThan2~37 (
// Equation(s):
// \ex_stage|alu|LessThan2~37_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [18] & ((!\ex_stage|alu|LessThan2~35_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [18]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [18] & (!\id_ex_buffer2|EX2_ALU_OPER2 [18] & 
// !\ex_stage|alu|LessThan2~35_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~35_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~37_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~37 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|LessThan2~39 (
// Equation(s):
// \ex_stage|alu|LessThan2~39_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [19] & ((!\ex_stage|alu|LessThan2~37_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [19]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [19] & (!\id_ex_buffer2|EX2_ALU_OPER1 [19] & 
// !\ex_stage|alu|LessThan2~37_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [19]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~37_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~39_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~39 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|LessThan2~41 (
// Equation(s):
// \ex_stage|alu|LessThan2~41_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [20] & ((!\ex_stage|alu|LessThan2~39_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [20]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [20] & (!\id_ex_buffer2|EX2_ALU_OPER2 [20] & 
// !\ex_stage|alu|LessThan2~39_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~39_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~41_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~41 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|LessThan2~43 (
// Equation(s):
// \ex_stage|alu|LessThan2~43_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [21] & ((!\ex_stage|alu|LessThan2~41_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [21]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [21] & (!\id_ex_buffer2|EX2_ALU_OPER1 [21] & 
// !\ex_stage|alu|LessThan2~41_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [21]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~41_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~43_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~43 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|LessThan2~45 (
// Equation(s):
// \ex_stage|alu|LessThan2~45_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [22] & ((!\ex_stage|alu|LessThan2~43_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [22]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [22] & (!\id_ex_buffer2|EX2_ALU_OPER2 [22] & 
// !\ex_stage|alu|LessThan2~43_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~43_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~45_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~45 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|LessThan2~47 (
// Equation(s):
// \ex_stage|alu|LessThan2~47_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [23] & (\id_ex_buffer2|EX2_ALU_OPER2 [23] & !\ex_stage|alu|LessThan2~45_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [23] & ((\id_ex_buffer2|EX2_ALU_OPER2 [23]) # 
// (!\ex_stage|alu|LessThan2~45_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~45_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~47_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~47 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|LessThan2~49 (
// Equation(s):
// \ex_stage|alu|LessThan2~49_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [24] & (\id_ex_buffer2|EX2_ALU_OPER1 [24] & !\ex_stage|alu|LessThan2~47_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [24] & ((\id_ex_buffer2|EX2_ALU_OPER1 [24]) # 
// (!\ex_stage|alu|LessThan2~47_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [24]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~47_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~49_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~49 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|LessThan2~51 (
// Equation(s):
// \ex_stage|alu|LessThan2~51_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [25] & ((!\ex_stage|alu|LessThan2~49_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [25]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [25] & (!\id_ex_buffer2|EX2_ALU_OPER1 [25] & 
// !\ex_stage|alu|LessThan2~49_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [25]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~49_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~51_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~51 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|LessThan2~53 (
// Equation(s):
// \ex_stage|alu|LessThan2~53_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [26] & ((!\ex_stage|alu|LessThan2~51_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [26]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [26] & (!\id_ex_buffer2|EX2_ALU_OPER2 [26] & 
// !\ex_stage|alu|LessThan2~51_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~51_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~53_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~53 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan2~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|LessThan2~55 (
// Equation(s):
// \ex_stage|alu|LessThan2~55_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [27] & (\id_ex_buffer2|EX2_ALU_OPER2 [27] & !\ex_stage|alu|LessThan2~53_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [27] & ((\id_ex_buffer2|EX2_ALU_OPER2 [27]) # 
// (!\ex_stage|alu|LessThan2~53_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~53_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~55_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~55 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|LessThan2~57 (
// Equation(s):
// \ex_stage|alu|LessThan2~57_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [28] & (\id_ex_buffer2|EX2_ALU_OPER1 [28] & !\ex_stage|alu|LessThan2~55_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [28] & ((\id_ex_buffer2|EX2_ALU_OPER1 [28]) # 
// (!\ex_stage|alu|LessThan2~55_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [28]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~55_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~57_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~57 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|LessThan2~59 (
// Equation(s):
// \ex_stage|alu|LessThan2~59_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [29] & (\id_ex_buffer2|EX2_ALU_OPER2 [29] & !\ex_stage|alu|LessThan2~57_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [29] & ((\id_ex_buffer2|EX2_ALU_OPER2 [29]) # 
// (!\ex_stage|alu|LessThan2~57_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~57_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~59_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~59 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|LessThan2~61 (
// Equation(s):
// \ex_stage|alu|LessThan2~61_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [30] & (\id_ex_buffer2|EX2_ALU_OPER1 [30] & !\ex_stage|alu|LessThan2~59_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [30] & ((\id_ex_buffer2|EX2_ALU_OPER1 [30]) # 
// (!\ex_stage|alu|LessThan2~59_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [30]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan2~59_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan2~61_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~61 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan2~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|LessThan2~62 (
// Equation(s):
// \ex_stage|alu|LessThan2~62_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [31] & ((\ex_stage|alu|LessThan2~61_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [31]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [31] & (\ex_stage|alu|LessThan2~61_cout  & 
// !\id_ex_buffer2|EX2_ALU_OPER1 [31]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [31]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.cin(\ex_stage|alu|LessThan2~61_cout ),
	.combout(\ex_stage|alu|LessThan2~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|LessThan2~62 .lut_mask = 16'hC0FC;
defparam \ex_stage|alu|LessThan2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N0
cycloneive_lcell_comb \ex_stage|alu|LessThan1~1 (
// Equation(s):
// \ex_stage|alu|LessThan1~1_cout  = CARRY((!\id_ex_buffer2|EX2_ALU_OPER1 [0] & \id_ex_buffer2|EX2_ALU_OPER2 [0]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~1_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~1 .lut_mask = 16'h0044;
defparam \ex_stage|alu|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|LessThan1~3 (
// Equation(s):
// \ex_stage|alu|LessThan1~3_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [1] & ((!\ex_stage|alu|LessThan1~1_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [1]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [1] & (!\id_ex_buffer2|EX2_ALU_OPER2 [1] & 
// !\ex_stage|alu|LessThan1~1_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~1_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~3_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~3 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N4
cycloneive_lcell_comb \ex_stage|alu|LessThan1~5 (
// Equation(s):
// \ex_stage|alu|LessThan1~5_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [2] & ((!\ex_stage|alu|LessThan1~3_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [2]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [2] & (!\id_ex_buffer2|EX2_ALU_OPER1 [2] & 
// !\ex_stage|alu|LessThan1~3_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [2]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~3_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~5_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~5 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|LessThan1~7 (
// Equation(s):
// \ex_stage|alu|LessThan1~7_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [3] & ((!\ex_stage|alu|LessThan1~5_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [3]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [3] & (!\id_ex_buffer2|EX2_ALU_OPER2 [3] & 
// !\ex_stage|alu|LessThan1~5_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~5_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~7_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~7 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N8
cycloneive_lcell_comb \ex_stage|alu|LessThan1~9 (
// Equation(s):
// \ex_stage|alu|LessThan1~9_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [4] & (\id_ex_buffer2|EX2_ALU_OPER2 [4] & !\ex_stage|alu|LessThan1~7_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [4] & ((\id_ex_buffer2|EX2_ALU_OPER2 [4]) # 
// (!\ex_stage|alu|LessThan1~7_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~7_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~9_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~9 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N10
cycloneive_lcell_comb \ex_stage|alu|LessThan1~11 (
// Equation(s):
// \ex_stage|alu|LessThan1~11_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [5] & ((!\ex_stage|alu|LessThan1~9_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [5]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [5] & (!\id_ex_buffer2|EX2_ALU_OPER2 [5] & 
// !\ex_stage|alu|LessThan1~9_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~9_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~11_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~11 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|LessThan1~13 (
// Equation(s):
// \ex_stage|alu|LessThan1~13_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [6] & ((!\ex_stage|alu|LessThan1~11_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [6]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [6] & (!\id_ex_buffer2|EX2_ALU_OPER1 [6] & 
// !\ex_stage|alu|LessThan1~11_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [6]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~11_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~13_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~13 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N14
cycloneive_lcell_comb \ex_stage|alu|LessThan1~15 (
// Equation(s):
// \ex_stage|alu|LessThan1~15_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [7] & ((!\ex_stage|alu|LessThan1~13_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [7]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [7] & (!\id_ex_buffer2|EX2_ALU_OPER2 [7] & 
// !\ex_stage|alu|LessThan1~13_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~13_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~15_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~15 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N16
cycloneive_lcell_comb \ex_stage|alu|LessThan1~17 (
// Equation(s):
// \ex_stage|alu|LessThan1~17_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [8] & ((!\ex_stage|alu|LessThan1~15_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [8]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [8] & (!\id_ex_buffer2|EX2_ALU_OPER1 [8] & 
// !\ex_stage|alu|LessThan1~15_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [8]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~15_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~17_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~17 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N18
cycloneive_lcell_comb \ex_stage|alu|LessThan1~19 (
// Equation(s):
// \ex_stage|alu|LessThan1~19_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [9] & (\id_ex_buffer2|EX2_ALU_OPER1 [9] & !\ex_stage|alu|LessThan1~17_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [9] & ((\id_ex_buffer2|EX2_ALU_OPER1 [9]) # 
// (!\ex_stage|alu|LessThan1~17_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [9]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~17_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~19_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~19 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|LessThan1~21 (
// Equation(s):
// \ex_stage|alu|LessThan1~21_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [10] & ((!\ex_stage|alu|LessThan1~19_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [10]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [10] & (!\id_ex_buffer2|EX2_ALU_OPER1 [10] & 
// !\ex_stage|alu|LessThan1~19_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [10]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~19_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~21_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~21 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|LessThan1~23 (
// Equation(s):
// \ex_stage|alu|LessThan1~23_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [11] & ((!\ex_stage|alu|LessThan1~21_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [11]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [11] & (!\id_ex_buffer2|EX2_ALU_OPER2 [11] & 
// !\ex_stage|alu|LessThan1~21_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~21_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~23_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~23 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N24
cycloneive_lcell_comb \ex_stage|alu|LessThan1~25 (
// Equation(s):
// \ex_stage|alu|LessThan1~25_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [12] & (\id_ex_buffer2|EX2_ALU_OPER2 [12] & !\ex_stage|alu|LessThan1~23_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [12] & ((\id_ex_buffer2|EX2_ALU_OPER2 [12]) # 
// (!\ex_stage|alu|LessThan1~23_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~23_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~25_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~25 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|LessThan1~27 (
// Equation(s):
// \ex_stage|alu|LessThan1~27_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [13] & (\id_ex_buffer2|EX2_ALU_OPER1 [13] & !\ex_stage|alu|LessThan1~25_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [13] & ((\id_ex_buffer2|EX2_ALU_OPER1 [13]) # 
// (!\ex_stage|alu|LessThan1~25_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [13]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~25_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~27_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~27 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N28
cycloneive_lcell_comb \ex_stage|alu|LessThan1~29 (
// Equation(s):
// \ex_stage|alu|LessThan1~29_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [14] & (\id_ex_buffer2|EX2_ALU_OPER2 [14] & !\ex_stage|alu|LessThan1~27_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [14] & ((\id_ex_buffer2|EX2_ALU_OPER2 [14]) # 
// (!\ex_stage|alu|LessThan1~27_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [14]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~27_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~29_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~29 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|LessThan1~31 (
// Equation(s):
// \ex_stage|alu|LessThan1~31_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [15] & (\id_ex_buffer2|EX2_ALU_OPER1 [15] & !\ex_stage|alu|LessThan1~29_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [15] & ((\id_ex_buffer2|EX2_ALU_OPER1 [15]) # 
// (!\ex_stage|alu|LessThan1~29_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [15]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~29_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~31_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~31 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|LessThan1~33 (
// Equation(s):
// \ex_stage|alu|LessThan1~33_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [16] & ((!\ex_stage|alu|LessThan1~31_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [16]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [16] & (!\id_ex_buffer2|EX2_ALU_OPER1 [16] & 
// !\ex_stage|alu|LessThan1~31_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [16]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~31_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~33_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~33 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|LessThan1~35 (
// Equation(s):
// \ex_stage|alu|LessThan1~35_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [17] & (\id_ex_buffer2|EX2_ALU_OPER1 [17] & !\ex_stage|alu|LessThan1~33_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [17] & ((\id_ex_buffer2|EX2_ALU_OPER1 [17]) # 
// (!\ex_stage|alu|LessThan1~33_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [17]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~33_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~35_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~35 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|LessThan1~37 (
// Equation(s):
// \ex_stage|alu|LessThan1~37_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [18] & ((!\ex_stage|alu|LessThan1~35_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [18]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [18] & (!\id_ex_buffer2|EX2_ALU_OPER1 [18] & 
// !\ex_stage|alu|LessThan1~35_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [18]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~35_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~37_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~37 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N6
cycloneive_lcell_comb \ex_stage|alu|LessThan1~39 (
// Equation(s):
// \ex_stage|alu|LessThan1~39_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [19] & ((!\ex_stage|alu|LessThan1~37_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [19]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [19] & (!\id_ex_buffer2|EX2_ALU_OPER2 [19] & 
// !\ex_stage|alu|LessThan1~37_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~37_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~39_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~39 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N8
cycloneive_lcell_comb \ex_stage|alu|LessThan1~41 (
// Equation(s):
// \ex_stage|alu|LessThan1~41_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [20] & ((!\ex_stage|alu|LessThan1~39_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [20]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [20] & (!\id_ex_buffer2|EX2_ALU_OPER1 [20] & 
// !\ex_stage|alu|LessThan1~39_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [20]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~39_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~41_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~41 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N10
cycloneive_lcell_comb \ex_stage|alu|LessThan1~43 (
// Equation(s):
// \ex_stage|alu|LessThan1~43_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [21] & ((!\ex_stage|alu|LessThan1~41_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [21]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [21] & (!\id_ex_buffer2|EX2_ALU_OPER2 [21] & 
// !\ex_stage|alu|LessThan1~41_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~41_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~43_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~43 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N12
cycloneive_lcell_comb \ex_stage|alu|LessThan1~45 (
// Equation(s):
// \ex_stage|alu|LessThan1~45_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [22] & ((!\ex_stage|alu|LessThan1~43_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [22]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [22] & (!\id_ex_buffer2|EX2_ALU_OPER1 [22] & 
// !\ex_stage|alu|LessThan1~43_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [22]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~43_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~45_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~45 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N14
cycloneive_lcell_comb \ex_stage|alu|LessThan1~47 (
// Equation(s):
// \ex_stage|alu|LessThan1~47_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [23] & ((!\ex_stage|alu|LessThan1~45_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [23]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [23] & (!\id_ex_buffer2|EX2_ALU_OPER2 [23] & 
// !\ex_stage|alu|LessThan1~45_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~45_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~47_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~47 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N16
cycloneive_lcell_comb \ex_stage|alu|LessThan1~49 (
// Equation(s):
// \ex_stage|alu|LessThan1~49_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [24] & ((!\ex_stage|alu|LessThan1~47_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [24]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [24] & (!\id_ex_buffer2|EX2_ALU_OPER1 [24] & 
// !\ex_stage|alu|LessThan1~47_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [24]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~47_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~49_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~49 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|LessThan1~51 (
// Equation(s):
// \ex_stage|alu|LessThan1~51_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [25] & (\id_ex_buffer2|EX2_ALU_OPER1 [25] & !\ex_stage|alu|LessThan1~49_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER2 [25] & ((\id_ex_buffer2|EX2_ALU_OPER1 [25]) # 
// (!\ex_stage|alu|LessThan1~49_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [25]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~49_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~51_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~51 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N20
cycloneive_lcell_comb \ex_stage|alu|LessThan1~53 (
// Equation(s):
// \ex_stage|alu|LessThan1~53_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [26] & (\id_ex_buffer2|EX2_ALU_OPER2 [26] & !\ex_stage|alu|LessThan1~51_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [26] & ((\id_ex_buffer2|EX2_ALU_OPER2 [26]) # 
// (!\ex_stage|alu|LessThan1~51_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~51_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~53_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~53 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N22
cycloneive_lcell_comb \ex_stage|alu|LessThan1~55 (
// Equation(s):
// \ex_stage|alu|LessThan1~55_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [27] & ((!\ex_stage|alu|LessThan1~53_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [27]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [27] & (!\id_ex_buffer2|EX2_ALU_OPER2 [27] & 
// !\ex_stage|alu|LessThan1~53_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~53_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~55_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~55 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|LessThan1~57 (
// Equation(s):
// \ex_stage|alu|LessThan1~57_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER2 [28] & ((!\ex_stage|alu|LessThan1~55_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER1 [28]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [28] & (!\id_ex_buffer2|EX2_ALU_OPER1 [28] & 
// !\ex_stage|alu|LessThan1~55_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [28]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~55_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~57_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~57 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N26
cycloneive_lcell_comb \ex_stage|alu|LessThan1~59 (
// Equation(s):
// \ex_stage|alu|LessThan1~59_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [29] & ((!\ex_stage|alu|LessThan1~57_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [29]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [29] & (!\id_ex_buffer2|EX2_ALU_OPER2 [29] & 
// !\ex_stage|alu|LessThan1~57_cout )))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [29]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~57_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~59_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~59 .lut_mask = 16'h002B;
defparam \ex_stage|alu|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|LessThan1~61 (
// Equation(s):
// \ex_stage|alu|LessThan1~61_cout  = CARRY((\id_ex_buffer2|EX2_ALU_OPER1 [30] & (\id_ex_buffer2|EX2_ALU_OPER2 [30] & !\ex_stage|alu|LessThan1~59_cout )) # (!\id_ex_buffer2|EX2_ALU_OPER1 [30] & ((\id_ex_buffer2|EX2_ALU_OPER2 [30]) # 
// (!\ex_stage|alu|LessThan1~59_cout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ex_stage|alu|LessThan1~59_cout ),
	.combout(),
	.cout(\ex_stage|alu|LessThan1~61_cout ));
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~61 .lut_mask = 16'h004D;
defparam \ex_stage|alu|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y8_N30
cycloneive_lcell_comb \ex_stage|alu|LessThan1~62 (
// Equation(s):
// \ex_stage|alu|LessThan1~62_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [31] & ((\ex_stage|alu|LessThan1~61_cout ) # (!\id_ex_buffer2|EX2_ALU_OPER2 [31]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [31] & (\ex_stage|alu|LessThan1~61_cout  & 
// !\id_ex_buffer2|EX2_ALU_OPER2 [31]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [31]),
	.cin(\ex_stage|alu|LessThan1~61_cout ),
	.combout(\ex_stage|alu|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|LessThan1~62 .lut_mask = 16'hC0FC;
defparam \ex_stage|alu|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N18
cycloneive_lcell_comb \ex_stage|alu|Mux2~5 (
// Equation(s):
// \ex_stage|alu|Mux2~5_combout  = (\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu_oper|ALU_OP [0] & (\ex_stage|alu|LessThan2~62_combout )) # (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu|LessThan1~62_combout )))))

	.dataa(\ex_stage|alu_oper|ALU_OP [0]),
	.datab(\ex_stage|alu|LessThan2~62_combout ),
	.datac(\ex_stage|alu|LessThan1~62_combout ),
	.datad(\ex_stage|alu_oper|ALU_OP [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~5 .lut_mask = 16'hD800;
defparam \ex_stage|alu|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y8_N24
cycloneive_lcell_comb \ex_stage|alu|Mux2~6 (
// Equation(s):
// \ex_stage|alu|Mux2~6_combout  = (\ex_stage|alu|Mux2~4_combout ) # ((!\ex_stage|alu_oper|ALU_OP [1] & (!\ex_stage|alu_oper|ALU_OP [2] & \ex_stage|alu|Mux2~5_combout )))

	.dataa(\ex_stage|alu_oper|ALU_OP [1]),
	.datab(\ex_stage|alu|Mux2~4_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [2]),
	.datad(\ex_stage|alu|Mux2~5_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux2~6 .lut_mask = 16'hCDCC;
defparam \ex_stage|alu|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N28
cycloneive_lcell_comb \ex_stage|alu|res[0] (
// Equation(s):
// \ex_stage|alu|res [0] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux2~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [0])))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux2~6_combout ),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [0]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[0] .lut_mask = 16'hCFC0;
defparam \ex_stage|alu|res[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N12
cycloneive_lcell_comb \ex_stage|Add0~2 (
// Equation(s):
// \ex_stage|Add0~2_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~0_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [0]))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [0]),
	.datac(\ex_stage|Add0~0_combout ),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\ex_stage|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~2 .lut_mask = 16'hF0CC;
defparam \ex_stage|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N22
cycloneive_lcell_comb \ex_mem_buffer|MEM_ALU_OUT[0]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_ALU_OUT[0]~feeder_combout  = \ex_stage|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_stage|Add0~2_combout ),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_ALU_OUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[0]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_ALU_OUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y10_N23
dffeas \ex_mem_buffer|MEM_ALU_OUT[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_ALU_OUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[0] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N6
cycloneive_lcell_comb \mem_wb_buffer|WB_ALU_OUT[10]~feeder (
// Equation(s):
// \mem_wb_buffer|WB_ALU_OUT[10]~feeder_combout  = \ex_mem_buffer|MEM_ALU_OUT [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.cin(gnd),
	.combout(\mem_wb_buffer|WB_ALU_OUT[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[10]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb_buffer|WB_ALU_OUT[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y13_N7
dffeas \mem_wb_buffer|WB_ALU_OUT[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|WB_ALU_OUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|WB_ALU_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|WB_ALU_OUT[10] .is_wysiwyg = "true";
defparam \mem_wb_buffer|WB_ALU_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N12
cycloneive_lcell_comb \wb_stage|Write_Data_RegFile[10]~10 (
// Equation(s):
// \wb_stage|Write_Data_RegFile[10]~10_combout  = (\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [10])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [10])))

	.dataa(\mem_wb_buffer|WB_memread~q ),
	.datab(\mem_wb_buffer|WB_Data_mem_out [10]),
	.datac(gnd),
	.datad(\mem_wb_buffer|WB_ALU_OUT [10]),
	.cin(gnd),
	.combout(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage|Write_Data_RegFile[10]~10 .lut_mask = 16'hDD88;
defparam \wb_stage|Write_Data_RegFile[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y17_N15
dffeas \id_stage|reg_file|reg_file[15][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[15][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N13
dffeas \id_stage|reg_file|reg_file[14][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[14][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y19_N1
dffeas \id_stage|reg_file|reg_file[12][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[12][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y16_N5
dffeas \id_stage|reg_file|reg_file[13][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[13][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~233 (
// Equation(s):
// \id_stage|reg_file|Read_data2~233_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|reg_file[13][10]~q )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|reg_file[12][10]~q )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|reg_file[12][10]~q ),
	.datad(\id_stage|reg_file|reg_file[13][10]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~233_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~233 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~234 (
// Equation(s):
// \id_stage|reg_file|Read_data2~234_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~233_combout  & (\id_stage|reg_file|reg_file[15][10]~q )) # (!\id_stage|reg_file|Read_data2~233_combout  & ((\id_stage|reg_file|reg_file[14][10]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~233_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[15][10]~q ),
	.datac(\id_stage|reg_file|reg_file[14][10]~q ),
	.datad(\id_stage|reg_file|Read_data2~233_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~234_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~234 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N1
dffeas \id_stage|reg_file|reg_file[27][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[27][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N19
dffeas \id_stage|reg_file|reg_file[31][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[31][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N9
dffeas \id_stage|reg_file|reg_file[23][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[23][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N19
dffeas \id_stage|reg_file|reg_file[19][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[19][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~223 (
// Equation(s):
// \id_stage|reg_file|Read_data2~223_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|reg_file[23][10]~q ) # ((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|reg_file[19][10]~q  & 
// !\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[23][10]~q ),
	.datac(\id_stage|reg_file|reg_file[19][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~223_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~223 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~224 (
// Equation(s):
// \id_stage|reg_file|Read_data2~224_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~223_combout  & ((\id_stage|reg_file|reg_file[31][10]~q ))) # (!\id_stage|reg_file|Read_data2~223_combout  & (\id_stage|reg_file|reg_file[27][10]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~223_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[27][10]~q ),
	.datac(\id_stage|reg_file|reg_file[31][10]~q ),
	.datad(\id_stage|reg_file|Read_data2~223_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~224_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~224 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N15
dffeas \id_stage|reg_file|reg_file[30][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[30][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N25
dffeas \id_stage|reg_file|reg_file[26][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[26][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N9
dffeas \id_stage|reg_file|reg_file[22][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[22][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N7
dffeas \id_stage|reg_file|reg_file[18][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[18][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~216 (
// Equation(s):
// \id_stage|reg_file|Read_data2~216_combout  = (\if_id_buffer|ID_rs2_ind [3] & (((\if_id_buffer|ID_rs2_ind [2])))) # (!\if_id_buffer|ID_rs2_ind [3] & ((\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|reg_file[22][10]~q )) # (!\if_id_buffer|ID_rs2_ind [2] 
// & ((\id_stage|reg_file|reg_file[18][10]~q )))))

	.dataa(\id_stage|reg_file|reg_file[22][10]~q ),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\id_stage|reg_file|reg_file[18][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~216_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~216 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data2~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~217 (
// Equation(s):
// \id_stage|reg_file|Read_data2~217_combout  = (\if_id_buffer|ID_rs2_ind [3] & ((\id_stage|reg_file|Read_data2~216_combout  & (\id_stage|reg_file|reg_file[30][10]~q )) # (!\id_stage|reg_file|Read_data2~216_combout  & ((\id_stage|reg_file|reg_file[26][10]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [3] & (((\id_stage|reg_file|Read_data2~216_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [3]),
	.datab(\id_stage|reg_file|reg_file[30][10]~q ),
	.datac(\id_stage|reg_file|reg_file[26][10]~q ),
	.datad(\id_stage|reg_file|Read_data2~216_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~217_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~217 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data2~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N17
dffeas \id_stage|reg_file|reg_file[20][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[20][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N23
dffeas \id_stage|reg_file|reg_file[28][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[28][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N17
dffeas \id_stage|reg_file|reg_file[24][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[24][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N23
dffeas \id_stage|reg_file|reg_file[16][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[16][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~220 (
// Equation(s):
// \id_stage|reg_file|Read_data2~220_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[24][10]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[16][10]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[24][10]~q ),
	.datac(\id_stage|reg_file|reg_file[16][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~220_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~220 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~221 (
// Equation(s):
// \id_stage|reg_file|Read_data2~221_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~220_combout  & ((\id_stage|reg_file|reg_file[28][10]~q ))) # (!\id_stage|reg_file|Read_data2~220_combout  & (\id_stage|reg_file|reg_file[20][10]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [2] & (((\id_stage|reg_file|Read_data2~220_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[20][10]~q ),
	.datac(\id_stage|reg_file|reg_file[28][10]~q ),
	.datad(\id_stage|reg_file|Read_data2~220_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~221_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~221 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N9
dffeas \id_stage|reg_file|reg_file[25][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[25][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N19
dffeas \id_stage|reg_file|reg_file[17][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[17][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~218 (
// Equation(s):
// \id_stage|reg_file|Read_data2~218_combout  = (\if_id_buffer|ID_rs2_ind [2] & (((\if_id_buffer|ID_rs2_ind [3])))) # (!\if_id_buffer|ID_rs2_ind [2] & ((\if_id_buffer|ID_rs2_ind [3] & (\id_stage|reg_file|reg_file[25][10]~q )) # (!\if_id_buffer|ID_rs2_ind [3] 
// & ((\id_stage|reg_file|reg_file[17][10]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|reg_file[25][10]~q ),
	.datac(\id_stage|reg_file|reg_file[17][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~218_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~218 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N19
dffeas \id_stage|reg_file|reg_file[29][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[29][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N13
dffeas \id_stage|reg_file|reg_file[21][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[21][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~219 (
// Equation(s):
// \id_stage|reg_file|Read_data2~219_combout  = (\if_id_buffer|ID_rs2_ind [2] & ((\id_stage|reg_file|Read_data2~218_combout  & (\id_stage|reg_file|reg_file[29][10]~q )) # (!\id_stage|reg_file|Read_data2~218_combout  & ((\id_stage|reg_file|reg_file[21][10]~q 
// ))))) # (!\if_id_buffer|ID_rs2_ind [2] & (\id_stage|reg_file|Read_data2~218_combout ))

	.dataa(\if_id_buffer|ID_rs2_ind [2]),
	.datab(\id_stage|reg_file|Read_data2~218_combout ),
	.datac(\id_stage|reg_file|reg_file[29][10]~q ),
	.datad(\id_stage|reg_file|reg_file[21][10]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~219_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~219 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data2~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~222 (
// Equation(s):
// \id_stage|reg_file|Read_data2~222_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\if_id_buffer|ID_rs2_ind [1]) # ((\id_stage|reg_file|Read_data2~219_combout )))) # (!\if_id_buffer|ID_rs2_ind [0] & (!\if_id_buffer|ID_rs2_ind [1] & 
// (\id_stage|reg_file|Read_data2~221_combout )))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~221_combout ),
	.datad(\id_stage|reg_file|Read_data2~219_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~222_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~222 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data2~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~225 (
// Equation(s):
// \id_stage|reg_file|Read_data2~225_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|Read_data2~222_combout  & (\id_stage|reg_file|Read_data2~224_combout )) # (!\id_stage|reg_file|Read_data2~222_combout  & 
// ((\id_stage|reg_file|Read_data2~217_combout ))))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|Read_data2~222_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~224_combout ),
	.datab(\if_id_buffer|ID_rs2_ind [1]),
	.datac(\id_stage|reg_file|Read_data2~217_combout ),
	.datad(\id_stage|reg_file|Read_data2~222_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~225_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~225 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N29
dffeas \id_stage|reg_file|reg_file[9][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[9][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y18_N19
dffeas \id_stage|reg_file|reg_file[11][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[11][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N13
dffeas \id_stage|reg_file|reg_file[10][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[10][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N11
dffeas \id_stage|reg_file|reg_file[8][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[8][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~226 (
// Equation(s):
// \id_stage|reg_file|Read_data2~226_combout  = (\if_id_buffer|ID_rs2_ind [1] & ((\id_stage|reg_file|reg_file[10][10]~q ) # ((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & (((\id_stage|reg_file|reg_file[8][10]~q  & 
// !\if_id_buffer|ID_rs2_ind [0]))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[10][10]~q ),
	.datac(\id_stage|reg_file|reg_file[8][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~226_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~226 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~227 (
// Equation(s):
// \id_stage|reg_file|Read_data2~227_combout  = (\if_id_buffer|ID_rs2_ind [0] & ((\id_stage|reg_file|Read_data2~226_combout  & ((\id_stage|reg_file|reg_file[11][10]~q ))) # (!\id_stage|reg_file|Read_data2~226_combout  & (\id_stage|reg_file|reg_file[9][10]~q 
// )))) # (!\if_id_buffer|ID_rs2_ind [0] & (((\id_stage|reg_file|Read_data2~226_combout ))))

	.dataa(\if_id_buffer|ID_rs2_ind [0]),
	.datab(\id_stage|reg_file|reg_file[9][10]~q ),
	.datac(\id_stage|reg_file|reg_file[11][10]~q ),
	.datad(\id_stage|reg_file|Read_data2~226_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~227_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~227 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data2~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N26
cycloneive_lcell_comb \id_stage|reg_file|reg_file[2][10]~feeder (
// Equation(s):
// \id_stage|reg_file|reg_file[2][10]~feeder_combout  = \wb_stage|Write_Data_RegFile[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|reg_file[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][10]~feeder .lut_mask = 16'hFF00;
defparam \id_stage|reg_file|reg_file[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N27
dffeas \id_stage|reg_file|reg_file[2][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|reg_file[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|reg_file|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[2][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N13
dffeas \id_stage|reg_file|reg_file[1][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[1][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~230 (
// Equation(s):
// \id_stage|reg_file|Read_data2~230_combout  = (\id_stage|reg_file|Read_data2[13]~17_combout  & ((\id_stage|reg_file|reg_file[2][10]~q ) # ((\id_stage|reg_file|Read_data2[13]~16_combout )))) # (!\id_stage|reg_file|Read_data2[13]~17_combout  & 
// (((\id_stage|reg_file|reg_file[1][10]~q  & !\id_stage|reg_file|Read_data2[13]~16_combout ))))

	.dataa(\id_stage|reg_file|reg_file[2][10]~q ),
	.datab(\id_stage|reg_file|Read_data2[13]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[1][10]~q ),
	.datad(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~230_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~230 .lut_mask = 16'hCCB8;
defparam \id_stage|reg_file|Read_data2~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N15
dffeas \id_stage|reg_file|reg_file[3][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[3][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N23
dffeas \id_stage|reg_file|reg_file[5][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[5][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N3
dffeas \id_stage|reg_file|reg_file[4][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[4][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~228 (
// Equation(s):
// \id_stage|reg_file|Read_data2~228_combout  = (\if_id_buffer|ID_rs2_ind [1] & (((\if_id_buffer|ID_rs2_ind [0])))) # (!\if_id_buffer|ID_rs2_ind [1] & ((\if_id_buffer|ID_rs2_ind [0] & (\id_stage|reg_file|reg_file[5][10]~q )) # (!\if_id_buffer|ID_rs2_ind [0] 
// & ((\id_stage|reg_file|reg_file[4][10]~q )))))

	.dataa(\if_id_buffer|ID_rs2_ind [1]),
	.datab(\id_stage|reg_file|reg_file[5][10]~q ),
	.datac(\id_stage|reg_file|reg_file[4][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~228_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~228 .lut_mask = 16'hEE50;
defparam \id_stage|reg_file|Read_data2~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N5
dffeas \id_stage|reg_file|reg_file[6][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[6][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N21
dffeas \id_stage|reg_file|reg_file[7][10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\id_stage|reg_file|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|reg_file[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|reg_file[7][10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|reg_file[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~229 (
// Equation(s):
// \id_stage|reg_file|Read_data2~229_combout  = (\id_stage|reg_file|Read_data2~228_combout  & (((\id_stage|reg_file|reg_file[7][10]~q ) # (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_stage|reg_file|Read_data2~228_combout  & 
// (\id_stage|reg_file|reg_file[6][10]~q  & ((\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_stage|reg_file|Read_data2~228_combout ),
	.datab(\id_stage|reg_file|reg_file[6][10]~q ),
	.datac(\id_stage|reg_file|reg_file[7][10]~q ),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~229_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~229 .lut_mask = 16'hE4AA;
defparam \id_stage|reg_file|Read_data2~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~231 (
// Equation(s):
// \id_stage|reg_file|Read_data2~231_combout  = (\id_stage|reg_file|Read_data2~230_combout  & (((\id_stage|reg_file|reg_file[3][10]~q )) # (!\id_stage|reg_file|Read_data2[13]~16_combout ))) # (!\id_stage|reg_file|Read_data2~230_combout  & 
// (\id_stage|reg_file|Read_data2[13]~16_combout  & ((\id_stage|reg_file|Read_data2~229_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~230_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~16_combout ),
	.datac(\id_stage|reg_file|reg_file[3][10]~q ),
	.datad(\id_stage|reg_file|Read_data2~229_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~231_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~231 .lut_mask = 16'hE6A2;
defparam \id_stage|reg_file|Read_data2~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~232 (
// Equation(s):
// \id_stage|reg_file|Read_data2~232_combout  = (\id_stage|reg_file|Read_data2[13]~13_combout  & ((\id_stage|reg_file|Read_data2~227_combout ) # ((\id_stage|reg_file|Read_data2[13]~10_combout )))) # (!\id_stage|reg_file|Read_data2[13]~13_combout  & 
// (((\id_stage|reg_file|Read_data2~231_combout  & !\id_stage|reg_file|Read_data2[13]~10_combout ))))

	.dataa(\id_stage|reg_file|Read_data2[13]~13_combout ),
	.datab(\id_stage|reg_file|Read_data2~227_combout ),
	.datac(\id_stage|reg_file|Read_data2~231_combout ),
	.datad(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~232_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~232 .lut_mask = 16'hAAD8;
defparam \id_stage|reg_file|Read_data2~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~235 (
// Equation(s):
// \id_stage|reg_file|Read_data2~235_combout  = (\id_stage|reg_file|Read_data2[13]~10_combout  & ((\id_stage|reg_file|Read_data2~232_combout  & (\id_stage|reg_file|Read_data2~234_combout )) # (!\id_stage|reg_file|Read_data2~232_combout  & 
// ((\id_stage|reg_file|Read_data2~225_combout ))))) # (!\id_stage|reg_file|Read_data2[13]~10_combout  & (((\id_stage|reg_file|Read_data2~232_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~234_combout ),
	.datab(\id_stage|reg_file|Read_data2[13]~10_combout ),
	.datac(\id_stage|reg_file|Read_data2~225_combout ),
	.datad(\id_stage|reg_file|Read_data2~232_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~235_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~235 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data2~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data2~236 (
// Equation(s):
// \id_stage|reg_file|Read_data2~236_combout  = (\id_stage|reg_file|Read_data2~235_combout  & (((\id_stage|reg_file|always2~3_combout  & \wb_stage|Write_Data_RegFile[10]~10_combout )) # (!\id_stage|reg_file|Read_data2~25_combout ))) # 
// (!\id_stage|reg_file|Read_data2~235_combout  & (\id_stage|reg_file|always2~3_combout  & ((\wb_stage|Write_Data_RegFile[10]~10_combout ))))

	.dataa(\id_stage|reg_file|Read_data2~235_combout ),
	.datab(\id_stage|reg_file|always2~3_combout ),
	.datac(\id_stage|reg_file|Read_data2~25_combout ),
	.datad(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data2~236_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2~236 .lut_mask = 16'hCE0A;
defparam \id_stage|reg_file|Read_data2~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y15_N9
dffeas \id_stage|reg_file|Read_data2[10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data2~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data2[10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y11_N2
cycloneive_lcell_comb \id_ex_buffer1|EX1_forward_to_B~13 (
// Equation(s):
// \id_ex_buffer1|EX1_forward_to_B~13_combout  = (!\id_ex_buffer1|EX1_forward_to_B[14]~7_combout  & ((\id_stage|cu|is_oper2_immed~combout  & (\id_stage|reg_file|Read_data2 [10])) # (!\id_stage|cu|is_oper2_immed~combout  & ((\if_id_buffer|ID_INST [10])))))

	.dataa(\id_ex_buffer1|EX1_forward_to_B[14]~7_combout ),
	.datab(\id_stage|cu|is_oper2_immed~combout ),
	.datac(\id_stage|reg_file|Read_data2 [10]),
	.datad(\if_id_buffer|ID_INST [10]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_forward_to_B~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B~13 .lut_mask = 16'h5140;
defparam \id_ex_buffer1|EX1_forward_to_B~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y11_N3
dffeas \id_ex_buffer1|EX1_forward_to_B[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_forward_to_B~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_forward_to_B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_forward_to_B[10] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_forward_to_B[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[10]~34 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[10]~34_combout  = (\wb_stage|Write_Data_RegFile[10]~10_combout  & ((\forwarding_stage|alu_oper2|out[0]~2_combout ) # ((\ex_mem_buffer|MEM_ALU_OUT [10] & \forwarding_stage|alu_oper2|out[0]~1_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[10]~10_combout  & (((\ex_mem_buffer|MEM_ALU_OUT [10] & \forwarding_stage|alu_oper2|out[0]~1_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.datab(\forwarding_stage|alu_oper2|out[0]~2_combout ),
	.datac(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.datad(\forwarding_stage|alu_oper2|out[0]~1_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[10]~34 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper2|out[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y13_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[10]~35 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[10]~35_combout  = (!\id_ex_buffer1|EX1_is_oper2_immed~q  & ((\forwarding_stage|alu_oper2|out[10]~34_combout ) # ((\ex_stage|Add0~74_combout  & \idhaz2~3_combout ))))

	.dataa(\id_ex_buffer1|EX1_is_oper2_immed~q ),
	.datab(\ex_stage|Add0~74_combout ),
	.datac(\idhaz2~3_combout ),
	.datad(\forwarding_stage|alu_oper2|out[10]~34_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[10]~35 .lut_mask = 16'h5540;
defparam \forwarding_stage|alu_oper2|out[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper2|out[10]~36 (
// Equation(s):
// \forwarding_stage|alu_oper2|out[10]~36_combout  = (\forwarding_stage|alu_oper2|out[10]~35_combout ) # ((\forwarding_stage|alu_oper2|out~5_combout  & \id_ex_buffer1|EX1_forward_to_B [10]))

	.dataa(\forwarding_stage|alu_oper2|out~5_combout ),
	.datab(gnd),
	.datac(\id_ex_buffer1|EX1_forward_to_B [10]),
	.datad(\forwarding_stage|alu_oper2|out[10]~35_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper2|out[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper2|out[10]~36 .lut_mask = 16'hFFA0;
defparam \forwarding_stage|alu_oper2|out[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y9_N3
dffeas \id_ex_buffer2|EX2_ALU_OPER2[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\forwarding_stage|alu_oper2|out[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\ex_stage|Wrong_prediction~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_ALU_OPER2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_ALU_OPER2[10] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_ALU_OPER2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N2
cycloneive_lcell_comb \ex_stage|alu|Add0~32 (
// Equation(s):
// \ex_stage|alu|Add0~32_combout  = \id_ex_buffer2|EX2_ALU_OPER2 [10] $ (\ex_stage|alu_oper|ALU_OP [0])

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [10]),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Add0~32 .lut_mask = 16'h3C3C;
defparam \ex_stage|alu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N18
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor10 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor10~combout  = \id_ex_buffer2|EX2_ALU_OPER1 [10] $ (\id_ex_buffer2|EX2_ALU_OPER2 [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [10]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor10~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor10 .lut_mask = 16'h0FF0;
defparam \ex_stage|BDU|cmp1|xor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N30
cycloneive_lcell_comb \ex_stage|alu|Mux12~1 (
// Equation(s):
// \ex_stage|alu|Mux12~1_combout  = (\ex_stage|alu|Mux10~7_combout  & (((!\ex_stage|alu|Mux4~19_combout )))) # (!\ex_stage|alu|Mux10~7_combout  & ((\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|BDU|cmp1|xor10~combout ))) # (!\ex_stage|alu|Mux4~19_combout  & 
// (\ex_stage|alu|Add0~33_combout ))))

	.dataa(\ex_stage|alu|Add0~33_combout ),
	.datab(\ex_stage|alu|Mux10~7_combout ),
	.datac(\ex_stage|alu|Mux4~19_combout ),
	.datad(\ex_stage|BDU|cmp1|xor10~combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~1 .lut_mask = 16'h3E0E;
defparam \ex_stage|alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N30
cycloneive_lcell_comb \ex_stage|alu|Mux12~2 (
// Equation(s):
// \ex_stage|alu|Mux12~2_combout  = (\ex_stage|alu|ShiftLeft0~46_combout  & \ex_stage|alu|Mux4~18_combout )

	.dataa(gnd),
	.datab(\ex_stage|alu|ShiftLeft0~46_combout ),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~2 .lut_mask = 16'hC0C0;
defparam \ex_stage|alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N12
cycloneive_lcell_comb \ex_stage|alu|Mux12~3 (
// Equation(s):
// \ex_stage|alu|Mux12~3_combout  = (\ex_stage|alu|Mux10~3_combout  & ((\ex_stage|alu|Mux10~4_combout  & (\ex_stage|alu|ShiftRight0~103_combout )) # (!\ex_stage|alu|Mux10~4_combout  & ((\ex_stage|alu|Mux12~2_combout ))))) # (!\ex_stage|alu|Mux10~3_combout  & 
// (((!\ex_stage|alu|Mux10~4_combout ))))

	.dataa(\ex_stage|alu|ShiftRight0~103_combout ),
	.datab(\ex_stage|alu|Mux10~3_combout ),
	.datac(\ex_stage|alu|Mux12~2_combout ),
	.datad(\ex_stage|alu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~3 .lut_mask = 16'h88F3;
defparam \ex_stage|alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N12
cycloneive_lcell_comb \ex_stage|alu|Mux12~4 (
// Equation(s):
// \ex_stage|alu|Mux12~4_combout  = (\ex_stage|alu|Mux10~1_combout  & (((\ex_stage|alu|Mux12~3_combout )))) # (!\ex_stage|alu|Mux10~1_combout  & ((\ex_stage|alu|Mux12~3_combout  & (\ex_stage|alu|ShiftRight0~76_combout )) # (!\ex_stage|alu|Mux12~3_combout  & 
// ((\ex_stage|alu|ShiftRight0~67_combout )))))

	.dataa(\ex_stage|alu|ShiftRight0~76_combout ),
	.datab(\ex_stage|alu|Mux10~1_combout ),
	.datac(\ex_stage|alu|ShiftRight0~67_combout ),
	.datad(\ex_stage|alu|Mux12~3_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~4 .lut_mask = 16'hEE30;
defparam \ex_stage|alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y8_N0
cycloneive_lcell_comb \ex_stage|alu|Mux12~0 (
// Equation(s):
// \ex_stage|alu|Mux12~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [10] & ((\ex_stage|alu_oper|ALU_OP [0]) # ((\id_ex_buffer2|EX2_ALU_OPER2 [10]) # (!\ex_stage|alu|Mux4~12_combout )))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [10] & (\id_ex_buffer2|EX2_ALU_OPER2 [10] 
// & ((\ex_stage|alu_oper|ALU_OP [0]) # (!\ex_stage|alu|Mux4~12_combout ))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [10]),
	.datab(\ex_stage|alu_oper|ALU_OP [0]),
	.datac(\ex_stage|alu|Mux4~12_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [10]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~0 .lut_mask = 16'hEF8A;
defparam \ex_stage|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N12
cycloneive_lcell_comb \ex_stage|alu|Mux12~5 (
// Equation(s):
// \ex_stage|alu|Mux12~5_combout  = (\ex_stage|alu|Mux12~1_combout  & ((\ex_stage|alu|Mux12~4_combout ) # ((!\ex_stage|alu|Mux10~7_combout )))) # (!\ex_stage|alu|Mux12~1_combout  & (((\ex_stage|alu|Mux10~7_combout  & !\ex_stage|alu|Mux12~0_combout ))))

	.dataa(\ex_stage|alu|Mux12~1_combout ),
	.datab(\ex_stage|alu|Mux12~4_combout ),
	.datac(\ex_stage|alu|Mux10~7_combout ),
	.datad(\ex_stage|alu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~5 .lut_mask = 16'h8ADA;
defparam \ex_stage|alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N6
cycloneive_lcell_comb \ex_stage|alu|Mux12~6 (
// Equation(s):
// \ex_stage|alu|Mux12~6_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux12~0_combout ))) # (!\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux12~5_combout ))))

	.dataa(\ex_stage|alu|Mux12~5_combout ),
	.datab(\ex_stage|alu|Mux12~0_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux4~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux12~6 .lut_mask = 16'h0C0A;
defparam \ex_stage|alu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N26
cycloneive_lcell_comb \ex_stage|alu|res[10] (
// Equation(s):
// \ex_stage|alu|res [10] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux12~6_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [10])))

	.dataa(\ex_stage|alu|Mux12~6_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|res [10]),
	.datad(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ex_stage|alu|res [10]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[10] .lut_mask = 16'hAAF0;
defparam \ex_stage|alu|res[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N30
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[10]~40 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[10]~40_combout  = (\idhaz~3_combout  & ((\ex_stage|alu|res [10]) # (\id_ex_buffer2|EX2_is_jal~q )))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [10]),
	.datac(\idhaz~3_combout ),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[10]~40 .lut_mask = 16'hF0C0;
defparam \forwarding_stage|alu_oper1|out[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~233 (
// Equation(s):
// \id_stage|reg_file|Read_data1~233_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][10]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[12][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[12][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[13][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~233_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~233 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~234 (
// Equation(s):
// \id_stage|reg_file|Read_data1~234_combout  = (\id_stage|reg_file|Read_data1~233_combout  & (((\id_stage|reg_file|reg_file[15][10]~q ) # (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~233_combout  & 
// (\id_stage|reg_file|reg_file[14][10]~q  & ((\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[14][10]~q ),
	.datab(\id_stage|reg_file|Read_data1~233_combout ),
	.datac(\id_stage|reg_file|reg_file[15][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~234_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~234 .lut_mask = 16'hE2CC;
defparam \id_stage|reg_file|Read_data1~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~226 (
// Equation(s):
// \id_stage|reg_file|Read_data1~226_combout  = (\if_id_buffer|ID_rs1_ind [0] & (((\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|reg_file[10][10]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [1] & (\id_stage|reg_file|reg_file[8][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[8][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[10][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~226_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~226 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~227 (
// Equation(s):
// \id_stage|reg_file|Read_data1~227_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~226_combout  & (\id_stage|reg_file|reg_file[11][10]~q )) # (!\id_stage|reg_file|Read_data1~226_combout  & ((\id_stage|reg_file|reg_file[9][10]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~226_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_stage|reg_file|reg_file[11][10]~q ),
	.datac(\id_stage|reg_file|reg_file[9][10]~q ),
	.datad(\id_stage|reg_file|Read_data1~226_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~227_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~227 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~230 (
// Equation(s):
// \id_stage|reg_file|Read_data1~230_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1[0]~17_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// ((\id_stage|reg_file|reg_file[2][10]~q ))) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & (\id_stage|reg_file|reg_file[1][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[1][10]~q ),
	.datab(\id_stage|reg_file|reg_file[2][10]~q ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~230_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~230 .lut_mask = 16'hFC0A;
defparam \id_stage|reg_file|Read_data1~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~228 (
// Equation(s):
// \id_stage|reg_file|Read_data1~228_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][10]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[4][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~228_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~228 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~229 (
// Equation(s):
// \id_stage|reg_file|Read_data1~229_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~228_combout  & (\id_stage|reg_file|reg_file[7][10]~q )) # (!\id_stage|reg_file|Read_data1~228_combout  & ((\id_stage|reg_file|reg_file[6][10]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~228_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[7][10]~q ),
	.datac(\id_stage|reg_file|reg_file[6][10]~q ),
	.datad(\id_stage|reg_file|Read_data1~228_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~229_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~229 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~231 (
// Equation(s):
// \id_stage|reg_file|Read_data1~231_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~230_combout  & (\id_stage|reg_file|reg_file[3][10]~q )) # (!\id_stage|reg_file|Read_data1~230_combout  & 
// ((\id_stage|reg_file|Read_data1~229_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~230_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|reg_file[3][10]~q ),
	.datac(\id_stage|reg_file|Read_data1~230_combout ),
	.datad(\id_stage|reg_file|Read_data1~229_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~231_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~231 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data1~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N26
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~232 (
// Equation(s):
// \id_stage|reg_file|Read_data1~232_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1[0]~13_combout )) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (\id_stage|reg_file|Read_data1~227_combout )) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1~231_combout )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datac(\id_stage|reg_file|Read_data1~227_combout ),
	.datad(\id_stage|reg_file|Read_data1~231_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~232_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~232 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~216 (
// Equation(s):
// \id_stage|reg_file|Read_data1~216_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][10]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[18][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[22][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~216_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~216 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~217 (
// Equation(s):
// \id_stage|reg_file|Read_data1~217_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~216_combout  & ((\id_stage|reg_file|reg_file[30][10]~q ))) # (!\id_stage|reg_file|Read_data1~216_combout  & (\id_stage|reg_file|reg_file[26][10]~q 
// )))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~216_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[26][10]~q ),
	.datac(\id_stage|reg_file|reg_file[30][10]~q ),
	.datad(\id_stage|reg_file|Read_data1~216_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~217_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~217 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~223 (
// Equation(s):
// \id_stage|reg_file|Read_data1~223_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][10]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][10]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[19][10]~q ),
	.datac(\id_stage|reg_file|reg_file[23][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~223_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~223 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~224 (
// Equation(s):
// \id_stage|reg_file|Read_data1~224_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~223_combout  & (\id_stage|reg_file|reg_file[31][10]~q )) # (!\id_stage|reg_file|Read_data1~223_combout  & ((\id_stage|reg_file|reg_file[27][10]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|Read_data1~223_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[31][10]~q ),
	.datac(\id_stage|reg_file|reg_file[27][10]~q ),
	.datad(\id_stage|reg_file|Read_data1~223_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~224_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~224 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~218 (
// Equation(s):
// \id_stage|reg_file|Read_data1~218_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][10]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][10]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~218_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~218 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N12
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~219 (
// Equation(s):
// \id_stage|reg_file|Read_data1~219_combout  = (\id_stage|reg_file|Read_data1~218_combout  & (((\id_stage|reg_file|reg_file[29][10]~q )) # (!\if_id_buffer|ID_rs1_ind [2]))) # (!\id_stage|reg_file|Read_data1~218_combout  & (\if_id_buffer|ID_rs1_ind [2] & 
// (\id_stage|reg_file|reg_file[21][10]~q )))

	.dataa(\id_stage|reg_file|Read_data1~218_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[21][10]~q ),
	.datad(\id_stage|reg_file|reg_file[29][10]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~219_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~219 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data1~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~220 (
// Equation(s):
// \id_stage|reg_file|Read_data1~220_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\id_stage|reg_file|reg_file[24][10]~q ) # (\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|reg_file[16][10]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[16][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[24][10]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~220_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~220 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~221 (
// Equation(s):
// \id_stage|reg_file|Read_data1~221_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~220_combout  & (\id_stage|reg_file|reg_file[28][10]~q )) # (!\id_stage|reg_file|Read_data1~220_combout  & ((\id_stage|reg_file|reg_file[20][10]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~220_combout ))))

	.dataa(\id_stage|reg_file|reg_file[28][10]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[20][10]~q ),
	.datad(\id_stage|reg_file|Read_data1~220_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~221_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~221 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~222 (
// Equation(s):
// \id_stage|reg_file|Read_data1~222_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & (\id_stage|reg_file|Read_data1~219_combout )) # (!\if_id_buffer|ID_rs1_ind 
// [0] & ((\id_stage|reg_file|Read_data1~221_combout )))))

	.dataa(\id_stage|reg_file|Read_data1~219_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~221_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~222_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~222 .lut_mask = 16'hEE30;
defparam \id_stage|reg_file|Read_data1~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N10
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~225 (
// Equation(s):
// \id_stage|reg_file|Read_data1~225_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~222_combout  & ((\id_stage|reg_file|Read_data1~224_combout ))) # (!\id_stage|reg_file|Read_data1~222_combout  & 
// (\id_stage|reg_file|Read_data1~217_combout )))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~222_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~217_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~224_combout ),
	.datad(\id_stage|reg_file|Read_data1~222_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~225_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~225 .lut_mask = 16'hF388;
defparam \id_stage|reg_file|Read_data1~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~235 (
// Equation(s):
// \id_stage|reg_file|Read_data1~235_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~232_combout  & (\id_stage|reg_file|Read_data1~234_combout )) # (!\id_stage|reg_file|Read_data1~232_combout  & 
// ((\id_stage|reg_file|Read_data1~225_combout ))))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~232_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~234_combout ),
	.datac(\id_stage|reg_file|Read_data1~232_combout ),
	.datad(\id_stage|reg_file|Read_data1~225_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~235_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~235 .lut_mask = 16'hDAD0;
defparam \id_stage|reg_file|Read_data1~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N2
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~236 (
// Equation(s):
// \id_stage|reg_file|Read_data1~236_combout  = (\wb_stage|Write_Data_RegFile[10]~10_combout  & ((\id_stage|reg_file|always1~2_combout ) # ((\id_stage|reg_file|Read_data1~235_combout  & !\id_stage|reg_file|Read_data1~25_combout )))) # 
// (!\wb_stage|Write_Data_RegFile[10]~10_combout  & (((\id_stage|reg_file|Read_data1~235_combout  & !\id_stage|reg_file|Read_data1~25_combout ))))

	.dataa(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\id_stage|reg_file|Read_data1~235_combout ),
	.datad(\id_stage|reg_file|Read_data1~25_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~236_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~236 .lut_mask = 16'h88F8;
defparam \id_stage|reg_file|Read_data1~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N3
dffeas \id_stage|reg_file|Read_data1[10] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[10] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N20
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~10 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~10_combout  = (\id_stage|reg_file|Read_data1 [10] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|reg_file|Read_data1 [10]),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~10 .lut_mask = 16'h00A2;
defparam \id_ex_buffer1|EX1_rs1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y13_N21
dffeas \id_ex_buffer1|EX1_rs1[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[10] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N18
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[10]~38 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[10]~38_combout  = (\ex_mem_buffer|MEM_ALU_OUT [10] & ((\FA|alu_selA[1]~9_combout ) # ((\wb_stage|Write_Data_RegFile[10]~10_combout  & \FA|alu_selA[0]~8_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [10] & 
// (((\wb_stage|Write_Data_RegFile[10]~10_combout  & \FA|alu_selA[0]~8_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [10]),
	.datab(\FA|alu_selA[1]~9_combout ),
	.datac(\wb_stage|Write_Data_RegFile[10]~10_combout ),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[10]~38 .lut_mask = 16'hF888;
defparam \forwarding_stage|alu_oper1|out[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N24
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[10]~39 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[10]~39_combout  = (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[10]~38_combout ) # ((\id_ex_buffer1|EX1_rs1 [10] & \forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\id_ex_buffer1|EX1_rs1 [10]),
	.datab(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[10]~38_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[10]~39 .lut_mask = 16'h0F08;
defparam \forwarding_stage|alu_oper1|out[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y13_N16
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[10]~41 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[10]~41_combout  = (\forwarding_stage|alu_oper1|out[10]~39_combout ) # ((\forwarding_stage|alu_oper1|out[10]~40_combout  & ((\ex_stage|Add0~23_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|Add0~23_combout ),
	.datac(\forwarding_stage|alu_oper1|out[10]~40_combout ),
	.datad(\forwarding_stage|alu_oper1|out[10]~39_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[10]~41 .lut_mask = 16'hFFD0;
defparam \forwarding_stage|alu_oper1|out[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N2
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~55 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~55_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out[10]~41_combout ))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [10]))))

	.dataa(\id_ex_buffer1|EX1_PFC [10]),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\forwarding_stage|alu_oper1|out[10]~41_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~55_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~55 .lut_mask = 16'h0E02;
defparam \id_ex_buffer2|EX2_PFC_to_IF~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y10_N3
dffeas \id_ex_buffer2|EX2_PFC_to_IF[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[10] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[10]~100 (
// Equation(s):
// \if_stage|pc_src_mux|out[10]~100_combout  = (\if_stage|pc_reg|DataOut [10] & (\if_stage|Add0~18_combout  & ((!\if_stage|pc_src_mux|out~58_combout )))) # (!\if_stage|pc_reg|DataOut [10] & ((\if_stage|pc_src_mux|out~52_combout ) # 
// ((\if_stage|Add0~18_combout  & !\if_stage|pc_src_mux|out~58_combout ))))

	.dataa(\if_stage|pc_reg|DataOut [10]),
	.datab(\if_stage|Add0~18_combout ),
	.datac(\if_stage|pc_src_mux|out~52_combout ),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[10]~100_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[10]~100 .lut_mask = 16'h50DC;
defparam \if_stage|pc_src_mux|out[10]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out[10]~98 (
// Equation(s):
// \if_stage|pc_src_mux|out[10]~98_combout  = (\if_stage|pc_src_mux|out~49_combout  & ((\id_ex_buffer1|EX1_is_jr~q ) # (\id_ex_buffer1|EX1_PFC [10])))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\id_ex_buffer1|EX1_PFC [10]),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[10]~98_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[10]~98 .lut_mask = 16'hFC00;
defparam \if_stage|pc_src_mux|out[10]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N30
cycloneive_lcell_comb \id_stage|BR|BPU|predicted~1 (
// Equation(s):
// \id_stage|BR|BPU|predicted~1_combout  = (\id_stage|BR|BPU|state [1] & (!\rst~input_o  & !\id_stage|BR|BPU|predicted~0_combout ))

	.dataa(gnd),
	.datab(\id_stage|BR|BPU|state [1]),
	.datac(\rst~input_o ),
	.datad(\id_stage|BR|BPU|predicted~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|predicted~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|predicted~1 .lut_mask = 16'h000C;
defparam \id_stage|BR|BPU|predicted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~147 (
// Equation(s):
// \if_stage|pc_src_mux|out~147_combout  = (!\id_stage|BR|Equal0~3_combout  & (((!\id_stage|BR|Equal1~2_combout ) # (!\id_stage|BR|Equal1~0_combout )) # (!\id_stage|BR|Equal1~1_combout )))

	.dataa(\id_stage|BR|Equal0~3_combout ),
	.datab(\id_stage|BR|Equal1~1_combout ),
	.datac(\id_stage|BR|Equal1~0_combout ),
	.datad(\id_stage|BR|Equal1~2_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~147_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~147 .lut_mask = 16'h1555;
defparam \if_stage|pc_src_mux|out~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out~47 (
// Equation(s):
// \if_stage|pc_src_mux|out~47_combout  = (\if_stage|pc_src_mux|out~147_combout  & (!\if_stage|pc_src_mux|out~46_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\if_stage|pc_src_mux|out~147_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~47_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~47 .lut_mask = 16'h008A;
defparam \if_stage|pc_src_mux|out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out[10]~97 (
// Equation(s):
// \if_stage|pc_src_mux|out[10]~97_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~20_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [10]))))

	.dataa(\id_stage|BR|BPU|predicted~1_combout ),
	.datab(\if_id_buffer|ID_INST [10]),
	.datac(\id_stage|Add0~20_combout ),
	.datad(\if_stage|pc_src_mux|out~47_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[10]~97_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[10]~97 .lut_mask = 16'hE400;
defparam \if_stage|pc_src_mux|out[10]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[10]~99 (
// Equation(s):
// \if_stage|pc_src_mux|out[10]~99_combout  = (\if_stage|pc_src_mux|out[10]~97_combout ) # ((\if_stage|pc_src_mux|out[10]~98_combout  & ((\forwarding_stage|alu_oper1|out[10]~41_combout ) # (!\id_ex_buffer1|EX1_is_jr~q ))))

	.dataa(\if_stage|pc_src_mux|out[10]~98_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\if_stage|pc_src_mux|out[10]~97_combout ),
	.datad(\forwarding_stage|alu_oper1|out[10]~41_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[10]~99_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[10]~99 .lut_mask = 16'hFAF2;
defparam \if_stage|pc_src_mux|out[10]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out[10]~101 (
// Equation(s):
// \if_stage|pc_src_mux|out[10]~101_combout  = (\if_stage|pc_src_mux|out[10]~100_combout ) # ((\if_stage|pc_src_mux|out[10]~99_combout ) # ((\ex_stage|Wrong_prediction~1_combout  & \id_ex_buffer2|EX2_PFC_to_IF [10])))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [10]),
	.datac(\if_stage|pc_src_mux|out[10]~100_combout ),
	.datad(\if_stage|pc_src_mux|out[10]~99_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[10]~101_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[10]~101 .lut_mask = 16'hFFF8;
defparam \if_stage|pc_src_mux|out[10]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y7_N12
cycloneive_lcell_comb \if_id_buffer|ID_INST~9 (
// Equation(s):
// \if_id_buffer|ID_INST~9_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(gnd),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~9_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~9 .lut_mask = 16'h3300;
defparam \if_id_buffer|ID_INST~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y7_N13
dffeas \if_id_buffer|ID_INST[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[9] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N10
cycloneive_lcell_comb \id_stage|Add1~29 (
// Equation(s):
// \id_stage|Add1~29_combout  = (\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add1~27_combout )) # (!\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add0~18_combout )))

	.dataa(gnd),
	.datab(\id_stage|Add1~27_combout ),
	.datac(\id_stage|Add0~18_combout ),
	.datad(\id_stage|PFC_to_EX~0_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~29 .lut_mask = 16'hCCF0;
defparam \id_stage|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N11
dffeas \id_ex_buffer1|EX1_PFC[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[9] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[9]~36 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[9]~36_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q ) # (\ex_stage|alu|res [9])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\idhaz~3_combout ),
	.datad(\ex_stage|alu|res [9]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[9]~36 .lut_mask = 16'hF0C0;
defparam \forwarding_stage|alu_oper1|out[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[9]~37 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[9]~37_combout  = (\forwarding_stage|alu_oper1|out[9]~35_combout ) # ((\forwarding_stage|alu_oper1|out[9]~36_combout  & ((\ex_stage|Add0~21_combout ) # (!\id_ex_buffer2|EX2_is_jal~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[9]~35_combout ),
	.datab(\ex_stage|Add0~21_combout ),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\forwarding_stage|alu_oper1|out[9]~36_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[9]~37 .lut_mask = 16'hEFAA;
defparam \forwarding_stage|alu_oper1|out[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N2
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~54 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~54_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out[9]~37_combout ))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [9]))))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\ex_stage|Wrong_prediction~1_combout ),
	.datac(\id_ex_buffer1|EX1_PFC [9]),
	.datad(\forwarding_stage|alu_oper1|out[9]~37_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~54_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~54 .lut_mask = 16'h3210;
defparam \id_ex_buffer2|EX2_PFC_to_IF~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y10_N3
dffeas \id_ex_buffer2|EX2_PFC_to_IF[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~54_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[9] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out[9]~95 (
// Equation(s):
// \if_stage|pc_src_mux|out[9]~95_combout  = (\if_stage|pc_src_mux|out~52_combout  & (((\if_stage|Add0~16_combout  & !\if_stage|pc_src_mux|out~58_combout )) # (!\if_stage|pc_reg|DataOut [9]))) # (!\if_stage|pc_src_mux|out~52_combout  & 
// (\if_stage|Add0~16_combout  & ((!\if_stage|pc_src_mux|out~58_combout ))))

	.dataa(\if_stage|pc_src_mux|out~52_combout ),
	.datab(\if_stage|Add0~16_combout ),
	.datac(\if_stage|pc_reg|DataOut [9]),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[9]~95_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[9]~95 .lut_mask = 16'h0ACE;
defparam \if_stage|pc_src_mux|out[9]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out[9]~92 (
// Equation(s):
// \if_stage|pc_src_mux|out[9]~92_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~18_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [9]))))

	.dataa(\if_id_buffer|ID_INST [9]),
	.datab(\id_stage|Add0~18_combout ),
	.datac(\id_stage|BR|BPU|predicted~1_combout ),
	.datad(\if_stage|pc_src_mux|out~47_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[9]~92_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[9]~92 .lut_mask = 16'hCA00;
defparam \if_stage|pc_src_mux|out[9]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[9]~93 (
// Equation(s):
// \if_stage|pc_src_mux|out[9]~93_combout  = (\if_stage|pc_src_mux|out~49_combout  & ((\id_ex_buffer1|EX1_PFC [9]) # (\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_PFC [9]),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[9]~93_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[9]~93 .lut_mask = 16'hFC00;
defparam \if_stage|pc_src_mux|out[9]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out[9]~94 (
// Equation(s):
// \if_stage|pc_src_mux|out[9]~94_combout  = (\if_stage|pc_src_mux|out[9]~92_combout ) # ((\if_stage|pc_src_mux|out[9]~93_combout  & ((\forwarding_stage|alu_oper1|out[9]~37_combout ) # (!\id_ex_buffer1|EX1_is_jr~q ))))

	.dataa(\if_stage|pc_src_mux|out[9]~92_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\forwarding_stage|alu_oper1|out[9]~37_combout ),
	.datad(\if_stage|pc_src_mux|out[9]~93_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[9]~94_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[9]~94 .lut_mask = 16'hFBAA;
defparam \if_stage|pc_src_mux|out[9]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[9]~96 (
// Equation(s):
// \if_stage|pc_src_mux|out[9]~96_combout  = (\if_stage|pc_src_mux|out[9]~95_combout ) # ((\if_stage|pc_src_mux|out[9]~94_combout ) # ((\id_ex_buffer2|EX2_PFC_to_IF [9] & \ex_stage|Wrong_prediction~1_combout )))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [9]),
	.datab(\if_stage|pc_src_mux|out[9]~95_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\if_stage|pc_src_mux|out[9]~94_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[9]~96_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[9]~96 .lut_mask = 16'hFFEC;
defparam \if_stage|pc_src_mux|out[9]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N24
cycloneive_lcell_comb \if_id_buffer|ID_opcode[7]~0 (
// Equation(s):
// \if_id_buffer|ID_opcode[7]~0_combout  = (\if_id_buffer|ID_PC[11]~0_combout  & (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27])))) # (!\if_id_buffer|ID_PC[11]~0_combout  & 
// (((\if_id_buffer|ID_opcode [7]))))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(\if_id_buffer|ID_PC[11]~0_combout ),
	.datac(\if_id_buffer|ID_opcode [7]),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[7]~0 .lut_mask = 16'h7430;
defparam \if_id_buffer|ID_opcode[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y8_N25
dffeas \if_id_buffer|ID_opcode[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[7] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N0
cycloneive_lcell_comb \id_stage|cu|Equal13~1 (
// Equation(s):
// \id_stage|cu|Equal13~1_combout  = (\if_id_buffer|ID_opcode [6] & (\if_id_buffer|ID_opcode [7] & (!\if_id_buffer|ID_opcode [8] & \id_stage|cu|Equal13~0_combout )))

	.dataa(\if_id_buffer|ID_opcode [6]),
	.datab(\if_id_buffer|ID_opcode [7]),
	.datac(\if_id_buffer|ID_opcode [8]),
	.datad(\id_stage|cu|Equal13~0_combout ),
	.cin(gnd),
	.combout(\id_stage|cu|Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|cu|Equal13~1 .lut_mask = 16'h0800;
defparam \id_stage|cu|Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_is_jal~0 (
// Equation(s):
// \id_ex_buffer1|EX1_is_jal~0_combout  = (\id_stage|cu|Equal13~1_combout  & (!\if_id_buffer|ID_opcode [9] & (!\id_stage|SDU|IF_ID_flush~1_combout  & !\if_id_buffer|ID_opcode [11])))

	.dataa(\id_stage|cu|Equal13~1_combout ),
	.datab(\if_id_buffer|ID_opcode [9]),
	.datac(\id_stage|SDU|IF_ID_flush~1_combout ),
	.datad(\if_id_buffer|ID_opcode [11]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_is_jal~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_jal~0 .lut_mask = 16'h0002;
defparam \id_ex_buffer1|EX1_is_jal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y8_N19
dffeas \id_ex_buffer1|EX1_is_jal (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_is_jal~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_is_jal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_jal .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_is_jal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_is_jal~0 (
// Equation(s):
// \id_ex_buffer2|EX2_is_jal~0_combout  = (\id_ex_buffer1|EX1_is_jal~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_is_jal~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_is_jal~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_is_jal~0 .lut_mask = 16'hF500;
defparam \id_ex_buffer2|EX2_is_jal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y8_N9
dffeas \id_ex_buffer2|EX2_is_jal (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_is_jal~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_is_jal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_is_jal .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_is_jal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N4
cycloneive_lcell_comb \ex_stage|alu|Mux10~0 (
// Equation(s):
// \ex_stage|alu|Mux10~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [8] & ((\ex_stage|alu_oper|ALU_OP [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [8]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [8] & (\ex_stage|alu_oper|ALU_OP [0] & \id_ex_buffer2|EX2_ALU_OPER2 [8]))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|ALU_OP [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~0 .lut_mask = 16'hFAA0;
defparam \ex_stage|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y6_N12
cycloneive_lcell_comb \ex_stage|alu|Mux10~2 (
// Equation(s):
// \ex_stage|alu|Mux10~2_combout  = (\ex_stage|alu|Mux4~18_combout  & \ex_stage|alu|ShiftLeft0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(\ex_stage|alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~2 .lut_mask = 16'hF000;
defparam \ex_stage|alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N10
cycloneive_lcell_comb \ex_stage|alu|Mux10~5 (
// Equation(s):
// \ex_stage|alu|Mux10~5_combout  = (\ex_stage|alu|Mux10~4_combout  & (((\ex_stage|alu|Mux10~3_combout  & \ex_stage|alu|ShiftRight0~101_combout )))) # (!\ex_stage|alu|Mux10~4_combout  & ((\ex_stage|alu|Mux10~2_combout ) # ((!\ex_stage|alu|Mux10~3_combout 
// ))))

	.dataa(\ex_stage|alu|Mux10~2_combout ),
	.datab(\ex_stage|alu|Mux10~4_combout ),
	.datac(\ex_stage|alu|Mux10~3_combout ),
	.datad(\ex_stage|alu|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~5 .lut_mask = 16'hE323;
defparam \ex_stage|alu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y6_N0
cycloneive_lcell_comb \ex_stage|alu|Mux10~6 (
// Equation(s):
// \ex_stage|alu|Mux10~6_combout  = (\ex_stage|alu|Mux10~5_combout  & (((\ex_stage|alu|Mux10~1_combout ) # (\ex_stage|alu|ShiftRight0~17_combout )))) # (!\ex_stage|alu|Mux10~5_combout  & (\ex_stage|alu|ShiftRight0~32_combout  & 
// (!\ex_stage|alu|Mux10~1_combout )))

	.dataa(\ex_stage|alu|Mux10~5_combout ),
	.datab(\ex_stage|alu|ShiftRight0~32_combout ),
	.datac(\ex_stage|alu|Mux10~1_combout ),
	.datad(\ex_stage|alu|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~6 .lut_mask = 16'hAEA4;
defparam \ex_stage|alu|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N8
cycloneive_lcell_comb \ex_stage|alu|Mux10~8 (
// Equation(s):
// \ex_stage|alu|Mux10~8_combout  = (\ex_stage|alu|Mux4~19_combout  & ((\id_ex_buffer2|EX2_ALU_OPER1 [8] & (!\ex_stage|alu|Mux10~7_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [8])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [8] & (\ex_stage|alu|Mux10~7_combout  $ 
// (\id_ex_buffer2|EX2_ALU_OPER2 [8]))))) # (!\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~7_combout ))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datac(\ex_stage|alu|Mux10~7_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~8 .lut_mask = 16'h5278;
defparam \ex_stage|alu|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N6
cycloneive_lcell_comb \ex_stage|alu|Mux10~9 (
// Equation(s):
// \ex_stage|alu|Mux10~9_combout  = (\ex_stage|alu|Mux4~19_combout  & (((\ex_stage|alu|Mux10~8_combout )))) # (!\ex_stage|alu|Mux4~19_combout  & ((\ex_stage|alu|Mux10~8_combout  & (\ex_stage|alu|Mux10~6_combout )) # (!\ex_stage|alu|Mux10~8_combout  & 
// ((\ex_stage|alu|Add0~27_combout )))))

	.dataa(\ex_stage|alu|Mux4~19_combout ),
	.datab(\ex_stage|alu|Mux10~6_combout ),
	.datac(\ex_stage|alu|Mux10~8_combout ),
	.datad(\ex_stage|alu|Add0~27_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~9 .lut_mask = 16'hE5E0;
defparam \ex_stage|alu|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N22
cycloneive_lcell_comb \ex_stage|alu|Mux10~10 (
// Equation(s):
// \ex_stage|alu|Mux10~10_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux10~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux10~9_combout )))))

	.dataa(\ex_stage|alu|Mux4~12_combout ),
	.datab(\ex_stage|alu|Mux10~0_combout ),
	.datac(\ex_stage|alu_oper|ALU_OP [3]),
	.datad(\ex_stage|alu|Mux10~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux10~10 .lut_mask = 16'h0D08;
defparam \ex_stage|alu|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N18
cycloneive_lcell_comb \ex_stage|alu|res[8] (
// Equation(s):
// \ex_stage|alu|res [8] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux10~10_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [8])))

	.dataa(\ex_stage|alu|Mux10~10_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [8]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [8]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[8] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N6
cycloneive_lcell_comb \ex_stage|Add0~72 (
// Equation(s):
// \ex_stage|Add0~72_combout  = (\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~19_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [8])))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_is_jal~q ),
	.datac(\ex_stage|Add0~19_combout ),
	.datad(\ex_stage|alu|res [8]),
	.cin(gnd),
	.combout(\ex_stage|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~72 .lut_mask = 16'hF3C0;
defparam \ex_stage|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y12_N27
dffeas \ex_mem_buffer|MEM_ALU_OUT[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_stage|Add0~72_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_ALU_OUT[8] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_ALU_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~181 (
// Equation(s):
// \id_stage|reg_file|Read_data1~181_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|reg_file[23][8]~q ) # (\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & (\id_stage|reg_file|reg_file[19][8]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_stage|reg_file|reg_file[19][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[23][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~181_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~181 .lut_mask = 16'hCCE2;
defparam \id_stage|reg_file|Read_data1~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~182 (
// Equation(s):
// \id_stage|reg_file|Read_data1~182_combout  = (\id_stage|reg_file|Read_data1~181_combout  & (((\id_stage|reg_file|reg_file[31][8]~q )) # (!\if_id_buffer|ID_rs1_ind [3]))) # (!\id_stage|reg_file|Read_data1~181_combout  & (\if_id_buffer|ID_rs1_ind [3] & 
// (\id_stage|reg_file|reg_file[27][8]~q )))

	.dataa(\id_stage|reg_file|Read_data1~181_combout ),
	.datab(\if_id_buffer|ID_rs1_ind [3]),
	.datac(\id_stage|reg_file|reg_file[27][8]~q ),
	.datad(\id_stage|reg_file|reg_file[31][8]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~182_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~182 .lut_mask = 16'hEA62;
defparam \id_stage|reg_file|Read_data1~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N24
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~174 (
// Equation(s):
// \id_stage|reg_file|Read_data1~174_combout  = (\if_id_buffer|ID_rs1_ind [3] & (((\if_id_buffer|ID_rs1_ind [2])))) # (!\if_id_buffer|ID_rs1_ind [3] & ((\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|reg_file[22][8]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [2] & (\id_stage|reg_file|reg_file[18][8]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|reg_file[18][8]~q ),
	.datac(\id_stage|reg_file|reg_file[22][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~174_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~174 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~175 (
// Equation(s):
// \id_stage|reg_file|Read_data1~175_combout  = (\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|Read_data1~174_combout  & (\id_stage|reg_file|reg_file[30][8]~q )) # (!\id_stage|reg_file|Read_data1~174_combout  & ((\id_stage|reg_file|reg_file[26][8]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [3] & (\id_stage|reg_file|Read_data1~174_combout ))

	.dataa(\if_id_buffer|ID_rs1_ind [3]),
	.datab(\id_stage|reg_file|Read_data1~174_combout ),
	.datac(\id_stage|reg_file|reg_file[30][8]~q ),
	.datad(\id_stage|reg_file|reg_file[26][8]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~175_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~175 .lut_mask = 16'hE6C4;
defparam \id_stage|reg_file|Read_data1~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~176 (
// Equation(s):
// \id_stage|reg_file|Read_data1~176_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[25][8]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[17][8]~q ))))

	.dataa(\id_stage|reg_file|reg_file[17][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\id_stage|reg_file|reg_file[25][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~176_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~176 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~177 (
// Equation(s):
// \id_stage|reg_file|Read_data1~177_combout  = (\id_stage|reg_file|Read_data1~176_combout  & ((\id_stage|reg_file|reg_file[29][8]~q ) # ((!\if_id_buffer|ID_rs1_ind [2])))) # (!\id_stage|reg_file|Read_data1~176_combout  & 
// (((\id_stage|reg_file|reg_file[21][8]~q  & \if_id_buffer|ID_rs1_ind [2]))))

	.dataa(\id_stage|reg_file|reg_file[29][8]~q ),
	.datab(\id_stage|reg_file|Read_data1~176_combout ),
	.datac(\id_stage|reg_file|reg_file[21][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~177_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~177 .lut_mask = 16'hB8CC;
defparam \id_stage|reg_file|Read_data1~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~178 (
// Equation(s):
// \id_stage|reg_file|Read_data1~178_combout  = (\if_id_buffer|ID_rs1_ind [2] & (((\if_id_buffer|ID_rs1_ind [3])))) # (!\if_id_buffer|ID_rs1_ind [2] & ((\if_id_buffer|ID_rs1_ind [3] & ((\id_stage|reg_file|reg_file[24][8]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [3] & (\id_stage|reg_file|reg_file[16][8]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[16][8]~q ),
	.datac(\id_stage|reg_file|reg_file[24][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [3]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~178_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~178 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N28
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~179 (
// Equation(s):
// \id_stage|reg_file|Read_data1~179_combout  = (\if_id_buffer|ID_rs1_ind [2] & ((\id_stage|reg_file|Read_data1~178_combout  & (\id_stage|reg_file|reg_file[28][8]~q )) # (!\id_stage|reg_file|Read_data1~178_combout  & ((\id_stage|reg_file|reg_file[20][8]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [2] & (((\id_stage|reg_file|Read_data1~178_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [2]),
	.datab(\id_stage|reg_file|reg_file[28][8]~q ),
	.datac(\id_stage|reg_file|reg_file[20][8]~q ),
	.datad(\id_stage|reg_file|Read_data1~178_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~179_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~179 .lut_mask = 16'hDDA0;
defparam \id_stage|reg_file|Read_data1~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N18
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~180 (
// Equation(s):
// \id_stage|reg_file|Read_data1~180_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\if_id_buffer|ID_rs1_ind [1]) # ((\id_stage|reg_file|Read_data1~177_combout )))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\if_id_buffer|ID_rs1_ind [1] & 
// ((\id_stage|reg_file|Read_data1~179_combout ))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|Read_data1~177_combout ),
	.datad(\id_stage|reg_file|Read_data1~179_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~180_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~180 .lut_mask = 16'hB9A8;
defparam \id_stage|reg_file|Read_data1~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N20
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~183 (
// Equation(s):
// \id_stage|reg_file|Read_data1~183_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~180_combout  & (\id_stage|reg_file|Read_data1~182_combout )) # (!\id_stage|reg_file|Read_data1~180_combout  & 
// ((\id_stage|reg_file|Read_data1~175_combout ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~180_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~182_combout ),
	.datab(\id_stage|reg_file|Read_data1~175_combout ),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_stage|reg_file|Read_data1~180_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~183_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~183 .lut_mask = 16'hAFC0;
defparam \id_stage|reg_file|Read_data1~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~191 (
// Equation(s):
// \id_stage|reg_file|Read_data1~191_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[13][8]~q ))) # (!\if_id_buffer|ID_rs1_ind 
// [0] & (\id_stage|reg_file|reg_file[12][8]~q ))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[12][8]~q ),
	.datac(\id_stage|reg_file|reg_file[13][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~191_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~191 .lut_mask = 16'hFA44;
defparam \id_stage|reg_file|Read_data1~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~192 (
// Equation(s):
// \id_stage|reg_file|Read_data1~192_combout  = (\if_id_buffer|ID_rs1_ind [1] & ((\id_stage|reg_file|Read_data1~191_combout  & (\id_stage|reg_file|reg_file[15][8]~q )) # (!\id_stage|reg_file|Read_data1~191_combout  & ((\id_stage|reg_file|reg_file[14][8]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|Read_data1~191_combout ))))

	.dataa(\id_stage|reg_file|reg_file[15][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[14][8]~q ),
	.datad(\id_stage|reg_file|Read_data1~191_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~192_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~192 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~186 (
// Equation(s):
// \id_stage|reg_file|Read_data1~186_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & ((\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|reg_file[5][8]~q ))) # (!\if_id_buffer|ID_rs1_ind [0] 
// & (\id_stage|reg_file|reg_file[4][8]~q ))))

	.dataa(\id_stage|reg_file|reg_file[4][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [1]),
	.datac(\id_stage|reg_file|reg_file[5][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~186_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~186 .lut_mask = 16'hFC22;
defparam \id_stage|reg_file|Read_data1~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N16
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~187 (
// Equation(s):
// \id_stage|reg_file|Read_data1~187_combout  = (\id_stage|reg_file|Read_data1~186_combout  & ((\id_stage|reg_file|reg_file[7][8]~q ) # ((!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_stage|reg_file|Read_data1~186_combout  & 
// (((\id_stage|reg_file|reg_file[6][8]~q  & \if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_stage|reg_file|reg_file[7][8]~q ),
	.datab(\id_stage|reg_file|reg_file[6][8]~q ),
	.datac(\id_stage|reg_file|Read_data1~186_combout ),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~187_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~187 .lut_mask = 16'hACF0;
defparam \id_stage|reg_file|Read_data1~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~188 (
// Equation(s):
// \id_stage|reg_file|Read_data1~188_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & (\id_stage|reg_file|Read_data1[0]~17_combout )) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1[0]~17_combout  & 
// (\id_stage|reg_file|reg_file[2][8]~q )) # (!\id_stage|reg_file|Read_data1[0]~17_combout  & ((\id_stage|reg_file|reg_file[1][8]~q )))))

	.dataa(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~17_combout ),
	.datac(\id_stage|reg_file|reg_file[2][8]~q ),
	.datad(\id_stage|reg_file|reg_file[1][8]~q ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~188_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~188 .lut_mask = 16'hD9C8;
defparam \id_stage|reg_file|Read_data1~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N4
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~189 (
// Equation(s):
// \id_stage|reg_file|Read_data1~189_combout  = (\id_stage|reg_file|Read_data1[0]~16_combout  & ((\id_stage|reg_file|Read_data1~188_combout  & ((\id_stage|reg_file|reg_file[3][8]~q ))) # (!\id_stage|reg_file|Read_data1~188_combout  & 
// (\id_stage|reg_file|Read_data1~187_combout )))) # (!\id_stage|reg_file|Read_data1[0]~16_combout  & (((\id_stage|reg_file|Read_data1~188_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~187_combout ),
	.datab(\id_stage|reg_file|reg_file[3][8]~q ),
	.datac(\id_stage|reg_file|Read_data1[0]~16_combout ),
	.datad(\id_stage|reg_file|Read_data1~188_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~189_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~189 .lut_mask = 16'hCFA0;
defparam \id_stage|reg_file|Read_data1~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N22
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~184 (
// Equation(s):
// \id_stage|reg_file|Read_data1~184_combout  = (\if_id_buffer|ID_rs1_ind [1] & (((\id_stage|reg_file|reg_file[10][8]~q ) # (\if_id_buffer|ID_rs1_ind [0])))) # (!\if_id_buffer|ID_rs1_ind [1] & (\id_stage|reg_file|reg_file[8][8]~q  & 
// ((!\if_id_buffer|ID_rs1_ind [0]))))

	.dataa(\if_id_buffer|ID_rs1_ind [1]),
	.datab(\id_stage|reg_file|reg_file[8][8]~q ),
	.datac(\id_stage|reg_file|reg_file[10][8]~q ),
	.datad(\if_id_buffer|ID_rs1_ind [0]),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~184_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~184 .lut_mask = 16'hAAE4;
defparam \id_stage|reg_file|Read_data1~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N8
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~185 (
// Equation(s):
// \id_stage|reg_file|Read_data1~185_combout  = (\if_id_buffer|ID_rs1_ind [0] & ((\id_stage|reg_file|Read_data1~184_combout  & (\id_stage|reg_file|reg_file[11][8]~q )) # (!\id_stage|reg_file|Read_data1~184_combout  & ((\id_stage|reg_file|reg_file[9][8]~q 
// ))))) # (!\if_id_buffer|ID_rs1_ind [0] & (((\id_stage|reg_file|Read_data1~184_combout ))))

	.dataa(\id_stage|reg_file|reg_file[11][8]~q ),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_stage|reg_file|reg_file[9][8]~q ),
	.datad(\id_stage|reg_file|Read_data1~184_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~185_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~185 .lut_mask = 16'hBBC0;
defparam \id_stage|reg_file|Read_data1~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N14
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~190 (
// Equation(s):
// \id_stage|reg_file|Read_data1~190_combout  = (\id_stage|reg_file|Read_data1[0]~13_combout  & ((\id_stage|reg_file|Read_data1[0]~10_combout ) # ((\id_stage|reg_file|Read_data1~185_combout )))) # (!\id_stage|reg_file|Read_data1[0]~13_combout  & 
// (!\id_stage|reg_file|Read_data1[0]~10_combout  & (\id_stage|reg_file|Read_data1~189_combout )))

	.dataa(\id_stage|reg_file|Read_data1[0]~13_combout ),
	.datab(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datac(\id_stage|reg_file|Read_data1~189_combout ),
	.datad(\id_stage|reg_file|Read_data1~185_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~190_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~190 .lut_mask = 16'hBA98;
defparam \id_stage|reg_file|Read_data1~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N6
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~193 (
// Equation(s):
// \id_stage|reg_file|Read_data1~193_combout  = (\id_stage|reg_file|Read_data1[0]~10_combout  & ((\id_stage|reg_file|Read_data1~190_combout  & ((\id_stage|reg_file|Read_data1~192_combout ))) # (!\id_stage|reg_file|Read_data1~190_combout  & 
// (\id_stage|reg_file|Read_data1~183_combout )))) # (!\id_stage|reg_file|Read_data1[0]~10_combout  & (((\id_stage|reg_file|Read_data1~190_combout ))))

	.dataa(\id_stage|reg_file|Read_data1[0]~10_combout ),
	.datab(\id_stage|reg_file|Read_data1~183_combout ),
	.datac(\id_stage|reg_file|Read_data1~192_combout ),
	.datad(\id_stage|reg_file|Read_data1~190_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~193_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~193 .lut_mask = 16'hF588;
defparam \id_stage|reg_file|Read_data1~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N0
cycloneive_lcell_comb \id_stage|reg_file|Read_data1~194 (
// Equation(s):
// \id_stage|reg_file|Read_data1~194_combout  = (\id_stage|reg_file|Read_data1~25_combout  & (\id_stage|reg_file|always1~2_combout  & (\wb_stage|Write_Data_RegFile[8]~8_combout ))) # (!\id_stage|reg_file|Read_data1~25_combout  & 
// ((\id_stage|reg_file|Read_data1~193_combout ) # ((\id_stage|reg_file|always1~2_combout  & \wb_stage|Write_Data_RegFile[8]~8_combout ))))

	.dataa(\id_stage|reg_file|Read_data1~25_combout ),
	.datab(\id_stage|reg_file|always1~2_combout ),
	.datac(\wb_stage|Write_Data_RegFile[8]~8_combout ),
	.datad(\id_stage|reg_file|Read_data1~193_combout ),
	.cin(gnd),
	.combout(\id_stage|reg_file|Read_data1~194_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1~194 .lut_mask = 16'hD5C0;
defparam \id_stage|reg_file|Read_data1~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N1
dffeas \id_stage|reg_file|Read_data1[8] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|reg_file|Read_data1~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|reg_file|Read_data1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|reg_file|Read_data1[8] .is_wysiwyg = "true";
defparam \id_stage|reg_file|Read_data1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_rs1~8 (
// Equation(s):
// \id_ex_buffer1|EX1_rs1~8_combout  = (\id_stage|reg_file|Read_data1 [8] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|reg_file|Read_data1 [8]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rs1~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1~8 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_rs1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y12_N17
dffeas \id_ex_buffer1|EX1_rs1[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rs1~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rs1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rs1[8] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rs1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[8]~31 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[8]~31_combout  = (\ex_mem_buffer|MEM_ALU_OUT [8] & ((\FA|alu_selA[1]~9_combout ) # ((\id_ex_buffer1|EX1_rs1 [8] & \forwarding_stage|alu_oper1|out[0]~7_combout )))) # (!\ex_mem_buffer|MEM_ALU_OUT [8] & 
// (\id_ex_buffer1|EX1_rs1 [8] & ((\forwarding_stage|alu_oper1|out[0]~7_combout ))))

	.dataa(\ex_mem_buffer|MEM_ALU_OUT [8]),
	.datab(\id_ex_buffer1|EX1_rs1 [8]),
	.datac(\FA|alu_selA[1]~9_combout ),
	.datad(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[8]~31 .lut_mask = 16'hECA0;
defparam \forwarding_stage|alu_oper1|out[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N12
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[8]~130 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[8]~130_combout  = (\FA|alu_selA[0]~8_combout  & ((\mem_wb_buffer|WB_memread~q  & (\mem_wb_buffer|WB_Data_mem_out [8])) # (!\mem_wb_buffer|WB_memread~q  & ((\mem_wb_buffer|WB_ALU_OUT [8])))))

	.dataa(\mem_wb_buffer|WB_Data_mem_out [8]),
	.datab(\mem_wb_buffer|WB_memread~q ),
	.datac(\mem_wb_buffer|WB_ALU_OUT [8]),
	.datad(\FA|alu_selA[0]~8_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[8]~130_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[8]~130 .lut_mask = 16'hB800;
defparam \forwarding_stage|alu_oper1|out[8]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N20
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[8]~32 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[8]~32_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~19_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [8]))))

	.dataa(\id_ex_buffer2|EX2_is_jal~q ),
	.datab(\ex_stage|alu|res [8]),
	.datac(\ex_stage|Add0~19_combout ),
	.datad(\idhaz~3_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[8]~32 .lut_mask = 16'hE400;
defparam \forwarding_stage|alu_oper1|out[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N2
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[8]~33 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[8]~33_combout  = (\forwarding_stage|alu_oper1|out[8]~32_combout ) # ((!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[8]~31_combout ) # (\forwarding_stage|alu_oper1|out[8]~130_combout ))))

	.dataa(\idhaz~3_combout ),
	.datab(\forwarding_stage|alu_oper1|out[8]~31_combout ),
	.datac(\forwarding_stage|alu_oper1|out[8]~130_combout ),
	.datad(\forwarding_stage|alu_oper1|out[8]~32_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[8]~33 .lut_mask = 16'hFF54;
defparam \forwarding_stage|alu_oper1|out[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N4
cycloneive_lcell_comb \id_stage|Add1~26 (
// Equation(s):
// \id_stage|Add1~26_combout  = (\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add1~24_combout ))) # (!\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add0~16_combout ))

	.dataa(\id_stage|Add0~16_combout ),
	.datab(gnd),
	.datac(\id_stage|Add1~24_combout ),
	.datad(\id_stage|PFC_to_EX~0_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~26 .lut_mask = 16'hF0AA;
defparam \id_stage|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N5
dffeas \id_ex_buffer1|EX1_PFC[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[8] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N22
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~53 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~53_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[8]~33_combout )) # (!\id_ex_buffer1|EX1_is_jr~q  & ((\id_ex_buffer1|EX1_PFC [8])))))

	.dataa(\forwarding_stage|alu_oper1|out[8]~33_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\id_ex_buffer1|EX1_PFC [8]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~53_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~53 .lut_mask = 16'h0B08;
defparam \id_ex_buffer2|EX2_PFC_to_IF~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y10_N23
dffeas \id_ex_buffer2|EX2_PFC_to_IF[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[8] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[8]~90 (
// Equation(s):
// \if_stage|pc_src_mux|out[8]~90_combout  = (\if_stage|Add0~14_combout  & (((!\if_stage|pc_reg|DataOut [8] & \if_stage|pc_src_mux|out~52_combout )) # (!\if_stage|pc_src_mux|out~58_combout ))) # (!\if_stage|Add0~14_combout  & (!\if_stage|pc_reg|DataOut [8] & 
// (\if_stage|pc_src_mux|out~52_combout )))

	.dataa(\if_stage|Add0~14_combout ),
	.datab(\if_stage|pc_reg|DataOut [8]),
	.datac(\if_stage|pc_src_mux|out~52_combout ),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[8]~90_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[8]~90 .lut_mask = 16'h30BA;
defparam \if_stage|pc_src_mux|out[8]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[8]~87 (
// Equation(s):
// \if_stage|pc_src_mux|out[8]~87_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~16_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [8]))))

	.dataa(\id_stage|BR|BPU|predicted~1_combout ),
	.datab(\if_id_buffer|ID_INST [8]),
	.datac(\id_stage|Add0~16_combout ),
	.datad(\if_stage|pc_src_mux|out~47_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[8]~87 .lut_mask = 16'hE400;
defparam \if_stage|pc_src_mux|out[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out[8]~88 (
// Equation(s):
// \if_stage|pc_src_mux|out[8]~88_combout  = (\if_stage|pc_src_mux|out~49_combout  & ((\id_ex_buffer1|EX1_PFC [8]) # (\id_ex_buffer1|EX1_is_jr~q )))

	.dataa(\id_ex_buffer1|EX1_PFC [8]),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[8]~88 .lut_mask = 16'hEE00;
defparam \if_stage|pc_src_mux|out[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[8]~89 (
// Equation(s):
// \if_stage|pc_src_mux|out[8]~89_combout  = (\if_stage|pc_src_mux|out[8]~87_combout ) # ((\if_stage|pc_src_mux|out[8]~88_combout  & ((\forwarding_stage|alu_oper1|out[8]~33_combout ) # (!\id_ex_buffer1|EX1_is_jr~q ))))

	.dataa(\forwarding_stage|alu_oper1|out[8]~33_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\if_stage|pc_src_mux|out[8]~87_combout ),
	.datad(\if_stage|pc_src_mux|out[8]~88_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[8]~89 .lut_mask = 16'hFBF0;
defparam \if_stage|pc_src_mux|out[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y10_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out[8]~91 (
// Equation(s):
// \if_stage|pc_src_mux|out[8]~91_combout  = (\if_stage|pc_src_mux|out[8]~90_combout ) # ((\if_stage|pc_src_mux|out[8]~89_combout ) # ((\id_ex_buffer2|EX2_PFC_to_IF [8] & \ex_stage|Wrong_prediction~1_combout )))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [8]),
	.datab(\if_stage|pc_src_mux|out[8]~90_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\if_stage|pc_src_mux|out[8]~89_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[8]~91_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[8]~91 .lut_mask = 16'hFFEC;
defparam \if_stage|pc_src_mux|out[8]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N30
cycloneive_lcell_comb \if_id_buffer|ID_INST~7 (
// Equation(s):
// \if_id_buffer|ID_INST~7_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(gnd),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~7 .lut_mask = 16'h3300;
defparam \if_id_buffer|ID_INST~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y9_N31
dffeas \if_id_buffer|ID_INST[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[7] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N30
cycloneive_lcell_comb \id_stage|Add1~23 (
// Equation(s):
// \id_stage|Add1~23_combout  = (\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add1~21_combout )) # (!\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add0~14_combout )))

	.dataa(gnd),
	.datab(\id_stage|PFC_to_EX~0_combout ),
	.datac(\id_stage|Add1~21_combout ),
	.datad(\id_stage|Add0~14_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~23 .lut_mask = 16'hF3C0;
defparam \id_stage|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y9_N31
dffeas \id_ex_buffer1|EX1_PFC[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[7] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out[7]~82 (
// Equation(s):
// \if_stage|pc_src_mux|out[7]~82_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (((\forwarding_stage|alu_oper1|out[7]~30_combout ) # (\forwarding_stage|alu_oper1|out~28_combout )))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [7]))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\id_ex_buffer1|EX1_PFC [7]),
	.datac(\forwarding_stage|alu_oper1|out[7]~30_combout ),
	.datad(\forwarding_stage|alu_oper1|out~28_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[7]~82 .lut_mask = 16'hEEE4;
defparam \if_stage|pc_src_mux|out[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N20
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~58 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~58_combout  = (\if_stage|pc_src_mux|out[7]~82_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\if_stage|pc_src_mux|out[7]~82_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~58_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~58 .lut_mask = 16'hA0AA;
defparam \id_ex_buffer2|EX2_PFC_to_IF~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y12_N21
dffeas \id_ex_buffer2|EX2_PFC_to_IF[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~58_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[7] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[7]~85 (
// Equation(s):
// \if_stage|pc_src_mux|out[7]~85_combout  = (\if_stage|pc_reg|DataOut [7] & (\if_stage|Add0~12_combout  & ((!\if_stage|pc_src_mux|out~58_combout )))) # (!\if_stage|pc_reg|DataOut [7] & ((\if_stage|pc_src_mux|out~52_combout ) # ((\if_stage|Add0~12_combout  & 
// !\if_stage|pc_src_mux|out~58_combout ))))

	.dataa(\if_stage|pc_reg|DataOut [7]),
	.datab(\if_stage|Add0~12_combout ),
	.datac(\if_stage|pc_src_mux|out~52_combout ),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[7]~85 .lut_mask = 16'h50DC;
defparam \if_stage|pc_src_mux|out[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out[7]~83 (
// Equation(s):
// \if_stage|pc_src_mux|out[7]~83_combout  = (\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~14_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [7]))

	.dataa(\if_id_buffer|ID_INST [7]),
	.datab(\id_stage|Add0~14_combout ),
	.datac(gnd),
	.datad(\id_stage|BR|BPU|predicted~1_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[7]~83 .lut_mask = 16'hCCAA;
defparam \if_stage|pc_src_mux|out[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[7]~84 (
// Equation(s):
// \if_stage|pc_src_mux|out[7]~84_combout  = (\if_stage|pc_src_mux|out[7]~82_combout  & ((\if_stage|pc_src_mux|out~49_combout ) # ((\if_stage|pc_src_mux|out~47_combout  & \if_stage|pc_src_mux|out[7]~83_combout )))) # (!\if_stage|pc_src_mux|out[7]~82_combout  
// & (\if_stage|pc_src_mux|out~47_combout  & ((\if_stage|pc_src_mux|out[7]~83_combout ))))

	.dataa(\if_stage|pc_src_mux|out[7]~82_combout ),
	.datab(\if_stage|pc_src_mux|out~47_combout ),
	.datac(\if_stage|pc_src_mux|out~49_combout ),
	.datad(\if_stage|pc_src_mux|out[7]~83_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[7]~84 .lut_mask = 16'hECA0;
defparam \if_stage|pc_src_mux|out[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y12_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[7]~86 (
// Equation(s):
// \if_stage|pc_src_mux|out[7]~86_combout  = (\if_stage|pc_src_mux|out[7]~85_combout ) # ((\if_stage|pc_src_mux|out[7]~84_combout ) # ((\ex_stage|Wrong_prediction~1_combout  & \id_ex_buffer2|EX2_PFC_to_IF [7])))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\id_ex_buffer2|EX2_PFC_to_IF [7]),
	.datac(\if_stage|pc_src_mux|out[7]~85_combout ),
	.datad(\if_stage|pc_src_mux|out[7]~84_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[7]~86 .lut_mask = 16'hFFF8;
defparam \if_stage|pc_src_mux|out[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N24
cycloneive_lcell_comb \if_id_buffer|ID_INST~6 (
// Equation(s):
// \if_id_buffer|ID_INST~6_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [6] & !\id_stage|SDU|IF_ID_flush~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [6]),
	.datad(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~6 .lut_mask = 16'h00F0;
defparam \if_id_buffer|ID_INST~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y9_N25
dffeas \if_id_buffer|ID_INST[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_INST~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[6] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N2
cycloneive_lcell_comb \id_stage|Add1~20 (
// Equation(s):
// \id_stage|Add1~20_combout  = (\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add1~18_combout )) # (!\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add0~12_combout )))

	.dataa(gnd),
	.datab(\id_stage|Add1~18_combout ),
	.datac(\id_stage|PFC_to_EX~0_combout ),
	.datad(\id_stage|Add0~12_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~20 .lut_mask = 16'hCFC0;
defparam \id_stage|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y9_N3
dffeas \id_ex_buffer1|EX1_PFC[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[6] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out[6]~77 (
// Equation(s):
// \if_stage|pc_src_mux|out[6]~77_combout  = (\id_ex_buffer1|EX1_is_jr~q  & (((\forwarding_stage|alu_oper1|out~25_combout ) # (\forwarding_stage|alu_oper1|out[6]~27_combout )))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [6]))

	.dataa(\id_ex_buffer1|EX1_PFC [6]),
	.datab(\forwarding_stage|alu_oper1|out~25_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[6]~27_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[6]~77 .lut_mask = 16'hFACA;
defparam \if_stage|pc_src_mux|out[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N26
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~57 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~57_combout  = (\if_stage|pc_src_mux|out[6]~77_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out[6]~77_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~57_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~57 .lut_mask = 16'hDD00;
defparam \id_ex_buffer2|EX2_PFC_to_IF~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y9_N27
dffeas \id_ex_buffer2|EX2_PFC_to_IF[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[6] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[6]~78 (
// Equation(s):
// \if_stage|pc_src_mux|out[6]~78_combout  = (\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~12_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [6]))

	.dataa(\id_stage|BR|BPU|predicted~1_combout ),
	.datab(\if_id_buffer|ID_INST [6]),
	.datac(gnd),
	.datad(\id_stage|Add0~12_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[6]~78 .lut_mask = 16'hEE44;
defparam \if_stage|pc_src_mux|out[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out[6]~79 (
// Equation(s):
// \if_stage|pc_src_mux|out[6]~79_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\if_stage|pc_src_mux|out[6]~78_combout ) # ((\if_stage|pc_src_mux|out~49_combout  & \if_stage|pc_src_mux|out[6]~77_combout )))) # (!\if_stage|pc_src_mux|out~47_combout  & 
// (\if_stage|pc_src_mux|out~49_combout  & (\if_stage|pc_src_mux|out[6]~77_combout )))

	.dataa(\if_stage|pc_src_mux|out~47_combout ),
	.datab(\if_stage|pc_src_mux|out~49_combout ),
	.datac(\if_stage|pc_src_mux|out[6]~77_combout ),
	.datad(\if_stage|pc_src_mux|out[6]~78_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[6]~79 .lut_mask = 16'hEAC0;
defparam \if_stage|pc_src_mux|out[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[6]~81 (
// Equation(s):
// \if_stage|pc_src_mux|out[6]~81_combout  = (\if_stage|pc_src_mux|out[6]~80_combout ) # ((\if_stage|pc_src_mux|out[6]~79_combout ) # ((\ex_stage|Wrong_prediction~1_combout  & \id_ex_buffer2|EX2_PFC_to_IF [6])))

	.dataa(\if_stage|pc_src_mux|out[6]~80_combout ),
	.datab(\ex_stage|Wrong_prediction~1_combout ),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [6]),
	.datad(\if_stage|pc_src_mux|out[6]~79_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[6]~81_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[6]~81 .lut_mask = 16'hFFEA;
defparam \if_stage|pc_src_mux|out[6]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N14
cycloneive_lcell_comb \if_id_buffer|ID_opcode[11]~7 (
// Equation(s):
// \if_id_buffer|ID_opcode[11]~7_combout  = (\if_id_buffer|ID_PC[11]~0_combout  & (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [31])))) # (!\if_id_buffer|ID_PC[11]~0_combout  & 
// (((\if_id_buffer|ID_opcode [11]))))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(\if_id_buffer|ID_PC[11]~0_combout ),
	.datac(\if_id_buffer|ID_opcode [11]),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[11]~7 .lut_mask = 16'h7430;
defparam \if_id_buffer|ID_opcode[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y8_N15
dffeas \if_id_buffer|ID_opcode[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode[11]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[11] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~0 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~0_combout  = (\if_id_buffer|ID_opcode [11] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [11]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~0 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N17
dffeas \id_ex_buffer1|EX1_opcode[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[11] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N12
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~10 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~10_combout  = (\id_ex_buffer1|EX1_opcode [11] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\id_ex_buffer1|EX1_opcode [11]),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~10 .lut_mask = 16'hC0CC;
defparam \id_ex_buffer2|EX2_opcode~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y4_N13
dffeas \id_ex_buffer2|EX2_opcode[11] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[11] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y4_N16
cycloneive_lcell_comb \ex_stage|alu_oper|Equal20~0 (
// Equation(s):
// \ex_stage|alu_oper|Equal20~0_combout  = (!\id_ex_buffer2|EX2_opcode [11] & (\ex_stage|alu_oper|Equal11~0_combout  & (\ex_stage|alu_oper|WideNor0~0_combout  & \id_ex_buffer2|EX2_opcode [9])))

	.dataa(\id_ex_buffer2|EX2_opcode [11]),
	.datab(\ex_stage|alu_oper|Equal11~0_combout ),
	.datac(\ex_stage|alu_oper|WideNor0~0_combout ),
	.datad(\id_ex_buffer2|EX2_opcode [9]),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|Equal20~0 .lut_mask = 16'h4000;
defparam \ex_stage|alu_oper|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N20
cycloneive_lcell_comb \ex_stage|alu_oper|WideOr1 (
// Equation(s):
// \ex_stage|alu_oper|WideOr1~combout  = (\ex_stage|alu_oper|Equal19~0_combout ) # ((\ex_stage|alu_oper|Equal20~0_combout  & \ex_stage|alu_oper|Equal20~1_combout ))

	.dataa(\ex_stage|alu_oper|Equal20~0_combout ),
	.datab(\ex_stage|alu_oper|Equal19~0_combout ),
	.datac(gnd),
	.datad(\ex_stage|alu_oper|Equal20~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|WideOr1 .lut_mask = 16'hEECC;
defparam \ex_stage|alu_oper|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y4_N18
cycloneive_lcell_comb \ex_stage|alu_oper|ALU_OP[3] (
// Equation(s):
// \ex_stage|alu_oper|ALU_OP [3] = (\ex_stage|alu_oper|WideNor0~6_combout  & ((\ex_stage|alu_oper|WideOr1~combout ))) # (!\ex_stage|alu_oper|WideNor0~6_combout  & (\ex_stage|alu_oper|ALU_OP [3]))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(gnd),
	.datac(\ex_stage|alu_oper|WideOr1~combout ),
	.datad(\ex_stage|alu_oper|WideNor0~6_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu_oper|ALU_OP [3]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu_oper|ALU_OP[3] .lut_mask = 16'hF0AA;
defparam \ex_stage|alu_oper|ALU_OP[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N20
cycloneive_lcell_comb \ex_stage|alu|Mux7~0 (
// Equation(s):
// \ex_stage|alu|Mux7~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [5] & ((\ex_stage|alu|Mux4~10_combout ) # (\id_ex_buffer2|EX2_ALU_OPER1 [5]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [5] & (\ex_stage|alu|Mux4~10_combout  & \id_ex_buffer2|EX2_ALU_OPER1 [5]))

	.dataa(gnd),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [5]),
	.datac(\ex_stage|alu|Mux4~10_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~0 .lut_mask = 16'hFCC0;
defparam \ex_stage|alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N10
cycloneive_lcell_comb \ex_stage|alu|Mux7~4 (
// Equation(s):
// \ex_stage|alu|Mux7~4_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [5] & (!\ex_stage|alu_oper|ALU_OP [0] & ((\ex_stage|alu_oper|ALU_OP [1]) # (!\id_ex_buffer2|EX2_ALU_OPER1 [5])))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [5] & (\ex_stage|alu_oper|ALU_OP [0] $ 
// (((\ex_stage|alu_oper|ALU_OP [1]) # (\id_ex_buffer2|EX2_ALU_OPER1 [5])))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [5]),
	.datab(\ex_stage|alu_oper|ALU_OP [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.datad(\ex_stage|alu_oper|ALU_OP [0]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~4 .lut_mask = 16'h01DE;
defparam \ex_stage|alu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N20
cycloneive_lcell_comb \ex_stage|alu|Mux7~3 (
// Equation(s):
// \ex_stage|alu|Mux7~3_combout  = (\ex_stage|alu|ShiftLeft0~27_combout  & (\ex_stage|alu|Mux4~18_combout  & !\id_ex_buffer2|EX2_ALU_OPER2 [3]))

	.dataa(\ex_stage|alu|ShiftLeft0~27_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux4~18_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~3 .lut_mask = 16'h00A0;
defparam \ex_stage|alu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N6
cycloneive_lcell_comb \ex_stage|alu|Mux7~1 (
// Equation(s):
// \ex_stage|alu|Mux7~1_combout  = (\ex_stage|alu|Mux6~1_combout  & ((\ex_stage|alu|Mux6~2_combout ) # ((\ex_stage|alu|ShiftRight0~92_combout )))) # (!\ex_stage|alu|Mux6~1_combout  & (!\ex_stage|alu|Mux6~2_combout  & (\ex_stage|alu|ShiftRight0~40_combout )))

	.dataa(\ex_stage|alu|Mux6~1_combout ),
	.datab(\ex_stage|alu|Mux6~2_combout ),
	.datac(\ex_stage|alu|ShiftRight0~40_combout ),
	.datad(\ex_stage|alu|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~1 .lut_mask = 16'hBA98;
defparam \ex_stage|alu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y5_N4
cycloneive_lcell_comb \ex_stage|alu|Mux7~2 (
// Equation(s):
// \ex_stage|alu|Mux7~2_combout  = (\ex_stage|alu|Mux7~1_combout  & (((\ex_stage|alu|ShiftRight0~94_combout ) # (!\ex_stage|alu|Mux6~2_combout )))) # (!\ex_stage|alu|Mux7~1_combout  & (\ex_stage|alu|ShiftRight0~45_combout  & (\ex_stage|alu|Mux6~2_combout )))

	.dataa(\ex_stage|alu|Mux7~1_combout ),
	.datab(\ex_stage|alu|ShiftRight0~45_combout ),
	.datac(\ex_stage|alu|Mux6~2_combout ),
	.datad(\ex_stage|alu|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~2 .lut_mask = 16'hEA4A;
defparam \ex_stage|alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y6_N4
cycloneive_lcell_comb \ex_stage|alu|Mux7~5 (
// Equation(s):
// \ex_stage|alu|Mux7~5_combout  = (\ex_stage|alu|Mux7~4_combout  & ((\ex_stage|alu|Mux7~3_combout ) # ((!\ex_stage|alu|Mux6~6_combout )))) # (!\ex_stage|alu|Mux7~4_combout  & (((\ex_stage|alu|Mux6~6_combout  & \ex_stage|alu|Mux7~2_combout ))))

	.dataa(\ex_stage|alu|Mux7~4_combout ),
	.datab(\ex_stage|alu|Mux7~3_combout ),
	.datac(\ex_stage|alu|Mux6~6_combout ),
	.datad(\ex_stage|alu|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~5 .lut_mask = 16'hDA8A;
defparam \ex_stage|alu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|Mux7~6 (
// Equation(s):
// \ex_stage|alu|Mux7~6_combout  = (\ex_stage|alu|Mux4~10_combout  & (\ex_stage|alu|Mux7~5_combout )) # (!\ex_stage|alu|Mux4~10_combout  & ((\ex_stage|alu|Add0~18_combout )))

	.dataa(gnd),
	.datab(\ex_stage|alu|Mux4~10_combout ),
	.datac(\ex_stage|alu|Mux7~5_combout ),
	.datad(\ex_stage|alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~6 .lut_mask = 16'hF3C0;
defparam \ex_stage|alu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N22
cycloneive_lcell_comb \ex_stage|alu|Mux7~7 (
// Equation(s):
// \ex_stage|alu|Mux7~7_combout  = (!\ex_stage|alu_oper|ALU_OP [3] & ((\ex_stage|alu|Mux4~12_combout  & (\ex_stage|alu|Mux7~0_combout )) # (!\ex_stage|alu|Mux4~12_combout  & ((\ex_stage|alu|Mux7~6_combout )))))

	.dataa(\ex_stage|alu_oper|ALU_OP [3]),
	.datab(\ex_stage|alu|Mux7~0_combout ),
	.datac(\ex_stage|alu|Mux7~6_combout ),
	.datad(\ex_stage|alu|Mux4~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|alu|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|Mux7~7 .lut_mask = 16'h4450;
defparam \ex_stage|alu|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N2
cycloneive_lcell_comb \ex_stage|alu|res[5] (
// Equation(s):
// \ex_stage|alu|res [5] = (GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & (\ex_stage|alu|Mux7~7_combout )) # (!GLOBAL(\ex_stage|alu|Mux34~0clkctrl_outclk ) & ((\ex_stage|alu|res [5])))

	.dataa(\ex_stage|alu|Mux7~7_combout ),
	.datab(gnd),
	.datac(\ex_stage|alu|Mux34~0clkctrl_outclk ),
	.datad(\ex_stage|alu|res [5]),
	.cin(gnd),
	.combout(\ex_stage|alu|res [5]),
	.cout());
// synopsys translate_off
defparam \ex_stage|alu|res[5] .lut_mask = 16'hAFA0;
defparam \ex_stage|alu|res[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N20
cycloneive_lcell_comb \ex_stage|Add0~14 (
// Equation(s):
// \ex_stage|Add0~14_combout  = (\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|Add0~12_combout ))) # (!\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|alu|res [5]))

	.dataa(gnd),
	.datab(\ex_stage|alu|res [5]),
	.datac(\id_ex_buffer2|EX2_is_jal~q ),
	.datad(\ex_stage|Add0~12_combout ),
	.cin(gnd),
	.combout(\ex_stage|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Add0~14 .lut_mask = 16'hFC0C;
defparam \ex_stage|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[5]~24 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[5]~24_combout  = (\forwarding_stage|alu_oper1|out[5]~23_combout ) # ((\ex_stage|Add0~14_combout  & \idhaz~3_combout ))

	.dataa(gnd),
	.datab(\ex_stage|Add0~14_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[5]~23_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[5]~24 .lut_mask = 16'hFFC0;
defparam \forwarding_stage|alu_oper1|out[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N4
cycloneive_lcell_comb \id_stage|Add1~17 (
// Equation(s):
// \id_stage|Add1~17_combout  = (\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add1~15_combout ))) # (!\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add0~10_combout ))

	.dataa(\id_stage|Add0~10_combout ),
	.datab(\id_stage|Add1~15_combout ),
	.datac(\id_stage|PFC_to_EX~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~17 .lut_mask = 16'hCACA;
defparam \id_stage|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y9_N5
dffeas \id_ex_buffer1|EX1_PFC[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[5] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N4
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~52 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~52_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[5]~24_combout )) # (!\id_ex_buffer1|EX1_is_jr~q  & ((\id_ex_buffer1|EX1_PFC [5])))))

	.dataa(\forwarding_stage|alu_oper1|out[5]~24_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\id_ex_buffer1|EX1_PFC [5]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~52_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~52 .lut_mask = 16'h0B08;
defparam \id_ex_buffer2|EX2_PFC_to_IF~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y9_N5
dffeas \id_ex_buffer2|EX2_PFC_to_IF[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~52_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[5] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out[5]~153 (
// Equation(s):
// \if_stage|pc_src_mux|out[5]~153_combout  = (!\rst~input_o  & (\id_ex_buffer2|EX2_PFC_to_IF [5] & \ex_stage|Wrong_prediction~0_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [5]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[5]~153_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[5]~153 .lut_mask = 16'h5000;
defparam \if_stage|pc_src_mux|out[5]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[5]~74 (
// Equation(s):
// \if_stage|pc_src_mux|out[5]~74_combout  = (\if_stage|pc_src_mux|out~49_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out[5]~24_combout ))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [5]))))

	.dataa(\id_ex_buffer1|EX1_PFC [5]),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\if_stage|pc_src_mux|out~49_combout ),
	.datad(\forwarding_stage|alu_oper1|out[5]~24_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[5]~74_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[5]~74 .lut_mask = 16'hE020;
defparam \if_stage|pc_src_mux|out[5]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out[5]~75 (
// Equation(s):
// \if_stage|pc_src_mux|out[5]~75_combout  = (\if_stage|Add0~8_combout  & (((!\if_stage|pc_reg|DataOut [5] & \if_stage|pc_src_mux|out~52_combout )) # (!\if_stage|pc_src_mux|out~58_combout ))) # (!\if_stage|Add0~8_combout  & (!\if_stage|pc_reg|DataOut [5] & 
// (\if_stage|pc_src_mux|out~52_combout )))

	.dataa(\if_stage|Add0~8_combout ),
	.datab(\if_stage|pc_reg|DataOut [5]),
	.datac(\if_stage|pc_src_mux|out~52_combout ),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[5]~75_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[5]~75 .lut_mask = 16'h30BA;
defparam \if_stage|pc_src_mux|out[5]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out[5]~73 (
// Equation(s):
// \if_stage|pc_src_mux|out[5]~73_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~10_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [5]))))

	.dataa(\if_id_buffer|ID_INST [5]),
	.datab(\id_stage|Add0~10_combout ),
	.datac(\id_stage|BR|BPU|predicted~1_combout ),
	.datad(\if_stage|pc_src_mux|out~47_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[5]~73_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[5]~73 .lut_mask = 16'hCA00;
defparam \if_stage|pc_src_mux|out[5]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[5]~76 (
// Equation(s):
// \if_stage|pc_src_mux|out[5]~76_combout  = (\if_stage|pc_src_mux|out[5]~153_combout ) # ((\if_stage|pc_src_mux|out[5]~74_combout ) # ((\if_stage|pc_src_mux|out[5]~75_combout ) # (\if_stage|pc_src_mux|out[5]~73_combout )))

	.dataa(\if_stage|pc_src_mux|out[5]~153_combout ),
	.datab(\if_stage|pc_src_mux|out[5]~74_combout ),
	.datac(\if_stage|pc_src_mux|out[5]~75_combout ),
	.datad(\if_stage|pc_src_mux|out[5]~73_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[5]~76_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[5]~76 .lut_mask = 16'hFFFE;
defparam \if_stage|pc_src_mux|out[5]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N4
cycloneive_lcell_comb \if_id_buffer|ID_opcode~5 (
// Equation(s):
// \if_id_buffer|ID_opcode~5_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [3] & \if_id_buffer|Equal0~1_combout ))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(gnd),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [3]),
	.datad(\if_id_buffer|Equal0~1_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~5 .lut_mask = 16'h5000;
defparam \if_id_buffer|ID_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y8_N5
dffeas \if_id_buffer|ID_opcode[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N16
cycloneive_lcell_comb \id_stage|BR|Equal0~0 (
// Equation(s):
// \id_stage|BR|Equal0~0_combout  = (!\if_id_buffer|ID_opcode [3] & !\if_id_buffer|ID_opcode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id_buffer|ID_opcode [3]),
	.datad(\if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal0~0 .lut_mask = 16'h000F;
defparam \id_stage|BR|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N8
cycloneive_lcell_comb \id_stage|BR|Equal0~2 (
// Equation(s):
// \id_stage|BR|Equal0~2_combout  = (\if_id_buffer|ID_opcode [10] & \if_id_buffer|ID_opcode [6])

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [10]),
	.datac(gnd),
	.datad(\if_id_buffer|ID_opcode [6]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal0~2 .lut_mask = 16'hCC00;
defparam \id_stage|BR|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N6
cycloneive_lcell_comb \id_stage|BR|Equal0~1 (
// Equation(s):
// \id_stage|BR|Equal0~1_combout  = (\if_id_buffer|ID_opcode [7] & (\if_id_buffer|ID_opcode [11] & (\if_id_buffer|ID_opcode [9] & \if_id_buffer|ID_opcode [8])))

	.dataa(\if_id_buffer|ID_opcode [7]),
	.datab(\if_id_buffer|ID_opcode [11]),
	.datac(\if_id_buffer|ID_opcode [9]),
	.datad(\if_id_buffer|ID_opcode [8]),
	.cin(gnd),
	.combout(\id_stage|BR|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal0~1 .lut_mask = 16'h8000;
defparam \id_stage|BR|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N26
cycloneive_lcell_comb \id_stage|BR|Equal0~3 (
// Equation(s):
// \id_stage|BR|Equal0~3_combout  = (\id_stage|SDU|Equal4~0_combout  & (\id_stage|BR|Equal0~0_combout  & (\id_stage|BR|Equal0~2_combout  & \id_stage|BR|Equal0~1_combout )))

	.dataa(\id_stage|SDU|Equal4~0_combout ),
	.datab(\id_stage|BR|Equal0~0_combout ),
	.datac(\id_stage|BR|Equal0~2_combout ),
	.datad(\id_stage|BR|Equal0~1_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|Equal0~3 .lut_mask = 16'h8000;
defparam \id_stage|BR|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out~58 (
// Equation(s):
// \if_stage|pc_src_mux|out~58_combout  = (\id_stage|BR|Equal0~3_combout ) # (((!\rst~input_o  & \ex_stage|Wrong_prediction~0_combout )) # (!\if_stage|pc_src_mux|out~46_combout ))

	.dataa(\rst~input_o ),
	.datab(\id_stage|BR|Equal0~3_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\if_stage|pc_src_mux|out~46_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~58_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~58 .lut_mask = 16'hDCFF;
defparam \if_stage|pc_src_mux|out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out[4]~71 (
// Equation(s):
// \if_stage|pc_src_mux|out[4]~71_combout  = (\if_stage|Add0~6_combout  & (((!\if_stage|pc_reg|DataOut [4] & \if_stage|pc_src_mux|out~52_combout )) # (!\if_stage|pc_src_mux|out~58_combout ))) # (!\if_stage|Add0~6_combout  & (!\if_stage|pc_reg|DataOut [4] & 
// ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\if_stage|Add0~6_combout ),
	.datab(\if_stage|pc_reg|DataOut [4]),
	.datac(\if_stage|pc_src_mux|out~58_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[4]~71 .lut_mask = 16'h3B0A;
defparam \if_stage|pc_src_mux|out[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N6
cycloneive_lcell_comb \id_stage|Add1~14 (
// Equation(s):
// \id_stage|Add1~14_combout  = (\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add1~12_combout ))) # (!\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add0~8_combout ))

	.dataa(\id_stage|Add0~8_combout ),
	.datab(\id_stage|Add1~12_combout ),
	.datac(\id_stage|PFC_to_EX~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_stage|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~14 .lut_mask = 16'hCACA;
defparam \id_stage|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y9_N7
dffeas \id_ex_buffer1|EX1_PFC[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[4] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N0
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~51 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~51_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[4]~21_combout )) # (!\id_ex_buffer1|EX1_is_jr~q  & ((\id_ex_buffer1|EX1_PFC [4])))))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\forwarding_stage|alu_oper1|out[4]~21_combout ),
	.datac(\ex_stage|Wrong_prediction~1_combout ),
	.datad(\id_ex_buffer1|EX1_PFC [4]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~51_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~51 .lut_mask = 16'h0D08;
defparam \id_ex_buffer2|EX2_PFC_to_IF~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y11_N1
dffeas \id_ex_buffer2|EX2_PFC_to_IF[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[4] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N18
cycloneive_lcell_comb \if_stage|pc_src_mux|out[4]~152 (
// Equation(s):
// \if_stage|pc_src_mux|out[4]~152_combout  = (!\rst~input_o  & (\id_ex_buffer2|EX2_PFC_to_IF [4] & \ex_stage|Wrong_prediction~0_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [4]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[4]~152_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[4]~152 .lut_mask = 16'h3000;
defparam \if_stage|pc_src_mux|out[4]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out[4]~70 (
// Equation(s):
// \if_stage|pc_src_mux|out[4]~70_combout  = (\if_stage|pc_src_mux|out~49_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[4]~21_combout )) # (!\id_ex_buffer1|EX1_is_jr~q  & ((\id_ex_buffer1|EX1_PFC [4])))))

	.dataa(\forwarding_stage|alu_oper1|out[4]~21_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\id_ex_buffer1|EX1_PFC [4]),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[4]~70 .lut_mask = 16'hB800;
defparam \if_stage|pc_src_mux|out[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N10
cycloneive_lcell_comb \if_stage|pc_src_mux|out[4]~69 (
// Equation(s):
// \if_stage|pc_src_mux|out[4]~69_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~8_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [4]))))

	.dataa(\id_stage|BR|BPU|predicted~1_combout ),
	.datab(\if_id_buffer|ID_INST [4]),
	.datac(\if_stage|pc_src_mux|out~47_combout ),
	.datad(\id_stage|Add0~8_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[4]~69 .lut_mask = 16'hE040;
defparam \if_stage|pc_src_mux|out[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out[4]~72 (
// Equation(s):
// \if_stage|pc_src_mux|out[4]~72_combout  = (\if_stage|pc_src_mux|out[4]~71_combout ) # ((\if_stage|pc_src_mux|out[4]~152_combout ) # ((\if_stage|pc_src_mux|out[4]~70_combout ) # (\if_stage|pc_src_mux|out[4]~69_combout )))

	.dataa(\if_stage|pc_src_mux|out[4]~71_combout ),
	.datab(\if_stage|pc_src_mux|out[4]~152_combout ),
	.datac(\if_stage|pc_src_mux|out[4]~70_combout ),
	.datad(\if_stage|pc_src_mux|out[4]~69_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[4]~72 .lut_mask = 16'hFFFE;
defparam \if_stage|pc_src_mux|out[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N14
cycloneive_lcell_comb \if_id_buffer|ID_opcode[8]~11 (
// Equation(s):
// \if_id_buffer|ID_opcode[8]~11_combout  = (\if_id_buffer|ID_PC[11]~0_combout  & (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [28])))) # (!\if_id_buffer|ID_PC[11]~0_combout  & 
// (((\if_id_buffer|ID_opcode [8]))))

	.dataa(\if_id_buffer|ID_PC[11]~0_combout ),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|ID_opcode [8]),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[8]~11 .lut_mask = 16'h7250;
defparam \if_id_buffer|ID_opcode[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N15
dffeas \if_id_buffer|ID_opcode[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[8] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N22
cycloneive_lcell_comb \id_stage|SDU|Equal4~2 (
// Equation(s):
// \id_stage|SDU|Equal4~2_combout  = (!\if_id_buffer|ID_opcode [10] & (\if_id_buffer|ID_opcode [3] & !\if_id_buffer|ID_opcode [1]))

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [10]),
	.datac(\if_id_buffer|ID_opcode [3]),
	.datad(\if_id_buffer|ID_opcode [1]),
	.cin(gnd),
	.combout(\id_stage|SDU|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|Equal4~2 .lut_mask = 16'h0030;
defparam \id_stage|SDU|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y8_N20
cycloneive_lcell_comb \id_stage|SDU|Equal4~3 (
// Equation(s):
// \id_stage|SDU|Equal4~3_combout  = (!\if_id_buffer|ID_opcode [8] & (\id_stage|SDU|Equal4~1_combout  & (\id_stage|SDU|Equal4~2_combout  & \id_stage|SDU|Equal4~0_combout )))

	.dataa(\if_id_buffer|ID_opcode [8]),
	.datab(\id_stage|SDU|Equal4~1_combout ),
	.datac(\id_stage|SDU|Equal4~2_combout ),
	.datad(\id_stage|SDU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|Equal4~3 .lut_mask = 16'h4000;
defparam \id_stage|SDU|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N0
cycloneive_lcell_comb \id_stage|SDU|PC_Write~0 (
// Equation(s):
// \id_stage|SDU|PC_Write~0_combout  = (\rst~input_o  & (!\id_stage|SDU|Equal4~3_combout  & (!\id_stage|SDU|always0~16_combout ))) # (!\rst~input_o  & ((\ex_stage|Wrong_prediction~0_combout ) # ((!\id_stage|SDU|Equal4~3_combout  & 
// !\id_stage|SDU|always0~16_combout ))))

	.dataa(\rst~input_o ),
	.datab(\id_stage|SDU|Equal4~3_combout ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|PC_Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|PC_Write~0 .lut_mask = 16'h5703;
defparam \id_stage|SDU|PC_Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y11_N21
dffeas \if_stage|pc_reg|DataOut[3] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[3] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[3]~67 (
// Equation(s):
// \if_stage|pc_src_mux|out[3]~67_combout  = (\if_stage|Add0~4_combout  & (((!\if_stage|pc_reg|DataOut [3] & \if_stage|pc_src_mux|out~52_combout )) # (!\if_stage|pc_src_mux|out~58_combout ))) # (!\if_stage|Add0~4_combout  & (!\if_stage|pc_reg|DataOut [3] & 
// ((\if_stage|pc_src_mux|out~52_combout ))))

	.dataa(\if_stage|Add0~4_combout ),
	.datab(\if_stage|pc_reg|DataOut [3]),
	.datac(\if_stage|pc_src_mux|out~58_combout ),
	.datad(\if_stage|pc_src_mux|out~52_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[3]~67 .lut_mask = 16'h3B0A;
defparam \if_stage|pc_src_mux|out[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N14
cycloneive_lcell_comb \id_stage|Add1~11 (
// Equation(s):
// \id_stage|Add1~11_combout  = (\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add1~9_combout ))) # (!\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add0~6_combout ))

	.dataa(\id_stage|PFC_to_EX~0_combout ),
	.datab(gnd),
	.datac(\id_stage|Add0~6_combout ),
	.datad(\id_stage|Add1~9_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~11 .lut_mask = 16'hFA50;
defparam \id_stage|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N15
dffeas \id_ex_buffer1|EX1_PFC[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N16
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~50 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~50_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & (\forwarding_stage|alu_oper1|out[3]~18_combout )) # (!\id_ex_buffer1|EX1_is_jr~q  & ((\id_ex_buffer1|EX1_PFC [3])))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\forwarding_stage|alu_oper1|out[3]~18_combout ),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\id_ex_buffer1|EX1_PFC [3]),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~50_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~50 .lut_mask = 16'h4540;
defparam \id_ex_buffer2|EX2_PFC_to_IF~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y11_N17
dffeas \id_ex_buffer2|EX2_PFC_to_IF[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~50_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[3] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[3]~151 (
// Equation(s):
// \if_stage|pc_src_mux|out[3]~151_combout  = (!\rst~input_o  & (\id_ex_buffer2|EX2_PFC_to_IF [3] & \ex_stage|Wrong_prediction~0_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [3]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[3]~151_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[3]~151 .lut_mask = 16'h3000;
defparam \if_stage|pc_src_mux|out[3]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out[3]~65 (
// Equation(s):
// \if_stage|pc_src_mux|out[3]~65_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~6_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [3]))))

	.dataa(\id_stage|BR|BPU|predicted~1_combout ),
	.datab(\if_id_buffer|ID_INST [3]),
	.datac(\if_stage|pc_src_mux|out~47_combout ),
	.datad(\id_stage|Add0~6_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[3]~65 .lut_mask = 16'hE040;
defparam \if_stage|pc_src_mux|out[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N24
cycloneive_lcell_comb \if_stage|pc_src_mux|out[3]~66 (
// Equation(s):
// \if_stage|pc_src_mux|out[3]~66_combout  = (\if_stage|pc_src_mux|out~49_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out[3]~18_combout ))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [3]))))

	.dataa(\if_stage|pc_src_mux|out~49_combout ),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\id_ex_buffer1|EX1_PFC [3]),
	.datad(\forwarding_stage|alu_oper1|out[3]~18_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[3]~66 .lut_mask = 16'hA820;
defparam \if_stage|pc_src_mux|out[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y11_N12
cycloneive_lcell_comb \if_stage|pc_src_mux|out[3]~68 (
// Equation(s):
// \if_stage|pc_src_mux|out[3]~68_combout  = (\if_stage|pc_src_mux|out[3]~67_combout ) # ((\if_stage|pc_src_mux|out[3]~151_combout ) # ((\if_stage|pc_src_mux|out[3]~65_combout ) # (\if_stage|pc_src_mux|out[3]~66_combout )))

	.dataa(\if_stage|pc_src_mux|out[3]~67_combout ),
	.datab(\if_stage|pc_src_mux|out[3]~151_combout ),
	.datac(\if_stage|pc_src_mux|out[3]~65_combout ),
	.datad(\if_stage|pc_src_mux|out[3]~66_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[3]~68 .lut_mask = 16'hFFFE;
defparam \if_stage|pc_src_mux|out[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N18
cycloneive_lcell_comb \if_id_buffer|ID_opcode[6]~8 (
// Equation(s):
// \if_id_buffer|ID_opcode[6]~8_combout  = (\if_id_buffer|ID_PC[11]~0_combout  & (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26])))) # (!\if_id_buffer|ID_PC[11]~0_combout  & 
// (((\if_id_buffer|ID_opcode [6]))))

	.dataa(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datab(\if_id_buffer|ID_PC[11]~0_combout ),
	.datac(\if_id_buffer|ID_opcode [6]),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[6]~8 .lut_mask = 16'h7430;
defparam \if_id_buffer|ID_opcode[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y8_N19
dffeas \if_id_buffer|ID_opcode[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[6] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N10
cycloneive_lcell_comb \id_stage|BR|BPU|Equal3~1 (
// Equation(s):
// \id_stage|BR|BPU|Equal3~1_combout  = (\if_id_buffer|ID_opcode [6] & !\if_id_buffer|ID_opcode [7])

	.dataa(gnd),
	.datab(\if_id_buffer|ID_opcode [6]),
	.datac(gnd),
	.datad(\if_id_buffer|ID_opcode [7]),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|Equal3~1 .lut_mask = 16'h00CC;
defparam \id_stage|BR|BPU|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N12
cycloneive_lcell_comb \id_stage|BR|BPU|Equal3~0 (
// Equation(s):
// \id_stage|BR|BPU|Equal3~0_combout  = (!\if_id_buffer|ID_opcode [11] & (!\if_id_buffer|ID_opcode [1] & (!\if_id_buffer|ID_opcode [10] & !\if_id_buffer|ID_opcode [3])))

	.dataa(\if_id_buffer|ID_opcode [11]),
	.datab(\if_id_buffer|ID_opcode [1]),
	.datac(\if_id_buffer|ID_opcode [10]),
	.datad(\if_id_buffer|ID_opcode [3]),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|Equal3~0 .lut_mask = 16'h0001;
defparam \id_stage|BR|BPU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N16
cycloneive_lcell_comb \id_stage|BR|BPU|Equal3~2 (
// Equation(s):
// \id_stage|BR|BPU|Equal3~2_combout  = (\id_stage|BR|BPU|Equal3~1_combout  & (\if_id_buffer|ID_opcode [8] & (\id_stage|SDU|Equal4~0_combout  & \id_stage|BR|BPU|Equal3~0_combout )))

	.dataa(\id_stage|BR|BPU|Equal3~1_combout ),
	.datab(\if_id_buffer|ID_opcode [8]),
	.datac(\id_stage|SDU|Equal4~0_combout ),
	.datad(\id_stage|BR|BPU|Equal3~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|Equal3~2 .lut_mask = 16'h8000;
defparam \id_stage|BR|BPU|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y8_N13
dffeas \id_stage|BR|BPU|predicted_to_EX (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_stage|BR|BPU|predicted~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_stage|BR|BPU|predicted_to_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_stage|BR|BPU|predicted_to_EX .is_wysiwyg = "true";
defparam \id_stage|BR|BPU|predicted_to_EX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N12
cycloneive_lcell_comb \id_stage|PFC_to_EX~0 (
// Equation(s):
// \id_stage|PFC_to_EX~0_combout  = (\id_stage|BR|BPU|predicted_to_EX~q  & ((\id_stage|BR|BPU|Equal2~1_combout ) # ((\id_stage|BR|BPU|Equal3~2_combout  & !\if_id_buffer|ID_opcode [9]))))

	.dataa(\id_stage|BR|BPU|Equal3~2_combout ),
	.datab(\id_stage|BR|BPU|Equal2~1_combout ),
	.datac(\id_stage|BR|BPU|predicted_to_EX~q ),
	.datad(\if_id_buffer|ID_opcode [9]),
	.cin(gnd),
	.combout(\id_stage|PFC_to_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|PFC_to_EX~0 .lut_mask = 16'hC0E0;
defparam \id_stage|PFC_to_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N8
cycloneive_lcell_comb \id_stage|Add1~8 (
// Equation(s):
// \id_stage|Add1~8_combout  = (\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add1~6_combout ))) # (!\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add0~4_combout ))

	.dataa(\id_stage|PFC_to_EX~0_combout ),
	.datab(\id_stage|Add0~4_combout ),
	.datac(gnd),
	.datad(\id_stage|Add1~6_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~8 .lut_mask = 16'hEE44;
defparam \id_stage|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N9
dffeas \id_ex_buffer1|EX1_PFC[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N6
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[2]~14 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[2]~14_combout  = (\id_ex_buffer1|EX1_rs1 [2] & \forwarding_stage|alu_oper1|out[0]~7_combout )

	.dataa(\id_ex_buffer1|EX1_rs1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[2]~14 .lut_mask = 16'hAA00;
defparam \forwarding_stage|alu_oper1|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N0
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[2]~15 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[2]~15_combout  = (\idhaz~3_combout  & (((\ex_stage|Add0~7_combout )))) # (!\idhaz~3_combout  & ((\forwarding_stage|alu_oper1|out[2]~14_combout ) # ((\forwarding_stage|alu_oper1|out[2]~13_combout ))))

	.dataa(\forwarding_stage|alu_oper1|out[2]~14_combout ),
	.datab(\ex_stage|Add0~7_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[2]~13_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[2]~15 .lut_mask = 16'hCFCA;
defparam \forwarding_stage|alu_oper1|out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N24
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~49 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~49_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out[2]~15_combout ))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [2]))))

	.dataa(\id_ex_buffer1|EX1_PFC [2]),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\forwarding_stage|alu_oper1|out[2]~15_combout ),
	.datad(\ex_stage|Wrong_prediction~1_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~49_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~49 .lut_mask = 16'h00E2;
defparam \id_ex_buffer2|EX2_PFC_to_IF~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y10_N25
dffeas \id_ex_buffer2|EX2_PFC_to_IF[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[2] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out[2]~150 (
// Equation(s):
// \if_stage|pc_src_mux|out[2]~150_combout  = (!\rst~input_o  & (\id_ex_buffer2|EX2_PFC_to_IF [2] & \ex_stage|Wrong_prediction~0_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\id_ex_buffer2|EX2_PFC_to_IF [2]),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[2]~150 .lut_mask = 16'h3000;
defparam \if_stage|pc_src_mux|out[2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N14
cycloneive_lcell_comb \if_stage|pc_src_mux|out[2]~63 (
// Equation(s):
// \if_stage|pc_src_mux|out[2]~63_combout  = (\if_stage|pc_reg|DataOut [2] & (((\if_stage|Add0~2_combout  & !\if_stage|pc_src_mux|out~58_combout )))) # (!\if_stage|pc_reg|DataOut [2] & ((\if_stage|pc_src_mux|out~52_combout ) # ((\if_stage|Add0~2_combout  & 
// !\if_stage|pc_src_mux|out~58_combout ))))

	.dataa(\if_stage|pc_reg|DataOut [2]),
	.datab(\if_stage|pc_src_mux|out~52_combout ),
	.datac(\if_stage|Add0~2_combout ),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[2]~63 .lut_mask = 16'h44F4;
defparam \if_stage|pc_src_mux|out[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[2]~61 (
// Equation(s):
// \if_stage|pc_src_mux|out[2]~61_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\id_stage|BR|BPU|predicted~1_combout  & ((\id_stage|Add0~4_combout ))) # (!\id_stage|BR|BPU|predicted~1_combout  & (\if_id_buffer|ID_INST [2]))))

	.dataa(\id_stage|BR|BPU|predicted~1_combout ),
	.datab(\if_id_buffer|ID_INST [2]),
	.datac(\id_stage|Add0~4_combout ),
	.datad(\if_stage|pc_src_mux|out~47_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[2]~61 .lut_mask = 16'hE400;
defparam \if_stage|pc_src_mux|out[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N20
cycloneive_lcell_comb \if_stage|pc_src_mux|out[2]~62 (
// Equation(s):
// \if_stage|pc_src_mux|out[2]~62_combout  = (\if_stage|pc_src_mux|out~49_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out[2]~15_combout ))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [2]))))

	.dataa(\id_ex_buffer1|EX1_PFC [2]),
	.datab(\id_ex_buffer1|EX1_is_jr~q ),
	.datac(\forwarding_stage|alu_oper1|out[2]~15_combout ),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[2]~62 .lut_mask = 16'hE200;
defparam \if_stage|pc_src_mux|out[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N6
cycloneive_lcell_comb \if_stage|pc_src_mux|out[2]~64 (
// Equation(s):
// \if_stage|pc_src_mux|out[2]~64_combout  = (\if_stage|pc_src_mux|out[2]~150_combout ) # ((\if_stage|pc_src_mux|out[2]~63_combout ) # ((\if_stage|pc_src_mux|out[2]~61_combout ) # (\if_stage|pc_src_mux|out[2]~62_combout )))

	.dataa(\if_stage|pc_src_mux|out[2]~150_combout ),
	.datab(\if_stage|pc_src_mux|out[2]~63_combout ),
	.datac(\if_stage|pc_src_mux|out[2]~61_combout ),
	.datad(\if_stage|pc_src_mux|out[2]~62_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[2]~64 .lut_mask = 16'hFFFE;
defparam \if_stage|pc_src_mux|out[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N24
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~4 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~4_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [19] & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]) # 
// ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]) # (!\if_id_buffer|Equal0~0_combout )))) # (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [19] & 
// (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] & (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26] & \if_id_buffer|Equal0~0_combout )))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [19]),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~4 .lut_mask = 16'hE8AA;
defparam \if_id_buffer|ID_rd_ind~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N8
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~5 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~5_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~4_combout ) # ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [14] & \if_id_buffer|Equal0~1_combout ))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [14]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal0~1_combout ),
	.datad(\if_id_buffer|ID_rd_ind~4_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~5 .lut_mask = 16'h3320;
defparam \if_id_buffer|ID_rd_ind~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N9
dffeas \if_id_buffer|ID_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[3] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N22
cycloneive_lcell_comb \id_ex_buffer1|EX1_rd_ind~2 (
// Equation(s):
// \id_ex_buffer1|EX1_rd_ind~2_combout  = (\if_id_buffer|ID_rd_ind [3] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_rd_ind [3]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rd_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind~2 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_rd_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N23
dffeas \id_ex_buffer1|EX1_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rd_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind[3] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N28
cycloneive_lcell_comb \id_ex_buffer2|EX2_rd_ind~2 (
// Equation(s):
// \id_ex_buffer2|EX2_rd_ind~2_combout  = (\id_ex_buffer1|EX1_rd_ind [3] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(\id_ex_buffer1|EX1_rd_ind [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_rd_ind~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind~2 .lut_mask = 16'hB0B0;
defparam \id_ex_buffer2|EX2_rd_ind~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N29
dffeas \id_ex_buffer2|EX2_rd_ind[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_rd_ind~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_rd_ind [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_rd_ind[3] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_rd_ind[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N6
cycloneive_lcell_comb \idhaz~1 (
// Equation(s):
// \idhaz~1_combout  = (\id_ex_buffer2|EX2_rd_ind [3] & (\id_ex_buffer1|EX1_rs1_ind [3] & (\id_ex_buffer2|EX2_rd_ind [2] $ (!\id_ex_buffer1|EX1_rs1_ind [2])))) # (!\id_ex_buffer2|EX2_rd_ind [3] & (!\id_ex_buffer1|EX1_rs1_ind [3] & (\id_ex_buffer2|EX2_rd_ind 
// [2] $ (!\id_ex_buffer1|EX1_rs1_ind [2]))))

	.dataa(\id_ex_buffer2|EX2_rd_ind [3]),
	.datab(\id_ex_buffer2|EX2_rd_ind [2]),
	.datac(\id_ex_buffer1|EX1_rs1_ind [3]),
	.datad(\id_ex_buffer1|EX1_rs1_ind [2]),
	.cin(gnd),
	.combout(\idhaz~1_combout ),
	.cout());
// synopsys translate_off
defparam \idhaz~1 .lut_mask = 16'h8421;
defparam \idhaz~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N20
cycloneive_lcell_comb \idhaz~3 (
// Equation(s):
// \idhaz~3_combout  = (\idhaz~1_combout  & (\idhaz~0_combout  & \idhaz~2_combout ))

	.dataa(\idhaz~1_combout ),
	.datab(\idhaz~0_combout ),
	.datac(gnd),
	.datad(\idhaz~2_combout ),
	.cin(gnd),
	.combout(\idhaz~3_combout ),
	.cout());
// synopsys translate_off
defparam \idhaz~3 .lut_mask = 16'h8800;
defparam \idhaz~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N14
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out~10 (
// Equation(s):
// \forwarding_stage|alu_oper1|out~10_combout  = (\idhaz~3_combout  & ((\id_ex_buffer2|EX2_is_jal~q  & (\ex_stage|Add0~3_combout )) # (!\id_ex_buffer2|EX2_is_jal~q  & ((\ex_stage|alu|res [1])))))

	.dataa(\idhaz~3_combout ),
	.datab(\ex_stage|Add0~3_combout ),
	.datac(\ex_stage|alu|res [1]),
	.datad(\id_ex_buffer2|EX2_is_jal~q ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out~10 .lut_mask = 16'h88A0;
defparam \forwarding_stage|alu_oper1|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y9_N0
cycloneive_lcell_comb \id_stage|Add1~5 (
// Equation(s):
// \id_stage|Add1~5_combout  = (\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add1~3_combout ))) # (!\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add0~2_combout ))

	.dataa(gnd),
	.datab(\id_stage|PFC_to_EX~0_combout ),
	.datac(\id_stage|Add0~2_combout ),
	.datad(\id_stage|Add1~3_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~5 .lut_mask = 16'hFC30;
defparam \id_stage|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y9_N1
dffeas \id_ex_buffer1|EX1_PFC[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[1] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[1]~55 (
// Equation(s):
// \if_stage|pc_src_mux|out[1]~55_combout  = (\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out~10_combout ) # ((\forwarding_stage|alu_oper1|out[1]~12_combout )))) # (!\id_ex_buffer1|EX1_is_jr~q  & (((\id_ex_buffer1|EX1_PFC [1]))))

	.dataa(\forwarding_stage|alu_oper1|out~10_combout ),
	.datab(\id_ex_buffer1|EX1_PFC [1]),
	.datac(\id_ex_buffer1|EX1_is_jr~q ),
	.datad(\forwarding_stage|alu_oper1|out[1]~12_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[1]~55 .lut_mask = 16'hFCAC;
defparam \if_stage|pc_src_mux|out[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N0
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~56 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~56_combout  = (\if_stage|pc_src_mux|out[1]~55_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\if_stage|pc_src_mux|out[1]~55_combout ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~56_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~56 .lut_mask = 16'hC0F0;
defparam \id_ex_buffer2|EX2_PFC_to_IF~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y9_N1
dffeas \id_ex_buffer2|EX2_PFC_to_IF[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~56_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[1] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N22
cycloneive_lcell_comb \if_stage|pc_src_mux|out[1]~59 (
// Equation(s):
// \if_stage|pc_src_mux|out[1]~59_combout  = (\if_stage|Add0~0_combout  & (((!\if_stage|pc_reg|DataOut [1] & \if_stage|pc_src_mux|out~52_combout )) # (!\if_stage|pc_src_mux|out~58_combout ))) # (!\if_stage|Add0~0_combout  & (!\if_stage|pc_reg|DataOut [1] & 
// (\if_stage|pc_src_mux|out~52_combout )))

	.dataa(\if_stage|Add0~0_combout ),
	.datab(\if_stage|pc_reg|DataOut [1]),
	.datac(\if_stage|pc_src_mux|out~52_combout ),
	.datad(\if_stage|pc_src_mux|out~58_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[1]~59 .lut_mask = 16'h30BA;
defparam \if_stage|pc_src_mux|out[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out[1]~56 (
// Equation(s):
// \if_stage|pc_src_mux|out[1]~56_combout  = (\id_stage|BR|BPU|predicted~1_combout  & (\id_stage|Add0~2_combout )) # (!\id_stage|BR|BPU|predicted~1_combout  & ((\if_id_buffer|ID_INST [1])))

	.dataa(\id_stage|BR|BPU|predicted~1_combout ),
	.datab(\id_stage|Add0~2_combout ),
	.datac(gnd),
	.datad(\if_id_buffer|ID_INST [1]),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[1]~56 .lut_mask = 16'hDD88;
defparam \if_stage|pc_src_mux|out[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N2
cycloneive_lcell_comb \if_stage|pc_src_mux|out[1]~57 (
// Equation(s):
// \if_stage|pc_src_mux|out[1]~57_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\if_stage|pc_src_mux|out[1]~56_combout ) # ((\if_stage|pc_src_mux|out~49_combout  & \if_stage|pc_src_mux|out[1]~55_combout )))) # (!\if_stage|pc_src_mux|out~47_combout  & 
// (\if_stage|pc_src_mux|out~49_combout  & (\if_stage|pc_src_mux|out[1]~55_combout )))

	.dataa(\if_stage|pc_src_mux|out~47_combout ),
	.datab(\if_stage|pc_src_mux|out~49_combout ),
	.datac(\if_stage|pc_src_mux|out[1]~55_combout ),
	.datad(\if_stage|pc_src_mux|out[1]~56_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[1]~57 .lut_mask = 16'hEAC0;
defparam \if_stage|pc_src_mux|out[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y10_N0
cycloneive_lcell_comb \if_stage|pc_src_mux|out[1]~60 (
// Equation(s):
// \if_stage|pc_src_mux|out[1]~60_combout  = (\if_stage|pc_src_mux|out[1]~59_combout ) # ((\if_stage|pc_src_mux|out[1]~57_combout ) # ((\id_ex_buffer2|EX2_PFC_to_IF [1] & \ex_stage|Wrong_prediction~1_combout )))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [1]),
	.datab(\ex_stage|Wrong_prediction~1_combout ),
	.datac(\if_stage|pc_src_mux|out[1]~59_combout ),
	.datad(\if_stage|pc_src_mux|out[1]~57_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[1]~60 .lut_mask = 16'hFFF8;
defparam \if_stage|pc_src_mux|out[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N24
cycloneive_lcell_comb \if_id_buffer|ID_INST~0 (
// Equation(s):
// \if_id_buffer|ID_INST~0_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_INST~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_INST~0 .lut_mask = 16'h0F00;
defparam \if_id_buffer|ID_INST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y9_N1
dffeas \if_id_buffer|ID_INST[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id_buffer|ID_INST~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_INST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_INST[0] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_INST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N30
cycloneive_lcell_comb \if_stage|pc_src_mux|out[0]~48 (
// Equation(s):
// \if_stage|pc_src_mux|out[0]~48_combout  = (\if_stage|pc_src_mux|out~47_combout  & ((\id_stage|BR|BPU|predicted~1_combout  & (\id_stage|Add0~0_combout )) # (!\id_stage|BR|BPU|predicted~1_combout  & ((\if_id_buffer|ID_INST [0])))))

	.dataa(\id_stage|Add0~0_combout ),
	.datab(\if_id_buffer|ID_INST [0]),
	.datac(\id_stage|BR|BPU|predicted~1_combout ),
	.datad(\if_stage|pc_src_mux|out~47_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[0]~48 .lut_mask = 16'hAC00;
defparam \if_stage|pc_src_mux|out[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N16
cycloneive_lcell_comb \id_stage|Add1~2 (
// Equation(s):
// \id_stage|Add1~2_combout  = (\id_stage|PFC_to_EX~0_combout  & ((\id_stage|Add1~0_combout ))) # (!\id_stage|PFC_to_EX~0_combout  & (\id_stage|Add0~0_combout ))

	.dataa(\id_stage|PFC_to_EX~0_combout ),
	.datab(\id_stage|Add0~0_combout ),
	.datac(gnd),
	.datad(\id_stage|Add1~0_combout ),
	.cin(gnd),
	.combout(\id_stage|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|Add1~2 .lut_mask = 16'hEE44;
defparam \id_stage|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N17
dffeas \id_ex_buffer1|EX1_PFC[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_stage|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_stage|SDU|IF_ID_flush~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_PFC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_PFC[0] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_PFC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N4
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[0]~8 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[0]~8_combout  = (\forwarding_stage|alu_oper1|out[0]~7_combout  & \id_ex_buffer1|EX1_rs1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\forwarding_stage|alu_oper1|out[0]~7_combout ),
	.datad(\id_ex_buffer1|EX1_rs1 [0]),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[0]~8 .lut_mask = 16'hF000;
defparam \forwarding_stage|alu_oper1|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y10_N10
cycloneive_lcell_comb \forwarding_stage|alu_oper1|out[0]~9 (
// Equation(s):
// \forwarding_stage|alu_oper1|out[0]~9_combout  = (\idhaz~3_combout  & (\ex_stage|Add0~2_combout )) # (!\idhaz~3_combout  & (((\forwarding_stage|alu_oper1|out[0]~8_combout ) # (\forwarding_stage|alu_oper1|out[0]~6_combout ))))

	.dataa(\ex_stage|Add0~2_combout ),
	.datab(\forwarding_stage|alu_oper1|out[0]~8_combout ),
	.datac(\idhaz~3_combout ),
	.datad(\forwarding_stage|alu_oper1|out[0]~6_combout ),
	.cin(gnd),
	.combout(\forwarding_stage|alu_oper1|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \forwarding_stage|alu_oper1|out[0]~9 .lut_mask = 16'hAFAC;
defparam \forwarding_stage|alu_oper1|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N10
cycloneive_lcell_comb \id_ex_buffer2|EX2_PFC_to_IF~48 (
// Equation(s):
// \id_ex_buffer2|EX2_PFC_to_IF~48_combout  = (!\ex_stage|Wrong_prediction~1_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out[0]~9_combout ))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [0]))))

	.dataa(\ex_stage|Wrong_prediction~1_combout ),
	.datab(\id_ex_buffer1|EX1_PFC [0]),
	.datac(\forwarding_stage|alu_oper1|out[0]~9_combout ),
	.datad(\id_ex_buffer1|EX1_is_jr~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_PFC_to_IF~48_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF~48 .lut_mask = 16'h5044;
defparam \id_ex_buffer2|EX2_PFC_to_IF~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y7_N11
dffeas \id_ex_buffer2|EX2_PFC_to_IF[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_PFC_to_IF~48_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_PFC_to_IF [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_PFC_to_IF[0] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_PFC_to_IF[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N8
cycloneive_lcell_comb \if_stage|pc_src_mux|out[0]~149 (
// Equation(s):
// \if_stage|pc_src_mux|out[0]~149_combout  = (\id_ex_buffer2|EX2_PFC_to_IF [0] & (!\rst~input_o  & \ex_stage|Wrong_prediction~0_combout ))

	.dataa(\id_ex_buffer2|EX2_PFC_to_IF [0]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[0]~149_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[0]~149 .lut_mask = 16'h2200;
defparam \if_stage|pc_src_mux|out[0]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N26
cycloneive_lcell_comb \if_stage|pc_src_mux|out~51 (
// Equation(s):
// \if_stage|pc_src_mux|out~51_combout  = (!\id_stage|BR|Equal1~3_combout  & (!\id_stage|BR|Equal0~3_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|BR|Equal1~3_combout ),
	.datad(\id_stage|BR|Equal0~3_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out~51_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out~51 .lut_mask = 16'h000D;
defparam \if_stage|pc_src_mux|out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N4
cycloneive_lcell_comb \if_stage|pc_src_mux|out[0]~53 (
// Equation(s):
// \if_stage|pc_src_mux|out[0]~53_combout  = (\if_stage|pc_reg|DataOut [0] & (((\if_stage|pc_src_mux|out~51_combout  & !\id_stage|BR|PC_src[0]~0_combout )))) # (!\if_stage|pc_reg|DataOut [0] & (\if_stage|pc_src_mux|out~52_combout ))

	.dataa(\if_stage|pc_src_mux|out~52_combout ),
	.datab(\if_stage|pc_reg|DataOut [0]),
	.datac(\if_stage|pc_src_mux|out~51_combout ),
	.datad(\id_stage|BR|PC_src[0]~0_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[0]~53 .lut_mask = 16'h22E2;
defparam \if_stage|pc_src_mux|out[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N28
cycloneive_lcell_comb \if_stage|pc_src_mux|out[0]~50 (
// Equation(s):
// \if_stage|pc_src_mux|out[0]~50_combout  = (\if_stage|pc_src_mux|out~49_combout  & ((\id_ex_buffer1|EX1_is_jr~q  & ((\forwarding_stage|alu_oper1|out[0]~9_combout ))) # (!\id_ex_buffer1|EX1_is_jr~q  & (\id_ex_buffer1|EX1_PFC [0]))))

	.dataa(\id_ex_buffer1|EX1_is_jr~q ),
	.datab(\id_ex_buffer1|EX1_PFC [0]),
	.datac(\forwarding_stage|alu_oper1|out[0]~9_combout ),
	.datad(\if_stage|pc_src_mux|out~49_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[0]~50 .lut_mask = 16'hE400;
defparam \if_stage|pc_src_mux|out[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N16
cycloneive_lcell_comb \if_stage|pc_src_mux|out[0]~54 (
// Equation(s):
// \if_stage|pc_src_mux|out[0]~54_combout  = (\if_stage|pc_src_mux|out[0]~48_combout ) # ((\if_stage|pc_src_mux|out[0]~149_combout ) # ((\if_stage|pc_src_mux|out[0]~53_combout ) # (\if_stage|pc_src_mux|out[0]~50_combout )))

	.dataa(\if_stage|pc_src_mux|out[0]~48_combout ),
	.datab(\if_stage|pc_src_mux|out[0]~149_combout ),
	.datac(\if_stage|pc_src_mux|out[0]~53_combout ),
	.datad(\if_stage|pc_src_mux|out[0]~50_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_src_mux|out[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_src_mux|out[0]~54 .lut_mask = 16'hFFFE;
defparam \if_stage|pc_src_mux|out[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N10
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~6 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~6_combout  = (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [18]) # 
// ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26] & \if_id_buffer|Equal0~0_combout )))) # (!\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27] & 
// (\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [18] & ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]) # (!\if_id_buffer|Equal0~0_combout ))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [27]),
	.datab(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [18]),
	.datac(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [26]),
	.datad(\if_id_buffer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~6 .lut_mask = 16'hE8CC;
defparam \if_id_buffer|ID_rd_ind~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N30
cycloneive_lcell_comb \if_id_buffer|ID_rd_ind~7 (
// Equation(s):
// \if_id_buffer|ID_rd_ind~7_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & ((\if_id_buffer|ID_rd_ind~6_combout ) # ((\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [13] & \if_id_buffer|Equal0~1_combout ))))

	.dataa(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [13]),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal0~1_combout ),
	.datad(\if_id_buffer|ID_rd_ind~6_combout ),
	.cin(gnd),
	.combout(\if_id_buffer|ID_rd_ind~7_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind~7 .lut_mask = 16'h3320;
defparam \if_id_buffer|ID_rd_ind~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y12_N31
dffeas \if_id_buffer|ID_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_rd_ind~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_rd_ind[2] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N16
cycloneive_lcell_comb \id_ex_buffer1|EX1_rd_ind~3 (
// Equation(s):
// \id_ex_buffer1|EX1_rd_ind~3_combout  = (\if_id_buffer|ID_rd_ind [2] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\if_id_buffer|ID_rd_ind [2]),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_rd_ind~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind~3 .lut_mask = 16'h008C;
defparam \id_ex_buffer1|EX1_rd_ind~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N17
dffeas \id_ex_buffer1|EX1_rd_ind[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_rd_ind~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_rd_ind [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_rd_ind[2] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_rd_ind[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N12
cycloneive_lcell_comb \id_stage|SDU|always0~5 (
// Equation(s):
// \id_stage|SDU|always0~5_combout  = (\id_ex_buffer1|EX1_rd_ind [2] & (\if_id_buffer|ID_rs2_ind [2] & (\id_ex_buffer1|EX1_rd_ind [3] $ (!\if_id_buffer|ID_rs2_ind [3])))) # (!\id_ex_buffer1|EX1_rd_ind [2] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\id_ex_buffer1|EX1_rd_ind [3] $ (!\if_id_buffer|ID_rs2_ind [3]))))

	.dataa(\id_ex_buffer1|EX1_rd_ind [2]),
	.datab(\id_ex_buffer1|EX1_rd_ind [3]),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\if_id_buffer|ID_rs2_ind [3]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~5 .lut_mask = 16'h8421;
defparam \id_stage|SDU|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N30
cycloneive_lcell_comb \id_stage|SDU|always0~4 (
// Equation(s):
// \id_stage|SDU|always0~4_combout  = (\id_ex_buffer1|EX1_rd_ind [0] & (\if_id_buffer|ID_rs2_ind [0] & (\id_ex_buffer1|EX1_rd_ind [1] $ (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_ex_buffer1|EX1_rd_ind [0] & (!\if_id_buffer|ID_rs2_ind [0] & 
// (\id_ex_buffer1|EX1_rd_ind [1] $ (!\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_ex_buffer1|EX1_rd_ind [0]),
	.datab(\id_ex_buffer1|EX1_rd_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [1]),
	.datad(\if_id_buffer|ID_rs2_ind [0]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~4 .lut_mask = 16'h8241;
defparam \id_stage|SDU|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N16
cycloneive_lcell_comb \id_stage|SDU|always0~6 (
// Equation(s):
// \id_stage|SDU|always0~6_combout  = (\id_ex_buffer1|EX1_rd_indzero~q  & (\id_ex_buffer1|EX1_memread~q  & (\if_id_buffer|ID_rs2_ind [4] $ (!\id_ex_buffer1|EX1_rd_ind [4]))))

	.dataa(\id_ex_buffer1|EX1_rd_indzero~q ),
	.datab(\id_ex_buffer1|EX1_memread~q ),
	.datac(\if_id_buffer|ID_rs2_ind [4]),
	.datad(\id_ex_buffer1|EX1_rd_ind [4]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~6 .lut_mask = 16'h8008;
defparam \id_stage|SDU|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N26
cycloneive_lcell_comb \id_stage|SDU|always0~7 (
// Equation(s):
// \id_stage|SDU|always0~7_combout  = (\id_stage|SDU|always0~5_combout  & (\id_stage|SDU|always0~4_combout  & \id_stage|SDU|always0~6_combout ))

	.dataa(\id_stage|SDU|always0~5_combout ),
	.datab(gnd),
	.datac(\id_stage|SDU|always0~4_combout ),
	.datad(\id_stage|SDU|always0~6_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~7 .lut_mask = 16'hA000;
defparam \id_stage|SDU|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N2
cycloneive_lcell_comb \id_stage|SDU|always0~8 (
// Equation(s):
// \id_stage|SDU|always0~8_combout  = (\id_ex_buffer2|EX2_rd_ind [0] & (\if_id_buffer|ID_rs1_ind [0] & (\id_ex_buffer2|EX2_rd_ind [1] $ (!\if_id_buffer|ID_rs1_ind [1])))) # (!\id_ex_buffer2|EX2_rd_ind [0] & (!\if_id_buffer|ID_rs1_ind [0] & 
// (\id_ex_buffer2|EX2_rd_ind [1] $ (!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\id_ex_buffer2|EX2_rd_ind [0]),
	.datab(\if_id_buffer|ID_rs1_ind [0]),
	.datac(\id_ex_buffer2|EX2_rd_ind [1]),
	.datad(\if_id_buffer|ID_rs1_ind [1]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~8 .lut_mask = 16'h9009;
defparam \id_stage|SDU|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N4
cycloneive_lcell_comb \id_stage|SDU|always0~9 (
// Equation(s):
// \id_stage|SDU|always0~9_combout  = (\id_ex_buffer2|EX2_rd_ind [2] & (\if_id_buffer|ID_rs1_ind [2] & (\if_id_buffer|ID_rs1_ind [3] $ (!\id_ex_buffer2|EX2_rd_ind [3])))) # (!\id_ex_buffer2|EX2_rd_ind [2] & (!\if_id_buffer|ID_rs1_ind [2] & 
// (\if_id_buffer|ID_rs1_ind [3] $ (!\id_ex_buffer2|EX2_rd_ind [3]))))

	.dataa(\id_ex_buffer2|EX2_rd_ind [2]),
	.datab(\if_id_buffer|ID_rs1_ind [2]),
	.datac(\if_id_buffer|ID_rs1_ind [3]),
	.datad(\id_ex_buffer2|EX2_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~9 .lut_mask = 16'h9009;
defparam \id_stage|SDU|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N10
cycloneive_lcell_comb \id_stage|SDU|always0~10 (
// Equation(s):
// \id_stage|SDU|always0~10_combout  = (\id_ex_buffer2|EX2_rd_indzero~q  & (\id_ex_buffer2|EX2_memread~q  & (\if_id_buffer|ID_rs1_ind [4] $ (!\id_ex_buffer2|EX2_rd_ind [4]))))

	.dataa(\id_ex_buffer2|EX2_rd_indzero~q ),
	.datab(\if_id_buffer|ID_rs1_ind [4]),
	.datac(\id_ex_buffer2|EX2_rd_ind [4]),
	.datad(\id_ex_buffer2|EX2_memread~q ),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~10 .lut_mask = 16'h8200;
defparam \id_stage|SDU|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N0
cycloneive_lcell_comb \id_stage|SDU|always0~11 (
// Equation(s):
// \id_stage|SDU|always0~11_combout  = (\id_stage|SDU|always0~8_combout  & (\id_stage|SDU|always0~9_combout  & \id_stage|SDU|always0~10_combout ))

	.dataa(\id_stage|SDU|always0~8_combout ),
	.datab(gnd),
	.datac(\id_stage|SDU|always0~9_combout ),
	.datad(\id_stage|SDU|always0~10_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~11 .lut_mask = 16'hA000;
defparam \id_stage|SDU|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N24
cycloneive_lcell_comb \id_stage|SDU|always0~13 (
// Equation(s):
// \id_stage|SDU|always0~13_combout  = (\id_ex_buffer2|EX2_rd_ind [2] & (\if_id_buffer|ID_rs2_ind [2] & (\if_id_buffer|ID_rs2_ind [3] $ (!\id_ex_buffer2|EX2_rd_ind [3])))) # (!\id_ex_buffer2|EX2_rd_ind [2] & (!\if_id_buffer|ID_rs2_ind [2] & 
// (\if_id_buffer|ID_rs2_ind [3] $ (!\id_ex_buffer2|EX2_rd_ind [3]))))

	.dataa(\id_ex_buffer2|EX2_rd_ind [2]),
	.datab(\if_id_buffer|ID_rs2_ind [3]),
	.datac(\if_id_buffer|ID_rs2_ind [2]),
	.datad(\id_ex_buffer2|EX2_rd_ind [3]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~13 .lut_mask = 16'h8421;
defparam \id_stage|SDU|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N6
cycloneive_lcell_comb \id_stage|SDU|always0~12 (
// Equation(s):
// \id_stage|SDU|always0~12_combout  = (\id_ex_buffer2|EX2_rd_ind [0] & (\if_id_buffer|ID_rs2_ind [0] & (\id_ex_buffer2|EX2_rd_ind [1] $ (!\if_id_buffer|ID_rs2_ind [1])))) # (!\id_ex_buffer2|EX2_rd_ind [0] & (!\if_id_buffer|ID_rs2_ind [0] & 
// (\id_ex_buffer2|EX2_rd_ind [1] $ (!\if_id_buffer|ID_rs2_ind [1]))))

	.dataa(\id_ex_buffer2|EX2_rd_ind [0]),
	.datab(\id_ex_buffer2|EX2_rd_ind [1]),
	.datac(\if_id_buffer|ID_rs2_ind [0]),
	.datad(\if_id_buffer|ID_rs2_ind [1]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~12 .lut_mask = 16'h8421;
defparam \id_stage|SDU|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N2
cycloneive_lcell_comb \id_stage|SDU|always0~14 (
// Equation(s):
// \id_stage|SDU|always0~14_combout  = (\id_ex_buffer2|EX2_rd_indzero~q  & (\id_ex_buffer2|EX2_memread~q  & (\if_id_buffer|ID_rs2_ind [4] $ (!\id_ex_buffer2|EX2_rd_ind [4]))))

	.dataa(\id_ex_buffer2|EX2_rd_indzero~q ),
	.datab(\if_id_buffer|ID_rs2_ind [4]),
	.datac(\id_ex_buffer2|EX2_rd_ind [4]),
	.datad(\id_ex_buffer2|EX2_memread~q ),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~14 .lut_mask = 16'h8200;
defparam \id_stage|SDU|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N8
cycloneive_lcell_comb \id_stage|SDU|always0~15 (
// Equation(s):
// \id_stage|SDU|always0~15_combout  = (\id_stage|SDU|always0~13_combout  & (\id_stage|SDU|always0~12_combout  & \id_stage|SDU|always0~14_combout ))

	.dataa(gnd),
	.datab(\id_stage|SDU|always0~13_combout ),
	.datac(\id_stage|SDU|always0~12_combout ),
	.datad(\id_stage|SDU|always0~14_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~15 .lut_mask = 16'hC000;
defparam \id_stage|SDU|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N14
cycloneive_lcell_comb \id_stage|SDU|always0~1 (
// Equation(s):
// \id_stage|SDU|always0~1_combout  = (\id_ex_buffer1|EX1_rd_ind [2] & (\if_id_buffer|ID_rs1_ind [2] & (\id_ex_buffer1|EX1_rd_ind [3] $ (!\if_id_buffer|ID_rs1_ind [3])))) # (!\id_ex_buffer1|EX1_rd_ind [2] & (!\if_id_buffer|ID_rs1_ind [2] & 
// (\id_ex_buffer1|EX1_rd_ind [3] $ (!\if_id_buffer|ID_rs1_ind [3]))))

	.dataa(\id_ex_buffer1|EX1_rd_ind [2]),
	.datab(\id_ex_buffer1|EX1_rd_ind [3]),
	.datac(\if_id_buffer|ID_rs1_ind [3]),
	.datad(\if_id_buffer|ID_rs1_ind [2]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~1 .lut_mask = 16'h8241;
defparam \id_stage|SDU|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N4
cycloneive_lcell_comb \id_stage|SDU|always0~0 (
// Equation(s):
// \id_stage|SDU|always0~0_combout  = (\if_id_buffer|ID_rs1_ind [0] & (\id_ex_buffer1|EX1_rd_ind [0] & (\id_ex_buffer1|EX1_rd_ind [1] $ (!\if_id_buffer|ID_rs1_ind [1])))) # (!\if_id_buffer|ID_rs1_ind [0] & (!\id_ex_buffer1|EX1_rd_ind [0] & 
// (\id_ex_buffer1|EX1_rd_ind [1] $ (!\if_id_buffer|ID_rs1_ind [1]))))

	.dataa(\if_id_buffer|ID_rs1_ind [0]),
	.datab(\id_ex_buffer1|EX1_rd_ind [1]),
	.datac(\if_id_buffer|ID_rs1_ind [1]),
	.datad(\id_ex_buffer1|EX1_rd_ind [0]),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~0 .lut_mask = 16'h8241;
defparam \id_stage|SDU|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N18
cycloneive_lcell_comb \id_stage|SDU|always0~2 (
// Equation(s):
// \id_stage|SDU|always0~2_combout  = (\id_ex_buffer1|EX1_rd_indzero~q  & (\id_ex_buffer1|EX1_memread~q  & (\id_ex_buffer1|EX1_rd_ind [4] $ (!\if_id_buffer|ID_rs1_ind [4]))))

	.dataa(\id_ex_buffer1|EX1_rd_indzero~q ),
	.datab(\id_ex_buffer1|EX1_rd_ind [4]),
	.datac(\if_id_buffer|ID_rs1_ind [4]),
	.datad(\id_ex_buffer1|EX1_memread~q ),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~2 .lut_mask = 16'h8200;
defparam \id_stage|SDU|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N28
cycloneive_lcell_comb \id_stage|SDU|always0~3 (
// Equation(s):
// \id_stage|SDU|always0~3_combout  = (\id_stage|SDU|always0~1_combout  & (\id_stage|SDU|always0~0_combout  & \id_stage|SDU|always0~2_combout ))

	.dataa(\id_stage|SDU|always0~1_combout ),
	.datab(gnd),
	.datac(\id_stage|SDU|always0~0_combout ),
	.datad(\id_stage|SDU|always0~2_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~3 .lut_mask = 16'hA000;
defparam \id_stage|SDU|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N22
cycloneive_lcell_comb \id_stage|SDU|always0~16 (
// Equation(s):
// \id_stage|SDU|always0~16_combout  = (\id_stage|SDU|always0~7_combout ) # ((\id_stage|SDU|always0~11_combout ) # ((\id_stage|SDU|always0~15_combout ) # (\id_stage|SDU|always0~3_combout )))

	.dataa(\id_stage|SDU|always0~7_combout ),
	.datab(\id_stage|SDU|always0~11_combout ),
	.datac(\id_stage|SDU|always0~15_combout ),
	.datad(\id_stage|SDU|always0~3_combout ),
	.cin(gnd),
	.combout(\id_stage|SDU|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|always0~16 .lut_mask = 16'hFFFE;
defparam \id_stage|SDU|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y12_N2
cycloneive_lcell_comb \id_stage|SDU|IF_ID_flush~0 (
// Equation(s):
// \id_stage|SDU|IF_ID_flush~0_combout  = (!\id_stage|SDU|always0~16_combout  & (\id_stage|SDU|Equal4~3_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\id_stage|SDU|always0~16_combout ),
	.datab(\id_stage|SDU|Equal4~3_combout ),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_stage|SDU|IF_ID_flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|IF_ID_flush~0 .lut_mask = 16'h4404;
defparam \id_stage|SDU|IF_ID_flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N10
cycloneive_lcell_comb \if_id_buffer|ID_opcode~2 (
// Equation(s):
// \if_id_buffer|ID_opcode~2_combout  = (!\id_stage|SDU|IF_ID_flush~0_combout  & (\if_id_buffer|Equal0~1_combout  & \if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\id_stage|SDU|IF_ID_flush~0_combout ),
	.datac(\if_id_buffer|Equal0~1_combout ),
	.datad(\if_stage|inst_mem|instructionmemory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\if_id_buffer|ID_opcode~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id_buffer|ID_opcode~2 .lut_mask = 16'h3000;
defparam \if_id_buffer|ID_opcode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N11
dffeas \if_id_buffer|ID_opcode[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\if_id_buffer|ID_opcode~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\if_id_buffer|ID_PC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id_buffer|ID_opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id_buffer|ID_opcode[4] .is_wysiwyg = "true";
defparam \if_id_buffer|ID_opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N12
cycloneive_lcell_comb \id_stage|SDU|Equal4~0 (
// Equation(s):
// \id_stage|SDU|Equal4~0_combout  = (!\if_id_buffer|ID_opcode [4] & (!\if_id_buffer|ID_opcode [5] & (!\if_id_buffer|ID_opcode [0] & !\if_id_buffer|ID_opcode [2])))

	.dataa(\if_id_buffer|ID_opcode [4]),
	.datab(\if_id_buffer|ID_opcode [5]),
	.datac(\if_id_buffer|ID_opcode [0]),
	.datad(\if_id_buffer|ID_opcode [2]),
	.cin(gnd),
	.combout(\id_stage|SDU|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|SDU|Equal4~0 .lut_mask = 16'h0001;
defparam \id_stage|SDU|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N26
cycloneive_lcell_comb \id_stage|BR|BPU|Equal2~0 (
// Equation(s):
// \id_stage|BR|BPU|Equal2~0_combout  = (!\if_id_buffer|ID_opcode [10] & (!\if_id_buffer|ID_opcode [7] & (\if_id_buffer|ID_opcode [8] & !\if_id_buffer|ID_opcode [9])))

	.dataa(\if_id_buffer|ID_opcode [10]),
	.datab(\if_id_buffer|ID_opcode [7]),
	.datac(\if_id_buffer|ID_opcode [8]),
	.datad(\if_id_buffer|ID_opcode [9]),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|Equal2~0 .lut_mask = 16'h0010;
defparam \id_stage|BR|BPU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y8_N4
cycloneive_lcell_comb \id_stage|BR|BPU|Equal2~1 (
// Equation(s):
// \id_stage|BR|BPU|Equal2~1_combout  = (\id_stage|SDU|Equal4~0_combout  & (\id_stage|BR|Equal2~0_combout  & (\id_stage|BR|BPU|Equal2~0_combout  & \id_stage|BR|Equal0~0_combout )))

	.dataa(\id_stage|SDU|Equal4~0_combout ),
	.datab(\id_stage|BR|Equal2~0_combout ),
	.datac(\id_stage|BR|BPU|Equal2~0_combout ),
	.datad(\id_stage|BR|Equal0~0_combout ),
	.cin(gnd),
	.combout(\id_stage|BR|BPU|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_stage|BR|BPU|Equal2~1 .lut_mask = 16'h8000;
defparam \id_stage|BR|BPU|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_is_beq~0 (
// Equation(s):
// \id_ex_buffer1|EX1_is_beq~0_combout  = (\id_stage|BR|BPU|Equal2~1_combout  & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|BR|BPU|Equal2~1_combout ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_is_beq~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_beq~0 .lut_mask = 16'h00C4;
defparam \id_ex_buffer1|EX1_is_beq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y8_N27
dffeas \id_ex_buffer1|EX1_is_beq (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_is_beq~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_is_beq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_beq .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_is_beq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y12_N22
cycloneive_lcell_comb \id_ex_buffer2|EX2_is_beq~0 (
// Equation(s):
// \id_ex_buffer2|EX2_is_beq~0_combout  = (\id_ex_buffer1|EX1_is_beq~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_is_beq~q ),
	.datab(\ex_stage|Wrong_prediction~0_combout ),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_is_beq~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_is_beq~0 .lut_mask = 16'hAA22;
defparam \id_ex_buffer2|EX2_is_beq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y10_N23
dffeas \id_ex_buffer2|EX2_is_beq (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_is_beq~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_is_beq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_is_beq .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_is_beq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N4
cycloneive_lcell_comb \id_ex_buffer1|EX1_is_bne~0 (
// Equation(s):
// \id_ex_buffer1|EX1_is_bne~0_combout  = (\id_stage|BR|BPU|Equal3~2_combout  & (!\id_stage|SDU|IF_ID_flush~1_combout  & !\if_id_buffer|ID_opcode [9]))

	.dataa(\id_stage|BR|BPU|Equal3~2_combout ),
	.datab(gnd),
	.datac(\id_stage|SDU|IF_ID_flush~1_combout ),
	.datad(\if_id_buffer|ID_opcode [9]),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_is_bne~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_bne~0 .lut_mask = 16'h000A;
defparam \id_ex_buffer1|EX1_is_bne~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y8_N5
dffeas \id_ex_buffer1|EX1_is_bne (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_is_bne~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_is_bne~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_is_bne .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_is_bne .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N8
cycloneive_lcell_comb \id_ex_buffer2|EX2_is_bne~0 (
// Equation(s):
// \id_ex_buffer2|EX2_is_bne~0_combout  = (\id_ex_buffer1|EX1_is_bne~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\id_ex_buffer1|EX1_is_bne~q ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_is_bne~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_is_bne~0 .lut_mask = 16'hF500;
defparam \id_ex_buffer2|EX2_is_bne~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y10_N9
dffeas \id_ex_buffer2|EX2_is_bne (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_is_bne~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_is_bne~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_is_bne .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_is_bne .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y10_N18
cycloneive_lcell_comb \id_ex_buffer1|EX1_predicted~0 (
// Equation(s):
// \id_ex_buffer1|EX1_predicted~0_combout  = (\id_stage|BR|BPU|predicted_to_EX~q  & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\id_stage|BR|BPU|predicted_to_EX~q ),
	.datac(\rst~input_o ),
	.datad(\id_stage|SDU|always0~16_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_predicted~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_predicted~0 .lut_mask = 16'h00C4;
defparam \id_ex_buffer1|EX1_predicted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y10_N19
dffeas \id_ex_buffer1|EX1_predicted (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_predicted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_predicted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_predicted .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_predicted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N30
cycloneive_lcell_comb \id_ex_buffer2|EX2_predicted~0 (
// Equation(s):
// \id_ex_buffer2|EX2_predicted~0_combout  = (\id_ex_buffer1|EX1_predicted~q  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_predicted~q ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_predicted~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_predicted~0 .lut_mask = 16'hA0AA;
defparam \id_ex_buffer2|EX2_predicted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y10_N31
dffeas \id_ex_buffer2|EX2_predicted (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer2|EX2_predicted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_predicted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_predicted .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_predicted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N0
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~9 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~9_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [17] & ((\id_ex_buffer2|EX2_ALU_OPER2 [16] $ (\id_ex_buffer2|EX2_ALU_OPER1 [16])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [17]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [17] & 
// ((\id_ex_buffer2|EX2_ALU_OPER2 [17]) # (\id_ex_buffer2|EX2_ALU_OPER2 [16] $ (\id_ex_buffer2|EX2_ALU_OPER1 [16]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [17]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [16]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [16]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [17]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~9 .lut_mask = 16'h7DBE;
defparam \ex_stage|BDU|cmp1|or1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y10_N6
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~10 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~10_combout  = (\ex_stage|BDU|cmp1|xor18~combout ) # ((\ex_stage|BDU|cmp1|or1~9_combout ) # (\id_ex_buffer2|EX2_ALU_OPER2 [19] $ (\id_ex_buffer2|EX2_ALU_OPER1 [19])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [19]),
	.datab(\ex_stage|BDU|cmp1|xor18~combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [19]),
	.datad(\ex_stage|BDU|cmp1|or1~9_combout ),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~10 .lut_mask = 16'hFFDE;
defparam \ex_stage|BDU|cmp1|or1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y10_N12
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~11 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~11_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [21] & ((\id_ex_buffer2|EX2_ALU_OPER2 [20] $ (\id_ex_buffer2|EX2_ALU_OPER1 [20])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [21]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [21] & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [21]) # (\id_ex_buffer2|EX2_ALU_OPER2 [20] $ (\id_ex_buffer2|EX2_ALU_OPER1 [20]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [21]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [20]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [21]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [20]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~11 .lut_mask = 16'h7BDE;
defparam \ex_stage|BDU|cmp1|or1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N2
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~12 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~12_combout  = (\ex_stage|BDU|cmp1|xor22~combout ) # ((\ex_stage|BDU|cmp1|or1~11_combout ) # (\id_ex_buffer2|EX2_ALU_OPER1 [23] $ (\id_ex_buffer2|EX2_ALU_OPER2 [23])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [23]),
	.datab(\ex_stage|BDU|cmp1|xor22~combout ),
	.datac(\ex_stage|BDU|cmp1|or1~11_combout ),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [23]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~12 .lut_mask = 16'hFDFE;
defparam \ex_stage|BDU|cmp1|or1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N16
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~13 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~13_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [25] & ((\id_ex_buffer2|EX2_ALU_OPER1 [24] $ (\id_ex_buffer2|EX2_ALU_OPER2 [24])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [25]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [25] & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [25]) # (\id_ex_buffer2|EX2_ALU_OPER1 [24] $ (\id_ex_buffer2|EX2_ALU_OPER2 [24]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [25]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [24]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [24]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [25]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~13 .lut_mask = 16'h7DBE;
defparam \ex_stage|BDU|cmp1|or1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N14
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~14 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~14_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [27] & ((\id_ex_buffer2|EX2_ALU_OPER2 [26] $ (\id_ex_buffer2|EX2_ALU_OPER1 [26])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [27]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [27] & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [27]) # (\id_ex_buffer2|EX2_ALU_OPER2 [26] $ (\id_ex_buffer2|EX2_ALU_OPER1 [26]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [27]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [26]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [26]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [27]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~14 .lut_mask = 16'h7DBE;
defparam \ex_stage|BDU|cmp1|or1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y10_N4
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~15 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~15_combout  = (\ex_stage|BDU|cmp1|or1~13_combout ) # (\ex_stage|BDU|cmp1|or1~14_combout )

	.dataa(gnd),
	.datab(\ex_stage|BDU|cmp1|or1~13_combout ),
	.datac(\ex_stage|BDU|cmp1|or1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~15 .lut_mask = 16'hFCFC;
defparam \ex_stage|BDU|cmp1|or1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N16
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~16 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~16_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [30] & ((\id_ex_buffer2|EX2_ALU_OPER2 [31] $ (\id_ex_buffer2|EX2_ALU_OPER1 [31])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [30]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [30] & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [30]) # (\id_ex_buffer2|EX2_ALU_OPER2 [31] $ (\id_ex_buffer2|EX2_ALU_OPER1 [31]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [30]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [31]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [30]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [31]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~16 .lut_mask = 16'h7BDE;
defparam \ex_stage|BDU|cmp1|or1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N30
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~17 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~17_combout  = (\ex_stage|BDU|cmp1|xor28~combout ) # ((\ex_stage|BDU|cmp1|xor29~combout ) # ((\ex_stage|BDU|cmp1|or1~15_combout ) # (\ex_stage|BDU|cmp1|or1~16_combout )))

	.dataa(\ex_stage|BDU|cmp1|xor28~combout ),
	.datab(\ex_stage|BDU|cmp1|xor29~combout ),
	.datac(\ex_stage|BDU|cmp1|or1~15_combout ),
	.datad(\ex_stage|BDU|cmp1|or1~16_combout ),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~17 .lut_mask = 16'hFFFE;
defparam \ex_stage|BDU|cmp1|or1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N26
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~4 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~4_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [8] & ((\id_ex_buffer2|EX2_ALU_OPER2 [9] $ (\id_ex_buffer2|EX2_ALU_OPER1 [9])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [8]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [8] & ((\id_ex_buffer2|EX2_ALU_OPER2 
// [8]) # (\id_ex_buffer2|EX2_ALU_OPER2 [9] $ (\id_ex_buffer2|EX2_ALU_OPER1 [9]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [8]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [9]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [8]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [9]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~4 .lut_mask = 16'h7BDE;
defparam \ex_stage|BDU|cmp1|or1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N14
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~5 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~5_combout  = (\ex_stage|BDU|cmp1|or1~4_combout ) # ((\ex_stage|BDU|cmp1|xor10~combout ) # (\id_ex_buffer2|EX2_ALU_OPER2 [11] $ (\id_ex_buffer2|EX2_ALU_OPER1 [11])))

	.dataa(\ex_stage|BDU|cmp1|or1~4_combout ),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [11]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [11]),
	.datad(\ex_stage|BDU|cmp1|xor10~combout ),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~5 .lut_mask = 16'hFFBE;
defparam \ex_stage|BDU|cmp1|or1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N8
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~6 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~6_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [13] & ((\id_ex_buffer2|EX2_ALU_OPER2 [12] $ (\id_ex_buffer2|EX2_ALU_OPER1 [12])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [13]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [13] & 
// ((\id_ex_buffer2|EX2_ALU_OPER1 [13]) # (\id_ex_buffer2|EX2_ALU_OPER2 [12] $ (\id_ex_buffer2|EX2_ALU_OPER1 [12]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [13]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [12]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [13]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [12]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~6 .lut_mask = 16'h7BDE;
defparam \ex_stage|BDU|cmp1|or1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N0
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~7 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~7_combout  = (\ex_stage|BDU|cmp1|or1~6_combout ) # ((\ex_stage|BDU|cmp1|xor14~combout ) # (\id_ex_buffer2|EX2_ALU_OPER2 [15] $ (\id_ex_buffer2|EX2_ALU_OPER1 [15])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [15]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER1 [15]),
	.datac(\ex_stage|BDU|cmp1|or1~6_combout ),
	.datad(\ex_stage|BDU|cmp1|xor14~combout ),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~7 .lut_mask = 16'hFFF6;
defparam \ex_stage|BDU|cmp1|or1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N18
cycloneive_lcell_comb \ex_stage|BDU|cmp1|xor6 (
// Equation(s):
// \ex_stage|BDU|cmp1|xor6~combout  = \id_ex_buffer2|EX2_ALU_OPER1 [6] $ (\id_ex_buffer2|EX2_ALU_OPER2 [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [6]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER2 [6]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|xor6 .lut_mask = 16'h0FF0;
defparam \ex_stage|BDU|cmp1|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N0
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~2 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~2_combout  = (\id_ex_buffer2|EX2_ALU_OPER2 [4] & ((\id_ex_buffer2|EX2_ALU_OPER2 [5] $ (\id_ex_buffer2|EX2_ALU_OPER1 [5])) # (!\id_ex_buffer2|EX2_ALU_OPER1 [4]))) # (!\id_ex_buffer2|EX2_ALU_OPER2 [4] & ((\id_ex_buffer2|EX2_ALU_OPER1 
// [4]) # (\id_ex_buffer2|EX2_ALU_OPER2 [5] $ (\id_ex_buffer2|EX2_ALU_OPER1 [5]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [4]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [5]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [5]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [4]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~2 .lut_mask = 16'h7DBE;
defparam \ex_stage|BDU|cmp1|or1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N14
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~3 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~3_combout  = (\ex_stage|BDU|cmp1|xor6~combout ) # ((\ex_stage|BDU|cmp1|or1~2_combout ) # (\id_ex_buffer2|EX2_ALU_OPER2 [7] $ (\id_ex_buffer2|EX2_ALU_OPER1 [7])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER2 [7]),
	.datab(\ex_stage|BDU|cmp1|xor6~combout ),
	.datac(\id_ex_buffer2|EX2_ALU_OPER1 [7]),
	.datad(\ex_stage|BDU|cmp1|or1~2_combout ),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~3 .lut_mask = 16'hFFDE;
defparam \ex_stage|BDU|cmp1|or1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N4
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~0 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~0_combout  = (\id_ex_buffer2|EX2_ALU_OPER1 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 [1] $ (\id_ex_buffer2|EX2_ALU_OPER1 [1])) # (!\id_ex_buffer2|EX2_ALU_OPER2 [0]))) # (!\id_ex_buffer2|EX2_ALU_OPER1 [0] & ((\id_ex_buffer2|EX2_ALU_OPER2 
// [0]) # (\id_ex_buffer2|EX2_ALU_OPER2 [1] $ (\id_ex_buffer2|EX2_ALU_OPER1 [1]))))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [0]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [1]),
	.datac(\id_ex_buffer2|EX2_ALU_OPER2 [0]),
	.datad(\id_ex_buffer2|EX2_ALU_OPER1 [1]),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~0 .lut_mask = 16'h7BDE;
defparam \ex_stage|BDU|cmp1|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N10
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~1 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~1_combout  = (\ex_stage|BDU|cmp1|or1~0_combout ) # ((\ex_stage|BDU|cmp1|xor2~combout ) # (\id_ex_buffer2|EX2_ALU_OPER1 [3] $ (\id_ex_buffer2|EX2_ALU_OPER2 [3])))

	.dataa(\id_ex_buffer2|EX2_ALU_OPER1 [3]),
	.datab(\id_ex_buffer2|EX2_ALU_OPER2 [3]),
	.datac(\ex_stage|BDU|cmp1|or1~0_combout ),
	.datad(\ex_stage|BDU|cmp1|xor2~combout ),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~1 .lut_mask = 16'hFFF6;
defparam \ex_stage|BDU|cmp1|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N12
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~8 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~8_combout  = (\ex_stage|BDU|cmp1|or1~5_combout ) # ((\ex_stage|BDU|cmp1|or1~7_combout ) # ((\ex_stage|BDU|cmp1|or1~3_combout ) # (\ex_stage|BDU|cmp1|or1~1_combout )))

	.dataa(\ex_stage|BDU|cmp1|or1~5_combout ),
	.datab(\ex_stage|BDU|cmp1|or1~7_combout ),
	.datac(\ex_stage|BDU|cmp1|or1~3_combout ),
	.datad(\ex_stage|BDU|cmp1|or1~1_combout ),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~8 .lut_mask = 16'hFFFE;
defparam \ex_stage|BDU|cmp1|or1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N24
cycloneive_lcell_comb \ex_stage|BDU|cmp1|or1~18 (
// Equation(s):
// \ex_stage|BDU|cmp1|or1~18_combout  = (\ex_stage|BDU|cmp1|or1~10_combout ) # ((\ex_stage|BDU|cmp1|or1~12_combout ) # ((\ex_stage|BDU|cmp1|or1~17_combout ) # (\ex_stage|BDU|cmp1|or1~8_combout )))

	.dataa(\ex_stage|BDU|cmp1|or1~10_combout ),
	.datab(\ex_stage|BDU|cmp1|or1~12_combout ),
	.datac(\ex_stage|BDU|cmp1|or1~17_combout ),
	.datad(\ex_stage|BDU|cmp1|or1~8_combout ),
	.cin(gnd),
	.combout(\ex_stage|BDU|cmp1|or1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|BDU|cmp1|or1~18 .lut_mask = 16'hFFFE;
defparam \ex_stage|BDU|cmp1|or1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y10_N14
cycloneive_lcell_comb \ex_stage|Wrong_prediction~0 (
// Equation(s):
// \ex_stage|Wrong_prediction~0_combout  = \id_ex_buffer2|EX2_predicted~q  $ (((\ex_stage|BDU|cmp1|or1~18_combout  & ((\id_ex_buffer2|EX2_is_bne~q ))) # (!\ex_stage|BDU|cmp1|or1~18_combout  & (\id_ex_buffer2|EX2_is_beq~q ))))

	.dataa(\id_ex_buffer2|EX2_is_beq~q ),
	.datab(\id_ex_buffer2|EX2_is_bne~q ),
	.datac(\id_ex_buffer2|EX2_predicted~q ),
	.datad(\ex_stage|BDU|cmp1|or1~18_combout ),
	.cin(gnd),
	.combout(\ex_stage|Wrong_prediction~0_combout ),
	.cout());
// synopsys translate_off
defparam \ex_stage|Wrong_prediction~0 .lut_mask = 16'h3C5A;
defparam \ex_stage|Wrong_prediction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N26
cycloneive_lcell_comb \id_ex_buffer1|EX1_opcode~1 (
// Equation(s):
// \id_ex_buffer1|EX1_opcode~1_combout  = (\if_id_buffer|ID_opcode [10] & (!\id_stage|SDU|always0~16_combout  & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout ))))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\if_id_buffer|ID_opcode [10]),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer1|EX1_opcode~1_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode~1 .lut_mask = 16'h0C04;
defparam \id_ex_buffer1|EX1_opcode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y8_N27
dffeas \id_ex_buffer1|EX1_opcode[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\id_ex_buffer1|EX1_opcode~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer1|EX1_opcode [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer1|EX1_opcode[10] .is_wysiwyg = "true";
defparam \id_ex_buffer1|EX1_opcode[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N30
cycloneive_lcell_comb \id_ex_buffer2|EX2_opcode~0 (
// Equation(s):
// \id_ex_buffer2|EX2_opcode~0_combout  = (\id_ex_buffer1|EX1_opcode [10] & ((\rst~input_o ) # (!\ex_stage|Wrong_prediction~0_combout )))

	.dataa(\id_ex_buffer1|EX1_opcode [10]),
	.datab(gnd),
	.datac(\ex_stage|Wrong_prediction~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\id_ex_buffer2|EX2_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode~0 .lut_mask = 16'hAA0A;
defparam \id_ex_buffer2|EX2_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N31
dffeas \id_ex_buffer2|EX2_opcode[10] (
	.clk(\hlt_logic~combout ),
	.d(\id_ex_buffer2|EX2_opcode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex_buffer2|EX2_opcode [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex_buffer2|EX2_opcode[10] .is_wysiwyg = "true";
defparam \id_ex_buffer2|EX2_opcode[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N21
dffeas \ex_mem_buffer|MEM_opcode[10] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [10]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[10] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N3
dffeas \ex_mem_buffer|MEM_opcode[11] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [11]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[11] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N11
dffeas \ex_mem_buffer|MEM_opcode[9] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [9]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[9] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N18
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode[8]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_opcode[8]~feeder_combout  = \id_ex_buffer2|EX2_opcode [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_opcode [8]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[8]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_opcode[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N19
dffeas \ex_mem_buffer|MEM_opcode[8] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_opcode[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[8] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N10
cycloneive_lcell_comb \mem_wb_buffer|Equal0~0 (
// Equation(s):
// \mem_wb_buffer|Equal0~0_combout  = (\ex_mem_buffer|MEM_opcode [10] & (\ex_mem_buffer|MEM_opcode [11] & (\ex_mem_buffer|MEM_opcode [9] & \ex_mem_buffer|MEM_opcode [8])))

	.dataa(\ex_mem_buffer|MEM_opcode [10]),
	.datab(\ex_mem_buffer|MEM_opcode [11]),
	.datac(\ex_mem_buffer|MEM_opcode [9]),
	.datad(\ex_mem_buffer|MEM_opcode [8]),
	.cin(gnd),
	.combout(\mem_wb_buffer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|Equal0~0 .lut_mask = 16'h8000;
defparam \mem_wb_buffer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N22
cycloneive_lcell_comb \ex_mem_buffer|MEM_opcode[6]~feeder (
// Equation(s):
// \ex_mem_buffer|MEM_opcode[6]~feeder_combout  = \id_ex_buffer2|EX2_opcode [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex_buffer2|EX2_opcode [6]),
	.cin(gnd),
	.combout(\ex_mem_buffer|MEM_opcode[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[6]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem_buffer|MEM_opcode[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N23
dffeas \ex_mem_buffer|MEM_opcode[6] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\ex_mem_buffer|MEM_opcode[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[6] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N11
dffeas \ex_mem_buffer|MEM_opcode[5] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[5] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N5
dffeas \ex_mem_buffer|MEM_opcode[7] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[7] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N25
dffeas \ex_mem_buffer|MEM_opcode[4] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[4] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N4
cycloneive_lcell_comb \mem_wb_buffer|Equal0~1 (
// Equation(s):
// \mem_wb_buffer|Equal0~1_combout  = (\ex_mem_buffer|MEM_opcode [6] & (!\ex_mem_buffer|MEM_opcode [5] & (\ex_mem_buffer|MEM_opcode [7] & !\ex_mem_buffer|MEM_opcode [4])))

	.dataa(\ex_mem_buffer|MEM_opcode [6]),
	.datab(\ex_mem_buffer|MEM_opcode [5]),
	.datac(\ex_mem_buffer|MEM_opcode [7]),
	.datad(\ex_mem_buffer|MEM_opcode [4]),
	.cin(gnd),
	.combout(\mem_wb_buffer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|Equal0~1 .lut_mask = 16'h0020;
defparam \mem_wb_buffer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N7
dffeas \ex_mem_buffer|MEM_opcode[1] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[1] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N25
dffeas \ex_mem_buffer|MEM_opcode[2] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[2] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N13
dffeas \ex_mem_buffer|MEM_opcode[3] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[3] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N29
dffeas \ex_mem_buffer|MEM_opcode[0] (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex_buffer2|EX2_opcode [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem_buffer|MEM_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem_buffer|MEM_opcode[0] .is_wysiwyg = "true";
defparam \ex_mem_buffer|MEM_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N12
cycloneive_lcell_comb \mem_wb_buffer|Equal0~2 (
// Equation(s):
// \mem_wb_buffer|Equal0~2_combout  = (!\ex_mem_buffer|MEM_opcode [1] & (!\ex_mem_buffer|MEM_opcode [2] & (!\ex_mem_buffer|MEM_opcode [3] & !\ex_mem_buffer|MEM_opcode [0])))

	.dataa(\ex_mem_buffer|MEM_opcode [1]),
	.datab(\ex_mem_buffer|MEM_opcode [2]),
	.datac(\ex_mem_buffer|MEM_opcode [3]),
	.datad(\ex_mem_buffer|MEM_opcode [0]),
	.cin(gnd),
	.combout(\mem_wb_buffer|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|Equal0~2 .lut_mask = 16'h0001;
defparam \mem_wb_buffer|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N16
cycloneive_lcell_comb \mem_wb_buffer|Equal0~3 (
// Equation(s):
// \mem_wb_buffer|Equal0~3_combout  = (\mem_wb_buffer|Equal0~0_combout  & (\mem_wb_buffer|Equal0~1_combout  & \mem_wb_buffer|Equal0~2_combout ))

	.dataa(\mem_wb_buffer|Equal0~0_combout ),
	.datab(gnd),
	.datac(\mem_wb_buffer|Equal0~1_combout ),
	.datad(\mem_wb_buffer|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mem_wb_buffer|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb_buffer|Equal0~3 .lut_mask = 16'hA000;
defparam \mem_wb_buffer|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N17
dffeas \mem_wb_buffer|hlt (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\mem_wb_buffer|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_buffer|hlt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_buffer|hlt .is_wysiwyg = "true";
defparam \mem_wb_buffer|hlt .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \input_clk~input (
	.i(input_clk),
	.ibar(gnd),
	.o(\input_clk~input_o ));
// synopsys translate_off
defparam \input_clk~input .bus_hold = "false";
defparam \input_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N22
cycloneive_lcell_comb hlt_logic(
// Equation(s):
// \hlt_logic~combout  = LCELL((\mem_wb_buffer|hlt~q ) # (\input_clk~input_o ))

	.dataa(gnd),
	.datab(\mem_wb_buffer|hlt~q ),
	.datac(gnd),
	.datad(\input_clk~input_o ),
	.cin(gnd),
	.combout(\hlt_logic~combout ),
	.cout());
// synopsys translate_off
defparam hlt_logic.lut_mask = 16'hFFCC;
defparam hlt_logic.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \hlt_logic~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hlt_logic~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hlt_logic~clkctrl_outclk ));
// synopsys translate_off
defparam \hlt_logic~clkctrl .clock_type = "global clock";
defparam \hlt_logic~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y7_N20
cycloneive_lcell_comb \if_stage|pc_reg|DataOut[0]~0 (
// Equation(s):
// \if_stage|pc_reg|DataOut[0]~0_combout  = !\if_stage|pc_src_mux|out[0]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_stage|pc_src_mux|out[0]~54_combout ),
	.cin(gnd),
	.combout(\if_stage|pc_reg|DataOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[0]~0 .lut_mask = 16'h00FF;
defparam \if_stage|pc_reg|DataOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y7_N21
dffeas \if_stage|pc_reg|DataOut[0] (
	.clk(!\hlt_logic~clkctrl_outclk ),
	.d(\if_stage|pc_reg|DataOut[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\id_stage|SDU|PC_Write~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_stage|pc_reg|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_stage|pc_reg|DataOut[0] .is_wysiwyg = "true";
defparam \if_stage|pc_reg|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N0
cycloneive_lcell_comb \cycles_consumed[0]~93 (
// Equation(s):
// \cycles_consumed[0]~93_combout  = !\cycles_consumed[0]~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cycles_consumed[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cycles_consumed[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cycles_consumed[0]~93 .lut_mask = 16'h0F0F;
defparam \cycles_consumed[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y72_N1
dffeas \cycles_consumed[0]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[0]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[0]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N2
cycloneive_lcell_comb \cycles_consumed[1]~31 (
// Equation(s):
// \cycles_consumed[1]~31_combout  = (\cycles_consumed[0]~reg0_q  & (\cycles_consumed[1]~reg0_q  $ (VCC))) # (!\cycles_consumed[0]~reg0_q  & (\cycles_consumed[1]~reg0_q  & VCC))
// \cycles_consumed[1]~32  = CARRY((\cycles_consumed[0]~reg0_q  & \cycles_consumed[1]~reg0_q ))

	.dataa(\cycles_consumed[0]~reg0_q ),
	.datab(\cycles_consumed[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cycles_consumed[1]~31_combout ),
	.cout(\cycles_consumed[1]~32 ));
// synopsys translate_off
defparam \cycles_consumed[1]~31 .lut_mask = 16'h6688;
defparam \cycles_consumed[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y72_N3
dffeas \cycles_consumed[1]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[1]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N4
cycloneive_lcell_comb \cycles_consumed[2]~33 (
// Equation(s):
// \cycles_consumed[2]~33_combout  = (\cycles_consumed[2]~reg0_q  & (!\cycles_consumed[1]~32 )) # (!\cycles_consumed[2]~reg0_q  & ((\cycles_consumed[1]~32 ) # (GND)))
// \cycles_consumed[2]~34  = CARRY((!\cycles_consumed[1]~32 ) # (!\cycles_consumed[2]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[1]~32 ),
	.combout(\cycles_consumed[2]~33_combout ),
	.cout(\cycles_consumed[2]~34 ));
// synopsys translate_off
defparam \cycles_consumed[2]~33 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N5
dffeas \cycles_consumed[2]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[2]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N6
cycloneive_lcell_comb \cycles_consumed[3]~35 (
// Equation(s):
// \cycles_consumed[3]~35_combout  = (\cycles_consumed[3]~reg0_q  & (\cycles_consumed[2]~34  $ (GND))) # (!\cycles_consumed[3]~reg0_q  & (!\cycles_consumed[2]~34  & VCC))
// \cycles_consumed[3]~36  = CARRY((\cycles_consumed[3]~reg0_q  & !\cycles_consumed[2]~34 ))

	.dataa(\cycles_consumed[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[2]~34 ),
	.combout(\cycles_consumed[3]~35_combout ),
	.cout(\cycles_consumed[3]~36 ));
// synopsys translate_off
defparam \cycles_consumed[3]~35 .lut_mask = 16'hA50A;
defparam \cycles_consumed[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N7
dffeas \cycles_consumed[3]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[3]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[3]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N8
cycloneive_lcell_comb \cycles_consumed[4]~37 (
// Equation(s):
// \cycles_consumed[4]~37_combout  = (\cycles_consumed[4]~reg0_q  & (!\cycles_consumed[3]~36 )) # (!\cycles_consumed[4]~reg0_q  & ((\cycles_consumed[3]~36 ) # (GND)))
// \cycles_consumed[4]~38  = CARRY((!\cycles_consumed[3]~36 ) # (!\cycles_consumed[4]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[3]~36 ),
	.combout(\cycles_consumed[4]~37_combout ),
	.cout(\cycles_consumed[4]~38 ));
// synopsys translate_off
defparam \cycles_consumed[4]~37 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N9
dffeas \cycles_consumed[4]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[4]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[4]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N10
cycloneive_lcell_comb \cycles_consumed[5]~39 (
// Equation(s):
// \cycles_consumed[5]~39_combout  = (\cycles_consumed[5]~reg0_q  & (\cycles_consumed[4]~38  $ (GND))) # (!\cycles_consumed[5]~reg0_q  & (!\cycles_consumed[4]~38  & VCC))
// \cycles_consumed[5]~40  = CARRY((\cycles_consumed[5]~reg0_q  & !\cycles_consumed[4]~38 ))

	.dataa(\cycles_consumed[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[4]~38 ),
	.combout(\cycles_consumed[5]~39_combout ),
	.cout(\cycles_consumed[5]~40 ));
// synopsys translate_off
defparam \cycles_consumed[5]~39 .lut_mask = 16'hA50A;
defparam \cycles_consumed[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N11
dffeas \cycles_consumed[5]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[5]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N12
cycloneive_lcell_comb \cycles_consumed[6]~41 (
// Equation(s):
// \cycles_consumed[6]~41_combout  = (\cycles_consumed[6]~reg0_q  & (!\cycles_consumed[5]~40 )) # (!\cycles_consumed[6]~reg0_q  & ((\cycles_consumed[5]~40 ) # (GND)))
// \cycles_consumed[6]~42  = CARRY((!\cycles_consumed[5]~40 ) # (!\cycles_consumed[6]~reg0_q ))

	.dataa(\cycles_consumed[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[5]~40 ),
	.combout(\cycles_consumed[6]~41_combout ),
	.cout(\cycles_consumed[6]~42 ));
// synopsys translate_off
defparam \cycles_consumed[6]~41 .lut_mask = 16'h5A5F;
defparam \cycles_consumed[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N13
dffeas \cycles_consumed[6]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[6]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[6]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N14
cycloneive_lcell_comb \cycles_consumed[7]~43 (
// Equation(s):
// \cycles_consumed[7]~43_combout  = (\cycles_consumed[7]~reg0_q  & (\cycles_consumed[6]~42  $ (GND))) # (!\cycles_consumed[7]~reg0_q  & (!\cycles_consumed[6]~42  & VCC))
// \cycles_consumed[7]~44  = CARRY((\cycles_consumed[7]~reg0_q  & !\cycles_consumed[6]~42 ))

	.dataa(gnd),
	.datab(\cycles_consumed[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[6]~42 ),
	.combout(\cycles_consumed[7]~43_combout ),
	.cout(\cycles_consumed[7]~44 ));
// synopsys translate_off
defparam \cycles_consumed[7]~43 .lut_mask = 16'hC30C;
defparam \cycles_consumed[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N15
dffeas \cycles_consumed[7]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[7]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[7]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N16
cycloneive_lcell_comb \cycles_consumed[8]~45 (
// Equation(s):
// \cycles_consumed[8]~45_combout  = (\cycles_consumed[8]~reg0_q  & (!\cycles_consumed[7]~44 )) # (!\cycles_consumed[8]~reg0_q  & ((\cycles_consumed[7]~44 ) # (GND)))
// \cycles_consumed[8]~46  = CARRY((!\cycles_consumed[7]~44 ) # (!\cycles_consumed[8]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[7]~44 ),
	.combout(\cycles_consumed[8]~45_combout ),
	.cout(\cycles_consumed[8]~46 ));
// synopsys translate_off
defparam \cycles_consumed[8]~45 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N17
dffeas \cycles_consumed[8]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[8]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[8]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N18
cycloneive_lcell_comb \cycles_consumed[9]~47 (
// Equation(s):
// \cycles_consumed[9]~47_combout  = (\cycles_consumed[9]~reg0_q  & (\cycles_consumed[8]~46  $ (GND))) # (!\cycles_consumed[9]~reg0_q  & (!\cycles_consumed[8]~46  & VCC))
// \cycles_consumed[9]~48  = CARRY((\cycles_consumed[9]~reg0_q  & !\cycles_consumed[8]~46 ))

	.dataa(gnd),
	.datab(\cycles_consumed[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[8]~46 ),
	.combout(\cycles_consumed[9]~47_combout ),
	.cout(\cycles_consumed[9]~48 ));
// synopsys translate_off
defparam \cycles_consumed[9]~47 .lut_mask = 16'hC30C;
defparam \cycles_consumed[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N19
dffeas \cycles_consumed[9]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[9]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[9]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N20
cycloneive_lcell_comb \cycles_consumed[10]~49 (
// Equation(s):
// \cycles_consumed[10]~49_combout  = (\cycles_consumed[10]~reg0_q  & (!\cycles_consumed[9]~48 )) # (!\cycles_consumed[10]~reg0_q  & ((\cycles_consumed[9]~48 ) # (GND)))
// \cycles_consumed[10]~50  = CARRY((!\cycles_consumed[9]~48 ) # (!\cycles_consumed[10]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[9]~48 ),
	.combout(\cycles_consumed[10]~49_combout ),
	.cout(\cycles_consumed[10]~50 ));
// synopsys translate_off
defparam \cycles_consumed[10]~49 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N21
dffeas \cycles_consumed[10]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[10]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[10]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N22
cycloneive_lcell_comb \cycles_consumed[11]~51 (
// Equation(s):
// \cycles_consumed[11]~51_combout  = (\cycles_consumed[11]~reg0_q  & (\cycles_consumed[10]~50  $ (GND))) # (!\cycles_consumed[11]~reg0_q  & (!\cycles_consumed[10]~50  & VCC))
// \cycles_consumed[11]~52  = CARRY((\cycles_consumed[11]~reg0_q  & !\cycles_consumed[10]~50 ))

	.dataa(\cycles_consumed[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[10]~50 ),
	.combout(\cycles_consumed[11]~51_combout ),
	.cout(\cycles_consumed[11]~52 ));
// synopsys translate_off
defparam \cycles_consumed[11]~51 .lut_mask = 16'hA50A;
defparam \cycles_consumed[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N23
dffeas \cycles_consumed[11]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[11]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[11]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N24
cycloneive_lcell_comb \cycles_consumed[12]~53 (
// Equation(s):
// \cycles_consumed[12]~53_combout  = (\cycles_consumed[12]~reg0_q  & (!\cycles_consumed[11]~52 )) # (!\cycles_consumed[12]~reg0_q  & ((\cycles_consumed[11]~52 ) # (GND)))
// \cycles_consumed[12]~54  = CARRY((!\cycles_consumed[11]~52 ) # (!\cycles_consumed[12]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[11]~52 ),
	.combout(\cycles_consumed[12]~53_combout ),
	.cout(\cycles_consumed[12]~54 ));
// synopsys translate_off
defparam \cycles_consumed[12]~53 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N25
dffeas \cycles_consumed[12]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[12]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[12]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N26
cycloneive_lcell_comb \cycles_consumed[13]~55 (
// Equation(s):
// \cycles_consumed[13]~55_combout  = (\cycles_consumed[13]~reg0_q  & (\cycles_consumed[12]~54  $ (GND))) # (!\cycles_consumed[13]~reg0_q  & (!\cycles_consumed[12]~54  & VCC))
// \cycles_consumed[13]~56  = CARRY((\cycles_consumed[13]~reg0_q  & !\cycles_consumed[12]~54 ))

	.dataa(\cycles_consumed[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[12]~54 ),
	.combout(\cycles_consumed[13]~55_combout ),
	.cout(\cycles_consumed[13]~56 ));
// synopsys translate_off
defparam \cycles_consumed[13]~55 .lut_mask = 16'hA50A;
defparam \cycles_consumed[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N27
dffeas \cycles_consumed[13]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[13]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[13]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N28
cycloneive_lcell_comb \cycles_consumed[14]~57 (
// Equation(s):
// \cycles_consumed[14]~57_combout  = (\cycles_consumed[14]~reg0_q  & (!\cycles_consumed[13]~56 )) # (!\cycles_consumed[14]~reg0_q  & ((\cycles_consumed[13]~56 ) # (GND)))
// \cycles_consumed[14]~58  = CARRY((!\cycles_consumed[13]~56 ) # (!\cycles_consumed[14]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[13]~56 ),
	.combout(\cycles_consumed[14]~57_combout ),
	.cout(\cycles_consumed[14]~58 ));
// synopsys translate_off
defparam \cycles_consumed[14]~57 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N29
dffeas \cycles_consumed[14]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[14]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[14]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N30
cycloneive_lcell_comb \cycles_consumed[15]~59 (
// Equation(s):
// \cycles_consumed[15]~59_combout  = (\cycles_consumed[15]~reg0_q  & (\cycles_consumed[14]~58  $ (GND))) # (!\cycles_consumed[15]~reg0_q  & (!\cycles_consumed[14]~58  & VCC))
// \cycles_consumed[15]~60  = CARRY((\cycles_consumed[15]~reg0_q  & !\cycles_consumed[14]~58 ))

	.dataa(\cycles_consumed[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[14]~58 ),
	.combout(\cycles_consumed[15]~59_combout ),
	.cout(\cycles_consumed[15]~60 ));
// synopsys translate_off
defparam \cycles_consumed[15]~59 .lut_mask = 16'hA50A;
defparam \cycles_consumed[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y72_N31
dffeas \cycles_consumed[15]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[15]~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[15]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N0
cycloneive_lcell_comb \cycles_consumed[16]~61 (
// Equation(s):
// \cycles_consumed[16]~61_combout  = (\cycles_consumed[16]~reg0_q  & (!\cycles_consumed[15]~60 )) # (!\cycles_consumed[16]~reg0_q  & ((\cycles_consumed[15]~60 ) # (GND)))
// \cycles_consumed[16]~62  = CARRY((!\cycles_consumed[15]~60 ) # (!\cycles_consumed[16]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[15]~60 ),
	.combout(\cycles_consumed[16]~61_combout ),
	.cout(\cycles_consumed[16]~62 ));
// synopsys translate_off
defparam \cycles_consumed[16]~61 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N1
dffeas \cycles_consumed[16]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[16]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[16]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N2
cycloneive_lcell_comb \cycles_consumed[17]~63 (
// Equation(s):
// \cycles_consumed[17]~63_combout  = (\cycles_consumed[17]~reg0_q  & (\cycles_consumed[16]~62  $ (GND))) # (!\cycles_consumed[17]~reg0_q  & (!\cycles_consumed[16]~62  & VCC))
// \cycles_consumed[17]~64  = CARRY((\cycles_consumed[17]~reg0_q  & !\cycles_consumed[16]~62 ))

	.dataa(gnd),
	.datab(\cycles_consumed[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[16]~62 ),
	.combout(\cycles_consumed[17]~63_combout ),
	.cout(\cycles_consumed[17]~64 ));
// synopsys translate_off
defparam \cycles_consumed[17]~63 .lut_mask = 16'hC30C;
defparam \cycles_consumed[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N3
dffeas \cycles_consumed[17]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[17]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[17]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N4
cycloneive_lcell_comb \cycles_consumed[18]~65 (
// Equation(s):
// \cycles_consumed[18]~65_combout  = (\cycles_consumed[18]~reg0_q  & (!\cycles_consumed[17]~64 )) # (!\cycles_consumed[18]~reg0_q  & ((\cycles_consumed[17]~64 ) # (GND)))
// \cycles_consumed[18]~66  = CARRY((!\cycles_consumed[17]~64 ) # (!\cycles_consumed[18]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[17]~64 ),
	.combout(\cycles_consumed[18]~65_combout ),
	.cout(\cycles_consumed[18]~66 ));
// synopsys translate_off
defparam \cycles_consumed[18]~65 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N5
dffeas \cycles_consumed[18]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[18]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[18]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N6
cycloneive_lcell_comb \cycles_consumed[19]~67 (
// Equation(s):
// \cycles_consumed[19]~67_combout  = (\cycles_consumed[19]~reg0_q  & (\cycles_consumed[18]~66  $ (GND))) # (!\cycles_consumed[19]~reg0_q  & (!\cycles_consumed[18]~66  & VCC))
// \cycles_consumed[19]~68  = CARRY((\cycles_consumed[19]~reg0_q  & !\cycles_consumed[18]~66 ))

	.dataa(\cycles_consumed[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[18]~66 ),
	.combout(\cycles_consumed[19]~67_combout ),
	.cout(\cycles_consumed[19]~68 ));
// synopsys translate_off
defparam \cycles_consumed[19]~67 .lut_mask = 16'hA50A;
defparam \cycles_consumed[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N7
dffeas \cycles_consumed[19]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[19]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[19]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N8
cycloneive_lcell_comb \cycles_consumed[20]~69 (
// Equation(s):
// \cycles_consumed[20]~69_combout  = (\cycles_consumed[20]~reg0_q  & (!\cycles_consumed[19]~68 )) # (!\cycles_consumed[20]~reg0_q  & ((\cycles_consumed[19]~68 ) # (GND)))
// \cycles_consumed[20]~70  = CARRY((!\cycles_consumed[19]~68 ) # (!\cycles_consumed[20]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[19]~68 ),
	.combout(\cycles_consumed[20]~69_combout ),
	.cout(\cycles_consumed[20]~70 ));
// synopsys translate_off
defparam \cycles_consumed[20]~69 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N9
dffeas \cycles_consumed[20]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[20]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[20]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N10
cycloneive_lcell_comb \cycles_consumed[21]~71 (
// Equation(s):
// \cycles_consumed[21]~71_combout  = (\cycles_consumed[21]~reg0_q  & (\cycles_consumed[20]~70  $ (GND))) # (!\cycles_consumed[21]~reg0_q  & (!\cycles_consumed[20]~70  & VCC))
// \cycles_consumed[21]~72  = CARRY((\cycles_consumed[21]~reg0_q  & !\cycles_consumed[20]~70 ))

	.dataa(\cycles_consumed[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[20]~70 ),
	.combout(\cycles_consumed[21]~71_combout ),
	.cout(\cycles_consumed[21]~72 ));
// synopsys translate_off
defparam \cycles_consumed[21]~71 .lut_mask = 16'hA50A;
defparam \cycles_consumed[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N11
dffeas \cycles_consumed[21]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[21]~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[21]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N12
cycloneive_lcell_comb \cycles_consumed[22]~73 (
// Equation(s):
// \cycles_consumed[22]~73_combout  = (\cycles_consumed[22]~reg0_q  & (!\cycles_consumed[21]~72 )) # (!\cycles_consumed[22]~reg0_q  & ((\cycles_consumed[21]~72 ) # (GND)))
// \cycles_consumed[22]~74  = CARRY((!\cycles_consumed[21]~72 ) # (!\cycles_consumed[22]~reg0_q ))

	.dataa(\cycles_consumed[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[21]~72 ),
	.combout(\cycles_consumed[22]~73_combout ),
	.cout(\cycles_consumed[22]~74 ));
// synopsys translate_off
defparam \cycles_consumed[22]~73 .lut_mask = 16'h5A5F;
defparam \cycles_consumed[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N13
dffeas \cycles_consumed[22]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[22]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[22]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N14
cycloneive_lcell_comb \cycles_consumed[23]~75 (
// Equation(s):
// \cycles_consumed[23]~75_combout  = (\cycles_consumed[23]~reg0_q  & (\cycles_consumed[22]~74  $ (GND))) # (!\cycles_consumed[23]~reg0_q  & (!\cycles_consumed[22]~74  & VCC))
// \cycles_consumed[23]~76  = CARRY((\cycles_consumed[23]~reg0_q  & !\cycles_consumed[22]~74 ))

	.dataa(gnd),
	.datab(\cycles_consumed[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[22]~74 ),
	.combout(\cycles_consumed[23]~75_combout ),
	.cout(\cycles_consumed[23]~76 ));
// synopsys translate_off
defparam \cycles_consumed[23]~75 .lut_mask = 16'hC30C;
defparam \cycles_consumed[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N15
dffeas \cycles_consumed[23]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[23]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[23]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N16
cycloneive_lcell_comb \cycles_consumed[24]~77 (
// Equation(s):
// \cycles_consumed[24]~77_combout  = (\cycles_consumed[24]~reg0_q  & (!\cycles_consumed[23]~76 )) # (!\cycles_consumed[24]~reg0_q  & ((\cycles_consumed[23]~76 ) # (GND)))
// \cycles_consumed[24]~78  = CARRY((!\cycles_consumed[23]~76 ) # (!\cycles_consumed[24]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[23]~76 ),
	.combout(\cycles_consumed[24]~77_combout ),
	.cout(\cycles_consumed[24]~78 ));
// synopsys translate_off
defparam \cycles_consumed[24]~77 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N17
dffeas \cycles_consumed[24]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[24]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N18
cycloneive_lcell_comb \cycles_consumed[25]~79 (
// Equation(s):
// \cycles_consumed[25]~79_combout  = (\cycles_consumed[25]~reg0_q  & (\cycles_consumed[24]~78  $ (GND))) # (!\cycles_consumed[25]~reg0_q  & (!\cycles_consumed[24]~78  & VCC))
// \cycles_consumed[25]~80  = CARRY((\cycles_consumed[25]~reg0_q  & !\cycles_consumed[24]~78 ))

	.dataa(gnd),
	.datab(\cycles_consumed[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[24]~78 ),
	.combout(\cycles_consumed[25]~79_combout ),
	.cout(\cycles_consumed[25]~80 ));
// synopsys translate_off
defparam \cycles_consumed[25]~79 .lut_mask = 16'hC30C;
defparam \cycles_consumed[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N19
dffeas \cycles_consumed[25]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[25]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[25]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N20
cycloneive_lcell_comb \cycles_consumed[26]~81 (
// Equation(s):
// \cycles_consumed[26]~81_combout  = (\cycles_consumed[26]~reg0_q  & (!\cycles_consumed[25]~80 )) # (!\cycles_consumed[26]~reg0_q  & ((\cycles_consumed[25]~80 ) # (GND)))
// \cycles_consumed[26]~82  = CARRY((!\cycles_consumed[25]~80 ) # (!\cycles_consumed[26]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[25]~80 ),
	.combout(\cycles_consumed[26]~81_combout ),
	.cout(\cycles_consumed[26]~82 ));
// synopsys translate_off
defparam \cycles_consumed[26]~81 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N21
dffeas \cycles_consumed[26]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[26]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[26]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N22
cycloneive_lcell_comb \cycles_consumed[27]~83 (
// Equation(s):
// \cycles_consumed[27]~83_combout  = (\cycles_consumed[27]~reg0_q  & (\cycles_consumed[26]~82  $ (GND))) # (!\cycles_consumed[27]~reg0_q  & (!\cycles_consumed[26]~82  & VCC))
// \cycles_consumed[27]~84  = CARRY((\cycles_consumed[27]~reg0_q  & !\cycles_consumed[26]~82 ))

	.dataa(\cycles_consumed[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[26]~82 ),
	.combout(\cycles_consumed[27]~83_combout ),
	.cout(\cycles_consumed[27]~84 ));
// synopsys translate_off
defparam \cycles_consumed[27]~83 .lut_mask = 16'hA50A;
defparam \cycles_consumed[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N23
dffeas \cycles_consumed[27]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[27]~83_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[27]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N24
cycloneive_lcell_comb \cycles_consumed[28]~85 (
// Equation(s):
// \cycles_consumed[28]~85_combout  = (\cycles_consumed[28]~reg0_q  & (!\cycles_consumed[27]~84 )) # (!\cycles_consumed[28]~reg0_q  & ((\cycles_consumed[27]~84 ) # (GND)))
// \cycles_consumed[28]~86  = CARRY((!\cycles_consumed[27]~84 ) # (!\cycles_consumed[28]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[27]~84 ),
	.combout(\cycles_consumed[28]~85_combout ),
	.cout(\cycles_consumed[28]~86 ));
// synopsys translate_off
defparam \cycles_consumed[28]~85 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N25
dffeas \cycles_consumed[28]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[28]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[28]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N26
cycloneive_lcell_comb \cycles_consumed[29]~87 (
// Equation(s):
// \cycles_consumed[29]~87_combout  = (\cycles_consumed[29]~reg0_q  & (\cycles_consumed[28]~86  $ (GND))) # (!\cycles_consumed[29]~reg0_q  & (!\cycles_consumed[28]~86  & VCC))
// \cycles_consumed[29]~88  = CARRY((\cycles_consumed[29]~reg0_q  & !\cycles_consumed[28]~86 ))

	.dataa(\cycles_consumed[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[28]~86 ),
	.combout(\cycles_consumed[29]~87_combout ),
	.cout(\cycles_consumed[29]~88 ));
// synopsys translate_off
defparam \cycles_consumed[29]~87 .lut_mask = 16'hA50A;
defparam \cycles_consumed[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N27
dffeas \cycles_consumed[29]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[29]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[29]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N28
cycloneive_lcell_comb \cycles_consumed[30]~89 (
// Equation(s):
// \cycles_consumed[30]~89_combout  = (\cycles_consumed[30]~reg0_q  & (!\cycles_consumed[29]~88 )) # (!\cycles_consumed[30]~reg0_q  & ((\cycles_consumed[29]~88 ) # (GND)))
// \cycles_consumed[30]~90  = CARRY((!\cycles_consumed[29]~88 ) # (!\cycles_consumed[30]~reg0_q ))

	.dataa(gnd),
	.datab(\cycles_consumed[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cycles_consumed[29]~88 ),
	.combout(\cycles_consumed[30]~89_combout ),
	.cout(\cycles_consumed[30]~90 ));
// synopsys translate_off
defparam \cycles_consumed[30]~89 .lut_mask = 16'h3C3F;
defparam \cycles_consumed[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N29
dffeas \cycles_consumed[30]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[30]~89_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[30]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y71_N30
cycloneive_lcell_comb \cycles_consumed[31]~91 (
// Equation(s):
// \cycles_consumed[31]~91_combout  = \cycles_consumed[31]~reg0_q  $ (!\cycles_consumed[30]~90 )

	.dataa(\cycles_consumed[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cycles_consumed[30]~90 ),
	.combout(\cycles_consumed[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cycles_consumed[31]~91 .lut_mask = 16'hA5A5;
defparam \cycles_consumed[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y71_N31
dffeas \cycles_consumed[31]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\cycles_consumed[31]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cycles_consumed[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cycles_consumed[31]~reg0 .is_wysiwyg = "true";
defparam \cycles_consumed[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N28
cycloneive_lcell_comb \StallCount~32 (
// Equation(s):
// \StallCount~32_combout  = (\id_stage|SDU|always0~16_combout ) # ((\id_stage|SDU|Equal4~3_combout ) # ((\ex_stage|Wrong_prediction~0_combout  & !\rst~input_o )))

	.dataa(\ex_stage|Wrong_prediction~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_stage|SDU|always0~16_combout ),
	.datad(\id_stage|SDU|Equal4~3_combout ),
	.cin(gnd),
	.combout(\StallCount~32_combout ),
	.cout());
// synopsys translate_off
defparam \StallCount~32 .lut_mask = 16'hFFF2;
defparam \StallCount~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N0
cycloneive_lcell_comb \StallCount[0]~33 (
// Equation(s):
// \StallCount[0]~33_combout  = (\StallCount~32_combout  & (\StallCount[0]~reg0_q  $ (VCC))) # (!\StallCount~32_combout  & (\StallCount[0]~reg0_q  & VCC))
// \StallCount[0]~34  = CARRY((\StallCount~32_combout  & \StallCount[0]~reg0_q ))

	.dataa(\StallCount~32_combout ),
	.datab(\StallCount[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\StallCount[0]~33_combout ),
	.cout(\StallCount[0]~34 ));
// synopsys translate_off
defparam \StallCount[0]~33 .lut_mask = 16'h6688;
defparam \StallCount[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y2_N1
dffeas \StallCount[0]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[0]~reg0 .is_wysiwyg = "true";
defparam \StallCount[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N2
cycloneive_lcell_comb \StallCount[1]~35 (
// Equation(s):
// \StallCount[1]~35_combout  = (\StallCount[1]~reg0_q  & (!\StallCount[0]~34 )) # (!\StallCount[1]~reg0_q  & ((\StallCount[0]~34 ) # (GND)))
// \StallCount[1]~36  = CARRY((!\StallCount[0]~34 ) # (!\StallCount[1]~reg0_q ))

	.dataa(gnd),
	.datab(\StallCount[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[0]~34 ),
	.combout(\StallCount[1]~35_combout ),
	.cout(\StallCount[1]~36 ));
// synopsys translate_off
defparam \StallCount[1]~35 .lut_mask = 16'h3C3F;
defparam \StallCount[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N3
dffeas \StallCount[1]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[1]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[1]~reg0 .is_wysiwyg = "true";
defparam \StallCount[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N4
cycloneive_lcell_comb \StallCount[2]~37 (
// Equation(s):
// \StallCount[2]~37_combout  = (\StallCount[2]~reg0_q  & (\StallCount[1]~36  $ (GND))) # (!\StallCount[2]~reg0_q  & (!\StallCount[1]~36  & VCC))
// \StallCount[2]~38  = CARRY((\StallCount[2]~reg0_q  & !\StallCount[1]~36 ))

	.dataa(gnd),
	.datab(\StallCount[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[1]~36 ),
	.combout(\StallCount[2]~37_combout ),
	.cout(\StallCount[2]~38 ));
// synopsys translate_off
defparam \StallCount[2]~37 .lut_mask = 16'hC30C;
defparam \StallCount[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N5
dffeas \StallCount[2]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[2]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[2]~reg0 .is_wysiwyg = "true";
defparam \StallCount[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N6
cycloneive_lcell_comb \StallCount[3]~39 (
// Equation(s):
// \StallCount[3]~39_combout  = (\StallCount[3]~reg0_q  & (!\StallCount[2]~38 )) # (!\StallCount[3]~reg0_q  & ((\StallCount[2]~38 ) # (GND)))
// \StallCount[3]~40  = CARRY((!\StallCount[2]~38 ) # (!\StallCount[3]~reg0_q ))

	.dataa(\StallCount[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[2]~38 ),
	.combout(\StallCount[3]~39_combout ),
	.cout(\StallCount[3]~40 ));
// synopsys translate_off
defparam \StallCount[3]~39 .lut_mask = 16'h5A5F;
defparam \StallCount[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N7
dffeas \StallCount[3]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[3]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[3]~reg0 .is_wysiwyg = "true";
defparam \StallCount[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N8
cycloneive_lcell_comb \StallCount[4]~41 (
// Equation(s):
// \StallCount[4]~41_combout  = (\StallCount[4]~reg0_q  & (\StallCount[3]~40  $ (GND))) # (!\StallCount[4]~reg0_q  & (!\StallCount[3]~40  & VCC))
// \StallCount[4]~42  = CARRY((\StallCount[4]~reg0_q  & !\StallCount[3]~40 ))

	.dataa(gnd),
	.datab(\StallCount[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[3]~40 ),
	.combout(\StallCount[4]~41_combout ),
	.cout(\StallCount[4]~42 ));
// synopsys translate_off
defparam \StallCount[4]~41 .lut_mask = 16'hC30C;
defparam \StallCount[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N9
dffeas \StallCount[4]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[4]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[4]~reg0 .is_wysiwyg = "true";
defparam \StallCount[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N10
cycloneive_lcell_comb \StallCount[5]~43 (
// Equation(s):
// \StallCount[5]~43_combout  = (\StallCount[5]~reg0_q  & (!\StallCount[4]~42 )) # (!\StallCount[5]~reg0_q  & ((\StallCount[4]~42 ) # (GND)))
// \StallCount[5]~44  = CARRY((!\StallCount[4]~42 ) # (!\StallCount[5]~reg0_q ))

	.dataa(\StallCount[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[4]~42 ),
	.combout(\StallCount[5]~43_combout ),
	.cout(\StallCount[5]~44 ));
// synopsys translate_off
defparam \StallCount[5]~43 .lut_mask = 16'h5A5F;
defparam \StallCount[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N11
dffeas \StallCount[5]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[5]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[5]~reg0 .is_wysiwyg = "true";
defparam \StallCount[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N12
cycloneive_lcell_comb \StallCount[6]~45 (
// Equation(s):
// \StallCount[6]~45_combout  = (\StallCount[6]~reg0_q  & (\StallCount[5]~44  $ (GND))) # (!\StallCount[6]~reg0_q  & (!\StallCount[5]~44  & VCC))
// \StallCount[6]~46  = CARRY((\StallCount[6]~reg0_q  & !\StallCount[5]~44 ))

	.dataa(\StallCount[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[5]~44 ),
	.combout(\StallCount[6]~45_combout ),
	.cout(\StallCount[6]~46 ));
// synopsys translate_off
defparam \StallCount[6]~45 .lut_mask = 16'hA50A;
defparam \StallCount[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N13
dffeas \StallCount[6]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[6]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[6]~reg0 .is_wysiwyg = "true";
defparam \StallCount[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N14
cycloneive_lcell_comb \StallCount[7]~47 (
// Equation(s):
// \StallCount[7]~47_combout  = (\StallCount[7]~reg0_q  & (!\StallCount[6]~46 )) # (!\StallCount[7]~reg0_q  & ((\StallCount[6]~46 ) # (GND)))
// \StallCount[7]~48  = CARRY((!\StallCount[6]~46 ) # (!\StallCount[7]~reg0_q ))

	.dataa(gnd),
	.datab(\StallCount[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[6]~46 ),
	.combout(\StallCount[7]~47_combout ),
	.cout(\StallCount[7]~48 ));
// synopsys translate_off
defparam \StallCount[7]~47 .lut_mask = 16'h3C3F;
defparam \StallCount[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N15
dffeas \StallCount[7]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[7]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[7]~reg0 .is_wysiwyg = "true";
defparam \StallCount[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N16
cycloneive_lcell_comb \StallCount[8]~49 (
// Equation(s):
// \StallCount[8]~49_combout  = (\StallCount[8]~reg0_q  & (\StallCount[7]~48  $ (GND))) # (!\StallCount[8]~reg0_q  & (!\StallCount[7]~48  & VCC))
// \StallCount[8]~50  = CARRY((\StallCount[8]~reg0_q  & !\StallCount[7]~48 ))

	.dataa(gnd),
	.datab(\StallCount[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[7]~48 ),
	.combout(\StallCount[8]~49_combout ),
	.cout(\StallCount[8]~50 ));
// synopsys translate_off
defparam \StallCount[8]~49 .lut_mask = 16'hC30C;
defparam \StallCount[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N17
dffeas \StallCount[8]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[8]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[8]~reg0 .is_wysiwyg = "true";
defparam \StallCount[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N18
cycloneive_lcell_comb \StallCount[9]~51 (
// Equation(s):
// \StallCount[9]~51_combout  = (\StallCount[9]~reg0_q  & (!\StallCount[8]~50 )) # (!\StallCount[9]~reg0_q  & ((\StallCount[8]~50 ) # (GND)))
// \StallCount[9]~52  = CARRY((!\StallCount[8]~50 ) # (!\StallCount[9]~reg0_q ))

	.dataa(gnd),
	.datab(\StallCount[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[8]~50 ),
	.combout(\StallCount[9]~51_combout ),
	.cout(\StallCount[9]~52 ));
// synopsys translate_off
defparam \StallCount[9]~51 .lut_mask = 16'h3C3F;
defparam \StallCount[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N19
dffeas \StallCount[9]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[9]~reg0 .is_wysiwyg = "true";
defparam \StallCount[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N20
cycloneive_lcell_comb \StallCount[10]~53 (
// Equation(s):
// \StallCount[10]~53_combout  = (\StallCount[10]~reg0_q  & (\StallCount[9]~52  $ (GND))) # (!\StallCount[10]~reg0_q  & (!\StallCount[9]~52  & VCC))
// \StallCount[10]~54  = CARRY((\StallCount[10]~reg0_q  & !\StallCount[9]~52 ))

	.dataa(gnd),
	.datab(\StallCount[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[9]~52 ),
	.combout(\StallCount[10]~53_combout ),
	.cout(\StallCount[10]~54 ));
// synopsys translate_off
defparam \StallCount[10]~53 .lut_mask = 16'hC30C;
defparam \StallCount[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N21
dffeas \StallCount[10]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[10]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[10]~reg0 .is_wysiwyg = "true";
defparam \StallCount[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N22
cycloneive_lcell_comb \StallCount[11]~55 (
// Equation(s):
// \StallCount[11]~55_combout  = (\StallCount[11]~reg0_q  & (!\StallCount[10]~54 )) # (!\StallCount[11]~reg0_q  & ((\StallCount[10]~54 ) # (GND)))
// \StallCount[11]~56  = CARRY((!\StallCount[10]~54 ) # (!\StallCount[11]~reg0_q ))

	.dataa(\StallCount[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[10]~54 ),
	.combout(\StallCount[11]~55_combout ),
	.cout(\StallCount[11]~56 ));
// synopsys translate_off
defparam \StallCount[11]~55 .lut_mask = 16'h5A5F;
defparam \StallCount[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N23
dffeas \StallCount[11]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[11]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[11]~reg0 .is_wysiwyg = "true";
defparam \StallCount[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N24
cycloneive_lcell_comb \StallCount[12]~57 (
// Equation(s):
// \StallCount[12]~57_combout  = (\StallCount[12]~reg0_q  & (\StallCount[11]~56  $ (GND))) # (!\StallCount[12]~reg0_q  & (!\StallCount[11]~56  & VCC))
// \StallCount[12]~58  = CARRY((\StallCount[12]~reg0_q  & !\StallCount[11]~56 ))

	.dataa(gnd),
	.datab(\StallCount[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[11]~56 ),
	.combout(\StallCount[12]~57_combout ),
	.cout(\StallCount[12]~58 ));
// synopsys translate_off
defparam \StallCount[12]~57 .lut_mask = 16'hC30C;
defparam \StallCount[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N25
dffeas \StallCount[12]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[12]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[12]~reg0 .is_wysiwyg = "true";
defparam \StallCount[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N26
cycloneive_lcell_comb \StallCount[13]~59 (
// Equation(s):
// \StallCount[13]~59_combout  = (\StallCount[13]~reg0_q  & (!\StallCount[12]~58 )) # (!\StallCount[13]~reg0_q  & ((\StallCount[12]~58 ) # (GND)))
// \StallCount[13]~60  = CARRY((!\StallCount[12]~58 ) # (!\StallCount[13]~reg0_q ))

	.dataa(\StallCount[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[12]~58 ),
	.combout(\StallCount[13]~59_combout ),
	.cout(\StallCount[13]~60 ));
// synopsys translate_off
defparam \StallCount[13]~59 .lut_mask = 16'h5A5F;
defparam \StallCount[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N27
dffeas \StallCount[13]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[13]~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[13]~reg0 .is_wysiwyg = "true";
defparam \StallCount[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N28
cycloneive_lcell_comb \StallCount[14]~61 (
// Equation(s):
// \StallCount[14]~61_combout  = (\StallCount[14]~reg0_q  & (\StallCount[13]~60  $ (GND))) # (!\StallCount[14]~reg0_q  & (!\StallCount[13]~60  & VCC))
// \StallCount[14]~62  = CARRY((\StallCount[14]~reg0_q  & !\StallCount[13]~60 ))

	.dataa(gnd),
	.datab(\StallCount[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[13]~60 ),
	.combout(\StallCount[14]~61_combout ),
	.cout(\StallCount[14]~62 ));
// synopsys translate_off
defparam \StallCount[14]~61 .lut_mask = 16'hC30C;
defparam \StallCount[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N29
dffeas \StallCount[14]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[14]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[14]~reg0 .is_wysiwyg = "true";
defparam \StallCount[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N30
cycloneive_lcell_comb \StallCount[15]~63 (
// Equation(s):
// \StallCount[15]~63_combout  = (\StallCount[15]~reg0_q  & (!\StallCount[14]~62 )) # (!\StallCount[15]~reg0_q  & ((\StallCount[14]~62 ) # (GND)))
// \StallCount[15]~64  = CARRY((!\StallCount[14]~62 ) # (!\StallCount[15]~reg0_q ))

	.dataa(\StallCount[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[14]~62 ),
	.combout(\StallCount[15]~63_combout ),
	.cout(\StallCount[15]~64 ));
// synopsys translate_off
defparam \StallCount[15]~63 .lut_mask = 16'h5A5F;
defparam \StallCount[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y2_N31
dffeas \StallCount[15]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[15]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[15]~reg0 .is_wysiwyg = "true";
defparam \StallCount[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N0
cycloneive_lcell_comb \StallCount[16]~65 (
// Equation(s):
// \StallCount[16]~65_combout  = (\StallCount[16]~reg0_q  & (\StallCount[15]~64  $ (GND))) # (!\StallCount[16]~reg0_q  & (!\StallCount[15]~64  & VCC))
// \StallCount[16]~66  = CARRY((\StallCount[16]~reg0_q  & !\StallCount[15]~64 ))

	.dataa(gnd),
	.datab(\StallCount[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[15]~64 ),
	.combout(\StallCount[16]~65_combout ),
	.cout(\StallCount[16]~66 ));
// synopsys translate_off
defparam \StallCount[16]~65 .lut_mask = 16'hC30C;
defparam \StallCount[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N1
dffeas \StallCount[16]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[16]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[16]~reg0 .is_wysiwyg = "true";
defparam \StallCount[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N2
cycloneive_lcell_comb \StallCount[17]~67 (
// Equation(s):
// \StallCount[17]~67_combout  = (\StallCount[17]~reg0_q  & (!\StallCount[16]~66 )) # (!\StallCount[17]~reg0_q  & ((\StallCount[16]~66 ) # (GND)))
// \StallCount[17]~68  = CARRY((!\StallCount[16]~66 ) # (!\StallCount[17]~reg0_q ))

	.dataa(gnd),
	.datab(\StallCount[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[16]~66 ),
	.combout(\StallCount[17]~67_combout ),
	.cout(\StallCount[17]~68 ));
// synopsys translate_off
defparam \StallCount[17]~67 .lut_mask = 16'h3C3F;
defparam \StallCount[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N3
dffeas \StallCount[17]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[17]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[17]~reg0 .is_wysiwyg = "true";
defparam \StallCount[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N4
cycloneive_lcell_comb \StallCount[18]~69 (
// Equation(s):
// \StallCount[18]~69_combout  = (\StallCount[18]~reg0_q  & (\StallCount[17]~68  $ (GND))) # (!\StallCount[18]~reg0_q  & (!\StallCount[17]~68  & VCC))
// \StallCount[18]~70  = CARRY((\StallCount[18]~reg0_q  & !\StallCount[17]~68 ))

	.dataa(gnd),
	.datab(\StallCount[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[17]~68 ),
	.combout(\StallCount[18]~69_combout ),
	.cout(\StallCount[18]~70 ));
// synopsys translate_off
defparam \StallCount[18]~69 .lut_mask = 16'hC30C;
defparam \StallCount[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N5
dffeas \StallCount[18]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[18]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[18]~reg0 .is_wysiwyg = "true";
defparam \StallCount[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N6
cycloneive_lcell_comb \StallCount[19]~71 (
// Equation(s):
// \StallCount[19]~71_combout  = (\StallCount[19]~reg0_q  & (!\StallCount[18]~70 )) # (!\StallCount[19]~reg0_q  & ((\StallCount[18]~70 ) # (GND)))
// \StallCount[19]~72  = CARRY((!\StallCount[18]~70 ) # (!\StallCount[19]~reg0_q ))

	.dataa(\StallCount[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[18]~70 ),
	.combout(\StallCount[19]~71_combout ),
	.cout(\StallCount[19]~72 ));
// synopsys translate_off
defparam \StallCount[19]~71 .lut_mask = 16'h5A5F;
defparam \StallCount[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N7
dffeas \StallCount[19]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[19]~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[19]~reg0 .is_wysiwyg = "true";
defparam \StallCount[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N8
cycloneive_lcell_comb \StallCount[20]~73 (
// Equation(s):
// \StallCount[20]~73_combout  = (\StallCount[20]~reg0_q  & (\StallCount[19]~72  $ (GND))) # (!\StallCount[20]~reg0_q  & (!\StallCount[19]~72  & VCC))
// \StallCount[20]~74  = CARRY((\StallCount[20]~reg0_q  & !\StallCount[19]~72 ))

	.dataa(gnd),
	.datab(\StallCount[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[19]~72 ),
	.combout(\StallCount[20]~73_combout ),
	.cout(\StallCount[20]~74 ));
// synopsys translate_off
defparam \StallCount[20]~73 .lut_mask = 16'hC30C;
defparam \StallCount[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N9
dffeas \StallCount[20]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[20]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[20]~reg0 .is_wysiwyg = "true";
defparam \StallCount[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N10
cycloneive_lcell_comb \StallCount[21]~75 (
// Equation(s):
// \StallCount[21]~75_combout  = (\StallCount[21]~reg0_q  & (!\StallCount[20]~74 )) # (!\StallCount[21]~reg0_q  & ((\StallCount[20]~74 ) # (GND)))
// \StallCount[21]~76  = CARRY((!\StallCount[20]~74 ) # (!\StallCount[21]~reg0_q ))

	.dataa(\StallCount[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[20]~74 ),
	.combout(\StallCount[21]~75_combout ),
	.cout(\StallCount[21]~76 ));
// synopsys translate_off
defparam \StallCount[21]~75 .lut_mask = 16'h5A5F;
defparam \StallCount[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N11
dffeas \StallCount[21]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[21]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[21]~reg0 .is_wysiwyg = "true";
defparam \StallCount[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N12
cycloneive_lcell_comb \StallCount[22]~77 (
// Equation(s):
// \StallCount[22]~77_combout  = (\StallCount[22]~reg0_q  & (\StallCount[21]~76  $ (GND))) # (!\StallCount[22]~reg0_q  & (!\StallCount[21]~76  & VCC))
// \StallCount[22]~78  = CARRY((\StallCount[22]~reg0_q  & !\StallCount[21]~76 ))

	.dataa(\StallCount[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[21]~76 ),
	.combout(\StallCount[22]~77_combout ),
	.cout(\StallCount[22]~78 ));
// synopsys translate_off
defparam \StallCount[22]~77 .lut_mask = 16'hA50A;
defparam \StallCount[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N13
dffeas \StallCount[22]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[22]~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[22]~reg0 .is_wysiwyg = "true";
defparam \StallCount[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N14
cycloneive_lcell_comb \StallCount[23]~79 (
// Equation(s):
// \StallCount[23]~79_combout  = (\StallCount[23]~reg0_q  & (!\StallCount[22]~78 )) # (!\StallCount[23]~reg0_q  & ((\StallCount[22]~78 ) # (GND)))
// \StallCount[23]~80  = CARRY((!\StallCount[22]~78 ) # (!\StallCount[23]~reg0_q ))

	.dataa(gnd),
	.datab(\StallCount[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[22]~78 ),
	.combout(\StallCount[23]~79_combout ),
	.cout(\StallCount[23]~80 ));
// synopsys translate_off
defparam \StallCount[23]~79 .lut_mask = 16'h3C3F;
defparam \StallCount[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N15
dffeas \StallCount[23]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[23]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[23]~reg0 .is_wysiwyg = "true";
defparam \StallCount[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N16
cycloneive_lcell_comb \StallCount[24]~81 (
// Equation(s):
// \StallCount[24]~81_combout  = (\StallCount[24]~reg0_q  & (\StallCount[23]~80  $ (GND))) # (!\StallCount[24]~reg0_q  & (!\StallCount[23]~80  & VCC))
// \StallCount[24]~82  = CARRY((\StallCount[24]~reg0_q  & !\StallCount[23]~80 ))

	.dataa(gnd),
	.datab(\StallCount[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[23]~80 ),
	.combout(\StallCount[24]~81_combout ),
	.cout(\StallCount[24]~82 ));
// synopsys translate_off
defparam \StallCount[24]~81 .lut_mask = 16'hC30C;
defparam \StallCount[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N17
dffeas \StallCount[24]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[24]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[24]~reg0 .is_wysiwyg = "true";
defparam \StallCount[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N18
cycloneive_lcell_comb \StallCount[25]~83 (
// Equation(s):
// \StallCount[25]~83_combout  = (\StallCount[25]~reg0_q  & (!\StallCount[24]~82 )) # (!\StallCount[25]~reg0_q  & ((\StallCount[24]~82 ) # (GND)))
// \StallCount[25]~84  = CARRY((!\StallCount[24]~82 ) # (!\StallCount[25]~reg0_q ))

	.dataa(gnd),
	.datab(\StallCount[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[24]~82 ),
	.combout(\StallCount[25]~83_combout ),
	.cout(\StallCount[25]~84 ));
// synopsys translate_off
defparam \StallCount[25]~83 .lut_mask = 16'h3C3F;
defparam \StallCount[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N19
dffeas \StallCount[25]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[25]~83_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[25]~reg0 .is_wysiwyg = "true";
defparam \StallCount[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N20
cycloneive_lcell_comb \StallCount[26]~85 (
// Equation(s):
// \StallCount[26]~85_combout  = (\StallCount[26]~reg0_q  & (\StallCount[25]~84  $ (GND))) # (!\StallCount[26]~reg0_q  & (!\StallCount[25]~84  & VCC))
// \StallCount[26]~86  = CARRY((\StallCount[26]~reg0_q  & !\StallCount[25]~84 ))

	.dataa(gnd),
	.datab(\StallCount[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[25]~84 ),
	.combout(\StallCount[26]~85_combout ),
	.cout(\StallCount[26]~86 ));
// synopsys translate_off
defparam \StallCount[26]~85 .lut_mask = 16'hC30C;
defparam \StallCount[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N21
dffeas \StallCount[26]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[26]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[26]~reg0 .is_wysiwyg = "true";
defparam \StallCount[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N22
cycloneive_lcell_comb \StallCount[27]~87 (
// Equation(s):
// \StallCount[27]~87_combout  = (\StallCount[27]~reg0_q  & (!\StallCount[26]~86 )) # (!\StallCount[27]~reg0_q  & ((\StallCount[26]~86 ) # (GND)))
// \StallCount[27]~88  = CARRY((!\StallCount[26]~86 ) # (!\StallCount[27]~reg0_q ))

	.dataa(\StallCount[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[26]~86 ),
	.combout(\StallCount[27]~87_combout ),
	.cout(\StallCount[27]~88 ));
// synopsys translate_off
defparam \StallCount[27]~87 .lut_mask = 16'h5A5F;
defparam \StallCount[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N23
dffeas \StallCount[27]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[27]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[27]~reg0 .is_wysiwyg = "true";
defparam \StallCount[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N24
cycloneive_lcell_comb \StallCount[28]~89 (
// Equation(s):
// \StallCount[28]~89_combout  = (\StallCount[28]~reg0_q  & (\StallCount[27]~88  $ (GND))) # (!\StallCount[28]~reg0_q  & (!\StallCount[27]~88  & VCC))
// \StallCount[28]~90  = CARRY((\StallCount[28]~reg0_q  & !\StallCount[27]~88 ))

	.dataa(gnd),
	.datab(\StallCount[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[27]~88 ),
	.combout(\StallCount[28]~89_combout ),
	.cout(\StallCount[28]~90 ));
// synopsys translate_off
defparam \StallCount[28]~89 .lut_mask = 16'hC30C;
defparam \StallCount[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N25
dffeas \StallCount[28]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[28]~89_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[28]~reg0 .is_wysiwyg = "true";
defparam \StallCount[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N26
cycloneive_lcell_comb \StallCount[29]~91 (
// Equation(s):
// \StallCount[29]~91_combout  = (\StallCount[29]~reg0_q  & (!\StallCount[28]~90 )) # (!\StallCount[29]~reg0_q  & ((\StallCount[28]~90 ) # (GND)))
// \StallCount[29]~92  = CARRY((!\StallCount[28]~90 ) # (!\StallCount[29]~reg0_q ))

	.dataa(\StallCount[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[28]~90 ),
	.combout(\StallCount[29]~91_combout ),
	.cout(\StallCount[29]~92 ));
// synopsys translate_off
defparam \StallCount[29]~91 .lut_mask = 16'h5A5F;
defparam \StallCount[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N27
dffeas \StallCount[29]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[29]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[29]~reg0 .is_wysiwyg = "true";
defparam \StallCount[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N28
cycloneive_lcell_comb \StallCount[30]~93 (
// Equation(s):
// \StallCount[30]~93_combout  = (\StallCount[30]~reg0_q  & (\StallCount[29]~92  $ (GND))) # (!\StallCount[30]~reg0_q  & (!\StallCount[29]~92  & VCC))
// \StallCount[30]~94  = CARRY((\StallCount[30]~reg0_q  & !\StallCount[29]~92 ))

	.dataa(gnd),
	.datab(\StallCount[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\StallCount[29]~92 ),
	.combout(\StallCount[30]~93_combout ),
	.cout(\StallCount[30]~94 ));
// synopsys translate_off
defparam \StallCount[30]~93 .lut_mask = 16'hC30C;
defparam \StallCount[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N29
dffeas \StallCount[30]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[30]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[30]~reg0 .is_wysiwyg = "true";
defparam \StallCount[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N30
cycloneive_lcell_comb \StallCount[31]~95 (
// Equation(s):
// \StallCount[31]~95_combout  = \StallCount[31]~reg0_q  $ (\StallCount[30]~94 )

	.dataa(\StallCount[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\StallCount[30]~94 ),
	.combout(\StallCount[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \StallCount[31]~95 .lut_mask = 16'h5A5A;
defparam \StallCount[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y1_N31
dffeas \StallCount[31]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\StallCount[31]~95_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\StallCount[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \StallCount[31]~reg0 .is_wysiwyg = "true";
defparam \StallCount[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N0
cycloneive_lcell_comb \BranchPredictionCount[0]~32 (
// Equation(s):
// \BranchPredictionCount[0]~32_combout  = (\Equal0~1_combout  & (\BranchPredictionCount[0]~reg0_q  $ (VCC))) # (!\Equal0~1_combout  & (\BranchPredictionCount[0]~reg0_q  & VCC))
// \BranchPredictionCount[0]~33  = CARRY((\Equal0~1_combout  & \BranchPredictionCount[0]~reg0_q ))

	.dataa(\Equal0~1_combout ),
	.datab(\BranchPredictionCount[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BranchPredictionCount[0]~32_combout ),
	.cout(\BranchPredictionCount[0]~33 ));
// synopsys translate_off
defparam \BranchPredictionCount[0]~32 .lut_mask = 16'h6688;
defparam \BranchPredictionCount[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y29_N1
dffeas \BranchPredictionCount[0]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[0]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N2
cycloneive_lcell_comb \BranchPredictionCount[1]~34 (
// Equation(s):
// \BranchPredictionCount[1]~34_combout  = (\BranchPredictionCount[1]~reg0_q  & (!\BranchPredictionCount[0]~33 )) # (!\BranchPredictionCount[1]~reg0_q  & ((\BranchPredictionCount[0]~33 ) # (GND)))
// \BranchPredictionCount[1]~35  = CARRY((!\BranchPredictionCount[0]~33 ) # (!\BranchPredictionCount[1]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[0]~33 ),
	.combout(\BranchPredictionCount[1]~34_combout ),
	.cout(\BranchPredictionCount[1]~35 ));
// synopsys translate_off
defparam \BranchPredictionCount[1]~34 .lut_mask = 16'h3C3F;
defparam \BranchPredictionCount[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N3
dffeas \BranchPredictionCount[1]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[1]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N4
cycloneive_lcell_comb \BranchPredictionCount[2]~36 (
// Equation(s):
// \BranchPredictionCount[2]~36_combout  = (\BranchPredictionCount[2]~reg0_q  & (\BranchPredictionCount[1]~35  $ (GND))) # (!\BranchPredictionCount[2]~reg0_q  & (!\BranchPredictionCount[1]~35  & VCC))
// \BranchPredictionCount[2]~37  = CARRY((\BranchPredictionCount[2]~reg0_q  & !\BranchPredictionCount[1]~35 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[1]~35 ),
	.combout(\BranchPredictionCount[2]~36_combout ),
	.cout(\BranchPredictionCount[2]~37 ));
// synopsys translate_off
defparam \BranchPredictionCount[2]~36 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N5
dffeas \BranchPredictionCount[2]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[2]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N6
cycloneive_lcell_comb \BranchPredictionCount[3]~38 (
// Equation(s):
// \BranchPredictionCount[3]~38_combout  = (\BranchPredictionCount[3]~reg0_q  & (!\BranchPredictionCount[2]~37 )) # (!\BranchPredictionCount[3]~reg0_q  & ((\BranchPredictionCount[2]~37 ) # (GND)))
// \BranchPredictionCount[3]~39  = CARRY((!\BranchPredictionCount[2]~37 ) # (!\BranchPredictionCount[3]~reg0_q ))

	.dataa(\BranchPredictionCount[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[2]~37 ),
	.combout(\BranchPredictionCount[3]~38_combout ),
	.cout(\BranchPredictionCount[3]~39 ));
// synopsys translate_off
defparam \BranchPredictionCount[3]~38 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N7
dffeas \BranchPredictionCount[3]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[3]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N8
cycloneive_lcell_comb \BranchPredictionCount[4]~40 (
// Equation(s):
// \BranchPredictionCount[4]~40_combout  = (\BranchPredictionCount[4]~reg0_q  & (\BranchPredictionCount[3]~39  $ (GND))) # (!\BranchPredictionCount[4]~reg0_q  & (!\BranchPredictionCount[3]~39  & VCC))
// \BranchPredictionCount[4]~41  = CARRY((\BranchPredictionCount[4]~reg0_q  & !\BranchPredictionCount[3]~39 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[3]~39 ),
	.combout(\BranchPredictionCount[4]~40_combout ),
	.cout(\BranchPredictionCount[4]~41 ));
// synopsys translate_off
defparam \BranchPredictionCount[4]~40 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N9
dffeas \BranchPredictionCount[4]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[4]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N10
cycloneive_lcell_comb \BranchPredictionCount[5]~42 (
// Equation(s):
// \BranchPredictionCount[5]~42_combout  = (\BranchPredictionCount[5]~reg0_q  & (!\BranchPredictionCount[4]~41 )) # (!\BranchPredictionCount[5]~reg0_q  & ((\BranchPredictionCount[4]~41 ) # (GND)))
// \BranchPredictionCount[5]~43  = CARRY((!\BranchPredictionCount[4]~41 ) # (!\BranchPredictionCount[5]~reg0_q ))

	.dataa(\BranchPredictionCount[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[4]~41 ),
	.combout(\BranchPredictionCount[5]~42_combout ),
	.cout(\BranchPredictionCount[5]~43 ));
// synopsys translate_off
defparam \BranchPredictionCount[5]~42 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N11
dffeas \BranchPredictionCount[5]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[5]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N12
cycloneive_lcell_comb \BranchPredictionCount[6]~44 (
// Equation(s):
// \BranchPredictionCount[6]~44_combout  = (\BranchPredictionCount[6]~reg0_q  & (\BranchPredictionCount[5]~43  $ (GND))) # (!\BranchPredictionCount[6]~reg0_q  & (!\BranchPredictionCount[5]~43  & VCC))
// \BranchPredictionCount[6]~45  = CARRY((\BranchPredictionCount[6]~reg0_q  & !\BranchPredictionCount[5]~43 ))

	.dataa(\BranchPredictionCount[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[5]~43 ),
	.combout(\BranchPredictionCount[6]~44_combout ),
	.cout(\BranchPredictionCount[6]~45 ));
// synopsys translate_off
defparam \BranchPredictionCount[6]~44 .lut_mask = 16'hA50A;
defparam \BranchPredictionCount[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N13
dffeas \BranchPredictionCount[6]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[6]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[6]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N14
cycloneive_lcell_comb \BranchPredictionCount[7]~46 (
// Equation(s):
// \BranchPredictionCount[7]~46_combout  = (\BranchPredictionCount[7]~reg0_q  & (!\BranchPredictionCount[6]~45 )) # (!\BranchPredictionCount[7]~reg0_q  & ((\BranchPredictionCount[6]~45 ) # (GND)))
// \BranchPredictionCount[7]~47  = CARRY((!\BranchPredictionCount[6]~45 ) # (!\BranchPredictionCount[7]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[6]~45 ),
	.combout(\BranchPredictionCount[7]~46_combout ),
	.cout(\BranchPredictionCount[7]~47 ));
// synopsys translate_off
defparam \BranchPredictionCount[7]~46 .lut_mask = 16'h3C3F;
defparam \BranchPredictionCount[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N15
dffeas \BranchPredictionCount[7]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[7]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[7]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N16
cycloneive_lcell_comb \BranchPredictionCount[8]~48 (
// Equation(s):
// \BranchPredictionCount[8]~48_combout  = (\BranchPredictionCount[8]~reg0_q  & (\BranchPredictionCount[7]~47  $ (GND))) # (!\BranchPredictionCount[8]~reg0_q  & (!\BranchPredictionCount[7]~47  & VCC))
// \BranchPredictionCount[8]~49  = CARRY((\BranchPredictionCount[8]~reg0_q  & !\BranchPredictionCount[7]~47 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[7]~47 ),
	.combout(\BranchPredictionCount[8]~48_combout ),
	.cout(\BranchPredictionCount[8]~49 ));
// synopsys translate_off
defparam \BranchPredictionCount[8]~48 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N17
dffeas \BranchPredictionCount[8]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[8]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N18
cycloneive_lcell_comb \BranchPredictionCount[9]~50 (
// Equation(s):
// \BranchPredictionCount[9]~50_combout  = (\BranchPredictionCount[9]~reg0_q  & (!\BranchPredictionCount[8]~49 )) # (!\BranchPredictionCount[9]~reg0_q  & ((\BranchPredictionCount[8]~49 ) # (GND)))
// \BranchPredictionCount[9]~51  = CARRY((!\BranchPredictionCount[8]~49 ) # (!\BranchPredictionCount[9]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[8]~49 ),
	.combout(\BranchPredictionCount[9]~50_combout ),
	.cout(\BranchPredictionCount[9]~51 ));
// synopsys translate_off
defparam \BranchPredictionCount[9]~50 .lut_mask = 16'h3C3F;
defparam \BranchPredictionCount[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N19
dffeas \BranchPredictionCount[9]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[9]~50_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[9]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N20
cycloneive_lcell_comb \BranchPredictionCount[10]~52 (
// Equation(s):
// \BranchPredictionCount[10]~52_combout  = (\BranchPredictionCount[10]~reg0_q  & (\BranchPredictionCount[9]~51  $ (GND))) # (!\BranchPredictionCount[10]~reg0_q  & (!\BranchPredictionCount[9]~51  & VCC))
// \BranchPredictionCount[10]~53  = CARRY((\BranchPredictionCount[10]~reg0_q  & !\BranchPredictionCount[9]~51 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[9]~51 ),
	.combout(\BranchPredictionCount[10]~52_combout ),
	.cout(\BranchPredictionCount[10]~53 ));
// synopsys translate_off
defparam \BranchPredictionCount[10]~52 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N21
dffeas \BranchPredictionCount[10]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[10]~52_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[10]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N22
cycloneive_lcell_comb \BranchPredictionCount[11]~54 (
// Equation(s):
// \BranchPredictionCount[11]~54_combout  = (\BranchPredictionCount[11]~reg0_q  & (!\BranchPredictionCount[10]~53 )) # (!\BranchPredictionCount[11]~reg0_q  & ((\BranchPredictionCount[10]~53 ) # (GND)))
// \BranchPredictionCount[11]~55  = CARRY((!\BranchPredictionCount[10]~53 ) # (!\BranchPredictionCount[11]~reg0_q ))

	.dataa(\BranchPredictionCount[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[10]~53 ),
	.combout(\BranchPredictionCount[11]~54_combout ),
	.cout(\BranchPredictionCount[11]~55 ));
// synopsys translate_off
defparam \BranchPredictionCount[11]~54 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N23
dffeas \BranchPredictionCount[11]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[11]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[11]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N24
cycloneive_lcell_comb \BranchPredictionCount[12]~56 (
// Equation(s):
// \BranchPredictionCount[12]~56_combout  = (\BranchPredictionCount[12]~reg0_q  & (\BranchPredictionCount[11]~55  $ (GND))) # (!\BranchPredictionCount[12]~reg0_q  & (!\BranchPredictionCount[11]~55  & VCC))
// \BranchPredictionCount[12]~57  = CARRY((\BranchPredictionCount[12]~reg0_q  & !\BranchPredictionCount[11]~55 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[11]~55 ),
	.combout(\BranchPredictionCount[12]~56_combout ),
	.cout(\BranchPredictionCount[12]~57 ));
// synopsys translate_off
defparam \BranchPredictionCount[12]~56 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N25
dffeas \BranchPredictionCount[12]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[12]~56_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[12]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N26
cycloneive_lcell_comb \BranchPredictionCount[13]~58 (
// Equation(s):
// \BranchPredictionCount[13]~58_combout  = (\BranchPredictionCount[13]~reg0_q  & (!\BranchPredictionCount[12]~57 )) # (!\BranchPredictionCount[13]~reg0_q  & ((\BranchPredictionCount[12]~57 ) # (GND)))
// \BranchPredictionCount[13]~59  = CARRY((!\BranchPredictionCount[12]~57 ) # (!\BranchPredictionCount[13]~reg0_q ))

	.dataa(\BranchPredictionCount[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[12]~57 ),
	.combout(\BranchPredictionCount[13]~58_combout ),
	.cout(\BranchPredictionCount[13]~59 ));
// synopsys translate_off
defparam \BranchPredictionCount[13]~58 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N27
dffeas \BranchPredictionCount[13]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[13]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[13]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N28
cycloneive_lcell_comb \BranchPredictionCount[14]~60 (
// Equation(s):
// \BranchPredictionCount[14]~60_combout  = (\BranchPredictionCount[14]~reg0_q  & (\BranchPredictionCount[13]~59  $ (GND))) # (!\BranchPredictionCount[14]~reg0_q  & (!\BranchPredictionCount[13]~59  & VCC))
// \BranchPredictionCount[14]~61  = CARRY((\BranchPredictionCount[14]~reg0_q  & !\BranchPredictionCount[13]~59 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[13]~59 ),
	.combout(\BranchPredictionCount[14]~60_combout ),
	.cout(\BranchPredictionCount[14]~61 ));
// synopsys translate_off
defparam \BranchPredictionCount[14]~60 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N29
dffeas \BranchPredictionCount[14]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[14]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N30
cycloneive_lcell_comb \BranchPredictionCount[15]~62 (
// Equation(s):
// \BranchPredictionCount[15]~62_combout  = (\BranchPredictionCount[15]~reg0_q  & (!\BranchPredictionCount[14]~61 )) # (!\BranchPredictionCount[15]~reg0_q  & ((\BranchPredictionCount[14]~61 ) # (GND)))
// \BranchPredictionCount[15]~63  = CARRY((!\BranchPredictionCount[14]~61 ) # (!\BranchPredictionCount[15]~reg0_q ))

	.dataa(\BranchPredictionCount[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[14]~61 ),
	.combout(\BranchPredictionCount[15]~62_combout ),
	.cout(\BranchPredictionCount[15]~63 ));
// synopsys translate_off
defparam \BranchPredictionCount[15]~62 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y29_N31
dffeas \BranchPredictionCount[15]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[15]~62_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[15]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N0
cycloneive_lcell_comb \BranchPredictionCount[16]~64 (
// Equation(s):
// \BranchPredictionCount[16]~64_combout  = (\BranchPredictionCount[16]~reg0_q  & (\BranchPredictionCount[15]~63  $ (GND))) # (!\BranchPredictionCount[16]~reg0_q  & (!\BranchPredictionCount[15]~63  & VCC))
// \BranchPredictionCount[16]~65  = CARRY((\BranchPredictionCount[16]~reg0_q  & !\BranchPredictionCount[15]~63 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[15]~63 ),
	.combout(\BranchPredictionCount[16]~64_combout ),
	.cout(\BranchPredictionCount[16]~65 ));
// synopsys translate_off
defparam \BranchPredictionCount[16]~64 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N1
dffeas \BranchPredictionCount[16]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[16]~64_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[16]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N2
cycloneive_lcell_comb \BranchPredictionCount[17]~66 (
// Equation(s):
// \BranchPredictionCount[17]~66_combout  = (\BranchPredictionCount[17]~reg0_q  & (!\BranchPredictionCount[16]~65 )) # (!\BranchPredictionCount[17]~reg0_q  & ((\BranchPredictionCount[16]~65 ) # (GND)))
// \BranchPredictionCount[17]~67  = CARRY((!\BranchPredictionCount[16]~65 ) # (!\BranchPredictionCount[17]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[16]~65 ),
	.combout(\BranchPredictionCount[17]~66_combout ),
	.cout(\BranchPredictionCount[17]~67 ));
// synopsys translate_off
defparam \BranchPredictionCount[17]~66 .lut_mask = 16'h3C3F;
defparam \BranchPredictionCount[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N3
dffeas \BranchPredictionCount[17]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[17]~66_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[17]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N4
cycloneive_lcell_comb \BranchPredictionCount[18]~68 (
// Equation(s):
// \BranchPredictionCount[18]~68_combout  = (\BranchPredictionCount[18]~reg0_q  & (\BranchPredictionCount[17]~67  $ (GND))) # (!\BranchPredictionCount[18]~reg0_q  & (!\BranchPredictionCount[17]~67  & VCC))
// \BranchPredictionCount[18]~69  = CARRY((\BranchPredictionCount[18]~reg0_q  & !\BranchPredictionCount[17]~67 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[17]~67 ),
	.combout(\BranchPredictionCount[18]~68_combout ),
	.cout(\BranchPredictionCount[18]~69 ));
// synopsys translate_off
defparam \BranchPredictionCount[18]~68 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N5
dffeas \BranchPredictionCount[18]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[18]~68_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[18]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N6
cycloneive_lcell_comb \BranchPredictionCount[19]~70 (
// Equation(s):
// \BranchPredictionCount[19]~70_combout  = (\BranchPredictionCount[19]~reg0_q  & (!\BranchPredictionCount[18]~69 )) # (!\BranchPredictionCount[19]~reg0_q  & ((\BranchPredictionCount[18]~69 ) # (GND)))
// \BranchPredictionCount[19]~71  = CARRY((!\BranchPredictionCount[18]~69 ) # (!\BranchPredictionCount[19]~reg0_q ))

	.dataa(\BranchPredictionCount[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[18]~69 ),
	.combout(\BranchPredictionCount[19]~70_combout ),
	.cout(\BranchPredictionCount[19]~71 ));
// synopsys translate_off
defparam \BranchPredictionCount[19]~70 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N7
dffeas \BranchPredictionCount[19]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[19]~70_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[19]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N8
cycloneive_lcell_comb \BranchPredictionCount[20]~72 (
// Equation(s):
// \BranchPredictionCount[20]~72_combout  = (\BranchPredictionCount[20]~reg0_q  & (\BranchPredictionCount[19]~71  $ (GND))) # (!\BranchPredictionCount[20]~reg0_q  & (!\BranchPredictionCount[19]~71  & VCC))
// \BranchPredictionCount[20]~73  = CARRY((\BranchPredictionCount[20]~reg0_q  & !\BranchPredictionCount[19]~71 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[19]~71 ),
	.combout(\BranchPredictionCount[20]~72_combout ),
	.cout(\BranchPredictionCount[20]~73 ));
// synopsys translate_off
defparam \BranchPredictionCount[20]~72 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N9
dffeas \BranchPredictionCount[20]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[20]~72_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[20]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N10
cycloneive_lcell_comb \BranchPredictionCount[21]~74 (
// Equation(s):
// \BranchPredictionCount[21]~74_combout  = (\BranchPredictionCount[21]~reg0_q  & (!\BranchPredictionCount[20]~73 )) # (!\BranchPredictionCount[21]~reg0_q  & ((\BranchPredictionCount[20]~73 ) # (GND)))
// \BranchPredictionCount[21]~75  = CARRY((!\BranchPredictionCount[20]~73 ) # (!\BranchPredictionCount[21]~reg0_q ))

	.dataa(\BranchPredictionCount[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[20]~73 ),
	.combout(\BranchPredictionCount[21]~74_combout ),
	.cout(\BranchPredictionCount[21]~75 ));
// synopsys translate_off
defparam \BranchPredictionCount[21]~74 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N11
dffeas \BranchPredictionCount[21]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[21]~74_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[21]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N12
cycloneive_lcell_comb \BranchPredictionCount[22]~76 (
// Equation(s):
// \BranchPredictionCount[22]~76_combout  = (\BranchPredictionCount[22]~reg0_q  & (\BranchPredictionCount[21]~75  $ (GND))) # (!\BranchPredictionCount[22]~reg0_q  & (!\BranchPredictionCount[21]~75  & VCC))
// \BranchPredictionCount[22]~77  = CARRY((\BranchPredictionCount[22]~reg0_q  & !\BranchPredictionCount[21]~75 ))

	.dataa(\BranchPredictionCount[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[21]~75 ),
	.combout(\BranchPredictionCount[22]~76_combout ),
	.cout(\BranchPredictionCount[22]~77 ));
// synopsys translate_off
defparam \BranchPredictionCount[22]~76 .lut_mask = 16'hA50A;
defparam \BranchPredictionCount[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N13
dffeas \BranchPredictionCount[22]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[22]~76_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[22]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N14
cycloneive_lcell_comb \BranchPredictionCount[23]~78 (
// Equation(s):
// \BranchPredictionCount[23]~78_combout  = (\BranchPredictionCount[23]~reg0_q  & (!\BranchPredictionCount[22]~77 )) # (!\BranchPredictionCount[23]~reg0_q  & ((\BranchPredictionCount[22]~77 ) # (GND)))
// \BranchPredictionCount[23]~79  = CARRY((!\BranchPredictionCount[22]~77 ) # (!\BranchPredictionCount[23]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[22]~77 ),
	.combout(\BranchPredictionCount[23]~78_combout ),
	.cout(\BranchPredictionCount[23]~79 ));
// synopsys translate_off
defparam \BranchPredictionCount[23]~78 .lut_mask = 16'h3C3F;
defparam \BranchPredictionCount[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N15
dffeas \BranchPredictionCount[23]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[23]~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[23]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N16
cycloneive_lcell_comb \BranchPredictionCount[24]~80 (
// Equation(s):
// \BranchPredictionCount[24]~80_combout  = (\BranchPredictionCount[24]~reg0_q  & (\BranchPredictionCount[23]~79  $ (GND))) # (!\BranchPredictionCount[24]~reg0_q  & (!\BranchPredictionCount[23]~79  & VCC))
// \BranchPredictionCount[24]~81  = CARRY((\BranchPredictionCount[24]~reg0_q  & !\BranchPredictionCount[23]~79 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[23]~79 ),
	.combout(\BranchPredictionCount[24]~80_combout ),
	.cout(\BranchPredictionCount[24]~81 ));
// synopsys translate_off
defparam \BranchPredictionCount[24]~80 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N17
dffeas \BranchPredictionCount[24]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[24]~80_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[24]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N18
cycloneive_lcell_comb \BranchPredictionCount[25]~82 (
// Equation(s):
// \BranchPredictionCount[25]~82_combout  = (\BranchPredictionCount[25]~reg0_q  & (!\BranchPredictionCount[24]~81 )) # (!\BranchPredictionCount[25]~reg0_q  & ((\BranchPredictionCount[24]~81 ) # (GND)))
// \BranchPredictionCount[25]~83  = CARRY((!\BranchPredictionCount[24]~81 ) # (!\BranchPredictionCount[25]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[24]~81 ),
	.combout(\BranchPredictionCount[25]~82_combout ),
	.cout(\BranchPredictionCount[25]~83 ));
// synopsys translate_off
defparam \BranchPredictionCount[25]~82 .lut_mask = 16'h3C3F;
defparam \BranchPredictionCount[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N19
dffeas \BranchPredictionCount[25]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[25]~82_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[25]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N20
cycloneive_lcell_comb \BranchPredictionCount[26]~84 (
// Equation(s):
// \BranchPredictionCount[26]~84_combout  = (\BranchPredictionCount[26]~reg0_q  & (\BranchPredictionCount[25]~83  $ (GND))) # (!\BranchPredictionCount[26]~reg0_q  & (!\BranchPredictionCount[25]~83  & VCC))
// \BranchPredictionCount[26]~85  = CARRY((\BranchPredictionCount[26]~reg0_q  & !\BranchPredictionCount[25]~83 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[25]~83 ),
	.combout(\BranchPredictionCount[26]~84_combout ),
	.cout(\BranchPredictionCount[26]~85 ));
// synopsys translate_off
defparam \BranchPredictionCount[26]~84 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N21
dffeas \BranchPredictionCount[26]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[26]~84_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[26]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N22
cycloneive_lcell_comb \BranchPredictionCount[27]~86 (
// Equation(s):
// \BranchPredictionCount[27]~86_combout  = (\BranchPredictionCount[27]~reg0_q  & (!\BranchPredictionCount[26]~85 )) # (!\BranchPredictionCount[27]~reg0_q  & ((\BranchPredictionCount[26]~85 ) # (GND)))
// \BranchPredictionCount[27]~87  = CARRY((!\BranchPredictionCount[26]~85 ) # (!\BranchPredictionCount[27]~reg0_q ))

	.dataa(\BranchPredictionCount[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[26]~85 ),
	.combout(\BranchPredictionCount[27]~86_combout ),
	.cout(\BranchPredictionCount[27]~87 ));
// synopsys translate_off
defparam \BranchPredictionCount[27]~86 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N23
dffeas \BranchPredictionCount[27]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[27]~86_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[27]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N24
cycloneive_lcell_comb \BranchPredictionCount[28]~88 (
// Equation(s):
// \BranchPredictionCount[28]~88_combout  = (\BranchPredictionCount[28]~reg0_q  & (\BranchPredictionCount[27]~87  $ (GND))) # (!\BranchPredictionCount[28]~reg0_q  & (!\BranchPredictionCount[27]~87  & VCC))
// \BranchPredictionCount[28]~89  = CARRY((\BranchPredictionCount[28]~reg0_q  & !\BranchPredictionCount[27]~87 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[27]~87 ),
	.combout(\BranchPredictionCount[28]~88_combout ),
	.cout(\BranchPredictionCount[28]~89 ));
// synopsys translate_off
defparam \BranchPredictionCount[28]~88 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N25
dffeas \BranchPredictionCount[28]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[28]~88_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[28]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N26
cycloneive_lcell_comb \BranchPredictionCount[29]~90 (
// Equation(s):
// \BranchPredictionCount[29]~90_combout  = (\BranchPredictionCount[29]~reg0_q  & (!\BranchPredictionCount[28]~89 )) # (!\BranchPredictionCount[29]~reg0_q  & ((\BranchPredictionCount[28]~89 ) # (GND)))
// \BranchPredictionCount[29]~91  = CARRY((!\BranchPredictionCount[28]~89 ) # (!\BranchPredictionCount[29]~reg0_q ))

	.dataa(\BranchPredictionCount[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[28]~89 ),
	.combout(\BranchPredictionCount[29]~90_combout ),
	.cout(\BranchPredictionCount[29]~91 ));
// synopsys translate_off
defparam \BranchPredictionCount[29]~90 .lut_mask = 16'h5A5F;
defparam \BranchPredictionCount[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N27
dffeas \BranchPredictionCount[29]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[29]~90_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[29]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N28
cycloneive_lcell_comb \BranchPredictionCount[30]~92 (
// Equation(s):
// \BranchPredictionCount[30]~92_combout  = (\BranchPredictionCount[30]~reg0_q  & (\BranchPredictionCount[29]~91  $ (GND))) # (!\BranchPredictionCount[30]~reg0_q  & (!\BranchPredictionCount[29]~91  & VCC))
// \BranchPredictionCount[30]~93  = CARRY((\BranchPredictionCount[30]~reg0_q  & !\BranchPredictionCount[29]~91 ))

	.dataa(gnd),
	.datab(\BranchPredictionCount[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionCount[29]~91 ),
	.combout(\BranchPredictionCount[30]~92_combout ),
	.cout(\BranchPredictionCount[30]~93 ));
// synopsys translate_off
defparam \BranchPredictionCount[30]~92 .lut_mask = 16'hC30C;
defparam \BranchPredictionCount[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N29
dffeas \BranchPredictionCount[30]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[30]~92_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[30]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y28_N30
cycloneive_lcell_comb \BranchPredictionCount[31]~94 (
// Equation(s):
// \BranchPredictionCount[31]~94_combout  = \BranchPredictionCount[31]~reg0_q  $ (\BranchPredictionCount[30]~93 )

	.dataa(\BranchPredictionCount[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\BranchPredictionCount[30]~93 ),
	.combout(\BranchPredictionCount[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \BranchPredictionCount[31]~94 .lut_mask = 16'h5A5A;
defparam \BranchPredictionCount[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y28_N31
dffeas \BranchPredictionCount[31]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionCount[31]~94_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionCount[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionCount[31]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionCount[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y4_N24
cycloneive_lcell_comb \BranchPredictionMissCount~32 (
// Equation(s):
// \BranchPredictionMissCount~32_combout  = (\Equal0~1_combout  & (!\rst~input_o  & \ex_stage|Wrong_prediction~0_combout ))

	.dataa(gnd),
	.datab(\Equal0~1_combout ),
	.datac(\rst~input_o ),
	.datad(\ex_stage|Wrong_prediction~0_combout ),
	.cin(gnd),
	.combout(\BranchPredictionMissCount~32_combout ),
	.cout());
// synopsys translate_off
defparam \BranchPredictionMissCount~32 .lut_mask = 16'h0C00;
defparam \BranchPredictionMissCount~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N0
cycloneive_lcell_comb \BranchPredictionMissCount[0]~33 (
// Equation(s):
// \BranchPredictionMissCount[0]~33_combout  = (\BranchPredictionMissCount~32_combout  & (\BranchPredictionMissCount[0]~reg0_q  $ (VCC))) # (!\BranchPredictionMissCount~32_combout  & (\BranchPredictionMissCount[0]~reg0_q  & VCC))
// \BranchPredictionMissCount[0]~34  = CARRY((\BranchPredictionMissCount~32_combout  & \BranchPredictionMissCount[0]~reg0_q ))

	.dataa(\BranchPredictionMissCount~32_combout ),
	.datab(\BranchPredictionMissCount[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BranchPredictionMissCount[0]~33_combout ),
	.cout(\BranchPredictionMissCount[0]~34 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[0]~33 .lut_mask = 16'h6688;
defparam \BranchPredictionMissCount[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \BranchPredictionMissCount[0]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[0]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N2
cycloneive_lcell_comb \BranchPredictionMissCount[1]~35 (
// Equation(s):
// \BranchPredictionMissCount[1]~35_combout  = (\BranchPredictionMissCount[1]~reg0_q  & (!\BranchPredictionMissCount[0]~34 )) # (!\BranchPredictionMissCount[1]~reg0_q  & ((\BranchPredictionMissCount[0]~34 ) # (GND)))
// \BranchPredictionMissCount[1]~36  = CARRY((!\BranchPredictionMissCount[0]~34 ) # (!\BranchPredictionMissCount[1]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[0]~34 ),
	.combout(\BranchPredictionMissCount[1]~35_combout ),
	.cout(\BranchPredictionMissCount[1]~36 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[1]~35 .lut_mask = 16'h3C3F;
defparam \BranchPredictionMissCount[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N3
dffeas \BranchPredictionMissCount[1]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[1]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[1]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N4
cycloneive_lcell_comb \BranchPredictionMissCount[2]~37 (
// Equation(s):
// \BranchPredictionMissCount[2]~37_combout  = (\BranchPredictionMissCount[2]~reg0_q  & (\BranchPredictionMissCount[1]~36  $ (GND))) # (!\BranchPredictionMissCount[2]~reg0_q  & (!\BranchPredictionMissCount[1]~36  & VCC))
// \BranchPredictionMissCount[2]~38  = CARRY((\BranchPredictionMissCount[2]~reg0_q  & !\BranchPredictionMissCount[1]~36 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[1]~36 ),
	.combout(\BranchPredictionMissCount[2]~37_combout ),
	.cout(\BranchPredictionMissCount[2]~38 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[2]~37 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \BranchPredictionMissCount[2]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[2]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[2]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N6
cycloneive_lcell_comb \BranchPredictionMissCount[3]~39 (
// Equation(s):
// \BranchPredictionMissCount[3]~39_combout  = (\BranchPredictionMissCount[3]~reg0_q  & (!\BranchPredictionMissCount[2]~38 )) # (!\BranchPredictionMissCount[3]~reg0_q  & ((\BranchPredictionMissCount[2]~38 ) # (GND)))
// \BranchPredictionMissCount[3]~40  = CARRY((!\BranchPredictionMissCount[2]~38 ) # (!\BranchPredictionMissCount[3]~reg0_q ))

	.dataa(\BranchPredictionMissCount[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[2]~38 ),
	.combout(\BranchPredictionMissCount[3]~39_combout ),
	.cout(\BranchPredictionMissCount[3]~40 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[3]~39 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \BranchPredictionMissCount[3]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[3]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[3]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N8
cycloneive_lcell_comb \BranchPredictionMissCount[4]~41 (
// Equation(s):
// \BranchPredictionMissCount[4]~41_combout  = (\BranchPredictionMissCount[4]~reg0_q  & (\BranchPredictionMissCount[3]~40  $ (GND))) # (!\BranchPredictionMissCount[4]~reg0_q  & (!\BranchPredictionMissCount[3]~40  & VCC))
// \BranchPredictionMissCount[4]~42  = CARRY((\BranchPredictionMissCount[4]~reg0_q  & !\BranchPredictionMissCount[3]~40 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[3]~40 ),
	.combout(\BranchPredictionMissCount[4]~41_combout ),
	.cout(\BranchPredictionMissCount[4]~42 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[4]~41 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N9
dffeas \BranchPredictionMissCount[4]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[4]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[4]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N10
cycloneive_lcell_comb \BranchPredictionMissCount[5]~43 (
// Equation(s):
// \BranchPredictionMissCount[5]~43_combout  = (\BranchPredictionMissCount[5]~reg0_q  & (!\BranchPredictionMissCount[4]~42 )) # (!\BranchPredictionMissCount[5]~reg0_q  & ((\BranchPredictionMissCount[4]~42 ) # (GND)))
// \BranchPredictionMissCount[5]~44  = CARRY((!\BranchPredictionMissCount[4]~42 ) # (!\BranchPredictionMissCount[5]~reg0_q ))

	.dataa(\BranchPredictionMissCount[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[4]~42 ),
	.combout(\BranchPredictionMissCount[5]~43_combout ),
	.cout(\BranchPredictionMissCount[5]~44 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[5]~43 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \BranchPredictionMissCount[5]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[5]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[5]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N12
cycloneive_lcell_comb \BranchPredictionMissCount[6]~45 (
// Equation(s):
// \BranchPredictionMissCount[6]~45_combout  = (\BranchPredictionMissCount[6]~reg0_q  & (\BranchPredictionMissCount[5]~44  $ (GND))) # (!\BranchPredictionMissCount[6]~reg0_q  & (!\BranchPredictionMissCount[5]~44  & VCC))
// \BranchPredictionMissCount[6]~46  = CARRY((\BranchPredictionMissCount[6]~reg0_q  & !\BranchPredictionMissCount[5]~44 ))

	.dataa(\BranchPredictionMissCount[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[5]~44 ),
	.combout(\BranchPredictionMissCount[6]~45_combout ),
	.cout(\BranchPredictionMissCount[6]~46 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[6]~45 .lut_mask = 16'hA50A;
defparam \BranchPredictionMissCount[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \BranchPredictionMissCount[6]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[6]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[6]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N14
cycloneive_lcell_comb \BranchPredictionMissCount[7]~47 (
// Equation(s):
// \BranchPredictionMissCount[7]~47_combout  = (\BranchPredictionMissCount[7]~reg0_q  & (!\BranchPredictionMissCount[6]~46 )) # (!\BranchPredictionMissCount[7]~reg0_q  & ((\BranchPredictionMissCount[6]~46 ) # (GND)))
// \BranchPredictionMissCount[7]~48  = CARRY((!\BranchPredictionMissCount[6]~46 ) # (!\BranchPredictionMissCount[7]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[6]~46 ),
	.combout(\BranchPredictionMissCount[7]~47_combout ),
	.cout(\BranchPredictionMissCount[7]~48 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[7]~47 .lut_mask = 16'h3C3F;
defparam \BranchPredictionMissCount[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N15
dffeas \BranchPredictionMissCount[7]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[7]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[7]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N16
cycloneive_lcell_comb \BranchPredictionMissCount[8]~49 (
// Equation(s):
// \BranchPredictionMissCount[8]~49_combout  = (\BranchPredictionMissCount[8]~reg0_q  & (\BranchPredictionMissCount[7]~48  $ (GND))) # (!\BranchPredictionMissCount[8]~reg0_q  & (!\BranchPredictionMissCount[7]~48  & VCC))
// \BranchPredictionMissCount[8]~50  = CARRY((\BranchPredictionMissCount[8]~reg0_q  & !\BranchPredictionMissCount[7]~48 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[7]~48 ),
	.combout(\BranchPredictionMissCount[8]~49_combout ),
	.cout(\BranchPredictionMissCount[8]~50 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[8]~49 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \BranchPredictionMissCount[8]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[8]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[8]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N18
cycloneive_lcell_comb \BranchPredictionMissCount[9]~51 (
// Equation(s):
// \BranchPredictionMissCount[9]~51_combout  = (\BranchPredictionMissCount[9]~reg0_q  & (!\BranchPredictionMissCount[8]~50 )) # (!\BranchPredictionMissCount[9]~reg0_q  & ((\BranchPredictionMissCount[8]~50 ) # (GND)))
// \BranchPredictionMissCount[9]~52  = CARRY((!\BranchPredictionMissCount[8]~50 ) # (!\BranchPredictionMissCount[9]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[8]~50 ),
	.combout(\BranchPredictionMissCount[9]~51_combout ),
	.cout(\BranchPredictionMissCount[9]~52 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[9]~51 .lut_mask = 16'h3C3F;
defparam \BranchPredictionMissCount[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \BranchPredictionMissCount[9]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[9]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N20
cycloneive_lcell_comb \BranchPredictionMissCount[10]~53 (
// Equation(s):
// \BranchPredictionMissCount[10]~53_combout  = (\BranchPredictionMissCount[10]~reg0_q  & (\BranchPredictionMissCount[9]~52  $ (GND))) # (!\BranchPredictionMissCount[10]~reg0_q  & (!\BranchPredictionMissCount[9]~52  & VCC))
// \BranchPredictionMissCount[10]~54  = CARRY((\BranchPredictionMissCount[10]~reg0_q  & !\BranchPredictionMissCount[9]~52 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[9]~52 ),
	.combout(\BranchPredictionMissCount[10]~53_combout ),
	.cout(\BranchPredictionMissCount[10]~54 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[10]~53 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N21
dffeas \BranchPredictionMissCount[10]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[10]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[10]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N22
cycloneive_lcell_comb \BranchPredictionMissCount[11]~55 (
// Equation(s):
// \BranchPredictionMissCount[11]~55_combout  = (\BranchPredictionMissCount[11]~reg0_q  & (!\BranchPredictionMissCount[10]~54 )) # (!\BranchPredictionMissCount[11]~reg0_q  & ((\BranchPredictionMissCount[10]~54 ) # (GND)))
// \BranchPredictionMissCount[11]~56  = CARRY((!\BranchPredictionMissCount[10]~54 ) # (!\BranchPredictionMissCount[11]~reg0_q ))

	.dataa(\BranchPredictionMissCount[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[10]~54 ),
	.combout(\BranchPredictionMissCount[11]~55_combout ),
	.cout(\BranchPredictionMissCount[11]~56 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[11]~55 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \BranchPredictionMissCount[11]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[11]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[11]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N24
cycloneive_lcell_comb \BranchPredictionMissCount[12]~57 (
// Equation(s):
// \BranchPredictionMissCount[12]~57_combout  = (\BranchPredictionMissCount[12]~reg0_q  & (\BranchPredictionMissCount[11]~56  $ (GND))) # (!\BranchPredictionMissCount[12]~reg0_q  & (!\BranchPredictionMissCount[11]~56  & VCC))
// \BranchPredictionMissCount[12]~58  = CARRY((\BranchPredictionMissCount[12]~reg0_q  & !\BranchPredictionMissCount[11]~56 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[11]~56 ),
	.combout(\BranchPredictionMissCount[12]~57_combout ),
	.cout(\BranchPredictionMissCount[12]~58 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[12]~57 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \BranchPredictionMissCount[12]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[12]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[12]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N26
cycloneive_lcell_comb \BranchPredictionMissCount[13]~59 (
// Equation(s):
// \BranchPredictionMissCount[13]~59_combout  = (\BranchPredictionMissCount[13]~reg0_q  & (!\BranchPredictionMissCount[12]~58 )) # (!\BranchPredictionMissCount[13]~reg0_q  & ((\BranchPredictionMissCount[12]~58 ) # (GND)))
// \BranchPredictionMissCount[13]~60  = CARRY((!\BranchPredictionMissCount[12]~58 ) # (!\BranchPredictionMissCount[13]~reg0_q ))

	.dataa(\BranchPredictionMissCount[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[12]~58 ),
	.combout(\BranchPredictionMissCount[13]~59_combout ),
	.cout(\BranchPredictionMissCount[13]~60 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[13]~59 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N27
dffeas \BranchPredictionMissCount[13]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[13]~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[13]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \BranchPredictionMissCount[14]~61 (
// Equation(s):
// \BranchPredictionMissCount[14]~61_combout  = (\BranchPredictionMissCount[14]~reg0_q  & (\BranchPredictionMissCount[13]~60  $ (GND))) # (!\BranchPredictionMissCount[14]~reg0_q  & (!\BranchPredictionMissCount[13]~60  & VCC))
// \BranchPredictionMissCount[14]~62  = CARRY((\BranchPredictionMissCount[14]~reg0_q  & !\BranchPredictionMissCount[13]~60 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[13]~60 ),
	.combout(\BranchPredictionMissCount[14]~61_combout ),
	.cout(\BranchPredictionMissCount[14]~62 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[14]~61 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \BranchPredictionMissCount[14]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[14]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[14]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N30
cycloneive_lcell_comb \BranchPredictionMissCount[15]~63 (
// Equation(s):
// \BranchPredictionMissCount[15]~63_combout  = (\BranchPredictionMissCount[15]~reg0_q  & (!\BranchPredictionMissCount[14]~62 )) # (!\BranchPredictionMissCount[15]~reg0_q  & ((\BranchPredictionMissCount[14]~62 ) # (GND)))
// \BranchPredictionMissCount[15]~64  = CARRY((!\BranchPredictionMissCount[14]~62 ) # (!\BranchPredictionMissCount[15]~reg0_q ))

	.dataa(\BranchPredictionMissCount[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[14]~62 ),
	.combout(\BranchPredictionMissCount[15]~63_combout ),
	.cout(\BranchPredictionMissCount[15]~64 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[15]~63 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \BranchPredictionMissCount[15]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[15]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[15]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N0
cycloneive_lcell_comb \BranchPredictionMissCount[16]~65 (
// Equation(s):
// \BranchPredictionMissCount[16]~65_combout  = (\BranchPredictionMissCount[16]~reg0_q  & (\BranchPredictionMissCount[15]~64  $ (GND))) # (!\BranchPredictionMissCount[16]~reg0_q  & (!\BranchPredictionMissCount[15]~64  & VCC))
// \BranchPredictionMissCount[16]~66  = CARRY((\BranchPredictionMissCount[16]~reg0_q  & !\BranchPredictionMissCount[15]~64 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[15]~64 ),
	.combout(\BranchPredictionMissCount[16]~65_combout ),
	.cout(\BranchPredictionMissCount[16]~66 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[16]~65 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \BranchPredictionMissCount[16]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[16]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[16]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N2
cycloneive_lcell_comb \BranchPredictionMissCount[17]~67 (
// Equation(s):
// \BranchPredictionMissCount[17]~67_combout  = (\BranchPredictionMissCount[17]~reg0_q  & (!\BranchPredictionMissCount[16]~66 )) # (!\BranchPredictionMissCount[17]~reg0_q  & ((\BranchPredictionMissCount[16]~66 ) # (GND)))
// \BranchPredictionMissCount[17]~68  = CARRY((!\BranchPredictionMissCount[16]~66 ) # (!\BranchPredictionMissCount[17]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[16]~66 ),
	.combout(\BranchPredictionMissCount[17]~67_combout ),
	.cout(\BranchPredictionMissCount[17]~68 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[17]~67 .lut_mask = 16'h3C3F;
defparam \BranchPredictionMissCount[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N3
dffeas \BranchPredictionMissCount[17]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[17]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[17]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N4
cycloneive_lcell_comb \BranchPredictionMissCount[18]~69 (
// Equation(s):
// \BranchPredictionMissCount[18]~69_combout  = (\BranchPredictionMissCount[18]~reg0_q  & (\BranchPredictionMissCount[17]~68  $ (GND))) # (!\BranchPredictionMissCount[18]~reg0_q  & (!\BranchPredictionMissCount[17]~68  & VCC))
// \BranchPredictionMissCount[18]~70  = CARRY((\BranchPredictionMissCount[18]~reg0_q  & !\BranchPredictionMissCount[17]~68 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[17]~68 ),
	.combout(\BranchPredictionMissCount[18]~69_combout ),
	.cout(\BranchPredictionMissCount[18]~70 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[18]~69 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N5
dffeas \BranchPredictionMissCount[18]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[18]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[18]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N6
cycloneive_lcell_comb \BranchPredictionMissCount[19]~71 (
// Equation(s):
// \BranchPredictionMissCount[19]~71_combout  = (\BranchPredictionMissCount[19]~reg0_q  & (!\BranchPredictionMissCount[18]~70 )) # (!\BranchPredictionMissCount[19]~reg0_q  & ((\BranchPredictionMissCount[18]~70 ) # (GND)))
// \BranchPredictionMissCount[19]~72  = CARRY((!\BranchPredictionMissCount[18]~70 ) # (!\BranchPredictionMissCount[19]~reg0_q ))

	.dataa(\BranchPredictionMissCount[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[18]~70 ),
	.combout(\BranchPredictionMissCount[19]~71_combout ),
	.cout(\BranchPredictionMissCount[19]~72 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[19]~71 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N7
dffeas \BranchPredictionMissCount[19]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[19]~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[19]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N8
cycloneive_lcell_comb \BranchPredictionMissCount[20]~73 (
// Equation(s):
// \BranchPredictionMissCount[20]~73_combout  = (\BranchPredictionMissCount[20]~reg0_q  & (\BranchPredictionMissCount[19]~72  $ (GND))) # (!\BranchPredictionMissCount[20]~reg0_q  & (!\BranchPredictionMissCount[19]~72  & VCC))
// \BranchPredictionMissCount[20]~74  = CARRY((\BranchPredictionMissCount[20]~reg0_q  & !\BranchPredictionMissCount[19]~72 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[19]~72 ),
	.combout(\BranchPredictionMissCount[20]~73_combout ),
	.cout(\BranchPredictionMissCount[20]~74 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[20]~73 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N9
dffeas \BranchPredictionMissCount[20]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[20]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[20]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N10
cycloneive_lcell_comb \BranchPredictionMissCount[21]~75 (
// Equation(s):
// \BranchPredictionMissCount[21]~75_combout  = (\BranchPredictionMissCount[21]~reg0_q  & (!\BranchPredictionMissCount[20]~74 )) # (!\BranchPredictionMissCount[21]~reg0_q  & ((\BranchPredictionMissCount[20]~74 ) # (GND)))
// \BranchPredictionMissCount[21]~76  = CARRY((!\BranchPredictionMissCount[20]~74 ) # (!\BranchPredictionMissCount[21]~reg0_q ))

	.dataa(\BranchPredictionMissCount[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[20]~74 ),
	.combout(\BranchPredictionMissCount[21]~75_combout ),
	.cout(\BranchPredictionMissCount[21]~76 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[21]~75 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N11
dffeas \BranchPredictionMissCount[21]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[21]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[21]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N12
cycloneive_lcell_comb \BranchPredictionMissCount[22]~77 (
// Equation(s):
// \BranchPredictionMissCount[22]~77_combout  = (\BranchPredictionMissCount[22]~reg0_q  & (\BranchPredictionMissCount[21]~76  $ (GND))) # (!\BranchPredictionMissCount[22]~reg0_q  & (!\BranchPredictionMissCount[21]~76  & VCC))
// \BranchPredictionMissCount[22]~78  = CARRY((\BranchPredictionMissCount[22]~reg0_q  & !\BranchPredictionMissCount[21]~76 ))

	.dataa(\BranchPredictionMissCount[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[21]~76 ),
	.combout(\BranchPredictionMissCount[22]~77_combout ),
	.cout(\BranchPredictionMissCount[22]~78 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[22]~77 .lut_mask = 16'hA50A;
defparam \BranchPredictionMissCount[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \BranchPredictionMissCount[22]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[22]~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[22]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N14
cycloneive_lcell_comb \BranchPredictionMissCount[23]~79 (
// Equation(s):
// \BranchPredictionMissCount[23]~79_combout  = (\BranchPredictionMissCount[23]~reg0_q  & (!\BranchPredictionMissCount[22]~78 )) # (!\BranchPredictionMissCount[23]~reg0_q  & ((\BranchPredictionMissCount[22]~78 ) # (GND)))
// \BranchPredictionMissCount[23]~80  = CARRY((!\BranchPredictionMissCount[22]~78 ) # (!\BranchPredictionMissCount[23]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[22]~78 ),
	.combout(\BranchPredictionMissCount[23]~79_combout ),
	.cout(\BranchPredictionMissCount[23]~80 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[23]~79 .lut_mask = 16'h3C3F;
defparam \BranchPredictionMissCount[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N15
dffeas \BranchPredictionMissCount[23]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[23]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[23]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N16
cycloneive_lcell_comb \BranchPredictionMissCount[24]~81 (
// Equation(s):
// \BranchPredictionMissCount[24]~81_combout  = (\BranchPredictionMissCount[24]~reg0_q  & (\BranchPredictionMissCount[23]~80  $ (GND))) # (!\BranchPredictionMissCount[24]~reg0_q  & (!\BranchPredictionMissCount[23]~80  & VCC))
// \BranchPredictionMissCount[24]~82  = CARRY((\BranchPredictionMissCount[24]~reg0_q  & !\BranchPredictionMissCount[23]~80 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[23]~80 ),
	.combout(\BranchPredictionMissCount[24]~81_combout ),
	.cout(\BranchPredictionMissCount[24]~82 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[24]~81 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N17
dffeas \BranchPredictionMissCount[24]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[24]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[24]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N18
cycloneive_lcell_comb \BranchPredictionMissCount[25]~83 (
// Equation(s):
// \BranchPredictionMissCount[25]~83_combout  = (\BranchPredictionMissCount[25]~reg0_q  & (!\BranchPredictionMissCount[24]~82 )) # (!\BranchPredictionMissCount[25]~reg0_q  & ((\BranchPredictionMissCount[24]~82 ) # (GND)))
// \BranchPredictionMissCount[25]~84  = CARRY((!\BranchPredictionMissCount[24]~82 ) # (!\BranchPredictionMissCount[25]~reg0_q ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[24]~82 ),
	.combout(\BranchPredictionMissCount[25]~83_combout ),
	.cout(\BranchPredictionMissCount[25]~84 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[25]~83 .lut_mask = 16'h3C3F;
defparam \BranchPredictionMissCount[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \BranchPredictionMissCount[25]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[25]~83_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[25]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N20
cycloneive_lcell_comb \BranchPredictionMissCount[26]~85 (
// Equation(s):
// \BranchPredictionMissCount[26]~85_combout  = (\BranchPredictionMissCount[26]~reg0_q  & (\BranchPredictionMissCount[25]~84  $ (GND))) # (!\BranchPredictionMissCount[26]~reg0_q  & (!\BranchPredictionMissCount[25]~84  & VCC))
// \BranchPredictionMissCount[26]~86  = CARRY((\BranchPredictionMissCount[26]~reg0_q  & !\BranchPredictionMissCount[25]~84 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[25]~84 ),
	.combout(\BranchPredictionMissCount[26]~85_combout ),
	.cout(\BranchPredictionMissCount[26]~86 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[26]~85 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N21
dffeas \BranchPredictionMissCount[26]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[26]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[26]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N22
cycloneive_lcell_comb \BranchPredictionMissCount[27]~87 (
// Equation(s):
// \BranchPredictionMissCount[27]~87_combout  = (\BranchPredictionMissCount[27]~reg0_q  & (!\BranchPredictionMissCount[26]~86 )) # (!\BranchPredictionMissCount[27]~reg0_q  & ((\BranchPredictionMissCount[26]~86 ) # (GND)))
// \BranchPredictionMissCount[27]~88  = CARRY((!\BranchPredictionMissCount[26]~86 ) # (!\BranchPredictionMissCount[27]~reg0_q ))

	.dataa(\BranchPredictionMissCount[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[26]~86 ),
	.combout(\BranchPredictionMissCount[27]~87_combout ),
	.cout(\BranchPredictionMissCount[27]~88 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[27]~87 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N23
dffeas \BranchPredictionMissCount[27]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[27]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[27]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N24
cycloneive_lcell_comb \BranchPredictionMissCount[28]~89 (
// Equation(s):
// \BranchPredictionMissCount[28]~89_combout  = (\BranchPredictionMissCount[28]~reg0_q  & (\BranchPredictionMissCount[27]~88  $ (GND))) # (!\BranchPredictionMissCount[28]~reg0_q  & (!\BranchPredictionMissCount[27]~88  & VCC))
// \BranchPredictionMissCount[28]~90  = CARRY((\BranchPredictionMissCount[28]~reg0_q  & !\BranchPredictionMissCount[27]~88 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[27]~88 ),
	.combout(\BranchPredictionMissCount[28]~89_combout ),
	.cout(\BranchPredictionMissCount[28]~90 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[28]~89 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \BranchPredictionMissCount[28]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[28]~89_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[28]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N26
cycloneive_lcell_comb \BranchPredictionMissCount[29]~91 (
// Equation(s):
// \BranchPredictionMissCount[29]~91_combout  = (\BranchPredictionMissCount[29]~reg0_q  & (!\BranchPredictionMissCount[28]~90 )) # (!\BranchPredictionMissCount[29]~reg0_q  & ((\BranchPredictionMissCount[28]~90 ) # (GND)))
// \BranchPredictionMissCount[29]~92  = CARRY((!\BranchPredictionMissCount[28]~90 ) # (!\BranchPredictionMissCount[29]~reg0_q ))

	.dataa(\BranchPredictionMissCount[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[28]~90 ),
	.combout(\BranchPredictionMissCount[29]~91_combout ),
	.cout(\BranchPredictionMissCount[29]~92 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[29]~91 .lut_mask = 16'h5A5F;
defparam \BranchPredictionMissCount[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N27
dffeas \BranchPredictionMissCount[29]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[29]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[29]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N28
cycloneive_lcell_comb \BranchPredictionMissCount[30]~93 (
// Equation(s):
// \BranchPredictionMissCount[30]~93_combout  = (\BranchPredictionMissCount[30]~reg0_q  & (\BranchPredictionMissCount[29]~92  $ (GND))) # (!\BranchPredictionMissCount[30]~reg0_q  & (!\BranchPredictionMissCount[29]~92  & VCC))
// \BranchPredictionMissCount[30]~94  = CARRY((\BranchPredictionMissCount[30]~reg0_q  & !\BranchPredictionMissCount[29]~92 ))

	.dataa(gnd),
	.datab(\BranchPredictionMissCount[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BranchPredictionMissCount[29]~92 ),
	.combout(\BranchPredictionMissCount[30]~93_combout ),
	.cout(\BranchPredictionMissCount[30]~94 ));
// synopsys translate_off
defparam \BranchPredictionMissCount[30]~93 .lut_mask = 16'hC30C;
defparam \BranchPredictionMissCount[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N29
dffeas \BranchPredictionMissCount[30]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[30]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[30]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y3_N30
cycloneive_lcell_comb \BranchPredictionMissCount[31]~95 (
// Equation(s):
// \BranchPredictionMissCount[31]~95_combout  = \BranchPredictionMissCount[31]~reg0_q  $ (\BranchPredictionMissCount[30]~94 )

	.dataa(\BranchPredictionMissCount[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\BranchPredictionMissCount[30]~94 ),
	.combout(\BranchPredictionMissCount[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \BranchPredictionMissCount[31]~95 .lut_mask = 16'h5A5A;
defparam \BranchPredictionMissCount[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \BranchPredictionMissCount[31]~reg0 (
	.clk(\hlt_logic~clkctrl_outclk ),
	.d(\BranchPredictionMissCount[31]~95_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BranchPredictionMissCount[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BranchPredictionMissCount[31]~reg0 .is_wysiwyg = "true";
defparam \BranchPredictionMissCount[31]~reg0 .power_up = "low";
// synopsys translate_on

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign PC[16] = \PC[16]~output_o ;

assign PC[17] = \PC[17]~output_o ;

assign PC[18] = \PC[18]~output_o ;

assign PC[19] = \PC[19]~output_o ;

assign PC[20] = \PC[20]~output_o ;

assign PC[21] = \PC[21]~output_o ;

assign PC[22] = \PC[22]~output_o ;

assign PC[23] = \PC[23]~output_o ;

assign PC[24] = \PC[24]~output_o ;

assign PC[25] = \PC[25]~output_o ;

assign PC[26] = \PC[26]~output_o ;

assign PC[27] = \PC[27]~output_o ;

assign PC[28] = \PC[28]~output_o ;

assign PC[29] = \PC[29]~output_o ;

assign PC[30] = \PC[30]~output_o ;

assign PC[31] = \PC[31]~output_o ;

assign cycles_consumed[0] = \cycles_consumed[0]~output_o ;

assign cycles_consumed[1] = \cycles_consumed[1]~output_o ;

assign cycles_consumed[2] = \cycles_consumed[2]~output_o ;

assign cycles_consumed[3] = \cycles_consumed[3]~output_o ;

assign cycles_consumed[4] = \cycles_consumed[4]~output_o ;

assign cycles_consumed[5] = \cycles_consumed[5]~output_o ;

assign cycles_consumed[6] = \cycles_consumed[6]~output_o ;

assign cycles_consumed[7] = \cycles_consumed[7]~output_o ;

assign cycles_consumed[8] = \cycles_consumed[8]~output_o ;

assign cycles_consumed[9] = \cycles_consumed[9]~output_o ;

assign cycles_consumed[10] = \cycles_consumed[10]~output_o ;

assign cycles_consumed[11] = \cycles_consumed[11]~output_o ;

assign cycles_consumed[12] = \cycles_consumed[12]~output_o ;

assign cycles_consumed[13] = \cycles_consumed[13]~output_o ;

assign cycles_consumed[14] = \cycles_consumed[14]~output_o ;

assign cycles_consumed[15] = \cycles_consumed[15]~output_o ;

assign cycles_consumed[16] = \cycles_consumed[16]~output_o ;

assign cycles_consumed[17] = \cycles_consumed[17]~output_o ;

assign cycles_consumed[18] = \cycles_consumed[18]~output_o ;

assign cycles_consumed[19] = \cycles_consumed[19]~output_o ;

assign cycles_consumed[20] = \cycles_consumed[20]~output_o ;

assign cycles_consumed[21] = \cycles_consumed[21]~output_o ;

assign cycles_consumed[22] = \cycles_consumed[22]~output_o ;

assign cycles_consumed[23] = \cycles_consumed[23]~output_o ;

assign cycles_consumed[24] = \cycles_consumed[24]~output_o ;

assign cycles_consumed[25] = \cycles_consumed[25]~output_o ;

assign cycles_consumed[26] = \cycles_consumed[26]~output_o ;

assign cycles_consumed[27] = \cycles_consumed[27]~output_o ;

assign cycles_consumed[28] = \cycles_consumed[28]~output_o ;

assign cycles_consumed[29] = \cycles_consumed[29]~output_o ;

assign cycles_consumed[30] = \cycles_consumed[30]~output_o ;

assign cycles_consumed[31] = \cycles_consumed[31]~output_o ;

assign StallCount[0] = \StallCount[0]~output_o ;

assign StallCount[1] = \StallCount[1]~output_o ;

assign StallCount[2] = \StallCount[2]~output_o ;

assign StallCount[3] = \StallCount[3]~output_o ;

assign StallCount[4] = \StallCount[4]~output_o ;

assign StallCount[5] = \StallCount[5]~output_o ;

assign StallCount[6] = \StallCount[6]~output_o ;

assign StallCount[7] = \StallCount[7]~output_o ;

assign StallCount[8] = \StallCount[8]~output_o ;

assign StallCount[9] = \StallCount[9]~output_o ;

assign StallCount[10] = \StallCount[10]~output_o ;

assign StallCount[11] = \StallCount[11]~output_o ;

assign StallCount[12] = \StallCount[12]~output_o ;

assign StallCount[13] = \StallCount[13]~output_o ;

assign StallCount[14] = \StallCount[14]~output_o ;

assign StallCount[15] = \StallCount[15]~output_o ;

assign StallCount[16] = \StallCount[16]~output_o ;

assign StallCount[17] = \StallCount[17]~output_o ;

assign StallCount[18] = \StallCount[18]~output_o ;

assign StallCount[19] = \StallCount[19]~output_o ;

assign StallCount[20] = \StallCount[20]~output_o ;

assign StallCount[21] = \StallCount[21]~output_o ;

assign StallCount[22] = \StallCount[22]~output_o ;

assign StallCount[23] = \StallCount[23]~output_o ;

assign StallCount[24] = \StallCount[24]~output_o ;

assign StallCount[25] = \StallCount[25]~output_o ;

assign StallCount[26] = \StallCount[26]~output_o ;

assign StallCount[27] = \StallCount[27]~output_o ;

assign StallCount[28] = \StallCount[28]~output_o ;

assign StallCount[29] = \StallCount[29]~output_o ;

assign StallCount[30] = \StallCount[30]~output_o ;

assign StallCount[31] = \StallCount[31]~output_o ;

assign BranchPredictionCount[0] = \BranchPredictionCount[0]~output_o ;

assign BranchPredictionCount[1] = \BranchPredictionCount[1]~output_o ;

assign BranchPredictionCount[2] = \BranchPredictionCount[2]~output_o ;

assign BranchPredictionCount[3] = \BranchPredictionCount[3]~output_o ;

assign BranchPredictionCount[4] = \BranchPredictionCount[4]~output_o ;

assign BranchPredictionCount[5] = \BranchPredictionCount[5]~output_o ;

assign BranchPredictionCount[6] = \BranchPredictionCount[6]~output_o ;

assign BranchPredictionCount[7] = \BranchPredictionCount[7]~output_o ;

assign BranchPredictionCount[8] = \BranchPredictionCount[8]~output_o ;

assign BranchPredictionCount[9] = \BranchPredictionCount[9]~output_o ;

assign BranchPredictionCount[10] = \BranchPredictionCount[10]~output_o ;

assign BranchPredictionCount[11] = \BranchPredictionCount[11]~output_o ;

assign BranchPredictionCount[12] = \BranchPredictionCount[12]~output_o ;

assign BranchPredictionCount[13] = \BranchPredictionCount[13]~output_o ;

assign BranchPredictionCount[14] = \BranchPredictionCount[14]~output_o ;

assign BranchPredictionCount[15] = \BranchPredictionCount[15]~output_o ;

assign BranchPredictionCount[16] = \BranchPredictionCount[16]~output_o ;

assign BranchPredictionCount[17] = \BranchPredictionCount[17]~output_o ;

assign BranchPredictionCount[18] = \BranchPredictionCount[18]~output_o ;

assign BranchPredictionCount[19] = \BranchPredictionCount[19]~output_o ;

assign BranchPredictionCount[20] = \BranchPredictionCount[20]~output_o ;

assign BranchPredictionCount[21] = \BranchPredictionCount[21]~output_o ;

assign BranchPredictionCount[22] = \BranchPredictionCount[22]~output_o ;

assign BranchPredictionCount[23] = \BranchPredictionCount[23]~output_o ;

assign BranchPredictionCount[24] = \BranchPredictionCount[24]~output_o ;

assign BranchPredictionCount[25] = \BranchPredictionCount[25]~output_o ;

assign BranchPredictionCount[26] = \BranchPredictionCount[26]~output_o ;

assign BranchPredictionCount[27] = \BranchPredictionCount[27]~output_o ;

assign BranchPredictionCount[28] = \BranchPredictionCount[28]~output_o ;

assign BranchPredictionCount[29] = \BranchPredictionCount[29]~output_o ;

assign BranchPredictionCount[30] = \BranchPredictionCount[30]~output_o ;

assign BranchPredictionCount[31] = \BranchPredictionCount[31]~output_o ;

assign BranchPredictionMissCount[0] = \BranchPredictionMissCount[0]~output_o ;

assign BranchPredictionMissCount[1] = \BranchPredictionMissCount[1]~output_o ;

assign BranchPredictionMissCount[2] = \BranchPredictionMissCount[2]~output_o ;

assign BranchPredictionMissCount[3] = \BranchPredictionMissCount[3]~output_o ;

assign BranchPredictionMissCount[4] = \BranchPredictionMissCount[4]~output_o ;

assign BranchPredictionMissCount[5] = \BranchPredictionMissCount[5]~output_o ;

assign BranchPredictionMissCount[6] = \BranchPredictionMissCount[6]~output_o ;

assign BranchPredictionMissCount[7] = \BranchPredictionMissCount[7]~output_o ;

assign BranchPredictionMissCount[8] = \BranchPredictionMissCount[8]~output_o ;

assign BranchPredictionMissCount[9] = \BranchPredictionMissCount[9]~output_o ;

assign BranchPredictionMissCount[10] = \BranchPredictionMissCount[10]~output_o ;

assign BranchPredictionMissCount[11] = \BranchPredictionMissCount[11]~output_o ;

assign BranchPredictionMissCount[12] = \BranchPredictionMissCount[12]~output_o ;

assign BranchPredictionMissCount[13] = \BranchPredictionMissCount[13]~output_o ;

assign BranchPredictionMissCount[14] = \BranchPredictionMissCount[14]~output_o ;

assign BranchPredictionMissCount[15] = \BranchPredictionMissCount[15]~output_o ;

assign BranchPredictionMissCount[16] = \BranchPredictionMissCount[16]~output_o ;

assign BranchPredictionMissCount[17] = \BranchPredictionMissCount[17]~output_o ;

assign BranchPredictionMissCount[18] = \BranchPredictionMissCount[18]~output_o ;

assign BranchPredictionMissCount[19] = \BranchPredictionMissCount[19]~output_o ;

assign BranchPredictionMissCount[20] = \BranchPredictionMissCount[20]~output_o ;

assign BranchPredictionMissCount[21] = \BranchPredictionMissCount[21]~output_o ;

assign BranchPredictionMissCount[22] = \BranchPredictionMissCount[22]~output_o ;

assign BranchPredictionMissCount[23] = \BranchPredictionMissCount[23]~output_o ;

assign BranchPredictionMissCount[24] = \BranchPredictionMissCount[24]~output_o ;

assign BranchPredictionMissCount[25] = \BranchPredictionMissCount[25]~output_o ;

assign BranchPredictionMissCount[26] = \BranchPredictionMissCount[26]~output_o ;

assign BranchPredictionMissCount[27] = \BranchPredictionMissCount[27]~output_o ;

assign BranchPredictionMissCount[28] = \BranchPredictionMissCount[28]~output_o ;

assign BranchPredictionMissCount[29] = \BranchPredictionMissCount[29]~output_o ;

assign BranchPredictionMissCount[30] = \BranchPredictionMissCount[30]~output_o ;

assign BranchPredictionMissCount[31] = \BranchPredictionMissCount[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
