NDS Database:  version O.61xd

NDS_INFO | xc9500xl | 9572XL44VQ | XC9572XL-7-VQ44

DEVICE | 9572XL | 9572XL44VQ | 

NETWORK | h_bridge | 0 | 0 | 16391

INPUT_INSTANCE | 0 | 0 | NULL | sw1_input_IBUF | h_bridge_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sw1_input | 4554 | PI | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sw1_input_IBUF | 4499 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw1_input_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | enable_IBUF | h_bridge_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | enable | 4555 | PI | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | sw2_input_IBUF | h_bridge_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sw2_input | 4556 | PI | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sw2_input_IBUF | 4501 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw2_input_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | sw3_input_IBUF | h_bridge_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sw3_input | 4557 | PI | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sw3_input_IBUF | 4502 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw3_input_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | clk_IBUF | h_bridge_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk | 4558 | PI | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch1/out_p | h_bridge_COPY_0_COPY_0 | 2155873280 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_input_IBUF | 4499 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw1_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch1/out_p.SI | switch1/out_p | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_input_IBUF | 4499 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw1_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch1/out_p.D1 | 4561 | ? | 0 | 4096 | switch1/out_p | NULL | NULL | switch1/out_p.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch1/out_p.D2 | 4562 | ? | 0 | 4096 | switch1/out_p | NULL | NULL | switch1/out_p.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | sw1_input_IBUF | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p | IV_FALSE | switch1/out_n | IV_TRUE | output_enable_watchdog
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p | IV_TRUE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<2>
SPPTERM | 6 | IV_TRUE | sw1_input_IBUF | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<0> | IV_FALSE | switch1/count<1>
SPPTERM | 7 | IV_TRUE | sw1_input_IBUF | IV_TRUE | enable_IBUF | IV_FALSE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<0> | IV_TRUE | switch1/count<2> | IV_FALSE | switch1/count<1>

SRFF_INSTANCE | switch1/out_p.REG | switch1/out_p | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch1/out_p.D | 4560 | ? | 0 | 0 | switch1/out_p | NULL | NULL | switch1/out_p.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch1/out_p.Q | 4563 | ? | 0 | 0 | switch1/out_p | NULL | NULL | switch1/out_p.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch2/out_p | h_bridge_COPY_0_COPY_0 | 2155873280 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw2_input_IBUF | 4501 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw2_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch2/out_p.SI | switch2/out_p | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw2_input_IBUF | 4501 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw2_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch2/out_p.D1 | 4565 | ? | 0 | 4096 | switch2/out_p | NULL | NULL | switch2/out_p.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch2/out_p.D2 | 4566 | ? | 0 | 4096 | switch2/out_p | NULL | NULL | switch2/out_p.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | sw2_input_IBUF | IV_TRUE | switch2/out_p | IV_FALSE | switch2/out_n | IV_TRUE | output_enable_watchdog
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | switch2/out_p | IV_TRUE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<2>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_TRUE | sw2_input_IBUF | IV_TRUE | switch2/out_p | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<0> | IV_FALSE | switch2/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | sw2_input_IBUF | IV_FALSE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<0> | IV_TRUE | switch2/count<2> | IV_FALSE | switch2/count<1>

SRFF_INSTANCE | switch2/out_p.REG | switch2/out_p | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch2/out_p.D | 4564 | ? | 0 | 0 | switch2/out_p | NULL | NULL | switch2/out_p.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch2/out_p.Q | 4567 | ? | 0 | 0 | switch2/out_p | NULL | NULL | switch2/out_p.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch3/out_p | h_bridge_COPY_0_COPY_0 | 2155873280 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw3_input_IBUF | 4502 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw3_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch3/out_p.SI | switch3/out_p | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw3_input_IBUF | 4502 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw3_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch3/out_p.D1 | 4569 | ? | 0 | 4096 | switch3/out_p | NULL | NULL | switch3/out_p.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch3/out_p.D2 | 4570 | ? | 0 | 4096 | switch3/out_p | NULL | NULL | switch3/out_p.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | sw3_input_IBUF | IV_TRUE | switch3/out_p | IV_FALSE | switch3/out_n | IV_TRUE | output_enable_watchdog
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | switch3/out_p | IV_TRUE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<2>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_TRUE | sw3_input_IBUF | IV_TRUE | switch3/out_p | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<0> | IV_FALSE | switch3/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | sw3_input_IBUF | IV_FALSE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<0> | IV_TRUE | switch3/count<2> | IV_FALSE | switch3/count<1>

SRFF_INSTANCE | switch3/out_p.REG | switch3/out_p | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch3/out_p.D | 4568 | ? | 0 | 0 | switch3/out_p | NULL | NULL | switch3/out_p.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch3/out_p.Q | 4571 | ? | 0 | 0 | switch3/out_p | NULL | NULL | switch3/out_p.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch1/out_n | h_bridge_COPY_0_COPY_0 | 2155873280 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_input_IBUF | 4499 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw1_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch1/out_n.SI | switch1/out_n | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw1_input_IBUF | 4499 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw1_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch1/out_n.D1 | 4573 | ? | 0 | 4096 | switch1/out_n | NULL | NULL | switch1/out_n.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch1/out_n.D2 | 4574 | ? | 0 | 4096 | switch1/out_n | NULL | NULL | switch1/out_n.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_FALSE | sw1_input_IBUF | IV_TRUE | enable_IBUF | IV_FALSE | switch1/out_p | IV_TRUE | switch1/out_n | IV_TRUE | output_enable_watchdog
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p | IV_TRUE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<2>
SPPTERM | 6 | IV_FALSE | sw1_input_IBUF | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<0> | IV_FALSE | switch1/count<1>
SPPTERM | 7 | IV_FALSE | sw1_input_IBUF | IV_TRUE | enable_IBUF | IV_FALSE | switch1/out_p | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<0> | IV_TRUE | switch1/count<2> | IV_FALSE | switch1/count<1>

SRFF_INSTANCE | switch1/out_n.REG | switch1/out_n | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch1/out_n.D | 4572 | ? | 0 | 0 | switch1/out_n | NULL | NULL | switch1/out_n.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch1/out_n.Q | 4575 | ? | 0 | 0 | switch1/out_n | NULL | NULL | switch1/out_n.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch2/out_n | h_bridge_COPY_0_COPY_0 | 2155873280 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw2_input_IBUF | 4501 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw2_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch2/out_n.SI | switch2/out_n | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw2_input_IBUF | 4501 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw2_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch2/out_n.D1 | 4577 | ? | 0 | 4096 | switch2/out_n | NULL | NULL | switch2/out_n.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch2/out_n.D2 | 4578 | ? | 0 | 4096 | switch2/out_n | NULL | NULL | switch2/out_n.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_FALSE | sw2_input_IBUF | IV_FALSE | switch2/out_p | IV_TRUE | switch2/out_n | IV_TRUE | output_enable_watchdog
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | switch2/out_p | IV_TRUE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<2>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_FALSE | sw2_input_IBUF | IV_TRUE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<0> | IV_FALSE | switch2/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | sw2_input_IBUF | IV_FALSE | switch2/out_p | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<0> | IV_TRUE | switch2/count<2> | IV_FALSE | switch2/count<1>

SRFF_INSTANCE | switch2/out_n.REG | switch2/out_n | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch2/out_n.D | 4576 | ? | 0 | 0 | switch2/out_n | NULL | NULL | switch2/out_n.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch2/out_n.Q | 4579 | ? | 0 | 0 | switch2/out_n | NULL | NULL | switch2/out_n.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch3/out_n | h_bridge_COPY_0_COPY_0 | 2155873280 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw3_input_IBUF | 4502 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw3_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch3/out_n.SI | switch3/out_n | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw3_input_IBUF | 4502 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw3_input_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch3/out_n.D1 | 4581 | ? | 0 | 4096 | switch3/out_n | NULL | NULL | switch3/out_n.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch3/out_n.D2 | 4582 | ? | 0 | 4096 | switch3/out_n | NULL | NULL | switch3/out_n.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_FALSE | sw3_input_IBUF | IV_FALSE | switch3/out_p | IV_TRUE | switch3/out_n | IV_TRUE | output_enable_watchdog
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | switch3/out_p | IV_TRUE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<2>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_FALSE | sw3_input_IBUF | IV_TRUE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<0> | IV_FALSE | switch3/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | sw3_input_IBUF | IV_FALSE | switch3/out_p | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<0> | IV_TRUE | switch3/count<2> | IV_FALSE | switch3/count<1>

SRFF_INSTANCE | switch3/out_n.REG | switch3/out_n | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch3/out_n.D | 4580 | ? | 0 | 0 | switch3/out_n | NULL | NULL | switch3/out_n.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch3/out_n.Q | 4583 | ? | 0 | 0 | switch3/out_n | NULL | NULL | switch3/out_n.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | watchdog_IBUF | h_bridge_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | watchdog | 4559 | PI | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | watch_rst | h_bridge_COPY_0_COPY_0 | 2155873536 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_rst.SI | watch_rst | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_rst.D1 | 4585 | ? | 0 | 4096 | watch_rst | NULL | NULL | watch_rst.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | watchdog_IBUF
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_rst.D2 | 4586 | ? | 0 | 4096 | watch_rst | NULL | NULL | watch_rst.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | enable_IBUF

SRFF_INSTANCE | watch_rst.REG | watch_rst | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_rst.D | 4584 | ? | 0 | 0 | watch_rst | NULL | NULL | watch_rst.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_rst.Q | 4587 | ? | 0 | 0 | watch_rst | NULL | NULL | watch_rst.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | output_enable_watchdog | h_bridge_COPY_0_COPY_0 | 2155873536 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<19> | 4541 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<19>.Q | watch_cnt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | output_enable_watchdog.SI | output_enable_watchdog | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<19> | 4541 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<19>.Q | watch_cnt<19> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | output_enable_watchdog.D1 | 4589 | ? | 0 | 4096 | output_enable_watchdog | NULL | NULL | output_enable_watchdog.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | output_enable_watchdog.D2 | 4590 | ? | 0 | 4096 | output_enable_watchdog | NULL | NULL | output_enable_watchdog.SI | 2 | 9 | MC_SI_D2
SPPTERM | 23 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_FALSE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_FALSE | watch_cnt<10> | IV_FALSE | watch_cnt<11> | IV_FALSE | watch_cnt<12> | IV_FALSE | watch_cnt<13> | IV_FALSE | watch_cnt<14> | IV_FALSE | watch_cnt<15> | IV_FALSE | watch_cnt<16> | IV_FALSE | watch_cnt<17> | IV_FALSE | watch_cnt<18> | IV_FALSE | watch_cnt<1> | IV_FALSE | watch_cnt<2> | IV_FALSE | watch_cnt<3> | IV_FALSE | watch_cnt<4> | IV_FALSE | watch_cnt<5> | IV_FALSE | watch_cnt<6> | IV_FALSE | watch_cnt<7> | IV_FALSE | watch_cnt<8> | IV_FALSE | watch_cnt<9> | IV_FALSE | watch_cnt<19>
SPPTERM | 23 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_FALSE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_FALSE | watch_cnt<10> | IV_FALSE | watch_cnt<11> | IV_FALSE | watch_cnt<12> | IV_FALSE | watch_cnt<13> | IV_FALSE | watch_cnt<14> | IV_FALSE | watch_cnt<15> | IV_FALSE | watch_cnt<16> | IV_FALSE | watch_cnt<17> | IV_FALSE | watch_cnt<18> | IV_FALSE | watch_cnt<1> | IV_FALSE | watch_cnt<2> | IV_FALSE | watch_cnt<3> | IV_FALSE | watch_cnt<4> | IV_FALSE | watch_cnt<5> | IV_FALSE | watch_cnt<6> | IV_FALSE | watch_cnt<7> | IV_FALSE | watch_cnt<8> | IV_FALSE | watch_cnt<9> | IV_FALSE | watch_cnt<19>

SRFF_INSTANCE | output_enable_watchdog.REG | output_enable_watchdog | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | output_enable_watchdog.D | 4588 | ? | 0 | 0 | output_enable_watchdog | NULL | NULL | output_enable_watchdog.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | output_enable_watchdog.Q | 4591 | ? | 0 | 0 | output_enable_watchdog | NULL | NULL | output_enable_watchdog.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch1/count<0> | h_bridge_COPY_0_COPY_0 | 2155873280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch1/count<0>.SI | switch1/count<0> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch1/count<0>.D1 | 4593 | ? | 0 | 4096 | switch1/count<0> | NULL | NULL | switch1/count<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch1/count<0>.D2 | 4594 | ? | 0 | 4096 | switch1/count<0> | NULL | NULL | switch1/count<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p | IV_TRUE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<0> | IV_FALSE | switch1/count<2>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_FALSE | switch1/out_p | IV_FALSE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<0> | IV_FALSE | switch1/count<2>

SRFF_INSTANCE | switch1/count<0>.REG | switch1/count<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch1/count<0>.D | 4592 | ? | 0 | 0 | switch1/count<0> | NULL | NULL | switch1/count<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch1/count<0>.Q | 4595 | ? | 0 | 0 | switch1/count<0> | NULL | NULL | switch1/count<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch1/count<2> | h_bridge_COPY_0_COPY_0 | 2155873280 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch1/count<2>.SI | switch1/count<2> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch1/count<2>.D1 | 4597 | ? | 0 | 4096 | switch1/count<2> | NULL | NULL | switch1/count<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch1/count<2>.D2 | 4598 | ? | 0 | 4096 | switch1/count<2> | NULL | NULL | switch1/count<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p | IV_TRUE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch1/count<0> | IV_FALSE | switch1/count<2> | IV_TRUE | switch1/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch1/out_p | IV_FALSE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch1/count<0> | IV_FALSE | switch1/count<2> | IV_TRUE | switch1/count<1>

SRFF_INSTANCE | switch1/count<2>.REG | switch1/count<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch1/count<2>.D | 4596 | ? | 0 | 0 | switch1/count<2> | NULL | NULL | switch1/count<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch1/count<2>.Q | 4599 | ? | 0 | 0 | switch1/count<2> | NULL | NULL | switch1/count<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch2/count<0> | h_bridge_COPY_0_COPY_0 | 2155873280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch2/count<0>.SI | switch2/count<0> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch2/count<0>.D1 | 4601 | ? | 0 | 4096 | switch2/count<0> | NULL | NULL | switch2/count<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch2/count<0>.D2 | 4602 | ? | 0 | 4096 | switch2/count<0> | NULL | NULL | switch2/count<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_TRUE | switch2/out_p | IV_TRUE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<0> | IV_FALSE | switch2/count<2>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_FALSE | switch2/out_p | IV_FALSE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<0> | IV_FALSE | switch2/count<2>

SRFF_INSTANCE | switch2/count<0>.REG | switch2/count<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch2/count<0>.D | 4600 | ? | 0 | 0 | switch2/count<0> | NULL | NULL | switch2/count<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch2/count<0>.Q | 4603 | ? | 0 | 0 | switch2/count<0> | NULL | NULL | switch2/count<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch2/count<2> | h_bridge_COPY_0_COPY_0 | 2155873280 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch2/count<2>.SI | switch2/count<2> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch2/count<2>.D1 | 4605 | ? | 0 | 4096 | switch2/count<2> | NULL | NULL | switch2/count<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch2/count<2>.D2 | 4606 | ? | 0 | 4096 | switch2/count<2> | NULL | NULL | switch2/count<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch2/out_p | IV_TRUE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch2/count<0> | IV_FALSE | switch2/count<2> | IV_TRUE | switch2/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch2/out_p | IV_FALSE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch2/count<0> | IV_FALSE | switch2/count<2> | IV_TRUE | switch2/count<1>

SRFF_INSTANCE | switch2/count<2>.REG | switch2/count<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch2/count<2>.D | 4604 | ? | 0 | 0 | switch2/count<2> | NULL | NULL | switch2/count<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch2/count<2>.Q | 4607 | ? | 0 | 0 | switch2/count<2> | NULL | NULL | switch2/count<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch3/count<0> | h_bridge_COPY_0_COPY_0 | 2155873280 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch3/count<0>.SI | switch3/count<0> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch3/count<0>.D1 | 4609 | ? | 0 | 4096 | switch3/count<0> | NULL | NULL | switch3/count<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch3/count<0>.D2 | 4610 | ? | 0 | 4096 | switch3/count<0> | NULL | NULL | switch3/count<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_TRUE | switch3/out_p | IV_TRUE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<0> | IV_FALSE | switch3/count<2>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_FALSE | switch3/out_p | IV_FALSE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<0> | IV_FALSE | switch3/count<2>

SRFF_INSTANCE | switch3/count<0>.REG | switch3/count<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch3/count<0>.D | 4608 | ? | 0 | 0 | switch3/count<0> | NULL | NULL | switch3/count<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch3/count<0>.Q | 4611 | ? | 0 | 0 | switch3/count<0> | NULL | NULL | switch3/count<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch3/count<2> | h_bridge_COPY_0_COPY_0 | 2155873280 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch3/count<2>.SI | switch3/count<2> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch3/count<2>.D1 | 4613 | ? | 0 | 4096 | switch3/count<2> | NULL | NULL | switch3/count<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch3/count<2>.D2 | 4614 | ? | 0 | 4096 | switch3/count<2> | NULL | NULL | switch3/count<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch3/out_p | IV_TRUE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch3/count<0> | IV_FALSE | switch3/count<2> | IV_TRUE | switch3/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch3/out_p | IV_FALSE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch3/count<0> | IV_FALSE | switch3/count<2> | IV_TRUE | switch3/count<1>

SRFF_INSTANCE | switch3/count<2>.REG | switch3/count<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch3/count<2>.D | 4612 | ? | 0 | 0 | switch3/count<2> | NULL | NULL | switch3/count<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch3/count<2>.Q | 4615 | ? | 0 | 0 | switch3/count<2> | NULL | NULL | switch3/count<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | watch_cnt<0> | h_bridge_COPY_0_COPY_0 | 2155873536 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<19> | 4541 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<19>.Q | watch_cnt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<0>.SI | watch_cnt<0> | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<19> | 4541 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<19>.Q | watch_cnt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<0>.D1 | 4617 | ? | 0 | 4096 | watch_cnt<0> | NULL | NULL | watch_cnt<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<0>.D2 | 4618 | ? | 0 | 4096 | watch_cnt<0> | NULL | NULL | watch_cnt<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF
SPPTERM | 4 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF
SPPTERM | 22 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watchdog_IBUF | IV_FALSE | watch_cnt<10> | IV_FALSE | watch_cnt<11> | IV_FALSE | watch_cnt<12> | IV_FALSE | watch_cnt<13> | IV_FALSE | watch_cnt<14> | IV_FALSE | watch_cnt<15> | IV_FALSE | watch_cnt<16> | IV_FALSE | watch_cnt<17> | IV_FALSE | watch_cnt<18> | IV_FALSE | watch_cnt<1> | IV_FALSE | watch_cnt<2> | IV_FALSE | watch_cnt<3> | IV_FALSE | watch_cnt<4> | IV_FALSE | watch_cnt<5> | IV_FALSE | watch_cnt<6> | IV_FALSE | watch_cnt<7> | IV_FALSE | watch_cnt<8> | IV_FALSE | watch_cnt<9> | IV_FALSE | watch_cnt<19>
SPPTERM | 22 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_FALSE | watchdog_IBUF | IV_FALSE | watch_cnt<10> | IV_FALSE | watch_cnt<11> | IV_FALSE | watch_cnt<12> | IV_FALSE | watch_cnt<13> | IV_FALSE | watch_cnt<14> | IV_FALSE | watch_cnt<15> | IV_FALSE | watch_cnt<16> | IV_FALSE | watch_cnt<17> | IV_FALSE | watch_cnt<18> | IV_FALSE | watch_cnt<1> | IV_FALSE | watch_cnt<2> | IV_FALSE | watch_cnt<3> | IV_FALSE | watch_cnt<4> | IV_FALSE | watch_cnt<5> | IV_FALSE | watch_cnt<6> | IV_FALSE | watch_cnt<7> | IV_FALSE | watch_cnt<8> | IV_FALSE | watch_cnt<9> | IV_FALSE | watch_cnt<19>

SRFF_INSTANCE | watch_cnt<0>.REG | watch_cnt<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<0>.D | 4616 | ? | 0 | 0 | watch_cnt<0> | NULL | NULL | watch_cnt<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<0>.Q | 4619 | ? | 0 | 0 | watch_cnt<0> | NULL | NULL | watch_cnt<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch1/count<1> | h_bridge_COPY_0_COPY_0 | 2155873280 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch1/count<1>.SI | switch1/count<1> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<0> | 4512 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<0>.Q | switch1/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<2> | 4513 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<2>.Q | switch1/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/count<1> | 4520 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/count<1>.Q | switch1/count<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch1/count<1>.D1 | 4621 | ? | 0 | 4096 | switch1/count<1> | NULL | NULL | switch1/count<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch1/count<1>.D2 | 4622 | ? | 0 | 4096 | switch1/count<1> | NULL | NULL | switch1/count<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p | IV_TRUE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch1/count<0> | IV_FALSE | switch1/count<2> | IV_FALSE | switch1/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p | IV_TRUE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<0> | IV_FALSE | switch1/count<2> | IV_TRUE | switch1/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch1/out_p | IV_FALSE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch1/count<0> | IV_FALSE | switch1/count<2> | IV_FALSE | switch1/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch1/out_p | IV_FALSE | switch1/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch1/count<0> | IV_FALSE | switch1/count<2> | IV_TRUE | switch1/count<1>

SRFF_INSTANCE | switch1/count<1>.REG | switch1/count<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch1/count<1>.D | 4620 | ? | 0 | 0 | switch1/count<1> | NULL | NULL | switch1/count<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch1/count<1>.Q | 4623 | ? | 0 | 0 | switch1/count<1> | NULL | NULL | switch1/count<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch2/count<1> | h_bridge_COPY_0_COPY_0 | 2155873280 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch2/count<1>.SI | switch2/count<1> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<0> | 4514 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<0>.Q | switch2/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<2> | 4515 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<2>.Q | switch2/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/count<1> | 4521 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/count<1>.Q | switch2/count<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch2/count<1>.D1 | 4625 | ? | 0 | 4096 | switch2/count<1> | NULL | NULL | switch2/count<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch2/count<1>.D2 | 4626 | ? | 0 | 4096 | switch2/count<1> | NULL | NULL | switch2/count<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch2/out_p | IV_TRUE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch2/count<0> | IV_FALSE | switch2/count<2> | IV_FALSE | switch2/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch2/out_p | IV_TRUE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<0> | IV_FALSE | switch2/count<2> | IV_TRUE | switch2/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch2/out_p | IV_FALSE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch2/count<0> | IV_FALSE | switch2/count<2> | IV_FALSE | switch2/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch2/out_p | IV_FALSE | switch2/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch2/count<0> | IV_FALSE | switch2/count<2> | IV_TRUE | switch2/count<1>

SRFF_INSTANCE | switch2/count<1>.REG | switch2/count<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch2/count<1>.D | 4624 | ? | 0 | 0 | switch2/count<1> | NULL | NULL | switch2/count<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch2/count<1>.Q | 4627 | ? | 0 | 0 | switch2/count<1> | NULL | NULL | switch2/count<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | switch3/count<1> | h_bridge_COPY_0_COPY_0 | 2155873280 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | switch3/count<1>.SI | switch3/count<1> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | output_enable_watchdog | 4511 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | output_enable_watchdog.Q | output_enable_watchdog | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<0> | 4516 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<0>.Q | switch3/count<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<2> | 4517 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<2>.Q | switch3/count<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/count<1> | 4522 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/count<1>.Q | switch3/count<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | switch3/count<1>.D1 | 4629 | ? | 0 | 4096 | switch3/count<1> | NULL | NULL | switch3/count<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | switch3/count<1>.D2 | 4630 | ? | 0 | 4096 | switch3/count<1> | NULL | NULL | switch3/count<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch3/out_p | IV_TRUE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch3/count<0> | IV_FALSE | switch3/count<2> | IV_FALSE | switch3/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | switch3/out_p | IV_TRUE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<0> | IV_FALSE | switch3/count<2> | IV_TRUE | switch3/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch3/out_p | IV_FALSE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_TRUE | switch3/count<0> | IV_FALSE | switch3/count<2> | IV_FALSE | switch3/count<1>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | switch3/out_p | IV_FALSE | switch3/out_n | IV_TRUE | output_enable_watchdog | IV_FALSE | switch3/count<0> | IV_FALSE | switch3/count<2> | IV_TRUE | switch3/count<1>

SRFF_INSTANCE | switch3/count<1>.REG | switch3/count<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | switch3/count<1>.D | 4628 | ? | 0 | 0 | switch3/count<1> | NULL | NULL | switch3/count<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | switch3/count<1>.Q | 4631 | ? | 0 | 0 | switch3/count<1> | NULL | NULL | switch3/count<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<10> | h_bridge_COPY_0_COPY_0 | 2155877376 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<10>.SI | watch_cnt<10> | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<10>.D1 | 4633 | ? | 0 | 4096 | watch_cnt<10> | NULL | NULL | watch_cnt<10>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<10>.D2 | 4634 | ? | 0 | 4096 | watch_cnt<10> | NULL | NULL | watch_cnt<10>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<10>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10>
SPPTERM | 13 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 13 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<10>.REG | watch_cnt<10> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<10>.D | 4632 | ? | 0 | 0 | watch_cnt<10> | NULL | NULL | watch_cnt<10>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<10>.Q | 4635 | ? | 0 | 0 | watch_cnt<10> | NULL | NULL | watch_cnt<10>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<11> | h_bridge_COPY_0_COPY_0 | 2155877376 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<11>.SI | watch_cnt<11> | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<11>.D1 | 4637 | ? | 0 | 4096 | watch_cnt<11> | NULL | NULL | watch_cnt<11>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<11>.D2 | 4638 | ? | 0 | 4096 | watch_cnt<11> | NULL | NULL | watch_cnt<11>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<11>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<11>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<11>
SPPTERM | 14 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 14 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<11>.REG | watch_cnt<11> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<11>.D | 4636 | ? | 0 | 0 | watch_cnt<11> | NULL | NULL | watch_cnt<11>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<11>.Q | 4639 | ? | 0 | 0 | watch_cnt<11> | NULL | NULL | watch_cnt<11>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<12> | h_bridge_COPY_0_COPY_0 | 2155877376 | 17 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<12>.SI | watch_cnt<12> | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<12>.D1 | 4641 | ? | 0 | 4096 | watch_cnt<12> | NULL | NULL | watch_cnt<12>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<12>.D2 | 4642 | ? | 0 | 4096 | watch_cnt<12> | NULL | NULL | watch_cnt<12>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<12>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<12>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<12>
SPPTERM | 15 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 15 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<12>.REG | watch_cnt<12> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<12>.D | 4640 | ? | 0 | 0 | watch_cnt<12> | NULL | NULL | watch_cnt<12>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<12>.Q | 4643 | ? | 0 | 0 | watch_cnt<12> | NULL | NULL | watch_cnt<12>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<13> | h_bridge_COPY_0_COPY_0 | 2155877376 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<13>.SI | watch_cnt<13> | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<13>.D1 | 4645 | ? | 0 | 4096 | watch_cnt<13> | NULL | NULL | watch_cnt<13>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<13>.D2 | 4646 | ? | 0 | 4096 | watch_cnt<13> | NULL | NULL | watch_cnt<13>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<13>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<13>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<13>
SPPTERM | 16 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 16 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<13>.REG | watch_cnt<13> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<13>.D | 4644 | ? | 0 | 0 | watch_cnt<13> | NULL | NULL | watch_cnt<13>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<13>.Q | 4647 | ? | 0 | 0 | watch_cnt<13> | NULL | NULL | watch_cnt<13>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<14> | h_bridge_COPY_0_COPY_0 | 2155877376 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<14>.SI | watch_cnt<14> | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<14>.D1 | 4649 | ? | 0 | 4096 | watch_cnt<14> | NULL | NULL | watch_cnt<14>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<14>.D2 | 4650 | ? | 0 | 4096 | watch_cnt<14> | NULL | NULL | watch_cnt<14>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<14>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<14>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<14>
SPPTERM | 17 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 17 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<14>.REG | watch_cnt<14> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<14>.D | 4648 | ? | 0 | 0 | watch_cnt<14> | NULL | NULL | watch_cnt<14>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<14>.Q | 4651 | ? | 0 | 0 | watch_cnt<14> | NULL | NULL | watch_cnt<14>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<15> | h_bridge_COPY_0_COPY_0 | 2155877376 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<15>.SI | watch_cnt<15> | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<15>.D1 | 4653 | ? | 0 | 4096 | watch_cnt<15> | NULL | NULL | watch_cnt<15>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<15>.D2 | 4654 | ? | 0 | 4096 | watch_cnt<15> | NULL | NULL | watch_cnt<15>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<15>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<15>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<15>
SPPTERM | 18 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 18 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<15>.REG | watch_cnt<15> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<15>.D | 4652 | ? | 0 | 0 | watch_cnt<15> | NULL | NULL | watch_cnt<15>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<15>.Q | 4655 | ? | 0 | 0 | watch_cnt<15> | NULL | NULL | watch_cnt<15>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<16> | h_bridge_COPY_0_COPY_0 | 2155877376 | 21 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<16>.SI | watch_cnt<16> | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<16>.D1 | 4657 | ? | 0 | 4096 | watch_cnt<16> | NULL | NULL | watch_cnt<16>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<16>.D2 | 4658 | ? | 0 | 4096 | watch_cnt<16> | NULL | NULL | watch_cnt<16>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<16>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<16>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<16>
SPPTERM | 19 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<15> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 19 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<15> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<16>.REG | watch_cnt<16> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<16>.D | 4656 | ? | 0 | 0 | watch_cnt<16> | NULL | NULL | watch_cnt<16>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<16>.Q | 4659 | ? | 0 | 0 | watch_cnt<16> | NULL | NULL | watch_cnt<16>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<17> | h_bridge_COPY_0_COPY_0 | 2155877376 | 22 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<17>.SI | watch_cnt<17> | 0 | 21 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<17>.D1 | 4661 | ? | 0 | 4096 | watch_cnt<17> | NULL | NULL | watch_cnt<17>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<17>.D2 | 4662 | ? | 0 | 4096 | watch_cnt<17> | NULL | NULL | watch_cnt<17>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<17>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<17>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<17>
SPPTERM | 20 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<15> | IV_TRUE | watch_cnt<16> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 20 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<15> | IV_TRUE | watch_cnt<16> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<17>.REG | watch_cnt<17> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<17>.D | 4660 | ? | 0 | 0 | watch_cnt<17> | NULL | NULL | watch_cnt<17>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<17>.Q | 4663 | ? | 0 | 0 | watch_cnt<17> | NULL | NULL | watch_cnt<17>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<18> | h_bridge_COPY_0_COPY_0 | 2155877376 | 23 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<18>.SI | watch_cnt<18> | 0 | 22 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<18>.D1 | 4665 | ? | 0 | 4096 | watch_cnt<18> | NULL | NULL | watch_cnt<18>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<18>.D2 | 4666 | ? | 0 | 4096 | watch_cnt<18> | NULL | NULL | watch_cnt<18>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<18>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<18>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<18>
SPPTERM | 21 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<15> | IV_TRUE | watch_cnt<16> | IV_TRUE | watch_cnt<17> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 21 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<15> | IV_TRUE | watch_cnt<16> | IV_TRUE | watch_cnt<17> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<18>.REG | watch_cnt<18> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<18>.D | 4664 | ? | 0 | 0 | watch_cnt<18> | NULL | NULL | watch_cnt<18>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<18>.Q | 4667 | ? | 0 | 0 | watch_cnt<18> | NULL | NULL | watch_cnt<18>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+OptxMapped | watch_cnt<1> | h_bridge_COPY_0_COPY_0 | 2155873280 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<1>.SI | watch_cnt<1> | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<1>.D1 | 4669 | ? | 0 | 4096 | watch_cnt<1> | NULL | NULL | watch_cnt<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<1>.D2 | 4670 | ? | 0 | 4096 | watch_cnt<1> | NULL | NULL | watch_cnt<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_FALSE | watch_cnt<1>
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_FALSE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1>
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_FALSE | watch_cnt<1>
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_FALSE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1>

SRFF_INSTANCE | watch_cnt<1>.REG | watch_cnt<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<1>.D | 4668 | ? | 0 | 0 | watch_cnt<1> | NULL | NULL | watch_cnt<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<1>.Q | 4671 | ? | 0 | 0 | watch_cnt<1> | NULL | NULL | watch_cnt<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<2> | h_bridge_COPY_0_COPY_0 | 2155877376 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<2>.SI | watch_cnt<2> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<2>.D1 | 4673 | ? | 0 | 4096 | watch_cnt<2> | NULL | NULL | watch_cnt<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<2>.D2 | 4674 | ? | 0 | 4096 | watch_cnt<2> | NULL | NULL | watch_cnt<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<2>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<2>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<2>
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1>
SPPTERM | 5 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1>

SRFF_INSTANCE | watch_cnt<2>.REG | watch_cnt<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<2>.D | 4672 | ? | 0 | 0 | watch_cnt<2> | NULL | NULL | watch_cnt<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<2>.Q | 4675 | ? | 0 | 0 | watch_cnt<2> | NULL | NULL | watch_cnt<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<3> | h_bridge_COPY_0_COPY_0 | 2155877376 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<3>.SI | watch_cnt<3> | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<3>.D1 | 4677 | ? | 0 | 4096 | watch_cnt<3> | NULL | NULL | watch_cnt<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<3>.D2 | 4678 | ? | 0 | 4096 | watch_cnt<3> | NULL | NULL | watch_cnt<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<3>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<3>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<3>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2>
SPPTERM | 6 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2>

SRFF_INSTANCE | watch_cnt<3>.REG | watch_cnt<3> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<3>.D | 4676 | ? | 0 | 0 | watch_cnt<3> | NULL | NULL | watch_cnt<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<3>.Q | 4679 | ? | 0 | 0 | watch_cnt<3> | NULL | NULL | watch_cnt<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<4> | h_bridge_COPY_0_COPY_0 | 2155877376 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<4>.SI | watch_cnt<4> | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<4>.D1 | 4681 | ? | 0 | 4096 | watch_cnt<4> | NULL | NULL | watch_cnt<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<4>.D2 | 4682 | ? | 0 | 4096 | watch_cnt<4> | NULL | NULL | watch_cnt<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<4>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<4>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<4>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3>
SPPTERM | 7 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3>

SRFF_INSTANCE | watch_cnt<4>.REG | watch_cnt<4> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<4>.D | 4680 | ? | 0 | 0 | watch_cnt<4> | NULL | NULL | watch_cnt<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<4>.Q | 4683 | ? | 0 | 0 | watch_cnt<4> | NULL | NULL | watch_cnt<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<5> | h_bridge_COPY_0_COPY_0 | 2155877376 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<5>.SI | watch_cnt<5> | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<5>.D1 | 4685 | ? | 0 | 4096 | watch_cnt<5> | NULL | NULL | watch_cnt<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<5>.D2 | 4686 | ? | 0 | 4096 | watch_cnt<5> | NULL | NULL | watch_cnt<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<5>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<5>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<5>
SPPTERM | 8 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4>
SPPTERM | 8 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4>

SRFF_INSTANCE | watch_cnt<5>.REG | watch_cnt<5> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<5>.D | 4684 | ? | 0 | 0 | watch_cnt<5> | NULL | NULL | watch_cnt<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<5>.Q | 4687 | ? | 0 | 0 | watch_cnt<5> | NULL | NULL | watch_cnt<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<6> | h_bridge_COPY_0_COPY_0 | 2155877376 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<6>.SI | watch_cnt<6> | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<6>.D1 | 4689 | ? | 0 | 4096 | watch_cnt<6> | NULL | NULL | watch_cnt<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<6>.D2 | 4690 | ? | 0 | 4096 | watch_cnt<6> | NULL | NULL | watch_cnt<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<6>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<6>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<6>
SPPTERM | 9 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5>
SPPTERM | 9 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5>

SRFF_INSTANCE | watch_cnt<6>.REG | watch_cnt<6> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<6>.D | 4688 | ? | 0 | 0 | watch_cnt<6> | NULL | NULL | watch_cnt<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<6>.Q | 4691 | ? | 0 | 0 | watch_cnt<6> | NULL | NULL | watch_cnt<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<7> | h_bridge_COPY_0_COPY_0 | 2155877376 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<7>.SI | watch_cnt<7> | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<7>.D1 | 4693 | ? | 0 | 4096 | watch_cnt<7> | NULL | NULL | watch_cnt<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<7>.D2 | 4694 | ? | 0 | 4096 | watch_cnt<7> | NULL | NULL | watch_cnt<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<7>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<7>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<7>
SPPTERM | 10 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6>
SPPTERM | 10 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6>

SRFF_INSTANCE | watch_cnt<7>.REG | watch_cnt<7> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<7>.D | 4692 | ? | 0 | 0 | watch_cnt<7> | NULL | NULL | watch_cnt<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<7>.Q | 4695 | ? | 0 | 0 | watch_cnt<7> | NULL | NULL | watch_cnt<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<8> | h_bridge_COPY_0_COPY_0 | 2155877376 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<8>.SI | watch_cnt<8> | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<8>.D1 | 4697 | ? | 0 | 4096 | watch_cnt<8> | NULL | NULL | watch_cnt<8>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<8>.D2 | 4698 | ? | 0 | 4096 | watch_cnt<8> | NULL | NULL | watch_cnt<8>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<8>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<8>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<8>
SPPTERM | 11 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7>
SPPTERM | 11 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7>

SRFF_INSTANCE | watch_cnt<8>.REG | watch_cnt<8> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<8>.D | 4696 | ? | 0 | 0 | watch_cnt<8> | NULL | NULL | watch_cnt<8>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<8>.Q | 4699 | ? | 0 | 0 | watch_cnt<8> | NULL | NULL | watch_cnt<8>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<9> | h_bridge_COPY_0_COPY_0 | 2155877376 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<9>.SI | watch_cnt<9> | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<9>.D1 | 4701 | ? | 0 | 4096 | watch_cnt<9> | NULL | NULL | watch_cnt<9>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<9>.D2 | 4702 | ? | 0 | 4096 | watch_cnt<9> | NULL | NULL | watch_cnt<9>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<9>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<9>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<9>
SPPTERM | 12 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8>
SPPTERM | 12 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8>

SRFF_INSTANCE | watch_cnt<9>.REG | watch_cnt<9> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<9>.D | 4700 | ? | 0 | 0 | watch_cnt<9> | NULL | NULL | watch_cnt<9>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<9>.Q | 4703 | ? | 0 | 0 | watch_cnt<9> | NULL | NULL | watch_cnt<9>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped | watch_cnt<19> | h_bridge_COPY_0_COPY_0 | 2155877376 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<19> | 4541 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<19>.Q | watch_cnt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | watch_cnt<19> | 4541 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<19>.Q | watch_cnt<19> | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | watch_cnt<19>.SI | watch_cnt<19> | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<19> | 4541 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<19>.Q | watch_cnt<19> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_rst | 4510 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_rst.Q | watch_rst | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watchdog_IBUF | 4519 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | watchdog_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<0> | 4518 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<0>.Q | watch_cnt<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<10> | 4523 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<10>.Q | watch_cnt<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<11> | 4524 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<11>.Q | watch_cnt<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<12> | 4525 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<12>.Q | watch_cnt<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<13> | 4526 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<13>.Q | watch_cnt<13> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<14> | 4527 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<14>.Q | watch_cnt<14> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<15> | 4528 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<15>.Q | watch_cnt<15> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<16> | 4529 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<16>.Q | watch_cnt<16> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<17> | 4530 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<17>.Q | watch_cnt<17> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<18> | 4531 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<18>.Q | watch_cnt<18> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<1> | 4532 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<1>.Q | watch_cnt<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<2> | 4533 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<2>.Q | watch_cnt<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<3> | 4534 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<3>.Q | watch_cnt<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<4> | 4535 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<4>.Q | watch_cnt<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<5> | 4536 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<5>.Q | watch_cnt<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<6> | 4537 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<6>.Q | watch_cnt<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<7> | 4538 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<7>.Q | watch_cnt<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<8> | 4539 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<8>.Q | watch_cnt<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | watch_cnt<9> | 4540 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | watch_cnt<9>.Q | watch_cnt<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | watch_cnt<19>.D1 | 4705 | ? | 0 | 4096 | watch_cnt<19> | NULL | NULL | watch_cnt<19>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | watch_cnt<19>.D2 | 4706 | ? | 0 | 4096 | watch_cnt<19> | NULL | NULL | watch_cnt<19>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | enable_IBUF | IV_TRUE | watch_cnt<19>
SPPTERM | 3 | IV_TRUE | watch_rst | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<19>
SPPTERM | 3 | IV_FALSE | watch_rst | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<19>
SPPTERM | 22 | IV_TRUE | enable_IBUF | IV_TRUE | watch_rst | IV_TRUE | watch_cnt<0> | IV_TRUE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<15> | IV_TRUE | watch_cnt<16> | IV_TRUE | watch_cnt<17> | IV_TRUE | watch_cnt<18> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>
SPPTERM | 22 | IV_TRUE | enable_IBUF | IV_FALSE | watch_rst | IV_TRUE | watch_cnt<0> | IV_FALSE | watchdog_IBUF | IV_TRUE | watch_cnt<10> | IV_TRUE | watch_cnt<11> | IV_TRUE | watch_cnt<12> | IV_TRUE | watch_cnt<13> | IV_TRUE | watch_cnt<14> | IV_TRUE | watch_cnt<15> | IV_TRUE | watch_cnt<16> | IV_TRUE | watch_cnt<17> | IV_TRUE | watch_cnt<18> | IV_TRUE | watch_cnt<1> | IV_TRUE | watch_cnt<2> | IV_TRUE | watch_cnt<3> | IV_TRUE | watch_cnt<4> | IV_TRUE | watch_cnt<5> | IV_TRUE | watch_cnt<6> | IV_TRUE | watch_cnt<7> | IV_TRUE | watch_cnt<8> | IV_TRUE | watch_cnt<9>

SRFF_INSTANCE | watch_cnt<19>.REG | watch_cnt<19> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | watch_cnt<19>.D | 4704 | ? | 0 | 0 | watch_cnt<19> | NULL | NULL | watch_cnt<19>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | FCLKIO_0 | 4503 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | clk_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | watch_cnt<19>.Q | 4707 | ? | 0 | 0 | watch_cnt<19> | NULL | NULL | watch_cnt<19>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | sw1_n_OBUF | h_bridge_COPY_0_COPY_0 | 2155872256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sw1_n_OBUF | 4542 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw1_n_OBUF.Q | sw1_n_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | sw1_n_OBUF.SI | sw1_n_OBUF | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_n | 4507 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_n.Q | switch1/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sw1_n_OBUF.D1 | 4709 | ? | 0 | 4096 | sw1_n_OBUF | NULL | NULL | sw1_n_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sw1_n_OBUF.D2 | 4710 | ? | 0 | 4096 | sw1_n_OBUF | NULL | NULL | sw1_n_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_n

SRFF_INSTANCE | sw1_n_OBUF.REG | sw1_n_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sw1_n_OBUF.D | 4708 | ? | 0 | 0 | sw1_n_OBUF | NULL | NULL | sw1_n_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sw1_n_OBUF.Q | 4711 | ? | 0 | 0 | sw1_n_OBUF | NULL | NULL | sw1_n_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | sw1_p_OBUF | h_bridge_COPY_0_COPY_0 | 2155872256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sw1_p_OBUF | 4543 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw1_p_OBUF.Q | sw1_p_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | sw1_p_OBUF.SI | sw1_p_OBUF | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch1/out_p | 4504 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch1/out_p.Q | switch1/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sw1_p_OBUF.D1 | 4713 | ? | 0 | 4096 | sw1_p_OBUF | NULL | NULL | sw1_p_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sw1_p_OBUF.D2 | 4714 | ? | 0 | 4096 | sw1_p_OBUF | NULL | NULL | sw1_p_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | enable_IBUF | IV_TRUE | switch1/out_p

SRFF_INSTANCE | sw1_p_OBUF.REG | sw1_p_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sw1_p_OBUF.D | 4712 | ? | 0 | 0 | sw1_p_OBUF | NULL | NULL | sw1_p_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sw1_p_OBUF.Q | 4715 | ? | 0 | 0 | sw1_p_OBUF | NULL | NULL | sw1_p_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | sw2_n_OBUF | h_bridge_COPY_0_COPY_0 | 2155872256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sw2_n_OBUF | 4544 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw2_n_OBUF.Q | sw2_n_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | sw2_n_OBUF.SI | sw2_n_OBUF | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_n | 4508 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_n.Q | switch2/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sw2_n_OBUF.D1 | 4717 | ? | 0 | 4096 | sw2_n_OBUF | NULL | NULL | sw2_n_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sw2_n_OBUF.D2 | 4718 | ? | 0 | 4096 | sw2_n_OBUF | NULL | NULL | sw2_n_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | enable_IBUF | IV_TRUE | switch2/out_n

SRFF_INSTANCE | sw2_n_OBUF.REG | sw2_n_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sw2_n_OBUF.D | 4716 | ? | 0 | 0 | sw2_n_OBUF | NULL | NULL | sw2_n_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sw2_n_OBUF.Q | 4719 | ? | 0 | 0 | sw2_n_OBUF | NULL | NULL | sw2_n_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | sw2_p_OBUF | h_bridge_COPY_0_COPY_0 | 2155872256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sw2_p_OBUF | 4545 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw2_p_OBUF.Q | sw2_p_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | sw2_p_OBUF.SI | sw2_p_OBUF | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch2/out_p | 4505 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch2/out_p.Q | switch2/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sw2_p_OBUF.D1 | 4721 | ? | 0 | 4096 | sw2_p_OBUF | NULL | NULL | sw2_p_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sw2_p_OBUF.D2 | 4722 | ? | 0 | 4096 | sw2_p_OBUF | NULL | NULL | sw2_p_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | enable_IBUF | IV_TRUE | switch2/out_p

SRFF_INSTANCE | sw2_p_OBUF.REG | sw2_p_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sw2_p_OBUF.D | 4720 | ? | 0 | 0 | sw2_p_OBUF | NULL | NULL | sw2_p_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sw2_p_OBUF.Q | 4723 | ? | 0 | 0 | sw2_p_OBUF | NULL | NULL | sw2_p_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | sw3_n_OBUF | h_bridge_COPY_0_COPY_0 | 2155872256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sw3_n_OBUF | 4546 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw3_n_OBUF.Q | sw3_n_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | sw3_n_OBUF.SI | sw3_n_OBUF | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_n | 4509 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_n.Q | switch3/out_n | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sw3_n_OBUF.D1 | 4725 | ? | 0 | 4096 | sw3_n_OBUF | NULL | NULL | sw3_n_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sw3_n_OBUF.D2 | 4726 | ? | 0 | 4096 | sw3_n_OBUF | NULL | NULL | sw3_n_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | enable_IBUF | IV_TRUE | switch3/out_n

SRFF_INSTANCE | sw3_n_OBUF.REG | sw3_n_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sw3_n_OBUF.D | 4724 | ? | 0 | 0 | sw3_n_OBUF | NULL | NULL | sw3_n_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sw3_n_OBUF.Q | 4727 | ? | 0 | 0 | sw3_n_OBUF | NULL | NULL | sw3_n_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | sw3_p_OBUF | h_bridge_COPY_0_COPY_0 | 2155872256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sw3_p_OBUF | 4547 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw3_p_OBUF.Q | sw3_p_OBUF | 0 | 0 | MC_Q

SIGNAL_INSTANCE | sw3_p_OBUF.SI | sw3_p_OBUF | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | enable_IBUF | 4500 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | enable_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | switch3/out_p | 4506 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | switch3/out_p.Q | switch3/out_p | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sw3_p_OBUF.D1 | 4729 | ? | 0 | 4096 | sw3_p_OBUF | NULL | NULL | sw3_p_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sw3_p_OBUF.D2 | 4730 | ? | 0 | 4096 | sw3_p_OBUF | NULL | NULL | sw3_p_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | enable_IBUF | IV_TRUE | switch3/out_p

SRFF_INSTANCE | sw3_p_OBUF.REG | sw3_p_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sw3_p_OBUF.D | 4728 | ? | 0 | 0 | sw3_p_OBUF | NULL | NULL | sw3_p_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sw3_p_OBUF.Q | 4731 | ? | 0 | 0 | sw3_p_OBUF | NULL | NULL | sw3_p_OBUF.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | sw1_n | h_bridge_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sw1_n_OBUF | 4542 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw1_n_OBUF.Q | sw1_n_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sw1_n | 4548 | PO | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw1_n | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | sw1_p | h_bridge_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sw1_p_OBUF | 4543 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw1_p_OBUF.Q | sw1_p_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sw1_p | 4549 | PO | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw1_p | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | sw2_n | h_bridge_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sw2_n_OBUF | 4544 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw2_n_OBUF.Q | sw2_n_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sw2_n | 4550 | PO | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw2_n | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | sw2_p | h_bridge_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sw2_p_OBUF | 4545 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw2_p_OBUF.Q | sw2_p_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sw2_p | 4551 | PO | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw2_p | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | sw3_n | h_bridge_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sw3_n_OBUF | 4546 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw3_n_OBUF.Q | sw3_n_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sw3_n | 4552 | PO | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw3_n | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | sw3_p | h_bridge_COPY_0_COPY_0 | 7 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sw3_p_OBUF | 4547 | ? | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | sw3_p_OBUF.Q | sw3_p_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sw3_p | 4553 | PO | 0 | 0 | h_bridge_COPY_0_COPY_0 | NULL | NULL | sw3_p | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | h_bridge_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | sw2_p_OBUF | 1 | NULL | 0 | sw2_p | 1 | 39 | 49152
FBPIN | 9 | NULL | 0 | clk_IBUF | 1 | NULL | 0 | 43 | 57344
FBPIN | 14 | watch_rst | 1 | NULL | 0 | NULL | 0 | 1 | 57344
FBPIN | 15 | watch_cnt<1> | 1 | NULL | 0 | NULL | 0 | 2 | 49152
FBPIN | 16 | watch_cnt<4> | 1 | NULL | 0 | NULL | 0
FBPIN | 17 | watch_cnt<3> | 1 | NULL | 0 | NULL | 0 | 3 | 49152
FBPIN | 18 | watch_cnt<2> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | h_bridge_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | switch3/count<2> | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | sw1_p_OBUF | 1 | NULL | 0 | sw1_p | 1 | 29 | 49152
FBPIN | 3 | switch3/count<0> | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | switch2/count<2> | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | switch2/count<0> | 1 | NULL | 0 | NULL | 0 | 30 | 49152
FBPIN | 6 | switch1/count<2> | 1 | sw2_input_IBUF | 1 | NULL | 0 | 31 | 49152
FBPIN | 7 | switch1/count<0> | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | sw2_n_OBUF | 1 | NULL | 0 | sw2_n | 1 | 32 | 49152
FBPIN | 9 | switch3/out_p | 1 | sw3_input_IBUF | 1 | NULL | 0 | 33 | 51200
FBPIN | 10 | switch3/out_n | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | switch3/count<1> | 1 | watchdog_IBUF | 1 | NULL | 0 | 34 | 53248
FBPIN | 12 | switch2/out_p | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | switch2/out_n | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | switch2/count<1> | 1 | NULL | 0 | NULL | 0 | 36 | 53248
FBPIN | 15 | switch1/out_p | 1 | NULL | 0 | NULL | 0 | 37 | 49152
FBPIN | 16 | switch1/out_n | 1 | NULL | 0 | NULL | 0
FBPIN | 17 | switch1/count<1> | 1 | NULL | 0 | NULL | 0 | 38 | 49152
FBPIN | 18 | watch_cnt<7> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | h_bridge_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | output_enable_watchdog | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | sw3_n_OBUF | 1 | NULL | 0 | sw3_n | 1 | 5 | 49152
FBPIN | 3 | watch_cnt<0> | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | watch_cnt<9> | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | watch_cnt<8> | 1 | NULL | 0 | NULL | 0 | 6 | 49152
FBPIN | 6 | watch_cnt<6> | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | watch_cnt<5> | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | watch_cnt<19> | 1 | NULL | 0 | NULL | 0 | 7 | 49152
FBPIN | 9 | watch_cnt<18> | 1 | enable_IBUF | 1 | NULL | 0 | 8 | 49152
FBPIN | 10 | watch_cnt<17> | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | watch_cnt<16> | 1 | NULL | 0 | NULL | 0 | 12 | 49152
FBPIN | 12 | watch_cnt<15> | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | watch_cnt<14> | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | sw3_p_OBUF | 1 | NULL | 0 | sw3_p | 1 | 13 | 49152
FBPIN | 15 | watch_cnt<13> | 1 | NULL | 0 | NULL | 0 | 14 | 49152
FBPIN | 16 | watch_cnt<12> | 1 | NULL | 0 | NULL | 0 | 18 | 49152
FBPIN | 17 | watch_cnt<11> | 1 | NULL | 0 | NULL | 0 | 16 | 49152
FBPIN | 18 | watch_cnt<10> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | h_bridge_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | sw1_n_OBUF | 1 | NULL | 0 | sw1_n | 1 | 19 | 49152
FBPIN | 17 | NULL | 0 | sw1_input_IBUF | 1 | NULL | 0 | 28 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR5_ | h_bridge_COPY_0_COPY_0 | 0 | 0 | 0


FB_ORDER_OF_INPUTS | FOOBAR1_ | 2 | watch_cnt<0> | NULL | 11 | switch2/out_p | NULL | 13 | watch_rst | NULL | 15 | watch_cnt<4> | NULL | 16 | watch_cnt<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 17 | watch_cnt<2> | NULL | 19 | watch_cnt<1> | NULL | 50 | watchdog | 34 | 51 | enable | 8

FB_IMUX_INDEX | FOOBAR1_ | -1 | -1 | 38 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 29 | -1 | 13 | -1 | 15 | 16 | 17 | -1 | 14 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 92 | 137 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 1 | sw1_input | 28 | 2 | watch_cnt<0> | NULL | 4 | switch2/count<0> | NULL | 9 | switch3/out_n | NULL | 10 | switch3/count<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 11 | switch2/out_p | NULL | 13 | watch_rst | NULL | 15 | watch_cnt<4> | NULL | 16 | watch_cnt<3> | NULL | 17 | watch_cnt<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 19 | watch_cnt<1> | NULL | 22 | switch1/count<0> | NULL | 23 | switch1/out_p | NULL | 26 | switch1/count<2> | NULL | 28 | sw2_input | 31
FB_ORDER_OF_INPUTS | FOOBAR2_ | 29 | switch2/count<1> | NULL | 34 | switch2/count<2> | NULL | 35 | output_enable_watchdog | NULL | 37 | switch3/count<2> | NULL | 38 | switch1/count<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 39 | switch3/out_p | NULL | 41 | switch2/out_n | NULL | 44 | switch1/out_n | NULL | 46 | watch_cnt<6> | NULL | 48 | switch3/count<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 49 | watch_cnt<7> | NULL | 50 | watchdog | 34 | 51 | enable | 8 | 52 | sw3_input | 33 | 53 | watch_cnt<5> | NULL

FB_IMUX_INDEX | FOOBAR2_ | -1 | 73 | 38 | -1 | 22 | -1 | -1 | -1 | -1 | 27 | 28 | 29 | -1 | 13 | -1 | 15 | 16 | 17 | -1 | 14 | -1 | -1 | 24 | 32 | -1 | -1 | 23 | -1 | 82 | 31 | -1 | -1 | -1 | -1 | 21 | 36 | -1 | 18 | 34 | 26 | -1 | 30 | -1 | -1 | 33 | -1 | 41 | -1 | 20 | 35 | 92 | 137 | 86 | 42


FB_ORDER_OF_INPUTS | FOOBAR3_ | 2 | watch_cnt<0> | NULL | 4 | watch_cnt<8> | NULL | 7 | watch_cnt<19> | NULL | 9 | switch3/out_n | NULL | 13 | watch_rst | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 15 | watch_cnt<4> | NULL | 16 | watch_cnt<3> | NULL | 17 | watch_cnt<2> | NULL | 19 | watch_cnt<1> | NULL | 20 | watch_cnt<13> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 21 | watch_cnt<9> | NULL | 23 | watch_cnt<12> | NULL | 26 | watch_cnt<15> | NULL | 28 | watch_cnt<18> | NULL | 33 | watch_cnt<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 34 | watch_cnt<14> | NULL | 37 | watch_cnt<16> | NULL | 39 | switch3/out_p | NULL | 43 | watch_cnt<17> | NULL | 44 | watch_cnt<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 46 | watch_cnt<6> | NULL | 49 | watch_cnt<7> | NULL | 50 | watchdog | 34 | 51 | enable | 8 | 53 | watch_cnt<5> | NULL

FB_IMUX_INDEX | FOOBAR3_ | -1 | -1 | 38 | -1 | 40 | -1 | -1 | 43 | -1 | 27 | -1 | -1 | -1 | 13 | -1 | 15 | 16 | 17 | -1 | 14 | 50 | 39 | -1 | 51 | -1 | -1 | 47 | -1 | 44 | -1 | -1 | -1 | -1 | 53 | 48 | -1 | -1 | 46 | -1 | 26 | -1 | -1 | -1 | 45 | 52 | -1 | 41 | -1 | -1 | 35 | 92 | 137 | -1 | 42


FB_ORDER_OF_INPUTS | FOOBAR4_ | 15 | switch1/out_n | NULL | 51 | enable | 8

FB_IMUX_INDEX | FOOBAR4_ | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 33 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 137 | -1 | -1


GLOBAL_FCLK | clk | 0 | 0
