============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     NiceFamily
   Run Date =   Fri Nov  8 05:40:09 2019

   Run on =     NICEFAMILY-PC
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_p.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(224)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "clean_project I:/Version1_6_TDV2/td_proj/mc8051_top.al"
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(224)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file MC8051OnBoard.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : elaborate module pll in al_ip/pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=59,CLKC1_DIV=64,CLKC2_DIV=118,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=58,CLKC1_CPHASE=63,CLKC2_CPHASE=117,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(48)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm_rtl.vhd(2163)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem_.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(695)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(794)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(800)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(1112)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux_.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore_.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(789)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(1188)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(510)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(753)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : elaborate mc8051_rom(sim) in mc8051_rom.vhd(13)
HDL-1007 : extracting RAM for identifier 'PROGRAM' in mc8051_rom.vhd(22)
HDL-5007 WARNING: net 'PROGRAM' does not have a driver in mc8051_rom.vhd(22)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(48)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 3 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.204181s wall, 2.152814s user + 0.031200s system = 2.184014s CPU (99.1%)

RUN-1004 : used memory is 203 MB, reserved memory is 163 MB, peak memory is 246 MB
RUN-6008 WARNING: Read Back Verilog Fail!! Schematic can not Work
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-1012 : SanityCheck: Model "pll"
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model pll
SYN-1016 : Merged 44 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6224/594 useful/useless nets, 5956/533 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/i_mc8051_control/i_control_mem/reg6_b0
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3226 instances.
SYN-1015 : Optimize round 1, 6066 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5733/111 useful/useless nets, 5489/2417 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 2501 better
SYN-1014 : Optimize round 3
SYN-1032 : 5677/41 useful/useless nets, 5433/42 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 89 better
SYN-1014 : Optimize round 4
SYN-1032 : 5673/0 useful/useless nets, 5429/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.753475s wall, 2.683217s user + 0.046800s system = 2.730018s CPU (99.1%)

RUN-1004 : used memory is 310 MB, reserved memory is 269 MB, peak memory is 314 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Gate Statistics
#Basic gates         3863
  #and               1697
  #nand                 0
  #or                 360
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                361
  #bufif1               0
  #MX21               950
  #FADD                 0
  #DFF                480
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1258

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3383   |480    |304    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  1.753041s wall, 1.700411s user + 0.046800s system = 1.747211s CPU (99.7%)

RUN-1004 : used memory is 354 MB, reserved memory is 314 MB, peak memory is 354 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0" init file "I:/Version1_6_TDV2\td_proj\"00000010","00000000","00000011","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000000","01001010","00000010","00000000","10101101","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000000","10111100","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11100100","11111101","11101101","11000011","10011111","11101110","01100100","10000000","11111000","01110100","10000000","10011000","01010000","00001111","11100100","11111100","11100100","11111011","00001011","10111011","11111010","11111100","00001100","10111100","11111010","11110110","00001101","10000000","11100101","00100010","10110010","00000000","10100010","00000000","10010010","10010000","01111111","00001010","01111110","00000000","00010010","00000000","10001111","10000000","11110001","11000001","00000000","00000000","00000000")"
SYN-8441 ERROR: Unable to open "I:/Version1_6_TDV2\td_proj\"00000010","00000000","00000011","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000000","01001010","00000010","00000000","10101101","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000000","10111100","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11100100","11111101","11101101","11000011","10011111","11101110","01100100","10000000","11111000","01110100","10000000","10011000","01010000","00001111","11100100","11111100","11100100","11111011","00001011","10111011","11111010","11111100","00001100","10111100","11111010","11110110","00001101","10000000","11100101","00100010","10110010","00000000","10100010","00000000","10010010","10010000","01111111","00001010","01111110","00000000","00010010","00000000","10001111","10000000","11110001","11000001","00000000","00000000","00000000")"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5682/0 useful/useless nets, 5446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7835/0 useful/useless nets, 7599/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3307 better
SYN-2501 : Optimize round 2
SYN-1032 : 6251/0 useful/useless nets, 6015/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18559/9 useful/useless nets, 18323/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4212 (3.29), #lev = 41 (30.83)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   4.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17413 instances into 3998 LUTs, name keeping = 20%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5101/5 useful/useless nets, 4868/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5101/0 useful/useless nets, 4868/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 479 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3994 LUT to BLE ...
SYN-4008 : Packed 3994 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 21 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (21 nodes)...
SYN-4004 : #1: Packed 18 SEQ (23 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 3518 single LUT's are left
SYN-4006 : 3 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3997/4176 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4312   out of  19600   22.00%
#reg                  479   out of  19600    2.44%
#le                  4315
  #lut only          3836   out of   4315   88.90%
  #reg only             3   out of   4315    0.07%
  #lut&reg            476   out of   4315   11.03%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4315  |4312  |479   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  16.926814s wall, 16.816908s user + 0.124801s system = 16.941709s CPU (100.1%)

RUN-1004 : used memory is 409 MB, reserved memory is 365 MB, peak memory is 411 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.713317s wall, 2.324415s user + 0.078001s system = 2.402415s CPU (64.7%)

RUN-1004 : used memory is 458 MB, reserved memory is 415 MB, peak memory is 461 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net mcu_clk_110592 is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net sysclk_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net sysclk_pad is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net mcu_clk_110592 as clock net
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2179 instances
RUN-1001 : 1079 mslices, 1080 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4454 nets
RUN-1001 : 2918 nets have 2 pins
RUN-1001 : 770 nets have [3 - 5] pins
RUN-1001 : 516 nets have [6 - 10] pins
RUN-1001 : 155 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2177 instances, 2159 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19441, tnet num: 4452, tinst num: 2177, tnode num: 20877, tedge num: 31101.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.197145s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (97.7%)

RUN-1004 : used memory is 473 MB, reserved memory is 430 MB, peak memory is 473 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4452 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 938 clock pins, and constraint 1436 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.381524s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (98.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.371e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.867816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.05008e+06, overlap = 24.75
PHY-3002 : Step(2): len = 864694, overlap = 27
PHY-3002 : Step(3): len = 777200, overlap = 23.75
PHY-3002 : Step(4): len = 714130, overlap = 35.25
PHY-3002 : Step(5): len = 656902, overlap = 45.25
PHY-3002 : Step(6): len = 602455, overlap = 61.5
PHY-3002 : Step(7): len = 536620, overlap = 87.5
PHY-3002 : Step(8): len = 473304, overlap = 122.5
PHY-3002 : Step(9): len = 441463, overlap = 134.75
PHY-3002 : Step(10): len = 402728, overlap = 157.5
PHY-3002 : Step(11): len = 366001, overlap = 176.5
PHY-3002 : Step(12): len = 338002, overlap = 192
PHY-3002 : Step(13): len = 259924, overlap = 258
PHY-3002 : Step(14): len = 216200, overlap = 287.5
PHY-3002 : Step(15): len = 204069, overlap = 294.75
PHY-3002 : Step(16): len = 191363, overlap = 303.25
PHY-3002 : Step(17): len = 153110, overlap = 333.5
PHY-3002 : Step(18): len = 137787, overlap = 341.5
PHY-3002 : Step(19): len = 125608, overlap = 347.25
PHY-3002 : Step(20): len = 96690.1, overlap = 373.25
PHY-3002 : Step(21): len = 86644.2, overlap = 387
PHY-3002 : Step(22): len = 79489.9, overlap = 392
PHY-3002 : Step(23): len = 68870, overlap = 402.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6932e-06
PHY-3002 : Step(24): len = 67258.7, overlap = 400.25
PHY-3002 : Step(25): len = 67591.2, overlap = 400
PHY-3002 : Step(26): len = 68115.6, overlap = 400
PHY-3002 : Step(27): len = 70769.9, overlap = 399.75
PHY-3002 : Step(28): len = 76664.7, overlap = 395.75
PHY-3002 : Step(29): len = 77186.9, overlap = 392
PHY-3002 : Step(30): len = 77968.7, overlap = 383.75
PHY-3002 : Step(31): len = 80100.3, overlap = 365.25
PHY-3002 : Step(32): len = 80555.1, overlap = 355.25
PHY-3002 : Step(33): len = 80663.9, overlap = 337.25
PHY-3002 : Step(34): len = 81770.1, overlap = 330.5
PHY-3002 : Step(35): len = 81801.4, overlap = 317
PHY-3002 : Step(36): len = 81238.2, overlap = 305.75
PHY-3002 : Step(37): len = 81511, overlap = 296
PHY-3002 : Step(38): len = 80725.1, overlap = 297
PHY-3002 : Step(39): len = 79355.7, overlap = 292.25
PHY-3002 : Step(40): len = 78646.8, overlap = 296
PHY-3002 : Step(41): len = 77095.2, overlap = 299.75
PHY-3002 : Step(42): len = 75934.8, overlap = 298
PHY-3002 : Step(43): len = 74537.8, overlap = 299
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.38639e-06
PHY-3002 : Step(44): len = 74273.8, overlap = 297.25
PHY-3002 : Step(45): len = 75311.8, overlap = 296.5
PHY-3002 : Step(46): len = 76625.2, overlap = 295
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.56097e-06
PHY-3002 : Step(47): len = 78089.7, overlap = 293.75
PHY-3002 : Step(48): len = 82020.3, overlap = 288.25
PHY-3002 : Step(49): len = 85176.9, overlap = 279
PHY-3002 : Step(50): len = 86693.6, overlap = 274.25
PHY-3002 : Step(51): len = 89319.2, overlap = 267.5
PHY-3002 : Step(52): len = 91630.8, overlap = 259.75
PHY-3002 : Step(53): len = 92995.2, overlap = 246.5
PHY-3002 : Step(54): len = 94641.2, overlap = 233.25
PHY-3002 : Step(55): len = 95593.9, overlap = 232
PHY-3002 : Step(56): len = 95891.8, overlap = 228.75
PHY-3002 : Step(57): len = 96564.5, overlap = 217.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.11219e-05
PHY-3002 : Step(58): len = 97620.7, overlap = 211.25
PHY-3002 : Step(59): len = 99526.3, overlap = 206.75
PHY-3002 : Step(60): len = 101040, overlap = 200.5
PHY-3002 : Step(61): len = 103528, overlap = 193
PHY-3002 : Step(62): len = 103364, overlap = 185.75
PHY-3002 : Step(63): len = 103692, overlap = 185.5
PHY-3002 : Step(64): len = 104412, overlap = 187.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.20228e-05
PHY-3002 : Step(65): len = 105407, overlap = 180.25
PHY-3002 : Step(66): len = 111568, overlap = 160
PHY-3002 : Step(67): len = 116499, overlap = 144.25
PHY-3002 : Step(68): len = 117620, overlap = 138
PHY-3002 : Step(69): len = 118348, overlap = 137
PHY-3002 : Step(70): len = 119582, overlap = 133.25
PHY-3002 : Step(71): len = 121672, overlap = 129.75
PHY-3002 : Step(72): len = 122846, overlap = 129.5
PHY-3002 : Step(73): len = 123690, overlap = 119.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.40456e-05
PHY-3002 : Step(74): len = 124172, overlap = 121.5
PHY-3002 : Step(75): len = 125563, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007735s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.303e-06
PHY-3002 : Step(76): len = 127712, overlap = 167.25
PHY-3002 : Step(77): len = 123083, overlap = 177
PHY-3002 : Step(78): len = 116539, overlap = 191
PHY-3002 : Step(79): len = 112287, overlap = 197
PHY-3002 : Step(80): len = 108137, overlap = 211.5
PHY-3002 : Step(81): len = 101583, overlap = 240.5
PHY-3002 : Step(82): len = 97208.5, overlap = 256.75
PHY-3002 : Step(83): len = 92592.8, overlap = 269
PHY-3002 : Step(84): len = 90176.8, overlap = 275.25
PHY-3002 : Step(85): len = 87346.8, overlap = 286
PHY-3002 : Step(86): len = 85450, overlap = 291.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.60601e-06
PHY-3002 : Step(87): len = 85472.5, overlap = 291
PHY-3002 : Step(88): len = 85900.1, overlap = 289.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.39129e-06
PHY-3002 : Step(89): len = 86466.1, overlap = 286
PHY-3002 : Step(90): len = 88975.3, overlap = 276.5
PHY-3002 : Step(91): len = 92976, overlap = 261.5
PHY-3002 : Step(92): len = 94700.5, overlap = 255.5
PHY-3002 : Step(93): len = 98766.9, overlap = 240.75
PHY-3002 : Step(94): len = 103337, overlap = 231.75
PHY-3002 : Step(95): len = 103283, overlap = 231.75
PHY-3002 : Step(96): len = 103414, overlap = 234.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.47826e-05
PHY-3002 : Step(97): len = 104748, overlap = 233.25
PHY-3002 : Step(98): len = 107422, overlap = 227.5
PHY-3002 : Step(99): len = 110248, overlap = 215.5
PHY-3002 : Step(100): len = 113503, overlap = 200
PHY-3002 : Step(101): len = 117115, overlap = 178.5
PHY-3002 : Step(102): len = 118490, overlap = 173
PHY-3002 : Step(103): len = 118865, overlap = 169
PHY-3002 : Step(104): len = 118865, overlap = 169
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.95652e-05
PHY-3002 : Step(105): len = 120999, overlap = 157.75
PHY-3002 : Step(106): len = 126180, overlap = 139.25
PHY-3002 : Step(107): len = 126841, overlap = 133.25
PHY-3002 : Step(108): len = 127573, overlap = 131.75
PHY-3002 : Step(109): len = 128390, overlap = 130.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.55391e-05
PHY-3002 : Step(110): len = 133693, overlap = 120.25
PHY-3002 : Step(111): len = 139752, overlap = 109
PHY-3002 : Step(112): len = 141445, overlap = 106
PHY-3002 : Step(113): len = 142200, overlap = 106
PHY-3002 : Step(114): len = 143662, overlap = 106.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000111078
PHY-3002 : Step(115): len = 146320, overlap = 105.5
PHY-3002 : Step(116): len = 150463, overlap = 98.5
PHY-3002 : Step(117): len = 152631, overlap = 93.75
PHY-3002 : Step(118): len = 153505, overlap = 89
PHY-3002 : Step(119): len = 153673, overlap = 89
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000222156
PHY-3002 : Step(120): len = 156539, overlap = 86
PHY-3002 : Step(121): len = 158410, overlap = 83.5
PHY-3002 : Step(122): len = 159958, overlap = 74.75
PHY-3002 : Step(123): len = 160290, overlap = 70.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.55838e-05
PHY-3002 : Step(124): len = 158811, overlap = 116.75
PHY-3002 : Step(125): len = 157236, overlap = 110.5
PHY-3002 : Step(126): len = 154746, overlap = 102.25
PHY-3002 : Step(127): len = 151857, overlap = 101.75
PHY-3002 : Step(128): len = 149143, overlap = 104.75
PHY-3002 : Step(129): len = 146469, overlap = 107.5
PHY-3002 : Step(130): len = 143042, overlap = 117.5
PHY-3002 : Step(131): len = 141011, overlap = 124
PHY-3002 : Step(132): len = 139759, overlap = 128.75
PHY-3002 : Step(133): len = 138587, overlap = 135.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000111168
PHY-3002 : Step(134): len = 143836, overlap = 117.25
PHY-3002 : Step(135): len = 146999, overlap = 111.5
PHY-3002 : Step(136): len = 148720, overlap = 102
PHY-3002 : Step(137): len = 149565, overlap = 101.25
PHY-3002 : Step(138): len = 150274, overlap = 101.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000215314
PHY-3002 : Step(139): len = 153772, overlap = 88
PHY-3002 : Step(140): len = 156549, overlap = 81
PHY-3002 : Step(141): len = 158839, overlap = 74.5
PHY-3002 : Step(142): len = 159630, overlap = 71.5
PHY-3002 : Step(143): len = 159986, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.141241s wall, 0.124801s user + 0.062400s system = 0.187201s CPU (132.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161025
PHY-3002 : Step(144): len = 170597, overlap = 21
PHY-3002 : Step(145): len = 165895, overlap = 32.75
PHY-3002 : Step(146): len = 161693, overlap = 45.75
PHY-3002 : Step(147): len = 159141, overlap = 58
PHY-3002 : Step(148): len = 157930, overlap = 61
PHY-3002 : Step(149): len = 157203, overlap = 63.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00032205
PHY-3002 : Step(150): len = 159989, overlap = 56.5
PHY-3002 : Step(151): len = 162142, overlap = 54
PHY-3002 : Step(152): len = 162195, overlap = 54.75
PHY-3002 : Step(153): len = 162549, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000545137
PHY-3002 : Step(154): len = 164260, overlap = 50.75
PHY-3002 : Step(155): len = 165681, overlap = 49.25
PHY-3002 : Step(156): len = 167616, overlap = 47
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018275s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (85.4%)

PHY-3001 : Legalized: Len = 175271, Over = 0
PHY-3001 : Final: Len = 175271, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 507520, over cnt = 72(0%), over = 77, worst = 2
PHY-1002 : len = 507888, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 507968, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 508000, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 507976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118458s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (171.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2165 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2223 instances, 2205 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19762, tnet num: 4498, tinst num: 2223, tnode num: 21198, tedge num: 31507.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.285471s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (100.7%)

RUN-1004 : used memory is 523 MB, reserved memory is 480 MB, peak memory is 523 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4498 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 938 clock pins, and constraint 1436 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.472640s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183515
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(157): len = 183020, overlap = 1.25
PHY-3002 : Step(158): len = 183020, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00696918
PHY-3002 : Step(159): len = 182572, overlap = 0
PHY-3002 : Step(160): len = 182514, overlap = 0
PHY-3002 : Step(161): len = 182455, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004328s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (360.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48025e-05
PHY-3002 : Step(162): len = 182344, overlap = 1.75
PHY-3002 : Step(163): len = 182344, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.96051e-05
PHY-3002 : Step(164): len = 182336, overlap = 1.75
PHY-3002 : Step(165): len = 182336, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.81684e-05
PHY-3002 : Step(166): len = 182320, overlap = 5.25
PHY-3002 : Step(167): len = 182320, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017726s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (176.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00025407
PHY-3002 : Step(168): len = 182577, overlap = 3
PHY-3002 : Step(169): len = 182577, overlap = 3
PHY-3002 : Step(170): len = 182459, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007742s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (201.5%)

PHY-3001 : Legalized: Len = 182948, Over = 0
PHY-3001 : Final: Len = 182948, Over = 0
RUN-1003 : finish command "place -eco" in  1.861673s wall, 2.012413s user + 0.078001s system = 2.090413s CPU (112.3%)

RUN-1004 : used memory is 531 MB, reserved memory is 488 MB, peak memory is 531 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  8.689776s wall, 17.971315s user + 0.826805s system = 18.798120s CPU (216.3%)

RUN-1004 : used memory is 531 MB, reserved memory is 488 MB, peak memory is 531 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2785 to 1936
PHY-1001 : Pin misalignment score is improved from 1936 to 1882
PHY-1001 : Pin misalignment score is improved from 1882 to 1881
PHY-1001 : Pin misalignment score is improved from 1881 to 1880
PHY-1001 : Pin misalignment score is improved from 1880 to 1880
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2225 instances
RUN-1001 : 1100 mslices, 1105 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4500 nets
RUN-1001 : 2901 nets have 2 pins
RUN-1001 : 769 nets have [3 - 5] pins
RUN-1001 : 523 nets have [6 - 10] pins
RUN-1001 : 196 nets have [11 - 20] pins
RUN-1001 : 108 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 498496, over cnt = 86(0%), over = 92, worst = 2
PHY-1002 : len = 499192, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 499080, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 499048, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 498984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131872s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (130.1%)

PHY-1001 : End global routing;  0.328769s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (118.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.018761s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 769112, over cnt = 105(0%), over = 105, worst = 1
PHY-1001 : End Routed; 9.590294s wall, 13.416086s user + 0.156001s system = 13.572087s CPU (141.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 766384, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.151227s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (144.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 766120, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.064104s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (97.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 766016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 766016
PHY-1001 : End DR Iter 3; 0.040918s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (114.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net mcu_clk_110592 will be routed on clock mesh
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.618928s wall, 20.077329s user + 0.296402s system = 20.373731s CPU (122.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.711386s wall, 21.231736s user + 0.312002s system = 21.543738s CPU (121.6%)

RUN-1004 : used memory is 692 MB, reserved memory is 649 MB, peak memory is 883 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4404   out of  19600   22.47%
#reg                  479   out of  19600    2.44%
#le                  4407
  #lut only          3928   out of   4407   89.13%
  #reg only             3   out of   4407    0.07%
  #lut&reg            476   out of   4407   10.80%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    2   out of    188    1.06%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  4.071488s wall, 2.542816s user + 0.062400s system = 2.605217s CPU (64.0%)

RUN-1004 : used memory is 692 MB, reserved memory is 649 MB, peak memory is 883 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000010111100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2225
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4500, pip num: 48816
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1615 valid insts, and 138730 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000010111100000000000000000" in  6.776583s wall, 20.467331s user + 0.062400s system = 20.529732s CPU (303.0%)

RUN-1004 : used memory is 688 MB, reserved memory is 644 MB, peak memory is 883 MB
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
GUI-1001 : User opens chip probe ...
GUI-1001 : User closes chip probe ...
