_add:
  DMA2:
    description: DMA controller
    groupName: DMA2
    baseAddress: 0x40020400
    addressBlock:
      offset: 0x0
      size: 0x400
      usage: registers
    registers:
      ISR:
        displayName: ISR
        description: low interrupt status register
        addressOffset: 0x0
        size: 0x20
        access: read-only
        resetValue: 0x00000000
        fields:
          GIF1:
            description: Channel 1 global interrupt flag
            bitOffset: 0
            bitWidth: 1
          TCIF1:
            description: Channel 1 transfer complete flag
            bitOffset: 1
            bitWidth: 1
          HTIF1:
            description: Channel 1 half transfer flag
            bitOffset: 2
            bitWidth: 1
          TEIF1:
            description: Channel 1 transfer error flag
            bitOffset: 3
            bitWidth: 1
          GIF2:
            description: Channel 2 global interrupt flag
            bitOffset: 4
            bitWidth: 1
          TCIF2:
            description: Channel 2 transfer complete flag
            bitOffset: 5
            bitWidth: 1
          HTIF2:
            description: Channel 2 half transfer flag
            bitOffset: 6
            bitWidth: 1
          TEIF2:
            description: Channel 2 transfer error flag
            bitOffset: 7
            bitWidth: 1
          GIF3:
            description: Channel 3 global interrupt flag
            bitOffset: 8
            bitWidth: 1
          TCIF3:
            description: Channel 3 transfer complete flag
            bitOffset: 9
            bitWidth: 1
          HTIF3:
            description: Channel 3 half transfer flag
            bitOffset: 10
            bitWidth: 1
          TEIF3:
            description: Channel 3 transfer error flag
            bitOffset: 11
            bitWidth: 1
          GIF4:
            description: Channel 4 global interrupt flag
            bitOffset: 12
            bitWidth: 1
          TCIF4:
            description: Channel 4 transfer complete flag
            bitOffset: 13
            bitWidth: 1
          HTIF4:
            description: Channel 4 half transfer flag
            bitOffset: 14
            bitWidth: 1
          TEIF4:
            description: Channel 4 transfer error flag
            bitOffset: 15
            bitWidth: 1
          GIF5:
            description: Channel 5 global interrupt flag
            bitOffset: 16
            bitWidth: 1
          TCIF5:
            description: Channel 5 transfer complete flag
            bitOffset: 17
            bitWidth: 1
          HTIF5:
            description: Channel 5 half transfer flag
            bitOffset: 18
            bitWidth: 1
          TEIF5:
            description: Channel 5 transfer error flag
            bitOffset: 19
            bitWidth: 1
      IFCR:
        displayName: IFCR
        description: high interrupt status register
        addressOffset: 0x4
        size: 0x20
        access: read-only
        resetValue: 0x00000000
        fields:
          CGIF1:
            description: Clear channel 1 global interrupt flag
            bitOffset: 0
            bitWidth: 1
          CTCIF1:
            description: Clear channel 1 transfer complete flag
            bitOffset: 1
            bitWidth: 1
          CHTIF1:
            description: Clear channel 1 half transfer flag
            bitOffset: 2
            bitWidth: 1
          CTEIF1:
            description: Clear channel 1 transfer error flag
            bitOffset: 3
            bitWidth: 1
          CGIF2:
            description: Clear channel 2 global interrupt flag
            bitOffset: 4
            bitWidth: 1
          CTCIF2:
            description: Clear channel 2 transfer complete flag
            bitOffset: 5
            bitWidth: 1
          CHTIF2:
            description: Clear channel 2 half transfer flag
            bitOffset: 6
            bitWidth: 1
          CTEIF2:
            description: Clear channel 2 transfer error flag
            bitOffset: 7
            bitWidth: 1
          CGIF3:
            description: Clear channel 3 global interrupt flag
            bitOffset: 8
            bitWidth: 1
          CTCIF3:
            description: Clear channel 3 transfer complete flag
            bitOffset: 9
            bitWidth: 1
          CHTIF3:
            description: Clear channel 3 half transfer flag
            bitOffset: 10
            bitWidth: 1
          CTEIF3:
            description: Clear channel 3 transfer error flag
            bitOffset: 11
            bitWidth: 1
          CGIF4:
            description: Clear channel 4 global interrupt flag
            bitOffset: 12
            bitWidth: 1
          CTCIF4:
            description: Clear channel 4 transfer complete flag
            bitOffset: 13
            bitWidth: 1
          CHTIF4:
            description: Clear channel 4 half transfer flag
            bitOffset: 14
            bitWidth: 1
          CTEIF4:
            description: Clear channel 4 transfer error flag
            bitOffset: 15
            bitWidth: 1
          CGIF5:
            description: Clear channel 5 global interrupt flag
            bitOffset: 16
            bitWidth: 1
          CTCIF5:
            description: Clear channel 5 transfer complete flag
            bitOffset: 17
            bitWidth: 1
          CHTIF5:
            description: Clear channel 5 half transfer flag
            bitOffset: 18
            bitWidth: 1
          CTEIF5:
            description: Clear channel 5 transfer error flag
            bitOffset: 19
            bitWidth: 1
      CCR1:
        displayName: CCR1
        description: DMA channel 1 configuration register
        addressOffset: 0x8
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          EN:
            description: Channel enable
            bitOffset: 0
            bitWidth: 1
          TCIE:
            description: Transfer complete interrupt enable
            bitOffset: 1
            bitWidth: 1
          HTIE:
            description: Half transfer interrupt enable
            bitOffset: 2
            bitWidth: 1
          TEIE:
            description: Transfer error interrupt enable
            bitOffset: 3
            bitWidth: 1
          DIR:
            description: Data transfer direction
            bitOffset: 4
            bitWidth: 1
          CIRC:
            description: Circular mode
            bitOffset: 5
            bitWidth: 1
          PINC:
            description: Peripherarl increment mode
            bitOffset: 6
            bitWidth: 1
          MINC:
            description: Memory increment mode
            bitOffset: 7
            bitWidth: 1
          PSIZE:
            description: Peripheral size
            bitOffset: 8
            bitWidth: 2
          MSIZE:
            description: Memory size
            bitOffset: 10
            bitWidth: 2
          PL:
            description: Channel priority level
            bitOffset: 12
            bitWidth: 2
          MEM2MEM:
            description: Memory to memory mode
            bitOffset: 14
            bitWidth: 1
      CCR2:
        displayName: CCR2
        description: DMA channel 1 configuration register
        addressOffset: 0x1C
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          EN:
            description: Channel enable
            bitOffset: 0
            bitWidth: 1
          TCIE:
            description: Transfer complete interrupt enable
            bitOffset: 1
            bitWidth: 1
          HTIE:
            description: Half transfer interrupt enable
            bitOffset: 2
            bitWidth: 1
          TEIE:
            description: Transfer error interrupt enable
            bitOffset: 3
            bitWidth: 1
          DIR:
            description: Data transfer direction
            bitOffset: 4
            bitWidth: 1
          CIRC:
            description: Circular mode
            bitOffset: 5
            bitWidth: 1
          PINC:
            description: Peripherarl increment mode
            bitOffset: 6
            bitWidth: 1
          MINC:
            description: Memory increment mode
            bitOffset: 7
            bitWidth: 1
          PSIZE:
            description: Peripheral size
            bitOffset: 8
            bitWidth: 2
          MSIZE:
            description: Memory size
            bitOffset: 10
            bitWidth: 2
          PL:
            description: Channel priority level
            bitOffset: 12
            bitWidth: 2
          MEM2MEM:
            description: Memory to memory mode
            bitOffset: 14
            bitWidth: 1
      CCR3:
        displayName: CCR3
        description: DMA channel 1 configuration register
        addressOffset: 0x30
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          EN:
            description: Channel enable
            bitOffset: 0
            bitWidth: 1
          TCIE:
            description: Transfer complete interrupt enable
            bitOffset: 1
            bitWidth: 1
          HTIE:
            description: Half transfer interrupt enable
            bitOffset: 2
            bitWidth: 1
          TEIE:
            description: Transfer error interrupt enable
            bitOffset: 3
            bitWidth: 1
          DIR:
            description: Data transfer direction
            bitOffset: 4
            bitWidth: 1
          CIRC:
            description: Circular mode
            bitOffset: 5
            bitWidth: 1
          PINC:
            description: Peripherarl increment mode
            bitOffset: 6
            bitWidth: 1
          MINC:
            description: Memory increment mode
            bitOffset: 7
            bitWidth: 1
          PSIZE:
            description: Peripheral size
            bitOffset: 8
            bitWidth: 2
          MSIZE:
            description: Memory size
            bitOffset: 10
            bitWidth: 2
          PL:
            description: Channel priority level
            bitOffset: 12
            bitWidth: 2
          MEM2MEM:
            description: Memory to memory mode
            bitOffset: 14
            bitWidth: 1
      CCR4:
        displayName: CCR4
        description: DMA channel 1 configuration register
        addressOffset: 0x44
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          EN:
            description: Channel enable
            bitOffset: 0
            bitWidth: 1
          TCIE:
            description: Transfer complete interrupt enable
            bitOffset: 1
            bitWidth: 1
          HTIE:
            description: Half transfer interrupt enable
            bitOffset: 2
            bitWidth: 1
          TEIE:
            description: Transfer error interrupt enable
            bitOffset: 3
            bitWidth: 1
          DIR:
            description: Data transfer direction
            bitOffset: 4
            bitWidth: 1
          CIRC:
            description: Circular mode
            bitOffset: 5
            bitWidth: 1
          PINC:
            description: Peripherarl increment mode
            bitOffset: 6
            bitWidth: 1
          MINC:
            description: Memory increment mode
            bitOffset: 7
            bitWidth: 1
          PSIZE:
            description: Peripheral size
            bitOffset: 8
            bitWidth: 2
          MSIZE:
            description: Memory size
            bitOffset: 10
            bitWidth: 2
          PL:
            description: Channel priority level
            bitOffset: 12
            bitWidth: 2
          MEM2MEM:
            description: Memory to memory mode
            bitOffset: 14
            bitWidth: 1
      CCR5:
        displayName: CCR5
        description: DMA channel 1 configuration register
        addressOffset: 0x58
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          EN:
            description: Channel enable
            bitOffset: 0
            bitWidth: 1
          TCIE:
            description: Transfer complete interrupt enable
            bitOffset: 1
            bitWidth: 1
          HTIE:
            description: Half transfer interrupt enable
            bitOffset: 2
            bitWidth: 1
          TEIE:
            description: Transfer error interrupt enable
            bitOffset: 3
            bitWidth: 1
          DIR:
            description: Data transfer direction
            bitOffset: 4
            bitWidth: 1
          CIRC:
            description: Circular mode
            bitOffset: 5
            bitWidth: 1
          PINC:
            description: Peripherarl increment mode
            bitOffset: 6
            bitWidth: 1
          MINC:
            description: Memory increment mode
            bitOffset: 7
            bitWidth: 1
          PSIZE:
            description: Peripheral size
            bitOffset: 8
            bitWidth: 2
          MSIZE:
            description: Memory size
            bitOffset: 10
            bitWidth: 2
          PL:
            description: Channel priority level
            bitOffset: 12
            bitWidth: 2
          MEM2MEM:
            description: Memory to memory mode
            bitOffset: 14
            bitWidth: 1
      CNDTR1:
        displayName: CNDTR1
        description: DMA channel 1 number of data tegister
        addressOffset: 0xC
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          NDT:
            description: Number of data to transfer
            bitOffset: 0
            bitWidth: 16
      CNDTR2:
        displayName: CNDTR2
        description: DMA channel 2 number of data tegister
        addressOffset: 0x20
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          NDT:
            description: Number of data to transfer
            bitOffset: 0
            bitWidth: 16
      CNDTR3:
        displayName: CNDTR3
        description: DMA channel 3 number of data tegister
        addressOffset: 0x34
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          NDT:
            description: Number of data to transfer
            bitOffset: 0
            bitWidth: 16
      CNDTR4:
        displayName: CNDTR4
        description: DMA channel 4 number of data tegister
        addressOffset: 0x48
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          NDT:
            description: Number of data to transfer
            bitOffset: 0
            bitWidth: 16
      CNDTR5:
        displayName: CNDTR5
        description: DMA channel 5 number of data tegister
        addressOffset: 0x5C
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          NDT:
            description: Number of data to transfer
            bitOffset: 0
            bitWidth: 16
      CPAR1:
        displayName: CPAR1
        description: DMA channel 1 peripheral address
        addressOffset: 0x10
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          PA:
            description: Peripheral address
            bitOffset: 0
            bitWidth: 32
      CPAR2:
        displayName: CPAR2
        description: DMA channel 2 peripheral address
        addressOffset: 0x24
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          PA:
            description: Peripheral address
            bitOffset: 0
            bitWidth: 32
      CPAR3:
        displayName: CPAR3
        description: DMA channel 3 peripheral address
        addressOffset: 0x38
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          PA:
            description: Peripheral address
            bitOffset: 0
            bitWidth: 32
      CPAR4:
        displayName: CPAR4
        description: DMA channel 4 peripheral address
        addressOffset: 0x4C
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          PA:
            description: Peripheral address
            bitOffset: 0
            bitWidth: 32
      CPAR5:
        displayName: CPAR5
        description: DMA channel 5 peripheral address
        addressOffset: 0x60
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          PA:
            description: Peripheral address
            bitOffset: 0
            bitWidth: 32
      CMAR1:
        displayName: CMAR1
        description: DMA channel 1 memory address
        addressOffset: 0x14
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          MA:
            description: Memory address
            bitOffset: 0
            bitWidth: 32
      CMAR2:
        displayName: CMAR2
        description: DMA channel 2 memory address
        addressOffset: 0x28
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          MA:
            description: Memory address
            bitOffset: 0
            bitWidth: 32
      CMAR3:
        displayName: CMAR3
        description: DMA channel 3 memory address
        addressOffset: 0x3C
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          MA:
            description: Memory address
            bitOffset: 0
            bitWidth: 32
      CMAR4:
        displayName: CMAR4
        description: DMA channel 4 memory address
        addressOffset: 0x50
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          MA:
            description: Memory address
            bitOffset: 0
            bitWidth: 32
      CMAR5:
        displayName: CMAR5
        description: DMA channel 5 memory address
        addressOffset: 0x64
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          MA:
            description: Memory address
            bitOffset: 0
            bitWidth: 32
DMA2:
  _cluster:
    "CH%s":
      description: "Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers"
      "CCR?":
        name: CR
      "CNDTR?":
        name: NDTR
      "CPAR?":
        name: PAR
      "CMAR?":
        name: MAR
