/* Generated by Yosys 0.23 (git sha1 7ce5011c24b, gcc 11.3.0 -fPIC -Os) */

(* hdlname = "\\PCNext" *)
(* top =  1  *)
(* src = "rtl/mps/PCNext.v:1.1-11.10" *)
module PCNext(next_pc, pc, imm, addr, jump, branch, zero);
  (* src = "rtl/mps/PCNext.v:10.40-10.53" *)
  wire _0_;
  (* src = "rtl/mps/PCNext.v:10.39-10.75" *)
  wire [31:0] _1_;
  (* src = "rtl/mps/PCNext.v:4.18-4.22" *)
  input [25:0] addr;
  wire [25:0] addr;
  (* src = "rtl/mps/PCNext.v:5.17-5.23" *)
  input branch;
  wire branch;
  (* src = "rtl/mps/PCNext.v:3.22-3.25" *)
  input [31:0] imm;
  wire [31:0] imm;
  (* src = "rtl/mps/PCNext.v:5.11-5.15" *)
  input jump;
  wire jump;
  (* src = "rtl/mps/PCNext.v:2.19-2.26" *)
  output [31:0] next_pc;
  wire [31:0] next_pc;
  (* src = "rtl/mps/PCNext.v:3.18-3.20" *)
  input [31:0] pc;
  wire [31:0] pc;
  (* src = "rtl/mps/PCNext.v:9.17-9.26" *)
  wire [31:0] pc_branch;
  (* src = "rtl/mps/PCNext.v:7.17-7.23" *)
  wire [31:0] pc_inc;
  wire [29:0] pc_jump;
  (* src = "rtl/mps/PCNext.v:5.25-5.29" *)
  input zero;
  wire zero;
  assign pc_inc = pc + (* src = "rtl/mps/PCNext.v:7.26-7.32" *) 3'h4;
  assign pc_branch = pc_inc + (* src = "rtl/mps/PCNext.v:9.29-9.48" *) { imm[29:0], 2'h0 };
  assign _0_ = branch & (* src = "rtl/mps/PCNext.v:10.40-10.53" *) zero;
  assign _1_ = _0_ ? (* src = "rtl/mps/PCNext.v:10.39-10.75" *) pc_branch : pc_inc;
  assign next_pc = jump ? (* src = "rtl/mps/PCNext.v:10.22-10.75" *) { 2'h0, pc_inc[31:28], addr[23:0], 2'h0 } : _1_;
  assign pc_jump = { pc_inc[31:28], addr[23:0], 2'h0 };
endmodule
