{"vcs1":{"timestamp_begin":1683313607.703723104, "rt":1.24, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1683313609.001660367, "rt":0.42, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683313609.474526134, "rt":0.23, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683313607.362237712}
{"VCS_COMP_START_TIME": 1683313607.362237712}
{"VCS_COMP_END_TIME": 1683313609.766012573}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test1.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341492}}
{"stitch_vcselab": {"peak_mem": 238984}}
