
// File generated by pdg version U-2022.12#33f3808fcb#221128
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// pdg -I../lib -D__go__ -pcu -Verilog -cgo_options-c1.cfg -D__tct_patch__=0 +wtrv32p3_cnn_vlog-c1/tmp_pdg trv32p3_cnn

toolrelease _22R4;

prim typ uint8_t<8u>[0,255,1];
prim typ controller__v4uint8_t<32u>[0,4294967295,1]v (uint8_t, 4);