Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 27 10:00:01 2023
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Computer_timing_summary_routed.rpt -pb Computer_timing_summary_routed.pb -rpx Computer_timing_summary_routed.rpx -warn_on_violation
| Design       : Computer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: sw_i[14] (HIGH)

 There are 1407 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 1407 register/latch pins with no clock driven by root clock pin: clkdiv_reg[22]/Q (HIGH)

 There are 1407 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myIFID/InstructionOut_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myIFID/InstructionOut_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myIFID/InstructionOut_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myIFID/InstructionOut_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mySeg7x16/cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mySeg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3852 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.075        0.000                      0                   48        0.252        0.000                      0                   48       49.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.075        0.000                      0                   48        0.252        0.000                      0                   48       49.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.075ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.766ns (25.780%)  route 2.205ns (74.220%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.230    mySeg7x16/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  mySeg7x16/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  mySeg7x16/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.160     6.908    mySeg7x16/i_data_store_reg_n_1_[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.032 r  mySeg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           1.045     8.077    mySeg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I2_O)        0.124     8.201 r  mySeg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.201    mySeg7x16/o_seg_r[0]_i_1_n_1
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673   105.095    mySeg7x16/clk_IBUF_BUFG
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.187   105.282    
                         clock uncertainty           -0.035   105.247    
    SLICE_X59Y41         FDPE (Setup_fdpe_C_D)        0.029   105.276    mySeg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.276    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 97.075    

Slack (MET) :             97.075ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.766ns (25.763%)  route 2.207ns (74.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.230    mySeg7x16/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  mySeg7x16/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  mySeg7x16/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.160     6.908    mySeg7x16/i_data_store_reg_n_1_[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.032 r  mySeg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           1.047     8.079    mySeg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I2_O)        0.124     8.203 r  mySeg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.203    mySeg7x16/o_seg_r[1]_i_1_n_1
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673   105.095    mySeg7x16/clk_IBUF_BUFG
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.187   105.282    
                         clock uncertainty           -0.035   105.247    
    SLICE_X59Y41         FDPE (Setup_fdpe_C_D)        0.031   105.278    mySeg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.278    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 97.075    

Slack (MET) :             97.091ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.794ns (26.455%)  route 2.207ns (73.545%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.230    mySeg7x16/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  mySeg7x16/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  mySeg7x16/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.160     6.908    mySeg7x16/i_data_store_reg_n_1_[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.032 r  mySeg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           1.047     8.079    mySeg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I2_O)        0.152     8.231 r  mySeg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.231    mySeg7x16/o_seg_r[6]_i_1_n_1
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673   105.095    mySeg7x16/clk_IBUF_BUFG
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.187   105.282    
                         clock uncertainty           -0.035   105.247    
    SLICE_X59Y41         FDPE (Setup_fdpe_C_D)        0.075   105.322    mySeg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.322    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                 97.091    

Slack (MET) :             97.093ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.794ns (26.473%)  route 2.205ns (73.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.627     5.230    mySeg7x16/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  mySeg7x16/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  mySeg7x16/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.160     6.908    mySeg7x16/i_data_store_reg_n_1_[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.032 r  mySeg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           1.045     8.077    mySeg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  mySeg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.229    mySeg7x16/o_seg_r[3]_i_1_n_1
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673   105.095    mySeg7x16/clk_IBUF_BUFG
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.187   105.282    
                         clock uncertainty           -0.035   105.247    
    SLICE_X59Y41         FDPE (Setup_fdpe_C_D)        0.075   105.322    mySeg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.322    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                 97.093    

Slack (MET) :             97.124ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.766ns (26.894%)  route 2.082ns (73.106%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.801     5.404    mySeg7x16/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  mySeg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.518     5.922 f  mySeg7x16/i_data_store_reg[4]/Q
                         net (fo=1, routed)           1.059     6.980    mySeg7x16/i_data_store_reg_n_1_[4]
    SLICE_X60Y40         LUT6 (Prop_lut6_I3_O)        0.124     7.104 f  mySeg7x16/o_seg_r[6]_i_5/O
                         net (fo=7, routed)           1.024     8.128    mySeg7x16/o_seg_r[6]_i_5_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.252 r  mySeg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.252    mySeg7x16/o_seg_r[2]_i_1_n_1
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673   105.095    mySeg7x16/clk_IBUF_BUFG
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.284   105.380    
                         clock uncertainty           -0.035   105.344    
    SLICE_X59Y41         FDPE (Setup_fdpe_C_D)        0.032   105.376    mySeg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.376    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                 97.124    

Slack (MET) :             97.277ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.842ns (31.422%)  route 1.838ns (68.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.799     5.402    mySeg7x16/clk_IBUF_BUFG
    SLICE_X57Y44         FDCE                                         r  mySeg7x16/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDCE (Prop_fdce_C_Q)         0.419     5.821 f  mySeg7x16/i_data_store_reg[7]/Q
                         net (fo=1, routed)           0.953     6.774    mySeg7x16/i_data_store_reg_n_1_[7]
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.299     7.073 f  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.885     7.957    mySeg7x16/o_seg_r[6]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.081 r  mySeg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.081    mySeg7x16/o_seg_r[4]_i_1_n_1
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673   105.095    mySeg7x16/clk_IBUF_BUFG
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.267   105.363    
                         clock uncertainty           -0.035   105.327    
    SLICE_X59Y41         FDPE (Setup_fdpe_C_D)        0.031   105.358    mySeg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.358    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                 97.277    

Slack (MET) :             97.292ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.871ns (32.156%)  route 1.838ns (67.844%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.799     5.402    mySeg7x16/clk_IBUF_BUFG
    SLICE_X57Y44         FDCE                                         r  mySeg7x16/i_data_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDCE (Prop_fdce_C_Q)         0.419     5.821 r  mySeg7x16/i_data_store_reg[7]/Q
                         net (fo=1, routed)           0.953     6.774    mySeg7x16/i_data_store_reg_n_1_[7]
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.299     7.073 r  mySeg7x16/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.885     7.957    mySeg7x16/o_seg_r[6]_i_2_n_1
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.153     8.110 r  mySeg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.110    mySeg7x16/o_seg_r[5]_i_1_n_1
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673   105.095    mySeg7x16/clk_IBUF_BUFG
    SLICE_X59Y41         FDPE                                         r  mySeg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.267   105.363    
                         clock uncertainty           -0.035   105.327    
    SLICE_X59Y41         FDPE (Setup_fdpe_C_D)        0.075   105.402    mySeg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.402    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                 97.292    

Slack (MET) :             97.489ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clkdiv_reg_n_1_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.748 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.748    clkdiv_reg[24]_i_1_n_7
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 97.489    

Slack (MET) :             97.600ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clkdiv_reg_n_1_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.637 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.637    clkdiv_reg[24]_i_1_n_8
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                 97.600    

Slack (MET) :             97.602ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clkdiv_reg_n_1_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.634 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.634    clkdiv_reg[20]_i_1_n_7
    SLICE_X51Y96         FDCE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.062   105.236    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 97.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_1_[11]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[8]_i_1_n_5
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_1_[15]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[12]_i_1_n_5
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_1_[19]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[16]_i_1_n_5
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_1_[23]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[20]_i_1_n_5
    SLICE_X51Y96         FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.733    clkdiv_reg_n_1_[3]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[0]_i_1_n_5
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.733    clkdiv_reg_n_1_[7]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[4]_i_1_n_5
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mySeg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.631     1.551    mySeg7x16/clk_IBUF_BUFG
    SLICE_X55Y47         FDCE                                         r  mySeg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  mySeg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.800    mySeg7x16/cnt_reg_n_1_[11]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  mySeg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    mySeg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X55Y47         FDCE                                         r  mySeg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.905     2.070    mySeg7x16/clk_IBUF_BUFG
    SLICE_X55Y47         FDCE                                         r  mySeg7x16/cnt_reg[11]/C
                         clock pessimism             -0.519     1.551    
    SLICE_X55Y47         FDCE (Hold_fdce_C_D)         0.105     1.656    mySeg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mySeg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.630     1.550    mySeg7x16/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  mySeg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  mySeg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.799    mySeg7x16/cnt_reg_n_1_[3]
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  mySeg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    mySeg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X55Y45         FDCE                                         r  mySeg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.904     2.069    mySeg7x16/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  mySeg7x16/cnt_reg[3]/C
                         clock pessimism             -0.519     1.550    
    SLICE_X55Y45         FDCE (Hold_fdce_C_D)         0.105     1.655    mySeg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mySeg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.630     1.550    mySeg7x16/clk_IBUF_BUFG
    SLICE_X55Y46         FDCE                                         r  mySeg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  mySeg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.799    mySeg7x16/cnt_reg_n_1_[7]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  mySeg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    mySeg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X55Y46         FDCE                                         r  mySeg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.904     2.069    mySeg7x16/clk_IBUF_BUFG
    SLICE_X55Y46         FDCE                                         r  mySeg7x16/cnt_reg[7]/C
                         clock pessimism             -0.519     1.550    
    SLICE_X55Y46         FDCE (Hold_fdce_C_D)         0.105     1.655    mySeg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mySeg7x16/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.631     1.551    mySeg7x16/clk_IBUF_BUFG
    SLICE_X55Y48         FDCE                                         r  mySeg7x16/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  mySeg7x16/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.797    mySeg7x16/cnt_reg_n_1_[12]
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  mySeg7x16/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    mySeg7x16/cnt_reg[12]_i_1_n_8
    SLICE_X55Y48         FDCE                                         r  mySeg7x16/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.905     2.070    mySeg7x16/clk_IBUF_BUFG
    SLICE_X55Y48         FDCE                                         r  mySeg7x16/cnt_reg[12]/C
                         clock pessimism             -0.519     1.551    
    SLICE_X55Y48         FDCE (Hold_fdce_C_D)         0.105     1.656    mySeg7x16/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y91    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y95    clkdiv_reg[16]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X59Y41    mySeg7x16/o_seg_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clkdiv_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X56Y51    mySeg7x16/i_data_store_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clkdiv_reg[16]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X59Y41    mySeg7x16/o_seg_r_reg[0]/C



