{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 17:43:14 2024 " "Info: Processing started: Sat May 25 17:43:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Block1:inst\|inst10~2 " "Warning: Node \"Block1:inst\|inst10~2\" is a latch" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst3\|inst10~2 " "Warning: Node \"Block1:inst3\|inst10~2\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ctrl " "Info: Assuming node \"ctrl\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Block5:inst12\|7448:inst\|39~0 " "Info: Detected gated clock \"Block5:inst12\|7448:inst\|39~0\" as buffer" {  } { { "7448.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/7448.bdf" { { 136 600 664 208 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block5:inst12\|7448:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|48 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst1\|58~2 " "Info: Detected gated clock \"Block4:inst5\|74190:inst1\|58~2\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|58~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|51 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|49 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|50 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst1\|58 " "Info: Detected gated clock \"Block4:inst5\|74190:inst1\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst\|39~0 " "Info: Detected gated clock \"Block4:inst5\|74190:inst\|39~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|50 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|51 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|49 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|48 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|48 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst\|57~0 " "Info: Detected gated clock \"Block4:inst4\|74190:inst\|57~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|51 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|50 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|49 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst1\|58~2 " "Info: Detected gated clock \"Block4:inst4\|74190:inst1\|58~2\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|58~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst1\|58 " "Info: Detected gated clock \"Block4:inst4\|74190:inst1\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst\|39~0 " "Info: Detected gated clock \"Block4:inst4\|74190:inst\|39~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|50 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|51 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|49 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|48 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Block1:inst\|74160:inst\|6 register Block1:inst\|74160:inst\|8 107.99 MHz 9.26 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 107.99 MHz between source register \"Block1:inst\|74160:inst\|6\" and destination register \"Block1:inst\|74160:inst\|8\" (period= 9.26 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.166 ns + Longest register register " "Info: + Longest register to register delay is 2.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|6 1 REG LC_X1_Y10_N5 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N5; Fanout = 20; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(1.183 ns) 2.166 ns Block1:inst\|74160:inst\|8 2 REG LC_X1_Y10_N0 14 " "Info: 2: + IC(0.983 ns) + CELL(1.183 ns) = 2.166 ns; Loc. = LC_X1_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.166 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 54.62 % ) " "Info: Total cell delay = 1.183 ns ( 54.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 45.38 % ) " "Info: Total interconnect delay = 0.983 ns ( 45.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.166 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.166 ns" { Block1:inst|74160:inst|6 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.983ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.385 ns - Smallest " "Info: - Smallest clock skew is -6.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.471 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 11.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst1\|50 2 REG LC_X14_Y8_N4 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N4; Fanout = 12; REG Node = 'Block4:inst4\|74190:inst1\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst1|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.511 ns) 5.692 ns Block4:inst4\|74190:inst1\|58 3 COMB LC_X14_Y8_N7 18 " "Info: 3: + IC(0.986 ns) + CELL(0.511 ns) = 5.692 ns; Loc. = LC_X14_Y8_N7; Fanout = 18; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.497 ns" { Block4:inst4|74190:inst1|50 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.861 ns) + CELL(0.918 ns) 11.471 ns Block1:inst\|74160:inst\|8 4 REG LC_X1_Y10_N0 14 " "Info: 4: + IC(4.861 ns) + CELL(0.918 ns) = 11.471 ns; Loc. = LC_X1_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.779 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 33.88 % ) " "Info: Total cell delay = 3.886 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.585 ns ( 66.12 % ) " "Info: Total interconnect delay = 7.585 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.471 ns" { CLK Block4:inst4|74190:inst1|50 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.471 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|50 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 0.986ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 17.856 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 17.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|50 2 REG LC_X11_Y7_N4 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y7_N4; Fanout = 11; REG Node = 'Block4:inst4\|74190:inst\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.740 ns) 7.535 ns Block4:inst4\|74190:inst\|57~0 3 COMB LC_X13_Y5_N4 3 " "Info: 3: + IC(2.600 ns) + CELL(0.740 ns) = 7.535 ns; Loc. = LC_X13_Y5_N4; Fanout = 3; COMB Node = 'Block4:inst4\|74190:inst\|57~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.340 ns" { Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.914 ns) 9.189 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X13_Y5_N0 4 " "Info: 4: + IC(0.740 ns) + CELL(0.914 ns) = 9.189 ns; Loc. = LC_X13_Y5_N0; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.654 ns" { Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.914 ns) 12.077 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X14_Y8_N7 18 " "Info: 5: + IC(1.974 ns) + CELL(0.914 ns) = 12.077 ns; Loc. = LC_X14_Y8_N7; Fanout = 18; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.888 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.861 ns) + CELL(0.918 ns) 17.856 ns Block1:inst\|74160:inst\|6 6 REG LC_X1_Y10_N5 20 " "Info: 6: + IC(4.861 ns) + CELL(0.918 ns) = 17.856 ns; Loc. = LC_X1_Y10_N5; Fanout = 20; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.779 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.943 ns ( 33.28 % ) " "Info: Total cell delay = 5.943 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.913 ns ( 66.72 % ) " "Info: Total interconnect delay = 11.913 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.856 ns" { CLK Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.856 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|50 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 2.600ns 0.740ns 1.974ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.914ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.471 ns" { CLK Block4:inst4|74190:inst1|50 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.471 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|50 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 0.986ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.856 ns" { CLK Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.856 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|50 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 2.600ns 0.740ns 1.974ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.914ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.166 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.166 ns" { Block1:inst|74160:inst|6 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.983ns } { 0.000ns 1.183ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.471 ns" { CLK Block4:inst4|74190:inst1|50 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.471 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|50 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 0.986ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.856 ns" { CLK Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.856 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|50 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 2.600ns 0.740ns 1.974ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.914ns 0.914ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ctrl register register Block1:inst\|74160:inst\|6 Block1:inst\|74160:inst\|8 304.04 MHz Internal " "Info: Clock \"ctrl\" Internal fmax is restricted to 304.04 MHz between source register \"Block1:inst\|74160:inst\|6\" and destination register \"Block1:inst\|74160:inst\|8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.166 ns + Longest register register " "Info: + Longest register to register delay is 2.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|6 1 REG LC_X1_Y10_N5 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N5; Fanout = 20; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(1.183 ns) 2.166 ns Block1:inst\|74160:inst\|8 2 REG LC_X1_Y10_N0 14 " "Info: 2: + IC(0.983 ns) + CELL(1.183 ns) = 2.166 ns; Loc. = LC_X1_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.166 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 54.62 % ) " "Info: Total cell delay = 1.183 ns ( 54.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 45.38 % ) " "Info: Total interconnect delay = 0.983 ns ( 45.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.166 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.166 ns" { Block1:inst|74160:inst|6 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.983ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl destination 14.915 ns + Shortest register " "Info: + Shortest clock path from clock \"ctrl\" to destination register is 14.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.889 ns) + CELL(0.914 ns) 4.935 ns Block4:inst4\|74190:inst\|39~0 2 COMB LC_X13_Y5_N6 5 " "Info: 2: + IC(2.889 ns) + CELL(0.914 ns) = 4.935 ns; Loc. = LC_X13_Y5_N6; Fanout = 5; COMB Node = 'Block4:inst4\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.803 ns" { ctrl Block4:inst4|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.511 ns) 6.248 ns Block4:inst4\|74190:inst1\|58~2 3 COMB LC_X13_Y5_N0 4 " "Info: 3: + IC(0.802 ns) + CELL(0.511 ns) = 6.248 ns; Loc. = LC_X13_Y5_N0; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.313 ns" { Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.914 ns) 9.136 ns Block4:inst4\|74190:inst1\|58 4 COMB LC_X14_Y8_N7 18 " "Info: 4: + IC(1.974 ns) + CELL(0.914 ns) = 9.136 ns; Loc. = LC_X14_Y8_N7; Fanout = 18; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.888 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.861 ns) + CELL(0.918 ns) 14.915 ns Block1:inst\|74160:inst\|8 5 REG LC_X1_Y10_N0 14 " "Info: 5: + IC(4.861 ns) + CELL(0.918 ns) = 14.915 ns; Loc. = LC_X1_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.779 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.389 ns ( 29.43 % ) " "Info: Total cell delay = 4.389 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.526 ns ( 70.57 % ) " "Info: Total interconnect delay = 10.526 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.915 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.915 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 2.889ns 0.802ns 1.974ns 4.861ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl source 14.915 ns - Longest register " "Info: - Longest clock path from clock \"ctrl\" to source register is 14.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.889 ns) + CELL(0.914 ns) 4.935 ns Block4:inst4\|74190:inst\|39~0 2 COMB LC_X13_Y5_N6 5 " "Info: 2: + IC(2.889 ns) + CELL(0.914 ns) = 4.935 ns; Loc. = LC_X13_Y5_N6; Fanout = 5; COMB Node = 'Block4:inst4\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.803 ns" { ctrl Block4:inst4|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.511 ns) 6.248 ns Block4:inst4\|74190:inst1\|58~2 3 COMB LC_X13_Y5_N0 4 " "Info: 3: + IC(0.802 ns) + CELL(0.511 ns) = 6.248 ns; Loc. = LC_X13_Y5_N0; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.313 ns" { Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.914 ns) 9.136 ns Block4:inst4\|74190:inst1\|58 4 COMB LC_X14_Y8_N7 18 " "Info: 4: + IC(1.974 ns) + CELL(0.914 ns) = 9.136 ns; Loc. = LC_X14_Y8_N7; Fanout = 18; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.888 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.861 ns) + CELL(0.918 ns) 14.915 ns Block1:inst\|74160:inst\|6 5 REG LC_X1_Y10_N5 20 " "Info: 5: + IC(4.861 ns) + CELL(0.918 ns) = 14.915 ns; Loc. = LC_X1_Y10_N5; Fanout = 20; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.779 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.389 ns ( 29.43 % ) " "Info: Total cell delay = 4.389 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.526 ns ( 70.57 % ) " "Info: Total interconnect delay = 10.526 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.915 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.915 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 2.889ns 0.802ns 1.974ns 4.861ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.915 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.915 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 2.889ns 0.802ns 1.974ns 4.861ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.915 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.915 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 2.889ns 0.802ns 1.974ns 4.861ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.166 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.166 ns" { Block1:inst|74160:inst|6 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.983ns } { 0.000ns 1.183ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.915 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.915 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 2.889ns 0.802ns 1.974ns 4.861ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.915 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.915 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 2.889ns 0.802ns 1.974ns 4.861ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { Block1:inst|74160:inst|8 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Block1:inst\|74160:inst\|9 Block1:inst\|74160:inst\|9 CLK 4.443 ns " "Info: Found hold time violation between source  pin or register \"Block1:inst\|74160:inst\|9\" and destination pin or register \"Block1:inst\|74160:inst\|9\" for clock \"CLK\" (Hold time is 4.443 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.385 ns + Largest " "Info: + Largest clock skew is 6.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 17.856 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 17.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|50 2 REG LC_X11_Y7_N4 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y7_N4; Fanout = 11; REG Node = 'Block4:inst4\|74190:inst\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.740 ns) 7.535 ns Block4:inst4\|74190:inst\|57~0 3 COMB LC_X13_Y5_N4 3 " "Info: 3: + IC(2.600 ns) + CELL(0.740 ns) = 7.535 ns; Loc. = LC_X13_Y5_N4; Fanout = 3; COMB Node = 'Block4:inst4\|74190:inst\|57~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.340 ns" { Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.914 ns) 9.189 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X13_Y5_N0 4 " "Info: 4: + IC(0.740 ns) + CELL(0.914 ns) = 9.189 ns; Loc. = LC_X13_Y5_N0; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.654 ns" { Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.914 ns) 12.077 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X14_Y8_N7 18 " "Info: 5: + IC(1.974 ns) + CELL(0.914 ns) = 12.077 ns; Loc. = LC_X14_Y8_N7; Fanout = 18; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.888 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.861 ns) + CELL(0.918 ns) 17.856 ns Block1:inst\|74160:inst\|9 6 REG LC_X1_Y10_N6 3 " "Info: 6: + IC(4.861 ns) + CELL(0.918 ns) = 17.856 ns; Loc. = LC_X1_Y10_N6; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.779 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.943 ns ( 33.28 % ) " "Info: Total cell delay = 5.943 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.913 ns ( 66.72 % ) " "Info: Total interconnect delay = 11.913 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.856 ns" { CLK Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.856 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|50 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 2.600ns 0.740ns 1.974ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.914ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.471 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 11.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst1\|50 2 REG LC_X14_Y8_N4 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N4; Fanout = 12; REG Node = 'Block4:inst4\|74190:inst1\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst1|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.511 ns) 5.692 ns Block4:inst4\|74190:inst1\|58 3 COMB LC_X14_Y8_N7 18 " "Info: 3: + IC(0.986 ns) + CELL(0.511 ns) = 5.692 ns; Loc. = LC_X14_Y8_N7; Fanout = 18; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.497 ns" { Block4:inst4|74190:inst1|50 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.861 ns) + CELL(0.918 ns) 11.471 ns Block1:inst\|74160:inst\|9 4 REG LC_X1_Y10_N6 3 " "Info: 4: + IC(4.861 ns) + CELL(0.918 ns) = 11.471 ns; Loc. = LC_X1_Y10_N6; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.779 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 33.88 % ) " "Info: Total cell delay = 3.886 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.585 ns ( 66.12 % ) " "Info: Total interconnect delay = 7.585 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.471 ns" { CLK Block4:inst4|74190:inst1|50 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.471 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|50 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 0.986ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.856 ns" { CLK Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.856 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|50 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 2.600ns 0.740ns 1.974ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.914ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.471 ns" { CLK Block4:inst4|74190:inst1|50 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.471 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|50 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 0.986ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.787 ns - Shortest register register " "Info: - Shortest register to register delay is 1.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|9 1 REG LC_X1_Y10_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N6; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.804 ns) 1.787 ns Block1:inst\|74160:inst\|9 2 REG LC_X1_Y10_N6 3 " "Info: 2: + IC(0.983 ns) + CELL(0.804 ns) = 1.787 ns; Loc. = LC_X1_Y10_N6; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.787 ns" { Block1:inst|74160:inst|9 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 44.99 % ) " "Info: Total cell delay = 0.804 ns ( 44.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 55.01 % ) " "Info: Total interconnect delay = 0.983 ns ( 55.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.787 ns" { Block1:inst|74160:inst|9 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.787 ns" { Block1:inst|74160:inst|9 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.983ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.856 ns" { CLK Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.856 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|50 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 2.600ns 0.740ns 1.974ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.914ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "11.471 ns" { CLK Block4:inst4|74190:inst1|50 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "11.471 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|50 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 0.986ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.787 ns" { Block1:inst|74160:inst|9 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.787 ns" { Block1:inst|74160:inst|9 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.983ns } { 0.000ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block4:inst5\|74190:inst1\|48 ctrl CLK 5.950 ns register " "Info: tsu for register \"Block4:inst5\|74190:inst1\|48\" (data pin = \"ctrl\", clock pin = \"CLK\") is 5.950 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.436 ns + Longest pin register " "Info: + Longest pin to register delay is 9.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.929 ns) + CELL(0.740 ns) 4.801 ns Block4:inst5\|74190:inst\|39~0 2 COMB LC_X13_Y8_N7 5 " "Info: 2: + IC(2.929 ns) + CELL(0.740 ns) = 4.801 ns; Loc. = LC_X13_Y8_N7; Fanout = 5; COMB Node = 'Block4:inst5\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.669 ns" { ctrl Block4:inst5|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.574 ns) + CELL(1.061 ns) 9.436 ns Block4:inst5\|74190:inst1\|48 3 REG LC_X3_Y7_N0 10 " "Info: 3: + IC(3.574 ns) + CELL(1.061 ns) = 9.436 ns; Loc. = LC_X3_Y7_N0; Fanout = 10; REG Node = 'Block4:inst5\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.635 ns" { Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.933 ns ( 31.08 % ) " "Info: Total cell delay = 2.933 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.503 ns ( 68.92 % ) " "Info: Total interconnect delay = 6.503 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.436 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.436 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|48 {} } { 0.000ns 0.000ns 2.929ns 3.574ns } { 0.000ns 1.132ns 0.740ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst5\|74190:inst1\|48 2 REG LC_X3_Y7_N0 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y7_N0; Fanout = 10; REG Node = 'Block4:inst5\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst5|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.436 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.436 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|48 {} } { 0.000ns 0.000ns 2.929ns 3.574ns } { 0.000ns 1.132ns 0.740ns 1.061ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst5|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst5|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK EW_L_Green Block1:inst\|74160:inst\|8 24.203 ns register " "Info: tco from clock \"CLK\" to destination pin \"EW_L_Green\" through register \"Block1:inst\|74160:inst\|8\" is 24.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 17.856 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 17.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|50 2 REG LC_X11_Y7_N4 11 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y7_N4; Fanout = 11; REG Node = 'Block4:inst4\|74190:inst\|50'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|50 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.740 ns) 7.535 ns Block4:inst4\|74190:inst\|57~0 3 COMB LC_X13_Y5_N4 3 " "Info: 3: + IC(2.600 ns) + CELL(0.740 ns) = 7.535 ns; Loc. = LC_X13_Y5_N4; Fanout = 3; COMB Node = 'Block4:inst4\|74190:inst\|57~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.340 ns" { Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.914 ns) 9.189 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X13_Y5_N0 4 " "Info: 4: + IC(0.740 ns) + CELL(0.914 ns) = 9.189 ns; Loc. = LC_X13_Y5_N0; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.654 ns" { Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.914 ns) 12.077 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X14_Y8_N7 18 " "Info: 5: + IC(1.974 ns) + CELL(0.914 ns) = 12.077 ns; Loc. = LC_X14_Y8_N7; Fanout = 18; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.888 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.861 ns) + CELL(0.918 ns) 17.856 ns Block1:inst\|74160:inst\|8 6 REG LC_X1_Y10_N0 14 " "Info: 6: + IC(4.861 ns) + CELL(0.918 ns) = 17.856 ns; Loc. = LC_X1_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.779 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.943 ns ( 33.28 % ) " "Info: Total cell delay = 5.943 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.913 ns ( 66.72 % ) " "Info: Total interconnect delay = 11.913 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.856 ns" { CLK Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.856 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|50 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 2.600ns 0.740ns 1.974ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.914ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.971 ns + Longest register pin " "Info: + Longest register to pin delay is 5.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|8 1 REG LC_X1_Y10_N0 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N0; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.740 ns) 1.719 ns Block6:inst38\|74138:inst2\|18~0 2 COMB LC_X1_Y10_N3 1 " "Info: 2: + IC(0.979 ns) + CELL(0.740 ns) = 1.719 ns; Loc. = LC_X1_Y10_N3; Fanout = 1; COMB Node = 'Block6:inst38\|74138:inst2\|18~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.719 ns" { Block1:inst|74160:inst|8 Block6:inst38|74138:inst2|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(2.322 ns) 5.971 ns EW_L_Green 3 PIN PIN_4 0 " "Info: 3: + IC(1.930 ns) + CELL(2.322 ns) = 5.971 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'EW_L_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.252 ns" { Block6:inst38|74138:inst2|18~0 EW_L_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 128 776 952 144 "EW_L_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 51.28 % ) " "Info: Total cell delay = 3.062 ns ( 51.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.909 ns ( 48.72 % ) " "Info: Total interconnect delay = 2.909 ns ( 48.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.971 ns" { Block1:inst|74160:inst|8 Block6:inst38|74138:inst2|18~0 EW_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "5.971 ns" { Block1:inst|74160:inst|8 {} Block6:inst38|74138:inst2|18~0 {} EW_L_Green {} } { 0.000ns 0.979ns 1.930ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.856 ns" { CLK Block4:inst4|74190:inst|50 Block4:inst4|74190:inst|57~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.856 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|50 {} Block4:inst4|74190:inst|57~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 2.600ns 0.740ns 1.974ns 4.861ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.914ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.971 ns" { Block1:inst|74160:inst|8 Block6:inst38|74138:inst2|18~0 EW_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "5.971 ns" { Block1:inst|74160:inst|8 {} Block6:inst38|74138:inst2|18~0 {} EW_L_Green {} } { 0.000ns 0.979ns 1.930ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl SN_L_Green 12.831 ns Longest " "Info: Longest tpd from source pin \"ctrl\" to destination pin \"SN_L_Green\" is 12.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.522 ns) + CELL(0.914 ns) 8.568 ns Block7:inst18\|inst1 2 COMB LC_X1_Y9_N3 1 " "Info: 2: + IC(6.522 ns) + CELL(0.914 ns) = 8.568 ns; Loc. = LC_X1_Y9_N3; Fanout = 1; COMB Node = 'Block7:inst18\|inst1'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.436 ns" { ctrl Block7:inst18|inst1 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block7.bdf" { { 160 392 456 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(2.322 ns) 12.831 ns SN_L_Green 3 PIN PIN_8 0 " "Info: 3: + IC(1.941 ns) + CELL(2.322 ns) = 12.831 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'SN_L_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.263 ns" { Block7:inst18|inst1 SN_L_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 752 64 240 768 "SN_L_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 34.04 % ) " "Info: Total cell delay = 4.368 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.463 ns ( 65.96 % ) " "Info: Total interconnect delay = 8.463 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "12.831 ns" { ctrl Block7:inst18|inst1 SN_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "12.831 ns" { ctrl {} ctrl~combout {} Block7:inst18|inst1 {} SN_L_Green {} } { 0.000ns 0.000ns 6.522ns 1.941ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block4:inst4\|74190:inst1\|48 CLK CLK -0.826 ns register " "Info: th for register \"Block4:inst4\|74190:inst1\|48\" (data pin = \"CLK\", clock pin = \"CLK\") is -0.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst4\|74190:inst1\|48 2 REG LC_X10_Y8_N1 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y8_N1; Fanout = 10; REG Node = 'Block4:inst4\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.866 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.520 ns) + CELL(1.183 ns) 4.866 ns Block4:inst4\|74190:inst1\|48 2 REG LC_X10_Y8_N1 10 " "Info: 2: + IC(2.520 ns) + CELL(1.183 ns) = 4.866 ns; Loc. = LC_X10_Y8_N1; Fanout = 10; REG Node = 'Block4:inst4\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.703 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 48.21 % ) " "Info: Total cell delay = 2.346 ns ( 48.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.520 ns ( 51.79 % ) " "Info: Total interconnect delay = 2.520 ns ( 51.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.866 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.866 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|48 {} } { 0.000ns 0.000ns 2.520ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.866 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.866 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|48 {} } { 0.000ns 0.000ns 2.520ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4362 " "Info: Peak virtual memory: 4362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 17:43:14 2024 " "Info: Processing ended: Sat May 25 17:43:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
