Multicycle path
================
![Image](https://github.com/vita70579/VLSI/raw/main/Image/im40.png)<br>
# Setup/Hold
![Image](https://github.com/vita70579/VLSI/raw/main/Image/im41.png)<br>
## \[觀念]
- **setup check要延後N週期;**
- **hold check可以在任意啟動週期<br> (默認為setup check前一周期，最佳為第一個啟動週期)**
>![Image](https://github.com/vita70579/VLSI/raw/main/Image/im45.png)<br>
## 實例: 基於FSM的數據傳輸
![Image](https://github.com/vita70579/VLSI/raw/main/Image/im42.png)<br>
![Image](https://github.com/vita70579/VLSI/raw/main/Image/im43.png)<br>
## 實例: reset訊號保持3週期
![Image](https://github.com/vita70579/VLSI/raw/main/Image/im44.png)<br>

## Multiclocks domain
https://www.cnblogs.com/rouwawa/p/12491951.html
