[05/25 01:02:04      0s] 
[05/25 01:02:04      0s] Cadence Innovus(TM) Implementation System.
[05/25 01:02:04      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/25 01:02:04      0s] 
[05/25 01:02:04      0s] Version:	v19.10-p002_1, built Fri Apr 19 15:18:11 PDT 2019
[05/25 01:02:04      0s] Options:	
[05/25 01:02:04      0s] Date:		Wed May 25 01:02:04 2022
[05/25 01:02:04      0s] Host:		srv-eda-04 (x86_64 w/Linux 3.10.0-1160.53.1.el7.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6150 CPU @ 2.70GHz 25344KB)
[05/25 01:02:04      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/25 01:02:04      0s] 
[05/25 01:02:04      0s] License:
[05/25 01:02:04      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/25 01:02:04      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/25 01:02:14      9s] @(#)CDS: Innovus v19.10-p002_1 (64bit) 04/19/2019 15:18 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/25 01:02:14      9s] @(#)CDS: NanoRoute 19.10-p002_1 NR190418-1643/19_10-UB (database version 18.20, 458.7.1) {superthreading v1.51}
[05/25 01:02:14      9s] @(#)CDS: AAE 19.10-b002 (64bit) 04/19/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/25 01:02:14      9s] @(#)CDS: CTE 19.10-p002_1 () Apr 19 2019 06:39:48 ( )
[05/25 01:02:14      9s] @(#)CDS: SYNTECH 19.10-b001_1 () Apr  4 2019 03:00:51 ( )
[05/25 01:02:14      9s] @(#)CDS: CPE v19.10-p002
[05/25 01:02:14      9s] @(#)CDS: IQuantus/TQuantus 19.1.0-e101 (64bit) Thu Feb 28 10:29:46 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/25 01:02:14      9s] @(#)CDS: OA 22.60-p012 Thu Dec 20 13:36:08 2018
[05/25 01:02:14      9s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[05/25 01:02:14      9s] @(#)CDS: RCDB 11.14.18
[05/25 01:02:14      9s] @(#)CDS: STYLUS 19.10-b001_1 (03/15/2019 08:18 PDT)
[05/25 01:02:14      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_167586_srv-eda-04_r10021492_3P468J.

[05/25 01:02:14      9s] Change the soft stacksize limit to 0.2%RAM (3095 mbytes). Set global soft_stack_size_limit to change the value.
[05/25 01:02:15      9s] 
[05/25 01:02:15      9s] **INFO:  MMMC transition support version v31-84 
[05/25 01:02:15      9s] 
[05/25 01:02:15      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/25 01:02:15      9s] <CMD> suppressMessage ENCEXT-2799
[05/25 01:02:15      9s] <CMD> getVersion
[05/25 01:02:15      9s] [INFO] Loading PVS 16.15 fill procedures
[05/25 01:02:15     10s] <CMD> win
[05/25 01:02:32     11s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/25 01:02:32     11s] <CMD> set conf_qxconf_file NULL
[05/25 01:02:32     11s] <CMD> set conf_qxlib_file NULL
[05/25 01:02:32     11s] <CMD> set dbgDualViewAwareXTree 1
[05/25 01:02:32     11s] <CMD> set defHierChar /
[05/25 01:02:32     11s] <CMD> set distributed_client_message_echo 1
[05/25 01:02:32     11s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[05/25 01:02:32     11s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[05/25 01:02:32     11s] <CMD> set enc_enable_print_mode_command_reset_options 1
[05/25 01:02:32     11s] <CMD> set init_gnd_net {vssc vsso}
[05/25 01:02:32     11s] <CMD> set init_io_file top.save.io
[05/25 01:02:32     11s] <CMD> set init_lef_file {gsclib045_tech.lef gsclib045_macro.lef giolib045.lef}
[05/25 01:02:32     11s] <CMD> set init_mmmc_file genus_invs_des/genus.mmode.tcl
[05/25 01:02:32     11s] <CMD> set init_pwr_net {vddc vddo}
[05/25 01:02:32     11s] <CMD> set init_top_cell top
[05/25 01:02:32     11s] <CMD> set init_verilog genus_invs_des/genus.v
[05/25 01:02:32     11s] <CMD> set latch_time_borrow_mode max_borrow
[05/25 01:02:32     11s] <CMD> set metric_page_cfg_format {html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_setup_pba {!!map {type {!!str header} title {!!str {Setup (PBA) Timing}}}}}} {!!map {setup_tns_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.pba.histogram} title {!!str {Setup (PBA) TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.pba.histogram.views} title {!!str {Setup (PBA) TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.cputime} title {!!str CPU}}}}}}}}}}}}}}}}}
[05/25 01:02:32     11s] <CMD> set pegDefaultResScaleFactor 1
[05/25 01:02:32     11s] <CMD> set pegDetailResScaleFactor 1
[05/25 01:02:32     11s] <CMD> set pegEnableDualViewForTQuantus 1
[05/25 01:02:32     11s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[05/25 01:02:32     11s] <CMD> set spgUnflattenIlmInCheckPlace 2
[05/25 01:02:32     11s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[05/25 01:02:32     11s] <CMD> suppressMessage -silent GLOBAL-100
[05/25 01:02:32     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[05/25 01:02:32     11s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[05/25 01:02:32     11s] <CMD> suppressMessage -silent GLOBAL-100
[05/25 01:02:32     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[05/25 01:02:32     11s] <CMD> set timing_enable_default_delay_arc 1
[05/25 01:02:34     11s] <CMD> init_design
[05/25 01:02:34     11s] #% Begin Load MMMC data ... (date=05/25 01:02:34, mem=526.8M)
[05/25 01:02:34     11s] #% End Load MMMC data ... (date=05/25 01:02:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=527.0M, current mem=527.0M)
[05/25 01:02:34     11s] 
[05/25 01:02:34     11s] Loading LEF file gsclib045_tech.lef ...
[05/25 01:02:34     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[05/25 01:02:34     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[05/25 01:02:34     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[05/25 01:02:34     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[05/25 01:02:34     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[05/25 01:02:34     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[05/25 01:02:34     11s] 
[05/25 01:02:34     11s] Loading LEF file gsclib045_macro.lef ...
[05/25 01:02:34     11s] Set DBUPerIGU to M2 pitch 400.
[05/25 01:02:35     11s] 
[05/25 01:02:35     11s] Loading LEF file giolib045.lef ...
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-201' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-201' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-201' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-201' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-201' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-201' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/25 01:02:35     11s] Type 'man IMPLF-200' for more detail.
[05/25 01:02:35     11s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/25 01:02:35     11s] To increase the message display limit, refer to the product command reference manual.
[05/25 01:02:35     11s] 
[05/25 01:02:35     11s] viaInitial starts at Wed May 25 01:02:35 2022
viaInitial ends at Wed May 25 01:02:35 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/25 01:02:35     11s] Loading view definition file from genus_invs_des/genus.mmode.tcl
[05/25 01:02:35     11s] Reading default_library_set timing library '/local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[05/25 01:02:35     11s] Read 489 cells in library 'fast_vdd1v0' 
[05/25 01:02:35     11s] *** End library_loading (cpu=0.01min, real=0.00min, mem=12.4M, fe_cpu=0.20min, fe_real=0.52min, fe_mem=772.7M) ***
[05/25 01:02:35     11s] #% Begin Load netlist data ... (date=05/25 01:02:35, mem=543.9M)
[05/25 01:02:35     11s] *** Begin netlist parsing (mem=772.7M) ***
[05/25 01:02:35     11s] Created 489 new cells from 1 timing libraries.
[05/25 01:02:35     11s] Reading netlist ...
[05/25 01:02:35     11s] Backslashed names will retain backslash and a trailing blank character.
[05/25 01:02:35     11s] Reading verilog netlist 'genus_invs_des/genus.v'
[05/25 01:02:35     11s] 
[05/25 01:02:35     11s] *** Memory Usage v#1 (Current mem = 772.703M, initial mem = 256.684M) ***
[05/25 01:02:35     11s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=772.7M) ***
[05/25 01:02:35     11s] #% End Load netlist data ... (date=05/25 01:02:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=551.4M, current mem=551.4M)
[05/25 01:02:35     11s] Set top cell to top.
[05/25 01:02:35     11s] Hooked 489 DB cells to tlib cells.
[05/25 01:02:35     11s] Starting recursive module instantiation check.
[05/25 01:02:35     11s] No recursion found.
[05/25 01:02:35     11s] Building hierarchical netlist for Cell top ...
[05/25 01:02:35     11s] *** Netlist is unique.
[05/25 01:02:35     11s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/25 01:02:35     11s] ** info: there are 602 modules.
[05/25 01:02:35     11s] ** info: there are 18 stdCell insts.
[05/25 01:02:35     11s] ** info: there are 23 Pad insts.
[05/25 01:02:35     11s] 
[05/25 01:02:35     11s] *** Memory Usage v#1 (Current mem = 817.129M, initial mem = 256.684M) ***
[05/25 01:02:35     11s] Reading IO assignment file "top.save.io" ...
[05/25 01:02:35     11s] Adjusting Core to Bottom to: 0.1600.
[05/25 01:02:35     11s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:02:35     11s] Type 'man IMPFP-3961' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:02:35     11s] Type 'man IMPFP-3961' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:02:35     11s] Type 'man IMPFP-3961' for more detail.
[05/25 01:02:35     11s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:02:35     11s] Type 'man IMPFP-3961' for more detail.
[05/25 01:02:35     11s] Set Default Net Delay as 1000 ps.
[05/25 01:02:35     11s] Set Default Net Load as 0.5 pF. 
[05/25 01:02:35     11s] Set Default Input Pin Transition as 0.1 ps.
[05/25 01:02:35     11s] Pre-connect netlist-defined P/G connections...
[05/25 01:02:35     11s]   Updated 23 instances.
[05/25 01:02:35     12s] Extraction setup Started 
[05/25 01:02:35     12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M10 and M11 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 01:02:35     12s] Type 'man IMPEXT-2773' for more detail.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 01:02:35     12s] Summary of Active RC-Corners : 
[05/25 01:02:35     12s]  
[05/25 01:02:35     12s]  Analysis View: _default_view_
[05/25 01:02:35     12s]     RC-Corner Name        : _default_rc_corner_
[05/25 01:02:35     12s]     RC-Corner Index       : 0
[05/25 01:02:35     12s]     RC-Corner Temperature : 0 Celsius
[05/25 01:02:35     12s]     RC-Corner Cap Table   : ''
[05/25 01:02:35     12s]     RC-Corner PreRoute Res Factor         : 1
[05/25 01:02:35     12s]     RC-Corner PreRoute Cap Factor         : 1
[05/25 01:02:35     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/25 01:02:35     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/25 01:02:35     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/25 01:02:35     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/25 01:02:35     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/25 01:02:35     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/25 01:02:35     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/25 01:02:35     12s] LayerId::1 widthSet size::1
[05/25 01:02:35     12s] LayerId::2 widthSet size::1
[05/25 01:02:35     12s] LayerId::3 widthSet size::1
[05/25 01:02:35     12s] LayerId::4 widthSet size::1
[05/25 01:02:35     12s] LayerId::5 widthSet size::1
[05/25 01:02:35     12s] LayerId::6 widthSet size::1
[05/25 01:02:35     12s] LayerId::7 widthSet size::1
[05/25 01:02:35     12s] LayerId::8 widthSet size::1
[05/25 01:02:35     12s] LayerId::9 widthSet size::1
[05/25 01:02:35     12s] LayerId::10 widthSet size::1
[05/25 01:02:35     12s] LayerId::11 widthSet size::1
[05/25 01:02:35     12s] Updating RC grid for preRoute extraction ...
[05/25 01:02:35     12s] Initializing multi-corner resistance tables ...
[05/25 01:02:35     12s] *Info: initialize multi-corner CTS.
[05/25 01:02:36     12s] Reading timing constraints file 'genus_invs_des/genus._default_constraint_mode_.sdc' ...
[05/25 01:02:36     12s] Current (total cpu=0:00:12.3, real=0:00:32.0, peak res=713.7M, current mem=713.7M)
[05/25 01:02:36     12s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus._default_constraint_mode_.sdc, Line 9).
[05/25 01:02:36     12s] 
[05/25 01:02:36     12s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus._default_constraint_mode_.sdc, Line 10).
[05/25 01:02:36     12s] 
[05/25 01:02:36     12s] **WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File genus_invs_des/genus._default_constraint_mode_.sdc, Line 13).
[05/25 01:02:36     12s] 
[05/25 01:02:36     12s] INFO (CTE): Reading of timing constraints file genus_invs_des/genus._default_constraint_mode_.sdc completed, with 3 WARNING
[05/25 01:02:36     12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=714.6M, current mem=714.6M)
[05/25 01:02:36     12s] Current (total cpu=0:00:12.3, real=0:00:32.0, peak res=714.6M, current mem=714.6M)
[05/25 01:02:36     12s] Creating Cell Server ...(0, 1, 1, 1)
[05/25 01:02:36     12s] Summary for sequential cells identification: 
[05/25 01:02:36     12s]   Identified SBFF number: 104
[05/25 01:02:36     12s]   Identified MBFF number: 0
[05/25 01:02:36     12s]   Identified SB Latch number: 0
[05/25 01:02:36     12s]   Identified MB Latch number: 0
[05/25 01:02:36     12s]   Not identified SBFF number: 16
[05/25 01:02:36     12s]   Not identified MBFF number: 0
[05/25 01:02:36     12s]   Not identified SB Latch number: 0
[05/25 01:02:36     12s]   Not identified MB Latch number: 0
[05/25 01:02:36     12s]   Number of sequential cells which are not FFs: 32
[05/25 01:02:36     12s] Total number of combinational cells: 327
[05/25 01:02:36     12s] Total number of sequential cells: 152
[05/25 01:02:36     12s] Total number of tristate cells: 10
[05/25 01:02:36     12s] Total number of level shifter cells: 0
[05/25 01:02:36     12s] Total number of power gating cells: 0
[05/25 01:02:36     12s] Total number of isolation cells: 0
[05/25 01:02:36     12s] Total number of power switch cells: 0
[05/25 01:02:36     12s] Total number of pulse generator cells: 0
[05/25 01:02:36     12s] Total number of always on buffers: 0
[05/25 01:02:36     12s] Total number of retention cells: 0
[05/25 01:02:36     12s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/25 01:02:36     12s] Total number of usable buffers: 16
[05/25 01:02:36     12s] List of unusable buffers:
[05/25 01:02:36     12s] Total number of unusable buffers: 0
[05/25 01:02:36     12s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/25 01:02:36     12s] Total number of usable inverters: 19
[05/25 01:02:36     12s] List of unusable inverters:
[05/25 01:02:36     12s] Total number of unusable inverters: 0
[05/25 01:02:36     12s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/25 01:02:36     12s] Total number of identified usable delay cells: 8
[05/25 01:02:36     12s] List of identified unusable delay cells:
[05/25 01:02:36     12s] Total number of identified unusable delay cells: 0
[05/25 01:02:36     12s] Creating Cell Server, finished. 
[05/25 01:02:36     12s] 
[05/25 01:02:36     12s] Deleting Cell Server ...
[05/25 01:02:36     12s] #% Begin Load MMMC data ... (date=05/25 01:02:36, mem=736.6M)
[05/25 01:02:36     12s] #% End Load MMMC data ... (date=05/25 01:02:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=736.6M, current mem=736.6M)
[05/25 01:02:36     12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[05/25 01:02:36     12s] Type 'man IMPSYC-2' for more detail.
[05/25 01:02:36     12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[05/25 01:02:36     12s] Type 'man IMPSYC-2' for more detail.
[05/25 01:02:36     12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[05/25 01:02:36     12s] Type 'man IMPSYC-2' for more detail.
[05/25 01:02:36     12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDO; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[05/25 01:02:36     12s] Type 'man IMPSYC-2' for more detail.
[05/25 01:02:36     12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDI; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[05/25 01:02:36     12s] Type 'man IMPSYC-2' for more detail.
[05/25 01:02:36     12s] 
[05/25 01:02:36     12s] *** Summary of all messages that are not suppressed in this session:
[05/25 01:02:36     12s] Severity  ID               Count  Summary                                  
[05/25 01:02:36     12s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[05/25 01:02:36     12s] WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/25 01:02:36     12s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/25 01:02:36     12s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/25 01:02:36     12s] WARNING   IMPEXT-2766         11  The sheet resistance for layer %s is not...
[05/25 01:02:36     12s] WARNING   IMPEXT-2773         11  The via resistance between layers %s and...
[05/25 01:02:36     12s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[05/25 01:02:36     12s] WARNING   TCLCMD-1041          1  current_design should use the top cell a...
[05/25 01:02:36     12s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/25 01:02:36     12s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[05/25 01:02:36     12s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/25 01:02:36     12s] *** Message Summary: 97 warning(s), 0 error(s)
[05/25 01:02:36     12s] 
[05/25 01:03:03     13s] **ERROR: (IMPSYT-6000):	No Object Selected.
[05/25 01:03:06     13s] <CMD> zoomBox -90.44350 35.29850 879.96900 932.89850
[05/25 01:03:06     13s] <CMD> zoomBox -14.55550 105.72550 810.29500 868.68550
[05/25 01:03:07     13s] <CMD> pan 75.88800 196.16900
[05/25 01:03:08     13s] <CMD> pan -39.48200 104.27500
[05/25 01:03:12     13s] <CMD> getIoFlowFlag
[05/25 01:03:18     14s] <CMD> setIoFlowFlag 0
[05/25 01:03:18     14s] <CMD> floorPlan -site CoreSite -r 1 0.000693 0.0 0.16 0.0 1.04
[05/25 01:03:18     14s] Adjusting Core to Bottom to: 0.3500.
[05/25 01:03:18     14s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:18     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:18     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:18     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:18     14s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:18     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:18     14s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:18     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:18     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:03:18     14s] <CMD> uiSetTool select
[05/25 01:03:18     14s] <CMD> getIoFlowFlag
[05/25 01:03:18     14s] <CMD> fit
[05/25 01:03:25     14s] <CMD> setIoFlowFlag 0
[05/25 01:03:25     14s] <CMD> floorPlan -site CoreSite -r 1.25483955813 0.000549 0.0 0.35 0.0 30
[05/25 01:03:25     14s] Adjusting Core to Bottom to: 0.5400.
[05/25 01:03:25     14s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:25     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:25     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:25     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:25     14s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:25     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:25     14s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:25     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:25     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:03:25     14s] <CMD> uiSetTool select
[05/25 01:03:25     14s] <CMD> getIoFlowFlag
[05/25 01:03:25     14s] <CMD> fit
[05/25 01:03:29     14s] <CMD> setIoFlowFlag 0
[05/25 01:03:29     14s] <CMD> floorPlan -site CoreSite -r 1.24640797063 0.000549 0.0 30 0.0 30.02
[05/25 01:03:29     14s] Adjusting Core to Bottom to: 30.1800.
[05/25 01:03:29     14s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:29     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:29     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:29     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:29     14s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:29     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:29     14s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:29     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:29     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:03:29     14s] <CMD> uiSetTool select
[05/25 01:03:29     14s] <CMD> getIoFlowFlag
[05/25 01:03:29     14s] <CMD> fit
[05/25 01:03:33     14s] <CMD> setIoFlowFlag 0
[05/25 01:03:33     14s] <CMD> floorPlan -site CoreSite -r 1.23738244514 0.000549 30 30.18 0.0 30.02
[05/25 01:03:33     14s] Adjusting Core to Bottom to: 30.3700.
[05/25 01:03:33     14s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:33     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:33     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:33     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:33     14s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:33     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:33     14s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:33     14s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:33     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:03:33     14s] <CMD> uiSetTool select
[05/25 01:03:33     14s] <CMD> getIoFlowFlag
[05/25 01:03:33     14s] <CMD> fit
[05/25 01:03:37     15s] <CMD> setIoFlowFlag 0
[05/25 01:03:37     15s] <CMD> floorPlan -site CoreSite -r 1.22842269651 0.000549 30.0 30.37 30 30.02
[05/25 01:03:37     15s] Adjusting Core to Bottom to: 30.5600.
[05/25 01:03:37     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:37     15s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:37     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:37     15s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:37     15s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:37     15s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:37     15s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:37     15s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:37     15s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:03:37     15s] <CMD> uiSetTool select
[05/25 01:03:37     15s] <CMD> getIoFlowFlag
[05/25 01:03:37     15s] <CMD> fit
[05/25 01:03:46     15s] <CMD> setIoFlowFlag 0
[05/25 01:03:46     15s] <CMD> floorPlan -site CoreSite -r 1.2195280083 0.7 30.0 30.56 30.0 30.02
[05/25 01:03:46     15s] Adjusting Core to Bottom to: 30.7500.
[05/25 01:03:46     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:46     15s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:46     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:46     15s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:46     15s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:46     15s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:46     15s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:03:46     15s] Type 'man IMPFP-3961' for more detail.
[05/25 01:03:46     15s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:03:46     15s] <CMD> uiSetTool select
[05/25 01:03:46     15s] <CMD> getIoFlowFlag
[05/25 01:03:46     15s] <CMD> fit
[05/25 01:04:14     16s] <CMD> setIoFlowFlag 0
[05/25 01:04:14     16s] <CMD> floorPlan -site CoreSite -r 1 0.00099 30.0 30.75 30.0 30.3
[05/25 01:04:14     16s] Adjusting Core to Bottom to: 30.9400.
[05/25 01:04:14     16s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:14     16s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:14     16s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:14     16s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:14     16s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:14     16s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:14     16s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:14     16s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:14     16s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:04:14     16s] <CMD> uiSetTool select
[05/25 01:04:14     16s] <CMD> getIoFlowFlag
[05/25 01:04:14     16s] <CMD> fit
[05/25 01:04:23     16s] <CMD> setIoFlowFlag 0
[05/25 01:04:23     16s] <CMD> floorPlan -site CoreSite -r 1 0.000751 30.0 30.94 30.0 31.82
[05/25 01:04:23     16s] Adjusting Core to Bottom to: 31.1300.
[05/25 01:04:23     16s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:23     16s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:23     16s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:23     16s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:23     16s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:23     16s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:23     16s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:23     16s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:23     16s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:04:23     16s] <CMD> uiSetTool select
[05/25 01:04:23     16s] <CMD> getIoFlowFlag
[05/25 01:04:23     16s] <CMD> fit
[05/25 01:04:29     17s] <CMD> setIoFlowFlag 0
[05/25 01:04:29     17s] <CMD> floorPlan -site CoreSite -r 1 0.000655 30.0 31.13 30.0 33.34
[05/25 01:04:29     17s] Adjusting Core to Bottom to: 31.3200.
[05/25 01:04:29     17s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:29     17s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:29     17s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:29     17s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:29     17s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:29     17s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:29     17s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:29     17s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:29     17s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/25 01:04:29     17s] <CMD> uiSetTool select
[05/25 01:04:29     17s] <CMD> getIoFlowFlag
[05/25 01:04:29     17s] <CMD> fit
[05/25 01:04:35     17s] <CMD> setIoFlowFlag 0
[05/25 01:04:35     17s] <CMD> floorPlan -site CoreSite -r 1.05674157303 0.000614 30.0 31.32 30.0 34.86
[05/25 01:04:35     17s] Adjusting Core to Bottom to: 31.5100.
[05/25 01:04:35     17s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:35     17s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:35     17s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:35     17s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:35     17s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:35     17s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:35     17s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/25 01:04:35     17s] Type 'man IMPFP-3961' for more detail.
[05/25 01:04:35     17s] <CMD> uiSetTool select
[05/25 01:04:35     17s] <CMD> getIoFlowFlag
[05/25 01:04:35     17s] <CMD> fit
[05/25 01:05:38     19s] <CMD> addIoFiller -cell padIORINGFEED10 -prefix FILLER -side n
[05/25 01:05:38     19s] Added 12 of filler cell 'padIORINGFEED10' on top side.
[05/25 01:05:39     19s] <CMD> zoomBox -35.96300 84.72700 934.74300 982.59850
[05/25 01:05:40     19s] <CMD> zoomBox 28.45750 193.41300 853.55800 956.60450
[05/25 01:05:40     19s] <CMD> zoomBox 129.75850 364.32250 725.89400 915.72850
[05/25 01:05:40     19s] <CMD> zoomBox 170.01500 429.91300 676.73000 898.60800
[05/25 01:05:46     20s] <CMD> addIoFiller -cell padIORINGFEED15 -prefix FILLER -side n
[05/25 01:05:46     20s] **ERROR: (IMPFP-3352):	Cell padIORINGFEED15 not found.

[05/25 01:05:46     20s] Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
[05/25 01:05:46     20s]                    [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
[05/25 01:05:46     20s]                    [-from <coord>] [-prefix <string>]
[05/25 01:05:46     20s]                    [-side <top|bottom|left|right>] [-to <coord>]
[05/25 01:05:46     20s]                    [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]
[05/25 01:05:46     20s] 
[05/25 01:05:46     20s] -help                             # Prints out the command usage
[05/25 01:05:46     20s] -cell {name list}                 # name list of IO filler cell
[05/25 01:05:46     20s]                                   # (list, required)
[05/25 01:05:46     20s] -deriveConnectivity               # derive connectivity for io Filler
[05/25 01:05:46     20s]                                   # (bool, optional)
[05/25 01:05:46     20s] -fillAnyGap                       # fill smaller gap by overlapping filler cell
[05/25 01:05:46     20s]                                   # (bool, optional)
[05/25 01:05:46     20s] -fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
[05/25 01:05:46     20s]                                   # orientation of new filler instances (string, optional)
[05/25 01:05:46     20s] -from <coord>                     # staring offset from edge for adding fillers
[05/25 01:05:46     20s]                                   # (float, optional)
[05/25 01:05:46     20s] -logic                            # this option will omit physical only
[05/25 01:05:46     20s]                                   # attribute of IO filler instances which
[05/25 01:05:46     20s]                                   # newly added. (bool, optional)
[05/25 01:05:46     20s] -prefix <string>                  # prefix for new filler instances
[05/25 01:05:46     20s]                                   # (string, optional)
[05/25 01:05:46     20s] -row <num>                        # row number in multiple io row design
[05/25 01:05:46     20s]                                   # (int, optional, min=0, max=1)
[05/25 01:05:46     20s] -side <top|bottom|left|right>     # which side of io (string, optional)
[05/25 01:05:46     20s] -to <coord>                       # ending offset from edge for adding fillers
[05/25 01:05:46     20s]                                   # (float, optional)
[05/25 01:05:46     20s] -useSmallIoHeight                 # match site before adding filler
[05/25 01:05:46     20s]                                   # (bool, optional)
[05/25 01:05:46     20s] 
[05/25 01:05:46     20s] 
[05/25 01:05:46     20s] **ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

[05/25 01:05:46     20s] **ERROR: (IMPSYT-6578):	<CMD> addIoFiller -cell padIORINGFEED5 -prefix FILLER -side n
[05/25 01:05:51     20s] Added 6 of filler cell 'padIORINGFEED5' on top side.
[05/25 01:05:52     20s] <CMD> zoomBox 207.77250 483.50150 638.48050 881.89250
[05/25 01:05:53     20s] <CMD> zoomBox 240.20100 528.63350 606.30300 867.26600
[05/25 01:05:53     20s] <CMD> zoomBox 291.58850 598.68400 556.09750 843.34650
[05/25 01:05:53     20s] <CMD> zoomBox 328.71600 649.29550 519.82450 826.06450
[05/25 01:05:54     20s] <CMD> zoomBox 359.31400 675.06450 497.39050 802.78100
[05/25 01:05:54     20s] <CMD> zoomBox 370.78150 684.87050 488.14700 793.43000
[05/25 01:05:54     20s] <CMD> zoomBox 380.14150 693.11500 479.90250 785.39050
[05/25 01:05:54     20s] <CMD> zoomBox 387.94300 700.10300 472.74000 778.53750
[05/25 01:05:56     20s] <CMD> zoomBox 380.39300 692.76600 480.15450 785.04200
[05/25 01:05:56     20s] <CMD> zoomBox 361.06150 673.97950 499.13950 801.69700
[05/25 01:05:57     20s] <CMD> zoomBox 297.27150 611.98850 561.78500 856.65500
[05/25 01:05:57     20s] <CMD> zoomBox 246.01350 562.17650 612.12250 900.81550
[05/25 01:06:01     20s] <CMD> addIoFiller -cell padIORINGFEED1 -prefix FILLER -side n
[05/25 01:06:01     20s] Added 0 of filler cell 'padIORINGFEED1' on top side.
[05/25 01:06:02     20s] <CMD> zoomBox 295.16800 618.95400 559.68200 863.62100
[05/25 01:06:02     20s] <CMD> zoomBox 314.36500 641.12800 539.20200 849.09500
[05/25 01:06:02     20s] <CMD> zoomBox 344.55200 675.99650 506.99700 826.25300
[05/25 01:06:02     20s] <CMD> zoomBox 356.34100 689.61400 494.41950 817.33200
[05/25 01:06:03     20s] <CMD> zoomBox 366.76350 701.10850 484.13050 809.66900
[05/25 01:06:03     20s] <CMD> zoomBox 383.88100 718.69500 468.67900 797.13050
[05/25 01:06:03     20s] <CMD> zoomBox 396.60250 731.22250 457.86950 787.89250
[05/25 01:06:03     20s] <CMD> zoomBox 401.86900 736.04950 453.94600 784.21900
[05/25 01:06:03     20s] <CMD> zoomBox 406.80050 740.06150 451.06600 781.00550
[05/25 01:06:03     20s] <CMD> zoomBox 418.00000 748.93900 445.18550 774.08450
[05/25 01:06:03     20s] <CMD> zoomBox 422.99600 752.88150 442.63800 771.04950
[05/25 01:06:04     20s] <CMD> zoomBox 426.60600 755.73000 440.79750 768.85650
[05/25 01:06:04     20s] <CMD> zoomBox 428.01600 756.84200 440.07900 768.00000
[05/25 01:06:04     20s] <CMD> zoomBox 423.40750 752.74000 443.05050 770.90900
[05/25 01:06:04     20s] <CMD> zoomBox 412.97650 742.49450 450.60650 777.30100
[05/25 01:06:04     20s] <CMD> zoomBox 399.53100 728.69400 460.80550 785.37100
[05/25 01:06:05     20s] <CMD> zoomBox 393.38950 722.37100 465.47750 789.05000
[05/25 01:06:05     20s] <CMD> zoomBox 325.77800 652.75750 516.91700 829.55500
[05/25 01:06:05     20s] <CMD> zoomBox 284.08500 609.83000 548.63750 854.53250
[05/25 01:06:05     21s] <CMD> zoomBox 257.57100 582.53100 568.80950 870.41650
[05/25 01:06:06     21s] <CMD> zoomBox 146.50800 468.17900 653.30850 936.95300
[05/25 01:06:06     21s] <CMD> zoomBox -34.33900 281.97600 790.90100 1045.29650
[05/25 01:06:06     21s] <CMD> zoomBox -214.34700 96.63750 927.85450 1153.13700
[05/25 01:06:06     21s] <CMD> zoomBox -328.81950 -21.22450 1014.94700 1221.71600
[05/25 01:06:07     21s] <CMD> pan 86.91900 262.39700
[05/25 01:06:22     21s] <CMD> addIoFiller -cell padIORINGFEED10 -prefix FILLER -side e
[05/25 01:06:22     21s] Added 18 of filler cell 'padIORINGFEED10' on right side.
[05/25 01:06:25     21s] <CMD> zoomBox -90.66150 33.96900 1051.54000 1090.46850
[05/25 01:06:26     21s] <CMD> zoomBox 37.89100 119.30150 1008.76300 1017.32650
[05/25 01:06:26     21s] <CMD> zoomBox 147.16100 191.83400 972.40250 955.15550
[05/25 01:06:26     21s] <CMD> zoomBox 318.98850 305.89150 915.22550 857.39150
[05/25 01:06:26     21s] <CMD> zoomBox 386.09400 350.43550 892.89550 819.21050
[05/25 01:06:27     21s] <CMD> zoomBox 437.92150 389.87150 868.70300 788.33050
[05/25 01:06:27     21s] <CMD> zoomBox 519.41950 451.88450 830.65950 739.77150
[05/25 01:06:27     21s] <CMD> zoomBox 578.30200 496.68900 803.17300 704.68750
[05/25 01:06:28     21s] <CMD> zoomBox 551.24750 476.10250 815.80200 720.80700
[05/25 01:06:28     21s] <CMD> zoomBox 437.91850 389.86950 868.70300 788.33100
[05/25 01:06:28     22s] <CMD> zoomBox 325.11600 304.03700 921.35800 855.54150
[05/25 01:06:28     22s] <CMD> zoomBox 69.70250 109.69000 1040.58300 1007.72300
[05/25 01:06:33     22s] <CMD> addIoFiller -cell padIORINGFEED10 -prefix FILLER -side s
[05/25 01:06:33     22s] Added 12 of filler cell 'padIORINGFEED10' on bottom side.
[05/25 01:06:34     22s] <CMD> zoomBox 135.07650 129.09500 960.32500 892.42300
[05/25 01:06:34     22s] <CMD> zoomBox 190.48450 144.62800 891.94600 793.45700
[05/25 01:06:35     22s] <CMD> pan -81.67100 -162.91800
[05/25 01:06:41     22s] <CMD> addIoFiller -cell padIORINGFEED5 -prefix FILLER -side s
[05/25 01:06:41     22s] Added 6 of filler cell 'padIORINGFEED5' on bottom side.
[05/25 01:06:42     22s] <CMD> pan -28.13100 -211.92050
[05/25 01:06:43     22s] <CMD> zoomBox 244.39450 -4.95950 675.18000 393.50300
[05/25 01:06:43     22s] <CMD> zoomBox 282.93100 17.44300 649.09900 356.13650
[05/25 01:06:43     22s] <CMD> zoomBox 315.68700 36.48550 626.93000 324.37500
[05/25 01:06:44     22s] <CMD> zoomBox 339.48300 66.32100 604.04000 311.02750
[05/25 01:06:45     22s] <CMD> zoomBox 428.10300 159.41700 545.48950 267.99550
[05/25 01:06:45     22s] <CMD> zoomBox 460.97700 185.14100 533.06700 251.82200
[05/25 01:06:50     23s] <CMD> addIoFiller -cell padIORINGFEED1 -prefix FILLER -side s
[05/25 01:06:50     23s] Added 0 of filler cell 'padIORINGFEED1' on bottom side.
[05/25 01:06:50     23s] <CMD> zoomBox 448.96300 178.72250 533.77450 257.17050
[05/25 01:06:51     23s] <CMD> zoomBox 460.48300 185.14100 532.57300 251.82200
[05/25 01:06:51     23s] <CMD> zoomBox 470.27550 190.59650 531.55200 247.27550
[05/25 01:06:51     23s] <CMD> zoomBox 485.54850 199.19750 529.82150 240.14850
[05/25 01:06:52     23s] <CMD> zoomBox 491.47650 202.55650 529.10850 237.36500
[05/25 01:06:52     23s] <CMD> zoomBox 479.32550 194.85250 531.41150 243.03050
[05/25 01:06:52     23s] <CMD> zoomBox 452.25900 177.40900 537.07300 255.85900
[05/25 01:06:52     23s] <CMD> zoomBox 425.33000 160.04600 542.72000 268.62800
[05/25 01:06:53     23s] <CMD> zoomBox 408.20500 149.00450 546.31100 276.74800
[05/25 01:06:54     23s] <CMD> addIoFiller -cell padIORINGFEED1 -prefix FILLER -side s
[05/25 01:06:54     23s] Added 0 of filler cell 'padIORINGFEED1' on bottom side.
[05/25 01:06:54     23s] <CMD> zoomBox 373.07100 115.17450 564.22100 291.98200
[05/25 01:06:54     23s] <CMD> zoomBox 324.44250 68.35050 589.01000 313.06700
[05/25 01:06:54     23s] <CMD> zoomBox 293.51800 38.57400 604.77400 326.47550
[05/25 01:06:55     23s] <CMD> zoomBox 214.33450 -37.67100 645.13900 360.80900
[05/25 01:06:55     23s] <CMD> zoomBox 163.97950 -86.15750 670.80800 382.64250
[05/25 01:06:55     23s] <CMD> zoomBox 105.31700 -143.43150 701.58550 408.09750
[05/25 01:06:55     23s] <CMD> zoomBox -140.41450 -383.34700 830.50950 514.72650
[05/25 01:06:56     23s] <CMD> zoomBox -252.79400 -493.06650 889.46950 563.49050
[05/25 01:06:59     23s] <CMD> pan 124.12700 194.17200
[05/25 01:08:44     27s] <CMD> clearGlobalNets
[05/25 01:08:44     27s] net ignore based on current view = 0
[05/25 01:08:44     27s] Pre-connect netlist-defined P/G connections...
[05/25 01:08:44     27s]   Updated 23 instances.
[05/25 01:08:44     27s] <CMD> globalNetConnect vssc -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[05/25 01:08:44     27s] <CMD> globalNetConnect vddc -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[05/25 01:08:44     27s] <CMD> globalNetConnect vddo -type pgpin -pin VDDIOR -instanceBasename * -hierarchicalInstance {}
[05/25 01:08:44     27s] <CMD> globalNetConnect vsso -type pgpin -pin VSSIOR -instanceBasename * -hierarchicalInstance {}
[05/25 01:09:08     28s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeRingLayers {}
[05/25 01:09:08     28s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeRingLayers {}
[05/25 01:09:08     28s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 01:09:08     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 01:09:09     28s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 01:09:09     28s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 01:09:09     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 01:09:09     28s] <CMD> set sprCreateIeRingLayers {}
[05/25 01:09:09     28s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 01:09:09     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 01:09:52     30s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/25 01:09:52     30s] The ring targets are set to core/block ring wires.
[05/25 01:09:52     30s] addRing command will consider rows while creating rings.
[05/25 01:09:52     30s] addRing command will disallow rings to go over rows.
[05/25 01:09:52     30s] addRing command will ignore shorts while creating rings.
[05/25 01:09:52     30s] <CMD> addRing -nets {vddc vssc} -type core_rings -follow core -layer {top Metal3 bottom Metal3 left Metal2 right Metal2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/25 01:09:52     30s] 
[05/25 01:09:52     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1015.8M)
[05/25 01:09:52     30s] Ring generation is complete.
[05/25 01:09:52     30s] vias are now being generated.
[05/25 01:09:52     30s] addRing created 8 wires.
[05/25 01:09:52     30s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/25 01:09:52     30s] +--------+----------------+----------------+
[05/25 01:09:52     30s] |  Layer |     Created    |     Deleted    |
[05/25 01:09:52     30s] +--------+----------------+----------------+
[05/25 01:09:52     30s] | Metal2 |        4       |       NA       |
[05/25 01:09:52     30s] |  Via2  |        8       |        0       |
[05/25 01:09:52     30s] | Metal3 |        4       |       NA       |
[05/25 01:09:52     30s] +--------+----------------+----------------+
[05/25 01:09:55     30s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/25 01:09:55     30s] The ring targets are set to core/block ring wires.
[05/25 01:09:55     30s] addRing command will consider rows while creating rings.
[05/25 01:09:55     30s] addRing command will disallow rings to go over rows.
[05/25 01:09:55     30s] addRing command will ignore shorts while creating rings.
[05/25 01:09:55     30s] <CMD> addRing -nets {vddc vssc} -type core_rings -follow core -layer {top Metal3 bottom Metal3 left Metal2 right Metal2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/25 01:09:55     30s] 
[05/25 01:09:55     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1015.8M)
[05/25 01:09:55     30s] Ring generation is complete.
[05/25 01:09:55     30s] <CMD> zoomBox -85.00100 -3.20800 885.92300 894.86550
[05/25 01:09:56     30s] <CMD> zoomBox -38.65300 38.61850 786.63250 801.98100
[05/25 01:09:56     30s] <CMD> zoomBox 3.78550 72.88950 705.27850 721.74800
[05/25 01:09:56     30s] <CMD> zoomBox 96.66150 149.42100 527.46650 547.90150
[05/25 01:09:56     30s] <CMD> pan 111.43500 165.92150
[05/25 01:09:56     30s] <CMD> zoomBox 115.22050 169.70700 481.40450 508.41550
[05/25 01:09:57     30s] <CMD> zoomBox 137.24850 181.21850 448.50500 469.12050
[05/25 01:09:57     30s] <CMD> zoomBox 155.97200 191.00300 420.54000 435.72000
[05/25 01:09:59     30s] <CMD> zoomBox 170.91150 204.14600 395.79450 412.15550
[05/25 01:09:59     30s] <CMD> zoomBox 183.61050 215.31750 374.76100 392.12550
[05/25 01:10:00     30s] <CMD> zoomBox 194.25600 226.40800 356.73400 376.69500
[05/25 01:10:00     30s] <CMD> zoomBox 203.30450 235.83500 341.41100 363.57900
[05/25 01:10:00     30s] <CMD> zoomBox 210.99600 243.82100 328.38650 352.40350
[05/25 01:10:01     30s] <CMD> pan -5.92300 23.86500
[05/25 01:10:02     30s] <CMD> zoomBox 205.07300 215.69950 343.17950 343.44350
[05/25 01:10:02     30s] <CMD> zoomBox 196.24500 201.51150 358.72300 351.79850
[05/25 01:10:03     30s] <CMD> zoomBox 185.85900 184.85700 377.00950 361.66500
[05/25 01:10:03     30s] <CMD> zoomBox 173.64000 165.26350 398.52300 373.27300
[05/25 01:10:03     30s] <CMD> zoomBox 142.35250 115.09250 453.61000 402.99550
[05/25 01:10:03     30s] <CMD> zoomBox 122.45600 83.18750 488.64150 421.89700
[05/25 01:11:01     33s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/25 01:11:01     33s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { vddc vssc } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/25 01:11:01     33s] *** Begin SPECIAL ROUTE on Wed May 25 01:11:01 2022 ***
[05/25 01:11:01     33s] SPECIAL ROUTE ran on directory: /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn
[05/25 01:11:01     33s] SPECIAL ROUTE ran on machine: srv-eda-04 (Linux 3.10.0-1160.53.1.el7.x86_64 Xeon 3.40Ghz)
[05/25 01:11:01     33s] 
[05/25 01:11:01     33s] Begin option processing ...
[05/25 01:11:01     33s] srouteConnectPowerBump set to false
[05/25 01:11:01     33s] routeSelectNet set to "vddc vssc"
[05/25 01:11:01     33s] routeSpecial set to true
[05/25 01:11:01     33s] srouteBlockPin set to "useLef"
[05/25 01:11:01     33s] srouteBottomLayerLimit set to 1
[05/25 01:11:01     33s] srouteBottomTargetLayerLimit set to 1
[05/25 01:11:01     33s] srouteConnectConverterPin set to false
[05/25 01:11:01     33s] srouteCrossoverViaBottomLayer set to 1
[05/25 01:11:01     33s] srouteCrossoverViaTopLayer set to 11
[05/25 01:11:01     33s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/25 01:11:01     33s] srouteFollowCorePinEnd set to 3
[05/25 01:11:01     33s] srouteJogControl set to "preferWithChanges differentLayer"
[05/25 01:11:01     33s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/25 01:11:01     33s] sroutePadPinAllPorts set to true
[05/25 01:11:01     33s] sroutePreserveExistingRoutes set to true
[05/25 01:11:01     33s] srouteRoutePowerBarPortOnBothDir set to true
[05/25 01:11:01     33s] srouteStopBlockPin set to "nearestTarget"
[05/25 01:11:01     33s] srouteTopLayerLimit set to 11
[05/25 01:11:01     33s] srouteTopTargetLayerLimit set to 11
[05/25 01:11:01     33s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1982.00 megs.
[05/25 01:11:01     33s] 
[05/25 01:11:01     33s] Reading DB technology information...
[05/25 01:11:01     33s] Finished reading DB technology information.
[05/25 01:11:01     33s] Reading floorplan and netlist information...
[05/25 01:11:01     33s] Finished reading floorplan and netlist information.
[05/25 01:11:01     33s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/25 01:11:01     33s] Read in 2 nondefault rules, 0 used
[05/25 01:11:01     33s] Read in 591 macros, 11 used
[05/25 01:11:01     33s] Read in 84 components
[05/25 01:11:01     33s]   3 core components: 3 unplaced, 0 placed, 0 fixed
[05/25 01:11:01     33s]   77 pad components: 0 unplaced, 54 placed, 23 fixed
[05/25 01:11:01     33s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[05/25 01:11:01     33s] Read in 17 logical pins
[05/25 01:11:01     33s] Read in 17 nets
[05/25 01:11:01     33s] Read in 4 special nets, 2 routed
[05/25 01:11:01     33s] Read in 222 terminals
[05/25 01:11:01     33s] 2 nets selected.
[05/25 01:11:01     33s] 
[05/25 01:11:01     33s] Begin power routing ...
[05/25 01:11:01     33s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vddc. Check netlist, or change option to include the pin.
[05/25 01:11:01     33s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vssc. Check netlist, or change option to include the pin.
[05/25 01:11:01     33s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vssc. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/25 01:11:01     33s] Type 'man IMPSR-1256' for more detail.
[05/25 01:11:01     33s] Cannot find any AREAIO class pad pin of net vssc. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/25 01:11:01     33s] CPU time for FollowPin 0 seconds
[05/25 01:11:01     33s] CPU time for FollowPin 0 seconds
[05/25 01:11:29     61s]   Number of IO ports routed: 0  open: 54
[05/25 01:11:29     61s]   Number of Block ports routed: 0
[05/25 01:11:29     61s]   Number of Stripe ports routed: 0
[05/25 01:11:29     61s]   Number of Core ports routed: 486
[05/25 01:11:29     61s]   Number of Pad ports routed: 0
[05/25 01:11:29     61s]   Number of Power Bump ports routed: 0
[05/25 01:11:29     61s]   Number of Pad Ring connections: 149
[05/25 01:11:29     61s]   Number of Followpin connections: 243
[05/25 01:11:29     61s] End power routing: cpu: 0:00:28, real: 0:00:28, peak: 2574.00 megs.
[05/25 01:11:29     61s] 
[05/25 01:11:29     61s] 
[05/25 01:11:29     61s] 
[05/25 01:11:29     61s]  Begin updating DB with routing results ...
[05/25 01:11:29     61s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/25 01:11:29     61s] Pin and blockage extraction finished
[05/25 01:11:29     61s] 
[05/25 01:11:29     61s] sroute created 878 wires.
[05/25 01:11:29     61s] ViaGen created 486 vias, deleted 0 via to avoid violation.
[05/25 01:11:29     61s] +--------+----------------+----------------+
[05/25 01:11:29     61s] |  Layer |     Created    |     Deleted    |
[05/25 01:11:29     61s] +--------+----------------+----------------+
[05/25 01:11:29     61s] | Metal1 |       729      |       NA       |
[05/25 01:11:29     61s] |  Via1  |       486      |        0       |
[05/25 01:11:29     61s] | Metal2 |        8       |       NA       |
[05/25 01:11:29     61s] | Metal3 |        8       |       NA       |
[05/25 01:11:29     61s] | Metal4 |       133      |       NA       |
[05/25 01:11:29     61s] +--------+----------------+----------------+
[05/25 01:11:33     62s] <CMD> pan 117.48250 18.99900
[05/25 01:11:34     62s] <CMD> zoomBox 210.01050 103.75250 640.81700 502.23450
[05/25 01:11:34     62s] <CMD> zoomBox 174.70300 59.39650 681.53400 528.19900
[05/25 01:11:34     62s] <CMD> zoomBox 133.16400 7.21300 729.43600 558.74550
[05/25 01:11:36     62s] <CMD> zoomBox 169.21200 45.73100 600.01900 444.21350
[05/25 01:11:36     62s] <CMD> zoomBox 193.64750 72.02200 504.90600 359.92600
[05/25 01:11:36     62s] <CMD> zoomBox 203.19050 82.29000 467.76050 327.00850
[05/25 01:11:36     62s] <CMD> zoomBox 211.30200 91.01750 436.18650 299.02850
[05/25 01:11:37     62s] <CMD> zoomBox 223.89600 108.37450 386.37500 258.66250
[05/25 01:11:37     62s] <CMD> zoomBox 228.81400 115.15300 366.92150 242.89800
[05/25 01:11:41     62s] <CMD> pan -8.93300 -60.06150
[05/25 01:11:42     62s] <CMD> zoomBox 210.51700 156.07750 372.99650 306.36600
[05/25 01:11:42     62s] <CMD> zoomBox 186.53900 123.62300 411.42450 331.63500
[05/25 01:11:42     62s] <CMD> zoomBox 153.35150 78.70300 464.61250 366.60950
[05/25 01:11:43     62s] <CMD> zoomBox 107.41800 16.53100 538.22950 415.01750
[05/25 01:11:43     62s] <CMD> zoomBox 77.42100 -23.00650 584.25800 445.80150
[05/25 01:11:43     62s] <CMD> zoomBox 0.61100 -124.24400 702.11600 524.62550
[05/25 01:11:44     62s] <CMD> zoomBox -105.70000 -264.36500 865.24150 633.72450
[05/25 01:11:44     62s] <CMD> zoomBox -252.84350 -458.30400 1091.02100 784.72700
[05/25 01:11:45     62s] <CMD> pan 50.41650 95.30100
[05/25 01:11:46     62s] <CMD> zoomBox -99.42050 -14.11600 1042.86450 1042.46050
[05/25 01:11:46     62s] <CMD> zoomBox -11.86500 107.79650 959.07700 1005.88650
[05/25 01:11:47     62s] <CMD> zoomBox 169.35250 373.78150 765.63250 925.32100
[05/25 01:11:47     62s] <CMD> zoomBox 212.16450 437.18900 719.00250 905.99800
[05/25 01:11:47     62s] <CMD> zoomBox 243.63650 492.26600 674.44900 890.75350
[05/25 01:11:48     63s] <CMD> zoomBox 270.38800 539.08100 636.57850 877.79550
[05/25 01:11:48     63s] <CMD> zoomBox 328.88300 641.44850 553.77050 849.46200
[05/25 01:11:48     63s] <CMD> zoomBox 342.84750 665.88650 534.00200 842.69800
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingLayers {}
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingLayers {}
[05/25 01:12:06     63s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingOffset 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingThreshold 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/25 01:12:06     63s] <CMD> set sprCreateIeRingLayers {}
[05/25 01:12:07     63s] <CMD> set sprCreateIeStripeWidth 10.0
[05/25 01:12:07     63s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/25 01:14:18     68s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/25 01:14:18     68s] addStripe will allow jog to connect padcore ring and block ring.
[05/25 01:14:18     68s] 
[05/25 01:14:18     68s] Stripes will stop at the boundary of the specified area.
[05/25 01:14:18     68s] When breaking rings, the power planner will consider the existence of blocks.
[05/25 01:14:18     68s] Stripes will not extend to closest target.
[05/25 01:14:18     68s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/25 01:14:18     68s] Stripes will not be created over regions without power planning wires.
[05/25 01:14:18     68s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/25 01:14:18     68s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/25 01:14:18     68s] Offset for stripe breaking is set to 0.
[05/25 01:14:18     68s] <CMD> addStripe -nets {vddc vssc} -layer Metal4 -direction vertical -width 8 -spacing 4 -set_to_set_distance 50 -start_from left -start_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid Grid
[05/25 01:14:18     68s] 
[05/25 01:14:18     68s] Initialize fgc environment(mem: 1317.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1317.9M)
[05/25 01:14:18     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1317.9M)
[05/25 01:14:18     68s] **WARN: (IMPPP-149):	Half grid on layer Metal11 is not on manufacturing grid, so generated wires on layer Metal11 will be snapped to full grid.
[05/25 01:14:18     68s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1317.9M)
[05/25 01:14:18     68s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1317.9M)
[05/25 01:14:18     68s] Starting stripe generation ...
[05/25 01:14:18     68s] Non-Default Mode Option Settings :
[05/25 01:14:18     68s]   NONE
[05/25 01:14:18     68s] Stripe generation is complete.
[05/25 01:14:18     68s] vias are now being generated.
[05/25 01:14:18     68s] addStripe created 15 wires.
[05/25 01:14:18     68s] ViaGen created 5499 vias, deleted 0 via to avoid violation.
[05/25 01:14:18     68s] +--------+----------------+----------------+
[05/25 01:14:18     68s] |  Layer |     Created    |     Deleted    |
[05/25 01:14:18     68s] +--------+----------------+----------------+
[05/25 01:14:18     68s] |  Via1  |      1823      |        0       |
[05/25 01:14:18     68s] |  Via2  |      1823      |        0       |
[05/25 01:14:18     68s] |  Via3  |      1853      |        0       |
[05/25 01:14:18     68s] | Metal4 |       15       |       NA       |
[05/25 01:14:18     68s] +--------+----------------+----------------+
[05/25 01:14:20     68s] <CMD> zoomBox 328.83900 656.85300 553.72700 864.86700
[05/25 01:14:20     68s] <CMD> zoomBox 292.74600 633.72250 604.01000 921.63150
[05/25 01:14:20     68s] <CMD> zoomBox 269.79350 619.01300 635.98650 957.72950
[05/25 01:14:20     69s] <CMD> zoomBox 242.79100 601.70800 673.60600 1000.19800
[05/25 01:14:21     69s] <CMD> zoomBox 211.02300 581.34900 717.86450 1050.16100
[05/25 01:14:21     69s] <CMD> zoomBox 173.64900 557.39700 769.93350 1108.94100
[05/25 01:14:23     69s] <CMD> pan -33.94150 75.19200
[05/25 01:14:23     69s] <CMD> zoomBox 79.97050 85.36750 905.27850 848.75050
[05/25 01:14:28     69s] <CMD> pan -56.58650 -126.99350
[05/25 01:14:28     69s] <CMD> zoomBox 55.61450 36.26350 651.89900 587.80750
[05/25 01:14:29     69s] <CMD> zoomBox 68.68950 66.00050 575.53150 534.81300
[05/25 01:14:29     69s] <CMD> zoomBox 79.80350 91.27700 510.61900 489.76750
[05/25 01:14:29     69s] <CMD> zoomBox 89.25000 112.76200 455.44350 451.47900
[05/25 01:14:29     69s] <CMD> zoomBox 100.83250 131.73500 412.09700 419.64450
[05/25 01:14:30     69s] <CMD> zoomBox 119.04650 161.57000 343.93500 369.58450
[05/25 01:14:30     69s] <CMD> zoomBox 126.15950 173.17800 317.31500 349.99050
[05/25 01:14:30     69s] <CMD> zoomBox 141.71350 198.56050 259.10700 307.14550
[05/25 01:14:31     69s] <CMD> zoomBox 116.22350 181.81950 278.70600 332.11050
[05/25 01:14:31     69s] <CMD> zoomBox 80.94300 158.64850 305.83250 366.66400
[05/25 01:14:31     69s] <CMD> zoomBox 58.50650 143.91350 323.08300 388.63800
[05/25 01:14:31     69s] <CMD> zoomBox -35.47600 81.97550 395.34300 480.46900
[05/25 01:14:32     69s] <CMD> zoomBox -131.80450 11.54900 464.48500 563.09750
[05/25 01:14:32     69s] <CMD> zoomBox -192.92650 -33.37350 508.59050 615.50700
[05/25 01:14:33     69s] <CMD> zoomBox -262.75300 -87.18450 562.56150 676.20450
[05/25 01:14:35     70s] <CMD> pan 243.43050 360.27650
[05/25 01:15:13     71s] <CMD> setPlaceMode -fp false
[05/25 01:15:13     71s] <CMD> place_design
[05/25 01:15:13     71s] -place_design_floorplan_mode false         # bool, default=false, user setting
[05/25 01:15:13     71s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 9, percentage of missing scan cell = 0.00% (0 / 9)
[05/25 01:15:13     71s] 
[05/25 01:15:13     71s] pdi colorize_geometry "" ""
[05/25 01:15:13     71s] 
[05/25 01:15:13     71s] #Start colorize_geometry on Wed May 25 01:15:13 2022
[05/25 01:15:13     71s] #
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     71s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN clk0 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN clk1 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN clk2 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN control0 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN control1 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN control2 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN input0 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN input1 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN input2 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN input3 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN input4 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN input5 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN input6 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN input7 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN output0 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN output1 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #WARNING (NRDB-733) PIN output2 in CELL_VIEW top does not have physical port.
[05/25 01:15:13     72s] #Cpu time = 00:00:01
[05/25 01:15:13     72s] #Elapsed time = 00:00:01
[05/25 01:15:13     72s] #Increased memory = 30.90 (MB)
[05/25 01:15:13     72s] #Total memory = 844.17 (MB)
[05/25 01:15:13     72s] #Peak memory = 1097.19 (MB)
[05/25 01:15:13     72s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Wed May 25 01:15:13 2022
[05/25 01:15:13     72s] #
[05/25 01:15:13     72s] ### 
[05/25 01:15:13     72s] ###   Scalability Statistics
[05/25 01:15:13     72s] ### 
[05/25 01:15:13     72s] ### ------------------------+----------------+----------------+----------------+
[05/25 01:15:13     72s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/25 01:15:13     72s] ### ------------------------+----------------+----------------+----------------+
[05/25 01:15:13     72s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/25 01:15:13     72s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/25 01:15:13     72s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[05/25 01:15:13     72s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[05/25 01:15:13     72s] ### ------------------------+----------------+----------------+----------------+
[05/25 01:15:13     72s] ### 
[05/25 01:15:13     72s] *** Starting placeDesign default flow ***
[05/25 01:15:13     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1070.9M
[05/25 01:15:13     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=1070.9M
[05/25 01:15:13     72s] *** Start deleteBufferTree ***
[05/25 01:15:13     72s] Info: Detect buffers to remove automatically.
[05/25 01:15:13     72s] Analyzing netlist ...
[05/25 01:15:13     72s] Updating netlist
[05/25 01:15:13     72s] 
[05/25 01:15:13     72s] *summary: 0 instances (buffers/inverters) removed
[05/25 01:15:13     72s] *** Finish deleteBufferTree (0:00:00.0) ***
[05/25 01:15:13     72s] **INFO: Enable pre-place timing setting for timing analysis
[05/25 01:15:13     72s] Set Using Default Delay Limit as 101.
[05/25 01:15:13     72s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/25 01:15:13     72s] Set Default Net Delay as 0 ps.
[05/25 01:15:13     72s] Set Default Net Load as 0 pF. 
[05/25 01:15:13     72s] **INFO: Analyzing IO path groups for slack adjustment
[05/25 01:15:13     72s] **INFO: Disable pre-place timing setting for timing analysis
[05/25 01:15:14     72s] Set Using Default Delay Limit as 1000.
[05/25 01:15:14     72s] Set Default Net Delay as 1000 ps.
[05/25 01:15:14     72s] Set Default Net Load as 0.5 pF. 
[05/25 01:15:14     72s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/25 01:15:14     72s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1107.5M
[05/25 01:15:14     72s] Deleted 0 physical inst  (cell - / prefix -).
[05/25 01:15:14     72s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1107.5M
[05/25 01:15:14     72s] INFO: #ExclusiveGroups=0
[05/25 01:15:14     72s] INFO: There are no Exclusive Groups.
[05/25 01:15:14     72s] *** Starting "NanoPlace(TM) placement v#2 (mem=1107.5M)" ...
[05/25 01:15:14     72s] Wait...
[05/25 01:15:14     73s] *** Build Buffered Sizing Timing Model
[05/25 01:15:14     73s] (cpu=0:00:00.6 mem=1115.5M) ***
[05/25 01:15:14     73s] *** Build Virtual Sizing Timing Model
[05/25 01:15:14     73s] (cpu=0:00:00.7 mem=1119.5M) ***
[05/25 01:15:14     73s] No user-set net weight.
[05/25 01:15:14     73s] Net fanout histogram:
[05/25 01:15:14     73s] 2		: 29 (59.2%) nets
[05/25 01:15:14     73s] 3		: 8 (16.3%) nets
[05/25 01:15:14     73s] 4     -	14	: 12 (24.5%) nets
[05/25 01:15:14     73s] 15    -	39	: 0 (0.0%) nets
[05/25 01:15:14     73s] 40    -	79	: 0 (0.0%) nets
[05/25 01:15:14     73s] 80    -	159	: 0 (0.0%) nets
[05/25 01:15:14     73s] 160   -	319	: 0 (0.0%) nets
[05/25 01:15:14     73s] 320   -	639	: 0 (0.0%) nets
[05/25 01:15:14     73s] 640   -	1279	: 0 (0.0%) nets
[05/25 01:15:14     73s] 1280  -	2559	: 0 (0.0%) nets
[05/25 01:15:14     73s] 2560  -	5119	: 0 (0.0%) nets
[05/25 01:15:14     73s] 5120+		: 0 (0.0%) nets
[05/25 01:15:14     73s] no activity file in design. spp won't run.
[05/25 01:15:14     73s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/25 01:15:14     73s] Scan chains were not defined.
[05/25 01:15:14     73s] #std cell=18 (0 fixed + 18 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[05/25 01:15:14     73s] #ioInst=81 #net=49 #term=132 #term/net=2.69, #fixedIo=81, #floatIo=0, #fixedPin=17, #floatPin=0
[05/25 01:15:14     73s] stdCell: 18 single + 0 double + 0 multi
[05/25 01:15:14     73s] Total standard cell length = 0.0582 (mm), area = 0.0001 (mm^2)
[05/25 01:15:14     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1126.5M
[05/25 01:15:14     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1126.5M
[05/25 01:15:14     73s] Core basic site is CoreSite
[05/25 01:15:14     73s] Use non-trimmed site array because memory saving is not enough.
[05/25 01:15:14     73s] SiteArray: non-trimmed site array dimensions = 242 x 1959
[05/25 01:15:14     73s] SiteArray: use 1,982,464 bytes
[05/25 01:15:14     73s] SiteArray: current memory after site array memory allocation 1129.4M
[05/25 01:15:14     73s] SiteArray: FP blocked sites are writable
[05/25 01:15:14     73s] Estimated cell power/ground rail width = 0.160 um
[05/25 01:15:14     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 01:15:14     73s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1129.4M
[05/25 01:15:14     73s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:1129.4M
[05/25 01:15:14     73s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1129.4M
[05/25 01:15:14     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.112, MEM:1129.4M
[05/25 01:15:14     73s] OPERPROF: Starting pre-place ADS at level 1, MEM:1129.4M
[05/25 01:15:14     73s] Skip ADS for small design.
[05/25 01:15:14     73s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.009, MEM:1129.4M
[05/25 01:15:14     73s] Average module density = 0.001.
[05/25 01:15:14     73s] Density for the design = 0.001.
[05/25 01:15:14     73s]        = stdcell_area 291 sites (100 um^2) / alloc_area 474078 sites (162135 um^2).
[05/25 01:15:14     73s] Pin Density = 0.0002784.
[05/25 01:15:14     73s]             = total # of pins 132 / total area 474078.
[05/25 01:15:14     73s] OPERPROF: Starting spMPad at level 1, MEM:1129.4M
[05/25 01:15:14     73s] OPERPROF:   Starting spContextMPad at level 2, MEM:1129.4M
[05/25 01:15:14     73s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1129.4M
[05/25 01:15:14     73s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1129.4M
[05/25 01:15:14     73s] Initial padding reaches pin density 0.500 for top
[05/25 01:15:14     73s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 576.000
[05/25 01:15:14     73s] InitPadU 0.001 -> 0.001 for top
[05/25 01:15:14     73s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1130.9M
[05/25 01:15:15     73s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.004, MEM:1130.9M
[05/25 01:15:15     73s] === lastAutoLevel = 9 
[05/25 01:15:15     73s] OPERPROF: Starting spInitNetWt at level 1, MEM:1130.9M
[05/25 01:15:15     73s] 0 delay mode for cte enabled initNetWt.
[05/25 01:15:15     73s] no activity file in design. spp won't run.
[05/25 01:15:15     73s] [spp] 0
[05/25 01:15:15     73s] [adp] 0:1:1:3
[05/25 01:15:15     73s] 0 delay mode for cte disabled initNetWt.
[05/25 01:15:15     73s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.040, REAL:0.046, MEM:1140.0M
[05/25 01:15:15     73s] Clock gating cells determined by native netlist tracing.
[05/25 01:15:15     73s] no activity file in design. spp won't run.
[05/25 01:15:15     73s] no activity file in design. spp won't run.
[05/25 01:15:15     73s] Effort level <high> specified for reg2reg path_group
[05/25 01:15:15     73s] OPERPROF: Starting npMain at level 1, MEM:1143.7M
[05/25 01:15:16     73s] OPERPROF:   Starting npPlace at level 2, MEM:1151.7M
[05/25 01:15:16     73s] Iteration  1: Total net bbox = 6.816e+03 (3.52e+03 3.29e+03)
[05/25 01:15:16     73s]               Est.  stn bbox = 7.048e+03 (3.63e+03 3.41e+03)
[05/25 01:15:16     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.7M
[05/25 01:15:16     73s] Iteration  2: Total net bbox = 6.816e+03 (3.52e+03 3.29e+03)
[05/25 01:15:16     73s]               Est.  stn bbox = 7.048e+03 (3.63e+03 3.41e+03)
[05/25 01:15:16     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.7M
[05/25 01:15:16     73s] exp_mt_sequential is set from setPlaceMode option to 1
[05/25 01:15:16     73s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[05/25 01:15:16     73s] place_exp_mt_interval set to default 32
[05/25 01:15:16     73s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/25 01:15:16     73s] Iteration  3: Total net bbox = 5.672e+03 (2.84e+03 2.84e+03)
[05/25 01:15:16     73s]               Est.  stn bbox = 5.879e+03 (2.92e+03 2.96e+03)
[05/25 01:15:16     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.7M
[05/25 01:15:16     73s] Total number of setup views is 1.
[05/25 01:15:16     73s] Total number of active setup views is 1.
[05/25 01:15:16     73s] Active setup views:
[05/25 01:15:16     73s]     _default_view_
[05/25 01:15:16     73s] Iteration  4: Total net bbox = 5.551e+03 (2.77e+03 2.78e+03)
[05/25 01:15:16     73s]               Est.  stn bbox = 5.758e+03 (2.85e+03 2.91e+03)
[05/25 01:15:16     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.7M
[05/25 01:15:16     73s] Iteration  5: Total net bbox = 5.238e+03 (2.64e+03 2.60e+03)
[05/25 01:15:16     73s]               Est.  stn bbox = 5.449e+03 (2.72e+03 2.73e+03)
[05/25 01:15:16     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.7M
[05/25 01:15:16     73s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.048, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:1.051, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF: Starting npMain at level 1, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF:   Starting npPlace at level 2, MEM:1160.7M
[05/25 01:15:16     73s] Iteration  6: Total net bbox = 5.065e+03 (2.56e+03 2.50e+03)
[05/25 01:15:16     73s]               Est.  stn bbox = 5.281e+03 (2.65e+03 2.63e+03)
[05/25 01:15:16     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1160.7M
[05/25 01:15:16     73s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.036, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.037, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1160.7M
[05/25 01:15:16     73s] Starting Early Global Route rough congestion estimation: mem = 1160.7M
[05/25 01:15:16     73s] (I)       Started Loading and Dumping File ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Reading DB...
[05/25 01:15:16     73s] (I)       Read data from FE... (mem=1160.7M)
[05/25 01:15:16     73s] (I)       Read nodes and places... (mem=1160.7M)
[05/25 01:15:16     73s] (I)       Done Read nodes and places (cpu=0.000s, mem=1160.7M)
[05/25 01:15:16     73s] (I)       Read nets... (mem=1160.7M)
[05/25 01:15:16     73s] (I)       Done Read nets (cpu=0.000s, mem=1160.7M)
[05/25 01:15:16     73s] (I)       Done Read data from FE (cpu=0.000s, mem=1160.7M)
[05/25 01:15:16     73s] (I)       before initializing RouteDB syMemory usage = 1160.7 MB
[05/25 01:15:16     73s] (I)                              : 2
[05/25 01:15:16     73s] (I)                              : false
[05/25 01:15:16     73s] (I)       Honor MSV route constraint: false
[05/25 01:15:16     73s] (I)       Maximum routing layer  : 127
[05/25 01:15:16     73s] (I)       Minimum routing layer  : 2
[05/25 01:15:16     73s] (I)       Supply scale factor H  : 1.00
[05/25 01:15:16     73s] (I)       Supply scale factor V  : 1.00
[05/25 01:15:16     73s] (I)       Number of tracks used by clock wire: 0
[05/25 01:15:16     73s] (I)       Reverse direction      : 
[05/25 01:15:16     73s] (I)       Honor partition pin guides: true
[05/25 01:15:16     73s] (I)       Only route the nets which are selected in the DB: false
[05/25 01:15:16     73s] (I)       Route secondary PG pins: false
[05/25 01:15:16     73s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/25 01:15:16     73s] (I)                              : false
[05/25 01:15:16     73s] (I)                              : true
[05/25 01:15:16     73s] (I)       Number of rows per GCell: 15
[05/25 01:15:16     73s] (I)       Max number of rows per GCell: 32
[05/25 01:15:16     73s] (I)                              : true
[05/25 01:15:16     73s] (I)                              : true
[05/25 01:15:16     73s] (I)                              : true
[05/25 01:15:16     73s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/25 01:15:16     73s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/25 01:15:16     73s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/25 01:15:16     73s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/25 01:15:16     73s] (I)       Counted 6894 PG shapes. We will not process PG shapes layer by layer.
[05/25 01:15:16     73s] (I)       build grid graph
[05/25 01:15:16     73s] (I)       build grid graph start
[05/25 01:15:16     73s] [NR-eGR] Track table information for default rule: 
[05/25 01:15:16     73s] [NR-eGR] Metal1 has no routable track
[05/25 01:15:16     73s] [NR-eGR] Metal2 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal3 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal4 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal5 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal6 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal7 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal8 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal9 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal10 has single uniform track structure
[05/25 01:15:16     73s] [NR-eGR] Metal11 has single uniform track structure
[05/25 01:15:16     73s] (I)       build grid graph end
[05/25 01:15:16     73s] (I)       ===========================================================================
[05/25 01:15:16     73s] (I)       == Report All Rule Vias ==
[05/25 01:15:16     73s] (I)       ===========================================================================
[05/25 01:15:16     73s] (I)        Via Rule : (Default)
[05/25 01:15:16     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:16     73s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:16     73s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[05/25 01:15:16     73s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[05/25 01:15:16     73s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[05/25 01:15:16     73s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[05/25 01:15:16     73s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[05/25 01:15:16     73s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[05/25 01:15:16     73s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[05/25 01:15:16     73s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[05/25 01:15:16     73s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[05/25 01:15:16     73s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[05/25 01:15:16     73s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)       ===========================================================================
[05/25 01:15:16     73s] (I)        Via Rule : LEFSpecialRouteSpec
[05/25 01:15:16     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:16     73s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:16     73s] (I)        1    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        2    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        3    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        4    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        5    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        6    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        7    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        8    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        9    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)       10    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)       ===========================================================================
[05/25 01:15:16     73s] (I)        Via Rule : VLMDefaultSetup
[05/25 01:15:16     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:16     73s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:16     73s] (I)        1    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        2    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        3    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        4    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        5    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        6    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        7    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        8    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)        9    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)       10    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:16     73s] (I)       ===========================================================================
[05/25 01:15:16     73s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Num PG vias on layer 1 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 2 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 3 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 4 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 5 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 6 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 7 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 8 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 9 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 10 : 0
[05/25 01:15:16     73s] (I)       Num PG vias on layer 11 : 0
[05/25 01:15:16     73s] [NR-eGR] Read 9849 PG shapes
[05/25 01:15:16     73s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] [NR-eGR] #Routing Blockages  : 0
[05/25 01:15:16     73s] [NR-eGR] #Instance Blockages : 1248
[05/25 01:15:16     73s] [NR-eGR] #PG Blockages       : 9849
[05/25 01:15:16     73s] [NR-eGR] #Bump Blockages     : 0
[05/25 01:15:16     73s] [NR-eGR] #Boundary Blockages : 0
[05/25 01:15:16     73s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/25 01:15:16     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 01:15:16     73s] (I)       readDataFromPlaceDB
[05/25 01:15:16     73s] (I)       Read net information..
[05/25 01:15:16     73s] [NR-eGR] Read numTotalNets=49  numIgnoredNets=0
[05/25 01:15:16     73s] (I)       Read testcase time = 0.000 seconds
[05/25 01:15:16     73s] 
[05/25 01:15:16     73s] (I)       early_global_route_priority property id does not exist.
[05/25 01:15:16     73s] (I)       Start initializing grid graph
[05/25 01:15:16     73s] (I)       End initializing grid graph
[05/25 01:15:16     73s] (I)       Model blockages into capacity
[05/25 01:15:16     73s] (I)       Read Num Blocks=11665  Num Prerouted Wires=0  Num CS=0
[05/25 01:15:16     73s] (I)       Started Modeling ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 1 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 2 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 1 (V) : #blockages 4245 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 3 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 2 (H) : #blockages 3806 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 4 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 3 (V) : #blockages 3030 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 5 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 4 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 6 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 5 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 7 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 6 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 8 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 7 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 9 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 8 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 10 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 9 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Modeling Layer 11 ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Layer 10 (H) : #blockages 98 : #preroutes 0
[05/25 01:15:16     73s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Number of ignored nets = 0
[05/25 01:15:16     73s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 01:15:16     73s] (I)       Number of clock nets = 0.  Ignored: No
[05/25 01:15:16     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 01:15:16     73s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 01:15:16     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 01:15:16     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 01:15:16     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 01:15:16     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 01:15:16     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 01:15:16     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1160.7 MB
[05/25 01:15:16     73s] (I)       Ndr track 0 does not exist
[05/25 01:15:16     73s] (I)       Layer1  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer2  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer3  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer4  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer5  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer6  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer7  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer8  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer9  viaCost=200.00
[05/25 01:15:16     73s] (I)       Layer10  viaCost=200.00
[05/25 01:15:16     73s] (I)       ---------------------Grid Graph Info--------------------
[05/25 01:15:16     73s] (I)       Routing area        : (0, 0) - (1863600, 1920580)
[05/25 01:15:16     73s] (I)       Core area           : (540000, 543020) - (1323600, 1370660)
[05/25 01:15:16     73s] (I)       Site width          :   400  (dbu)
[05/25 01:15:16     73s] (I)       Row height          :  3420  (dbu)
[05/25 01:15:16     73s] (I)       GCell width         : 51300  (dbu)
[05/25 01:15:16     73s] (I)       GCell height        : 51300  (dbu)
[05/25 01:15:16     73s] (I)       Grid                :    37    38    11
[05/25 01:15:16     73s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/25 01:15:16     73s] (I)       Vertical capacity   :     0 51300     0 51300     0 51300     0 51300     0 51300     0
[05/25 01:15:16     73s] (I)       Horizontal capacity :     0     0 51300     0 51300     0 51300     0 51300     0 51300
[05/25 01:15:16     73s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/25 01:15:16     73s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/25 01:15:16     73s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/25 01:15:16     73s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/25 01:15:16     73s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[05/25 01:15:16     73s] (I)       Num tracks per GCell: 213.75 128.25 135.00 128.25 135.00 128.25 135.00 128.25 135.00 51.30 54.00
[05/25 01:15:16     73s] (I)       Total num of tracks :     0  4659  5054  4659  5054  4659  5054  4659  5054  1863  2021
[05/25 01:15:16     73s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/25 01:15:16     73s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/25 01:15:16     73s] (I)       --------------------------------------------------------
[05/25 01:15:16     73s] 
[05/25 01:15:16     73s] [NR-eGR] ============ Routing rule table ============
[05/25 01:15:16     73s] [NR-eGR] Rule id: 0  Nets: 32 
[05/25 01:15:16     73s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 01:15:16     73s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/25 01:15:16     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/25 01:15:16     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/25 01:15:16     73s] [NR-eGR] ========================================
[05/25 01:15:16     73s] [NR-eGR] 
[05/25 01:15:16     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer2 : = 152120 / 177042 (85.92%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer3 : = 154462 / 186998 (82.60%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer4 : = 150148 / 177042 (84.81%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer5 : = 146582 / 186998 (78.39%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer6 : = 138673 / 177042 (78.33%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer7 : = 146582 / 186998 (78.39%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer8 : = 138673 / 177042 (78.33%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer9 : = 146582 / 186998 (78.39%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer10 : = 55460 / 70794 (78.34%)
[05/25 01:15:16     73s] (I)       blocked tracks on layer11 : = 58633 / 74777 (78.41%)
[05/25 01:15:16     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1160.7 MB
[05/25 01:15:16     73s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       ============= Initialization =============
[05/25 01:15:16     73s] (I)       numLocalWires=86  numGlobalNetBranches=24  numLocalNetBranches=19
[05/25 01:15:16     73s] (I)       totalPins=98  totalGlobalPin=41 (41.84%)
[05/25 01:15:16     73s] (I)       Started Build MST ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Generate topology with single threads
[05/25 01:15:16     73s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       total 2D Cap : 385518 = (205269 H, 180249 V)
[05/25 01:15:16     73s] (I)       ============  Phase 1a Route ============
[05/25 01:15:16     73s] (I)       Started Phase 1a ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/25 01:15:16     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1160.73 MB )
[05/25 01:15:16     73s] (I)       Usage: 194 = (96 H, 98 V) = (0.05% H, 0.05% V) = (2.462e+03um H, 2.514e+03um V)
[05/25 01:15:16     73s] (I)       
[05/25 01:15:16     73s] (I)       ============  Phase 1b Route ============
[05/25 01:15:16     73s] (I)       Usage: 194 = (96 H, 98 V) = (0.05% H, 0.05% V) = (2.462e+03um H, 2.514e+03um V)
[05/25 01:15:16     73s] (I)       
[05/25 01:15:16     73s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/25 01:15:16     73s] 
[05/25 01:15:16     73s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 01:15:16     73s] Finished Early Global Route rough congestion estimation: mem = 1160.7M
[05/25 01:15:16     73s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.026, MEM:1160.7M
[05/25 01:15:16     73s] earlyGlobalRoute rough estimation gcell size 15 row height
[05/25 01:15:16     73s] OPERPROF: Starting CDPad at level 1, MEM:1160.7M
[05/25 01:15:16     73s] CDPadU 0.001 -> 0.001. R=0.001, N=18
[05/25 01:15:16     73s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.070, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF: Starting npMain at level 1, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF:   Starting npPlace at level 2, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.028, MEM:1160.7M
[05/25 01:15:16     73s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.030, MEM:1160.7M
[05/25 01:15:16     73s] Global placement CDP skipped at cutLevel 7.
[05/25 01:15:16     73s] Iteration  7: Total net bbox = 5.270e+03 (2.77e+03 2.50e+03)
[05/25 01:15:16     73s]               Est.  stn bbox = 5.486e+03 (2.86e+03 2.63e+03)
[05/25 01:15:16     73s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1160.7M
[05/25 01:15:16     73s] nrCritNet: 0.00% ( 0 / 49 ) cutoffSlk: 214748364.7ps stdDelay: 11.6ps
[05/25 01:15:16     73s] nrCritNet: 0.00% ( 0 / 49 ) cutoffSlk: 214748364.7ps stdDelay: 11.6ps
[05/25 01:15:16     73s] Iteration  8: Total net bbox = 5.270e+03 (2.77e+03 2.50e+03)
[05/25 01:15:16     73s]               Est.  stn bbox = 5.486e+03 (2.86e+03 2.63e+03)
[05/25 01:15:16     73s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1178.9M
[05/25 01:15:16     73s] OPERPROF: Starting npMain at level 1, MEM:1178.9M
[05/25 01:15:16     73s] OPERPROF:   Starting npPlace at level 2, MEM:1178.9M
[05/25 01:15:16     74s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.036, MEM:1182.9M
[05/25 01:15:16     74s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.038, MEM:1182.9M
[05/25 01:15:16     74s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1182.9M
[05/25 01:15:16     74s] Starting Early Global Route rough congestion estimation: mem = 1182.9M
[05/25 01:15:16     74s] (I)       Started Loading and Dumping File ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Reading DB...
[05/25 01:15:16     74s] (I)       Read data from FE... (mem=1182.9M)
[05/25 01:15:16     74s] (I)       Read nodes and places... (mem=1182.9M)
[05/25 01:15:16     74s] (I)       Done Read nodes and places (cpu=0.000s, mem=1182.9M)
[05/25 01:15:16     74s] (I)       Read nets... (mem=1182.9M)
[05/25 01:15:16     74s] (I)       Done Read nets (cpu=0.000s, mem=1182.9M)
[05/25 01:15:16     74s] (I)       Done Read data from FE (cpu=0.000s, mem=1182.9M)
[05/25 01:15:16     74s] (I)       before initializing RouteDB syMemory usage = 1182.9 MB
[05/25 01:15:16     74s] (I)                              : 2
[05/25 01:15:16     74s] (I)                              : false
[05/25 01:15:16     74s] (I)       Honor MSV route constraint: false
[05/25 01:15:16     74s] (I)       Maximum routing layer  : 127
[05/25 01:15:16     74s] (I)       Minimum routing layer  : 2
[05/25 01:15:16     74s] (I)       Supply scale factor H  : 1.00
[05/25 01:15:16     74s] (I)       Supply scale factor V  : 1.00
[05/25 01:15:16     74s] (I)       Number of tracks used by clock wire: 0
[05/25 01:15:16     74s] (I)       Reverse direction      : 
[05/25 01:15:16     74s] (I)       Honor partition pin guides: true
[05/25 01:15:16     74s] (I)       Only route the nets which are selected in the DB: false
[05/25 01:15:16     74s] (I)       Route secondary PG pins: false
[05/25 01:15:16     74s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/25 01:15:16     74s] (I)                              : false
[05/25 01:15:16     74s] (I)                              : true
[05/25 01:15:16     74s] (I)       Number of rows per GCell: 8
[05/25 01:15:16     74s] (I)       Max number of rows per GCell: 32
[05/25 01:15:16     74s] (I)                              : true
[05/25 01:15:16     74s] (I)                              : true
[05/25 01:15:16     74s] (I)                              : true
[05/25 01:15:16     74s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/25 01:15:16     74s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/25 01:15:16     74s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/25 01:15:16     74s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/25 01:15:16     74s] (I)       Counted 6894 PG shapes. We will not process PG shapes layer by layer.
[05/25 01:15:16     74s] (I)       build grid graph
[05/25 01:15:16     74s] (I)       build grid graph start
[05/25 01:15:16     74s] [NR-eGR] Track table information for default rule: 
[05/25 01:15:16     74s] [NR-eGR] Metal1 has no routable track
[05/25 01:15:16     74s] [NR-eGR] Metal2 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal3 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal4 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal5 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal6 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal7 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal8 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal9 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal10 has single uniform track structure
[05/25 01:15:16     74s] [NR-eGR] Metal11 has single uniform track structure
[05/25 01:15:16     74s] (I)       build grid graph end
[05/25 01:15:16     74s] (I)       ===========================================================================
[05/25 01:15:16     74s] (I)       == Report All Rule Vias ==
[05/25 01:15:16     74s] (I)       ===========================================================================
[05/25 01:15:16     74s] (I)        Via Rule : (Default)
[05/25 01:15:16     74s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:16     74s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:16     74s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[05/25 01:15:16     74s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[05/25 01:15:16     74s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[05/25 01:15:16     74s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[05/25 01:15:16     74s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[05/25 01:15:16     74s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[05/25 01:15:16     74s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[05/25 01:15:16     74s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[05/25 01:15:16     74s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[05/25 01:15:16     74s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[05/25 01:15:16     74s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)       ===========================================================================
[05/25 01:15:16     74s] (I)        Via Rule : LEFSpecialRouteSpec
[05/25 01:15:16     74s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:16     74s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:16     74s] (I)        1    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        2    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        3    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        4    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        5    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        6    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        7    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        8    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        9    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)       10    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)       ===========================================================================
[05/25 01:15:16     74s] (I)        Via Rule : VLMDefaultSetup
[05/25 01:15:16     74s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:16     74s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:16     74s] (I)        1    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        2    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        3    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        4    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        5    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        6    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        7    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        8    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)        9    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)       10    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:16     74s] (I)       ===========================================================================
[05/25 01:15:16     74s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Num PG vias on layer 1 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 2 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 3 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 4 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 5 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 6 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 7 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 8 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 9 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 10 : 0
[05/25 01:15:16     74s] (I)       Num PG vias on layer 11 : 0
[05/25 01:15:16     74s] [NR-eGR] Read 9849 PG shapes
[05/25 01:15:16     74s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] [NR-eGR] #Routing Blockages  : 0
[05/25 01:15:16     74s] [NR-eGR] #Instance Blockages : 1248
[05/25 01:15:16     74s] [NR-eGR] #PG Blockages       : 9849
[05/25 01:15:16     74s] [NR-eGR] #Bump Blockages     : 0
[05/25 01:15:16     74s] [NR-eGR] #Boundary Blockages : 0
[05/25 01:15:16     74s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/25 01:15:16     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 01:15:16     74s] (I)       readDataFromPlaceDB
[05/25 01:15:16     74s] (I)       Read net information..
[05/25 01:15:16     74s] [NR-eGR] Read numTotalNets=49  numIgnoredNets=0
[05/25 01:15:16     74s] (I)       Read testcase time = 0.000 seconds
[05/25 01:15:16     74s] 
[05/25 01:15:16     74s] (I)       early_global_route_priority property id does not exist.
[05/25 01:15:16     74s] (I)       Start initializing grid graph
[05/25 01:15:16     74s] (I)       End initializing grid graph
[05/25 01:15:16     74s] (I)       Model blockages into capacity
[05/25 01:15:16     74s] (I)       Read Num Blocks=11665  Num Prerouted Wires=0  Num CS=0
[05/25 01:15:16     74s] (I)       Started Modeling ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 1 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 2 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 1 (V) : #blockages 4245 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 3 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 2 (H) : #blockages 3806 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 4 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 3 (V) : #blockages 3030 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 5 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 4 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 6 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 5 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 7 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 6 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 8 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 7 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 9 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 8 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 10 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 9 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Modeling Layer 11 ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Layer 10 (H) : #blockages 98 : #preroutes 0
[05/25 01:15:16     74s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Number of ignored nets = 0
[05/25 01:15:16     74s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 01:15:16     74s] (I)       Number of clock nets = 0.  Ignored: No
[05/25 01:15:16     74s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 01:15:16     74s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 01:15:16     74s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 01:15:16     74s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 01:15:16     74s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 01:15:16     74s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 01:15:16     74s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 01:15:16     74s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1182.9 MB
[05/25 01:15:16     74s] (I)       Ndr track 0 does not exist
[05/25 01:15:16     74s] (I)       Layer1  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer2  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer3  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer4  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer5  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer6  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer7  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer8  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer9  viaCost=200.00
[05/25 01:15:16     74s] (I)       Layer10  viaCost=200.00
[05/25 01:15:16     74s] (I)       ---------------------Grid Graph Info--------------------
[05/25 01:15:16     74s] (I)       Routing area        : (0, 0) - (1863600, 1920580)
[05/25 01:15:16     74s] (I)       Core area           : (540000, 543020) - (1323600, 1370660)
[05/25 01:15:16     74s] (I)       Site width          :   400  (dbu)
[05/25 01:15:16     74s] (I)       Row height          :  3420  (dbu)
[05/25 01:15:16     74s] (I)       GCell width         : 27360  (dbu)
[05/25 01:15:16     74s] (I)       GCell height        : 27360  (dbu)
[05/25 01:15:16     74s] (I)       Grid                :    69    71    11
[05/25 01:15:16     74s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/25 01:15:16     74s] (I)       Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[05/25 01:15:16     74s] (I)       Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[05/25 01:15:16     74s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/25 01:15:16     74s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/25 01:15:16     74s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/25 01:15:16     74s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/25 01:15:16     74s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[05/25 01:15:16     74s] (I)       Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[05/25 01:15:16     74s] (I)       Total num of tracks :     0  4659  5054  4659  5054  4659  5054  4659  5054  1863  2021
[05/25 01:15:16     74s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/25 01:15:16     74s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/25 01:15:16     74s] (I)       --------------------------------------------------------
[05/25 01:15:16     74s] 
[05/25 01:15:16     74s] [NR-eGR] ============ Routing rule table ============
[05/25 01:15:16     74s] [NR-eGR] Rule id: 0  Nets: 32 
[05/25 01:15:16     74s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 01:15:16     74s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/25 01:15:16     74s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/25 01:15:16     74s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/25 01:15:16     74s] [NR-eGR] ========================================
[05/25 01:15:16     74s] [NR-eGR] 
[05/25 01:15:16     74s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer2 : = 279428 / 330789 (84.47%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer3 : = 280002 / 348726 (80.29%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer4 : = 277001 / 330789 (83.74%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer5 : = 267894 / 348726 (76.82%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer6 : = 254051 / 330789 (76.80%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer7 : = 267894 / 348726 (76.82%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer8 : = 254051 / 330789 (76.80%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer9 : = 267894 / 348726 (76.82%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer10 : = 101605 / 132273 (76.81%)
[05/25 01:15:16     74s] (I)       blocked tracks on layer11 : = 107161 / 139449 (76.85%)
[05/25 01:15:16     74s] (I)       After initializing earlyGlobalRoute syMemory usage = 1182.9 MB
[05/25 01:15:16     74s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       ============= Initialization =============
[05/25 01:15:16     74s] (I)       numLocalWires=81  numGlobalNetBranches=24  numLocalNetBranches=17
[05/25 01:15:16     74s] (I)       totalPins=98  totalGlobalPin=47 (47.96%)
[05/25 01:15:16     74s] (I)       Started Build MST ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Generate topology with single threads
[05/25 01:15:16     74s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       total 2D Cap : 710051 = (376500 H, 333551 V)
[05/25 01:15:16     74s] (I)       ============  Phase 1a Route ============
[05/25 01:15:16     74s] (I)       Started Phase 1a ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/25 01:15:16     74s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1182.93 MB )
[05/25 01:15:16     74s] (I)       Usage: 365 = (188 H, 177 V) = (0.05% H, 0.05% V) = (2.572e+03um H, 2.421e+03um V)
[05/25 01:15:16     74s] (I)       
[05/25 01:15:16     74s] (I)       ============  Phase 1b Route ============
[05/25 01:15:16     74s] (I)       Usage: 365 = (188 H, 177 V) = (0.05% H, 0.05% V) = (2.572e+03um H, 2.421e+03um V)
[05/25 01:15:16     74s] (I)       
[05/25 01:15:16     74s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/25 01:15:16     74s] 
[05/25 01:15:16     74s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 01:15:16     74s] Finished Early Global Route rough congestion estimation: mem = 1182.9M
[05/25 01:15:16     74s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.023, MEM:1182.9M
[05/25 01:15:16     74s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/25 01:15:16     74s] OPERPROF: Starting CDPad at level 1, MEM:1182.9M
[05/25 01:15:16     74s] CDPadU 0.001 -> 0.001. R=0.001, N=18
[05/25 01:15:16     74s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.027, MEM:1182.9M
[05/25 01:15:16     74s] OPERPROF: Starting npMain at level 1, MEM:1182.9M
[05/25 01:15:16     74s] OPERPROF:   Starting npPlace at level 2, MEM:1182.9M
[05/25 01:15:16     74s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.028, MEM:1182.9M
[05/25 01:15:16     74s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.030, MEM:1182.9M
[05/25 01:15:16     74s] Global placement CDP skipped at cutLevel 9.
[05/25 01:15:16     74s] Iteration  9: Total net bbox = 5.185e+03 (2.73e+03 2.45e+03)
[05/25 01:15:16     74s]               Est.  stn bbox = 5.404e+03 (2.83e+03 2.58e+03)
[05/25 01:15:16     74s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1182.9M
[05/25 01:15:16     74s] nrCritNet: 0.00% ( 0 / 49 ) cutoffSlk: 214748364.7ps stdDelay: 11.6ps
[05/25 01:15:16     74s] nrCritNet: 0.00% ( 0 / 49 ) cutoffSlk: 214748364.7ps stdDelay: 11.6ps
[05/25 01:15:16     74s] Iteration 10: Total net bbox = 5.185e+03 (2.73e+03 2.45e+03)
[05/25 01:15:16     74s]               Est.  stn bbox = 5.404e+03 (2.83e+03 2.58e+03)
[05/25 01:15:16     74s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1182.9M
[05/25 01:15:16     74s] OPERPROF: Starting npMain at level 1, MEM:1182.9M
[05/25 01:15:16     74s] OPERPROF:   Starting npPlace at level 2, MEM:1182.9M
[05/25 01:15:16     74s] Iteration 11: Total net bbox = 5.050e+03 (2.55e+03 2.50e+03)
[05/25 01:15:16     74s]               Est.  stn bbox = 5.271e+03 (2.64e+03 2.63e+03)
[05/25 01:15:16     74s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1183.9M
[05/25 01:15:16     74s] OPERPROF:   Finished npPlace at level 2, CPU:0.230, REAL:0.229, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF: Finished npMain at level 1, CPU:0.230, REAL:0.231, MEM:1183.9M
[05/25 01:15:16     74s] Iteration 12: Total net bbox = 5.256e+03 (2.75e+03 2.50e+03)
[05/25 01:15:16     74s]               Est.  stn bbox = 5.477e+03 (2.85e+03 2.63e+03)
[05/25 01:15:16     74s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1183.9M
[05/25 01:15:16     74s] Iteration 13: Total net bbox = 5.256e+03 (2.75e+03 2.50e+03)
[05/25 01:15:16     74s]               Est.  stn bbox = 5.477e+03 (2.85e+03 2.63e+03)
[05/25 01:15:16     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1183.9M
[05/25 01:15:16     74s] [adp] clock
[05/25 01:15:16     74s] [adp] weight, nr nets, wire length
[05/25 01:15:16     74s] [adp]      0        0  0.000000
[05/25 01:15:16     74s] [adp] data
[05/25 01:15:16     74s] [adp] weight, nr nets, wire length
[05/25 01:15:16     74s] [adp]      0       50  5255.938500
[05/25 01:15:16     74s] [adp] 0.000000|0.000000|0.000000
[05/25 01:15:16     74s] Iteration 14: Total net bbox = 5.256e+03 (2.75e+03 2.50e+03)
[05/25 01:15:16     74s]               Est.  stn bbox = 5.477e+03 (2.85e+03 2.63e+03)
[05/25 01:15:16     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1183.9M
[05/25 01:15:16     74s] *** cost = 5.256e+03 (2.75e+03 2.50e+03) (cpu for global=0:00:00.8) real=0:00:01.0***
[05/25 01:15:16     74s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[05/25 01:15:16     74s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.1
[05/25 01:15:16     74s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
[05/25 01:15:16     74s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/25 01:15:16     74s] Type 'man IMPSP-9025' for more detail.
[05/25 01:15:16     74s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1182.0M
[05/25 01:15:16     74s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1182.0M
[05/25 01:15:16     74s] #spOpts: mergeVia=F 
[05/25 01:15:16     74s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1182.0M
[05/25 01:15:16     74s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1182.0M
[05/25 01:15:16     74s] Core basic site is CoreSite
[05/25 01:15:16     74s] SiteArray: non-trimmed site array dimensions = 242 x 1959
[05/25 01:15:16     74s] SiteArray: use 1,982,464 bytes
[05/25 01:15:16     74s] SiteArray: current memory after site array memory allocation 1183.9M
[05/25 01:15:16     74s] SiteArray: FP blocked sites are writable
[05/25 01:15:16     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 01:15:16     74s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.009, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.064, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:       Starting CMU at level 4, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.067, MEM:1183.9M
[05/25 01:15:16     74s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1183.9MB).
[05/25 01:15:16     74s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.076, MEM:1183.9M
[05/25 01:15:16     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.167586.1
[05/25 01:15:16     74s] OPERPROF: Starting RefinePlace at level 1, MEM:1183.9M
[05/25 01:15:16     74s] *** Starting refinePlace (0:01:15 mem=1183.9M) ***
[05/25 01:15:16     74s] Total net bbox length = 5.085e+03 (2.582e+03 2.503e+03) (ext = 4.606e+03)
[05/25 01:15:16     74s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 01:15:16     74s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1183.9M
[05/25 01:15:16     74s] Starting refinePlace ...
[05/25 01:15:16     74s]   Spread Effort: high, standalone mode, useDDP on.
[05/25 01:15:16     74s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1183.9MB) @(0:01:15 - 0:01:15).
[05/25 01:15:16     74s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/25 01:15:16     74s] wireLenOptFixPriorityInst 0 inst fixed
[05/25 01:15:16     74s] Placement tweakage begins.
[05/25 01:15:16     74s] wire length = 5.119e+03
[05/25 01:15:16     74s] wire length = 5.095e+03
[05/25 01:15:16     74s] Placement tweakage ends.
[05/25 01:15:16     74s] Move report: tweak moves 7 insts, mean move: 7.15 um, max move: 13.50 um
[05/25 01:15:16     74s] 	Max move on inst (dd0/dd0_dd0_dd2_q_reg): (375.92, 391.09) --> (381.34, 383.01)
[05/25 01:15:16     74s] 
[05/25 01:15:16     74s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/25 01:15:16     74s] Move report: legalization moves 18 insts, mean move: 0.82 um, max move: 1.70 um
[05/25 01:15:16     74s] 	Max move on inst (dd0/dd0_dd2_dd0_q_reg): (375.92, 391.09) --> (375.80, 389.50)
[05/25 01:15:16     74s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1183.9MB) @(0:01:15 - 0:01:15).
[05/25 01:15:16     74s] Move report: Detail placement moves 18 insts, mean move: 3.17 um, max move: 13.71 um
[05/25 01:15:16     74s] 	Max move on inst (dd0/dd0_dd0_dd2_q_reg): (375.92, 391.09) --> (381.20, 382.66)
[05/25 01:15:16     74s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1183.9MB
[05/25 01:15:16     74s] Statistics of distance of Instance movement in refine placement:
[05/25 01:15:16     74s]   maximum (X+Y) =        13.71 um
[05/25 01:15:16     74s]   inst (dd0/dd0_dd0_dd2_q_reg) with max move: (375.916, 391.086) -> (381.2, 382.66)
[05/25 01:15:16     74s]   mean    (X+Y) =         3.17 um
[05/25 01:15:16     74s] Summary Report:
[05/25 01:15:16     74s] Instances move: 18 (out of 18 movable)
[05/25 01:15:16     74s] Instances flipped: 0
[05/25 01:15:16     74s] Mean displacement: 3.17 um
[05/25 01:15:16     74s] Max displacement: 13.71 um (Instance: dd0/dd0_dd0_dd2_q_reg) (375.916, 391.086) -> (381.2, 382.66)
[05/25 01:15:16     74s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: TLATX1
[05/25 01:15:16     74s] Total instances moved : 18
[05/25 01:15:16     74s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:1183.9M
[05/25 01:15:16     74s] Total net bbox length = 5.082e+03 (2.579e+03 2.503e+03) (ext = 4.620e+03)
[05/25 01:15:16     74s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1183.9MB
[05/25 01:15:16     74s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1183.9MB) @(0:01:15 - 0:01:15).
[05/25 01:15:16     74s] *** Finished refinePlace (0:01:15 mem=1183.9M) ***
[05/25 01:15:16     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.167586.1
[05/25 01:15:16     74s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.012, MEM:1183.9M
[05/25 01:15:16     74s] *** End of Placement (cpu=0:00:01.9, real=0:00:02.0, mem=1182.0M) ***
[05/25 01:15:16     74s] #spOpts: mergeVia=F 
[05/25 01:15:16     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1182.0M
[05/25 01:15:16     74s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1182.0M
[05/25 01:15:16     74s] Core basic site is CoreSite
[05/25 01:15:16     74s] SiteArray: non-trimmed site array dimensions = 242 x 1959
[05/25 01:15:16     74s] SiteArray: use 1,982,464 bytes
[05/25 01:15:16     74s] SiteArray: current memory after site array memory allocation 1183.9M
[05/25 01:15:16     74s] SiteArray: FP blocked sites are writable
[05/25 01:15:16     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 01:15:16     74s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.063, MEM:1183.9M
[05/25 01:15:16     74s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1183.9M
[05/25 01:15:17     74s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.003, MEM:1183.9M
[05/25 01:15:17     74s] default core: bins with density > 0.750 =  0.00 % ( 0 / 575 )
[05/25 01:15:17     74s] Density distribution unevenness ratio = 99.274%
[05/25 01:15:17     74s] *** Free Virtual Timing Model ...(mem=1182.0M)
[05/25 01:15:17     74s] **INFO: Enable pre-place timing setting for timing analysis
[05/25 01:15:17     74s] Set Using Default Delay Limit as 101.
[05/25 01:15:17     74s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/25 01:15:17     74s] Set Default Net Delay as 0 ps.
[05/25 01:15:17     74s] Set Default Net Load as 0 pF. 
[05/25 01:15:17     74s] **INFO: Analyzing IO path groups for slack adjustment
[05/25 01:15:17     74s] **INFO: Disable pre-place timing setting for timing analysis
[05/25 01:15:17     74s] Set Using Default Delay Limit as 1000.
[05/25 01:15:17     74s] Set Default Net Delay as 1000 ps.
[05/25 01:15:17     74s] Set Default Net Load as 0.5 pF. 
[05/25 01:15:17     74s] 
[05/25 01:15:17     74s] Starting congestion repair ...
[05/25 01:15:17     74s] User Input Parameters:
[05/25 01:15:17     74s] - Congestion Driven    : On
[05/25 01:15:17     74s] - Timing Driven        : Off
[05/25 01:15:17     74s] - Area-Violation Based : On
[05/25 01:15:17     74s] - Start Rollback Level : -5
[05/25 01:15:17     74s] - Legalized            : On
[05/25 01:15:17     74s] - Window Based         : Off
[05/25 01:15:17     74s] - eDen incr mode       : Off
[05/25 01:15:17     74s] 
[05/25 01:15:17     74s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1167.8M
[05/25 01:15:17     74s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:1167.8M
[05/25 01:15:17     74s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1167.8M
[05/25 01:15:17     74s] Starting Early Global Route congestion estimation: mem = 1167.8M
[05/25 01:15:17     74s] (I)       Started Loading and Dumping File ( Curr Mem: 1167.84 MB )
[05/25 01:15:17     74s] (I)       Reading DB...
[05/25 01:15:17     74s] (I)       Read data from FE... (mem=1167.8M)
[05/25 01:15:17     74s] (I)       Read nodes and places... (mem=1167.8M)
[05/25 01:15:17     74s] (I)       Done Read nodes and places (cpu=0.000s, mem=1167.8M)
[05/25 01:15:17     74s] (I)       Read nets... (mem=1167.8M)
[05/25 01:15:17     74s] (I)       Done Read nets (cpu=0.000s, mem=1167.8M)
[05/25 01:15:17     74s] (I)       Done Read data from FE (cpu=0.000s, mem=1167.8M)
[05/25 01:15:17     74s] (I)       before initializing RouteDB syMemory usage = 1167.8 MB
[05/25 01:15:17     74s] (I)       Honor MSV route constraint: false
[05/25 01:15:17     74s] (I)       Maximum routing layer  : 127
[05/25 01:15:17     74s] (I)       Minimum routing layer  : 2
[05/25 01:15:17     74s] (I)       Supply scale factor H  : 1.00
[05/25 01:15:17     74s] (I)       Supply scale factor V  : 1.00
[05/25 01:15:17     74s] (I)       Number of tracks used by clock wire: 0
[05/25 01:15:17     74s] (I)       Reverse direction      : 
[05/25 01:15:17     74s] (I)       Honor partition pin guides: true
[05/25 01:15:17     74s] (I)       Only route the nets which are selected in the DB: false
[05/25 01:15:17     74s] (I)       Route secondary PG pins: false
[05/25 01:15:17     74s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[05/25 01:15:17     74s] (I)                              : true
[05/25 01:15:17     74s] (I)                              : true
[05/25 01:15:17     74s] (I)                              : true
[05/25 01:15:17     74s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[05/25 01:15:17     74s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[05/25 01:15:17     74s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[05/25 01:15:17     74s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[05/25 01:15:17     74s] (I)       Counted 6894 PG shapes. We will not process PG shapes layer by layer.
[05/25 01:15:17     74s] (I)       build grid graph
[05/25 01:15:17     74s] (I)       build grid graph start
[05/25 01:15:17     74s] [NR-eGR] Track table information for default rule: 
[05/25 01:15:17     74s] [NR-eGR] Metal1 has no routable track
[05/25 01:15:17     74s] [NR-eGR] Metal2 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal3 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal4 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal5 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal6 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal7 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal8 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal9 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal10 has single uniform track structure
[05/25 01:15:17     74s] [NR-eGR] Metal11 has single uniform track structure
[05/25 01:15:17     74s] (I)       build grid graph end
[05/25 01:15:17     74s] (I)       ===========================================================================
[05/25 01:15:17     74s] (I)       == Report All Rule Vias ==
[05/25 01:15:17     74s] (I)       ===========================================================================
[05/25 01:15:17     74s] (I)        Via Rule : (Default)
[05/25 01:15:17     74s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:17     74s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:17     74s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[05/25 01:15:17     74s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[05/25 01:15:17     74s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[05/25 01:15:17     74s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[05/25 01:15:17     74s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[05/25 01:15:17     74s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[05/25 01:15:17     74s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[05/25 01:15:17     74s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[05/25 01:15:17     74s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[05/25 01:15:17     74s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[05/25 01:15:17     74s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)       ===========================================================================
[05/25 01:15:17     74s] (I)        Via Rule : LEFSpecialRouteSpec
[05/25 01:15:17     74s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:17     74s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:17     74s] (I)        1    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        2    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        3    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        4    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        5    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        6    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        7    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        8    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        9    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)       10    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)       ===========================================================================
[05/25 01:15:17     74s] (I)        Via Rule : VLMDefaultSetup
[05/25 01:15:17     74s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/25 01:15:17     74s] (I)       ---------------------------------------------------------------------------
[05/25 01:15:17     74s] (I)        1    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        2    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        3    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        4    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        5    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        6    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        7    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        8    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)        9    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)       10    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)       11    0 : ---                         0 : ---                      
[05/25 01:15:17     74s] (I)       ===========================================================================
[05/25 01:15:17     74s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1167.84 MB )
[05/25 01:15:17     74s] (I)       Num PG vias on layer 1 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 2 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 3 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 4 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 5 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 6 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 7 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 8 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 9 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 10 : 0
[05/25 01:15:17     74s] (I)       Num PG vias on layer 11 : 0
[05/25 01:15:17     74s] [NR-eGR] Read 9849 PG shapes
[05/25 01:15:17     74s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1167.84 MB )
[05/25 01:15:17     74s] [NR-eGR] #Routing Blockages  : 0
[05/25 01:15:17     74s] [NR-eGR] #Instance Blockages : 1248
[05/25 01:15:17     74s] [NR-eGR] #PG Blockages       : 9849
[05/25 01:15:17     74s] [NR-eGR] #Bump Blockages     : 0
[05/25 01:15:17     74s] [NR-eGR] #Boundary Blockages : 0
[05/25 01:15:17     74s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/25 01:15:17     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/25 01:15:17     74s] (I)       readDataFromPlaceDB
[05/25 01:15:17     74s] (I)       Read net information..
[05/25 01:15:17     74s] [NR-eGR] Read numTotalNets=49  numIgnoredNets=0
[05/25 01:15:17     74s] (I)       Read testcase time = 0.000 seconds
[05/25 01:15:17     74s] 
[05/25 01:15:17     74s] (I)       early_global_route_priority property id does not exist.
[05/25 01:15:17     74s] (I)       Start initializing grid graph
[05/25 01:15:17     74s] (I)       End initializing grid graph
[05/25 01:15:17     74s] (I)       Model blockages into capacity
[05/25 01:15:17     74s] (I)       Read Num Blocks=11665  Num Prerouted Wires=0  Num CS=0
[05/25 01:15:17     74s] (I)       Started Modeling ( Curr Mem: 1167.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 1 ( Curr Mem: 1167.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 2 ( Curr Mem: 1167.84 MB )
[05/25 01:15:17     74s] (I)       Layer 1 (V) : #blockages 4245 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 3 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 2 (H) : #blockages 3806 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 4 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 3 (V) : #blockages 3030 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 5 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 4 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 6 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 5 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 7 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 6 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 8 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 7 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 9 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 8 (H) : #blockages 81 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 10 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 9 (V) : #blockages 81 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Started Modeling Layer 11 ( Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Layer 10 (H) : #blockages 98 : #preroutes 0
[05/25 01:15:17     74s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1170.84 MB )
[05/25 01:15:17     74s] (I)       Number of ignored nets = 0
[05/25 01:15:17     74s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/25 01:15:17     74s] (I)       Number of clock nets = 0.  Ignored: No
[05/25 01:15:17     74s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/25 01:15:17     74s] (I)       Number of special nets = 0.  Ignored: Yes
[05/25 01:15:17     74s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/25 01:15:17     74s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/25 01:15:17     74s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/25 01:15:17     74s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/25 01:15:17     74s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/25 01:15:17     74s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1170.8 MB
[05/25 01:15:17     74s] (I)       Ndr track 0 does not exist
[05/25 01:15:17     74s] (I)       Layer1  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer2  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer3  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer4  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer5  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer6  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer7  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer8  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer9  viaCost=200.00
[05/25 01:15:17     74s] (I)       Layer10  viaCost=200.00
[05/25 01:15:17     74s] (I)       ---------------------Grid Graph Info--------------------
[05/25 01:15:17     74s] (I)       Routing area        : (0, 0) - (1863600, 1920580)
[05/25 01:15:17     74s] (I)       Core area           : (540000, 543020) - (1323600, 1370660)
[05/25 01:15:17     74s] (I)       Site width          :   400  (dbu)
[05/25 01:15:17     74s] (I)       Row height          :  3420  (dbu)
[05/25 01:15:17     74s] (I)       GCell width         :  3420  (dbu)
[05/25 01:15:17     74s] (I)       GCell height        :  3420  (dbu)
[05/25 01:15:17     74s] (I)       Grid                :   545   561    11
[05/25 01:15:17     74s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/25 01:15:17     74s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/25 01:15:17     74s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/25 01:15:17     74s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/25 01:15:17     74s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/25 01:15:17     74s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/25 01:15:17     74s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/25 01:15:17     74s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[05/25 01:15:17     74s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/25 01:15:17     74s] (I)       Total num of tracks :     0  4659  5054  4659  5054  4659  5054  4659  5054  1863  2021
[05/25 01:15:17     74s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/25 01:15:17     74s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/25 01:15:17     74s] (I)       --------------------------------------------------------
[05/25 01:15:17     74s] 
[05/25 01:15:17     74s] [NR-eGR] ============ Routing rule table ============
[05/25 01:15:17     74s] [NR-eGR] Rule id: 0  Nets: 32 
[05/25 01:15:17     74s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/25 01:15:17     74s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[05/25 01:15:17     74s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/25 01:15:17     74s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[05/25 01:15:17     74s] [NR-eGR] ========================================
[05/25 01:15:17     74s] [NR-eGR] 
[05/25 01:15:17     74s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer2 : = 2182907 / 2613699 (83.52%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer3 : = 2158662 / 2754430 (78.37%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer4 : = 2166838 / 2613699 (82.90%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer5 : = 2090092 / 2754430 (75.88%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer6 : = 1986253 / 2613699 (75.99%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer7 : = 2090092 / 2754430 (75.88%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer8 : = 1986253 / 2613699 (75.99%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer9 : = 2090092 / 2754430 (75.88%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer10 : = 794387 / 1045143 (76.01%)
[05/25 01:15:17     74s] (I)       blocked tracks on layer11 : = 837087 / 1101445 (76.00%)
[05/25 01:15:17     74s] (I)       After initializing earlyGlobalRoute syMemory usage = 1187.8 MB
[05/25 01:15:17     74s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1187.77 MB )
[05/25 01:15:17     74s] (I)       Started Global Routing ( Curr Mem: 1187.77 MB )
[05/25 01:15:17     74s] (I)       ============= Initialization =============
[05/25 01:15:17     74s] (I)       totalPins=98  totalGlobalPin=98 (100.00%)
[05/25 01:15:17     74s] (I)       Started Build MST ( Curr Mem: 1187.77 MB )
[05/25 01:15:17     74s] (I)       Generate topology with single threads
[05/25 01:15:17     74s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1187.77 MB )
[05/25 01:15:17     74s] (I)       total 2D Cap : 5368741 = (2870859 H, 2497882 V)
[05/25 01:15:17     74s] [NR-eGR] Layer group 1: route 32 net(s) in layer range [2, 11]
[05/25 01:15:17     74s] (I)       ============  Phase 1a Route ============
[05/25 01:15:17     74s] (I)       Started Phase 1a ( Curr Mem: 1192.44 MB )
[05/25 01:15:17     74s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1192.44 MB )
[05/25 01:15:17     74s] (I)       Usage: 2972 = (1510 H, 1462 V) = (0.05% H, 0.06% V) = (2.582e+03um H, 2.500e+03um V)
[05/25 01:15:17     74s] (I)       
[05/25 01:15:17     74s] (I)       ============  Phase 1b Route ============
[05/25 01:15:17     74s] (I)       Usage: 2972 = (1510 H, 1462 V) = (0.05% H, 0.06% V) = (2.582e+03um H, 2.500e+03um V)
[05/25 01:15:17     74s] (I)       
[05/25 01:15:17     74s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.082120e+03um
[05/25 01:15:17     74s] (I)       ============  Phase 1c Route ============
[05/25 01:15:17     74s] (I)       Usage: 2972 = (1510 H, 1462 V) = (0.05% H, 0.06% V) = (2.582e+03um H, 2.500e+03um V)
[05/25 01:15:17     74s] (I)       
[05/25 01:15:17     74s] (I)       ============  Phase 1d Route ============
[05/25 01:15:17     74s] (I)       Usage: 2972 = (1510 H, 1462 V) = (0.05% H, 0.06% V) = (2.582e+03um H, 2.500e+03um V)
[05/25 01:15:17     74s] (I)       
[05/25 01:15:17     74s] (I)       ============  Phase 1e Route ============
[05/25 01:15:17     74s] (I)       Started Phase 1e ( Curr Mem: 1192.44 MB )
[05/25 01:15:17     74s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1192.44 MB )
[05/25 01:15:17     74s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1192.44 MB )
[05/25 01:15:17     74s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1192.44 MB )
[05/25 01:15:17     74s] (I)       Usage: 2972 = (1510 H, 1462 V) = (0.05% H, 0.06% V) = (2.582e+03um H, 2.500e+03um V)
[05/25 01:15:17     74s] (I)       
[05/25 01:15:17     74s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.082120e+03um
[05/25 01:15:17     74s] [NR-eGR] 
[05/25 01:15:17     74s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1192.44 MB )
[05/25 01:15:17     74s] (I)       Run Multi-thread layer assignment with 1 threads
[05/25 01:15:17     74s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1200.44 MB )
[05/25 01:15:17     74s] (I)       ============  Phase 1l Route ============
[05/25 01:15:17     74s] (I)       
[05/25 01:15:17     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/25 01:15:17     74s] [NR-eGR]                        OverCon            
[05/25 01:15:17     74s] [NR-eGR]                         #Gcell     %Gcell
[05/25 01:15:17     74s] [NR-eGR]       Layer                (0)    OverCon 
[05/25 01:15:17     74s] [NR-eGR] ----------------------------------------------
[05/25 01:15:17     74s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR] ----------------------------------------------
[05/25 01:15:17     74s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/25 01:15:17     74s] [NR-eGR] 
[05/25 01:15:17     74s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1200.44 MB )
[05/25 01:15:17     74s] (I)       total 2D Cap : 5388795 = (2872670 H, 2516125 V)
[05/25 01:15:17     74s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/25 01:15:17     74s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/25 01:15:17     74s] Early Global Route congestion estimation runtime: 0.27 seconds, mem = 1200.4M
[05/25 01:15:17     74s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.270, REAL:0.271, MEM:1200.4M
[05/25 01:15:17     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:1200.4M
[05/25 01:15:17     74s] [hotspot] +------------+---------------+---------------+
[05/25 01:15:17     74s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 01:15:17     74s] [hotspot] +------------+---------------+---------------+
[05/25 01:15:17     74s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 01:15:17     74s] [hotspot] +------------+---------------+---------------+
[05/25 01:15:17     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 01:15:17     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 01:15:17     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.009, MEM:1200.4M
[05/25 01:15:17     74s] 
[05/25 01:15:17     74s] === incrementalPlace Internal Loop 1 ===
[05/25 01:15:17     74s] Skipped repairing congestion.
[05/25 01:15:17     74s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1200.4M
[05/25 01:15:17     74s] Starting Early Global Route wiring: mem = 1200.4M
[05/25 01:15:17     74s] (I)       ============= track Assignment ============
[05/25 01:15:17     74s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1200.44 MB )
[05/25 01:15:17     74s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1200.44 MB )
[05/25 01:15:17     74s] (I)       Started Greedy Track Assignment ( Curr Mem: 1200.44 MB )
[05/25 01:15:17     74s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[05/25 01:15:17     74s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1200.44 MB )
[05/25 01:15:17     74s] (I)       Run Multi-thread track assignment
[05/25 01:15:17     75s] (I)       Finished Greedy Track Assignment ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1200.44 MB )
[05/25 01:15:17     75s] [NR-eGR] --------------------------------------------------------------------------
[05/25 01:15:17     75s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 81
[05/25 01:15:17     75s] [NR-eGR] Metal2  (2V) length: 1.865165e+03um, number of vias: 135
[05/25 01:15:17     75s] [NR-eGR] Metal3  (3H) length: 2.457330e+03um, number of vias: 20
[05/25 01:15:17     75s] [NR-eGR] Metal4  (4V) length: 6.458100e+02um, number of vias: 2
[05/25 01:15:17     75s] [NR-eGR] Metal5  (5H) length: 1.301700e+02um, number of vias: 0
[05/25 01:15:17     75s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[05/25 01:15:17     75s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[05/25 01:15:17     75s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[05/25 01:15:17     75s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[05/25 01:15:17     75s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[05/25 01:15:17     75s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[05/25 01:15:17     75s] [NR-eGR] Total length: 5.098475e+03um, number of vias: 238
[05/25 01:15:17     75s] [NR-eGR] --------------------------------------------------------------------------
[05/25 01:15:17     75s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/25 01:15:17     75s] [NR-eGR] --------------------------------------------------------------------------
[05/25 01:15:17     75s] Early Global Route wiring runtime: 0.12 seconds, mem = 1200.4M
[05/25 01:15:17     75s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.120, REAL:0.112, MEM:1200.4M
[05/25 01:15:17     75s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[05/25 01:15:17     75s] *** Finishing placeDesign default flow ***
[05/25 01:15:17     75s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 1182.4M **
[05/25 01:15:17     75s] 
[05/25 01:15:17     75s] *** Summary of all messages that are not suppressed in this session:
[05/25 01:15:17     75s] Severity  ID               Count  Summary                                  
[05/25 01:15:17     75s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/25 01:15:17     75s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/25 01:15:17     75s] *** Message Summary: 3 warning(s), 0 error(s)
[05/25 01:15:17     75s] 
[05/25 01:15:19     75s] <CMD> zoomBox 49.06200 153.89650 750.57950 802.77750
[05/25 01:15:20     75s] <CMD> zoomBox 106.50850 201.67750 702.79850 753.22650
[05/25 01:15:20     75s] <CMD> zoomBox 155.56900 238.24150 662.41600 707.05850
[05/25 01:15:20     75s] <CMD> zoomBox 194.22200 267.74750 625.04200 666.24200
[05/25 01:15:21     75s] <CMD> zoomBox 222.14450 291.32250 588.34150 630.04300
[05/25 01:15:21     75s] <CMD> zoomBox 245.23900 304.39750 556.50650 592.31000
[05/25 01:15:22     75s] <CMD> zoomBox 281.50400 324.68300 506.39500 532.70000
[05/25 01:15:22     75s] <CMD> zoomBox 295.64300 332.58200 486.80050 509.39650
[05/25 01:15:22     75s] <CMD> zoomBox 307.66150 339.29600 470.14550 489.58850
[05/25 01:15:23     75s] <CMD> zoomBox 326.85200 352.96900 444.24700 461.55550
[05/25 01:15:23     75s] <CMD> zoomBox 340.71700 362.53500 425.53500 440.98900
[05/25 01:15:24     75s] <CMD> zoomBox 350.76450 369.26400 412.04600 425.94750
[05/25 01:15:24     75s] <CMD> zoomBox 354.68850 371.89200 406.77800 420.07300
[05/25 01:15:24     75s] <CMD> zoomBox 358.02400 374.12550 402.30000 415.07950
[05/25 01:15:25     75s] <CMD> zoomBox 360.85950 376.02450 398.49400 410.83500
[05/25 01:15:25     75s] <CMD> zoomBox 363.26950 377.63800 395.25900 407.22750
[05/25 01:15:25     75s] <CMD> zoomBox 365.31750 379.00950 392.50900 404.16100
[05/25 01:15:27     75s] <CMD> zoomBox 366.45650 380.62400 389.57000 402.00300
[05/25 01:15:27     75s] <CMD> zoomBox 367.42100 381.99150 387.06750 400.16400
[05/25 01:15:27     75s] <CMD> zoomBox 368.24050 383.15450 384.94000 398.60100
[05/25 01:15:27     75s] <CMD> zoomBox 369.52900 384.97650 381.59500 396.13700
[05/25 01:15:28     75s] <CMD> zoomBox 368.92050 384.14450 383.11550 397.27450
[05/25 01:15:28     75s] <CMD> zoomBox 367.28250 381.82000 386.92950 399.99300
[05/25 01:15:28     75s] <CMD> zoomBox 364.97800 378.49100 392.17150 403.64400
[05/25 01:15:28     75s] <CMD> zoomBox 363.51250 376.37400 395.50500 405.96600
[05/25 01:15:29     75s] <CMD> zoomBox 357.37550 367.50600 409.46950 415.69150
[05/25 01:15:29     75s] <CMD> zoomBox 354.52100 363.45050 415.80850 420.13950
[05/25 01:15:29     75s] <CMD> zoomBox 342.46450 346.46250 442.26150 438.77150
[05/25 01:15:29     75s] <CMD> zoomBox 330.46450 329.55350 468.59200 457.31700
[05/25 01:15:29     75s] <CMD> zoomBox 313.85550 306.14950 505.03550 482.98500
[05/25 01:15:30     75s] <CMD> zoomBox 303.29300 291.26650 528.21100 499.30850
[05/25 01:15:30     76s] <CMD> zoomBox 276.24750 253.15750 587.55350 541.10550
[05/25 01:15:30     76s] <CMD> zoomBox 187.00450 127.40650 783.37000 679.02550
[05/25 01:15:31     76s] <CMD> zoomBox 115.29550 26.36200 940.71500 789.84850
[05/25 01:15:31     76s] <CMD> zoomBox 69.69350 -37.89550 1040.77550 860.32400
[05/25 01:15:31     76s] <CMD> zoomBox 15.82250 -114.15750 1158.27200 942.57150
[05/25 01:15:33     76s] <CMD> pan -45.81600 -91.55350
[05/25 01:15:33     76s] <CMD> panCenter 355.74950 460.76200
[05/25 01:15:40     76s] <CMD> zoomBox -55.59100 52.56500 769.82900 816.05200
[05/25 01:15:40     76s] <CMD> zoomBox 7.19650 99.49550 708.80350 748.45950
[05/25 01:15:41     76s] <CMD> zoomBox 106.18100 173.29400 613.09250 642.17050
[05/25 01:15:41     76s] <CMD> zoomBox 182.42950 230.07050 548.67300 568.83400
[05/25 01:15:41     76s] <CMD> zoomBox 212.20750 252.24400 523.51450 540.19300
[05/25 01:15:41     76s] <CMD> zoomBox 237.33750 271.45400 501.94850 516.21050
[05/25 01:15:42     76s] <CMD> zoomBox 258.69800 288.09000 483.61750 496.13350
[05/25 01:15:42     76s] <CMD> zoomBox 276.50500 303.58400 467.68700 480.42100
[05/25 01:15:42     76s] <CMD> zoomBox 291.64150 316.71700 454.14600 467.02850
[05/25 01:15:43     76s] <CMD> zoomBox 276.54200 303.69550 467.72400 480.53250
[05/25 01:15:43     76s] <CMD> zoomBox 213.29350 249.14950 524.60100 537.09900
[05/25 01:15:43     76s] <CMD> zoomBox 150.33800 194.85650 581.21400 593.40300
[05/25 01:15:43     76s] <CMD> zoomBox 7.79050 71.92250 709.40150 720.89000
[05/25 01:15:44     76s] <CMD> zoomBox -228.72550 -146.34400 913.73050 910.39100
[05/25 01:15:44     76s] <CMD> zoomBox -336.96400 -246.23600 1007.10200 996.98150
[05/25 01:15:45     76s] <CMD> zoomBox -136.72350 -65.29600 834.36450 832.92900
[05/25 01:15:45     76s] <CMD> zoomBox 62.08050 109.35100 658.45000 660.97350
[05/25 01:15:46     77s] <CMD> zoomBox 109.18050 150.54900 616.09450 619.42800
[05/25 01:15:46     77s] <CMD> zoomBox 149.21550 185.46850 580.09250 584.01600
[05/25 01:15:46     77s] <CMD> zoomBox 236.75700 261.82550 501.36950 506.58350
[05/25 01:15:46     77s] <CMD> zoomBox 275.41850 295.54800 466.60150 472.38600
[05/25 01:15:46     77s] <CMD> zoomBox 290.51750 308.71750 453.02350 459.03050
[05/25 01:15:47     77s] <CMD> zoomBox 314.37800 332.28650 431.78850 440.88750
[05/25 01:15:47     77s] <CMD> zoomBox 331.61700 349.33400 416.44650 427.79850
[05/25 01:15:47     77s] <CMD> zoomBox 344.07200 361.66700 405.36150 418.35800
[05/25 01:15:47     77s] <CMD> zoomBox 348.93600 366.48350 401.03250 414.67100
[05/25 01:15:48     77s] <CMD> zoomBox 359.57900 376.93500 391.57300 406.52850
[05/25 01:15:48     77s] <CMD> zoomBox 364.28800 381.37450 387.40400 402.75600
[05/25 01:15:49     77s] <CMD> zoomBox 365.49000 382.95750 385.13900 401.13200
[05/25 01:15:49     77s] <CMD> zoomBox 367.38050 385.44750 381.57700 398.57900
[05/25 01:16:16     78s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/25 01:16:16     78s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/25 01:16:16     78s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/25 01:16:16     78s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/25 01:16:16     78s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/25 01:16:16     78s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/25 01:16:16     78s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/25 01:16:16     78s] Running Native NanoRoute ...
[05/25 01:16:16     78s] <CMD> routeDesign -globalDetail
[05/25 01:16:16     78s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.01 (MB), peak = 1097.19 (MB)
[05/25 01:16:16     78s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/25 01:16:16     78s] #**INFO: setDesignMode -flowEffort standard
[05/25 01:16:16     78s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/25 01:16:16     78s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/25 01:16:16     78s] OPERPROF: Starting checkPlace at level 1, MEM:1186.9M
[05/25 01:16:16     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1186.9M
[05/25 01:16:16     78s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1186.9M
[05/25 01:16:16     78s] Core basic site is CoreSite
[05/25 01:16:16     78s] SiteArray: non-trimmed site array dimensions = 242 x 1959
[05/25 01:16:16     78s] SiteArray: use 1,982,464 bytes
[05/25 01:16:16     78s] SiteArray: current memory after site array memory allocation 1188.8M
[05/25 01:16:16     78s] SiteArray: FP blocked sites are writable
[05/25 01:16:16     78s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1188.8M
[05/25 01:16:16     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1188.8M
[05/25 01:16:16     78s] Begin checking placement ... (start mem=1186.9M, init mem=1188.8M)
[05/25 01:16:16     78s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1188.8M
[05/25 01:16:16     78s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1188.8M
[05/25 01:16:16     78s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1188.8M
[05/25 01:16:16     78s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1188.8M
[05/25 01:16:16     78s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1188.8M
[05/25 01:16:16     78s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1188.8M
[05/25 01:16:16     78s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1188.8M
[05/25 01:16:16     78s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1188.8M
[05/25 01:16:16     78s] *info: Placed = 18            
[05/25 01:16:16     78s] *info: Unplaced = 0           
[05/25 01:16:16     78s] Placement Density:0.06%(100/162135)
[05/25 01:16:16     78s] Placement Density (including fixed std cells):0.06%(100/162135)
[05/25 01:16:16     78s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1186.9M)
[05/25 01:16:16     78s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.026, MEM:1186.9M
[05/25 01:16:16     78s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/25 01:16:16     78s] 
[05/25 01:16:16     78s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/25 01:16:16     78s] *** Changed status on (0) nets in Clock.
[05/25 01:16:16     78s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1186.9M) ***
[05/25 01:16:16     78s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[05/25 01:16:16     78s] #ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]
[05/25 01:16:16     78s] 
[05/25 01:16:16     78s] globalDetailRoute
[05/25 01:16:16     78s] 
[05/25 01:16:16     78s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/25 01:16:16     78s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/25 01:16:16     78s] #setNanoRouteMode -routeWithSiDriven false
[05/25 01:16:16     78s] #setNanoRouteMode -routeWithTimingDriven false
[05/25 01:16:16     78s] #Start globalDetailRoute on Wed May 25 01:16:16 2022
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk0 of net clk0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk1 of net clk1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk2 of net clk2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/control0 of net control0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/control1 of net control1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/control2 of net control2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/input0 of net input0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/input1 of net input1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/input2 of net input2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/input3 of net input3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/input4 of net input4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/input5 of net input5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/input6 of net input6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/input7 of net input7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/output0 of net output0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/output1 of net output1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/output2 of net output2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/25 01:16:16     78s] ### Net info: total nets: 62
[05/25 01:16:16     78s] ### Net info: dirty nets: 0
[05/25 01:16:16     78s] ### Net info: marked as disconnected nets: 0
[05/25 01:16:16     78s] #num needed restored net=0
[05/25 01:16:16     78s] #need_extraction net=0 (total=62)
[05/25 01:16:16     78s] ### Net info: fully routed nets: 0
[05/25 01:16:16     78s] ### Net info: trivial (< 2 pins) nets: 30
[05/25 01:16:16     78s] ### Net info: unrouted nets: 32
[05/25 01:16:16     78s] ### Net info: re-extraction nets: 0
[05/25 01:16:16     78s] ### Net info: ignored nets: 0
[05/25 01:16:16     78s] ### Net info: skip routing nets: 0
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN clk0 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN clk1 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN clk2 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN control0 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN control1 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN control2 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN input0 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN input1 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN input2 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN input3 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN input4 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN input5 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN input6 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN input7 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN output0 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN output1 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #WARNING (NRDB-733) PIN output2 in CELL_VIEW top does not have physical port.
[05/25 01:16:16     78s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[05/25 01:16:16     78s] #RTESIG:78da8dcec10ac230100450cf7ec592f650c1ea6e1312f72a785529eab528c4b4505a49d2
[05/25 01:16:16     78s] #       ffb7e0b56acff3989924bd1d4a10c41bc2fc85585404c7921815ed72d24a6e89ab31baee
[05/25 01:16:16     78s] #       c532494fe78bd41a10b2a68bd659bf8621580fc1c6d8746ef52186119ef73658c81e7ddf
[05/25 01:16:16     78s] #       4e1a2a24cf403c03495620eac6d502b210fd984c3b2d25443ffcec32a8fe0f1a34339022
[05/25 01:16:16     78s] #       105f1f2dde8d5b6fb4
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #RTESIG:78da8dcec10ac230100450cf7ec592f650c1ea6e1312f72a785529eab528c4b4505a49d2
[05/25 01:16:16     78s] #       ffb7e0b56acff3989924bd1d4a10c41bc2fc85585404c7921815ed72d24a6e89ab31baee
[05/25 01:16:16     78s] #       c532494fe78bd41a10b2a68bd659bf8621580fc1c6d8746ef52186119ef73658c81e7ddf
[05/25 01:16:16     78s] #       4e1a2a24cf403c03495620eac6d502b210fd984c3b2d25443ffcec32a8fe0f1a34339022
[05/25 01:16:16     78s] #       105f1f2dde8d5b6fb4
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Start routing data preparation on Wed May 25 01:16:16 2022
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Minimum voltage of a net in the design = 0.000.
[05/25 01:16:16     78s] #Maximum voltage of a net in the design = 1.100.
[05/25 01:16:16     78s] #Voltage range [0.000 - 1.100] has 58 nets.
[05/25 01:16:16     78s] #Voltage range [1.100 - 1.100] has 2 nets.
[05/25 01:16:16     78s] #Voltage range [0.000 - 0.000] has 2 nets.
[05/25 01:16:16     78s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/25 01:16:16     78s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 01:16:16     78s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 01:16:16     78s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 01:16:16     78s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 01:16:16     78s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 01:16:16     78s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 01:16:16     78s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/25 01:16:16     78s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/25 01:16:16     78s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/25 01:16:16     78s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/25 01:16:16     78s] #Regenerating Ggrids automatically.
[05/25 01:16:16     78s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/25 01:16:16     78s] #Using automatically generated G-grids.
[05/25 01:16:16     78s] #Done routing data preparation.
[05/25 01:16:16     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.52 (MB), peak = 1097.19 (MB)
[05/25 01:16:16     78s] #Merging special wires: starts on Wed May 25 01:16:16 2022 with memory = 943.72 (MB), peak = 1097.19 (MB)
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:943.9 MB, peak:1.1 GB
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Finished routing data preparation on Wed May 25 01:16:16 2022
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Cpu time = 00:00:00
[05/25 01:16:16     78s] #Elapsed time = 00:00:00
[05/25 01:16:16     78s] #Increased memory = 5.94 (MB)
[05/25 01:16:16     78s] #Total memory = 943.85 (MB)
[05/25 01:16:16     78s] #Peak memory = 1097.19 (MB)
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Start global routing on Wed May 25 01:16:16 2022
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Start global routing initialization on Wed May 25 01:16:16 2022
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Number of eco nets is 0
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] #Start global routing data preparation on Wed May 25 01:16:16 2022
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] ### build_merged_routing_blockage_rect_list starts on Wed May 25 01:16:16 2022 with memory = 944.23 (MB), peak = 1097.19 (MB)
[05/25 01:16:16     78s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:944.2 MB, peak:1.1 GB
[05/25 01:16:16     78s] #Start routing resource analysis on Wed May 25 01:16:16 2022
[05/25 01:16:16     78s] #
[05/25 01:16:16     78s] ### init_is_bin_blocked starts on Wed May 25 01:16:16 2022 with memory = 944.29 (MB), peak = 1097.19 (MB)
[05/25 01:16:16     78s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:944.3 MB, peak:1.1 GB
[05/25 01:16:16     78s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May 25 01:16:16 2022 with memory = 961.34 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### adjust_flow_cap starts on Wed May 25 01:16:17 2022 with memory = 962.55 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### adjust_partial_route_blockage starts on Wed May 25 01:16:17 2022 with memory = 962.56 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### set_via_blocked starts on Wed May 25 01:16:17 2022 with memory = 962.56 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### copy_flow starts on Wed May 25 01:16:17 2022 with memory = 962.56 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] #Routing resource analysis is done on Wed May 25 01:16:17 2022
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] ### report_flow_cap starts on Wed May 25 01:16:17 2022 with memory = 962.56 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] #  Resource Analysis:
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/25 01:16:17     78s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/25 01:16:17     78s] #  --------------------------------------------------------------
[05/25 01:16:17     78s] #  Metal1         H        1228        3826      110199    75.93%
[05/25 01:16:17     78s] #  Metal2         V        1019        3640      110199    80.96%
[05/25 01:16:17     78s] #  Metal3         H        1126        3928      110199    77.57%
[05/25 01:16:17     78s] #  Metal4         V         740        3919      110199    81.85%
[05/25 01:16:17     78s] #  Metal5         H        1228        3826      110199    75.92%
[05/25 01:16:17     78s] #  Metal6         V        1118        3541      110199    75.90%
[05/25 01:16:17     78s] #  Metal7         H        1228        3826      110199    75.92%
[05/25 01:16:17     78s] #  Metal8         V        1118        3541      110199    75.90%
[05/25 01:16:17     78s] #  Metal9         H        1228        3826      110199    75.92%
[05/25 01:16:17     78s] #  Metal10        V         446        1417      110199    75.90%
[05/25 01:16:17     78s] #  Metal11        H         496        1525      110199    75.92%
[05/25 01:16:17     78s] #  --------------------------------------------------------------
[05/25 01:16:17     78s] #  Total                  10977      76.93%     1212189    77.06%
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### analyze_m2_tracks starts on Wed May 25 01:16:17 2022 with memory = 962.56 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### report_initial_resource starts on Wed May 25 01:16:17 2022 with memory = 962.57 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### mark_pg_pins_accessibility starts on Wed May 25 01:16:17 2022 with memory = 962.58 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### set_net_region starts on Wed May 25 01:16:17 2022 with memory = 962.58 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] #Global routing data preparation is done on Wed May 25 01:16:17 2022
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.58 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] ### prepare_level starts on Wed May 25 01:16:17 2022 with memory = 962.60 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### init level 1 starts on Wed May 25 01:16:17 2022 with memory = 962.62 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:962.6 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### prepare_level_flow starts on Wed May 25 01:16:17 2022 with memory = 962.66 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:1.1 GB
[05/25 01:16:17     78s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:1.1 GB
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] #Global routing initialization is done on Wed May 25 01:16:17 2022
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.66 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] #
[05/25 01:16:17     78s] #start global routing iteration 1...
[05/25 01:16:17     78s] ### init_flow_edge starts on Wed May 25 01:16:17 2022 with memory = 962.72 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     78s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:964.5 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### measure_qor starts on Wed May 25 01:16:17 2022 with memory = 965.60 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### measure_congestion starts on Wed May 25 01:16:17 2022 with memory = 965.61 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:965.6 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:965.6 MB, peak:1.1 GB
[05/25 01:16:17     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.61 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #start global routing iteration 2...
[05/25 01:16:17     79s] ### measure_qor starts on Wed May 25 01:16:17 2022 with memory = 965.71 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### measure_congestion starts on Wed May 25 01:16:17 2022 with memory = 965.71 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.1 GB
[05/25 01:16:17     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.71 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] ### route_end starts on Wed May 25 01:16:17 2022 with memory = 965.71 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #Total number of trivial nets (e.g. < 2 pins) = 30 (skipped).
[05/25 01:16:17     79s] #Total number of routable nets = 32.
[05/25 01:16:17     79s] #Total number of nets in the design = 62.
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #32 routable nets have only global wires.
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #Routed nets constraints summary:
[05/25 01:16:17     79s] #-----------------------------
[05/25 01:16:17     79s] #        Rules   Unconstrained  
[05/25 01:16:17     79s] #-----------------------------
[05/25 01:16:17     79s] #      Default              32  
[05/25 01:16:17     79s] #-----------------------------
[05/25 01:16:17     79s] #        Total              32  
[05/25 01:16:17     79s] #-----------------------------
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #Routing constraints summary of the whole design:
[05/25 01:16:17     79s] #-----------------------------
[05/25 01:16:17     79s] #        Rules   Unconstrained  
[05/25 01:16:17     79s] #-----------------------------
[05/25 01:16:17     79s] #      Default              32  
[05/25 01:16:17     79s] #-----------------------------
[05/25 01:16:17     79s] #        Total              32  
[05/25 01:16:17     79s] #-----------------------------
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] ### cal_base_flow starts on Wed May 25 01:16:17 2022 with memory = 965.73 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### init_flow_edge starts on Wed May 25 01:16:17 2022 with memory = 965.73 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:966.1 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### cal_flow starts on Wed May 25 01:16:17 2022 with memory = 966.10 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:966.1 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:966.1 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### report_overcon starts on Wed May 25 01:16:17 2022 with memory = 966.12 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #                 OverCon          
[05/25 01:16:17     79s] #                  #Gcell    %Gcell
[05/25 01:16:17     79s] #     Layer           (1)   OverCon
[05/25 01:16:17     79s] #  --------------------------------
[05/25 01:16:17     79s] #  Metal1        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal2        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal3        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal4        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal5        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal6        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal7        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal8        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal9        0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal10       0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  Metal11       0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #  --------------------------------
[05/25 01:16:17     79s] #     Total      0(0.00%)   (0.00%)
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/25 01:16:17     79s] #  Overflow after GR: 0.00% H + 0.00% V
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:966.2 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### cal_base_flow starts on Wed May 25 01:16:17 2022 with memory = 966.23 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### init_flow_edge starts on Wed May 25 01:16:17 2022 with memory = 966.23 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:966.2 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### cal_flow starts on Wed May 25 01:16:17 2022 with memory = 966.23 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:966.2 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:966.2 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### export_cong_map starts on Wed May 25 01:16:17 2022 with memory = 966.23 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### PDZT_Export::export_cong_map starts on Wed May 25 01:16:17 2022 with memory = 966.23 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:966.2 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:966.2 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### import_cong_map starts on Wed May 25 01:16:17 2022 with memory = 966.24 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] OPERPROF: Starting HotSpotCal at level 1, MEM:1211.6M
[05/25 01:16:17     79s] [hotspot] +------------+---------------+---------------+
[05/25 01:16:17     79s] [hotspot] |            |   max hotspot | total hotspot |
[05/25 01:16:17     79s] [hotspot] +------------+---------------+---------------+
[05/25 01:16:17     79s] [hotspot] | normalized |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] +------------+---------------+---------------+
[05/25 01:16:17     79s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 01:16:17     79s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 01:16:17     79s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:1211.6M
[05/25 01:16:17     79s] #Hotspot report including placement blocked areas
[05/25 01:16:17     79s] OPERPROF: Starting HotSpotCal at level 1, MEM:1211.6M
[05/25 01:16:17     79s] [hotspot] +------------+---------------+---------------+
[05/25 01:16:17     79s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/25 01:16:17     79s] [hotspot] +------------+---------------+---------------+
[05/25 01:16:17     79s] [hotspot] |   Metal1(H)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal9(H)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal10(V)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] +------------+---------------+---------------+
[05/25 01:16:17     79s] [hotspot] |   worst    |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] +------------+---------------+---------------+
[05/25 01:16:17     79s] [hotspot] | all layers |          0.00 |          0.00 |
[05/25 01:16:17     79s] [hotspot] +------------+---------------+---------------+
[05/25 01:16:17     79s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/25 01:16:17     79s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/25 01:16:17     79s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/25 01:16:17     79s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.110, REAL:0.116, MEM:1211.6M
[05/25 01:16:17     79s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:967.6 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### update starts on Wed May 25 01:16:17 2022 with memory = 967.61 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] #Complete Global Routing.
[05/25 01:16:17     79s] #Total wire length = 5047 um.
[05/25 01:16:17     79s] #Total half perimeter of net bounding box = 5114 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal1 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal2 = 2477 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal3 = 2571 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal4 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal5 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 01:16:17     79s] #Total number of vias = 157
[05/25 01:16:17     79s] #Up-Via Summary (total 157):
[05/25 01:16:17     79s] #           
[05/25 01:16:17     79s] #-----------------------
[05/25 01:16:17     79s] # Metal1             86
[05/25 01:16:17     79s] # Metal2             71
[05/25 01:16:17     79s] #-----------------------
[05/25 01:16:17     79s] #                   157 
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] ### update cpu:00:00:00, real:00:00:00, mem:967.6 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### report_overcon starts on Wed May 25 01:16:17 2022 with memory = 967.64 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:967.6 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### report_overcon starts on Wed May 25 01:16:17 2022 with memory = 967.64 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] #Max overcon = 0 track.
[05/25 01:16:17     79s] #Total overcon = 0.00%.
[05/25 01:16:17     79s] #Worst layer Gcell overcon rate = 0.00%.
[05/25 01:16:17     79s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:967.6 MB, peak:1.1 GB
[05/25 01:16:17     79s] ### route_end cpu:00:00:00, real:00:00:00, mem:967.6 MB, peak:1.1 GB
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #Global routing statistics:
[05/25 01:16:17     79s] #Cpu time = 00:00:01
[05/25 01:16:17     79s] #Elapsed time = 00:00:01
[05/25 01:16:17     79s] #Increased memory = 23.74 (MB)
[05/25 01:16:17     79s] #Total memory = 967.65 (MB)
[05/25 01:16:17     79s] #Peak memory = 1097.19 (MB)
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #Finished global routing on Wed May 25 01:16:17 2022
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.62 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] #Start Track Assignment.
[05/25 01:16:17     79s] #Done with 52 horizontal wires in 3 hboxes and 56 vertical wires in 3 hboxes.
[05/25 01:16:17     79s] #Done with 7 horizontal wires in 3 hboxes and 15 vertical wires in 3 hboxes.
[05/25 01:16:17     79s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #Track assignment summary:
[05/25 01:16:17     79s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/25 01:16:17     79s] #------------------------------------------------------------------------
[05/25 01:16:17     79s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal2      2480.57 	  0.01%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal3      2574.75 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/25 01:16:17     79s] #------------------------------------------------------------------------
[05/25 01:16:17     79s] # All        5055.32  	  0.00% 	  0.00% 	  0.00%
[05/25 01:16:17     79s] #Complete Track Assignment.
[05/25 01:16:17     79s] #Total wire length = 5081 um.
[05/25 01:16:17     79s] #Total half perimeter of net bounding box = 5114 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal1 = 17 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal2 = 2480 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal3 = 2585 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal4 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal5 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 01:16:17     79s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 01:16:17     79s] #Total number of vias = 157
[05/25 01:16:17     79s] #Up-Via Summary (total 157):
[05/25 01:16:17     79s] #           
[05/25 01:16:17     79s] #-----------------------
[05/25 01:16:17     79s] # Metal1             86
[05/25 01:16:17     79s] # Metal2             71
[05/25 01:16:17     79s] #-----------------------
[05/25 01:16:17     79s] #                   157 
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.35 (MB), peak = 1097.19 (MB)
[05/25 01:16:17     79s] #
[05/25 01:16:17     79s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/25 01:16:17     79s] #Cpu time = 00:00:01
[05/25 01:16:17     79s] #Elapsed time = 00:00:01
[05/25 01:16:17     79s] #Increased memory = 2.68 (MB)
[05/25 01:16:17     79s] #Total memory = 940.55 (MB)
[05/25 01:16:17     79s] #Peak memory = 1097.19 (MB)
[05/25 01:16:17     79s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[05/25 01:16:18     79s] #
[05/25 01:16:18     79s] #Start Detail Routing..
[05/25 01:16:18     79s] #start initial detail routing ...
[05/25 01:16:18     79s] ### Design has 0 dirty nets, has valid drcs
[05/25 01:16:18     80s] #   Improving pin accessing ...
[05/25 01:16:18     80s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.68 (MB), peak = 1097.19 (MB)
[05/25 01:16:18     80s] #   Improving pin accessing ...
[05/25 01:16:18     80s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.61 (MB), peak = 1097.19 (MB)
[05/25 01:16:18     80s] #   Improving pin accessing ...
[05/25 01:16:18     80s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.61 (MB), peak = 1097.19 (MB)
[05/25 01:16:18     80s] #   Improving pin accessing ...
[05/25 01:16:18     80s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.11 (MB), peak = 1097.19 (MB)
[05/25 01:16:18     80s] #   Improving pin accessing ...
[05/25 01:16:18     80s] #    cpu time = 00:00:00, elapsed time = 00:00:01, memory = 960.69 (MB), peak = 1097.19 (MB)
[05/25 01:16:18     80s] #   Improving pin accessing ...
[05/25 01:16:18     80s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 966.36 (MB), peak = 1097.19 (MB)
[05/25 01:16:18     80s] #   Improving pin accessing ...
[05/25 01:16:18     80s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 965.09 (MB), peak = 1097.19 (MB)
[05/25 01:16:18     80s] #   Improving pin accessing ...
[05/25 01:16:18     80s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 965.09 (MB), peak = 1097.19 (MB)
[05/25 01:16:19     80s] #   Improving pin accessing ...
[05/25 01:16:19     80s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 964.15 (MB), peak = 1097.19 (MB)
[05/25 01:16:19     80s] #   Improving pin accessing ...
[05/25 01:16:19     80s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.44 (MB), peak = 1097.19 (MB)
[05/25 01:16:19     80s] #   number of violations = 0
[05/25 01:16:19     80s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.59 (MB), peak = 1097.19 (MB)
[05/25 01:16:19     80s] #Complete Detail Routing.
[05/25 01:16:19     80s] #Total wire length = 5095 um.
[05/25 01:16:19     80s] #Total half perimeter of net bounding box = 5114 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal1 = 14 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal2 = 2515 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal3 = 2566 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal4 = 0 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal5 = 0 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 01:16:19     80s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 01:16:19     80s] #Total number of vias = 163
[05/25 01:16:19     80s] #Up-Via Summary (total 163):
[05/25 01:16:19     80s] #           
[05/25 01:16:19     80s] #-----------------------
[05/25 01:16:19     80s] # Metal1             85
[05/25 01:16:19     80s] # Metal2             78
[05/25 01:16:19     80s] #-----------------------
[05/25 01:16:19     80s] #                   163 
[05/25 01:16:19     80s] #
[05/25 01:16:19     80s] #Total number of DRC violations = 0
[05/25 01:16:19     80s] #Cpu time = 00:00:01
[05/25 01:16:19     80s] #Elapsed time = 00:00:01
[05/25 01:16:19     80s] #Increased memory = -0.55 (MB)
[05/25 01:16:19     80s] #Total memory = 940.00 (MB)
[05/25 01:16:19     80s] #Peak memory = 1097.19 (MB)
[05/25 01:16:19     80s] #
[05/25 01:16:19     80s] #start routing for process antenna violation fix ...
[05/25 01:16:19     80s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[05/25 01:16:19     81s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 957.31 (MB), peak = 1097.19 (MB)
[05/25 01:16:19     81s] #
[05/25 01:16:19     81s] #Total wire length = 5098 um.
[05/25 01:16:19     81s] #Total half perimeter of net bounding box = 5114 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal1 = 14 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal2 = 2504 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal3 = 2570 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal4 = 11 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal5 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 01:16:19     81s] #Total number of vias = 195
[05/25 01:16:19     81s] #Up-Via Summary (total 195):
[05/25 01:16:19     81s] #           
[05/25 01:16:19     81s] #-----------------------
[05/25 01:16:19     81s] # Metal1             85
[05/25 01:16:19     81s] # Metal2            106
[05/25 01:16:19     81s] # Metal3              4
[05/25 01:16:19     81s] #-----------------------
[05/25 01:16:19     81s] #                   195 
[05/25 01:16:19     81s] #
[05/25 01:16:19     81s] #Total number of DRC violations = 0
[05/25 01:16:19     81s] #Total number of net violated process antenna rule = 0
[05/25 01:16:19     81s] #
[05/25 01:16:19     81s] #
[05/25 01:16:19     81s] #Total wire length = 5098 um.
[05/25 01:16:19     81s] #Total half perimeter of net bounding box = 5114 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal1 = 14 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal2 = 2504 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal3 = 2570 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal4 = 11 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal5 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 01:16:19     81s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 01:16:19     81s] #Total number of vias = 195
[05/25 01:16:19     81s] #Up-Via Summary (total 195):
[05/25 01:16:19     81s] #           
[05/25 01:16:19     81s] #-----------------------
[05/25 01:16:19     81s] # Metal1             85
[05/25 01:16:19     81s] # Metal2            106
[05/25 01:16:19     81s] # Metal3              4
[05/25 01:16:19     81s] #-----------------------
[05/25 01:16:19     81s] #                   195 
[05/25 01:16:19     81s] #
[05/25 01:16:19     81s] #Total number of DRC violations = 0
[05/25 01:16:19     81s] #Total number of net violated process antenna rule = 0
[05/25 01:16:19     81s] #
[05/25 01:16:19     81s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] #Start Post Route wire spreading..
[05/25 01:16:20     82s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] #Start DRC checking..
[05/25 01:16:20     82s] #   number of violations = 0
[05/25 01:16:20     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.67 (MB), peak = 1097.19 (MB)
[05/25 01:16:20     82s] #CELL_VIEW top,init has no DRC violation.
[05/25 01:16:20     82s] #Total number of DRC violations = 0
[05/25 01:16:20     82s] #Total number of net violated process antenna rule = 0
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] #Start data preparation for wire spreading...
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] #Data preparation is done on Wed May 25 01:16:20 2022
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] #Start Post Route Wire Spread.
[05/25 01:16:20     82s] #Done with 5 horizontal wires in 6 hboxes and 7 vertical wires in 6 hboxes.
[05/25 01:16:20     82s] #Complete Post Route Wire Spread.
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] #Total wire length = 5103 um.
[05/25 01:16:20     82s] #Total half perimeter of net bounding box = 5114 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal1 = 14 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal2 = 2507 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal3 = 2572 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal4 = 11 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal5 = 0 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 01:16:20     82s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 01:16:20     82s] #Total number of vias = 195
[05/25 01:16:20     82s] #Up-Via Summary (total 195):
[05/25 01:16:20     82s] #           
[05/25 01:16:20     82s] #-----------------------
[05/25 01:16:20     82s] # Metal1             85
[05/25 01:16:20     82s] # Metal2            106
[05/25 01:16:20     82s] # Metal3              4
[05/25 01:16:20     82s] #-----------------------
[05/25 01:16:20     82s] #                   195 
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[05/25 01:16:20     82s] #
[05/25 01:16:20     82s] #Start DRC checking..
[05/25 01:16:21     82s] #   number of violations = 0
[05/25 01:16:21     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.12 (MB), peak = 1097.19 (MB)
[05/25 01:16:21     82s] #CELL_VIEW top,init has no DRC violation.
[05/25 01:16:21     82s] #Total number of DRC violations = 0
[05/25 01:16:21     82s] #Total number of net violated process antenna rule = 0
[05/25 01:16:21     82s] #   number of violations = 0
[05/25 01:16:21     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.99 (MB), peak = 1097.19 (MB)
[05/25 01:16:21     82s] #CELL_VIEW top,init has no DRC violation.
[05/25 01:16:21     82s] #Total number of DRC violations = 0
[05/25 01:16:21     82s] #Total number of net violated process antenna rule = 0
[05/25 01:16:21     82s] #Post Route wire spread is done.
[05/25 01:16:21     82s] #Total wire length = 5103 um.
[05/25 01:16:21     82s] #Total half perimeter of net bounding box = 5114 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal1 = 14 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal2 = 2507 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal3 = 2572 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal4 = 11 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal5 = 0 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal6 = 0 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal7 = 0 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal8 = 0 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal9 = 0 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal10 = 0 um.
[05/25 01:16:21     82s] #Total wire length on LAYER Metal11 = 0 um.
[05/25 01:16:21     82s] #Total number of vias = 195
[05/25 01:16:21     82s] #Up-Via Summary (total 195):
[05/25 01:16:21     82s] #           
[05/25 01:16:21     82s] #-----------------------
[05/25 01:16:21     82s] # Metal1             85
[05/25 01:16:21     82s] # Metal2            106
[05/25 01:16:21     82s] # Metal3              4
[05/25 01:16:21     82s] #-----------------------
[05/25 01:16:21     82s] #                   195 
[05/25 01:16:21     82s] #
[05/25 01:16:21     82s] #detailRoute Statistics:
[05/25 01:16:21     82s] #Cpu time = 00:00:03
[05/25 01:16:21     82s] #Elapsed time = 00:00:03
[05/25 01:16:21     82s] #Increased memory = 1.13 (MB)
[05/25 01:16:21     82s] #Total memory = 941.68 (MB)
[05/25 01:16:21     82s] #Peak memory = 1097.19 (MB)
[05/25 01:16:21     82s] #
[05/25 01:16:21     82s] #globalDetailRoute statistics:
[05/25 01:16:21     82s] #Cpu time = 00:00:04
[05/25 01:16:21     82s] #Elapsed time = 00:00:04
[05/25 01:16:21     82s] #Increased memory = 5.17 (MB)
[05/25 01:16:21     82s] #Total memory = 948.45 (MB)
[05/25 01:16:21     82s] #Peak memory = 1097.19 (MB)
[05/25 01:16:21     82s] #Number of warnings = 35
[05/25 01:16:21     82s] #Total number of warnings = 70
[05/25 01:16:21     82s] #Number of fails = 0
[05/25 01:16:21     82s] #Total number of fails = 0
[05/25 01:16:21     82s] #Complete globalDetailRoute on Wed May 25 01:16:21 2022
[05/25 01:16:21     82s] #
[05/25 01:16:21     82s] #Default setup view is reset to _default_view_.
[05/25 01:16:21     82s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:05, memory = 947.15 (MB), peak = 1097.19 (MB)
[05/25 01:16:21     82s] 
[05/25 01:16:21     82s] *** Summary of all messages that are not suppressed in this session:
[05/25 01:16:21     82s] Severity  ID               Count  Summary                                  
[05/25 01:16:21     82s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/25 01:16:21     82s] *** Message Summary: 1 warning(s), 0 error(s)
[05/25 01:16:21     82s] 
[05/25 01:16:21     82s] ### 
[05/25 01:16:21     82s] ###   Scalability Statistics
[05/25 01:16:21     82s] ### 
[05/25 01:16:21     82s] ### --------------------------------+----------------+----------------+----------------+
[05/25 01:16:21     82s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/25 01:16:21     82s] ### --------------------------------+----------------+----------------+----------------+
[05/25 01:16:21     82s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/25 01:16:21     82s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/25 01:16:21     82s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[05/25 01:16:21     82s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[05/25 01:16:21     82s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[05/25 01:16:21     82s] ### --------------------------------+----------------+----------------+----------------+
[05/25 01:16:21     82s] ### 
[05/25 01:16:22     82s] <CMD> zoomBox 365.92500 384.07000 382.62700 399.51900
[05/25 01:16:22     82s] <CMD> zoomBox 362.24050 380.56400 385.35800 401.94700
[05/25 01:16:22     82s] <CMD> zoomBox 359.90800 378.33700 387.10500 403.49350
[05/25 01:16:22     82s] <CMD> zoomBox 350.15850 369.00750 394.44450 409.97050
[05/25 01:16:23     83s] <CMD> zoomBox 345.69950 364.74100 397.80100 412.93300
[05/25 01:17:40     85s] <CMD> getFillerMode -quiet
[05/25 01:19:20     89s] <CMD> addFiller -cell FILL32 FILL2 FILL16 FILL1 FILL4 FILL64 FILL8 -prefix FILLER -markFixed
[05/25 01:19:20     89s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[05/25 01:19:20     89s] operations, such as antenna fixing, may fail due to fillers being marked 
[05/25 01:19:20     89s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[05/25 01:19:20     89s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/25 01:19:20     89s] Type 'man IMPSP-5217' for more detail.
[05/25 01:19:20     89s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1208.7M
[05/25 01:19:20     89s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1208.7M
[05/25 01:19:20     89s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1208.7M
[05/25 01:19:20     89s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1208.7M
[05/25 01:19:20     89s] Core basic site is CoreSite
[05/25 01:19:20     89s] SiteArray: non-trimmed site array dimensions = 242 x 1959
[05/25 01:19:20     89s] SiteArray: use 1,982,464 bytes
[05/25 01:19:20     89s] SiteArray: current memory after site array memory allocation 1210.6M
[05/25 01:19:20     89s] SiteArray: FP blocked sites are writable
[05/25 01:19:20     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/25 01:19:20     89s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.009, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.064, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.067, MEM:1210.6M
[05/25 01:19:20     89s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1210.6MB).
[05/25 01:19:20     89s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.076, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1210.6M
[05/25 01:19:20     89s]   Signal wire search tree: 510 elements. (cpu=0:00:00.0, mem=0.0M)
[05/25 01:19:20     89s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1210.6M
[05/25 01:19:20     89s] AddFiller main function time CPU:0.122, REAL:0.124
[05/25 01:19:20     89s] Filler instance commit time CPU:0.048, REAL:0.048
[05/25 01:19:20     89s] *INFO: Adding fillers to top-module.
[05/25 01:19:20     89s] *INFO:   Added 7248 filler insts (cell FILL64 / prefix FILLER).
[05/25 01:19:20     89s] *INFO:   Added 246 filler insts (cell FILL32 / prefix FILLER).
[05/25 01:19:20     89s] *INFO:   Added 14 filler insts (cell FILL16 / prefix FILLER).
[05/25 01:19:20     89s] *INFO:   Added 11 filler insts (cell FILL8 / prefix FILLER).
[05/25 01:19:20     89s] *INFO:   Added 249 filler insts (cell FILL4 / prefix FILLER).
[05/25 01:19:20     89s] *INFO:   Added 246 filler insts (cell FILL2 / prefix FILLER).
[05/25 01:19:20     89s] *INFO:   Added 243 filler insts (cell FILL1 / prefix FILLER).
[05/25 01:19:20     89s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.120, REAL:0.124, MEM:1210.6M
[05/25 01:19:20     89s] *INFO: Total 8257 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[05/25 01:19:20     89s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.130, REAL:0.125, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1210.6M
[05/25 01:19:20     89s] For 8257 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
[05/25 01:19:20     89s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.004, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.130, REAL:0.129, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.130, REAL:0.129, MEM:1210.6M
[05/25 01:19:20     89s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.210, REAL:0.213, MEM:1208.7M
[05/25 01:19:22     90s] <CMD> zoomBox 341.27500 359.16250 402.57050 415.85900
[05/25 01:19:22     90s] <CMD> zoomBox 336.06900 352.59950 408.18200 419.30150
[05/25 01:19:24     90s] <CMD> zoomBox 329.91200 344.84550 414.75050 423.31850
[05/25 01:19:24     90s] <CMD> zoomBox 322.66800 335.72300 422.47850 428.04450
[05/25 01:19:25     90s] <CMD> zoomBox 330.51200 345.03900 415.35100 423.51250
[05/25 01:19:26     90s] <CMD> zoomBox 337.17900 352.95750 409.29250 419.66000
[05/25 01:19:26     90s] <CMD> zoomBox 342.84650 359.68800 404.14300 416.38550
[05/25 01:19:26     90s] <CMD> zoomBox 347.66400 365.40950 399.76600 413.60200
[05/25 01:19:27     90s] <CMD> zoomBox 351.75850 370.27200 396.04550 411.23600
[05/25 01:19:27     90s] <CMD> zoomBox 355.32500 372.71250 392.96900 407.53200
[05/25 01:19:27     90s] <CMD> zoomBox 360.93350 376.55050 388.13100 401.70750
[05/25 01:19:27     90s] <CMD> zoomBox 363.12350 378.04950 386.24150 399.43300
[05/25 01:19:28     90s] <CMD> zoomBox 364.98050 379.32350 384.63100 397.49950
[05/25 01:19:29     90s] <CMD> pan 0.07600 12.28400
[05/25 01:19:29     90s] <CMD> zoomBox 366.48250 378.69450 383.18550 394.14400
[05/25 01:19:29     90s] <CMD> zoomBox 367.60400 379.89050 381.80150 393.02250
[05/25 01:19:30     90s] <CMD> zoomBox 368.54900 380.90400 380.61700 392.06650
[05/25 01:19:56     91s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/25 01:19:56     91s] <CMD> verifyGeometry
[05/25 01:19:56     91s]  *** Starting Verify Geometry (MEM: 1208.7) ***
[05/25 01:19:56     91s] 
[05/25 01:19:56     91s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... Starting Verification
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... Initializing
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/25 01:19:56     91s]                   ...... bin size: 1920
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... SubArea : 1 of 64
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/25 01:19:56     91s]   VERIFY GEOMETRY ...... SubArea : 2 of 64
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... SubArea : 3 of 64
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... Cells          :  2 Viols.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 2 Viols. 0 Wrngs.
[05/25 01:19:57     92s]   VERIFY GEOMETRY ...... SubArea : 4 of 64
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... Cells          :  1 Viols.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 1 Viols. 0 Wrngs.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... SubArea : 5 of 64
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... Cells          :  6 Viols.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 6 Viols. 0 Wrngs.
[05/25 01:19:58     93s]   VERIFY GEOMETRY ...... SubArea : 6 of 64
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... Cells          :  3 Viols.
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 3 Viols. 0 Wrngs.
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... SubArea : 7 of 64
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:19:59     94s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:19:59     95s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[05/25 01:19:59     95s]   VERIFY GEOMETRY ...... SubArea : 8 of 64
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... SubArea : 9 of 64
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... SameNet        :  14 Viols.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 14 Viols. 0 Wrngs.
[05/25 01:20:00     95s]   VERIFY GEOMETRY ...... SubArea : 10 of 64
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... SameNet        :  7 Viols.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 7 Viols. 0 Wrngs.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... SubArea : 11 of 64
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... Cells          :  2 Viols.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 2 Viols. 0 Wrngs.
[05/25 01:20:01     96s]   VERIFY GEOMETRY ...... SubArea : 12 of 64
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... Cells          :  1 Viols.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 1 Viols. 0 Wrngs.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... SubArea : 13 of 64
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... Cells          :  10 Viols.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 10 Viols. 0 Wrngs.
[05/25 01:20:02     97s]   VERIFY GEOMETRY ...... SubArea : 14 of 64
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... Cells          :  6 Viols.
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 6 Viols. 0 Wrngs.
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... SubArea : 15 of 64
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... Cells          :  1 Viols.
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:03     98s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 1 Viols. 0 Wrngs.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... SubArea : 16 of 64
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... SubArea : 17 of 64
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... SameNet        :  28 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 28 Viols. 0 Wrngs.
[05/25 01:20:04     99s]   VERIFY GEOMETRY ...... SubArea : 18 of 64
[05/25 01:20:05    100s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:05    100s]   VERIFY GEOMETRY ...... SameNet        :  10 Viols.
[05/25 01:20:05    100s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:05    100s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:05    100s]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 10 Viols. 0 Wrngs.
[05/25 01:20:05    100s]   VERIFY GEOMETRY ...... SubArea : 19 of 64
[05/25 01:20:06    101s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:06    101s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:06    101s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:06    101s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:06    101s]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[05/25 01:20:06    101s]   VERIFY GEOMETRY ...... SubArea : 20 of 64
[05/25 01:20:07    102s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:07    102s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:07    102s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:07    102s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:07    102s]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[05/25 01:20:07    102s]   VERIFY GEOMETRY ...... SubArea : 21 of 64
[05/25 01:20:08    103s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:08    103s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:08    103s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:08    103s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:08    103s]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[05/25 01:20:08    103s]   VERIFY GEOMETRY ...... SubArea : 22 of 64
[05/25 01:20:08    104s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:08    104s]   VERIFY GEOMETRY ...... SameNet        :  22 Viols.
[05/25 01:20:08    104s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:08    104s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 22 Viols. 0 Wrngs.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... SubArea : 23 of 64
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... Cells          :  18 Viols.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... SameNet        :  2 Viols.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 20 Viols. 0 Wrngs.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... SubArea : 24 of 64
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... Cells          :  6 Viols.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:09    104s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:09    105s]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 6 Viols. 0 Wrngs.
[05/25 01:20:09    105s]   VERIFY GEOMETRY ...... SubArea : 25 of 64
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... SameNet        :  28 Viols.
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 28 Viols. 0 Wrngs.
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... SubArea : 26 of 64
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... SameNet        :  10 Viols.
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:10    105s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:11    106s]   VERIFY GEOMETRY ...... Sub-Area : 26 complete 10 Viols. 0 Wrngs.
[05/25 01:20:11    106s]   VERIFY GEOMETRY ...... SubArea : 27 of 64
[05/25 01:20:11    106s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:11    106s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:11    106s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:11    106s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:11    106s]   VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
[05/25 01:20:11    106s]   VERIFY GEOMETRY ...... SubArea : 28 of 64
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... SubArea : 29 of 64
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
[05/25 01:20:12    107s]   VERIFY GEOMETRY ...... SubArea : 30 of 64
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... SameNet        :  11 Viols.
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... Sub-Area : 30 complete 11 Viols. 0 Wrngs.
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... SubArea : 31 of 64
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... Cells          :  12 Viols.
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:13    108s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Sub-Area : 31 complete 13 Viols. 0 Wrngs.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... SubArea : 32 of 64
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Cells          :  4 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Sub-Area : 32 complete 4 Viols. 0 Wrngs.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... SubArea : 33 of 64
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... SameNet        :  28 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... Sub-Area : 33 complete 28 Viols. 0 Wrngs.
[05/25 01:20:14    109s]   VERIFY GEOMETRY ...... SubArea : 34 of 64
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... SameNet        :  10 Viols.
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... Sub-Area : 34 complete 10 Viols. 0 Wrngs.
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... SubArea : 35 of 64
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:15    110s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:15    111s]   VERIFY GEOMETRY ...... Sub-Area : 35 complete 0 Viols. 0 Wrngs.
[05/25 01:20:15    111s]   VERIFY GEOMETRY ...... SubArea : 36 of 64
[05/25 01:20:16    111s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:16    111s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:16    111s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:16    111s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:16    111s]   VERIFY GEOMETRY ...... Sub-Area : 36 complete 0 Viols. 0 Wrngs.
[05/25 01:20:16    111s]   VERIFY GEOMETRY ...... SubArea : 37 of 64
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... Sub-Area : 37 complete 0 Viols. 0 Wrngs.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... SubArea : 38 of 64
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... SameNet        :  11 Viols.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... Sub-Area : 38 complete 11 Viols. 0 Wrngs.
[05/25 01:20:17    112s]   VERIFY GEOMETRY ...... SubArea : 39 of 64
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... Cells          :  14 Viols.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... Sub-Area : 39 complete 15 Viols. 0 Wrngs.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... SubArea : 40 of 64
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... Cells          :  2 Viols.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... Sub-Area : 40 complete 2 Viols. 0 Wrngs.
[05/25 01:20:18    113s]   VERIFY GEOMETRY ...... SubArea : 41 of 64
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... SameNet        :  28 Viols.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... Sub-Area : 41 complete 28 Viols. 0 Wrngs.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... SubArea : 42 of 64
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... SameNet        :  12 Viols.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... Sub-Area : 42 complete 12 Viols. 0 Wrngs.
[05/25 01:20:19    114s]   VERIFY GEOMETRY ...... SubArea : 43 of 64
[05/25 01:20:20    115s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:20    115s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:20    115s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:20    115s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:20    115s]   VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
[05/25 01:20:20    115s]   VERIFY GEOMETRY ...... SubArea : 44 of 64
[05/25 01:20:21    116s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:21    116s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:21    116s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:21    116s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:21    116s]   VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
[05/25 01:20:21    116s]   VERIFY GEOMETRY ...... SubArea : 45 of 64
[05/25 01:20:22    117s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:22    117s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:22    117s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:22    117s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:22    117s]   VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
[05/25 01:20:22    117s]   VERIFY GEOMETRY ...... SubArea : 46 of 64
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... SameNet        :  23 Viols.
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... Sub-Area : 46 complete 23 Viols. 0 Wrngs.
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... SubArea : 47 of 64
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... Cells          :  4 Viols.
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... SameNet        :  3 Viols.
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:23    118s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Sub-Area : 47 complete 7 Viols. 0 Wrngs.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... SubArea : 48 of 64
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Cells          :  4 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Sub-Area : 48 complete 4 Viols. 0 Wrngs.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... SubArea : 49 of 64
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
[05/25 01:20:24    119s]   VERIFY GEOMETRY ...... SubArea : 50 of 64
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... SubArea : 51 of 64
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... Cells          :  12 Viols.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:25    120s]   VERIFY GEOMETRY ...... Sub-Area : 51 complete 12 Viols. 0 Wrngs.
[05/25 01:20:25    121s]   VERIFY GEOMETRY ...... SubArea : 52 of 64
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... Cells          :  6 Viols.
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... Sub-Area : 52 complete 6 Viols. 0 Wrngs.
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... SubArea : 53 of 64
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... Cells          :  12 Viols.
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:26    121s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... Sub-Area : 53 complete 12 Viols. 0 Wrngs.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... SubArea : 54 of 64
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... Cells          :  6 Viols.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... Sub-Area : 54 complete 6 Viols. 0 Wrngs.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... SubArea : 55 of 64
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:27    122s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... SubArea : 56 of 64
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... SubArea : 57 of 64
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... SubArea : 58 of 64
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
[05/25 01:20:28    123s]   VERIFY GEOMETRY ...... SubArea : 59 of 64
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Cells          :  4 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Sub-Area : 59 complete 4 Viols. 0 Wrngs.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... SubArea : 60 of 64
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Cells          :  2 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Sub-Area : 60 complete 2 Viols. 0 Wrngs.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... SubArea : 61 of 64
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Cells          :  4 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Sub-Area : 61 complete 4 Viols. 0 Wrngs.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... SubArea : 62 of 64
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Cells          :  2 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:29    124s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Sub-Area : 62 complete 2 Viols. 0 Wrngs.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... SubArea : 63 of 64
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Sub-Area : 63 complete 0 Viols. 0 Wrngs.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... SubArea : 64 of 64
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/25 01:20:30    125s]   VERIFY GEOMETRY ...... Sub-Area : 64 complete 0 Viols. 0 Wrngs.
[05/25 01:20:30    125s] VG: elapsed time: 34.00
[05/25 01:20:30    125s] Begin Summary ...
[05/25 01:20:30    125s]   Cells       : 32
[05/25 01:20:30    125s]   SameNet     : 249
[05/25 01:20:30    125s]   Wiring      : 0
[05/25 01:20:30    125s]   Antenna     : 0
[05/25 01:20:30    125s]   Short       : 112
[05/25 01:20:30    125s]   Overlap     : 0
[05/25 01:20:30    125s] End Summary
[05/25 01:20:30    125s] 
[05/25 01:20:30    125s]   Verification Complete : 393 Viols.  0 Wrngs.
[05/25 01:20:30    125s] 
[05/25 01:20:30    125s] **********End: VERIFY GEOMETRY**********
[05/25 01:20:30    125s]  *** verify geometry (CPU: 0:00:34.0  MEM: 308.6M)
[05/25 01:20:30    125s] 
[05/25 01:20:30    125s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/25 01:20:53    126s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/25 01:20:53    126s] VERIFY_CONNECTIVITY use new engine.
[05/25 01:20:53    126s] 
[05/25 01:20:53    126s] ******** Start: VERIFY CONNECTIVITY ********
[05/25 01:20:53    126s] Start Time: Wed May 25 01:20:53 2022
[05/25 01:20:53    126s] 
[05/25 01:20:53    126s] Design Name: top
[05/25 01:20:53    126s] Database Units: 2000
[05/25 01:20:53    126s] Design Boundary: (0.0000, 0.0000) (931.8000, 960.2900)
[05/25 01:20:53    126s] Error Limit = 1000; Warning Limit = 50
[05/25 01:20:53    126s] Check all nets
[05/25 01:20:53    126s] Net vddc: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[05/25 01:20:53    126s] Net vddo: no routing.
[05/25 01:20:53    126s] Net vssc: has special routes with opens.
[05/25 01:20:53    126s] Net vsso: no routing.
[05/25 01:20:53    126s] 
[05/25 01:20:53    126s] Begin Summary 
[05/25 01:20:53    126s]     2 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
[05/25 01:20:53    126s]     1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[05/25 01:20:53    126s]     31 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[05/25 01:20:53    126s]     4 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/25 01:20:53    126s]     38 total info(s) created.
[05/25 01:20:53    126s] End Summary
[05/25 01:20:53    126s] 
[05/25 01:20:53    126s] End Time: Wed May 25 01:20:53 2022
[05/25 01:20:53    126s] Time Elapsed: 0:00:00.0
[05/25 01:20:53    126s] 
[05/25 01:20:53    126s] ******** End: VERIFY CONNECTIVITY ********
[05/25 01:20:53    126s]   Verification Complete : 38 Viols.  0 Wrngs.
[05/25 01:20:53    126s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/25 01:20:53    126s] 
[05/25 01:21:30    128s] <CMD> set dbgLefDefOutVersion 5.8
[05/25 01:21:30    128s] <CMD> global dbgLefDefOutVersion
[05/25 01:21:30    128s] <CMD> set dbgLefDefOutVersion 5.8
[05/25 01:21:30    128s] <CMD> defOut -floorplan -netlist -routing top.def
[05/25 01:21:30    128s] Writing DEF file 'top.def', current time is Wed May 25 01:21:30 2022 ...
[05/25 01:21:30    128s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/25 01:21:30    128s] DEF file 'top.def' is written, current time is Wed May 25 01:21:30 2022 ...
[05/25 01:21:30    128s] <CMD> set dbgLefDefOutVersion 5.8
[05/25 01:21:30    128s] <CMD> set dbgLefDefOutVersion 5.8
[05/25 01:21:41    128s] **ERROR: (IMPSYT-16325):	Floorplan has no partitions.
[05/25 01:21:52    129s] <CMD> saveFPlan top.fp
[05/25 01:22:06    129s] Save Adaptive View Pruing View Names to Text file
[05/25 01:22:06    129s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1517.4M) ***
[05/25 01:22:15    130s] <CMD> saveTestcase
[05/25 01:22:15    130s] #% Begin save design ... (date=05/25 01:22:15, mem=964.2M)
[05/25 01:22:15    130s] % Begin Save ccopt configuration ... (date=05/25 01:22:15, mem=966.2M)
[05/25 01:22:15    130s] % End Save ccopt configuration ... (date=05/25 01:22:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=967.1M, current mem=967.1M)
[05/25 01:22:15    130s] % Begin Save netlist data ... (date=05/25 01:22:15, mem=967.1M)
[05/25 01:22:15    130s] Writing Binary DB to /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/top.v.bin in single-threaded mode...
[05/25 01:22:15    130s] % End Save netlist data ... (date=05/25 01:22:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=967.1M, current mem=967.1M)
[05/25 01:22:15    130s] Saving congestion map file /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/top.route.congmap.gz ...
[05/25 01:22:15    130s] % Begin Save AAE data ... (date=05/25 01:22:15, mem=967.7M)
[05/25 01:22:15    130s] Saving AAE Data ...
[05/25 01:22:15    130s] % End Save AAE data ... (date=05/25 01:22:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=967.8M, current mem=967.8M)
[05/25 01:22:15    130s] % Begin Save clock tree data ... (date=05/25 01:22:15, mem=968.1M)
[05/25 01:22:15    130s] % End Save clock tree data ... (date=05/25 01:22:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.1M, current mem=968.1M)
[05/25 01:22:15    130s] Saving preference file /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/gui.pref.tcl ...
[05/25 01:22:15    130s] Saving mode setting ...
[05/25 01:22:15    130s] Saving global file ...
[05/25 01:22:15    130s] % Begin Save floorplan data ... (date=05/25 01:22:15, mem=968.5M)
[05/25 01:22:15    130s] Saving floorplan file ...
[05/25 01:22:15    130s] % End Save floorplan data ... (date=05/25 01:22:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.5M, current mem=968.5M)
[05/25 01:22:15    130s] Saving PG file /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/top.pg.gz
[05/25 01:22:15    130s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1292.4M) ***
[05/25 01:22:15    130s] Saving Drc markers ...
[05/25 01:22:15    130s] ... 431 markers are saved ...
[05/25 01:22:15    130s] ... 393 geometry drc markers are saved ...
[05/25 01:22:15    130s] ... 0 antenna drc markers are saved ...
[05/25 01:22:15    130s] % Begin Save placement data ... (date=05/25 01:22:15, mem=968.6M)
[05/25 01:22:15    130s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/25 01:22:15    130s] Save Adaptive View Pruing View Names to Binary file
[05/25 01:22:15    130s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1295.4M) ***
[05/25 01:22:15    130s] % End Save placement data ... (date=05/25 01:22:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.6M, current mem=968.6M)
[05/25 01:22:16    130s] % Begin Save routing data ... (date=05/25 01:22:15, mem=968.6M)
[05/25 01:22:16    130s] Saving route file ...
[05/25 01:22:16    130s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1292.4M) ***
[05/25 01:22:16    130s] % End Save routing data ... (date=05/25 01:22:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.8M, current mem=968.8M)
[05/25 01:22:16    130s] Saving property file /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/top.prop
[05/25 01:22:16    130s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1295.4M) ***
[05/25 01:22:16    130s] #Saving pin access data to file /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/top.apa ...
[05/25 01:22:16    130s] #
[05/25 01:22:16    130s] % Begin Save power constraints data ... (date=05/25 01:22:16, mem=969.6M)
[05/25 01:22:16    130s] % End Save power constraints data ... (date=05/25 01:22:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=969.7M, current mem=969.7M)
[05/25 01:22:16    130s] #% End save design ... (date=05/25 01:22:16, total cpu=0:00:00.3, real=0:00:01.0, peak res=969.7M, current mem=969.7M)
[05/25 01:22:16    130s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 01:22:16    130s] 
[05/25 01:22:16    130s] Copying timing libraries...
[05/25 01:22:16    130s] .
[05/25 01:22:16    130s] Copying LEF files...
[05/25 01:22:16    130s] ...
[05/25 01:22:16    130s] Copying IO File...
[05/25 01:22:16    130s] Creating testcase.csh file...
[05/25 01:22:16    130s] Copying Constraints file(s)...
[05/25 01:22:16    130s] Modifying Post File /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/top.mode ...
[05/25 01:22:16    130s] Modifying View File...
[05/25 01:22:16    130s] Updating MMMC files...
[05/25 01:22:16    130s] Creating testcase.tcl script...
[05/25 01:22:16    130s] Modifying Init File /local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/top.globals ...
[05/25 01:22:16    130s] Copying top.save.io...
[05/25 01:22:16    130s] Copying genus_invs_des/genus.v...
[05/25 01:22:16    130s] Copying top...
[05/25 01:22:17    131s] Modifying Power Constraints File...
[05/25 01:22:17    131s] Copying log and command files...
[05/25 01:22:17    131s] **ERROR: (IMPIMEX-7328):	Saved side file '/local/users/r10021492/Documents/BuslaevMR/cadence/che/syn/testcase/design/top.enc.dat/genus._default_constraint_mode_.sdc' is not registered. Please contact your PE to make the decision, if the file is really needed, contact design import/export to get it registered.
[05/25 01:22:19    131s] **ERROR: Save Testcase failed.
[05/25 01:22:23    131s] <CMD> zoomBox 367.90100 379.24000 382.09900 392.37250
[05/25 01:22:23    131s] <CMD> zoomBox 366.23600 374.97150 385.88750 393.14850
[05/25 01:22:30    131s] <CMD> saveNetlist top.v
[05/25 01:22:30    131s] Writing Netlist "top.v" ...
[05/25 01:23:03    133s] <CMD> saveDesign top
[05/25 01:23:03    133s] #% Begin save design ... (date=05/25 01:23:03, mem=975.0M)
[05/25 01:23:03    133s] % Begin Save ccopt configuration ... (date=05/25 01:23:03, mem=975.0M)
[05/25 01:23:03    133s] % End Save ccopt configuration ... (date=05/25 01:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[05/25 01:23:03    133s] % Begin Save netlist data ... (date=05/25 01:23:03, mem=975.0M)
[05/25 01:23:03    133s] Writing Binary DB to top.dat.tmp/top.v.bin in single-threaded mode...
[05/25 01:23:03    133s] % End Save netlist data ... (date=05/25 01:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[05/25 01:23:03    133s] Saving congestion map file top.dat.tmp/top.route.congmap.gz ...
[05/25 01:23:04    133s] % Begin Save AAE data ... (date=05/25 01:23:04, mem=975.0M)
[05/25 01:23:04    133s] Saving AAE Data ...
[05/25 01:23:04    133s] % End Save AAE data ... (date=05/25 01:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[05/25 01:23:04    133s] % Begin Save clock tree data ... (date=05/25 01:23:04, mem=975.0M)
[05/25 01:23:04    133s] % End Save clock tree data ... (date=05/25 01:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[05/25 01:23:04    133s] Saving preference file top.dat.tmp/gui.pref.tcl ...
[05/25 01:23:04    133s] Saving mode setting ...
[05/25 01:23:04    133s] Saving global file ...
[05/25 01:23:04    133s] % Begin Save floorplan data ... (date=05/25 01:23:04, mem=975.0M)
[05/25 01:23:04    133s] Saving floorplan file ...
[05/25 01:23:04    133s] % End Save floorplan data ... (date=05/25 01:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[05/25 01:23:04    133s] Saving PG file top.dat.tmp/top.pg.gz
[05/25 01:23:04    133s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1292.6M) ***
[05/25 01:23:04    133s] Saving Drc markers ...
[05/25 01:23:04    133s] ... 431 markers are saved ...
[05/25 01:23:04    133s] ... 393 geometry drc markers are saved ...
[05/25 01:23:04    133s] ... 0 antenna drc markers are saved ...
[05/25 01:23:04    133s] % Begin Save placement data ... (date=05/25 01:23:04, mem=975.0M)
[05/25 01:23:04    133s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/25 01:23:04    133s] Save Adaptive View Pruing View Names to Binary file
[05/25 01:23:04    133s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1295.6M) ***
[05/25 01:23:04    133s] % End Save placement data ... (date=05/25 01:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[05/25 01:23:04    133s] % Begin Save routing data ... (date=05/25 01:23:04, mem=975.0M)
[05/25 01:23:04    133s] Saving route file ...
[05/25 01:23:04    133s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1292.6M) ***
[05/25 01:23:04    133s] % End Save routing data ... (date=05/25 01:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[05/25 01:23:04    133s] Saving property file top.dat.tmp/top.prop
[05/25 01:23:04    133s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1295.6M) ***
[05/25 01:23:04    133s] #Saving pin access data to file top.dat.tmp/top.apa ...
[05/25 01:23:04    133s] #
[05/25 01:23:04    133s] % Begin Save power constraints data ... (date=05/25 01:23:04, mem=975.0M)
[05/25 01:23:04    133s] % End Save power constraints data ... (date=05/25 01:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.0M, current mem=975.0M)
[05/25 01:23:05    134s] Generated self-contained design top.dat.tmp
[05/25 01:23:05    134s] #% End save design ... (date=05/25 01:23:05, total cpu=0:00:01.3, real=0:00:02.0, peak res=977.1M, current mem=977.1M)
[05/25 01:23:05    134s] *** Message Summary: 0 warning(s), 0 error(s)
[05/25 01:23:05    134s] 
[05/25 01:23:08    134s] <CMD> zoomBox 364.24850 372.84450 387.36800 394.22950
[05/25 01:23:08    134s] <CMD> zoomBox 361.93100 370.35850 389.13100 395.51750
[05/25 01:23:09    134s] <CMD> zoomBox 356.01100 364.00650 393.65850 398.82900
[05/25 01:23:10    134s] <CMD> pan 3.06850 12.96300
[05/25 01:23:11    134s] <CMD> zoomBox 356.54400 365.01200 400.83500 405.97950
[05/25 01:23:11    134s] <CMD> zoomBox 353.55100 360.35050 405.65800 408.54800
[05/25 01:23:11    134s] <CMD> zoomBox 350.02950 354.86650 411.33200 411.56950
[05/25 01:23:12    135s] <CMD> zoomBox 340.98300 340.82500 425.83050 419.30600
[05/25 01:23:12    135s] <CMD> zoomBox 335.23000 331.89550 435.05050 424.22600
[05/25 01:23:12    135s] <CMD> zoomBox 328.46200 321.39000 445.89750 430.01400
[05/25 01:23:13    135s] <CMD> zoomBox 320.47250 309.03050 458.63200 436.82350
[05/25 01:23:13    135s] <CMD> zoomBox 311.07300 294.49000 473.61400 444.83500
[05/25 01:23:13    135s] <CMD> zoomBox 300.01500 277.38300 491.24000 454.26000
[05/25 01:23:14    135s] <CMD> zoomBox 271.70050 233.58100 536.37200 478.39350
[05/25 01:23:14    135s] <CMD> zoomBox 253.69400 205.72600 565.07250 493.74100
[05/25 01:23:14    135s] <CMD> zoomBox 232.51000 172.95550 598.83800 511.79700
[05/25 01:23:14    135s] <CMD> zoomBox 207.58800 134.40150 638.56250 533.03900
[05/25 01:23:15    135s] <CMD> zoomBox 178.07150 89.04400 685.10050 558.02950
[05/25 01:23:15    135s] <CMD> zoomBox 102.49250 -27.09550 804.26300 622.01950
[05/25 01:23:16    135s] <CMD> zoomBox 54.42950 -100.95250 880.04200 662.71250
[05/25 01:23:17    135s] <CMD> pan 17.08900 -106.25100
[05/25 01:23:18    135s] <CMD> zoomBox 71.51800 62.72800 773.28900 711.84350
[05/25 01:23:19    135s] <CMD> zoomBox 128.30400 130.13600 724.80950 681.88450
[05/25 01:23:22    135s] <CMD> pan -40.89900 174.68750
[05/25 01:23:22    135s] <CMD> zoomBox 128.38050 339.68450 635.41050 808.67100
[05/25 01:23:22    135s] <CMD> zoomBox 163.80050 368.51250 594.77600 767.15100
[05/25 01:23:23    135s] <CMD> zoomBox 193.90700 392.93250 560.23650 731.77550
[05/25 01:23:23    135s] <CMD> zoomBox 219.49800 413.68950 530.87800 701.70600
[05/25 01:23:23    135s] <CMD> zoomBox 241.25050 431.33300 505.92350 676.14700
[05/25 01:23:23    135s] <CMD> zoomBox 259.74000 446.33000 484.71200 654.42200
[05/25 01:23:23    136s] <CMD> zoomBox 280.17050 455.32300 471.39700 632.20150
[05/25 01:23:24    136s] <CMD> zoomBox 297.46200 462.93000 460.00500 613.27700
[05/25 01:23:24    136s] <CMD> zoomBox 312.09700 469.36400 450.25900 597.15950
[05/25 01:23:24    136s] <CMD> zoomBox 324.34950 474.80650 441.78700 583.43250
[05/25 01:23:25    136s] <CMD> pan 8.96350 100.62600
[05/25 01:23:41    136s] <CMD> set dbgLefDefOutVersion 5.8
[05/25 01:23:41    136s] <CMD> global dbgLefDefOutVersion
[05/25 01:23:41    136s] <CMD> set dbgLefDefOutVersion 5.8
[05/25 01:23:41    136s] <CMD> defOut -floorplan -netlist -routing top.def
[05/25 01:23:41    136s] Writing DEF file 'top.def', current time is Wed May 25 01:23:41 2022 ...
[05/25 01:23:41    136s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/25 01:23:41    137s] DEF file 'top.def' is written, current time is Wed May 25 01:23:41 2022 ...
[05/25 01:23:41    137s] <CMD> set dbgLefDefOutVersion 5.8
[05/25 01:23:41    137s] <CMD> set dbgLefDefOutVersion 5.8
[05/25 01:23:54    137s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed May 25 01:23:54 2022
  Total CPU time:     0:02:18
  Total real time:    0:21:51
  Peak memory (main): 1521.34MB

[05/25 01:23:54    137s] 
[05/25 01:23:54    137s] *** Memory Usage v#1 (Current mem = 1303.020M, initial mem = 256.684M) ***
[05/25 01:23:54    137s] 
[05/25 01:23:54    137s] *** Summary of all messages that are not suppressed in this session:
[05/25 01:23:54    137s] Severity  ID               Count  Summary                                  
[05/25 01:23:54    137s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[05/25 01:23:54    137s] WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/25 01:23:54    137s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/25 01:23:54    137s] ERROR     IMPFP-3352           1  Cell %s not found.                       
[05/25 01:23:54    137s] WARNING   IMPFP-325            9  Floorplan of the design is resized. All ...
[05/25 01:23:54    137s] WARNING   IMPFP-3961          44  The techSite '%s' has no related standar...
[05/25 01:23:54    137s] WARNING   IMPEXT-2766         11  The sheet resistance for layer %s is not...
[05/25 01:23:54    137s] WARNING   IMPEXT-2773         11  The via resistance between layers %s and...
[05/25 01:23:54    137s] ERROR     IMPSYT-6578          2  %s                                       
[05/25 01:23:54    137s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[05/25 01:23:54    137s] ERROR     IMPSYT-16325         2  Floorplan has no partitions.             
[05/25 01:23:54    137s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[05/25 01:23:54    137s] ERROR     IMPSYC-194           1  Incorrect usage for command '%s'.        
[05/25 01:23:54    137s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/25 01:23:54    137s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/25 01:23:54    137s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[05/25 01:23:54    137s] WARNING   IMPPP-149            1  Half grid on layer %s is not on manufact...
[05/25 01:23:54    137s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[05/25 01:23:54    137s] WARNING   IMPSR-1256           1  Cannot find any CORE class pad pin of ne...
[05/25 01:23:54    137s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/25 01:23:54    137s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/25 01:23:54    137s] WARNING   IMPSP-9057           1  Fillers being added in a FIXED mode to t...
[05/25 01:23:54    137s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/25 01:23:54    137s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[05/25 01:23:54    137s] ERROR     IMPIMEX-7328         1  Saved side file '%s' is not registered. ...
[05/25 01:23:54    137s] WARNING   TCLCMD-1041          1  current_design should use the top cell a...
[05/25 01:23:54    137s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/25 01:23:54    137s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[05/25 01:23:54    137s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/25 01:23:54    137s] *** Message Summary: 160 warning(s), 9 error(s)
[05/25 01:23:54    137s] 
[05/25 01:23:54    137s] --- Ending "Innovus" (totcpu=0:02:18, real=0:21:50, mem=1303.0M) ---
