Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\0DEPOTS\ENSEA\3DN_SocTP\SysHdwTP.qsys --block-symbol-file --output-directory=C:\0DEPOTS\ENSEA\3DN_SocTP\SysHdwTP --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading 3DN_SocTP/SysHdwTP.qsys
Progress: Reading input file
Progress: Adding CLOCK [clock_source 18.1]
Progress: Parameterizing module CLOCK
Progress: Adding IP7Seg [seg7_if 1.0]
Progress: Parameterizing module IP7Seg
Progress: Adding IP_Boutons [altera_avalon_pio 18.1]
Progress: Parameterizing module IP_Boutons
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding MEMOIRE [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MEMOIRE
Progress: Adding NIOS [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: SysHdwTP.seg7_if: TOP_LEVEL_HDL_MODULE automatically set to seg7_if
Info: SysHdwTP.IP_Boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SysHdwTP.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\0DEPOTS\ENSEA\3DN_SocTP\SysHdwTP.qsys --synthesis=VERILOG --output-directory=C:\0DEPOTS\ENSEA\3DN_SocTP\SysHdwTP\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading 3DN_SocTP/SysHdwTP.qsys
Progress: Reading input file
Progress: Adding CLOCK [clock_source 18.1]
Progress: Parameterizing module CLOCK
Progress: Adding IP7Seg [seg7_if 1.0]
Progress: Parameterizing module IP7Seg
Progress: Adding IP_Boutons [altera_avalon_pio 18.1]
Progress: Parameterizing module IP_Boutons
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding MEMOIRE [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MEMOIRE
Progress: Adding NIOS [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: SysHdwTP.seg7_if: TOP_LEVEL_HDL_MODULE automatically set to seg7_if
Info: SysHdwTP.IP_Boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SysHdwTP.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SysHdwTP: Generating SysHdwTP "SysHdwTP" for QUARTUS_SYNTH
Info: IP7Seg: "SysHdwTP" instantiated seg7_if "IP7Seg"
Info: IP_Boutons: Starting RTL generation for module 'SysHdwTP_IP_Boutons'
Info: IP_Boutons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SysHdwTP_IP_Boutons --dir=C:/Users/pwi/AppData/Local/Temp/alt8348_1991794151159162776.dir/0005_IP_Boutons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pwi/AppData/Local/Temp/alt8348_1991794151159162776.dir/0005_IP_Boutons_gen//SysHdwTP_IP_Boutons_component_configuration.pl  --do_build_sim=0  ]
Info: IP_Boutons: Done RTL generation for module 'SysHdwTP_IP_Boutons'
Info: IP_Boutons: "SysHdwTP" instantiated altera_avalon_pio "IP_Boutons"
Info: JTAG: Starting RTL generation for module 'SysHdwTP_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SysHdwTP_JTAG --dir=C:/Users/pwi/AppData/Local/Temp/alt8348_1991794151159162776.dir/0006_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pwi/AppData/Local/Temp/alt8348_1991794151159162776.dir/0006_JTAG_gen//SysHdwTP_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'SysHdwTP_JTAG'
Info: JTAG: "SysHdwTP" instantiated altera_avalon_jtag_uart "JTAG"
Info: MEMOIRE: Starting RTL generation for module 'SysHdwTP_MEMOIRE'
Info: MEMOIRE:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SysHdwTP_MEMOIRE --dir=C:/Users/pwi/AppData/Local/Temp/alt8348_1991794151159162776.dir/0007_MEMOIRE_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/pwi/AppData/Local/Temp/alt8348_1991794151159162776.dir/0007_MEMOIRE_gen//SysHdwTP_MEMOIRE_component_configuration.pl  --do_build_sim=0  ]
Info: MEMOIRE: Done RTL generation for module 'SysHdwTP_MEMOIRE'
Info: MEMOIRE: "SysHdwTP" instantiated altera_avalon_onchip_memory2 "MEMOIRE"
Info: NIOS: "SysHdwTP" instantiated altera_nios2_gen2 "NIOS"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SysHdwTP" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SysHdwTP" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SysHdwTP" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SysHdwTP_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SysHdwTP_NIOS_cpu --dir=C:/Users/pwi/AppData/Local/Temp/alt8348_1991794151159162776.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/pwi/AppData/Local/Temp/alt8348_1991794151159162776.dir/0010_cpu_gen//SysHdwTP_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.03.27 10:44:53 (*) Starting Nios II generation
Info: cpu: # 2020.03.27 10:44:53 (*)   Checking for plaintext license.
Info: cpu: # 2020.03.27 10:44:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.03.27 10:44:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.03.27 10:44:54 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.03.27 10:44:54 (*)   Plaintext license not found.
Info: cpu: # 2020.03.27 10:44:54 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.03.27 10:44:55 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.03.27 10:44:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.03.27 10:44:55 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.03.27 10:44:55 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.03.27 10:44:55 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.03.27 10:44:55 (*)   Creating all objects for CPU
Info: cpu: # 2020.03.27 10:44:55 (*)     Testbench
Info: cpu: # 2020.03.27 10:44:56 (*)     Instruction decoding
Info: cpu: # 2020.03.27 10:44:56 (*)       Instruction fields
Info: cpu: # 2020.03.27 10:44:56 (*)       Instruction decodes
Info: cpu: # 2020.03.27 10:44:56 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.03.27 10:44:56 (*)       Instruction controls
Info: cpu: # 2020.03.27 10:44:56 (*)     Pipeline frontend
Info: cpu: # 2020.03.27 10:44:57 (*)     Pipeline backend
Info: cpu: # 2020.03.27 10:45:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.03.27 10:45:02 (*)   Creating encrypted RTL
Info: cpu: # 2020.03.27 10:45:03 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SysHdwTP_NIOS_cpu'
Info: cpu: "NIOS" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOS_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: NIOS_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NIOS_data_master_limiter"
Info: Reusing file C:/0DEPOTS/ENSEA/3DN_SocTP/SysHdwTP/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/0DEPOTS/ENSEA/3DN_SocTP/SysHdwTP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/0DEPOTS/ENSEA/3DN_SocTP/SysHdwTP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/0DEPOTS/ENSEA/3DN_SocTP/SysHdwTP/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SysHdwTP: Done "SysHdwTP" with 30 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
