{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "9f7629ea",
   "metadata": {},
   "source": [
    "# Testing DESIGNR's truth table function "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "eb5d9a4e",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "import json\n",
    "from dgd.utils.utils5 import *\n",
    "from itertools import cycle\n",
    "import matplotlib.cm as cm\n",
    "import os\n",
    "import networkx as nx\n",
    "import pydot\n",
    "import matplotlib.pyplot as plt\n",
    "#import pygraphviz as pgv\n",
    "import json5 as json  # Import json5 instead of json\n",
    "import re"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "87a7392f",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_2521555/3777615979.py:1: DeprecationWarning: Importing display from IPython.core.display is deprecated since IPython 7.14, please import from IPython display\n",
      "  from IPython.core.display import display, HTML\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<style>.container { width:100% !important; }</style>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from IPython.core.display import display, HTML\n",
    "display(HTML(\"<style>.container { width:100% !important; }</style>\"))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5696f90c",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "23720dfa",
   "metadata": {},
   "outputs": [],
   "source": [
    "input_signals_list_binary_3_input = [\n",
    "    {0: 0, 1: 0, 2: 0},  # First set of input signals\n",
    "    {0: 0, 1: 0, 2: 1},  # Second set of input signals\n",
    "    {0: 0, 1: 1, 2: 0},  # Third set of input signals\n",
    "    {0: 0, 1: 1, 2: 1},  # First set of input signals\n",
    "    {0: 1, 1: 0, 2: 0},  # Second set of input signals\n",
    "    {0: 1, 1: 0, 2: 1},  # Third set of input signals    \n",
    "    {0: 1, 1: 1, 2: 0},  # Second set of input signals\n",
    "    {0: 1, 1: 1, 2: 1},  # Third set of input signals  \n",
    "]   \n",
    "\n",
    "input_signals_list_binary_4_input = [\n",
    "    {0: 0, 1: 0, 2: 0, 3: 0},  \n",
    "    {0: 0, 1: 0, 2: 0, 3: 1},  \n",
    "    {0: 0, 1: 0, 2: 1, 3: 0}, \n",
    "    {0: 0, 1: 0, 2: 1, 3: 1}, \n",
    "    {0: 0, 1: 1, 2: 0, 3: 0},  \n",
    "    {0: 0, 1: 1, 2: 0, 3: 1},    \n",
    "    {0: 0, 1: 1, 2: 1, 3: 0},  \n",
    "    {0: 0, 1: 1, 2: 1, 3: 1}, \n",
    "    {0: 1, 1: 0, 2: 0, 3: 0},  \n",
    "    {0: 1, 1: 0, 2: 0, 3: 1},  \n",
    "    {0: 1, 1: 0, 2: 1, 3: 0}, \n",
    "    {0: 1, 1: 0, 2: 1, 3: 1}, \n",
    "    {0: 1, 1: 1, 2: 0, 3: 0},  \n",
    "    {0: 1, 1: 1, 2: 0, 3: 1},    \n",
    "    {0: 1, 1: 1, 2: 1, 3: 0},  \n",
    "    {0: 1, 1: 1, 2: 1, 3: 1},     \n",
    "]   \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "cc8f520a",
   "metadata": {},
   "outputs": [],
   "source": [
    "def convert_folder_to_dags(folder_path):\n",
    "    graphs = {}\n",
    "    # Walk through each directory in the folder\n",
    "    for root, dirs, files in os.walk(folder_path):\n",
    "        for file in files:\n",
    "            if file.endswith(\"_outputNetlist.json\"):\n",
    "                full_path = os.path.join(root, file)\n",
    "                print(f\"Processing file: {full_path}\")  # Print the file being processed\n",
    "                data = load_json_file(full_path)\n",
    "                graph = create_dag_from_json(data)\n",
    "                # Use the directory name as the key for the graph\n",
    "                dir_name = os.path.basename(root)\n",
    "                graphs[dir_name] = graph\n",
    "    return graphs\n",
    "\n",
    "def load_json_file(filename):\n",
    "    with open(filename, 'r') as file:\n",
    "        file_content = file.read()\n",
    "        # Fix trailing commas in JSON objects and arrays\n",
    "        file_content = re.sub(r',(\\s*[\\]}])', r'\\1', file_content)\n",
    "        # Additional cleanup: Ensure no trailing commas at the end of the entire JSON content\n",
    "        file_content = re.sub(r',\\s*\\Z', '', file_content)\n",
    "        data = json.loads(file_content)\n",
    "    return data\n",
    "\n",
    "def create_dag_from_json(data):\n",
    "    G = nx.DiGraph()\n",
    "    # Add nodes to the graph\n",
    "    for node in data['nodes']:\n",
    "        G.add_node(node['name'], nodeType=node['nodeType'], deviceName=node['deviceName'])\n",
    "    # Add edges to the graph\n",
    "    for edge in data['edges']:\n",
    "        G.add_edge(edge['src'], edge['dst'], name=edge['name'])\n",
    "    return G\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "2ade79fd",
   "metadata": {},
   "outputs": [],
   "source": [
    "def topology_plot_with_attrs(G, node_attr = None, edge_attr = None, seed = 42):\n",
    "\n",
    "    if node_attr is None:\n",
    "        first_node_attrs = next(iter(G.nodes(data=True)), (None, {}))[1]\n",
    "        node_attr = next(iter(first_node_attrs), None)\n",
    "\n",
    "    if edge_attr is None:\n",
    "        for _, _, d in G.edges(data=True):\n",
    "            if d:\n",
    "                edge_attr = next(iter(d))\n",
    "                break\n",
    "\n",
    "    pos = nx.spring_layout(G, seed=seed)\n",
    "    plt.figure(figsize=(5, 5)); plt.axis(\"off\")\n",
    "\n",
    "    node_labels = {}\n",
    "    default_colour = \"lightblue\"          \n",
    "    node_colors   = default_colour\n",
    "\n",
    "    if node_attr is not None:\n",
    "        values = [G.nodes[n].get(node_attr) for n in G.nodes()]\n",
    "\n",
    "\n",
    "        if all(isinstance(v, (int, float)) for v in values if v is not None):\n",
    "            norm = mcolors.Normalize(vmin=min(values), vmax=max(values))\n",
    "            cmap = cm.get_cmap(\"viridis\")\n",
    "            node_colors = [cmap(norm(v)) for v in values]\n",
    "\n",
    "\n",
    "        else:\n",
    "            present_vals = {v for v in values if v is not None}\n",
    "\n",
    "            unique_vals  = sorted(present_vals, key=lambda x: str(x))\n",
    "\n",
    "            palette     = cycle(cm.tab20.colors)\n",
    "            colour_map  = {val: next(palette) for val in unique_vals}\n",
    "            missing_col = \"#d3d3d3\"                     # grey for None\n",
    "            node_colors = [colour_map.get(v, missing_col) for v in values]\n",
    "\n",
    "\n",
    "        for n in G.nodes():\n",
    "            val = G.nodes[n].get(node_attr)\n",
    "            node_labels[n] = f\"{n}\\n{node_attr}={val}\"\n",
    "\n",
    "    else:\n",
    "        node_labels = {n: n for n in G.nodes()}\n",
    "\n",
    "\n",
    "    nx.draw_networkx_nodes(G, pos, node_color=node_colors, node_size=400)\n",
    "    nx.draw_networkx_edges(G, pos, arrows=G.is_directed())\n",
    "    nx.draw_networkx_labels(G, pos, labels=node_labels, font_size=8)\n",
    "\n",
    "    '''\n",
    "    if edge_attr is not None:\n",
    "        edge_labels = {\n",
    "            (u, v): f\"{edge_attr}={d.get(edge_attr)}\"\n",
    "            for u, v, d in G.edges(data=True) if edge_attr in d\n",
    "        }\n",
    "        nx.draw_networkx_edge_labels(G, pos, edge_labels=edge_labels, font_size=7)\n",
    "    '''\n",
    "\n",
    "    if node_attr and not all(isinstance(v, (int, float)) for v in values if v is not None):\n",
    "        handles = [\n",
    "            plt.Line2D([0], [0], marker=\"o\", color=\"w\",\n",
    "                       markerfacecolor=colour_map[val], markersize=8,\n",
    "                       label=str(val))\n",
    "            for val in unique_vals\n",
    "        ]\n",
    "        if any(v is None for v in values):\n",
    "            handles.append(\n",
    "                plt.Line2D([0], [0], marker=\"o\", color=\"w\",\n",
    "                           markerfacecolor=missing_col, markersize=8,\n",
    "                           label=\"None\")\n",
    "            )\n",
    "        plt.legend(title=node_attr, handles=handles,\n",
    "                   bbox_to_anchor=(1.05, 1), loc=\"upper left\")\n",
    "\n",
    "    plt.tight_layout(); plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "1773ddf3",
   "metadata": {},
   "outputs": [],
   "source": [
    "def _json_node_index(json_data):\n",
    "    \"\"\"Map node name -> dict with nodeType and deviceName (from JSON only).\"\"\"\n",
    "    return {\n",
    "        n.get(\"name\"): {\n",
    "            \"nodeType\": n.get(\"nodeType\"),\n",
    "            \"deviceName\": n.get(\"deviceName\"),\n",
    "        }\n",
    "        for n in json_data.get(\"nodes\", [])\n",
    "    }\n",
    "\n",
    "def _parse_device_name(device_name):\n",
    "    \"\"\"\n",
    "    Parse a Cello device name like 'B3_BM3R1' -> ('B3', 'BM3R1').\n",
    "    Returns None for sensors/reporters/unset.\n",
    "    \"\"\"\n",
    "    if not device_name:\n",
    "        return None\n",
    "    dn = device_name.lower()\n",
    "    if \"sensor\" in dn or \"reporter\" in dn:\n",
    "        return None\n",
    "    parts = device_name.split(\"_\")\n",
    "    if len(parts) >= 2:\n",
    "        return parts[0].strip(), parts[-1].strip()\n",
    "    return None\n",
    "\n",
    "def assign_parts_from_json_repressors(\n",
    "    G: nx.DiGraph,\n",
    "    json_data: dict,\n",
    "    df: pd.DataFrame,\n",
    "    *,\n",
    "    topological_sort: bool = False,\n",
    "    strict: bool = True,\n",
    "    verbose: bool = False,\n",
    "):\n",
    "    \"\"\"\n",
    "    Assign part parameters to interior (non-IO) nodes by reading each node's\n",
    "    deviceName from the Cello JSON and matching (RBS, Repressor) in `df`.\n",
    "\n",
    "    - Inputs/outputs tagged via node['type'] in {'input','output'}.\n",
    "    - Gate nodes get all columns from `df`, plus node['RBS'], node['Repressor'], node['type']='gate'.\n",
    "    - Removes any existing 'nodeType' and 'deviceName' attributes from nodes.\n",
    "    - Finally, relabels input nodes named in1, in2, ... to integers 0, 1, ...\n",
    "      (only those matching the pattern; others left unchanged).\n",
    "    - If verbose=True, prints detected IO, gate assignments, cleanup removals, and relabel mapping.\n",
    "    \"\"\"\n",
    "    H = G.copy()\n",
    "    jindex = _json_node_index(json_data)\n",
    "\n",
    "    # Identify IO via JSON; fall back to degree if missing.\n",
    "    input_nodes = {n for n, info in jindex.items() if info.get(\"nodeType\") == \"PRIMARY_INPUT\"}\n",
    "    output_nodes = {n for n, info in jindex.items() if info.get(\"nodeType\") == \"PRIMARY_OUTPUT\"}\n",
    "    if not input_nodes:\n",
    "        input_nodes = {n for n in H.nodes if H.in_degree(n) == 0}\n",
    "    if not output_nodes:\n",
    "        output_nodes = {n for n in H.nodes if H.out_degree(n) == 0}\n",
    "\n",
    "    if verbose:\n",
    "        print(\"=== assign_parts_from_json_repressors: changes ===\")\n",
    "        print(f\"[detect] inputs:  {list(input_nodes)}\")\n",
    "        print(f\"[detect] outputs: {list(output_nodes)}\")\n",
    "\n",
    "    # Interior nodes\n",
    "    non_io = [n for n in H.nodes if n not in input_nodes and n not in output_nodes]\n",
    "    if topological_sort:\n",
    "        non_io = [n for n in nx.topological_sort(H) if n in non_io]\n",
    "    else:\n",
    "        non_io = sorted(non_io)\n",
    "\n",
    "    # Validate df & build lookup {(RBS, Repressor)->row}\n",
    "    if \"Repressor\" not in df.columns or \"RBS\" not in df.columns:\n",
    "        raise ValueError(\"DataFrame must contain 'Repressor' and 'RBS' columns.\")\n",
    "    key_to_idx = {\n",
    "        (str(row[\"RBS\"]).upper().strip(), str(row[\"Repressor\"]).lower().strip()): i\n",
    "        for i, row in df.iterrows()\n",
    "    }\n",
    "\n",
    "    # Tag IO types\n",
    "    for n in input_nodes:\n",
    "        H.nodes[n][\"type\"] = \"input\"\n",
    "    for n in output_nodes:\n",
    "        H.nodes[n][\"type\"] = \"output\"\n",
    "\n",
    "    # Assign gate params\n",
    "    for n in non_io:\n",
    "        device_name = (jindex.get(n) or {}).get(\"deviceName\")\n",
    "        parsed = _parse_device_name(device_name)\n",
    "        if parsed is None:\n",
    "            if strict:\n",
    "                raise ValueError(f\"Node '{n}' has unparseable or unsupported deviceName: {device_name}\")\n",
    "            else:\n",
    "                if verbose:\n",
    "                    print(f\"[skip ] {n}: unparseable/unsupported deviceName '{device_name}'\")\n",
    "                continue\n",
    "\n",
    "        rbs, repressor = parsed\n",
    "        key = (rbs.upper(), repressor.lower())\n",
    "        if key not in key_to_idx:\n",
    "            if strict:\n",
    "                raise ValueError(f\"No match in df for node '{n}' with (RBS='{rbs}', Repressor='{repressor}').\")\n",
    "            else:\n",
    "                if verbose:\n",
    "                    print(f\"[skip ] {n}: no df match for (RBS='{rbs}', Repressor='{repressor}')\")\n",
    "                continue\n",
    "\n",
    "        idx = key_to_idx[key]\n",
    "        row = df.loc[idx]\n",
    "        for col in df.columns:\n",
    "            H.nodes[n][col] = row[col]\n",
    "        H.nodes[n][\"RBS\"] = rbs\n",
    "        H.nodes[n][\"Repressor\"] = repressor\n",
    "        H.nodes[n][\"type\"] = \"gate\"\n",
    "\n",
    "        if verbose:\n",
    "            print(f\"[assign] {n}: deviceName='{device_name}' -> RBS='{rbs}', Repressor='{repressor}' (df row {idx})\")\n",
    "\n",
    "    # Remove legacy attributes from ALL nodes (track removals)\n",
    "    removed_any = False\n",
    "    for n in H.nodes:\n",
    "        removed = []\n",
    "        if \"nodeType\" in H.nodes[n]:\n",
    "            H.nodes[n].pop(\"nodeType\", None)\n",
    "            removed.append(\"nodeType\")\n",
    "        if \"deviceName\" in H.nodes[n]:\n",
    "            H.nodes[n].pop(\"deviceName\", None)\n",
    "            removed.append(\"deviceName\")\n",
    "        if verbose and removed:\n",
    "            removed_any = True\n",
    "            print(f\"[cleanup] {n}: removed {removed}\")\n",
    "    if verbose and not removed_any:\n",
    "        print(\"[cleanup] no 'nodeType'/'deviceName' attributes were present on nodes\")\n",
    "\n",
    "    # === Relabel inputs: in1->0, in2->1, in3->2, in4->3 (ints) ===\n",
    "    pattern = re.compile(r'^(?:in|IN)(\\d+)$')\n",
    "    mapping = {}\n",
    "    for name in list(input_nodes):\n",
    "        m = pattern.match(str(name))\n",
    "        if not m:\n",
    "            continue  # only rename inX-style inputs\n",
    "        k = int(m.group(1))\n",
    "        new_label = k - 1  # zero-based: in1 -> 0\n",
    "        if new_label in H and new_label != name:\n",
    "            raise ValueError(f\"Cannot relabel '{name}' to {new_label}: label already exists.\")\n",
    "        mapping[name] = new_label\n",
    "\n",
    "    if mapping:\n",
    "        if verbose:\n",
    "            for old, new in mapping.items():\n",
    "                print(f\"[relabel] {old} -> {new}\")\n",
    "        H = nx.relabel_nodes(H, mapping, copy=True)\n",
    "    else:\n",
    "        if verbose:\n",
    "            print(\"[relabel] no input relabeling performed\")\n",
    "\n",
    "    if verbose:\n",
    "        print(\"=== end ===\")\n",
    "\n",
    "    return H\n",
    "\n",
    "import re\n",
    "import networkx as nx\n",
    "\n",
    "import re\n",
    "import networkx as nx\n",
    "\n",
    "def assign_io_from_json(\n",
    "    G: nx.DiGraph,\n",
    "    json_data: dict,\n",
    "    *,\n",
    "    fallback_by_degree: bool = True,\n",
    "    relabel_inputs: bool = True,\n",
    "    verbose: bool = False,\n",
    "):\n",
    "    \"\"\"\n",
    "    Tag IO nodes using Cello-like JSON (nodeType PRIMARY_INPUT/PRIMARY_OUTPUT), with\n",
    "    robust name matching and degree-based augmentation.\n",
    "\n",
    "    - Sets node['type'] = 'input' / 'output' for detected IO nodes.\n",
    "    - Leaves non-IO nodes' attributes untouched (no gate assignments).\n",
    "    - Cleans legacy attributes ('nodeType', 'deviceName') from ALL nodes.\n",
    "    - Optionally relabels input nodes named in1,in2,... to integers 0,1,2,... (zero-based).\n",
    "    - Returns a *copy* of G with updates.\n",
    "\n",
    "    Robustness:\n",
    "    - Accepts common JSON shapes: {\"nodes\":[...]}, {\"design\":{\"nodes\":[...]}}, or a\n",
    "      mapping-like dict of label->info.\n",
    "    - Name matching is case/whitespace tolerant (strip + lower).\n",
    "    - Fallback via degree **augments** JSON-detected IO (does not replace), so a single\n",
    "      missed input like 'in4' is still captured when it has in-degree==0.\n",
    "    \"\"\"\n",
    "\n",
    "    def _index_nodes(j):\n",
    "        \"\"\"Map: node_label -> node_json_dict for common JSON shapes.\"\"\"\n",
    "        idx = {}\n",
    "        if isinstance(j, dict):\n",
    "            if isinstance(j.get(\"nodes\"), list):\n",
    "                cand = j[\"nodes\"]\n",
    "            elif isinstance(j.get(\"design\"), dict) and isinstance(j[\"design\"].get(\"nodes\"), list):\n",
    "                cand = j[\"design\"][\"nodes\"]\n",
    "            elif j and all(isinstance(v, dict) for v in j.values()):\n",
    "                # Mapping of label->info\n",
    "                for k, v in j.items():\n",
    "                    idx[str(k)] = v\n",
    "                return idx\n",
    "            else:\n",
    "                cand = []\n",
    "            for nd in cand:\n",
    "                key = nd.get(\"name\") or nd.get(\"id\") or nd.get(\"label\") or nd.get(\"ref\") or nd.get(\"node\")\n",
    "                if key is not None:\n",
    "                    idx[str(key)] = nd\n",
    "        return idx\n",
    "\n",
    "    def _norm(x):\n",
    "        return str(x).strip().lower() if x is not None else None\n",
    "\n",
    "    H = G.copy()\n",
    "    jindex = _index_nodes(json_data)\n",
    "\n",
    "    # --- 1) Detect IO via JSON (normalize names to avoid case/space mismatches)\n",
    "    json_inputs_raw  = {k for k, info in jindex.items()\n",
    "                        if str(info.get(\"nodeType\", \"\")).upper() == \"PRIMARY_INPUT\"}\n",
    "    json_outputs_raw = {k for k, info in jindex.items()\n",
    "                        if str(info.get(\"nodeType\", \"\")).upper() == \"PRIMARY_OUTPUT\"}\n",
    "\n",
    "    json_inputs_norm  = {_norm(k) for k in json_inputs_raw}\n",
    "    json_outputs_norm = {_norm(k) for k in json_outputs_raw}\n",
    "\n",
    "    # Normalize graph labels once\n",
    "    label_norm = {n: _norm(n) for n in H.nodes}\n",
    "\n",
    "    # Start with JSON-detected IO that actually exist in the graph (by normalized name)\n",
    "    input_nodes  = {n for n, v in label_norm.items() if v in json_inputs_norm}\n",
    "    output_nodes = {n for n, v in label_norm.items() if v in json_outputs_norm}\n",
    "\n",
    "    # --- 2) Fallback via degree (AUGMENT, don't replace)\n",
    "    if fallback_by_degree:\n",
    "        deg_inputs  = {n for n in H.nodes if H.in_degree(n) == 0}\n",
    "        deg_outputs = {n for n in H.nodes if H.out_degree(n) == 0}\n",
    "\n",
    "        # Also include any string-named inputs like \"in4\" / \"IN 4\" etc.\n",
    "        p_named = re.compile(r'^(?:in|IN)[ _]?(\\d+)$')\n",
    "        named_inputs = {n for n in H.nodes if isinstance(n, str) and p_named.match(n)}\n",
    "\n",
    "        input_nodes  |= (deg_inputs | named_inputs)\n",
    "        output_nodes |= deg_outputs\n",
    "\n",
    "        # Ensure disjointness: an isolated node shouldn't be both\n",
    "        output_nodes -= input_nodes\n",
    "\n",
    "    if verbose:\n",
    "        def show(x): return repr(x)  # reveals trailing spaces if any\n",
    "        print(\"=== assign_io_from_json: changes ===\")\n",
    "        print(f\"[detect] JSON inputs (raw):  {sorted(map(show, json_inputs_raw))}\")\n",
    "        print(f\"[detect] JSON outputs (raw): {sorted(map(show, json_outputs_raw))}\")\n",
    "        print(f\"[detect] inputs (final):  {sorted(map(show, input_nodes), key=str)}\")\n",
    "        print(f\"[detect] outputs (final): {sorted(map(show, output_nodes), key=str)}\")\n",
    "        if fallback_by_degree:\n",
    "            print(f\"[debug ] deg-in==0:  {sorted(map(show, (n for n in H.nodes if H.in_degree(n)==0)), key=str)}\")\n",
    "            print(f\"[debug ] deg-out==0: {sorted(map(show, (n for n in H.nodes if H.out_degree(n)==0)), key=str)}\")\n",
    "\n",
    "    # --- 3) Tag IO types\n",
    "    for n in input_nodes:\n",
    "        H.nodes[n][\"type\"] = \"input\"\n",
    "    for n in output_nodes:\n",
    "        H.nodes[n][\"type\"] = \"output\"\n",
    "\n",
    "    # --- 4) Clean up legacy per-node attributes everywhere\n",
    "    removed_any = False\n",
    "    for n in H.nodes:\n",
    "        removed = []\n",
    "        if \"nodeType\" in H.nodes[n]:\n",
    "            H.nodes[n].pop(\"nodeType\", None)\n",
    "            removed.append(\"nodeType\")\n",
    "        if \"deviceName\" in H.nodes[n]:\n",
    "            H.nodes[n].pop(\"deviceName\", None)\n",
    "            removed.append(\"deviceName\")\n",
    "        if verbose and removed:\n",
    "            removed_any = True\n",
    "            print(f\"[cleanup] {n!r}: removed {removed}\")\n",
    "    if verbose and not removed_any:\n",
    "        print(\"[cleanup] no 'nodeType'/'deviceName' attributes were present on nodes\")\n",
    "\n",
    "    # --- 5) Optional: relabel inputs in1->0, in2->1, ... (zero-based)\n",
    "    if relabel_inputs and input_nodes:\n",
    "        p_relabel = re.compile(r'^(?:in|IN)[ _]?(\\d+)$')\n",
    "        mapping = {}\n",
    "        for name in list(input_nodes):\n",
    "            if not isinstance(name, str):\n",
    "                continue\n",
    "            m = p_relabel.match(name)\n",
    "            if not m:\n",
    "                continue\n",
    "            new_label = int(m.group(1)) - 1  # zero-based: in1 -> 0\n",
    "            if new_label in H and new_label != name:\n",
    "                raise ValueError(f\"Cannot relabel '{name}' to {new_label}: label already exists.\")\n",
    "            mapping[name] = new_label\n",
    "\n",
    "        if mapping:\n",
    "            if verbose:\n",
    "                for old, new in sorted(mapping.items(), key=lambda x: str(x[0])):\n",
    "                    print(f\"[relabel] {old!r} -> {new!r}\")\n",
    "            H = nx.relabel_nodes(H, mapping, copy=True)\n",
    "        elif verbose:\n",
    "            print(\"[relabel] no input relabeling performed\")\n",
    "\n",
    "    if verbose:\n",
    "        print(\"=== end ===\")\n",
    "\n",
    "    return H"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "22b0ddfc",
   "metadata": {},
   "outputs": [],
   "source": [
    "def _outval(v):\n",
    "    \"\"\"Accept (0,), [0], or 0 -> int 0/1.\"\"\"\n",
    "    if isinstance(v, (tuple, list)):\n",
    "        return int(v[0])\n",
    "    return int(v)\n",
    "\n",
    "def _seq_from_sim(sim_list):\n",
    "    \"\"\"[{'out':0}, ...] or [0,1,...] -> [0/1,...].\"\"\"\n",
    "    return [\n",
    "        int(next(iter(d.values()))) if isinstance(d, dict) else int(d)\n",
    "        for d in sim_list\n",
    "    ]\n",
    "\n",
    "def _seq_from_tt(tt_dict):\n",
    "    \"\"\"Ordered dict of {(a,b,c): (0,), ...} -> [0/1,...] using current insertion order.\"\"\"\n",
    "    return [_outval(v) for v in tt_dict.values()]\n",
    "\n",
    "def _bits_from_hex(hex_str, nrows, msb_first=True):\n",
    "    \"\"\"Return nrows bits from hex string; no reordering beyond MSB/LSB choice.\"\"\"\n",
    "    i = int(hex_str, 16)\n",
    "    s = f\"{i:0{nrows}b}\"\n",
    "    bits = [int(ch) for ch in s]\n",
    "    return bits if msb_first else bits[::-1]\n",
    "\n",
    "def _print_table(headers, rows):\n",
    "    widths = [max(len(str(h)), max((len(str(r[i])) for r in rows), default=0))\n",
    "              for i, h in enumerate(headers)]\n",
    "    fmt = \" | \".join(f\"{{:{w}}}\" for w in widths)\n",
    "    sep = \"-+-\".join(\"-\" * w for w in widths)\n",
    "    print(fmt.format(*headers))\n",
    "    print(sep)\n",
    "    for r in rows:\n",
    "        print(fmt.format(*r))\n",
    "\n",
    "\n",
    "import math\n",
    "import re\n",
    "from itertools import product\n",
    "\n",
    "def report_truth_table_ordered(\n",
    "    design_name,\n",
    "    sim_result  = None,\n",
    "    tt1 = None,\n",
    "    tt2  = None,\n",
    "    hex_str = None,\n",
    "    input_names = None,\n",
    "    msb_first_hex  = True,\n",
    "):\n",
    "    \"\"\"\n",
    "    Print a row-aligned comparison table using whichever sources are provided\n",
    "    (sim_result, tt1, tt2, hex_str), and return summary stats.\n",
    "\n",
    "    Assumptions:\n",
    "    - All provided sources are already aligned row-by-row (same order).\n",
    "    - If tt1 or tt2 is provided and its keys are tuples, that defines the row labels.\n",
    "    - If no TT is provided, row labels are generated from nrows if it's a power of two;\n",
    "      otherwise row indices are used.\n",
    "\n",
    "    Returns:\n",
    "      {\n",
    "        'design': str,\n",
    "        'nrows': int,\n",
    "        'n_compared_rows': int,     # rows where >=2 sources were present\n",
    "        'n_ok': int,                # rows where all present sources agree\n",
    "        'pct_ok': float | None,     # None if n_compared_rows == 0\n",
    "        'all_equal': bool | None,   # None if n_compared_rows == 0\n",
    "        'columns': [str,...],       # which columns were included\n",
    "      }\n",
    "    \"\"\"\n",
    "\n",
    "    # ---- helpers (use your existing _seq_from_sim/_seq_from_tt/_print_table) ----\n",
    "    def _norm_hex_digits(s: str) -> str:\n",
    "        \"\"\"Extract leading hex run after optional 0x prefix; tolerant of suffixes.\"\"\"\n",
    "        m = re.match(r'^\\s*(?:0[xX])?([0-9A-Fa-f]+)', str(s))\n",
    "        if not m:\n",
    "            raise ValueError(f\"Couldn't parse hex digits from {s!r}\")\n",
    "        return m.group(1)\n",
    "\n",
    "    def _bits_from_hex_auto(hex_str_local, nrows_hint, msb_first=True):\n",
    "        \"\"\"Return (bits, nrows_used). If nrows_hint is None, derive nrows from hex length.\"\"\"\n",
    "        hexdigits = _norm_hex_digits(hex_str_local)\n",
    "        i = int(hexdigits, 16)\n",
    "        if nrows_hint is None:\n",
    "            nrows_used = 4 * len(hexdigits)  # each hex nibble = 4 bits\n",
    "        else:\n",
    "            nrows_used = nrows_hint\n",
    "        # Safety: don't overflow; left-pad to nrows_used\n",
    "        bitlen = max(1, i.bit_length())\n",
    "        if bitlen > nrows_used:\n",
    "            raise ValueError(\n",
    "                f\"Hex '{hexdigits}' encodes {bitlen} bits but expected <= {nrows_used}.\"\n",
    "            )\n",
    "        s = f\"{i:0{nrows_used}b}\"\n",
    "        bits = [int(ch) for ch in s]\n",
    "        return (bits if msb_first else bits[::-1], nrows_used)\n",
    "\n",
    "    # ---- figure out nrows from whichever sources are present ----\n",
    "    candidates = set()\n",
    "    if tt1 is not None:\n",
    "        candidates.add(len(tt1))\n",
    "    if tt2 is not None:\n",
    "        candidates.add(len(tt2))\n",
    "    if sim_result is not None:\n",
    "        candidates.add(len(sim_result))\n",
    "    nrows_hex = None\n",
    "    if hex_str is not None:\n",
    "        nrows_hex = 4 * len(_norm_hex_digits(hex_str))\n",
    "        candidates.add(nrows_hex)\n",
    "\n",
    "    if not candidates:\n",
    "        # nothing to compare; print a stub and return\n",
    "        print(f\"\\n=== {design_name} ===\")\n",
    "        print(\"(No sources provided: sim_result/tt1/tt2/hex_str are all None)\")\n",
    "        return {\n",
    "            \"design\": design_name,\n",
    "            \"nrows\": 0,\n",
    "            \"n_compared_rows\": 0,\n",
    "            \"n_ok\": 0,\n",
    "            \"pct_ok\": None,\n",
    "            \"all_equal\": None,\n",
    "            \"columns\": [],\n",
    "        }\n",
    "\n",
    "    if len(candidates) > 1:\n",
    "        raise ValueError(f\"Inconsistent row counts across sources: {sorted(candidates)}\")\n",
    "    nrows = candidates.pop()\n",
    "\n",
    "    # ---- build row labels ----\n",
    "    # Prefer tuple keys from a provided truth table (tt1 then tt2)\n",
    "    input_rows = None\n",
    "    if tt1 is not None:\n",
    "        keys = list(tt1.keys())\n",
    "        if keys and isinstance(keys[0], tuple):\n",
    "            input_rows = keys\n",
    "    if input_rows is None and tt2 is not None:\n",
    "        keys = list(tt2.keys())\n",
    "        if keys and isinstance(keys[0], tuple):\n",
    "            input_rows = keys\n",
    "\n",
    "    # If no tuple labels, try to synthesize from nrows (if power of two),\n",
    "    # with A as MSB, D as LSB, etc.\n",
    "    n_inputs = None\n",
    "    if input_rows is None:\n",
    "        # Check if nrows is a power of two\n",
    "        if nrows > 0 and (nrows & (nrows - 1)) == 0:\n",
    "            n_inputs = int(math.log2(nrows))\n",
    "            # A is most significant (slowest-changing)\n",
    "            input_rows = [tuple(p) for p in product([0, 1], repeat=n_inputs)]\n",
    "        else:\n",
    "            # Fall back to plain indices\n",
    "            input_rows = list(range(nrows))\n",
    "\n",
    "    if n_inputs is None:\n",
    "        # If we used tuple labels, infer arity\n",
    "        if input_rows and isinstance(input_rows[0], tuple):\n",
    "            n_inputs = len(input_rows[0])\n",
    "        else:\n",
    "            n_inputs = 0  # unknown / not tuple-style\n",
    "\n",
    "    # ---- gather column data only for provided sources ----\n",
    "    columns = []     # names for headers\n",
    "    col_values = []  # list of lists, each length == nrows\n",
    "\n",
    "    if sim_result is not None:\n",
    "        sim_vals = _seq_from_sim(sim_result)\n",
    "        if len(sim_vals) != nrows:\n",
    "            raise ValueError(f\"sim_result length {len(sim_vals)} != expected nrows {nrows}\")\n",
    "        columns.append(\"Sim\")\n",
    "        col_values.append(sim_vals)\n",
    "\n",
    "    if tt1 is not None:\n",
    "        tt1_vals = _seq_from_tt(tt1)\n",
    "        if len(tt1_vals) != nrows:\n",
    "            raise ValueError(f\"tt1 length {len(tt1_vals)} != expected nrows {nrows}\")\n",
    "        columns.append(\"TT1\")\n",
    "        col_values.append(tt1_vals)\n",
    "\n",
    "    if tt2 is not None:\n",
    "        tt2_vals = _seq_from_tt(tt2)\n",
    "        if len(tt2_vals) != nrows:\n",
    "            raise ValueError(f\"tt2 length {len(tt2_vals)} != expected nrows {nrows}\")\n",
    "        columns.append(\"TT2\")\n",
    "        col_values.append(tt2_vals)\n",
    "\n",
    "    if hex_str is not None:\n",
    "        hex_vals, nrows_used = _bits_from_hex_auto(hex_str, nrows_hint=nrows, msb_first=msb_first_hex)\n",
    "        if len(hex_vals) != nrows:\n",
    "            raise ValueError(f\"hex length {len(hex_vals)} != expected nrows {nrows}\")\n",
    "        columns.append(\"Hex\")\n",
    "        col_values.append(hex_vals)\n",
    "\n",
    "    # ---- headers ----\n",
    "    if input_names is None and n_inputs and n_inputs > 0:\n",
    "        input_names = [chr(ord(\"A\") + i) for i in range(n_inputs)]\n",
    "    elif input_names is None:\n",
    "        input_names = []  # no input columns if we don't have tuple labels\n",
    "\n",
    "    headers = list(input_names) + columns + ([\"Row OK?\"] if len(columns) >= 2 else [])\n",
    "\n",
    "    # ---- build rows & OK mask ----\n",
    "    n_compared_rows = 0\n",
    "    n_ok = 0\n",
    "    rows = []\n",
    "    for i in range(nrows):\n",
    "        # Input label cells\n",
    "        if isinstance(input_rows[i], tuple):\n",
    "            row_cells = list(input_rows[i])\n",
    "        else:\n",
    "            row_cells = [input_rows[i]] if input_names else []\n",
    "\n",
    "        # Col values for this row\n",
    "        vals_i = [col[i] for col in col_values]\n",
    "\n",
    "        # Decide OK? (only if we have >=2 sources)\n",
    "        ok_cell = None\n",
    "        if len(vals_i) >= 2:\n",
    "            n_compared_rows += 1\n",
    "            if all(v == vals_i[0] for v in vals_i[1:]):\n",
    "                ok_cell = \"OK\"\n",
    "                n_ok += 1\n",
    "            else:\n",
    "                ok_cell = \"DIFF\"\n",
    "\n",
    "        row_cells.extend(vals_i)\n",
    "        if ok_cell is not None:\n",
    "            row_cells.append(ok_cell)\n",
    "\n",
    "        rows.append(row_cells)\n",
    "\n",
    "    pct_ok = (100.0 * n_ok / n_compared_rows) if n_compared_rows else None\n",
    "    all_equal = (n_ok == n_compared_rows) if n_compared_rows else None\n",
    "\n",
    "    # ---- print ----\n",
    "    print(f\"\\n=== {design_name} ===\")\n",
    "    _print_table(headers, rows)\n",
    "    if n_compared_rows:\n",
    "        print(f\"Agreement for {design_name}: {n_ok}/{n_compared_rows} rows = {pct_ok:.2f}%\")\n",
    "    else:\n",
    "        print(f\"Agreement for {design_name}: N/A (need at least two sources)\")\n",
    "\n",
    "    return {\n",
    "        \"design\": design_name,\n",
    "        \"nrows\": nrows,\n",
    "        \"n_compared_rows\": n_compared_rows,\n",
    "        \"n_ok\": n_ok,\n",
    "        \"pct_ok\": pct_ok,\n",
    "        \"all_equal\": all_equal,\n",
    "        \"columns\": columns,\n",
    "    }\n",
    "    \n",
    "def _detect_output_nodes(G):\n",
    "    # 1) Prefer nodes tagged as outputs\n",
    "    outs = [n for n, d in G.nodes(data=True) if d.get(\"type\") == \"output\"]\n",
    "    # 2) Otherwise prefer a node literally named 'out'\n",
    "    if not outs and \"out\" in G:\n",
    "        outs = [\"out\"]\n",
    "    # 3) Otherwise, use nodes with out-degree == 0\n",
    "    if not outs:\n",
    "        outs = [n for n in G.nodes if G.out_degree(n) == 0]\n",
    "    return outs\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "e5db936c",
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"\n",
    "Generates Verilog for all 3-input 1-output circuits (except 00 and FF)\n",
    "with the Wolfram naming scheme. You probably don't need to run this.\n",
    "\"\"\"\n",
    "\n",
    "__author__ = 'Timothy S. Jones <jonests@bu.edu>, Densmore Lab, BU'\n",
    "__license__ = 'GPL3'\n",
    "\n",
    "import os\n",
    "\n",
    "verilog = \"\"\"module m0x{name}(output out, input in1, in2, in3);\n",
    "\n",
    "   always @(in1, in2, in3)\n",
    "     begin\n",
    "        case({{in1, in2, in3}})\n",
    "          3'b000: {{out}} = 1'b{b[0]};\n",
    "          3'b001: {{out}} = 1'b{b[1]};\n",
    "          3'b010: {{out}} = 1'b{b[2]};\n",
    "          3'b011: {{out}} = 1'b{b[3]};\n",
    "          3'b100: {{out}} = 1'b{b[4]};\n",
    "          3'b101: {{out}} = 1'b{b[5]};\n",
    "          3'b110: {{out}} = 1'b{b[6]};\n",
    "          3'b111: {{out}} = 1'b{b[7]};\n",
    "        endcase // case ({{in1, in2, in3}})\n",
    "     end // always @ (in1, in2, in3)\n",
    "\n",
    "endmodule // m0x{name}\"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9a23ecda",
   "metadata": {},
   "source": [
    "#### Code for importing a Cello 2.0 design (3 input) into DESIGNR and score it"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "31cf680c",
   "metadata": {
    "jupyter": {
     "outputs_hidden": true
    },
    "tags": []
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Nodes in the DAG:\n",
      "('$1', {'nodeType': 'NOR', 'deviceName': 'L1_LitR'})\n",
      "('out', {'nodeType': 'PRIMARY_OUTPUT', 'deviceName': 'YFP_reporter'})\n",
      "('$2', {'nodeType': 'NOR', 'deviceName': 'B1_BM3R1'})\n",
      "('$3', {'nodeType': 'NOT', 'deviceName': 'R1_PsrA'})\n",
      "('$4', {'nodeType': 'NOR', 'deviceName': 'Q2_QacR'})\n",
      "('in4', {'nodeType': 'PRIMARY_INPUT', 'deviceName': 'BetI_sensor'})\n",
      "('$5', {'nodeType': 'NOT', 'deviceName': 'P1_PhlF'})\n",
      "('in3', {'nodeType': 'PRIMARY_INPUT', 'deviceName': 'LacI_sensor'})\n",
      "('$6', {'nodeType': 'NOT', 'deviceName': 'A1_AmtR'})\n",
      "('$7', {'nodeType': 'NOT', 'deviceName': 'S4_SrpR'})\n",
      "('in2', {'nodeType': 'PRIMARY_INPUT', 'deviceName': 'TetR_sensor'})\n",
      "('in1', {'nodeType': 'PRIMARY_INPUT', 'deviceName': 'AraC_sensor'})\n",
      "\n",
      "Edges in the DAG:\n",
      "('$1', 'out', {'name': 'e1__$1_out'})\n",
      "('$2', '$1', {'name': 'e2__$2_$1'})\n",
      "('$3', '$1', {'name': 'e3__$3_$1'})\n",
      "('$4', '$3', {'name': 'e4__$4_$3'})\n",
      "('in4', '$2', {'name': 'e5__in4_$2'})\n",
      "('$5', '$2', {'name': 'e6__$5_$2'})\n",
      "('in3', '$5', {'name': 'e7__in3_$5'})\n",
      "('$6', '$4', {'name': 'e8__$6_$4'})\n",
      "('$7', '$4', {'name': 'e9__$7_$4'})\n",
      "('in2', '$7', {'name': 'e10__in2_$7'})\n",
      "('in1', '$6', {'name': 'e11__in1_$6'})\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAANwAAADcCAYAAAAbWs+BAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAAAivklEQVR4nO3df3yN9f/H8cd1zn5vzSxjUWkmoi1r8yGEEkkKIwlFiTRKqk/oU/lUqCb64UchERFKVmpCfjRRVjTkR3znxyc/xsx+2nZ2tnOu7x+zY8t+nNl1fmzndb/dut3a2XVd5304T9d1va/3+/VWVFVVEULYhc7RDRDClUjghLAjCZwQdiSBE8KOJHBC2JEETgg7ksAJYUcSOCHsSAInhB1J4ISwIwmcEHYkgRPCjiRwQtiRBE4IO5LACWFHEjgh7EgCJ4QdSeCEsCM3RzdACEdRVZV8k4rRpOKhV/DWKyiKYtP3lMAJl2MoMvNnegG7z+eTaTRbXg/w0BEV5E14oCdebra5+FOkiJBwJceyjcQdz6bQXPE27jqIDvGnmb+H5u8v93DCZRzLNvLV0crDBpCdlcUzr03jWLZR8zZI4IRLMBSZiTuejTWXc4acLBKWziHueDaGoirSWU0SOFHnrV+/nojISGY81JUFI/tw7thhju3awZyh3S3bnE0+RGzvSADipv0bQ04WMx++i8i2bTVtiwRO1Gmpqak8+uijDHxjDs99mcC/+g9jxcSRle4T/coMvK6px7iVPzFu+Sa07OaQwIk6LTExkfA2EfjedAsAt9//EFnnzpCdds6q/TONZgwmCZwQVqno7BTQqDFms8nyc5GxoMJjFEjghLBOhw4d2L9vL6nHjgCwd0Mc9Ro1pn6TpmSc/pvczHQAkuK/tOzj6XsNhYZ8TEVFxT/rtXsYLg++RZ0WFBTE0qVLGf1iDIVFJryv8Wdw7ELqNbyOzsPGMPfRHtRvfAM33d7Bso9PvfpE9BrAhw93wdvHh4n7kzRrjzz4Fi7h99R8Np/OrfZ+3Zv40raht2btkEtK4RLCAz1xr8a3XaF4xElYoKem7ZDACZeQk3GBvk39qM7dWP8Qf83HVErgRJ2Vl5fHihUr6NixIw0bNmTq+KcZGOpf5ZnOXQcPh/oTYoOxlNJpIuoUs9nMzz//zJIlS1i1ahV5eXmW30VHR9PM34OxtwayP72AXeXMFmgb5E3YtZ546WW2gBBVmjhxItOnT8fNzY2iS936AL6+vmRkZODu7m55TVVVDCaVApOKp17Byw7z4eSSUtQpAwYMwM/Pr8wDb71eT+/evcuEDUBRFLzddAR46vF209k8bCCBE3VMu3btWLduXZnXTCYTffr0cVCLypJLSlGn5Obm0rNnT/bt24enpydpaWkoikJaWhqBgYGObp50moi6o6CggP79+7Nnzx42bdpE48aNueuuuwgJCXGKsIGc4UQdUVRUxKBBg4iPj2fdunV069YNKA5hYWEhfn5+Dm5hMTnDiVrPbDYzcuRIvv32W9asWWMJG4CnpyeentqOFqkJCZyo1VRVZfz48SxdupRly5Y5TedIRSRwolabPHkys2fPZt68eQwZMsTRzamSPBYQtdaMGTOYOnUqsbGxjB492tHNsYp0mohaacGCBYwePZr//Oc/TJs2zdHNsZoETtQ6K1asYOjQoYwdO5ZZs2bZZYSIViRwolb5/vvviY6OZsiQISxevBidrnbdFUngRK2xdetWevXqxf3338+XX36Jm1vt6/OTwIlaITExke7du9OhQwe+++47p3q2Vh0SOOH09u/fT5cuXWjVqhUbN27E19fX0U26ahI44dSSk5Pp3LkzwcHBbN26lYCAAEc3qUYkcMJpnTp1ijvvvBMvLy+2bdtGw4YNHd2kGqtdXTzCZZw/f54ePXqgqio//vhjnQgbyNAu4YQyMzPp2bMnGRkZ/Pzzz9xwww2ObpJmJHDCqeTm5vLAAw9w4sQJEhISuPnmmx3dJE1J4ITTKD2BdPPmzYSHhzu6SZqTwAmnUFRUxJAhQ0hISOCHH36gffv2jm6STUjghMOVTCBdu3Yta9as4e6773Z0k2xGAiccqvQE0uXLl/Pggw86ukk2JYETDlUygXT+/PkMHjzY0c2xOQmcsBlVVck3qRhNKh56Be9/VDYumUA6ffp0nnrqKQe21H5kpInQnKHIzJ/pBewup3Z/VJA34YGefL74U5566ileeeUVpk6d6sDW2pcETmjqWLaRuOPZFJor3kanmvj02SH0jLqVDz/8sFZNIK0pCZzQzLFsI18dzabKL5SqoqLycDN/QgO87NE0pyFjKYUmDEVm4o5fDtumedPL/H7t9JeJ7R3Jy5FBnD36F4qi45v/XcRQVMmpsA6SwAlN/JleQKEZkuK/YvaQe0j8+jNmD+lG4uolAITf8yBPL/qegOsuj4ssNMP+9AJHNdkhpJdS1Jiqquw+n48xP5e4aS/y3KoEkuK/ouvjz5Jx5iQAIVEdy9131/l8ooK8XOY+Ts5wosbyTeql3kgFRafjYvp5ANy9vGnYrEWl+2YazRhMrtONIGc4YbWioqJyC/cYLwXGw9uHx2Yu4cePYznz1z5SjuznrhHjuSEsstLjFphUvF3km+giH1PU1MKFCxk9ejRNmjQhPDyc1q1b06pVK2655Raa3dLasl3z9l1p3r4rG+e+RZPWESwaM5BXNh3EzaPioj+eete4nAQJnLBSo0aNMJvNnDx5klOnTrFhwwZMJhNQvELNB7vPcC4zm5y0czS4MRSd3o0bwiIxFRViKiqsMHABHjq8JHBClNW5c2c8PDwwGo2oqmoJG8CECROICvLm+7R0vp/xKoacLDLPnubPTWvpM+FtPH38+PbtCRxMWM/FC6l8GjMAD29fXlr7O22DvF2mwwTkwbeoRFZWFuvWrSMuLo4ffviBixcvWn6nKMXjIj///HOGDBmCocjM3APplhEmm+ZNp/vTEyo8tgK46WDsrYF4ublO350EzoVUNZgY4OzZs3z77bfExcWxZcsWCgsLiYqKIjo6Gnd3dyZOnIiiKOh0OlatWsWAAQMs+5YeaXJs1w6ate1UYVsU4OFQf0L8PWz0aZ2TBK6WsCYsFalqMLFv1hniv1lDXFwcO3fuRKfT0aVLF6Kjo+nXr5+liE9mZiYNGjRAURTWrFlTZu5abm4uEyZMYH9KBn3+O6vSsZTuOugf4nphAwmc07Nm5H1ll2SVDSZWVTOoYDTk89Uro2ke4EV0dDQPPPAA1157bbnHW7x4MaGhoXTp0gWAvLw85s2bx5QpU8jMzESv15OTX8CBDCO7ymlz2yBvwq71xEvvOpeRpUngnJg1I+/ddRAd4k+zUmeLiIgIfv31V1IK9VYNJj72+3YWxgxgcuxMXv/3eKvaZjAYWLBgAVOmTOHChQuUfI0iIiJISkoCis/KBpNKgUnFU6/gVY2zcl0lvZROytqR94Vm+OpoNgNDL4duz549xYOJD6cXB6GSL3lB7kV+mD2FFh3vYe8FA4Yis1WdGP369WPDhg1lXtPr9bRr187ys6IoeLspLvNQ2xqueV53cpWNvC8sMPD5C8OY0a89sx65i0VjHyb9zN/EHc/GUGQmMzMTRVF49q0PMJrMxD4Qxab57/Lx4/cz/YEotiycWea94t97jS7DxuJbPxBTNQYTx8TE4OPjg16vt7xmNpvrZGk7LUngnFBVI+//1f8xXozbybiVP3FL53tZM/VFCk0qY6Z9QFBQEAD+YXdYjmfIySLms3WM+XwD25bOJSs1BYDDOzaRn5NFePc+lm13nc/HmruMvn37sn379jILIqqqKoGrggTOyfxz5P2Q2IW0H/A4Ty+KJySyA+6eXtxyZw/LvdCNt7Ul/dQJVFXl+o73MnHiRAD8GzVGuRSGiPsfAsCvfgMCmzQl4/T/yM/JYv2sqfSdFFvm/a0dTKyqKm+99Rbe3t6MGDHC8npYWJgmfw51lVxdO5nqjrz/ZcUntOrSE0Wnw6dBMFPmfHTFNqWHVel0eswmE+eSD5GTdo65j/UEIC/zAoe2bSQ34wJPz36nyvuu+fPns3r1alavXs2AAQPo378/v/32W4W9m6KYBM7JVGfk/dZP3yft72OMnPe15bXRY5/h/bemVPk+N91+B69uPmT5+av/PkOTVhF0fGRklYOJ9+3bx/jx44mJibE8+O7duze9e/eu1md1RXJJ6WQ8Sn3Zm7fvysh5X3PHwCeIfPARFo0ZSJGxuFNj29K5HNgSzxNzVuLh7WPZZ9obrwPgZS5ENVe/fEFVg4kvXrzIoEGDaNmyJe+99161j+/q5AznZLz1CgEeukpH3v/65SL2rl/DyHlf431NPcu+JWFRVZXfU/PZfDqXifF/lDn+M8s3lfu+A9+YA1DlYOJnnnmGkydPsmvXLry8XKsAkBbkwbcT+j01n+8PnWbVqzGWkfeevtfQ+dEYbu5wN+/0akPg9Tfh6VO81rXew5OxSzfQvYkvbRt6A1wxmLgq1gwm/vzzzxk2bBhLlixh2LBhWnxUlyOBc0Jajby3umwdVQ8mPnLkCJGRkQwYMIAlS5ZY/2FEGRI4J6XVyHtrh4dVNpjYYDBwxx13YDAY2LVrF35+ftX8NKKEBM6JHc0q4JsTOTUeeW8oMrM/veCqBxM/88wzLFy4kMTERNq0aXNVn0UUk8A5IbPZzPvvv8+ECROY/v4HdH1kpCYj769mMPGaNWsYMGAAH330ETExMTX6XEJ6KZ3O4cOHefLJJ9mxYwcA/t5etG3oTVSQV41H3ld3MPGJEycYMWIEAwYM4Omnn67uRxHlkOdwTsJoNDJt2jTCw8PZuXOn5fWQkBCgJCw6Ajz1eLvpbD7NpbCwkMGDB1O/fn0WLlzo8tNqtCJnOCeQm5tL+/btOXjw4BUDhx01VOrVV19l165dbN++nYCAAIe0oS6SwDkBVVVRFKXcUfqOCNz69euZPn0606dPr7OL2zuKdJo4iaKiImbOnMmkSZPKhO/ixYv4+vrarR1nzpwhIiKCtm3b8v3335eZfiNqTv40nYSbmxsnTpzAz8+PQYMGAeDh4YGPj08Ve2rHZDLx6KOP4u7uzpIlSyRstqAKp7B7925VURT1gw8+UFVVVXfu3Kl++eWXdm3DG2+8oep0OnXr1q12fV9XIpeUTsBsNtOpUycuXrxIUlJSuQtmaEWtoNxeQkIC3bp147XXXuP111+32fu7OgmcE1i8eDEjRowgISHBUn5Oa5WV27vFx8wTPe+kaeNgNm/eXKZOidCWBM7BMjMzadGiBT169GD58uU2eY8qx1OqKkZDHr2C3flXs8Y2aYMoJnfFDjZ58mTy8/N59913bXL8kkHQlU7TURQ8vH3ZkuXBsWyjTdohislzODsp795p3759zJ07l9jYWBo31v7MUl65vdLTfD4dM5CLaakoOgVPHz8enPg2cbpwl1tgw57kktLGKrt3+mXlJ+xZt5pdv+7Aw0P7Ovsls76T4r9i+/J5ZJ9PwT8omHb9h9P+oeHk52RZZowf2LqOLZ/M4NkvtpSZyCq0JWc4G6rs3inTaKZV9BOERT/BKQM00zhvqhUL3Zcuz2C4mI2iFJ/VXG2he3uSwNmINbOtFUWHmStLlWvB2nJ7X742lmO7tgPwxJxVwOXalN5uEjitySWlDVRVIiG2dyTunp6WepF3PfEcUb2iNb13yiwwMe9gBgDJiQn8tHgWZ/7aR0hkh3IXut/93Ur2bfyGJ2avBODp1vUJ8JTHA1qTM5wNlC5VXnLvdGjbesu9E8CQ6YsIbt7Ksk/hpbr+Wt07/bPcXlUL3Uc9+AjfvPUSuZnp+AYEutRC9/YkXVEa++e90z9LlVfG2rr+1igpt1eQd5G0v48ClCm3V2Q0kn3+rGX7A1vi8alXH5969V1uoXt7kjOcxqy9d1r1SgyqauaGsEh6PvsqfvUbaHrvpChKpQvdGy5ms/ylJygsMKAoOnzrX8vwD5ejKIrLLXRvT3IPpzFr7p0yU04RcN31mAoL2fjR25xNPnjV905nzpzhjz/+4O+//7b8d+DAAQ4fPszwJ0fR4qn/ykL3TkTOcBqz5t4p4LrrAdC7u9NpyFPMjL68tFR1753uvvtujhw5gqIouLm5UVRUZLksjbwtjB4h/pbe0spK7ZXoH+IvYbMh+ZPVWJX3TgUF5OdkWbbfuyGOxi2L11S7mnunkkpaqqpSWFhomT3eo0cPRo8eTTN/DwaG+uOuqzxw7rrKC8EKbcglpQ1UVqq8WdtOLHvpCVSTGRWVwCZNefCladRvfONVjfDIy8ujefPmpKSkWF5zc3PjwIEDtGhx+Z6xprUphTYkcDagVanyqiQmJjJixAiOHDmC2WzGbDaj0+l4/vnnmTFjRrn7qLLQvUPJP2k24OWmIzrEn5KvcVX3Tqqq8sWEJxk7ehQbN24kPz+/0u3z8vL497//TceOHfH19SUpKYlp06YBUL9+fSZPnlzhvvYutyfKkjOcDVlb1/92LnBPxC2W1zw8POjcuTO9evWiT58+3HzzzZbfJSQkMHLkSE6dOsWbb77J888/b+ksGT58OIMGDaJPnz7lvZVwAhI4G7P23qlr165s27bN8vuSyl316tUjPT2d3NxcJk2axEcffcSdd97Jp59+WuYeTdQOEjg7qereafXq1QwcOPCK/WbPnk2LFi0YNWoUFy5c4J133mHMmDFSUauWksDZWUVFfIxGI8HBwWRkZFi27dixIy1btmTx4sXcc889fPLJJ5bS56J2ksDZSWUTUaOCvAkP9GTyfyYxc+ZMVFWladOmnDhxAnd3d+bMmcOoUaOkg6MOkMDZgbWdJ+3cc+gaFkqjRo04e/Ys4eHhHDhwgOjoaJYtWyZratcBciNgY1YV8aF4es4Ogx8R3R+goKCAZcuWsXfvXuLi4oiPj6dnz55kZmbapc3CdiRwNlReEZ/ybJr/Li9HBpHyfwcYMOUj9hw4xNChQ1EUhT59+rB582b2799P586dOXXqlP0+gNCcBM6GSk9EnT3kHhK//ozZQ7qRuPryovSnD+3l5J+7CAi+HkWnR+/hRarev8xxOnbsyPbt28nOzqZjx44cPHjQ3h9FaEQCZyPWTEQtMhbw7TuT6PvydCjVIVLeRNRWrVrxyy+/EBAQwJ133mlZIbW8980rMpNZYCKvyKzZhFahDZmeYyPWTET98eNYbr//IQKbNC2zb0UTUZs0acK2bdvo168f3bt3Z+XKlfTt2xewrhdUpt04ngTORoym4jOLh7cPj81cwo8fx3Lmr32kHNnPXSPGYzaZOHUgifvGvVbu/gUmtdy1uAMCAli/fj2PPfYY/fv35+OPP6b7I49XWo5v8+lctqXkEh2ibWUwUX3yWMBG8orMzPozvcxrJRNRV//3WToNfZrfvl6C3r04ANmpZ/ALDKL/5Pdp2ak7z4UH4l3JGSkiIoIOHTqwee9hRsxZVeaStLQNc6ZxaNsGy8iUSZNeZtwTQzX6lKK6JHA2oqoq8w9mcC4zm5y0czS4MZRN86bTbsAwZvRtxyubDuLp42fZPrZ3JMM/XE5w81YEeOgY3bp+lQ+68wtNzNqXhqrTAeVvW7q6cvb5s7zXvwPHj5/guiDHrB3u6uSS0kaqKuJTOmz/ZE0RH0VR+OlYKqpOT2zvSKL6DOb/ft1KTto52vYbQreRLwJlqysX5F4EReHAhXyuC9Lmc4rqkcDVUEnBntOnT3Pq1ClOnTrF3r17OXHiBCtXr8H/ukgen7UCqHwi6sT4PywTUcMCPcvd5p+S0vLBrXhJYkNOFjGfreNiRhoz+rYjqs8Q6jW8DoAdKxaw88tFZJ1L4aH/fkCyyYd7LpViEPYlgauB06dPExYWBnBFER+dTkeLZjfROth2RXyyjGY8L/0NRtz/EAB+9RsQ2KQpGaf/Zwlcp8FP0WnwU6Qc2c+qV8cQ2r4rhpYBUsrcAaSfuAYaN25Mr1690Ov1ZYr4AEybNo0WLVrYrYhP6SrKOp0es8l0xTbXtQjDPyiY47t3UGCSW3dHkMDVgKIovP7662UeLut0Opo1a8bzzz9vea2Zvwdjbw3knsY+1HMve1YJ8NDRvYkvY8MCbVIxK/XYEcv/Xzh5nJTD+2kY0lJKmTuIXFJeJbPZzPz585k4cSJ+fn5kZ2dbXv/oo4/w9Cx7H+apVxj74F3s37+ftKwcjGZqXMSnnocOQxXbrJ89hQsnj6N3c0Ond6PPxLdpccstUsrcQeSxwFX466+/GDVqFNu3b2fUqFG888473H///SQmJtKnTx++/fbbK/ZZsGABo0ePBoo7Wlq3bl3jdpQsuFhdsuCi48glZTUYjUamTp1KmzZtOHfuHFu3bmXBggUEBgby2Wefce+99/Lhhx9esd/u3bsZO3YsUHwZun79ek3aEx7oiXs1/gYViu8Vre0FFdqTM5yVfvvtN0aOHMnBgweZMGECr732Gt7eVZ8lMjIyuO2220hJScFkMqEoCt26dWPTpk2atMuahR9LKEh1ZUeTM1wVcnNzeeGFF+jQoQPu7u7s2rWLt956y6qwmc1mHn30UUvYoHgEyrZt28jLy9OkfaV7QSsjpcydg5zhKrFx40ZGjx7NuXPnePPNNxk/fjxubtb3Mx04cICwsDAUpbhjxGy+PLr4hx9+4L777tOsrVLKvJZQxRXS0tLUYcOGqYDarVs3NTk5+aqP9dtvv6lz5sxRb7rpJtXHx0d1c3NTATU2NlbDFl9mNpvVvEKTmmEoUvMKTarZbLbJ+4ir4xKBM5vNau6lL2FuJV9Cs9msfvHFF2pQUJAaEBCgLlq0SLMvbGhoqPr888+rBoNB3bdvn5qXl6fJcUXtUqefw1VnUubJkyeJiYkhPj6egQMHMmvWLIKDgzVpR2ZmJkePHuX222/H09OT8PBwTY4rap86G7jKStOVnpTZr6kf65d/yqRJk/D39+ebb76xzKLWyp49ewCIjIzU9Lii9qmTgSvdVf7PEfpFxgLi35vM//26Fb27B8tahpGbmc7QoUOJjY2lXr16FR/4KiUlJeHl5UXLli01P7aoXepc4EpK0/0R/xXbl88j+3wKh7atp13/4bR/aDjrZ01B0el48ZtEFEUhKzWF+kGNGHdbA5vV/Pjjjz9o06ZNtXo4Rd1U574Bf6YXkJtbXCnruVUJJMV/RdfHnyXjzEmM+bnsXruCSev3WsYv1mt4HWZgf3qBzYY7JSUl0blzZ5scW9QuderBjHqpNF1FlbIunDyBT0AgWxe+x5yh3Zk/4gGSE4uXiCqvNJ0W8vLyOHTokNy/CaCOneFKStNVVClLp9OTfuoEDZu15L5xk0k5sp9Pn36I8V9vh/oNyi1Nd7XUS6vkJO47iJd/ABG3367JcUXtVqcCZyw1qbJ5+640b9/VUilr0ZiBvBD3K4pOR0Sv4tnR17UIo36TG0k9ehi/tg0qLE1XHVc8ivC8ide2HGaXuwKp+VIf0sXVqb95j0tzvAryLpL291EAdHo3bgiLxFRUiIe3D6HtunDk1y0AZJw5Scbpv2nQNBSgxpMyj2UbmXsgnc2nc8s89wPIKlTZfDqXuQfSOZZtrNH7iNqrTo2lVC+VpktJS2fVqzGWSlmevtfQ+dEY2vYbSvqpE6x+4znysjLQ6XTc89RL3Nqtt9Wl6SpS3VH7A0OlKKsrqpWBM5lMXLhwgfPnz3P+/HlSU1NJTk7m+PHjjJr6AVvO5Fu2raxSVmk1mZRpKDIz90C65SF76ffMz8nik1GXH6QbDflknP4fr285xEsdQ+Xy0sXUunu4TZs2cd9991mmu5SmKArvzHiPn3VYvvxVVcqqbmm68pReJae8Z3/jVv5k2Xbb0rkc3/0L7tfUt+mjCOGcat0/r6Ghoej1+nJ/N2XKFK6tdw3RIf6WOsRal6b7J9WKVXJK2712BW37FZcat9WjCOG8al3gQkJCeOGFF8q8ptPpuO2225g4cSJg30mZ1qySU+J/e38nLyudWzrfC1xeJUe4jlp1SWk2m1m0aBHz589Hp9OhFk8vQlVVFi1aVGboVElpOltPyqxqlZwbwi4/8N699gsiew9CX6qdWjyKELVHrfmr3rNnDzExMezcuZPhw4fTu3dvHn74YQDGjRtHVFTUFft4uelo29CbqCAvDCaVApNa49J0/+RR6lFCec/+Xtl0EDcPT4z5uezb+A1jlm4ss7/Uh3QtTn9JmZ2dzfjx44mKiiInJ4eEhAQ+++wzBg4cyODBg7nhhhuYOnVqpcdQFAVvNx0Bnnq83XSa1tT31isEeOgqfPZnKioE4M8f1xJ8c2sahtxs2TfAQyf1IV2M057hVFVl5cqVvPDCC+Tk5BAbG8tzzz2Hu7u7ZZtly5ZhMBjw8fFxWDutXSVn1zfLadu37Lps1qySI+oWuzyHKxlXaDSpeOgVvKu4pPvrr78YO3YsW7Zs4aGHHuL999/n+uuvt3Uzr1plz+HKU/IoYuytgfIczsXY9AxX3XWn8/LymDp1KjNmzODGG2/UvLKVrXi56YgOsd0qOaLusNkZrrISByXcdVjWnV67di3jxo3j7NmzvPzyy0ycOBEvLy9bNM1mrP3M/UOkPqSr0jxwERERfLEhge/OFFY6rnDXN8vZ/sV8zh8/QlTnbvz+04/cd999zJ49m+bNm2vZJLsqqQ/5W2oe2YWX/wSkPqQAGwTun/czFUk5sh+9mwc/Lf6Axi3DGXZnOAP79a0TnQiZmZk0atSIHr0fZNmKVZo/ihC1l+b3cN7uel7ffhxPH79K156+rsWllUN1OnRu7jTr1LPOfCHHjBmD0Whk26aN+Lsr6HRyRhPFNP0mlHeyLFl7esznG9i2dC5ZqSnl7ltXxhV+/fXXrFhRvKZ3Tk4Ov/76q4NbJJyJpoHLL2dcYHlrT5enLowrPHv2LCNHjrT8rNfrWbVqlQNbJJyNpoEzlhMYa9aeLlGb151WVZWRI0eSk5Njec1kMrFy5cpypxIJ16Rp4DxqOEypNo8r3LFjB/Hx8VdcFp8/f54dO3Y4qFXC2WgaOO9qBCYp/ivevu82/vzxO378+B1ie93GoX17tGyOXbVt25Z58+Yxbtw4goOD8fb2tgxD+/PPPx3cOuEsNH8sIOtOQ5s2bejUqRNz5swhNTWVRo0a1ZkeWFEzmvdXu/q606qqcvToUUJDQ9HpdAQHB0vYhIXmgSsZV1idr1hdGld47tw5cnNza/VoGWE7NvmWu/K608nJyUBx7RUh/slmswXsVeLA2Rw9WjwJtVmzZg5uiXBGNp2eY48SB84mOTmZJk2aOHRSrHBedpnxXVziQHGJYjklHSZClKduXc85geTkZOkwERWSwGksOTlZznCiQhI4DaWnp5ORkSFnOFEhCZyGSnoo5QwnKiKB05AETlRFAqeh5ORkGjRoQEBAgKObIpyUBE4DqqqSV2TmbOZFWreJrBMz14Vt1MoFGZ1FdetuCiGBu0rVrbspBMglZbVERESQn59vWc+7orBtmD2V9/p3ZMbAu+ja8Q6WfbfBvg0VTkvOcNVkTd3Nwzs20SyqE+5e3qQc2c8no/px5swZAvxkfKWrkzNcNSiKQuLJCxSaIbZ3JJvmv8vHj9/P9Aei2LJwpmW7lp264+5VPHu9UfPWmM0mdiSfdlSzhRORwFVTUlq+5f+tqbm5e+0XBF5/Eyfdr5XeSyGBq66sUr2RVdXcTE7cxuYFMxj89id1ou6mqDkJXA1UVnPz2O4drH5jHMM/WEbQTcVjK2tz3U2hDQmcDRzf/QtfvjaWYe8ttayhALW77qbQhgtMCdVWPQ8dhiq2+frN8ZiMRla/Ps7y2pPvzMMrouqFGkXdJo8FqknqboqakEvKanL1upuiZiRw1eTqdTdFzcgl5VWS9bzF1ZDA1UDJet6uVHdT1IwETgOqqrpM3U1RMxI4IexIrneEsCMJnBB2JIETwo4kcELYkQROCDuSwAlhRxI4IexIAieEHUnghLAjCZwQdiSBE8KOJHBC2JEETgg7ksAJYUcSOCHsSAInhB1J4ISwo/8HJRQsJ6iX9DUAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 200x200 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# Path to the JSON file\n",
    "json_file_path = '/home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x000D_V2/0x000D_V2_outputNetlist.json'\n",
    "\n",
    "\n",
    "# Load JSON data from file\n",
    "json_data = load_json_file(json_file_path)\n",
    "\n",
    "# Create a DAG from the JSON data\n",
    "dag = create_dag_from_json(json_data)\n",
    "\n",
    "# Print the nodes and edges in the DAG\n",
    "print(\"Nodes in the DAG:\")\n",
    "for node in dag.nodes(data=True):\n",
    "    print(node)\n",
    "\n",
    "print(\"\\nEdges in the DAG:\")\n",
    "for edge in dag.edges(data=True):\n",
    "    print(edge)\n",
    "    \n",
    "G = dag\n",
    "\n",
    "plt.figure(figsize=(2, 2))\n",
    "pos = nx.spring_layout(G)  # Positions for all nodes\n",
    "nx.draw(G, pos, with_labels=True, node_color='skyblue', node_size=100, \n",
    "        edge_color='k', linewidths=1, font_size=8, \n",
    "        arrows=True, arrowsize=10)\n",
    "plt.show()      "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "a1936ab8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "=== assign_io_from_json: changes ===\n",
      "[detect] JSON inputs (raw):  [\"'in1'\", \"'in2'\", \"'in3'\", \"'in4'\"]\n",
      "[detect] JSON outputs (raw): [\"'out'\"]\n",
      "[detect] inputs (final):  [\"'in1'\", \"'in2'\", \"'in3'\", \"'in4'\"]\n",
      "[detect] outputs (final): [\"'out'\"]\n",
      "[debug ] deg-in==0:  [\"'in1'\", \"'in2'\", \"'in3'\", \"'in4'\"]\n",
      "[debug ] deg-out==0: [\"'out'\"]\n",
      "[cleanup] '$1': removed ['nodeType', 'deviceName']\n",
      "[cleanup] 'out': removed ['nodeType', 'deviceName']\n",
      "[cleanup] '$2': removed ['nodeType', 'deviceName']\n",
      "[cleanup] '$3': removed ['nodeType', 'deviceName']\n",
      "[cleanup] '$4': removed ['nodeType', 'deviceName']\n",
      "[cleanup] 'in4': removed ['nodeType', 'deviceName']\n",
      "[cleanup] '$5': removed ['nodeType', 'deviceName']\n",
      "[cleanup] 'in3': removed ['nodeType', 'deviceName']\n",
      "[cleanup] '$6': removed ['nodeType', 'deviceName']\n",
      "[cleanup] '$7': removed ['nodeType', 'deviceName']\n",
      "[cleanup] 'in2': removed ['nodeType', 'deviceName']\n",
      "[cleanup] 'in1': removed ['nodeType', 'deviceName']\n",
      "[relabel] 'in1' -> 0\n",
      "[relabel] 'in2' -> 1\n",
      "[relabel] 'in3' -> 2\n",
      "[relabel] 'in4' -> 3\n",
      "=== end ===\n",
      "('$1', {})\n",
      "('out', {'type': 'output'})\n",
      "('$2', {})\n",
      "('$3', {})\n",
      "('$4', {})\n",
      "(3, {'type': 'input'})\n",
      "('$5', {})\n",
      "(2, {'type': 'input'})\n",
      "('$6', {})\n",
      "('$7', {})\n",
      "(1, {'type': 'input'})\n",
      "(0, {'type': 'input'})\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAeoAAAHqCAYAAADLbQ06AAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAABSr0lEQVR4nO3deVxUZd8G8OvMMDCjLAIiLgymuWuC5b4+lqBSuBZmaWVWVqY+Ldpiq1Zmm6ZWpvmYpaVl7iuaRm6ZVmppgqYmiyIwI+vsc94/EF5JhQFm5pyZub6fz/N5X5kz5/6RwjX3fe5FEEVRBBEREcmSQuoCiIiI6MYY1ERERDLGoCYiIpIxBjUREZGMMaiJiIhkjEFNREQkYwxqIiIiGWNQExERyRiDmoiISMYY1ERERDLGoCYiIpIxBjUREZGMMaiJiIhkjEFNREQkYwxqIiIiGWNQExERyRiDmoiISMYY1ERERDLGoCYiIpIxBjUREZGMMaiJiIhkjEFNREQkYwxqIiIiGWNQExERyRiDmoiISMYY1ERERDLGoCYiIpIxBjUREZGMMaiJiIhkjEFNREQkYwxqIiIiGWNQExERyRiDmoiISMYY1ERERDLGoCYiIpIxP6kLIPkRRRFWuwi7CCgEwE8hQBAEqcsiIvJJDGoCAOSbLEgvMEBvsEBvssBqF8tf81MICA1QIVSjgjZYg5AAlYSVEhH5FkEURbHqy8hbXSgyIlVXBJ3BAgFAZf8Yyl4P06jQJiwQDQPV7imSiMiHMah9lMlmx9HsfGQUGmt8D22QGjGRIfBXcqoDEZGrMKh9UL7Rgr0ZOpht9kp70FURAPgrFeitDeNwOBGRizCofUy+0YKU9DzY7GKtQrqMAECpENAvOpxhTUTkAhyz9CEmmx17M3ROC2mg9Jm1zS5ib3ppD52IiJyLQe1Djmbn13q4+3pEAOYrz7yJiMi5GNQ+4kKRERmFRqeHdBkRQHqhEReLaj45jYiIrsWg9hGpuiKvaoeIyFcwqH1AvskCncHi0LVL3nwZj9/eFSPbNMb5tJPVbivPYEGBybG2iIioagxqH5BeYICjG4B2H3gX3vp6HSIaR9WoLeFKe0RE5BzcQtQH6A0Wh59Nt+/SvVZtiQB0RvaoiYichT1qLyeKIvRuHorWGy3g8nwiIudgUHs5q12scMCG29pkUBMROQWD2su5OaMlb5eIyNswqL2cQqJjpKVql4jI2zCovZyfQoBfNVJz8YwX8Wi/25CXfQFvPDwKE+N71qxNgUlNROQMPJTDB+w5n4ccg9lt7UXU8Ucfbbjb2iMi8mbsUfuAUI3K4XXUtSUACFPzFC0iImdhUPsAbbDGZXt8/5t4pT0iInIOBrUPCAlQIUzjnl5uuEaFYJ5LTUTkNAxqH9E6LNCr2iEi8hUMah/RKFCNqCC1y55V2+02NNL4oWGg2kUtEBH5Jga1D4mJDIG/UuH8sBZFFOr1+O+9w3DmzBln352IyKcxqH1IgFKB3towKBWC08JaAOCnVKBjsB/yLmWjS5cu2Llzp5PuTkREDGofExKgQr/ocKf0rAUA/koF+kWH47YObXHo0CF06dIFAwcOxIcffsiDOYiInIAbnvgos82Oo9n5SC801vge2iB1+XB6GZvNhunTp2P27Nm4//77sXjxYmg0XK5FRFRTDGofd7HIiFRdEfIMFghApeuty14P16jQOiyw0oljK1euxMMPP4y2bdti7dq1iI6OdnLlRES+gUFNAIACkwXpBQbojBbojZYKR2P6KQSEqlUIU6ugDdY4vE76yJEjGDZsGEpKSvDdd9+hX79+riqfiMhrMajpGqJYep60XSw9BctPECDU8JCN3NxcJCUlYc+ePZgzZw4mTpxY43sREfkiTiajawiCAJVCgQClAiqFolbBWr9+fSQnJ+Opp57CpEmTMH78eBiNNX8uTkTka9ijJrf58ssv8dhjjyEmJgZr1qxBkyZNpC6JiEj2GNTkVocPH8bw4cNhsVjw/fffo1evXlKXREQkaxz6Jrfq3LkzDh8+jFatWqF///5YtGiR1CUREckag5rcLjIyEjt37sRjjz2GCRMm4PHHH4fZbJa6LCIiWeLQN0nq888/x8SJE9GlSxesXr0aDRs2lLokIiJZYVCT5A4cOICRI0dCoVBgzZo16Nq1q9QlERHJBoe+SXI9evTA4cOHodVq0bdvX3zxxRdSl0REJBsMapKFxo0b48cff8SYMWMwbtw4TJkyBRaLReqyiIgkx6FvkhVRFLFw4UJMnjwZvXv3xrfffouIiAipyyIikgyDmmRpz549uPvuu6FWq7F27VrceuutUpdERCQJDn2TLPXp0weHDx9GREQEevXqhRUrVkhdEhGRJBjUJFtarRZ79uxBUlISxowZg+eeew5Wq1XqsoiI3IpD3yR7oihi3rx5ePbZZ9G/f3+sXLkS4eHhUpdFROQWDGryGLt27UJSUhKCg4Oxbt06dOzYUeqSiIhcjkPf5DFuv/12HD58GMHBwejRowdWr14tdUlERC7HoCaPctNNN2H//v0YMmQI7rnnHrz00kuw2WxSl0VE5DIc+iaPJIoi3n//fbzwwgsYNGgQVqxYgXr16kldFhGR0zGoyaNt374d9957LyIiIrB+/Xq0bdtW6pKIiJyKQ9/k0QYOHIhDhw7B398f3bp1w/r166UuiYjIqRjU5PFatGiBAwcOIC4uDsOGDcMbb7wBu90udVlERE7BoW/yGna7HW+//TZeffVVDBkyBF9++SWCg4OlLouIqFYY1OR1Nm7ciDFjxqBJkyZYt24dWrVqJXVJREQ1xqFv8jqJiYk4ePAg7HY7unbtii1btkhdEhFRjTGoySu1adMGBw8eRJ8+fXDXXXdh1qxZ4OAREXkiBjV5rZCQEKxfvx4vv/wyXnrpJSQlJaGoqEjqsoiIqoXPqMknrF27Fg888ACaNWuGdevWoXnz5lKXRETkEPaoyScMHz4cP//8MwwGAzp37owdO3ZIXRIRkUMY1OQz2rdvj19++QXdunXDoEGD8MEHH/C5NRHJHoOafEpoaCg2bdqEqVOn4rnnnsOYMWNQUlIidVlERDfEZ9Tks1atWoVx48ahTZs2WLt2LZo2bSp1SURE12CPmnzWqFGjcODAAej1enTu3Bk//vij1CUREV2DQU0+LSYmBocOHULHjh0xYMAALFiwgM+tiUhWGNTk8+rXr4/t27dj8uTJmDRpEsaPHw+j0Sh1WUREAPiMmqiCr776Co8++ihiYmKwZs0aNGnSROqSiMjHMaiJ/uXw4cMYPnw4LBYLvv/+e/Tq1UvqkojIh3Hom+hfOnfujMOHD6NVq1bo378/Fi1aVP6a1WrFN998U60lXaIowmKzw2S1w2Kz8xk4EVULe9REN2A2m/HMM8/g448/xoQJEzBv3jxMnz4d77//Pt58801Mnz79hu/NN1mQXmCA3mCB3mSB1f7/P2Z+CgGhASqEalTQBmsQEqByx7dDRB6KQU1Uhc8//xwTJ07ETTfdhLS0NABAeHg4MjIyoFarK1x7ociIVF0RdAYLBACV/XCVvR6mUaFNWCAaBqoruZqIfBWDmsgBX3zxBcaNG1fha4sWLcKjjz4KADDZ7DianY+MwprPFtcGqRETGQJ/JZ9IEdH/Y1ATVSEnJwexsbHIzs6GzWYr//rNN9+MtLQ0FJpt2Juhg9lmr7QHXRUBgL9Sgd7aMA6HE1E5fnQnqsLnn3+OrKwsCIJQ4et///031m7ZjpT0vFqHNFA6DG622ZFyPg/5Jkst70ZE3oI9aqIqlJSUYNOmTfj555+xd+9eHDlyBBaLBYH1QjF/y08ICQuvdUhfraxnHdcsgsPgRMSgJqous9mMo0eP4rdLhajfvDUEhfPDVAAQFaRGl8ahTr83EXkWBjVRDVwoMuJApt7l7fRsEsrZ4EQ+juNqRDWQqivyqnaISL4Y1ETVlG+yQGdwz2SvPIMFBZxYRuTT/KQugMjTpBcYqtzMpMyq+e9j1KTnAADFBfl49YGR5a+ZDEZkZ/yD/+07hqB6138WLVxpr30El2sR+SoGNVE16Q2WKkM6ZcP32PTFIuguXcSh3cmITxqL+HvH4oN1O8uvWb/kUxw/dOCGIQ2UfhjQGdmjJvJlDGqiahBFEfoqhqKNJSVY+OpUzNmwCynrV2PYoxORk5lxzXW71q7Cff99vso29UYLRFG8Zh03EfkGPqMmqgarXaxwwMb1CAKgUChxOTcHABCg1iDq5pYVrkn9/TCKLuvR+T9xjrXJxRlEPos9aqJqqCKjAQABmjqYtmAJVs5/D2dP/ImzJ49j5ITJaNmxU/k1u9asRL+hd0Pp59iPoCPtEpF3Yo+aqBoUDo4+x/Tsi9eXfouBox9E/+FJmDF+NCxmE4DSofF9Wzbg9pH3Or1dIvI+DGqiavBTCPCrIjUNxcXIOncGAKBUKtHylk6wWsywWqwAgP3bNqJp67aIat6ysttUbJPPp4l8Foe+iapBEASEBqiQYzDf8Bqb1YKls15DcUE+ci9kYv/2TXjklbegqVsXALDr+29wx8jRDrcZqlZxIhmRD+MWokTV9GdOAU7piqu9jromBACtwuqifURwje9BRJ6NQ99E1aQN1jh8Wlb7rj1r1ZZ4pT0i8l0MaqJqCglQIUzj2E5hHbrVLqjDNSoEB3BXMiJfxqAmqoHWYYFe1Q4RyReDmqgGGgWqERWkhqumeAkAtEFqHnFJRAxqopqKiQyBv1Lh9LAWAPgrFYiJDHHynYnIEzGoiWooQKlAb20YlArBaWEtAFAqBPTWhsFfyR9PImJQE9VKSIAK/aLDndKzFu12+CsV6BcdjhBOICOiKxjURLUUEqBCXLMIRAXV7nnynk1rYfnrEEOaiCpgUBM5gb9SgS6NQ9GzSSjCryzdqqqHXfZ6uEaFHo1DcW7fTox/6EFkZma6tFYi8izcmYzIBQpMFqQXGKAzWqA3WiocjemnEBCqViFMrYI2WFO+Tjo3NxcxMTFo06YNduzYAYWCn6OJiEFN5HKiWHqetF0sPQXLTxBuuHf3Dz/8gLi4OLzzzjuYNm2amyslIjliUBPJzAsvvIAPPvgABw4cQOfOnaUuh4gkxqAmkhmz2YyePXuioKAAv/32GwIDuTsZkS/ziodgoijCYrPDZLXDYrODnz3Ik/n7++Prr79GVlYWpkyZInU5RCQxj+1R51+ZrKM3WKA3XWeyToAKoZrSyTpc7kKeaOnSpXj44YexatUqJCUlSV0OEUnE44L6QpERqboi6AwWCEClxw2WvR6mUaFNWCD3TSaPIooi7r33Xmzfvh3Hjh1DdHS01CURkQQ8JqhNNjuOZucjo9BY43tog9Tl+zMTeQK9Xo/Y2Fg0bdoUu3fvhlKplLokInIzj0isfKMFO8/mILMWIQ0AGYVG7Dibg3yTxUmVEblWaGgoli9fjn379mHWrFlSl0NEEpB9jzrfaEFKeh5sdrHSYW5HlR16wP2UyZO8+uqrePvtt7Fnzx706NFD6nKIyI1kHdQmmx07z+bAbLM7JaTLlB0jGNcsgsPg5BGsViv69u2LCxcu4MiRIwgJ4RGYRL5C1il1NDvf6SENlE4wM1955k3kCfz8/LBixQrk5eVh4sSJUpdDRG4k26C+UGRERqHR6SFdRgSQXmjExaLaPfcmcpdmzZph4cKFWLFiBZYvXy51OUTkJrId+v7xfC50BtdP+grXqNAvur7L2yFylrFjx2L9+vU4cuQImjdvLnU5RORisgzqfJMFP5zLdfj6rHNnsOCFKSjQ61E3OBhPzZoLbYtWDr9/wE31y08wIpK7goICxMbGokGDBtizZw9UKv7bJfJmshz6Ti8wVHmW79U+e+15DEgagwXb92LY+CfxyfRnHX6vcKU9Ik8RHByMr7/+GocPH8aMGTOkLoeIXEyWQa03WBx+Np2fl4szJ/5AvyEjAQDdB96JS5nncSkj3aH3iwB0Rq6rJs/SvXt3vPHGG3jrrbfw008/SV0OEbmQ7IJaFEXoq7EhSe6FLIQ1iITSzw8AIAgC6jdqgpwLmQ7fQ2+08CAP8jgvvPAC+vTpgzFjxkCv10tdDhG5iOyC2moXKxyw4RCh4kB5dUPXahdhZVCTh1Eqlfjqq69QWFiIxx57jB82ibyU7IK6uhldv1Fj6C5egM1qBVAa0nkXsxDRqIlL2yWSg+joaCxevBirV6/G0qVLpS6HiFxAdkGtqM4sMgAh4fXRrG0HpGz4HgDw8/bNiGiiRYMobbXus2P7dvz999+w2WzVK4BIYnfffTfGjx+PSZMmIS0tTepyiMjJZLc8SxRFbDydXa3h78wzp7HgxadReFmPOoGBeOqdjxDdsrXD7y8pKsTYzqXXq9VqtGrVCm3btq3wv5YtW0Kt5jGZJE9FRUW47bbbEBQUhP3798Pf31/qkojISWQX1ACw53wecgxmt7VXX6NCM8GAv/7665r/5eTkAAAUCgWaNWt2TYC3bduW+y6TLPz666/o0aMHnn76acyePVvqcojISWQZ1H/mFOCUrthl24deTQDQKqwu2kcEX/f1vLw8nDx58poA/+eff8on7zRq1Aht2rS5JsAbNWoEQajmWD5RLbz33nuYNm0aduzYgQEDBkhdDhE5gSyDuro7k9VWTXYmKykpQWpq6jUhnpaWBouldHlZcHAw2rZte02IN2vWDH5XlpNRzYhi6eoAu1g6r8FPIfBDEQC73Y74+HicOHECx44dQ/363B6XyNPJMqgBz93r22q14syZM+XBfXWQFxYWAgD8/f0rPAcvC/LWrVtDo9E4rRZvk2+yIL3AAL3BAr3JUmEeg59CQGiACqEaFbTBGp8+azwrKwsdO3ZEr169sG7dOn6AIfJwsg3qC0VGHMh0/SYOPZuEomGg6yeJiaKIrKysCr3vshC/ePEigNLNWm666aYKve+yEA8LC3N5jXJ1ociIVF0RdAYLBKDSRyJlr4dpVGgTFuiWv1s52rBhA4YOHYpPP/0Ujz/+uNTlEFEtyDaoAeCXLD0yXXTUpQAgKkiNLo1DXXD36tHr9dcMoZ88eRJnzpwpfw7eoEGDa56Bt2nTBlFRUV7bYzJdOTM8o7DmR5Fqg9SIiQyBv1J2KxFd7sknn8TSpUvx66+/ol27dlKXQ0Q1JOugNtns2Hk2B2ab3alhLQDwVyoQ1yxC1r/AjUYj0tLSrpnIlpaWBpPJBAAIDAy87kS2m2++2aOfg+cbLdiboav1333Z33VvbZjPDYeXlJSgS5cu8PPzw8GDB7m8kMhDyTqogdLnkinn82Czi04JawGAUiGgX3S4x/7ittlsOHfu3HWXk+Xn5wMAVCoVWrZsec1kttatW6Nu3boSfweVyzdakJLOv3NnOHbsGLp27YrHH38cc+fOlbocIqoB2Qc1UBrWe9PZu6qKKIq4ePHidSeyZWVllV/XtGnT664HDw8Pl7D6Ur4+iuIK8+bNw5QpU7BlyxYMHjxY6nKIqJo8IqgBwHzleWU6n1fWSH5+/nXXg585cwZ2ux0AUL9+/esGuFarddtzcF+Zl+BOoijizjvvxK+//opjx44hMjJS6pKIqBo8JqjLXLwyAzivGjOAwzUqtPbhGcCVMZlMOHXq1DUBnpqaCqOx9ENR3bp1y4fPrx5Gb9GiBVSq6o1MZGdnY+nSpZg4cSKCgoIqvOZtM/3lJDs7Gx07dsStt96KzZs3Q6HwvQ+rJA/cA6H6PC6oyxRcWVOrM1qgN15nTa1ahTB16Zra6m5mQqXPwf/555/rDqOXnX3s5+eHFi1aXNMDb926NQIDA6973/fffx9Tp05F06ZN8e2336Jr167lr3nq2nlPsW3bNgwePBhz587FlClTpC6HfAj3QKgdjw3qq4li6XnS5Z/QBH5CcxVRFHHp0qXrTmTLzMwsv06r1V53GP2FF17AsmXLyq+bMWMGnn/+eRRZ7Q7vRrdq/vsYNem58j9bzCZ88c4bOLIvBX4qFZq37YAp7y2o9B412Y3OGzz99NP45JNPcOjQIXTs2FHqcsjLcQ8E5/CKoCZ5KCgoQGpq6jUBfvXxoUql8pqjRDt37oyPvlmLbJuy0h/klA3fY9MXi6C7dBGhDSIRnzQW8feOxdJZr8Fus+Hh6TMhCAL0l7IR2uDGz2Gr2t/dmxmNRnTr1g1WqxWHDh1CnTp1pC6JvBD3QHAuBjW5nMlkwunTp3HixAmMHTu2fA341V7/4jvc0r3XDe9hLCnBuJ4dMGfDLqSsX41hj05ETmYG6jdqgkf73YpFP/4KTTWWnUXU8UcfrfSz3KVw4sQJ3HbbbRg3bhw++eQTqcshL8M9EJyPH1XI5QICAtC+fXv07du3PKSVSiWA0uNDY2Nj0fbWzpXeQxAAhUKJy7mlx44GqDWIurklLqafQ1C9UKxeOBfTRg7Cy/cPw7EDe6qsSW+0wFc/o7Zr1w5z5szBp59+ivXr10tdDnmRsj0QnLG8UkTpap+U83nIN7l+7oqcMajJbS5dugQAUKvVGDZsGFasWIG8vDz8cvhX+PkHVPreAE0dTFuwBCvnv4cty/+HdyaOw6ljv8NmsSI7/R9ob26Fd7/fhkdeeQtznnkC+bq8Su9ntZfOa/BVEyZMwNChQzF+/PgKa+yJaspks2Nvhs5pGxUBpWFts4vl+2j4KgY1uU2HDh3w+++/Q6/XY/Xq1bjvvvtQr1492B38qY7p2RevL/0WA0c/iP7DkzBj/GiEN2wEhUKBPokjAAA3tWmPBlHRSD+VWuX9HG3XGwmCgM8//xz+/v544IEHytfSE9XU0ex8p29UBPx/z/podr6T7+w5GNTkNoIgIDY29po9pxUOTNA3FBcj69wZAKXD5i1v6QSrxYwATR3c0r03juz9EQBwKTMDlzLOo0mzm6u8pyPterP69evjq6++wq5du/DBBx9IXQ55sAtFRmS4aKMioDSs0wuNuFhU88lpnoyTyUhyoihi4+nsCmsr/60o/zI+mjYJxQX5yL2QCU1gEIaMm4A7Ro7GxfR/8MlLz6Dwsh4KpQJJE59Ft7jKt8r0UwhIbBHJZXwAnn/+eXz44Yf4+eefcdttt0ldDnkg7oHgWgxqkoU95/OQYzA7dO2/11FXl91ux5k/fkfmvh2Ij49Hv379brhBiy8wm83o2bMnCgoK8Ntvv/n0fwuqvnyTxeE9EMwmIz585glknD6FAI0a9eo3wITXZ6NBlNbh9nxxDwQOfZMshGpUcLRv275rz1q1JQiAYCjG+vXrcddddyEsLAz9+/fHrFmz8Ouvv/rc81p/f398/fXXyMzMxH//+1+pyyEPk15gcPhnFwDiksZg/rY9+GDdTtz2nwFY+OpUh98rXGnP1zCoSRa0wRqHn2916FbboFZgwr0jcPbsWaSmpmLOnDkIDg7G22+/jc6dO6NBgwYYPXo0li5dioyMjFq15SlatWqF+fPnY8mSJfjuu++kLoc8iN5gcfhn1z9Ajdv63VH+yKlVzG3IzjjvcFsiAJ3R95ZqceibZEPq51wWiwU///wzkpOTkZycjEOHDkEURbRr1w7x8fGIj49H3759ZX+ed02JoohRo0Zhx44dOHr0KKKjo6UuiWTOkfkllZn3/GQE1QvFuBffcPg9vji/hEFNsiG307Py8vKwa9cuJCcnY/v27UhPT4e/vz969epVHtyxsbFedRKVXq9HTEwMmjVrhl27dpVvTEN0PRabHRtPZ9fovd8vnIfDu3fg9S9WIUBTva1sE1tGQuVFP3dVYVCTrMj1PGpRFJGWllbe2969ezeKi4tRv359xMXFIT4+HnFxcWjSpInzC3ezn376Cf3798eMGTMwffp0qcshGTNZ7dj8d/WDev2ST7Fvy3q8tnQV6gaHVPv9d7aIRIAP7QHOoCZZMdns2Hk2x+kbJ5TtGxzXLMIpm/ybzWYcOHCgPLh//fVXiKKI9u3bVxgm99RDL1555RXMmjULe/fuRffu3bF7925kZWXh/vvvl7o0kpGa9Kg3LP0MezauwWtLVyEwpF6N2mWPmkhi+SYLUs7nOW0rQgGAUiGgX3S4yzb3z8vLww8//IDt27cjOTkZGRkZ8Pf3R58+fcqDu2PHjh4zTG6xWNC3b19cvHgRiYmJmD9/PtRqNYqLiz3meyDXq+4z6ryLWXjsP50RqW1afoiOyj8A73y72eE2+YyaSCbyTZby/X097QQeURRx8uRJ7Nixo3yYvKSkBA0aNEBcXFz5/xo3buyWempq586dGDhwYIXlaufOnUPTpk0lrIrkpjp7IDiDL558x6Am2Srb3zfdw8+0NZlM1wyTA6V7n5f1tvv06SOrYfIvv/wSEyZMgNlsrhDUW7duxaBBg665XhRFWO0i7GLp1qx+CsGnejy+7M+cApzSFbts+9Cr+epZ8gxqkr2LRUak6oqQZ7BAACr9hVD2erhGhdZhgQ7N7na3nJwc/PDDD+XBnZmZiYCAgGuGyaUKOlEU0aJFC5w5c6bC1xUKBd5//308/fTTAEpHPdILDNAbLNCbLBWGP/0UAkIDVAjVqKAN1vj8ecLerDo7kzmDL+5MxqAmj1FwJRh0Rgv0xusEg1qFMHVpMHjKD7Ioijhx4kT5MPmPP/4Ig8GAyMjICrPJGzZs6Na6cnJy8Pbbb+Pjjz+G3W6HzWYDAIwfPx4z5y5Aqq4Iump8cArTqNBGph+cqPak3gPB2zGoySOJYul50uVDrYJ3DLWaTCbs27evPLh/++03AEDHjh3Le9u9e/eGRqNxSz3p6el4/fXXsXTpUtQNqYdJb3+IzrcPrPH95PAogpxPbnsgeBsGNZGMXbp0qcIweVZWFtRqNfr27Vve477llltc/iHlaOopHM23oE5gMBS12ARFisl95B5y3QPBGzCoiTxE2TB5WWinpKTAYDCgYcOGFYbJIyMjndpuvtGClHTPWi5H7ucpeyB4IgY1kYcyGo3Yv39/eXD//vvvAICYmJgKw+RqddVDhcXFxdfdw5y/fKk6PHEPBE/AoCbyEpcuXcLOnTvLg/vChQtQq9Xo169feW+7Q4cO1wyTb968GcOGDcNnn32Ghx9+uMJrHM6k6vLkPRDkikFN5IVEUcTx48crDJMbjUY0atSofJh8wIABiIyMxPjx4/G///0PADBz5kxMnz4dgiBwghDVmLfsgSAXDGoiH2A0GrF3714kJydjx44dOHLkCIDSYfLTp0+juLi4/NoJEybg448/xp5MPZfcUK04ugeC3W6HAEBQKGS9B4JUGNREPig7Oxs7d+7Ed999h/Xr11/z+sj7x+K+V2a7rR5f3MTCl1S1B8I/J4/jwt9peOGJR/jv4Do4pkDkgyIjI3H//ffj9ttvv+7SroAGTWC/sslJVVbNf/+6X/92wQcY2aYxzqedrPT9AoD0AoNDbZFnCg5QoX1EMPpow5HYIhKJLSNx55X/m9giEorzJ/He1MmAif8OrodBTeTDdu3ahasH1SIiIjB48GD0HZhQ5SlZKRu+x9QRA5G86is8NyIeySu/Kn/tzPFjSDv6G+o3rvp8bhGAzuj6IXaSB0EQoFIoEKBUQKVQQBAEDB48GFarFT/88IPU5cmSn9QFEJF0xo8fj06dOqFz58647bbb0LBhQ4eOLjSWlGDhq1MxZ8MupKxfjWGPTkROZgYAwGI2YfGM6fjvBx/jtQfudqgOvdECURS9Ync5qr7mzZujTZs22LJlC4YPHy51ObLDoCbyYYmJiUhMTKzwNatdrPJ8YUEAFAolLufmAAAC1BpE3dwSALBy3nvoO2QEIqOiHa7Dai/dElbFoPZZgwcPxqpVq/iB7To49E1EFVSR0QCAAE0dTFuwBCvnv4cty/+HdyaOw6ljvyP198M4/cdRDLrvIZe0S94rISEBWVlZOHbsmNSlyA6DmogqUDjYmYnp2RevL/0WA0c/iP7DkzBj/Ggc3ZeCzDOn8cQd3fD47V2Rl30BMx+5D7/9tMtp7ZJ36tOnD+rWrYstW7ZIXYrsMKiJqAI/hQC/KlLTUFyMrHOl51UrlUq0vKUTrBYzEsc9js/3/I6Fu37Bwl2/IDyyEV75/Gvc2vf2qtvkcKdPCwgIwIABA7B161apS5EdPqMmogoEQUBogAo5BvMNr7FZLVg66zUUF+Qj90Im9m/fhEdeeQua6+wX7ohQtYrPJQkJCQl48sknodfrERrKrWXLcMMTIrrGnzkFOKUrdmiv5lXz38eoSc/VuC0BQKuwumgfEVzje5B3SE9PR3R0NFatWoWkpCSpy5ENDn0T0TW0wRqHD1Ro37VnrdoSr7RHpNVq0aFDBz6n/hcGNRFdIyRAhTCNY1s5duhWu6AO16i4bSSVS0hIwLZt22C326UuRTYY1ER0Xa3DAr2qHfIMCQkJyM7OLj9fnRjURHQDjQLViApSw1VTvASUHmXIU5Loaj179kRwcDCHv6/CoCaiGyo7D9jZYS0A8FcqEBMZ4uQ7k6dTqVSIi4tjUF+FQU1ENxSgVKC3NgxKheC0sLZZrbCYTeitDYO/kr+C6FoJCQk4ePAgcnNzpS5FFvhTQkSVCglQoV90uFN61gIA2KyYevdgLJo3t/bFkVcaNGgQRFFEcnKy1KXIAoOaiKoUEqBCXLMIRAXV7nlyVJAaQ9s3xdh7RmLatGlYsmSJkyokb9K4cWN06tSJw99XcGcyInKIv1KBLo1DoS0yIlVXhDyDBQJQ6XrrstfDNSq0Dgssnzg2c+ZM5OXl4bHHHkNoaChGjBjhhu+APElCQgIWLlwIm80GpVIpdTmS4s5kRFQjBSYL0gsM0Bkt0BstFY7G9FMICFWrEKZWQRusue46aZvNhjFjxmDNmjXYvHkzBgwY4M7ySeb27duH3r1748CBA+jevbvU5UiKQU1EtSaKpedJ28XSU7D8BMGhvbvNZjOGDh2KPXv24IcffkC3bt3cUC15AqvVigYNGuCpp57CjBkzpC5HUgxqIpJUSUkJ4uLicPLkSfz0009o37691CWRTIwePRqnT5/GoUOHpC5FUpxMRkSSqlOnDjZt2oSoqCjEx8fj3LlzUpdEMpGQkIDDhw8jOztb6lIkxaAmIsmFhoZi+/bt0Gg0iIuL8/lfzFRq4MCBEAQB27Ztk7oUSTGoiUgWGjZsiB07dqC4uBiDBg3C5cuXpS6JJNagQQN07tzZ55dpMaiJSDaaNWuG5ORk/PPPP0hMTERJSYnUJZHEEhISkJycDKvVKnUpkmFQE5GslJ1H/NtvvyEpKQkWi0XqkkhCCQkJuHz5Mn7++WepS5EMg5qIZKd79+5Yt24dkpOT8dBDD/FsYh/WuXNnREREYPPmzVKXIhkGNRHJUlxcHFasWIFvvvkGU6ZMAVeS+iaFQoGBAwdi69atUpciGW4hSkSydc899+Dy5ct47LHHEB4ejtdff13qkkgCCQkJWL58OTIzM9GkSROpy3E79qiJSNYeffRRvPPOO3jjjTcwb948qcshCcTHx0OhUPjsMi0GNRHJ3vPPP4+pU6diypQp+Oqrr6Quh9wsPDwc3bt399llWhz6JiKPMHv2bOh0OowbNw716tVDYmKi1CWRGyUkJGD27Nkwm83w9/eXuhy3Yo+aiDyCIAj47LPPMGzYMCQlJSElJUXqksiNBg8ejMLCQuzbt0/qUtyOQU1EHkOpVGLFihXo3bs3EhMT8dtvv0ldErlJbGwsGjZs6JPD3wxqIvIoAQEBWLt2Ldq2bYtBgwYhLS1N6pLIDRQKBQYPHuyTy7QY1ETkcQIDA7FlyxZEREQgLi4O6enpUpdEbpCQkIDjx4/jn3/+kboUt2JQE5FHCg8PR3JyMhQKBeLj45Gbmyt1SeRiAwYMgFKp9LleNYOaiDxWkyZNkJycDJ1OVz7ZiLxXvXr10KtXL597Ts2gJiKP1rJlS2zfvh1paWkYOnQojEaj1CWRCyUkJOCHH36AyWSSuhS3YVATkceLjY3F5s2b8fPPP2P06NE+fSSit0tISEBJSQl++uknqUtxGwY1EXmF3r17Y/Xq1di0aRMee+wxHuLhpTp06IAmTZr41PA3g5qIvEZCQgKWLVuGL774As899xzD2gsJgoCEhAQGNRGRp7rvvvswf/58fPjhh5g1a5bU5ZALJCQkIC0tDX///bfUpbgFg5qIvM7EiRMxY8YMTJ8+HQsXLpS6HHKyO+64AyqVymeWaQkix4aIyAuJooinn34a8+bNwzfffINRo0ZJXRI50R133IGAgACfGAJnj5qIvJIgCPjwww8xZswYjB071mfPMvZWCQkJ2L17N0pKSqQuxeUY1ETktRQKBZYsWYJBgwZhxIgR2L9/v9QlkZMkJCTAaDTixx9/lLoUl2NQE5FXU6lUWLVqFbp06YI777wTx44dk7okcoI2bdrgpptu8onn1AxqIvJ6Go0GGzZsQPPmzTFw4ECfmS3szQRBwODBg7FlyxavX4bHoCYinxASEoKtW7ciODgYcXFxyMrKkrokqqWEhAScOXMGaWlpKCkpwe+//w673S51WU7HoCYin9GgQQPs2LEDFosFAwcOhE6nk7okqoWbbroJfn5+GDp0KEJDQ3Hrrbfi999/l7osp2NQE5FPiY6ORnJyMi5cuIC77roLxcXFUpdE1XT06FG0aNECt9xyC6xWK1JTU2E2mwEAUVFRElfnfAxqIvI5bdu2xbZt2/DHH39gxIgR5b/kyTMolUqkp6df8/Xw8HBERkZKUJFrMaiJyCd17twZGzZsQEpKCsaOHQubzSZ1SeSgDh06YM2aNVAoKkbYrbfeKlFFrsWgJiKf1b9/f6xcuRKrV6/Gk08+6fWzh73JnXfeiS+++KL8z4IgMKiJiLzRsGHDsGTJEixatAjTp0+XuhyqhrFjx2Lu3LkASreM7dixI0RRhMVmh8lqh8Vm94oPX35SF0BEJLWHHnoIOp0Ozz77LMLDw/Hss89KXRI5aMqUKUg9dx75gj/qxfbExtPZsNr/P5z9FAJCA1QI1aigDdYgJEAlYbU1w0M5iIiuePnll/HWW29hyZIlePjhh6Uuh6pwociIVF0RdAYLIIqAINzwWgGACCBMo0KbsEA0DFS7rc7aYlATEV0hiiKefPJJLFq0CN999x1GjBghdUl0HSabHUez85FRaKzxPbRBasREhsBfKf8nwAxqIqKr2Gw23H///Vi7di22bNmCO+64Q+qS6Cr5Rgv2ZuhgttlRm/ASAPgrFeitDZP9cDiDmojoX8xmM4YOHYq9e/di165d6NKlCwDg5MmT0Gq1qFu3rsQV+qZ8owUp6Xmw2cVahXQZAYBSIaBfdLisw1r+fX4iIjfz9/fH6tWr0bFjRwwePBgnTpzAsmXL0L59e7z88stSl+eTTDY79mbonBbSQOkza5tdxN700h66XLFHTUR0A3q9Hv369cP58+eRn58PANBqtfjnn38gVDJxSRRFWO0i7CKgEEpnHld2PVXtlyw9MguNTgvpqwkAooLU6NI41AV3rz0uzyIiuoF69erh9ttvx0cffVT+tfT0dKSlpaF169YVrs03WZBeYIDeYIHeZPG6JUJSulBkrNXEsaqIANILjdAWGWU5G5xBTUR0A1OnTq0Q0gCgUCiwefPm8qC+eolQ2RKgf7PaReQYzMg1mJGmK/bIJUJSStUVua0dOf6d8Bk1EdENpKamAig9BKKM3W7H+vXrYbLZ8UuWHgcy9aXreHH9kL5a2es6gwX7M/U4lKWX9bNROcg3Wcr/+1Zl1fz3K/z58du7YtLgPnh22AA8O2wA9m1ZX+n78wwWFJgca8ud2KMmIrqBjRs34ujRo/jiiy+wbNky6PV6AMD57Fwk/50Nay0fmGYUGnGpxOwRS4Skkl5guOFIRZmUDd9j0xeLoLt0EYd2JyM+aSzi7x0LAJj60WJEt2rjUFvClfbaR8jr74I9aiKiSsTExGDOnDm4ePEi1q1bh8S7R2Hm8rWwOGH2sQjAbLMj5Xwe8mXYk5MDvcFS6X9nY0kJFr46Fc/O/Qzxo8bira/Xo12X7jVqSwSgM8rv74E9aiIiB/j7+2PQXYnwa9+91pttXO3qJUJxzSI8YqcsdxFFEfoqPsAIAqBQKHE5NwcAEKDWIOrmluWvz536FES7HS1jOuH+Z15CSFh4pffTGy0QRVFWs/S5PIuIyEG+vERIChabHRtPZ1d53dH9P2Ht4gU4e+JPtO3cDSMnTEbLjp2Qk5WBiMZRsFos+Oaj2fgn7SReXrS8yvsltoyESiGfD0zyqYSISMbKlgi5qmdTtkToYpHrliF5GruD/7FjevbF60u/xcDRD6L/8CTMGD8aFrMJEY2jAAB+KhXueuBR/HX4oFPbdRcGNRGRA9y5RIhKKRwYfTYUFyPr3BkApbPzW97SCVaLGWaTCcUF+eXX7dm8Ds3adXBau+7EZ9RERFWozhKh2ipbIhTMWeDwUwjwUwgVNo/5N5vVgqWzXkNxQT5yL2Ri//ZNeOSVt1B4WY/3Jz8Cm80OiCIitdGY/M48x9qU0fNpgM+oiYiq9GdOAU7pih0a9l41/32MmvRc+Z9nPHwv9Lk5UCgEaOoGYvzLb6JZ2xv37AQArcLqon1EcO0L9wJ7zuchx2B26Np//7eviYg6/uijrXzCmbuxR01EVIWqlggBN17L++zcz1A3OAQAcHDnVnw8/Rm8vyb5hveR6xIhqYRqVMg1mB36kNS+a89atSUACFPLbySDQU1EVAlHlgiVreWds2EXUtavxrBHJyInMwMAykMaAEoKC6EQqp4aJMclQlLRBmuQpit26NoO3WoX1OKV9uSGQU1EVAmrXaz0GSlQ9Vreec9Pxp8H9wEAXl78tWNtiiJUDGqEBKgQplG5ZY5AuEYly7kBfEZNRFQJk9WOzX/XfC3v1Xav/Rb7tm5waC3vnS0iEcDNTwCULo07kKl3eTs9m4TyUA4iIk/j6FKdG63lvVr/4Uk4fnA/CvU6p7XrCxoFqhEVpAZc1K8UAGiD1LIMaYBBTURUqbIlQpW50Vpei9kMXfbF8usO7tiKwHqhCKxX+e5jclwiJLWMw3uRr8uD3WZz6n0FAP5KBWIiQ6q8Vip8Rk1EVAlBEBAaoKp0idCN1vKWFBbgvcmPwmw0QlAoEBwWhpcWLqtyklioWsWJZFdZvnw5HnroIYx7YiISJ70Im1j7A1GA0pBWKgT01obJeo91PqMmIqpCbdZRVxfXUVe0cOFCPPnkkxg3bhwWLVqEIqsde9N1tT4Ypawn7QlHjMr3IwQRkUxogzUOh0Jt1/LKdYmQFN577z088cQTmDRpEhYvXgylUomQABXimkWUPrOuhaggNeKaRcg+pAH2qImIHPLj+Vy3LRHqF13f5e3ImSiKeO211zBz5kxMnz4dM2fOvO6jgItFRqTqipBnsEAAKv0wVfZ6uEaF1mGBsp04dj0MaiIiB/j6EiF3EUURTz/9ND766CPMnj0b06ZNq/I9BSYL0gsM0Bkt0BstFda9+ykEhKpVCFOroA3WyHKddFUY1EREDuJ51K5ls9kwYcIELFmyBJ988gmeeOKJat9DFEs3i7GLpUvc/ATB4yfmcdY3EZGDYiJDkFNirvVEpn/zhCVCrmY2m/HAAw/gu+++w5dffomxY8fW6D6CIHjdjm7sURMRVUO+yYKU83mw2Z2zREgURaiUCvSLDveIiU2uYDAYcM899yA5ORkrV67EiBEjpC5JVjjrm4ioGkICVOgXHQ5/pQK17bfZ7XYU6PIQnn/BZ0O6qKgId955J3bt2oWNGzcypK+DPWoiohow2+w4mp2P9EJjje/RuI4K08ffj+PHjuKXX35BdHS0EyuUP71ej4SEBBw/fhybN29Gnz59pC5JlhjURES1UNslQpcuXUK3bt0QFBSEffv2ISgoyD2FS+zSpUuIj49HRkYGtm3bhs6dO0tdkmwxqImInKA2S4ROnDiBHj16oE+fPli/fj2USqW7y3er9PR0DBgwAAUFBdi5cyfat28vdUmyxqAmInKymiwRSk5ORkJCAp566inMnTvXPYVK4O+//8Ydd9wBANi5cydatGghcUXyx8lkREROJggCVAoFApQKqBQKh9bxxsfHY/78+fjoo4/w6aefuqFK9zt+/Dj69OmDgIAA7NmzhyHtIK6jJiKSiSeeeAInT57EpEmTcPPNNyM+Pl7qkpzm119/xcCBAxEVFYXk5GQ0aNBA6pI8Boe+iYhkxGazYciQIdi7dy8OHDiAdu3aSV1Sre3Zswd33nkn2rVrh61btyI01Hd3X6sJBjURkcwUFhaiV69eKCoqwsGDBxERESF1STWWnJyMYcOGoXv37li/fr3PzGp3Jj6jJiKSmaCgIGzatAklJSUYNmwYjMaar9WW0tq1a5GYmIg77rgDW7ZsYUjXEIOaiEiGoqOjsWHDBvz2228YP348PG3w86uvvsI999yD4cOHY82aNVCrffdEsNpiUBMRyVTXrl2xbNkyfP3115g5c6bU5Ths4cKFeOCBB/DQQw9hxYoVUKl8c3tUZ+GsbyIiGUtKSkJaWhpeeeUVtGrVCvfee6/UJVXqvffew7Rp0zBlyhTMmTPH44+YlANOJiMikjlRFPHggw/i22+/xY8//oju3btLXdI1RFHEq6++ijfffBOvvPIK3njjDYa0kzCoiYg8gMlkwoABA5CWloaDBw/ipptukrqkcna7HU8//TTmzZuHd999F1OnTpW6JK/CoCYi8hC5ubno1q0b6tSpg3379iE4OFjqkmCz2fDYY49h6dKl+PTTTzFhwgSpS/I6nExGROQh6tevj02bNiE9PR2jRo2C1WqVtB6z2Yz77rsPy5Ytw5dffsmQdhEGNRGRB2nbti1Wr16NHTt24Omnn5asDoPBgBEjRmDdunVYvXo1xowZI1kt3o5BTUTkYQYMGICPP/4YCxYswIIFC9zefmFhIe68807s3r0bmzZtwrBhw9xegy/h8iwiIg80YcIEpKamYsqUKWjRogUGDRrklnZ1Oh0SEhLw119/Yfv27ejdu7db2vVlnExGROShbDYbhg8fjh9//BH79+9Hhw4dXNpednY24uPjkZmZieTkZNx6660ubY9KMaiJiDxYUVERevfujcuXL+PgwYOIjIx0STvp6ekYMGAACgsLsXPnTq841ctT8Bk1EZEHCwwMxMaNG2EymTBs2DAYDAant3H69Gn07t0bZrMZe/fuZUi7GYOaiMjDabVabNiwAUePHsXDDz/s1AM8/vzzT/Tp0wd16tTBnj170Lx5c6fdmxzDoCYi8gJdunTBl19+iZUrV+L11193yj0PHz6Mfv36oWHDhkhJSUFUVJRT7kvVw6AmIvISd999N95++23MmDEDK1asqNW9fvrpJ9x+++1o3bo1du/ejQYNGjipSqouTiYjIvIioihi3Lhx+Oabb7Br1y706tWryvf88ssvyM/PR1xcHABg27ZtGDFiBHr06IH169cjMDDQ1WVTJRjUREReRBRFlJhMGDHybvx1/Dh+3LULzZs3q/T6Nm3a4NSpU1i1ahUUCgVGjx6NQYMG4dtvv4VarXZj9XQ9DGoiIg+Xb7IgvcAAvcECvckCq/3/f60bi4vRKDQIEYEaaIM1CAlQVXjvb7/9httuuw0AoFAoIIoiRo0ahS+//BIqVcVrSRrcmYyIyENdKDIiVVcEncECAcD1el3qunWhM1lx2VyMNF0xwjQqtAkLRMPA0p7yV199BT8/P1itVtjtdigUCjzyyCMMaRlhj5qIyMOYbHYczc5HRqGxxvfQBqnRPrwuops0Rl5eXvnXFQoFAgICcODAAcTExDijXKolzvomIvIg+UYLdp7NQWYtQhoAMgqN2Hb6IuqGR5R/zc/PD3a7HRaLBadPn65tqeQk7FETEXmIfKMFKel5sNnF6w5zV5fdZoOxpATT7x+K/OwLGDJkCIYMGYL4+HgEBwc7oQVyBgY1EZEHMNns2Hk2B2ab3SkhXcZus0EpiBjYPBJ1AvydeGdyFg59ExF5gKPZ+U4PaQBQKJWAwg/H84qdfGdyFgY1EZHMXSgyIqPQ6PSQLiMCSC804mJR7Z57k2swqImIZC5VV+RV7VD1MKiJiGQs32SBzmBxS1t5BgsKTO5pixzHoCYikrH0AgMEB69dNf/98v/fbDLinYnj8NTA3nh22ADMfOQ+XMpIr/T9wpX2SF4465uISMb2nM9DjsFc6TUpG77Hpi8WQXfpIkIbRCI+aSz+M/we/PHzPtza93YIgoAty/+Hw7uS8er/VlZ6r4g6/uijDXfmt0C1xB41EZFMiaIIfRVD0caSEix8dSqenfsZ4keNxVtfr0e7Lt3hH6DGbf3ugCCU9sdbxdyG7IzzVbapN1rA/pu8MKiJiGTKahcrHLBxPYIAKBRKXM7NAQAEqDWIurnlNddtWb4EnfvHOdYmg1pWeCgHEZFMVZHRAIAATR1MW7AEK+e/h7Mn/sTZk8cxcsJktOzYqfya7xfOw4VzZzHhi3ccatdstkClDqhp2eRk7FETEcmUwsFZZDE9++L1pd9i4OgH0X94EmaMHw2L2QQAWL/kUxzcsQUvL16OAE0dh+439bnnOPwtIwxqIiKZ8lMI8KsirQ3Fxcg6dwYAoFQq0fKWTrBazLBarNiw9DPs3bwOr/5vJeoGhzjUpmi14NOPF2DOnDm1rp+cg7O+iYhkrKpZ30X5l/HRtEkoLshH7oVMaAKDMGTcBMT26ofH/tMZkdqm0NStCwBQ+QfgnW83V9peRB1/bP74Pbz77rtYt24dhgwZ4tTvh6qPQU1EJGN/5hTglK7Yoe1DV81/H6MmPVfjtgQArcLqom14IO6++24kJydj7969iI2NrfE9qfY49E1EJGPaYI3De3y379qzVm2JV9pTKBT46quv0Lp1ayQmJuLChQu1ui/VDnvUREQyZDQakZubi9zcXJxFHdjVgeVrol0lXKNCv+j65X/OyspC165d0ahRI6SkpKBOHccmo5FzsUdNRCQT+/fvR9OmTVGnTh1oNBpotVp06tQJb/73SZeHNAC0Dgus8OfGjRtj48aNOHHiBMaOHQu73e7yGuhaDGoiIpmoU6cO0tPTYTBU3G/7t5QfkPXXMYf3/K42UYQ2SI2GgeprXurUqRO++eYbrF27FtOnT3dVBVQJBjURkUzExsbikUceqdB7FgQBTZs2xdgBveGvVDg9rO02G/J1efh73w83vGbIkCF477338M4772Dp0qVOroCqwqAmIpKJ7du3Y+fOnRU2GxFFEUuWLEFIYF301oZBqRCcFtYCAH8/JQ6v/hKjk+7B9OnTbzi8/cwzz+CRRx7BhAkTkJKS4qQKyBEMaiIiiaWnp+Puu+/GoEGD0LRpU7z55psAAIVCgQceeAB33HEHACAkQIV+0eFO6VkLAPyVCvRrWh8LPngXs2fPxqxZszB8+HAUFhZee70g4JNPPkGfPn0wYsQInDp1qpYVkKM465uISCJmsxlz5szBjBkzEBwcjA8++ACjR4+GKIro1asXUlNTkZaWhvr161d8n82Oo9n5SC801rhtbZAaMZEh8Ff+f39t8+bNGD16NKKjo7FhwwY0b978mvfp9Xr06NEDoijiwIEDCAsLq3EN5BgGNRGRBHbt2oWnnnoKaWlpmDRpEt544w0EBweXv15QUICCggJERUXd8B4Xi4xI1RUhz2CBAFS63rrs9XCNCq3DAq87cQwA/vrrLyQmJkKv12P16tXo37//NdecPn0a3bp1Q0xMDLZt2wZ/f3/HvmmqEQY1EZEbZWVl4dlnn8XKlSvRq1cvfPzxx4iJianVPQtMFqQXGKAzWqA3WiocjemnEBCqViFMrYI2WIPgAFWV99PpdEhKSkJKSgrmzZuHJ5544pprfvrpJwwYMAAPPPAAFi9e7JblY76KQU1E5AYWiwULFizAa6+9BrVajffeew9jx46FQuHcqUKiWHqetF0sPX3LTxBqFKJWqxXPPPMM5s+fj8cffxzz5s2DSlUx5JctW4aHHnoI7777LqZOneqsb4H+hUFNRORie/bswcSJE3H8+HE88cQTmDlzJkJDQ6UuyyGLFy/GxIkT0bNnT6xevfqa5+UvvfQS3nnnHaxZswbDhg2Tpkgvx6AmInKR7OxsTJs2DV9++SW6deuGTz75BLfeeqvUZVXbnj17MHLkSNStWxcbNmzALbfcUv6a3W7HqFGjsGXLFuzZs8cjvz+54/IsIiIns9lsWLBgAVq3bo1NmzZh8eLF2L9/v8eGWJ8+fXDo0CGEhISgR48eWLduXflrCoUCy5YtQ/v27ZGYmIjMzEzpCvVSDGoiIif6+eef0aVLF0yePBlJSUlIS0vDI4884vRn0e7WtGlT7Nu3D4MGDcLw4cPx5ptvlm/MUqdOHaxfvx5KpRKJiYkoLi6WuFrv4tn/coiIZCI3NxePPPIIevToAUEQcODAASxatAjh4eFSl+Y0devWxbfffovXX38dr7zyCkaPHo2SkhIAQKNGjbBx40akpaVhzJgxsNvtOHnyJP7zn//g4MGDElfu2fiMmoioFux2OxYvXowXX3wRoiji7bffxmOPPQalUil1aS61evVqPPjgg2jTpg3WrVsHrVYLANi4cSOGDh2Ku+++G1u3bkVRUREmTZqEefPmSVyx52JQExHV0OHDh/Hkk0/i0KFDeOihhzB79mw0aNBA6rLc5siRIxg6dChMJhPWrl1bvmNZu3btcPLkSQiCUP7n48eP3/A+oijCar9qSZmiZkvKvBWDmoiomvR6PaZPn46FCxfilltuwSeffIJevXpJXZYkLl26hJEjR+KXX37BZ599hiVLlmDv3r0VrhEEAXl5eRWWpOVf2aRFb7BAb7rOJi0BKoRqSjdpCXFgkxZvxqAmInKQ3W7HsmXLMG3aNJhMJsycORMTJ06En5+f1KVJymw248knn8SSJUtueM2GDRuQmJiIC1e2PdVVY9vTMI0KbSrZ9tTbcTIZEZEDjhw5gj59+uDhhx/GwIEDkZqaiilTpvh8SAOAv78//vvf/1a65/fOH1PwS5YeBzL10BksACoP6atf1xks2J+px6EsPcy26x/D6c0Y1ERElcjPz8fkyZNx22234fLly9i9ezeWL1+ORo0aSV2abBQUFOCuu+6CxWK55rWQkBA0bdUWne5+CJm1OO0LADIKjdhxNgf5pmvb8WYMaiKi6xBFEcuXL0fr1q3xv//9D7Nnz8aRI0fwn//8R+rSZCc3Nxf5+fkQRRGCIFSY8d79P7fj/e+3IaheaJU96KqIKD3iM+V8nk+FNZ9RExH9y59//omJEyfip59+QlJSEj744INKj5uk0t3YTpw4gf3792P//v3YvXs39IVF+GjTj6hXP8KpbQkA/JUKxDWLqHCetrdiUBMRXVFYWIg33ngDc+fORYsWLbBgwQIMGDBA6rI8VsrfWcizAHDBUisBQFSQGl0ae8bhJrXh/R9FiIiqIIoiVq1ahTZt2uCTTz7BzJkzcfToUYZ0LVwoMiLPKrgkpIHSYfD0QiMuFtXuubcnYFATkU87efIk4uLicO+996Jbt244efIkXnzxRQQEBEhdmkdL1RV5VTtSYlATkU8qLi7Giy++iI4dO+LcuXPYsmUL1qxZg+joaKlL83j5Jkv5EixXyzNYUODlE8sY1EQkO6IowmKzw2S1w2Kzw5lTaURRxJo1a9C2bVvMnTsXL7/8Mv78808MHjzYaW34uvQCAxwd8F41//0Kf17y5st4/PauGNmmMc6nnazy/cKV9rwZV+oTkSy4Y0vJU6dOYfLkydi2bRvuvPNOzJs3D82bN3fWt0BX6A2WKpdipWz4Hpu+WATdpYs4tDsZ8UljEX/vWHQfeBeGPfIkpt83zKG2RAA6o3f3qBnURCQpR7aUtNpF5BjMyDWYkaYrrvaWkgaDAbNmzcLs2bPRqFEjrF+/HkOGDHHq90GlRFGEvoqhaGNJCRa+OhVzNuxCyvrVGPboRORkZgAA2nfpXu029UZL+Rpub8SgJiJJmGx2HM3OR8ZVu1VVd0tJbZAaMZEhla6l3bhxIyZPnoysrCxMmzYNL774IurUqVP7b4Cuy2oXK4yGXI8gAAqFEpdzcwAAAWoNom5uWbs2RREqBjURkXPkGy3Ym6Gr9b7NGYVGXCoxo7c27Jrh8LNnz2LKlCnYuHEjBg4ciOTkZLRsWfMwIMdUkdEAgABNHUxbsAQr57+Hsyf+xNmTxzFywmS07NjJpe16Kk4mIyK3yjdakJKeB7PN7pItJY1GI2bOnIl27drh999/x+rVq7F161aGtJsoHOzUxvTsi9eXfouBox9E/+FJmDF+NCxmk8vb9UTsUROR25hsduzN0MFmF2sd0mVEADa7iL3pOijP/oFJTz6Bc+fO4dlnn8XLL7+MwMBAJ7VEjvBTCPBTCJUOfxuKi6HPyUbjm5pDqVSi5S2dYLWYYbVYofKv/vp1P4UAPy8d9gYY1ETkRkez853Sk/43EYDBYsHeo6nQarXYsGED2rZt6+RWyBGCUDpDP8dgvuE1NqsFS2e9huKCfOReyMT+7ZvwyCtvQVO3LhbPeBG//JCMy7mX8MbDo6CuUxcfJ++vtM1QtcprJ5IB3OubiNzkQpERBzL1Lm+nR+NQNApybDY4ucafOQU4pSt26APZqvnvY9Sk52rclgCgVVhdtI8IrvE95I7PqInILdy11WOa3vu3lJQ7bbDG4VGT9l171qot8Up73oxD30TkctXdUnLGw/dCn5sDhUKApm4gxr/8Jpq17eDQe8u2lAyu4aYoVHshASqEaVQO/Z136Fa7oA7XqLz+75pD30TkctUZCgWA4oJ81A0OAQAc3LkV330yB++vSXbovb4wFOoJ3PWoo2eTUIc3vvFUHPomIpdzZEvJq5WFNACUFBZCITj+q8oXtpT0BI0C1YgKUju853d1CQC0QWqvD2mAQ99E5GKObCl5PfOen4w/D+4DALy8+Otqvdfbt5T0FDGRIcgpMTt9pr8AwF+pQExkSJXXegMOfRORS1lsdmw8nV3j9+9e+y32bd2Alxctr9b7EltGQqXgoKHU8k0WpJzPc9raeQGAUiGgX3R4jQ9n8TT8V0xELlXbrR37D0/C8YP7UajXubVdco6QABX6RYfDX6mo9TB4WU/al0IaYFATkYtVd2vHkqJC6LIvlv/54I6tCKwXisB6oS5tl1wnJECFuGYRiKrl+vaoIDXimkX4VEgDfEZNRC7myJaSVyspLMB7kx+F2WiEoFAgOCwMLy1cVq3nzd6+paQn8lcq0KVxKLRXjjXNq+RY01IiBAgQUboEq3U1jjX1NnxGTUQut+d8XqVbSjpbRB1/9NGGu609qr4CkwXpBQbojBbojZYKH+SKCwuggQ1tm0ZBG6zx+nXSVWGPmohcLlSjQq7B7PQ9vq9HABCm9u1f7J4gOECF9hGlf0+iWHqetF0sfWTRvGlXjBkzBnfPmiVxlfLAZ9RE5HLV2VKytnxhS0lvIwgCVAoFApQKqBQKdOrUCUeOHJG6LNlgUBORy5VtKekOvrClpLeLjY3F77//LnUZssGgJiK3aB3mnnOh3dUOuU5sbCyys7Nx8eLFqi/2AQxqInILbilJjurUqRMAcPj7CgY1EblNTGSIUza++Ddf21LS2910000IDg7m8PcVDGoicpsApQK9tWFQKgSnhXXZlpK9tWHwV/JXmjcQBAGxsbHsUV/Bf9VE5FbcUpIcwaD+fwxqInI7bilJVenUqRNOnTqFoqIiqUuRHIOaiCRRtqVkzyahCL+ydKuqHnbZ6+EaFXo2CUWXxqEc7vZSsbGxEEURx44dk7oUyXFnMiKSVMPA0pnalW0p6acQEKpWIUyt4paSPqJdu3ZQqVQ4cuQIevbsKXU5kmJQE5EsVLalpJ8gVOtQDvJ8/v7+aN++PZ9Tg0FNRDIkCAJUDGafxx3KSvHhDhERyVJsbCz++OMPWK1WqUuRFIOaiIhkKTY2FiaTCampqVKXIikGNRERyVJsbCwA+PzwN4OaiIhkKSQkBM2aNfP5CWUMaiIiki3uUMagJiIiGevUqROOHDkCURSrvthLMaiJiEi2YmNjkZeXh4yMDKlLkQyDmoiIZKtsQpkvD38zqImISLaioqIQHh7OoCYiIpKjsrOpfXmJFoOaiIhkjUFNREQkY7GxsTh37hwuX74sdSmSYFATEZGsderUCQB89mxqBjUREcla69atERAQ4LPD3wxqIiKSNT8/P9xyyy0+O/ObQU1ERLJXtkOZL2JQExGR7MXGxuL48eMwm81Sl+J2DGoiIpK92NhYWCwWnDhxQupS3I5BTUREstexY0cIguCTw98MaiIikr3AwEC0bNnSJ2d+M6iJiMgj+OrZ1AxqIiLyCL56NjWDmoiIPEJsbCwKCgpw9uxZqUtxKwY1ERF5BF89m5pBTUREHqFhw4Zo2LAhg5qIiEiufPHISwY1ERF5DF+c+c2gJiIijxEbG4uMjAzk5uZKXYrbMKiJiMhjlJ1N7Uu9agY1ERF5jJtvvhl169b1qaAWRF9bOU5ERB7LbDajS5cuqFOnDrp164Y//vgDL774IgYMGCB1aS7jJ3UBREREVUlPT8eQIUPw559/wmq1AgAOHToEm82G0aNHS1yda3Hom4iIZM/f3x9///13eUgDgM1mAwAMGjRIqrLcgkFNRESyFxkZiRUrVlzz9bZt2yIqKkqCityHQU1ERB4hMTERU6dOhSAIAACFQoHExESJq3I9TiYjIiKPYbVa0a9fP+zfvx8AsGv3bvTu0xd2EVAIgJ9CKA9yb8GgJiIij3LqfCZmzv8UN3eIQacefWC9Ksb8FAJCA1QI1aigDdYgJEAlYaXOwaAmIiKPcKHIiFRdEXQGCyCKEIEb9p4FACKAMI0KbcIC0TBQ7c5SnYpBTUREsmay2XE0Ox8ZhcYa30MbpEZMZAj8lZ43NYtBTUREspVvtGBvhg5mmx21CSsBgL9Sgd7aMI8bDmdQExGRLOUbLUhJz4PNLtYqpMsIAJQKAf2iwz0qrD1vDICIiLyeyWbH3gyd00IaKH1mbbOL2Jte2kP3FAxqIiKSnaPZ+bUe7r4eEYD5yjNvT8GgJiIiWblQZERGodHpIV1GBJBeaMTFoppPTnMnBjUREclKqq7Iq9qpLQY1ERHJRr7JUrpOupaKC/Kx7vOPK70mz2BBgan2bbkag5qIiGQjvcAAZ2wAWlxQgHWff1LpNcKV9uSOQU1ERLKhN1iu+2z69z278dyIeDw95A68MmYE0k+n4c+D+zFt5P8fcXk+7SQev70rAOCz159HcWEBnh02oMI1VxMB6IzsURMRETlEFEXorzMUnZ+Xi4+mPoVJsz7CnA0/IG7UGHzw9IRK7zXh9dmoGxSMD9btxLvfb7vhdXqjBXLfToRBTUREsmC1i7Darw3NtKO/4aa27dG0dVsAQN/EEci7eAH6nGzntMmgJiIiqtp1MvoK8bqHb9Rv1Bh2u638z2aTycntygODmoiIZEFxg1lkrWI749xfx5Hx9ykAwN7N6xDesBEaREUjOyMdhXodACBlw+ry92gCA2EyGmCzWmvcrlz4SV0AERERUHqWtJ9CuGb4OyQsHJPfnY+5UyfCbrOjblAwnp3zGcIjG2How49j2t2DEdFEi3adu5W/J6heKPomjsDTQ26HWlPnhs+p/RQC/G5wVKZc8FAOIiKSjT3n85BjMLutvYg6/uijDXdbezXBoW8iIpKNUI3KKeuoHSEACFPL/xQtBjUREcmGNljjsj2+/0280p7cMaiJiEg2QgJUCNO4p5cbrlEh2APOpWZQExGRrLQOC/SqdmqLQU1ERLLSKFCNqCC1y55VCwC0QWo0DFS7qAXnYlATEZHsxESGwF+pcHpYCwD8lQrERIY4+c6uw6AmIiLZCVAq0FsbBqVCcFpYCwCUCgG9tWHwV3pO/HEdNRERyVa+yYK96TqYbfZazQYv60n31oYhxAMmkF2NQU1ERLJmttlxNDsf6YXGGt9DG6QuH073NAxqIiLyCBeLjEjVFSHPYIEAVNrDLns9XKNC67BAj5k4dj0MaiIi8igFJgvSCwzQGS3QGy0V9gb3UwgIVasQplZBG6zxiHXSVWFQExGRxxLF0vOk7WLpKVh+gnDdIzE9GYOaiIhIxjzvqToREZEPYVATERHJGIOaiIhIxhjUREREMsagJiIikjEGNRERkYwxqImIiGSMQU1ERCRjDGoiIiIZY1ATERHJGIOaiIhIxhjUREREMsagJiIikjEGNRERkYwxqImIiGSMQU1ERCRjDGoiIiIZY1ATERHJGIOaiIhIxhjUREREMsagJiIikjEGNRERkYwxqImIiGSMQU1ERCRjDGoiIiIZY1ATERHJGIOaiIhIxhjUREREMsagJiIikjEGNRERkYwxqImIiGSMQU1ERCRjDGoiIiIZY1ATERHJ2P8BPONKx/ndKuwAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 500x500 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "G_assigned = assign_io_from_json(G, json_data, verbose = True)\n",
    "        \n",
    "for attr in G_assigned.nodes(data=True):\n",
    "    print(attr)\n",
    "\n",
    "topology_plot_with_attrs(G_assigned, seed = 1459)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "58d5b8a1",
   "metadata": {},
   "source": [
    "#### Code for analyzing a 3-input dataset"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "ff7c1394",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x26/0x26_outputNetlist.json\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x3D/0x3D_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x27/0x27_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x1F/0x1F_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x80/0x80_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x4D/0x4D_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x87/0x87_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x44/0x44_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x2B/0x2B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x7A/0x7A_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x37/0x37_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x20/0x20_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x84/0x84_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x7F/0x7F_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x0A/0x0A_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x25/0x25_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x07/0x07_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x24/0x24_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x41/0x41_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x2A/0x2A_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x30/0x30_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x03/0x03_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x60/0x60_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x3A/0x3A_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x8B/0x8B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x66/0x66_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x4E/0x4E_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x6F/0x6F_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x29/0x29_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x12/0x12_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x40/0x40_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x1B/0x1B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x43/0x43_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x05/0x05_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x19/0x19_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x5E/0x5E_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x1C/0x1C_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x28/0x28_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x8C/0x8C_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x3E/0x3E_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x0D/0x0D_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x5C/0x5C_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x06/0x06_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0xE3/0xE3_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x45/0x45_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x67/0x67_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x3C/0x3C_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x47/0x47_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x42/0x42_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x4A/0x4A_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x81/0x81_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x5D/0x5D_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x51/0x51_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x1A/0x1A_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x83/0x83_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x53/0x53_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x7D/0x7D_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x17/0x17_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x5A/0x5A_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x22/0x22_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x1D/0x1D_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x54/0x54_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x62/0x62_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x08/0x08_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x2E/0x2E_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x11/0x11_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x7B/0x7B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x73/0x73_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x7C/0x7C_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x16/0x16_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x8A/0x8A_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x10/0x10_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x04/0x04_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x6B/0x6B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x46/0x46_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x6E/0x6E_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x82/0x82_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x35/0x35_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x88/0x88_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x02/0x02_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x50/0x50_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x49/0x49_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x01/0x01_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x2F/0x2F_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x64/0x64_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x58/0x58_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x78/0x78_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x18/0x18_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x09/0x09_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x14/0x14_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x0B/0x0B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x15/0x15_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x71/0x71_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x4C/0x4C_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x4B/0x4B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x21/0x21_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x72/0x72_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x61/0x61_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x76/0x76_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x7E/0x7E_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x48/0x48_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x5B/0x5B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x2C/0x2C_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x13/0x13_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x85/0x85_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x2D/0x2D_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x57/0x57_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x23/0x23_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x32/0x32_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x0C/0x0C_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x56/0x56_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x3B/0x3B_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x0E/0x0E_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x6D/0x6D_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x89/0x89_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x75/0x75_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x4F/0x4F_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x70/0x70_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x31/0x31_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x36/0x36_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input/0x74/0x74_outputNetlist.json\n"
     ]
    }
   ],
   "source": [
    "folder_path = '/home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs_3_input'\n",
    "\n",
    "cello_designs_gates_assigned_3_input = {}\n",
    "for root, dirs, files in os.walk(folder_path):\n",
    "    for file in files:\n",
    "        if file.endswith(\"_outputNetlist.json\"):\n",
    "            full_path = os.path.join(root, file)\n",
    "            print(f\"Processing file: {full_path}\")  # Print the file being processed\n",
    "            data = load_json_file(full_path)\n",
    "            graph = create_dag_from_json(data)\n",
    "            \n",
    "            nodes_with_no_incoming_edges = [n for n in graph.nodes() if graph.in_degree(n) == 0]\n",
    "            \n",
    "            if len(nodes_with_no_incoming_edges) != 3:\n",
    "                print(\"[INFO] Design does not have 3 inputs\")\n",
    "                continue\n",
    "            \n",
    "            try:\n",
    "                #graph_parts_assigned = assign_parts_from_json_repressors(graph, data, cello_v1_hill_function_parameters, topological_sort=False, verbose=False, strict=False)\n",
    "                graph_parts_assigned = assign_io_from_json(graph, json_data, verbose = False)\n",
    "            except ValueError:\n",
    "                print(\"Value Error\")\n",
    "                continue\n",
    "            except Exception as e:\n",
    "                print(f\"[ERROR] Unexpected error while assigning parts: {e}\")\n",
    "                continue           \n",
    "            \n",
    "            # Use the directory name as the key for the graph\n",
    "            dir_name = os.path.basename(root)\n",
    "            #topology_plot_with_attrs(graph_parts_assigned, seed = 1459)\n",
    "            cello_designs_gates_assigned_3_input[dir_name] = graph_parts_assigned\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "4a27f6e2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "108\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'0x26': <networkx.classes.digraph.DiGraph at 0x7f6897088d60>,\n",
       " '0x3D': <networkx.classes.digraph.DiGraph at 0x7f6897088b80>,\n",
       " '0x27': <networkx.classes.digraph.DiGraph at 0x7f68970d7e20>,\n",
       " '0x1F': <networkx.classes.digraph.DiGraph at 0x7f6ad6f731f0>,\n",
       " '0x80': <networkx.classes.digraph.DiGraph at 0x7f6897088e80>,\n",
       " '0x4D': <networkx.classes.digraph.DiGraph at 0x7f6897081c70>,\n",
       " '0x87': <networkx.classes.digraph.DiGraph at 0x7f689f29a640>,\n",
       " '0x2B': <networkx.classes.digraph.DiGraph at 0x7f6ad6f73190>,\n",
       " '0x7A': <networkx.classes.digraph.DiGraph at 0x7f68970d7e80>,\n",
       " '0x37': <networkx.classes.digraph.DiGraph at 0x7f689f29a0a0>,\n",
       " '0x20': <networkx.classes.digraph.DiGraph at 0x7f68970d7ee0>,\n",
       " '0x84': <networkx.classes.digraph.DiGraph at 0x7f689f29a9d0>,\n",
       " '0x7F': <networkx.classes.digraph.DiGraph at 0x7f689f29ad90>,\n",
       " '0x25': <networkx.classes.digraph.DiGraph at 0x7f68970422e0>,\n",
       " '0x07': <networkx.classes.digraph.DiGraph at 0x7f6897088e20>,\n",
       " '0x24': <networkx.classes.digraph.DiGraph at 0x7f689f29a4c0>,\n",
       " '0x41': <networkx.classes.digraph.DiGraph at 0x7f689f29aac0>,\n",
       " '0x2A': <networkx.classes.digraph.DiGraph at 0x7f6897042460>,\n",
       " '0x60': <networkx.classes.digraph.DiGraph at 0x7f6897042850>,\n",
       " '0x3A': <networkx.classes.digraph.DiGraph at 0x7f6897081c40>,\n",
       " '0x8B': <networkx.classes.digraph.DiGraph at 0x7f689f29a130>,\n",
       " '0x4E': <networkx.classes.digraph.DiGraph at 0x7f6897088b50>,\n",
       " '0x6F': <networkx.classes.digraph.DiGraph at 0x7f6897042d60>,\n",
       " '0x29': <networkx.classes.digraph.DiGraph at 0x7f6897042a30>,\n",
       " '0x12': <networkx.classes.digraph.DiGraph at 0x7f6897042c70>,\n",
       " '0x40': <networkx.classes.digraph.DiGraph at 0x7f6ad6f73130>,\n",
       " '0x1B': <networkx.classes.digraph.DiGraph at 0x7f689f29a910>,\n",
       " '0x43': <networkx.classes.digraph.DiGraph at 0x7f6897081190>,\n",
       " '0x19': <networkx.classes.digraph.DiGraph at 0x7f6897042190>,\n",
       " '0x5E': <networkx.classes.digraph.DiGraph at 0x7f6897042790>,\n",
       " '0x1C': <networkx.classes.digraph.DiGraph at 0x7f68970b3460>,\n",
       " '0x28': <networkx.classes.digraph.DiGraph at 0x7f68970d7d90>,\n",
       " '0x8C': <networkx.classes.digraph.DiGraph at 0x7f6897042220>,\n",
       " '0x3E': <networkx.classes.digraph.DiGraph at 0x7f6897042a60>,\n",
       " '0x0D': <networkx.classes.digraph.DiGraph at 0x7f6897042b80>,\n",
       " '0x5C': <networkx.classes.digraph.DiGraph at 0x7f6897042d90>,\n",
       " '0x06': <networkx.classes.digraph.DiGraph at 0x7f68970429a0>,\n",
       " '0xE3': <networkx.classes.digraph.DiGraph at 0x7f6ad6f73c70>,\n",
       " '0x45': <networkx.classes.digraph.DiGraph at 0x7f689f29aee0>,\n",
       " '0x67': <networkx.classes.digraph.DiGraph at 0x7f68970428e0>,\n",
       " '0x47': <networkx.classes.digraph.DiGraph at 0x7f6897042250>,\n",
       " '0x42': <networkx.classes.digraph.DiGraph at 0x7f68970d7c40>,\n",
       " '0x4A': <networkx.classes.digraph.DiGraph at 0x7f6897042670>,\n",
       " '0x81': <networkx.classes.digraph.DiGraph at 0x7f6897042610>,\n",
       " '0x5D': <networkx.classes.digraph.DiGraph at 0x7f689f29a040>,\n",
       " '0x51': <networkx.classes.digraph.DiGraph at 0x7f6897067d60>,\n",
       " '0x1A': <networkx.classes.digraph.DiGraph at 0x7f6897042c40>,\n",
       " '0x83': <networkx.classes.digraph.DiGraph at 0x7f6897042130>,\n",
       " '0x53': <networkx.classes.digraph.DiGraph at 0x7f6897042bb0>,\n",
       " '0x7D': <networkx.classes.digraph.DiGraph at 0x7f689f29abb0>,\n",
       " '0x17': <networkx.classes.digraph.DiGraph at 0x7f68970421c0>,\n",
       " '0x1D': <networkx.classes.digraph.DiGraph at 0x7f68970424c0>,\n",
       " '0x54': <networkx.classes.digraph.DiGraph at 0x7f68970b3400>,\n",
       " '0x62': <networkx.classes.digraph.DiGraph at 0x7f6897042160>,\n",
       " '0x08': <networkx.classes.digraph.DiGraph at 0x7f6897042100>,\n",
       " '0x2E': <networkx.classes.digraph.DiGraph at 0x7f6897042d30>,\n",
       " '0x7B': <networkx.classes.digraph.DiGraph at 0x7f6897042070>,\n",
       " '0x73': <networkx.classes.digraph.DiGraph at 0x7f68970424f0>,\n",
       " '0x7C': <networkx.classes.digraph.DiGraph at 0x7f6897067c70>,\n",
       " '0x16': <networkx.classes.digraph.DiGraph at 0x7f6896f772b0>,\n",
       " '0x8A': <networkx.classes.digraph.DiGraph at 0x7f6896f77460>,\n",
       " '0x10': <networkx.classes.digraph.DiGraph at 0x7f6896f77760>,\n",
       " '0x04': <networkx.classes.digraph.DiGraph at 0x7f6896f77a00>,\n",
       " '0x6B': <networkx.classes.digraph.DiGraph at 0x7f6896f77bb0>,\n",
       " '0x46': <networkx.classes.digraph.DiGraph at 0x7f6896f77dc0>,\n",
       " '0x6E': <networkx.classes.digraph.DiGraph at 0x7f6896f77370>,\n",
       " '0x82': <networkx.classes.digraph.DiGraph at 0x7f6897067d00>,\n",
       " '0x35': <networkx.classes.digraph.DiGraph at 0x7f689f29a970>,\n",
       " '0x02': <networkx.classes.digraph.DiGraph at 0x7f68970426d0>,\n",
       " '0x49': <networkx.classes.digraph.DiGraph at 0x7f6896f77ee0>,\n",
       " '0x01': <networkx.classes.digraph.DiGraph at 0x7f6896f77b50>,\n",
       " '0x2F': <networkx.classes.digraph.DiGraph at 0x7f68970d7d30>,\n",
       " '0x64': <networkx.classes.digraph.DiGraph at 0x7f6897088c10>,\n",
       " '0x58': <networkx.classes.digraph.DiGraph at 0x7f6896f77a90>,\n",
       " '0x78': <networkx.classes.digraph.DiGraph at 0x7f6896f773a0>,\n",
       " '0x18': <networkx.classes.digraph.DiGraph at 0x7f6897042a00>,\n",
       " '0x09': <networkx.classes.digraph.DiGraph at 0x7f6896f77df0>,\n",
       " '0x14': <networkx.classes.digraph.DiGraph at 0x7f6896f77be0>,\n",
       " '0x0B': <networkx.classes.digraph.DiGraph at 0x7f6896f77970>,\n",
       " '0x15': <networkx.classes.digraph.DiGraph at 0x7f689f29a730>,\n",
       " '0x71': <networkx.classes.digraph.DiGraph at 0x7f6897042880>,\n",
       " '0x4C': <networkx.classes.digraph.DiGraph at 0x7f6896f77fd0>,\n",
       " '0x4B': <networkx.classes.digraph.DiGraph at 0x7f6896f77820>,\n",
       " '0x21': <networkx.classes.digraph.DiGraph at 0x7f6896f77610>,\n",
       " '0x72': <networkx.classes.digraph.DiGraph at 0x7f6897067c40>,\n",
       " '0x61': <networkx.classes.digraph.DiGraph at 0x7f68970d7f40>,\n",
       " '0x76': <networkx.classes.digraph.DiGraph at 0x7f6896f775b0>,\n",
       " '0x7E': <networkx.classes.digraph.DiGraph at 0x7f6896f77d30>,\n",
       " '0x48': <networkx.classes.digraph.DiGraph at 0x7f6896f77400>,\n",
       " '0x5B': <networkx.classes.digraph.DiGraph at 0x7f6897088ca0>,\n",
       " '0x2C': <networkx.classes.digraph.DiGraph at 0x7f689f29a7c0>,\n",
       " '0x13': <networkx.classes.digraph.DiGraph at 0x7f6896f77cd0>,\n",
       " '0x85': <networkx.classes.digraph.DiGraph at 0x7f6896f77f70>,\n",
       " '0x2D': <networkx.classes.digraph.DiGraph at 0x7f68970425b0>,\n",
       " '0x57': <networkx.classes.digraph.DiGraph at 0x7f6897088d00>,\n",
       " '0x23': <networkx.classes.digraph.DiGraph at 0x7f6896f770d0>,\n",
       " '0x32': <networkx.classes.digraph.DiGraph at 0x7f6896f77130>,\n",
       " '0x56': <networkx.classes.digraph.DiGraph at 0x7f6897042760>,\n",
       " '0x3B': <networkx.classes.digraph.DiGraph at 0x7f6896f77f40>,\n",
       " '0x0E': <networkx.classes.digraph.DiGraph at 0x7f6897042af0>,\n",
       " '0x6D': <networkx.classes.digraph.DiGraph at 0x7f6896f776a0>,\n",
       " '0x89': <networkx.classes.digraph.DiGraph at 0x7f6896f77850>,\n",
       " '0x75': <networkx.classes.digraph.DiGraph at 0x7f6896f779d0>,\n",
       " '0x4F': <networkx.classes.digraph.DiGraph at 0x7f6896f77490>,\n",
       " '0x70': <networkx.classes.digraph.DiGraph at 0x7f6896ef41f0>,\n",
       " '0x31': <networkx.classes.digraph.DiGraph at 0x7f6896ef44c0>,\n",
       " '0x36': <networkx.classes.digraph.DiGraph at 0x7f6896ef46a0>,\n",
       " '0x74': <networkx.classes.digraph.DiGraph at 0x7f68970d7eb0>}"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "print(len(cello_designs_gates_assigned_3_input))\n",
    "cello_designs_gates_assigned_3_input"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "da743fbd",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "=== Design 0x26 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x26: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x3D ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x3D: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x27 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x27: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x1F ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x1F: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x80 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x80: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x4D ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x4D: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x87 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x87: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x2B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x2B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x7A ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x7A: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x37 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x37: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x20 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x20: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x84 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x84: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x7F ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x7F: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x25 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x25: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x07 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x07: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x24 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x24: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x41 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x41: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x2A ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x2A: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x60 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x60: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x3A ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x3A: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x8B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x8B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x4E ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x4E: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x6F ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x6F: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x29 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x29: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x12 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x12: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x40 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x40: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x1B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x1B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x43 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x43: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x19 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x19: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x5E ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x5E: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x1C ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x1C: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x28 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x28: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x8C ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x8C: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x3E ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x3E: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x0D ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x0D: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x5C ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x5C: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x06 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x06: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0xE3 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0xE3: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x45 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x45: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x67 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x67: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x47 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x47: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x42 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x42: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x4A ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x4A: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x81 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x81: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x5D ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x5D: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x51 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x51: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x1A ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x1A: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x83 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x83: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x53 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x53: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x7D ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x7D: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x17 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x17: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x1D ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x1D: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x54 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x54: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x62 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x62: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x08 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x08: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x2E ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x2E: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x7B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x7B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x73 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x73: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x7C ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x7C: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x16 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x16: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x8A ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x8A: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x10 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x10: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x04 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x04: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x6B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x6B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x46 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x46: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x6E ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x6E: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x82 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x82: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x35 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x35: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x02 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x02: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x49 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x49: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x01 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x01: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x2F ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x2F: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x64 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x64: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x58 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x58: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x78 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x78: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x18 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x18: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x09 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x09: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x14 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x14: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x0B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x0B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x15 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x15: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x71 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x71: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x4C ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x4C: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x4B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x4B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x21 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x21: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x72 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x72: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x61 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x61: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x76 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x76: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x7E ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x7E: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x48 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x48: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x5B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x5B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x2C ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x2C: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x13 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x13: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x85 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x85: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x2D ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x2D: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x57 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x57: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x23 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x23: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x32 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x32: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x56 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x56: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x3B ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x3B: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x0E ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x0E: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x6D ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x6D: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x89 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x89: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x75 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x75: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x4F ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x4F: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x70 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x70: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x31 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x31: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x36 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x36: 8/8 rows = 100.00%\n",
      "\n",
      "=== Design 0x74 ===\n",
      "A | B | C | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x74: 8/8 rows = 100.00%\n",
      "Design      | All Rows Match? | Output indegree\n",
      "------------+-----------------+----------------\n",
      "Design 0x26 | Yes             | out (in=1)     \n",
      "Design 0x3D | Yes             | out (in=2)     \n",
      "Design 0x27 | Yes             | out (in=1)     \n",
      "Design 0x1F | Yes             | out (in=2)     \n",
      "Design 0x80 | Yes             | out (in=1)     \n",
      "Design 0x4D | Yes             | out (in=2)     \n",
      "Design 0x87 | Yes             | out (in=2)     \n",
      "Design 0x2B | Yes             | out (in=1)     \n",
      "Design 0x7A | Yes             | out (in=2)     \n",
      "Design 0x37 | Yes             | out (in=2)     \n",
      "Design 0x20 | Yes             | out (in=1)     \n",
      "Design 0x84 | Yes             | out (in=1)     \n",
      "Design 0x7F | Yes             | out (in=2)     \n",
      "Design 0x25 | Yes             | out (in=2)     \n",
      "Design 0x07 | Yes             | out (in=1)     \n",
      "Design 0x24 | Yes             | out (in=1)     \n",
      "Design 0x41 | Yes             | out (in=1)     \n",
      "Design 0x2A | Yes             | out (in=1)     \n",
      "Design 0x60 | Yes             | out (in=1)     \n",
      "Design 0x3A | Yes             | out (in=2)     \n",
      "Design 0x8B | Yes             | out (in=1)     \n",
      "Design 0x4E | Yes             | out (in=2)     \n",
      "Design 0x6F | Yes             | out (in=2)     \n",
      "Design 0x29 | Yes             | out (in=2)     \n",
      "Design 0x12 | Yes             | out (in=1)     \n",
      "Design 0x40 | Yes             | out (in=1)     \n",
      "Design 0x1B | Yes             | out (in=1)     \n",
      "Design 0x43 | Yes             | out (in=2)     \n",
      "Design 0x19 | Yes             | out (in=2)     \n",
      "Design 0x5E | Yes             | out (in=2)     \n",
      "Design 0x1C | Yes             | out (in=1)     \n",
      "Design 0x28 | Yes             | out (in=1)     \n",
      "Design 0x8C | Yes             | out (in=1)     \n",
      "Design 0x3E | Yes             | out (in=2)     \n",
      "Design 0x0D | Yes             | out (in=1)     \n",
      "Design 0x5C | Yes             | out (in=2)     \n",
      "Design 0x06 | Yes             | out (in=1)     \n",
      "Design 0xE3 | Yes             | out (in=2)     \n",
      "Design 0x45 | Yes             | out (in=1)     \n",
      "Design 0x67 | Yes             | out (in=2)     \n",
      "Design 0x47 | Yes             | out (in=1)     \n",
      "Design 0x42 | Yes             | out (in=1)     \n",
      "Design 0x4A | Yes             | out (in=1)     \n",
      "Design 0x81 | Yes             | out (in=1)     \n",
      "Design 0x5D | Yes             | out (in=2)     \n",
      "Design 0x51 | Yes             | out (in=1)     \n",
      "Design 0x1A | Yes             | out (in=1)     \n",
      "Design 0x83 | Yes             | out (in=1)     \n",
      "Design 0x53 | Yes             | out (in=1)     \n",
      "Design 0x7D | Yes             | out (in=2)     \n",
      "Design 0x17 | Yes             | out (in=2)     \n",
      "Design 0x1D | Yes             | out (in=1)     \n",
      "Design 0x54 | Yes             | out (in=2)     \n",
      "Design 0x62 | Yes             | out (in=1)     \n",
      "Design 0x08 | Yes             | out (in=1)     \n",
      "Design 0x2E | Yes             | out (in=2)     \n",
      "Design 0x7B | Yes             | out (in=2)     \n",
      "Design 0x73 | Yes             | out (in=2)     \n",
      "Design 0x7C | Yes             | out (in=2)     \n",
      "Design 0x16 | Yes             | out (in=1)     \n",
      "Design 0x8A | Yes             | out (in=1)     \n",
      "Design 0x10 | Yes             | out (in=1)     \n",
      "Design 0x04 | Yes             | out (in=1)     \n",
      "Design 0x6B | Yes             | out (in=2)     \n",
      "Design 0x46 | Yes             | out (in=2)     \n",
      "Design 0x6E | Yes             | out (in=2)     \n",
      "Design 0x82 | Yes             | out (in=1)     \n",
      "Design 0x35 | Yes             | out (in=1)     \n",
      "Design 0x02 | Yes             | out (in=1)     \n",
      "Design 0x49 | Yes             | out (in=2)     \n",
      "Design 0x01 | Yes             | out (in=1)     \n",
      "Design 0x2F | Yes             | out (in=2)     \n",
      "Design 0x64 | Yes             | out (in=1)     \n",
      "Design 0x58 | Yes             | out (in=1)     \n",
      "Design 0x78 | Yes             | out (in=2)     \n",
      "Design 0x18 | Yes             | out (in=1)     \n",
      "Design 0x09 | Yes             | out (in=1)     \n",
      "Design 0x14 | Yes             | out (in=1)     \n",
      "Design 0x0B | Yes             | out (in=1)     \n",
      "Design 0x15 | Yes             | out (in=1)     \n",
      "Design 0x71 | Yes             | out (in=2)     \n",
      "Design 0x4C | Yes             | out (in=1)     \n",
      "Design 0x4B | Yes             | out (in=2)     \n",
      "Design 0x21 | Yes             | out (in=1)     \n",
      "Design 0x72 | Yes             | out (in=2)     \n",
      "Design 0x61 | Yes             | out (in=2)     \n",
      "Design 0x76 | Yes             | out (in=2)     \n",
      "Design 0x7E | Yes             | out (in=2)     \n",
      "Design 0x48 | Yes             | out (in=1)     \n",
      "Design 0x5B | Yes             | out (in=2)     \n",
      "Design 0x2C | Yes             | out (in=1)     \n",
      "Design 0x13 | Yes             | out (in=1)     \n",
      "Design 0x85 | Yes             | out (in=1)     \n",
      "Design 0x2D | Yes             | out (in=2)     \n",
      "Design 0x57 | Yes             | out (in=2)     \n",
      "Design 0x23 | Yes             | out (in=1)     \n",
      "Design 0x32 | Yes             | out (in=2)     \n",
      "Design 0x56 | Yes             | out (in=2)     \n",
      "Design 0x3B | Yes             | out (in=2)     \n",
      "Design 0x0E | Yes             | out (in=2)     \n",
      "Design 0x6D | Yes             | out (in=2)     \n",
      "Design 0x89 | Yes             | out (in=2)     \n",
      "Design 0x75 | Yes             | out (in=2)     \n",
      "Design 0x4F | Yes             | out (in=2)     \n",
      "Design 0x70 | Yes             | out (in=1)     \n",
      "Design 0x31 | Yes             | out (in=1)     \n",
      "Design 0x36 | Yes             | out (in=2)     \n",
      "Design 0x74 | Yes             | out (in=2)     \n",
      "\n",
      "PERCENT OF DESIGNS FULLY MATCHING: 108/108 (100.00%)\n"
     ]
    }
   ],
   "source": [
    "summaries = []\n",
    "for cello_circuit_hex, design in cello_designs_gates_assigned_3_input.items():\n",
    "    sim = simulate_signal_propagation_binary(design, input_signals_list_binary_3_input)\n",
    "    tt1 = calculate_truth_table(design)\n",
    "    tt2 = calculate_truth_table_v2(design)\n",
    "\n",
    "    stats = report_truth_table_ordered(\n",
    "        design_name=f\"Design {cello_circuit_hex}\",\n",
    "        sim_result=sim,\n",
    "        #tt1=tt1,\n",
    "        tt2=tt2,\n",
    "        hex_str=cello_circuit_hex.split('_', 1)[0],\n",
    "        input_names=[\"A\", \"B\", \"C\"],\n",
    "        msb_first_hex=True\n",
    "    )\n",
    "\n",
    "    # --- add output indegree info ---\n",
    "    outs = _detect_output_nodes(design)\n",
    "    indeg_map = {n: design.in_degree(n) for n in outs}\n",
    "    if len(outs) == 1:\n",
    "        stats[\"out_node\"] = outs[0]\n",
    "        stats[\"out_indegree\"] = indeg_map[outs[0]]\n",
    "    else:\n",
    "        stats[\"out_node\"] = None         # multiple or none\n",
    "        stats[\"out_indegree\"] = None\n",
    "    stats[\"out_indegree_map\"] = indeg_map  # keeps full detail if multiple\n",
    "\n",
    "    summaries.append(stats)\n",
    "\n",
    "# --- DESIGN-LEVEL SUMMARY ---\n",
    "designs_total = len(summaries)\n",
    "designs_ok = sum(1 for s in summaries if s[\"all_equal\"])\n",
    "pct_designs_ok = 100.0 * designs_ok / designs_total if designs_total else 0.0\n",
    "\n",
    "# Build rows: include output indegree\n",
    "def _fmt_out_indegree(s):\n",
    "    if s[\"out_node\"] is not None:\n",
    "        return f\"{s['out_node']} (in={s['out_indegree']})\"\n",
    "    if s[\"out_indegree_map\"]:\n",
    "        # multiple outputs: show compact map\n",
    "        return \", \".join(f\"{n}={k}\" for n, k in s[\"out_indegree_map\"].items())\n",
    "    return \"N/A\"\n",
    "\n",
    "design_rows = [\n",
    "    [s[\"design\"], \"Yes\" if s[\"all_equal\"] else \"No\", _fmt_out_indegree(s)]\n",
    "    for s in summaries\n",
    "]\n",
    "_print_table([\"Design\", \"All Rows Match?\", \"Output indegree\"], design_rows)\n",
    "\n",
    "print(f\"\\nPERCENT OF DESIGNS FULLY MATCHING: {designs_ok}/{designs_total} ({pct_designs_ok:.2f}%)\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "809c1ceb",
   "metadata": {},
   "outputs": [],
   "source": [
    "#stop"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4e8d729d",
   "metadata": {},
   "source": [
    "#### Code for analyzing a 4-input dataset "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "d44d93a7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x23CF_V2/0x23CF_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x1CBF_V2/0x1CBF_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x41A2_V2/0x41A2_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x00EF_V2/0x00EF_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xE677_V2/0xE677_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x00DF_V2/0x00DF_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x0193_V2/0x0193_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x7176_V2/0x7176_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x000D_V2/0x000D_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xF43F_V2/0xF43F_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x6F2A_V2/0x6F2A_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x0D0F_V2/0x0D0F_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x0FB3_V2/0x0FB3_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x558F_V2/0x558F_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x9591_V2/0x9591_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xD550_V2/0xD550_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xB744_V2/0xB744_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x23A7_V2/0x23A7_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xC248_V2/0xC248_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x240F_V2/0x240F_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x1048_V2/0x1048_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x1858_V2/0x1858_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x70EC_V2/0x70EC_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xBEE9_V2/0xBEE9_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xBDF1_V2/0xBDF1_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x0018_V2/0x0018_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xCB82_V2/0xCB82_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x226B_V2/0x226B_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x680A_V2/0x680A_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x41B2_V2/0x41B2_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x9917_V2/0x9917_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x5B30_V2/0x5B30_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x918A_V2/0x918A_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x0575_V2/0x0575_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x2A56_V2/0x2A56_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x32AA_V2/0x32AA_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x1323_V2/0x1323_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x0069_V2/0x0069_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x0068_V2/0x0068_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x6060_V2/0x6060_V2_outputNetlist.json\n",
      "[INFO] Design does not have 3 inputs\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0xD326_V2/0xD326_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x5FE2_V2/0x5FE2_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x13CE_V2/0x13CE_V2_outputNetlist.json\n",
      "Processing file: /home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs/0x00DB_V2/0x00DB_V2_outputNetlist.json\n"
     ]
    }
   ],
   "source": [
    "folder_path = '/home/gridsan/spalacios/Designing complex biological circuits with deep neural networks/dgd/data/Cello_2_designs'\n",
    "\n",
    "cello_designs_gates_assigned_4_input = {}\n",
    "for root, dirs, files in os.walk(folder_path):\n",
    "    for file in files:\n",
    "        if file.endswith(\"_outputNetlist.json\"):\n",
    "            full_path = os.path.join(root, file)\n",
    "            print(f\"Processing file: {full_path}\")  # Print the file being processed\n",
    "            data = load_json_file(full_path)\n",
    "            graph = create_dag_from_json(data)\n",
    "            \n",
    "            nodes_with_no_incoming_edges = [n for n in graph.nodes() if graph.in_degree(n) == 0]\n",
    "            \n",
    "            if len(nodes_with_no_incoming_edges) != 4:\n",
    "                print(\"[INFO] Design does not have 3 inputs\")\n",
    "                continue\n",
    "            \n",
    "            try:\n",
    "                graph_parts_assigned = assign_io_from_json(graph, json_data, fallback_by_degree=True, verbose = False)\n",
    "                #graph_parts_assigned = assign_parts_from_json_repressors(graph, data, cello_v1_hill_function_parameters, topological_sort=False, verbose=False, strict=False)\n",
    "            except ValueError:\n",
    "                print(\"Value Error\")\n",
    "                continue\n",
    "            except Exception as e:\n",
    "                print(f\"[ERROR] Unexpected error while assigning parts: {e}\")\n",
    "                continue           \n",
    "            \n",
    "            # Use the directory name as the key for the graph\n",
    "            dir_name = os.path.basename(root)\n",
    "            #topology_plot_with_attrs(graph_parts_assigned, seed = 1459)\n",
    "            cello_designs_gates_assigned_4_input[dir_name] = graph_parts_assigned"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "8aa278e3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "43"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(cello_designs_gates_assigned_4_input)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "d4659649",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "=== Design 0x23CF_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x23CF_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x1CBF_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x1CBF_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x41A2_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x41A2_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x00EF_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x00EF_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xE677_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0xE677_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x00DF_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x00DF_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x0193_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x0193_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x7176_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x7176_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x000D_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x000D_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xF43F_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0xF43F_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x6F2A_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x6F2A_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x0D0F_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x0D0F_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x0FB3_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x0FB3_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x558F_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x558F_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x9591_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x9591_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xD550_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0xD550_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xB744_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0xB744_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x23A7_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x23A7_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xC248_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0xC248_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x240F_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x240F_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x1048_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x1048_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x1858_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x1858_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x70EC_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x70EC_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xBEE9_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0xBEE9_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xBDF1_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0xBDF1_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x0018_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x0018_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xCB82_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0xCB82_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x226B_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x226B_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x680A_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x680A_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x41B2_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x41B2_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x9917_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x9917_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x5B30_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x5B30_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x918A_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x918A_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x0575_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x0575_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x2A56_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x2A56_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x32AA_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x32AA_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x1323_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x1323_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x0069_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x0069_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x0068_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x0068_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0xD326_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0xD326_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x5FE2_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x5FE2_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x13CE_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "0 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "Agreement for Design 0x13CE_V2: 16/16 rows = 100.00%\n",
      "\n",
      "=== Design 0x00DB_V2 ===\n",
      "A | B | C | D | Sim | TT2 | Hex | Row OK?\n",
      "--+---+---+---+-----+-----+-----+--------\n",
      "0 | 0 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 0 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "0 | 1 | 1 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 0 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 0 | 1 | 0 |   0 |   0 |   0 | OK     \n",
      "1 | 0 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 0 | 1 |   0 |   0 |   0 | OK     \n",
      "1 | 1 | 1 | 0 |   1 |   1 |   1 | OK     \n",
      "1 | 1 | 1 | 1 |   1 |   1 |   1 | OK     \n",
      "Agreement for Design 0x00DB_V2: 16/16 rows = 100.00%\n",
      "Design           | All Rows Match? | Output indegree\n",
      "-----------------+-----------------+----------------\n",
      "Design 0x23CF_V2 | Yes             | out (in=1)     \n",
      "Design 0x1CBF_V2 | Yes             | out (in=1)     \n",
      "Design 0x41A2_V2 | Yes             | out (in=1)     \n",
      "Design 0x00EF_V2 | Yes             | out (in=2)     \n",
      "Design 0xE677_V2 | Yes             | out (in=2)     \n",
      "Design 0x00DF_V2 | Yes             | out (in=2)     \n",
      "Design 0x0193_V2 | Yes             | out (in=1)     \n",
      "Design 0x7176_V2 | Yes             | out (in=1)     \n",
      "Design 0x000D_V2 | Yes             | out (in=1)     \n",
      "Design 0xF43F_V2 | Yes             | out (in=2)     \n",
      "Design 0x6F2A_V2 | Yes             | out (in=2)     \n",
      "Design 0x0D0F_V2 | Yes             | out (in=2)     \n",
      "Design 0x0FB3_V2 | Yes             | out (in=1)     \n",
      "Design 0x558F_V2 | Yes             | out (in=2)     \n",
      "Design 0x9591_V2 | Yes             | out (in=2)     \n",
      "Design 0xD550_V2 | Yes             | out (in=1)     \n",
      "Design 0xB744_V2 | Yes             | out (in=2)     \n",
      "Design 0x23A7_V2 | Yes             | out (in=1)     \n",
      "Design 0xC248_V2 | Yes             | out (in=1)     \n",
      "Design 0x240F_V2 | Yes             | out (in=2)     \n",
      "Design 0x1048_V2 | Yes             | out (in=1)     \n",
      "Design 0x1858_V2 | Yes             | out (in=1)     \n",
      "Design 0x70EC_V2 | Yes             | out (in=2)     \n",
      "Design 0xBEE9_V2 | Yes             | out (in=2)     \n",
      "Design 0xBDF1_V2 | Yes             | out (in=2)     \n",
      "Design 0x0018_V2 | Yes             | out (in=1)     \n",
      "Design 0xCB82_V2 | Yes             | out (in=1)     \n",
      "Design 0x226B_V2 | Yes             | out (in=2)     \n",
      "Design 0x680A_V2 | Yes             | out (in=1)     \n",
      "Design 0x41B2_V2 | Yes             | out (in=1)     \n",
      "Design 0x9917_V2 | Yes             | out (in=2)     \n",
      "Design 0x5B30_V2 | Yes             | out (in=1)     \n",
      "Design 0x918A_V2 | Yes             | out (in=1)     \n",
      "Design 0x0575_V2 | Yes             | out (in=1)     \n",
      "Design 0x2A56_V2 | Yes             | out (in=1)     \n",
      "Design 0x32AA_V2 | Yes             | out (in=1)     \n",
      "Design 0x1323_V2 | Yes             | out (in=1)     \n",
      "Design 0x0069_V2 | Yes             | out (in=1)     \n",
      "Design 0x0068_V2 | Yes             | out (in=1)     \n",
      "Design 0xD326_V2 | Yes             | out (in=2)     \n",
      "Design 0x5FE2_V2 | Yes             | out (in=2)     \n",
      "Design 0x13CE_V2 | Yes             | out (in=2)     \n",
      "Design 0x00DB_V2 | Yes             | out (in=1)     \n",
      "\n",
      "PERCENT OF DESIGNS FULLY MATCHING: 43/43 (100.00%)\n"
     ]
    }
   ],
   "source": [
    "summaries = []\n",
    "for cello_circuit_hex, design in cello_designs_gates_assigned_4_input.items():\n",
    "    sim = simulate_signal_propagation_binary(design, input_signals_list_binary_4_input)\n",
    "    tt1 = calculate_truth_table(design)\n",
    "    tt2 = calculate_truth_table_v2(design)\n",
    "\n",
    "    stats = report_truth_table_ordered(\n",
    "        design_name=f\"Design {cello_circuit_hex}\",\n",
    "        sim_result=sim,\n",
    "        #tt1=tt1,\n",
    "        tt2=tt2,\n",
    "        hex_str=cello_circuit_hex.split('_', 1)[0],\n",
    "        input_names=[\"A\", \"B\", \"C\", \"D\"],\n",
    "        msb_first_hex=True\n",
    "    )\n",
    "\n",
    "    # --- add output indegree info ---\n",
    "    outs = _detect_output_nodes(design)\n",
    "    indeg_map = {n: design.in_degree(n) for n in outs}\n",
    "    if len(outs) == 1:\n",
    "        stats[\"out_node\"] = outs[0]\n",
    "        stats[\"out_indegree\"] = indeg_map[outs[0]]\n",
    "    else:\n",
    "        stats[\"out_node\"] = None         # multiple or none\n",
    "        stats[\"out_indegree\"] = None\n",
    "    stats[\"out_indegree_map\"] = indeg_map  # keeps full detail if multiple\n",
    "\n",
    "    summaries.append(stats)\n",
    "\n",
    "# --- DESIGN-LEVEL SUMMARY ---\n",
    "designs_total = len(summaries)\n",
    "designs_ok = sum(1 for s in summaries if s[\"all_equal\"])\n",
    "pct_designs_ok = 100.0 * designs_ok / designs_total if designs_total else 0.0\n",
    "\n",
    "# Build rows: include output indegree\n",
    "def _fmt_out_indegree(s):\n",
    "    if s[\"out_node\"] is not None:\n",
    "        return f\"{s['out_node']} (in={s['out_indegree']})\"\n",
    "    if s[\"out_indegree_map\"]:\n",
    "        # multiple outputs: show compact map\n",
    "        return \", \".join(f\"{n}={k}\" for n, k in s[\"out_indegree_map\"].items())\n",
    "    return \"N/A\"\n",
    "\n",
    "design_rows = [\n",
    "    [s[\"design\"], \"Yes\" if s[\"all_equal\"] else \"No\", _fmt_out_indegree(s)]\n",
    "    for s in summaries\n",
    "]\n",
    "_print_table([\"Design\", \"All Rows Match?\", \"Output indegree\"], design_rows)\n",
    "\n",
    "print(f\"\\nPERCENT OF DESIGNS FULLY MATCHING: {designs_ok}/{designs_total} ({pct_designs_ok:.2f}%)\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "351ef21a",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
