<!DOCTYPE html>
<html class="no-js" lang="en">
<head>

    <!--- basic page needs
    ================================================== -->
    <meta charset="utf-8">
    <title>Karankumar</title>
    <meta name="description" content="">
    <meta name="author" content="">

    <!-- mobile specific metas
    ================================================== -->
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <!-- CSS
    ================================================== -->
    <link rel="stylesheet" href="css/base.css">
    <link rel="stylesheet" href="css/vendor.css">
    <link rel="stylesheet" href="css/main.css">

    <!-- script
    ================================================== -->
    <script src="js/modernizr.js"></script>
    <script src="js/pace.min.js"></script>

    <!-- favicons
    ================================================== -->
    <link rel="apple-touch-icon" sizes="180x180" href="apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="favicon-16x16.png">
    <link rel="manifest" href="site.webmanifest">

</head>

<body id="top">

    <div id="preloader">
        <div id="loader"></div>
    </div>

    <!-- site header
    ================================================== -->
    <header class="s-header">

        <div class="header-logo">
            <a class="site-logo" href="index.html">
                <img src="images/logo.svg" alt="Homepage">
            </a>
        </div>

        <nav class="header-nav-wrap">
            <ul class="header-main-nav">
                <li class="current"><a class="smoothscroll" href="#intro" title="intro">Intro</a></li>
                <li><a class="smoothscroll" href="#about" title="about">About</a></li>
                <li><a class="smoothscroll" href="#services" title="Capabilities">Capabilities</a></li>
                <li><a class="smoothscroll" href="#works" title="Project">Projects</a></li>
                <li><a class="smoothscroll" href="#contact" title="contact us">Contact</a></li>	
            </ul>

            <ul class="header-social">
                <li><a href="https://instagram.com/ind_karanog/"><i class="fab fa-instagram" aria-hidden="true"></i></a></li>
                <li><a href="https://linkedin.com/in/karankumar-nevage"><i class="fab fa-linkedin" aria-hidden="true"></i></a></li>
                <li><a href="https://github.com/Karan-nevage/"><i class="fab fa-github" aria-hidden="true"></i></a></li>
                <li><a href="https://twitter.com/KarankumarNeva1"><i class="fab fa-twitter" aria-hidden="true"></i></a></li>
            </ul>
        </nav>

        <a class="header-menu-toggle" href="#"><span>Menu</span></a>

    </header> <!-- end s-header -->


    <!-- intro
    ================================================== -->
    <section id="intro" class="s-intro target-section">

        <div class="row intro-content">

            <div class="column large-9 mob-full intro-text">
                <h3>Hello, I'm Karankumar Nevage</h3>
                <h1>
                    A VLSI Frontend Designer <br>
                    eager to apply my <br>
                    skills in design verification.
                </h1>
            </div>

            <div class="intro-scroll">
                <a href="#about" class="intro-scroll-link smoothscroll">
                    Scroll For More
                </a>
            </div>

            <div class="intro-grid"></div>
            <div class="intro-pic"></div>

        </div> <!-- end row -->

    </section> <!-- end intro -->


    <!-- about
    ================================================== -->
    <section id="about" class="s-about target-section">

        <div class="about-me">

            <div class="row heading-block" data-aos="fade-up">
                <div class="column large-full">
                    <h2 class="section-heading">About Me</h2>
                </div>
            </div>

            <div class="row about-me__content" data-aos="fade-up">
                <div class="column large-full about-me__text">
                    <p class="lead">
                    As a passionate VLSI Frontend Design enthusiast, I bring hands-on experience in digital designing, 
                    Verilog, and SystemVerilog. My expertise is complemented by proficiency in industry-standard tools 
                    and the UVM methodology. I have a strong academic foundation with a B.Tech in Electronics and Computer 
                    Engineering from MGM University, where my coursework focused on Digital System Design and VLSI Design.
                    </p>

                    <p>
                    I've honed my skills through multiple industry-level projects and a traineeship. During my time as a Design 
                    Verification Trainee at VLSI GURU, I refined core concepts in Advanced Digital Design, including timing 
                    analysis and FSMs. I also gained proficiency in Linux-based workflows using tools like Synopsys Verdi and
                     Synopsys VCS.
                    </p>

                    <p>
                    My projects demonstrate my ability to apply these skills to real-world challenges. For example, I developed an 
                    AXI Universal Verification Component (UVC) using SystemVerilog and UVM, which included creating a layered testbench 
                    architecture and a dual scoreboard for interleaved and out-of-order transfers. I also designed and verified an AMBA 
                    APB protocol system in Verilog and an asynchronous FIFO, achieving 100% code and functional coverage on both.
                    </p>

                    <p>
                    Beyond my technical work, I am a winner of the Smart India Hackathon 2023 and a finalist in the IN-SPACE CANSAT India 
                    Competition 2024. I also contribute to the VLSI community as an author, publishing technical blogs on digital design 
                    and verification methodologies. These experiences highlight my problem-solving skills, teamwork, and critical thinking.
                    </p>
                </div>
            </div>
    
            <div class="row about-me__buttons">
                <div class="column large-half tab-full" data-aos="fade-up">
                    <a href="mailto:karanpr9423@gmail.com?subject=Let's Connect – Exciting VLSI Opportunity!&body=Hi Karankumar,%0D%0AI came across your profile and would love to discuss a potential role in VLSI verification. Let's connect!" class="btn btn--stroke full-width">Hire Me</a>
                </div> 

                <div class="column large-half tab-full" data-aos="fade-up">
                    <a href="https://drive.google.com/uc?export=download&id=10E_QquI04pODJxAUVW3zFXtQq7yxDmBx" class="btn btn--primary full-width">Download CV</a>
                </div>
            </div>

        </div> <!-- end about-me -->

        <div class="about-experience">

            <div class="row heading-block" data-aos="fade-up">
                <div class="column large-full">
                    <h2 class="section-heading">Work & Education</h2>
                </div>
            </div>

            <div class="row about-experience__timeline">

                <div class="column large-half tab-full" data-aos="fade-up">
                    <div class="timeline">

                        <div class="timeline__icon-wrap">
                            <span class="timeline__icon timeline__icon--work"></span>
                        </div>

                        <div class="timeline__block">
                            <div class="timeline__bullet"></div>
                            <div class="timeline__header">
                                <p class="timeline__timeframe">Jan 2025 - Spt 2025</p>
                                <h3 class="item-title">VLSIGURU Traning Inst.</h3>
                                <h5>Design Verification Trainee</h5>
                            </div>
                            <div class="timeline__desc">
                               <p>
                                    • Refined core concepts in Advanced Digital Design, including FSMs, timing diagrams and analysis, combinational circuits and sequential circuits.<br>
                                    • Built RTL designs using Verilog HDL, applying best practices and debugging with ModelSim and GVIM.<br>
                                    • Developed SystemVerilog-based testbenches, practicing simulation workflows on EDA Playgrounds QuestaSim.<br>
                                    • Mastered UVM methodology, constructing modular testbenches using predefined classes, macros, and reusable components with UVC development.<br>
                                    • Gained proficiency in Linux for server-based workflows, using tools like Synopsys Verdi, Synopsys VCS, and Siemens QuestaSim for simulation and waveform analysis with Git for version control.
                              </p>
                            </div>
                        </div>

                    </div>
                </div>

                <div class="column large-half tab-full" data-aos="fade-up">
                    <div class="timeline">

                        <div class="timeline__icon-wrap">
                            <span class="timeline__icon timeline__icon--education"></span>
                        </div>

                        <div class="timeline__block">
                            <div class="timeline__bullet"></div>
                            <div class="timeline__header">
                                <p class="timeline__timeframe">Oct 2021 - June 2025</p>
                                <h3 class="item-title"> M.G.M's Jawaharlal Nehru College of Engineering</h3>
                                <h5>B.Tech Electronics and Computer Engineering</h5>
                            </div>
                            <div class="timeline__desc">
                                <p>Pursued a Bachelor of Technology in Electronics and Computer Engineering. 
                                    This program has provided me with a solid foundation in both electronics and computer
                                     science, with a focus on Digital System Design and VLSI Design. Achieved a CGPA of 8.39.</p>
                            </div>
                        </div>

                        <div class="timeline__block">
                            <div class="timeline__bullet"></div>
                            <div class="timeline__header">
                                <p class="timeline__timeframe">July 2019 - may 2021</p>
                                <h3 class="item-title">Vidhyadham Jr. Science College</h3>
                                <h5>Secondary High School</h5>
                            </div>
                            <div class="timeline__desc">
                                <p>I completed my Higher Secondary Education at Vidhyadham Jr. Science College in Maharashtra, achieving a final percentage of 94.00%.</p>
                            </div>
                        </div>
                      
                    </div>
                </div>
            </div>

        </div> <!-- end about-experience -->

    </section> <!-- end s-about -->


    <!-- services
    ================================================== -->
    <section id="services" class="s-services ss-dark target-section">

        <div class="shadow-overlay"></div>

        <div class="row heading-block heading-block--center" data-aos="fade-up">
            <div class="column large-full">
                <h2 class="section-heading section-heading--centerbottom">Capabilities</h2>

                <p class="section-desc">
                    I am eager to apply my knowledge and practical expertise to solve complex challenges in the VLSI industry.
                </p>
            </div>
        </div> <!-- end heading-block -->

        <div class="row services-list block-large-1-3 block-medium-1-2 block-tab-full">

            <div class="column item-service" data-aos="fade-up">
                <div class="item-service__content">
                    <h4 class="item-title"> RTL Designing</h4>
                    <p>
                    I have hands-on experience in RTL designing using Verilog, building functional and efficient digital 
                    circuits. My work includes the design of a parametrizable Single Port RAM and a Single Cycle RISC-V Processor.
                    </p>
                </div>
            </div>

            <div class="column item-service" data-aos="fade-up">
                <div class="item-service__content">
                    <h4 class="item-title">UVM Methodology</h4>
                    <p>
                    I have mastered the UVM Methodology for creating robust and reusable testbenches. I apply this methodology
                     to develop modular verification environments, ensuring comprehensive and systematic testing of complex designs.
                    </p>
                </div>
            </div>

            <div class="column item-service" data-aos="fade-up">
                <div class="item-service__content">
                    <h4 class="item-title">Design Verification</h4>
                    <p>
                    I specialize in Design Verification, ensuring the functional correctness and compliance of digital designs. I create comprehensive 
                    test cases and use techniques like assertion-based verification to validate designs.
                    </p>
                </div>
            </div>

            <div class="column item-service" data-aos="fade-up">
                <div class="item-service__content">
                    <h4 class="item-title">Protocol Verification</h4>
                    <p>
                    I have experience in verifying industry-standard protocols, including AXI , AHB, and APB. My projects demonstrate my ability to implement complex verification environments with features like dual scoreboards for handling interleaved transactions.
                    </p>
                </div>
            </div>

            <div class="column item-service" data-aos="fade-up">
                <div class="item-service__content">
                    <h4 class="item-title">Python Automation</h4>
                    <p>
                    I leverage Python scripting to automate design and verification tasks, improving efficiency and reducing manual effort. This includes tasks such as test case generation and data processing.
                    </p>
                </div>
            </div>

            <div class="column item-service" data-aos="fade-up">
                <div class="item-service__content">
                    <h4 class="item-title">Proficiency with EDA Tools</h4>
                    <p>
                    I am proficient with a range of industry-standard EDA tools for simulation and waveform analysis. My experience includes using Synopsys VCS, QuestaSim, Synopsys Verdi, and ModelSim in Linux-based workflows.
                    </p>
                </div>
            </div>

        </div> <!-- end services-list -->

    </section> <!-- end s-services -->




    <!-- works
    ================================================== -->
    <section id="works" class="s-works target-section">

        <div class="row heading-block heading-block--center" data-aos="fade-up">
            <div class="column large-full">
                <h2 class="section-heading section-heading--centerbottom">Projects</h2>
                <p class="section-desc">
                    Explore my portfolio of industry-level projects. Each one demonstrates my hands-on experience in VLSI design and verification.
                </p>
            </div>
        </div> <!-- end heading-block -->

        <div class="masonry-wrap">

            <div class="masonry">
                <div class="grid-sizer"></div>
    
                    
                <div class="masonry__brick" data-aos="fade-up">
                    <div class="item-folio">
                        <div class="item-folio__thumb">
                            <a href="images/portfolio/AXI_UVC.webp" class="thumb-link" title="AXI UVC Design and Verification" data-size="1920x1080">
                                <img src="images/portfolio/AXI_UVC.webp"  alt="AXI UVC Design and Verification">
                            </a>
                            <a href="https://github.com/Karan-nevage/AXI-UVC" class="item-folio__project-link" title="Project link" target="_blank"></a>
                        </div>
                        <div class="item-folio__text">
                            <h4 class="item-folio__title">
                                <a href="https://github.com/Karan-nevage/AXI-UVC" target="_blank" rel="noopener noreferrer">
                                    AXI UVC Design and Verification
                                </a>
                            </h4>
                            <p class="item-folio__cat">
                                UVM, SystemVerilog, Synopsys VCS, Verdi, GVIM
                            </p>
                        </div>
                        <div class="item-folio__caption">
                            <a href="https://github.com/Karan-nevage/AXI-UVC" target="_blank" rel="noopener noreferrer"></a>
                                <p>Reusable AXI Universal Verification Component built with SystemVerilog and UVM. Integrates into any testbench to accelerate design verification with modular agents, monitors, drivers, coverage, and scoreboard.</p>
                            </a>
                        </div>
                    </div>
                </div> <!-- end masonry__brick -->

                <!-- apb_uvc -->
                <div class="masonry__brick" data-aos="fade-up">
                    <div class="item-folio">
                        <div class="item-folio__thumb">
                            <a href="images/portfolio/APB_UVC.webp" class="thumb-link" title="APB UVC Design and Verification" data-size="1920x1080">
                                <img src="images/portfolio/APB_UVC.webp"  alt="APB UVC Design and Verification">
                            </a>
                            <a href="https://github.com/Karan-nevage/APB-Protocol-UVM-Based-Verification" class="item-folio__project-link" title="Project link" target="_blank"></a>
                        </div>
                        <div class="item-folio__text">
                            <h4 class="item-folio__title">
                                <a href="https://github.com/Karan-nevage/APB-Protocol-UVM-Based-Verification" target="_blank" rel="noopener noreferrer">
                                    APB UVC Design and Verification
                                </a>
                            </h4>
                            <p class="item-folio__cat">
                                UVM, SystemVerilog, Synopsys VCS, Verdi, GVIM
                            </p>
                        </div>
                        <div class="item-folio__caption">
                            <a href="https://github.com/Karan-nevage/APB-Protocol-UVM-Based-Verification" target="_blank" rel="noopener noreferrer"></a>
                                <p>APB protocol verification using UVM. Includes APB interface, driver, monitor, responder, and scoreboard. Supports 
                                    read/write transactions, constrained randomization, coverage, and error injection. Scalable and reusable for 
                                    APB-compliant designs.</p>
                            </a>
                        </div>
                    </div>
                </div> <!-- end masonry__brick -->

                <!-- Asynchronous FIFO -->
                <div class="masonry__brick" data-aos="fade-up">
                    <div class="item-folio">
                        <div class="item-folio__thumb">
                            <a href="images/portfolio/ASYNCHRONOUS FIFO VERIFICATION.webp" class="thumb-link" title="Asynchronous FIFO Design and Verification" data-size="1920x1080">
                                <img src="images/portfolio/ASYNCHRONOUS FIFO VERIFICATION.webp"  alt="Asynchronous FIFO Design and Verification">
                            </a>
                            <a href="https://github.com/Karan-nevage/Asynchronous-FIFO-Design-and-Verification" class="item-folio__project-link" title="Project link" target="_blank"></a>
                        </div>
                        <div class="item-folio__text">
                            <h4 class="item-folio__title">
                                <a href="https://github.com/Karan-nevage/Asynchronous-FIFO-Design-and-Verification" target="_blank" rel="noopener noreferrer">
                                    Asynchronous FIFO Design and Verification
                                </a>
                            </h4>
                            <p class="item-folio__cat">
                                UVM, SystemVerilog, Verilog, QuestaSim, GVIM
                            </p>
                        </div>
                        <div class="item-folio__caption">
                            <a href="https://github.com/Karan-nevage/Asynchronous-FIFO-Design-and-Verification" target="_blank" rel="noopener noreferrer"></a>
                                <p>Verified an Asynchronous FIFO design using SystemVerilog and UVM. Developed testbench architecture, implemented functional 
                                    test cases, and ensured coverage closure. Validated FIFO features like full, empty, overflow, underflow, and concurrent read/write operations.
</p>
                            </a>
                        </div>
                    </div>
                </div> <!-- end masonry__brick -->

                <!-- memory_uvm -->
                <div class="masonry__brick" data-aos="fade-up">
                    <div class="item-folio">
                        <div class="item-folio__thumb">
                            <a href="images/portfolio/SINGLE PORT RAM.webp" class="thumb-link" title="Single Port RAM Memory Design and Verification" data-size="1920x1080">
                                <img src="images/portfolio/SINGLE PORT RAM.webp"  alt="Single Port RAM Memory Design and Verification">
                            </a>
                            <a href="https://github.com/Karan-nevage/Memory-UVM-Verification" class="item-folio__project-link" title="Project link" target="_blank"></a>
                        </div>
                        <div class="item-folio__text">
                            <h4 class="item-folio__title">
                                <a href="https://github.com/Karan-nevage/Memory-UVM-Verification" target="_blank" rel="noopener noreferrer">
                                    Single Port RAM Memory Design and Verification
                                </a>
                            </h4>
                            <p class="item-folio__cat">
                                UVM, SystemVerilog, Verilog, QuestaSim, GVIM
                            </p>
                        </div>
                        <div class="item-folio__caption">
                            <a href="https://github.com/Karan-nevage/Memory-UVM-Verification" target="_blank" rel="noopener noreferrer"></a>
                                <p>This project provides verification environments for a synchronous single-port RAM module implemented in Verilog. It includes two approaches:
                                    Traditional Verilog-based Verification & UVM-based Verification
</p>
                            </a>
                        </div>
                    </div>
                </div> <!-- end masonry__brick -->

                <!-- APB IMp -->
                <div class="masonry__brick" data-aos="fade-up">
                    <div class="item-folio">
                        <div class="item-folio__thumb">
                            <a href="images/portfolio/APB PROTOCOL IMP.webp" class="thumb-link" title="APB Protocol Implementation" data-size="1920x1080">
                                <img src="images/portfolio/APB PROTOCOL IMP.webp"  alt="APB Protocol Implementation">
                            </a>
                            <a href="https://github.com/Karan-nevage/APB-Protocol-Using-Verilog" class="item-folio__project-link" title="Project link" target="_blank"></a>
                        </div>
                        <div class="item-folio__text">
                            <h4 class="item-folio__title">
                                <a href="https://github.com/Karan-nevage/APB-Protocol-Using-Verilog" target="_blank" rel="noopener noreferrer">
                                    APB Protocol Implementation
                                </a>
                            </h4>
                            <p class="item-folio__cat">
                                Verilog, ModelSim, GVIM
                            </p>
                        </div>
                        <div class="item-folio__caption">
                            <a href="https://github.com/Karan-nevage/APB-Protocol-Using-Verilog" target="_blank" rel="noopener noreferrer"></a>
                                <p>This project implements an Advanced Peripheral Bus (APB) protocol system, including an APB master, two APB slaves, and a top module integrating them.
                                     The system is designed according to the AMBA APB specification, supporting read and write operations with error handling and slave selection based 
                                     on address decoding. A comprehensive testbench is provided to validate the system's functionality through various test cases.</p>
                            </a>
                        </div>
                    </div>
                </div> <!-- end masonry__brick -->


                <div class="masonry__brick" data-aos="fade-up">
                    <div class="item-folio">
                        <div class="item-folio__thumb">
                            <a href="images/portfolio/AUTOMATIC WASHING MASHINE CONTROLLER.webp" class="thumb-link" title="Automatic Washing Machine Controller" data-size="1920x1080">
                                <img src="images/portfolio/AUTOMATIC WASHING MASHINE CONTROLLER.webp"  alt="Automatic Washing Machine Controller">
                            </a>
                            <a href="https://github.com/Karan-nevage/Automatic-Washing-Machine-Controller-Using-Verilog" class="item-folio__project-link" title="Project link" target="_blank"></a>
                        </div>
                        <div class="item-folio__text">
                            <h4 class="item-folio__title">
                                <a href="https://github.com/Karan-nevage/Automatic-Washing-Machine-Controller-Using-Verilog" target="_blank" rel="noopener noreferrer">
                                    Automatic Washing Machine Controller
                                </a>
                            </h4>
                            <p class="item-folio__cat">
                                Verilog, EDA Playground, GVIM
                            </p>
                        </div>
                        <div class="item-folio__caption">
                            <a href="https://github.com/Karan-nevage/Automatic-Washing-Machine-Controller-Using-Verilog" target="_blank" rel="noopener noreferrer"></a>
                                <p>Verilog FSM-based controller for an automatic washing machine. Simulates door check, water fill, 
                                    detergent add, wash, drain, and spin cycles. Includes a testbench with waveform generation to 
                                    verify normal, error, and edge-case scenarios. Built using Mealy model.</p>
                            </a>
                        </div>
                    </div>
                </div> <!-- end masonry__brick -->

                <div class="masonry__brick" data-aos="fade-up">
                    <div class="item-folio">
                        <div class="item-folio__thumb">
                            <a href="images/portfolio/ADXL362.webp" class="thumb-link" title="Nexys A7 Accelerometer" data-size="1920x1080">
                                <img src="images/portfolio/ADXL362.webp"  alt="Nexys A7 Accelerometer">
                            </a>
                            <a href="https://github.com/Karan-nevage/Nexys-A7-Accelerometer-FPGA" class="item-folio__project-link" title="Project link" target="_blank"></a>
                        </div>
                        <div class="item-folio__text">
                            <h4 class="item-folio__title">
                                <a href="https://github.com/Karan-nevage/Nexys-A7-Accelerometer-FPGA" target="_blank" rel="noopener noreferrer">
                                    Nexys A7 Accelerometer
                                </a>
                            </h4>
                            <p class="item-folio__cat">
                                Verilog, Xilinx Vivado, VStudio Code
                            </p>
                        </div>
                        <div class="item-folio__caption">
                            <a href="https://github.com/Karan-nevage/Nexys-A7-Accelerometer-FPGA" target="_blank" rel="noopener noreferrer"></a>
                                <p>This project demonstrates the integration of the inbuilt 3-axis accelerometer (ADXL362) on the Nexys A7-50T FPGA board. 
                                    The accelerometer data is read using SPI communication and visualized through 7-segment displays and LEDs. The Verilog-based 
                                    design handles SPI communication, 
                                    data processing, and display control, providing a practical example of FPGA-based sensor interfacing.</p>
                            </a>
                        </div>
                    </div>
                </div> <!-- end masonry__brick -->

                <div class="masonry__brick" data-aos="fade-up">
                    <div class="item-folio">
                        <div class="item-folio__thumb">
                            <a href="images/portfolio/CALCULATOR.webp" class="thumb-link" title="Nexys A7 Calculator" data-size="1920x1080">
                                <img src="images/portfolio/CALCULATOR.webp"  alt="Nexys A7 Calculator">
                            </a>
                            <a href="https://github.com/Karan-nevage/Nexys-A7-Calculator" class="item-folio__project-link" title="Project link" target="_blank"></a>
                        </div>
                        <div class="item-folio__text">
                            <h4 class="item-folio__title">
                                <a href="https://github.com/Karan-nevage/Nexys-A7-Calculator" target="_blank" rel="noopener noreferrer">
                                    Nexys A7 Calculator
                                </a>
                            </h4>
                            <p class="item-folio__cat">
                                Verilog, Xilinx Vivado, VStudio Code            
                            </p>
                        </div>
                        <div class="item-folio__caption">
                            <a href="https://github.com/Karan-nevage/Nexys-A7-Calculator" target="_blank" rel="noopener noreferrer"></a>
                                <p>This project involves creating a calculator using the Nexys A7-50T FPGA board. The calculator's input is displayed on 
                                    7-segment displays and LEDs. Various operations are performed using push buttons to provide inputs to the FPGA board..</p>
                            </a>
                        </div>
                    </div>
                </div> <!-- end masonry__brick -->

                

            </div> <!-- end masonry -->

        </div> <!-- end masonry-wrap -->

    </section> <!-- end s-work -->


   
    <!-- contact
    ================================================== -->
    <section id="contact" class="s-contact ss-dark target-section">

        <div class="row heading-block" data-aos="fade-up">
            <div class="column large-full">
                <h2 class="section-heading">Get In Touch</h2>
            </div>
        </div>

        <div class="row contact-main" data-aos="fade-up">
            <div class="column large-full">
                <p class="contact-email">
                    <a href="mailto:karanpr9423@gmail.com">karanpr9423@gmail.com</a>
                </p>

                <p class="section-desc">
                I'm always open to new opportunities and collaborations. Whether you have an idea for a project, a job opening, 
                or just want to discuss the latest in VLSI design and verification, I'm happy to connect. Let's work together to create something impactful.
                <a href="mailto:karanpr9423@gmail.com">Email Me</a>.
                </p>
            </div>
        </div>

        <div class="row contact-infos" data-aos="fade-up" data-aos-anchor=".contact-main">

            <div class="column large-5 medium-full contact-phone">
                <h4>WhatsApp/Call</h4>
                <a href="https://wa.me/919423745527?text=Hi%20Karankumar%2C%20I'd%20like%20to%20connect%20regarding%20VLSI%20opportunities.">+91 94237 45527</a>
            </div>

            <div class="column large-7 medium-full contact-social">
                <h4>Social</h4>
                <ul>
                    <li><a href="https://linkedin.com/in/karankumar-nevage" title="LinkedIn">LinkedIn</a></li>
                    <li><a href="https://twitter.com/KarankumarNeva1" title="Twitter">Twitter</a></li>
                    <li><a href="https://instagram.com/ind_karanog/" title="Instagram">Instagram</a></li>
                </ul>
            </div>

        </div> <!-- end contact-infos -->

    </section> <!-- end s-contact -->


    <!-- footer
    ================================================== -->
    <footer>
        <div class="row">
            <div class="column large-full ss-copyright">
                <span>© Copyright karankumar-nevage 2025</span> 
                <span>Design by <a href="https://www.styleshout.com/">❤️</a></span>
            </div>            

            <div class="ss-go-top">
                <a class="smoothscroll" title="Back to Top" href="#top"></a>
            </div>
        </div>
    </footer>


    <!-- photoswipe background
    ================================================== -->
    <div aria-hidden="true" class="pswp" role="dialog" tabindex="-1">

        <div class="pswp__bg"></div>
        <div class="pswp__scroll-wrap">

            <div class="pswp__container">
                <div class="pswp__item"></div>
                <div class="pswp__item"></div>
                <div class="pswp__item"></div>
            </div>

            <div class="pswp__ui pswp__ui--hidden">
                <div class="pswp__top-bar">
                    <div class="pswp__counter"></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button> <button class="pswp__button pswp__button--share" title=
                    "Share"></button> <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button> <button class="pswp__button pswp__button--zoom" title=
                    "Zoom in/out"></button>
                    <div class="pswp__preloader">
                        <div class="pswp__preloader__icn">
                            <div class="pswp__preloader__cut">
                                <div class="pswp__preloader__donut"></div>
                            </div>
                        </div>
                    </div>
                </div>
                <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
                    <div class="pswp__share-tooltip"></div>
                </div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)"></button> <button class="pswp__button pswp__button--arrow--right" title=
                "Next (arrow right)"></button>
                <div class="pswp__caption">
                    <div class="pswp__caption__center"></div>
                </div>
            </div>

        </div>

    </div><!-- end photoSwipe background -->


    <!-- Java Script
    ================================================== -->
    <script src="js/jquery-3.2.1.min.js"></script>
    <script src="js/plugins.js"></script>
    <script src="js/main.js"></script>

</body>
