#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul  4 11:24:20 2022
# Process ID: 736
# Current directory: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16116 D:\FPGA_Development\Image-Desampling-FPGA\ModuleTestBenches\TempProject.xpr
# Log file: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/vivado.log
# Journal file: D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.xpr
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/imports/new/alu_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source alu_tb.tcl
close_sim
launch_simulation
source alu_tb.tcl
close_sim
launch_simulation
source alu_tb.tcl
close_sim
launch_simulation
source alu_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/imports/new/alu_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/reg_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source reg_tb.tcl
close_sim
launch_simulation
source reg_tb.tcl
close_sim
launch_simulation
source reg_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/reg_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/sreg_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sreg_tb.tcl
close_sim
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/mux_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/sreg_tb.v]
update_compile_order -fileset sim_1
launch_simulation
source mux_tb.tcl
close_sim
launch_simulation
source mux_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/mux_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/mem_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
launch_simulation
source mem_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/mem_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/dmem_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/dmem_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/mem_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source mem_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/mem_tb.v]
set_property is_enabled true [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/dmem_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source dmem_tb.tcl
close_sim
set_property is_enabled false [get_files  D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/dmem_tb.v]
import_files -norecurse {D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/ControlUnit.v D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/processor.v D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MDRegister.v D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/MOutRegister.v D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/PCRegister.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v w ]
add_files -fileset sim_1 D:/FPGA_Development/Image-Desampling-FPGA/ModuleTestBenches/TempProject.srcs/sim_1/new/pro_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
import_files -norecurse D:/FPGA_Development/Image-Desampling-FPGA/ImageDesampleVerilog/ImageDesampleVerilog.srcs/sources_1/new/testmp.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source pro_tb.tcl
close_sim
launch_simulation
source pro_tb.tcl
close_sim
