

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Wed May 13 03:42:40 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.430 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43| 0.430 us | 0.430 us |   43|   43|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       41|       41|         6|          4|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_15), !map !50"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_14), !map !56"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_13), !map !62"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_12), !map !68"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_11), !map !74"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_10), !map !80"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_9), !map !86"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_8), !map !92"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_7), !map !98"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_6), !map !104"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_5), !map !110"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_4), !map !116"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_3), !map !122"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_2), !map !128"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_1), !map !134"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_0), !map !140"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_15), !map !146"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_14), !map !152"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_13), !map !158"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_12), !map !164"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_11), !map !170"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_10), !map !176"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_9), !map !182"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_8), !map !188"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_7), !map !194"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_6), !map !200"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_5), !map !206"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_4), !map !212"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_3), !map !218"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_2), !map !224"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_1), !map !230"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Key_0), !map !236"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Key_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_0)" [aes.c:166]   --->   Operation 42 'read' 'Key_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 0" [aes.c:166]   --->   Operation 43 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.42ns)   --->   "store i8 %Key_0_read, i8* %RoundKey_0_addr, align 1" [aes.c:166]   --->   Operation 44 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Key_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_1)" [aes.c:166]   --->   Operation 45 'read' 'Key_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 0" [aes.c:166]   --->   Operation 46 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.42ns)   --->   "store i8 %Key_1_read, i8* %RoundKey_1_addr, align 1" [aes.c:166]   --->   Operation 47 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Key_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_2)" [aes.c:166]   --->   Operation 48 'read' 'Key_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 0" [aes.c:166]   --->   Operation 49 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.42ns)   --->   "store i8 %Key_2_read, i8* %RoundKey_2_addr, align 1" [aes.c:166]   --->   Operation 50 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Key_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_3)" [aes.c:166]   --->   Operation 51 'read' 'Key_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 0" [aes.c:166]   --->   Operation 52 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.42ns)   --->   "store i8 %Key_3_read, i8* %RoundKey_3_addr, align 1" [aes.c:166]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Key_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_4)" [aes.c:166]   --->   Operation 54 'read' 'Key_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 0" [aes.c:166]   --->   Operation 55 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.42ns)   --->   "store i8 %Key_4_read, i8* %RoundKey_4_addr, align 1" [aes.c:166]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Key_5_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_5)" [aes.c:166]   --->   Operation 57 'read' 'Key_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 0" [aes.c:166]   --->   Operation 58 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.42ns)   --->   "store i8 %Key_5_read, i8* %RoundKey_5_addr, align 1" [aes.c:166]   --->   Operation 59 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Key_6_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_6)" [aes.c:166]   --->   Operation 60 'read' 'Key_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 0" [aes.c:166]   --->   Operation 61 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.42ns)   --->   "store i8 %Key_6_read, i8* %RoundKey_6_addr, align 1" [aes.c:166]   --->   Operation 62 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%Key_7_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_7)" [aes.c:166]   --->   Operation 63 'read' 'Key_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 0" [aes.c:166]   --->   Operation 64 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.42ns)   --->   "store i8 %Key_7_read, i8* %RoundKey_7_addr, align 1" [aes.c:166]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%Key_8_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_8)" [aes.c:166]   --->   Operation 66 'read' 'Key_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%RoundKey_8_addr = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 0" [aes.c:166]   --->   Operation 67 'getelementptr' 'RoundKey_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.42ns)   --->   "store i8 %Key_8_read, i8* %RoundKey_8_addr, align 1" [aes.c:166]   --->   Operation 68 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%Key_9_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_9)" [aes.c:166]   --->   Operation 69 'read' 'Key_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%RoundKey_9_addr = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 0" [aes.c:166]   --->   Operation 70 'getelementptr' 'RoundKey_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.42ns)   --->   "store i8 %Key_9_read, i8* %RoundKey_9_addr, align 1" [aes.c:166]   --->   Operation 71 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%Key_10_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_10)" [aes.c:166]   --->   Operation 72 'read' 'Key_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%RoundKey_10_addr = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 0" [aes.c:166]   --->   Operation 73 'getelementptr' 'RoundKey_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.42ns)   --->   "store i8 %Key_10_read, i8* %RoundKey_10_addr, align 1" [aes.c:166]   --->   Operation 74 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%Key_11_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_11)" [aes.c:166]   --->   Operation 75 'read' 'Key_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%RoundKey_11_addr = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 0" [aes.c:166]   --->   Operation 76 'getelementptr' 'RoundKey_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.42ns)   --->   "store i8 %Key_11_read, i8* %RoundKey_11_addr, align 1" [aes.c:166]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%Key_12_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_12)" [aes.c:166]   --->   Operation 78 'read' 'Key_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%RoundKey_12_addr = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 0" [aes.c:166]   --->   Operation 79 'getelementptr' 'RoundKey_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.42ns)   --->   "store i8 %Key_12_read, i8* %RoundKey_12_addr, align 1" [aes.c:166]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%Key_13_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_13)" [aes.c:166]   --->   Operation 81 'read' 'Key_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%RoundKey_13_addr = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 0" [aes.c:166]   --->   Operation 82 'getelementptr' 'RoundKey_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.42ns)   --->   "store i8 %Key_13_read, i8* %RoundKey_13_addr, align 1" [aes.c:166]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%Key_14_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_14)" [aes.c:166]   --->   Operation 84 'read' 'Key_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%RoundKey_14_addr = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 0" [aes.c:166]   --->   Operation 85 'getelementptr' 'RoundKey_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.42ns)   --->   "store i8 %Key_14_read, i8* %RoundKey_14_addr, align 1" [aes.c:166]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%Key_15_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %Key_15)" [aes.c:166]   --->   Operation 87 'read' 'Key_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%RoundKey_15_addr = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 0" [aes.c:166]   --->   Operation 88 'getelementptr' 'RoundKey_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.42ns)   --->   "store i8 %Key_15_read, i8* %RoundKey_15_addr, align 1" [aes.c:166]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 90 [1/1] (1.18ns)   --->   "br label %.preheader.0" [aes.c:170]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%s_0_0 = phi i8 [ %add_ln170, %hls_label_1 ], [ 16, %.preheader.preheader ]" [aes.c:170]   --->   Operation 91 'phi' 's_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.12ns)   --->   "%icmp_ln170 = icmp ult i8 %s_0_0, -80" [aes.c:170]   --->   Operation 93 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %hls_label_1_begin, label %0" [aes.c:170]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.39ns)   --->   "%add_ln175 = add i8 -4, %s_0_0" [aes.c:175]   --->   Operation 95 'add' 'add_ln175' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln175, i32 4, i32 7)" [aes.c:175]   --->   Operation 96 'partselect' 'lshr_ln' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i4 %lshr_ln to i64" [aes.c:175]   --->   Operation 97 'zext' 'zext_ln175' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_1 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 %zext_ln175" [aes.c:175]   --->   Operation 98 'getelementptr' 'RoundKey_12_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr_1, align 1" [aes.c:175]   --->   Operation 99 'load' 'RoundKey_12_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 100 [1/1] (1.39ns)   --->   "%add_ln178 = add i8 -1, %s_0_0" [aes.c:178]   --->   Operation 100 'add' 'add_ln178' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln178, i32 4, i32 7)" [aes.c:178]   --->   Operation 101 'partselect' 'lshr_ln3' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i4 %lshr_ln3 to i64" [aes.c:178]   --->   Operation 102 'zext' 'zext_ln178' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_1 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 %zext_ln178" [aes.c:178]   --->   Operation 103 'getelementptr' 'RoundKey_15_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr_1, align 1" [aes.c:178]   --->   Operation 104 'load' 'RoundKey_15_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln196_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %s_0_0, i32 4, i32 7)" [aes.c:196]   --->   Operation 105 'partselect' 'lshr_ln196_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i4 %lshr_ln196_1 to i64" [aes.c:196]   --->   Operation 106 'zext' 'zext_ln196_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr inbounds [11 x i8]* @Rcon, i64 0, i64 %zext_ln196_1" [aes.c:196]   --->   Operation 107 'getelementptr' 'Rcon_addr' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (2.66ns)   --->   "%Rcon_load = load i8* %Rcon_addr, align 1" [aes.c:196]   --->   Operation 108 'load' 'Rcon_load' <Predicate = (icmp_ln170)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 109 [1/1] (1.39ns)   --->   "%add_ln213 = add i8 %s_0_0, -16" [aes.c:213]   --->   Operation 109 'add' 'add_ln213' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%lshr_ln8 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln213, i32 4, i32 7)" [aes.c:213]   --->   Operation 110 'partselect' 'lshr_ln8' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i4 %lshr_ln8 to i64" [aes.c:213]   --->   Operation 111 'zext' 'zext_ln213' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 %zext_ln213" [aes.c:213]   --->   Operation 112 'getelementptr' 'RoundKey_0_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr_1, align 1" [aes.c:213]   --->   Operation 113 'load' 'RoundKey_0_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 114 [1/1] (1.39ns)   --->   "%add_ln216 = add i8 %s_0_0, -13" [aes.c:216]   --->   Operation 114 'add' 'add_ln216' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln11 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln216, i32 4, i32 7)" [aes.c:216]   --->   Operation 115 'partselect' 'lshr_ln11' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i4 %lshr_ln11 to i64" [aes.c:216]   --->   Operation 116 'zext' 'zext_ln216' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 %zext_ln216" [aes.c:216]   --->   Operation 117 'getelementptr' 'RoundKey_3_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr_1, align 1" [aes.c:216]   --->   Operation 118 'load' 'RoundKey_3_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 119 [1/1] (1.39ns)   --->   "%add_ln213_1 = add i8 %s_0_0, -12" [aes.c:213]   --->   Operation 119 'add' 'add_ln213_1' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln213_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln213_1, i32 4, i32 7)" [aes.c:213]   --->   Operation 120 'partselect' 'lshr_ln213_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i4 %lshr_ln213_1 to i64" [aes.c:213]   --->   Operation 121 'zext' 'zext_ln213_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_1 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 %zext_ln213_1" [aes.c:213]   --->   Operation 122 'getelementptr' 'RoundKey_4_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr_1, align 1" [aes.c:213]   --->   Operation 123 'load' 'RoundKey_4_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 124 [1/1] (1.39ns)   --->   "%add_ln216_1 = add i8 %s_0_0, -9" [aes.c:216]   --->   Operation 124 'add' 'add_ln216_1' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln216_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln216_1, i32 4, i32 7)" [aes.c:216]   --->   Operation 125 'partselect' 'lshr_ln216_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i4 %lshr_ln216_1 to i64" [aes.c:216]   --->   Operation 126 'zext' 'zext_ln216_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_1 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 %zext_ln216_1" [aes.c:216]   --->   Operation 127 'getelementptr' 'RoundKey_7_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr_1, align 1" [aes.c:216]   --->   Operation 128 'load' 'RoundKey_7_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 129 [1/1] (1.39ns)   --->   "%add_ln213_2 = add i8 %s_0_0, -8" [aes.c:213]   --->   Operation 129 'add' 'add_ln213_2' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%lshr_ln213_2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln213_2, i32 4, i32 7)" [aes.c:213]   --->   Operation 130 'partselect' 'lshr_ln213_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i4 %lshr_ln213_2 to i64" [aes.c:213]   --->   Operation 131 'zext' 'zext_ln213_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_1 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 %zext_ln213_2" [aes.c:213]   --->   Operation 132 'getelementptr' 'RoundKey_8_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr_1, align 1" [aes.c:213]   --->   Operation 133 'load' 'RoundKey_8_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 134 [1/1] (1.39ns)   --->   "%add_ln216_2 = add i8 %s_0_0, -5" [aes.c:216]   --->   Operation 134 'add' 'add_ln216_2' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln216_2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln216_2, i32 4, i32 7)" [aes.c:216]   --->   Operation 135 'partselect' 'lshr_ln216_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln216_2 = zext i4 %lshr_ln216_2 to i64" [aes.c:216]   --->   Operation 136 'zext' 'zext_ln216_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_1 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 %zext_ln216_2" [aes.c:216]   --->   Operation 137 'getelementptr' 'RoundKey_11_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr_1, align 1" [aes.c:216]   --->   Operation 138 'load' 'RoundKey_11_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 139 [1/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr_1, align 1" [aes.c:175]   --->   Operation 139 'load' 'RoundKey_12_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 140 [1/1] (1.39ns)   --->   "%add_ln176 = add i8 -3, %s_0_0" [aes.c:176]   --->   Operation 140 'add' 'add_ln176' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln176, i32 4, i32 7)" [aes.c:176]   --->   Operation 141 'partselect' 'lshr_ln1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %lshr_ln1 to i64" [aes.c:176]   --->   Operation 142 'zext' 'zext_ln176' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_1 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 %zext_ln176" [aes.c:176]   --->   Operation 143 'getelementptr' 'RoundKey_13_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr_1, align 1" [aes.c:176]   --->   Operation 144 'load' 'RoundKey_13_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 145 [1/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr_1, align 1" [aes.c:178]   --->   Operation 145 'load' 'RoundKey_15_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 146 [1/2] (2.66ns)   --->   "%Rcon_load = load i8* %Rcon_addr, align 1" [aes.c:196]   --->   Operation 146 'load' 'Rcon_load' <Predicate = (icmp_ln170)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i8 %RoundKey_12_load to i4" [aes.c:199]   --->   Operation 147 'trunc' 'trunc_ln199' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%lshr_ln7 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %RoundKey_12_load, i32 4, i32 7)" [aes.c:199]   --->   Operation 148 'partselect' 'lshr_ln7' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i4 %lshr_ln7 to i64" [aes.c:199]   --->   Operation 149 'zext' 'zext_ln199' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.12ns)   --->   "switch i4 %trunc_ln199, label %case15.i148 [
    i4 0, label %case0.i103
    i4 1, label %case1.i106
    i4 2, label %case2.i109
    i4 3, label %case3.i112
    i4 4, label %case4.i115
    i4 5, label %case5.i118
    i4 6, label %case6.i121
    i4 7, label %case7.i124
    i4 -8, label %case8.i127
    i4 -7, label %case9.i130
    i4 -6, label %case10.i133
    i4 -5, label %case11.i136
    i4 -4, label %case12.i139
    i4 -3, label %case13.i142
    i4 -2, label %case14.i145
  ]" [aesl_mux_load.16[16 x i8]P.i8.i64:49->aes.c:199]   --->   Operation 150 'switch' <Predicate = (icmp_ln170)> <Delay = 1.12>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sbox_14_addr_3 = getelementptr [16 x i8]* @sbox_14, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:199]   --->   Operation 151 'getelementptr' 'sbox_14_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 14)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (2.66ns)   --->   "%sbox_14_load_3 = load i8* %sbox_14_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199]   --->   Operation 152 'load' 'sbox_14_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sbox_13_addr_3 = getelementptr [16 x i8]* @sbox_13, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:40->aes.c:199]   --->   Operation 153 'getelementptr' 'sbox_13_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 13)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (2.66ns)   --->   "%sbox_13_load_3 = load i8* %sbox_13_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:199]   --->   Operation 154 'load' 'sbox_13_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sbox_12_addr_3 = getelementptr [16 x i8]* @sbox_12, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:37->aes.c:199]   --->   Operation 155 'getelementptr' 'sbox_12_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 12)> <Delay = 0.00>
ST_3 : Operation 156 [2/2] (2.66ns)   --->   "%sbox_12_load_3 = load i8* %sbox_12_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:199]   --->   Operation 156 'load' 'sbox_12_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sbox_11_addr_3 = getelementptr [16 x i8]* @sbox_11, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:34->aes.c:199]   --->   Operation 157 'getelementptr' 'sbox_11_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 11)> <Delay = 0.00>
ST_3 : Operation 158 [2/2] (2.66ns)   --->   "%sbox_11_load_3 = load i8* %sbox_11_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:199]   --->   Operation 158 'load' 'sbox_11_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sbox_10_addr_3 = getelementptr [16 x i8]* @sbox_10, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:199]   --->   Operation 159 'getelementptr' 'sbox_10_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 10)> <Delay = 0.00>
ST_3 : Operation 160 [2/2] (2.66ns)   --->   "%sbox_10_load_3 = load i8* %sbox_10_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:199]   --->   Operation 160 'load' 'sbox_10_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sbox_9_addr_3 = getelementptr [16 x i8]* @sbox_9, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:28->aes.c:199]   --->   Operation 161 'getelementptr' 'sbox_9_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 9)> <Delay = 0.00>
ST_3 : Operation 162 [2/2] (2.66ns)   --->   "%sbox_9_load_3 = load i8* %sbox_9_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:199]   --->   Operation 162 'load' 'sbox_9_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sbox_8_addr_3 = getelementptr [16 x i8]* @sbox_8, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:25->aes.c:199]   --->   Operation 163 'getelementptr' 'sbox_8_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 8)> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (2.66ns)   --->   "%sbox_8_load_3 = load i8* %sbox_8_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:199]   --->   Operation 164 'load' 'sbox_8_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%sbox_7_addr_3 = getelementptr [16 x i8]* @sbox_7, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:22->aes.c:199]   --->   Operation 165 'getelementptr' 'sbox_7_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 7)> <Delay = 0.00>
ST_3 : Operation 166 [2/2] (2.66ns)   --->   "%sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:199]   --->   Operation 166 'load' 'sbox_7_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%sbox_6_addr_3 = getelementptr [16 x i8]* @sbox_6, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:19->aes.c:199]   --->   Operation 167 'getelementptr' 'sbox_6_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 6)> <Delay = 0.00>
ST_3 : Operation 168 [2/2] (2.66ns)   --->   "%sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:199]   --->   Operation 168 'load' 'sbox_6_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%sbox_5_addr_3 = getelementptr [16 x i8]* @sbox_5, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:16->aes.c:199]   --->   Operation 169 'getelementptr' 'sbox_5_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 5)> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (2.66ns)   --->   "%sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:199]   --->   Operation 170 'load' 'sbox_5_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sbox_4_addr_3 = getelementptr [16 x i8]* @sbox_4, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:199]   --->   Operation 171 'getelementptr' 'sbox_4_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 4)> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (2.66ns)   --->   "%sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:199]   --->   Operation 172 'load' 'sbox_4_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sbox_3_addr_3 = getelementptr [16 x i8]* @sbox_3, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:10->aes.c:199]   --->   Operation 173 'getelementptr' 'sbox_3_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 3)> <Delay = 0.00>
ST_3 : Operation 174 [2/2] (2.66ns)   --->   "%sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:199]   --->   Operation 174 'load' 'sbox_3_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sbox_2_addr_3 = getelementptr [16 x i8]* @sbox_2, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:7->aes.c:199]   --->   Operation 175 'getelementptr' 'sbox_2_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 2)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (2.66ns)   --->   "%sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:199]   --->   Operation 176 'load' 'sbox_2_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sbox_1_addr_3 = getelementptr [16 x i8]* @sbox_1, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:199]   --->   Operation 177 'getelementptr' 'sbox_1_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 1)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (2.66ns)   --->   "%sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:199]   --->   Operation 178 'load' 'sbox_1_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sbox_0_addr_3 = getelementptr [16 x i8]* @sbox_0, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:1->aes.c:199]   --->   Operation 179 'getelementptr' 'sbox_0_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 0)> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (2.66ns)   --->   "%sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:199]   --->   Operation 180 'load' 'sbox_0_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sbox_15_addr_3 = getelementptr [16 x i8]* @sbox_15, i64 0, i64 %zext_ln199" [aesl_mux_load.16[16 x i8]P.i8.i64:46->aes.c:199]   --->   Operation 181 'getelementptr' 'sbox_15_addr_3' <Predicate = (icmp_ln170 & trunc_ln199 == 15)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (2.66ns)   --->   "%sbox_15_load_3 = load i8* %sbox_15_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:199]   --->   Operation 182 'load' 'sbox_15_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 183 [1/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr_1, align 1" [aes.c:213]   --->   Operation 183 'load' 'RoundKey_0_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 184 [1/1] (1.39ns)   --->   "%add_ln214 = add i8 %s_0_0, -15" [aes.c:214]   --->   Operation 184 'add' 'add_ln214' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%lshr_ln9 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln214, i32 4, i32 7)" [aes.c:214]   --->   Operation 185 'partselect' 'lshr_ln9' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i4 %lshr_ln9 to i64" [aes.c:214]   --->   Operation 186 'zext' 'zext_ln214' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 %zext_ln214" [aes.c:214]   --->   Operation 187 'getelementptr' 'RoundKey_1_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr_1, align 1" [aes.c:214]   --->   Operation 188 'load' 'RoundKey_1_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 189 [1/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr_1, align 1" [aes.c:216]   --->   Operation 189 'load' 'RoundKey_3_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 190 [1/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr_1, align 1" [aes.c:213]   --->   Operation 190 'load' 'RoundKey_4_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 191 [1/1] (1.39ns)   --->   "%add_ln214_1 = add i8 %s_0_0, -11" [aes.c:214]   --->   Operation 191 'add' 'add_ln214_1' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%lshr_ln214_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln214_1, i32 4, i32 7)" [aes.c:214]   --->   Operation 192 'partselect' 'lshr_ln214_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i4 %lshr_ln214_1 to i64" [aes.c:214]   --->   Operation 193 'zext' 'zext_ln214_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_1 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 %zext_ln214_1" [aes.c:214]   --->   Operation 194 'getelementptr' 'RoundKey_5_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 195 [2/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr_1, align 1" [aes.c:214]   --->   Operation 195 'load' 'RoundKey_5_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 196 [1/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr_1, align 1" [aes.c:216]   --->   Operation 196 'load' 'RoundKey_7_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 197 [1/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr_1, align 1" [aes.c:213]   --->   Operation 197 'load' 'RoundKey_8_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 198 [1/1] (1.39ns)   --->   "%add_ln214_2 = add i8 %s_0_0, -7" [aes.c:214]   --->   Operation 198 'add' 'add_ln214_2' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%lshr_ln214_2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln214_2, i32 4, i32 7)" [aes.c:214]   --->   Operation 199 'partselect' 'lshr_ln214_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln214_2 = zext i4 %lshr_ln214_2 to i64" [aes.c:214]   --->   Operation 200 'zext' 'zext_ln214_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_1 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 %zext_ln214_2" [aes.c:214]   --->   Operation 201 'getelementptr' 'RoundKey_9_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr_1, align 1" [aes.c:214]   --->   Operation 202 'load' 'RoundKey_9_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 203 [1/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr_1, align 1" [aes.c:216]   --->   Operation 203 'load' 'RoundKey_11_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 4 <SV = 3> <Delay = 8.43>
ST_4 : Operation 204 [1/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr_1, align 1" [aes.c:176]   --->   Operation 204 'load' 'RoundKey_13_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 205 [1/1] (1.39ns)   --->   "%add_ln177 = add i8 -2, %s_0_0" [aes.c:177]   --->   Operation 205 'add' 'add_ln177' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln177, i32 4, i32 7)" [aes.c:177]   --->   Operation 206 'partselect' 'lshr_ln2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i4 %lshr_ln2 to i64" [aes.c:177]   --->   Operation 207 'zext' 'zext_ln177' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_1 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 %zext_ln177" [aes.c:177]   --->   Operation 208 'getelementptr' 'RoundKey_14_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 209 [2/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr_1, align 1" [aes.c:177]   --->   Operation 209 'load' 'RoundKey_14_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i8 %RoundKey_13_load to i4" [aes.c:196]   --->   Operation 210 'trunc' 'trunc_ln196' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %RoundKey_13_load, i32 4, i32 7)" [aes.c:196]   --->   Operation 211 'partselect' 'lshr_ln4' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i4 %lshr_ln4 to i64" [aes.c:196]   --->   Operation 212 'zext' 'zext_ln196' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.12ns)   --->   "switch i4 %trunc_ln196, label %case15.i [
    i4 0, label %case0.i
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
    i4 -6, label %case10.i
    i4 -5, label %case11.i
    i4 -4, label %case12.i
    i4 -3, label %case13.i
    i4 -2, label %case14.i
  ]" [aesl_mux_load.16[16 x i8]P.i8.i64:49->aes.c:196]   --->   Operation 213 'switch' <Predicate = (icmp_ln170)> <Delay = 1.12>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%sbox_14_addr = getelementptr [16 x i8]* @sbox_14, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:196]   --->   Operation 214 'getelementptr' 'sbox_14_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 14)> <Delay = 0.00>
ST_4 : Operation 215 [2/2] (2.66ns)   --->   "%sbox_14_load = load i8* %sbox_14_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:196]   --->   Operation 215 'load' 'sbox_14_load' <Predicate = (icmp_ln170 & trunc_ln196 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%sbox_13_addr = getelementptr [16 x i8]* @sbox_13, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:40->aes.c:196]   --->   Operation 216 'getelementptr' 'sbox_13_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 13)> <Delay = 0.00>
ST_4 : Operation 217 [2/2] (2.66ns)   --->   "%sbox_13_load = load i8* %sbox_13_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:196]   --->   Operation 217 'load' 'sbox_13_load' <Predicate = (icmp_ln170 & trunc_ln196 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sbox_12_addr = getelementptr [16 x i8]* @sbox_12, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:37->aes.c:196]   --->   Operation 218 'getelementptr' 'sbox_12_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 12)> <Delay = 0.00>
ST_4 : Operation 219 [2/2] (2.66ns)   --->   "%sbox_12_load = load i8* %sbox_12_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:196]   --->   Operation 219 'load' 'sbox_12_load' <Predicate = (icmp_ln170 & trunc_ln196 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%sbox_11_addr = getelementptr [16 x i8]* @sbox_11, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:34->aes.c:196]   --->   Operation 220 'getelementptr' 'sbox_11_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 11)> <Delay = 0.00>
ST_4 : Operation 221 [2/2] (2.66ns)   --->   "%sbox_11_load = load i8* %sbox_11_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:196]   --->   Operation 221 'load' 'sbox_11_load' <Predicate = (icmp_ln170 & trunc_ln196 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%sbox_10_addr = getelementptr [16 x i8]* @sbox_10, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:196]   --->   Operation 222 'getelementptr' 'sbox_10_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 10)> <Delay = 0.00>
ST_4 : Operation 223 [2/2] (2.66ns)   --->   "%sbox_10_load = load i8* %sbox_10_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:196]   --->   Operation 223 'load' 'sbox_10_load' <Predicate = (icmp_ln170 & trunc_ln196 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%sbox_9_addr = getelementptr [16 x i8]* @sbox_9, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:28->aes.c:196]   --->   Operation 224 'getelementptr' 'sbox_9_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 9)> <Delay = 0.00>
ST_4 : Operation 225 [2/2] (2.66ns)   --->   "%sbox_9_load = load i8* %sbox_9_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:196]   --->   Operation 225 'load' 'sbox_9_load' <Predicate = (icmp_ln170 & trunc_ln196 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%sbox_8_addr = getelementptr [16 x i8]* @sbox_8, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:25->aes.c:196]   --->   Operation 226 'getelementptr' 'sbox_8_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 8)> <Delay = 0.00>
ST_4 : Operation 227 [2/2] (2.66ns)   --->   "%sbox_8_load = load i8* %sbox_8_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:196]   --->   Operation 227 'load' 'sbox_8_load' <Predicate = (icmp_ln170 & trunc_ln196 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sbox_7_addr = getelementptr [16 x i8]* @sbox_7, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:22->aes.c:196]   --->   Operation 228 'getelementptr' 'sbox_7_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 7)> <Delay = 0.00>
ST_4 : Operation 229 [2/2] (2.66ns)   --->   "%sbox_7_load = load i8* %sbox_7_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:196]   --->   Operation 229 'load' 'sbox_7_load' <Predicate = (icmp_ln170 & trunc_ln196 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%sbox_6_addr = getelementptr [16 x i8]* @sbox_6, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:19->aes.c:196]   --->   Operation 230 'getelementptr' 'sbox_6_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 6)> <Delay = 0.00>
ST_4 : Operation 231 [2/2] (2.66ns)   --->   "%sbox_6_load = load i8* %sbox_6_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:196]   --->   Operation 231 'load' 'sbox_6_load' <Predicate = (icmp_ln170 & trunc_ln196 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%sbox_5_addr = getelementptr [16 x i8]* @sbox_5, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:16->aes.c:196]   --->   Operation 232 'getelementptr' 'sbox_5_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 5)> <Delay = 0.00>
ST_4 : Operation 233 [2/2] (2.66ns)   --->   "%sbox_5_load = load i8* %sbox_5_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:196]   --->   Operation 233 'load' 'sbox_5_load' <Predicate = (icmp_ln170 & trunc_ln196 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%sbox_4_addr = getelementptr [16 x i8]* @sbox_4, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:196]   --->   Operation 234 'getelementptr' 'sbox_4_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 4)> <Delay = 0.00>
ST_4 : Operation 235 [2/2] (2.66ns)   --->   "%sbox_4_load = load i8* %sbox_4_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:196]   --->   Operation 235 'load' 'sbox_4_load' <Predicate = (icmp_ln170 & trunc_ln196 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%sbox_3_addr = getelementptr [16 x i8]* @sbox_3, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:10->aes.c:196]   --->   Operation 236 'getelementptr' 'sbox_3_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 3)> <Delay = 0.00>
ST_4 : Operation 237 [2/2] (2.66ns)   --->   "%sbox_3_load = load i8* %sbox_3_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:196]   --->   Operation 237 'load' 'sbox_3_load' <Predicate = (icmp_ln170 & trunc_ln196 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%sbox_2_addr = getelementptr [16 x i8]* @sbox_2, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:7->aes.c:196]   --->   Operation 238 'getelementptr' 'sbox_2_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 2)> <Delay = 0.00>
ST_4 : Operation 239 [2/2] (2.66ns)   --->   "%sbox_2_load = load i8* %sbox_2_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:196]   --->   Operation 239 'load' 'sbox_2_load' <Predicate = (icmp_ln170 & trunc_ln196 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%sbox_1_addr = getelementptr [16 x i8]* @sbox_1, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:196]   --->   Operation 240 'getelementptr' 'sbox_1_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 1)> <Delay = 0.00>
ST_4 : Operation 241 [2/2] (2.66ns)   --->   "%sbox_1_load = load i8* %sbox_1_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:196]   --->   Operation 241 'load' 'sbox_1_load' <Predicate = (icmp_ln170 & trunc_ln196 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%sbox_0_addr = getelementptr [16 x i8]* @sbox_0, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:1->aes.c:196]   --->   Operation 242 'getelementptr' 'sbox_0_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 0)> <Delay = 0.00>
ST_4 : Operation 243 [2/2] (2.66ns)   --->   "%sbox_0_load = load i8* %sbox_0_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:196]   --->   Operation 243 'load' 'sbox_0_load' <Predicate = (icmp_ln170 & trunc_ln196 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%sbox_15_addr = getelementptr [16 x i8]* @sbox_15, i64 0, i64 %zext_ln196" [aesl_mux_load.16[16 x i8]P.i8.i64:46->aes.c:196]   --->   Operation 244 'getelementptr' 'sbox_15_addr' <Predicate = (icmp_ln170 & trunc_ln196 == 15)> <Delay = 0.00>
ST_4 : Operation 245 [2/2] (2.66ns)   --->   "%sbox_15_load = load i8* %sbox_15_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:196]   --->   Operation 245 'load' 'sbox_15_load' <Predicate = (icmp_ln170 & trunc_ln196 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 246 [1/2] (2.66ns)   --->   "%sbox_14_load_3 = load i8* %sbox_14_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199]   --->   Operation 246 'load' 'sbox_14_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 247 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 247 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 14)> <Delay = 1.70>
ST_4 : Operation 248 [1/2] (2.66ns)   --->   "%sbox_13_load_3 = load i8* %sbox_13_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:199]   --->   Operation 248 'load' 'sbox_13_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 249 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 249 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 13)> <Delay = 1.70>
ST_4 : Operation 250 [1/2] (2.66ns)   --->   "%sbox_12_load_3 = load i8* %sbox_12_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:199]   --->   Operation 250 'load' 'sbox_12_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 251 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 251 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 12)> <Delay = 1.70>
ST_4 : Operation 252 [1/2] (2.66ns)   --->   "%sbox_11_load_3 = load i8* %sbox_11_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:199]   --->   Operation 252 'load' 'sbox_11_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 253 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 253 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 11)> <Delay = 1.70>
ST_4 : Operation 254 [1/2] (2.66ns)   --->   "%sbox_10_load_3 = load i8* %sbox_10_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:199]   --->   Operation 254 'load' 'sbox_10_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 255 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 255 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 10)> <Delay = 1.70>
ST_4 : Operation 256 [1/2] (2.66ns)   --->   "%sbox_9_load_3 = load i8* %sbox_9_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:199]   --->   Operation 256 'load' 'sbox_9_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 257 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 257 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 9)> <Delay = 1.70>
ST_4 : Operation 258 [1/2] (2.66ns)   --->   "%sbox_8_load_3 = load i8* %sbox_8_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:199]   --->   Operation 258 'load' 'sbox_8_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 259 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 259 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 8)> <Delay = 1.70>
ST_4 : Operation 260 [1/2] (2.66ns)   --->   "%sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:199]   --->   Operation 260 'load' 'sbox_7_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 261 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 261 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 7)> <Delay = 1.70>
ST_4 : Operation 262 [1/2] (2.66ns)   --->   "%sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:199]   --->   Operation 262 'load' 'sbox_6_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 263 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 263 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 6)> <Delay = 1.70>
ST_4 : Operation 264 [1/2] (2.66ns)   --->   "%sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:199]   --->   Operation 264 'load' 'sbox_5_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 265 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 265 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 5)> <Delay = 1.70>
ST_4 : Operation 266 [1/2] (2.66ns)   --->   "%sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:199]   --->   Operation 266 'load' 'sbox_4_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 267 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 267 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 4)> <Delay = 1.70>
ST_4 : Operation 268 [1/2] (2.66ns)   --->   "%sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:199]   --->   Operation 268 'load' 'sbox_3_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 269 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 269 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 3)> <Delay = 1.70>
ST_4 : Operation 270 [1/2] (2.66ns)   --->   "%sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:199]   --->   Operation 270 'load' 'sbox_2_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 271 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 271 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 2)> <Delay = 1.70>
ST_4 : Operation 272 [1/2] (2.66ns)   --->   "%sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:199]   --->   Operation 272 'load' 'sbox_1_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 273 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 273 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 1)> <Delay = 1.70>
ST_4 : Operation 274 [1/2] (2.66ns)   --->   "%sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:199]   --->   Operation 274 'load' 'sbox_0_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 275 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 275 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 0)> <Delay = 1.70>
ST_4 : Operation 276 [1/2] (2.66ns)   --->   "%sbox_15_load_3 = load i8* %sbox_15_addr_3, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:199]   --->   Operation 276 'load' 'sbox_15_load_3' <Predicate = (icmp_ln170 & trunc_ln199 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 277 [1/1] (1.70ns)   --->   "br label %hls_label_1" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:199]   --->   Operation 277 'br' <Predicate = (icmp_ln170 & trunc_ln199 == 15)> <Delay = 1.70>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i149 = phi i8 [ %sbox_0_load_3, %case0.i103 ], [ %sbox_1_load_3, %case1.i106 ], [ %sbox_2_load_3, %case2.i109 ], [ %sbox_3_load_3, %case3.i112 ], [ %sbox_4_load_3, %case4.i115 ], [ %sbox_5_load_3, %case5.i118 ], [ %sbox_6_load_3, %case6.i121 ], [ %sbox_7_load_3, %case7.i124 ], [ %sbox_8_load_3, %case8.i127 ], [ %sbox_9_load_3, %case9.i130 ], [ %sbox_10_load_3, %case10.i133 ], [ %sbox_11_load_3, %case11.i136 ], [ %sbox_12_load_3, %case12.i139 ], [ %sbox_13_load_3, %case13.i142 ], [ %sbox_14_load_3, %case14.i145 ], [ %sbox_15_load_3, %case15.i148 ]" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:199]   --->   Operation 278 'phi' 'UnifiedRetVal_i149' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 279 [1/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr_1, align 1" [aes.c:214]   --->   Operation 279 'load' 'RoundKey_1_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 280 [1/1] (1.39ns)   --->   "%add_ln215 = add i8 %s_0_0, -14" [aes.c:215]   --->   Operation 280 'add' 'add_ln215' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln10 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln215, i32 4, i32 7)" [aes.c:215]   --->   Operation 281 'partselect' 'lshr_ln10' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %lshr_ln10 to i64" [aes.c:215]   --->   Operation 282 'zext' 'zext_ln215' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 %zext_ln215" [aes.c:215]   --->   Operation 283 'getelementptr' 'RoundKey_2_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 284 [2/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr_1, align 1" [aes.c:215]   --->   Operation 284 'load' 'RoundKey_2_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 285 [1/1] (0.66ns)   --->   "%xor_ln216 = xor i8 %RoundKey_3_load, %UnifiedRetVal_i149" [aes.c:216]   --->   Operation 285 'xor' 'xor_ln216' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 %zext_ln196_1" [aes.c:216]   --->   Operation 286 'getelementptr' 'RoundKey_3_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (1.42ns)   --->   "store i8 %xor_ln216, i8* %RoundKey_3_addr_2, align 1" [aes.c:216]   --->   Operation 287 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 288 [1/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr_1, align 1" [aes.c:214]   --->   Operation 288 'load' 'RoundKey_5_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 289 [1/1] (1.39ns)   --->   "%add_ln215_1 = add i8 %s_0_0, -10" [aes.c:215]   --->   Operation 289 'add' 'add_ln215_1' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%lshr_ln215_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln215_1, i32 4, i32 7)" [aes.c:215]   --->   Operation 290 'partselect' 'lshr_ln215_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i4 %lshr_ln215_1 to i64" [aes.c:215]   --->   Operation 291 'zext' 'zext_ln215_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_1 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 %zext_ln215_1" [aes.c:215]   --->   Operation 292 'getelementptr' 'RoundKey_6_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 293 [2/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr_1, align 1" [aes.c:215]   --->   Operation 293 'load' 'RoundKey_6_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 294 [1/1] (0.66ns)   --->   "%xor_ln216_1 = xor i8 %RoundKey_7_load, %xor_ln216" [aes.c:216]   --->   Operation 294 'xor' 'xor_ln216_1' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_2 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 %zext_ln196_1" [aes.c:216]   --->   Operation 295 'getelementptr' 'RoundKey_7_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (1.42ns)   --->   "store i8 %xor_ln216_1, i8* %RoundKey_7_addr_2, align 1" [aes.c:216]   --->   Operation 296 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 297 [1/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr_1, align 1" [aes.c:214]   --->   Operation 297 'load' 'RoundKey_9_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 298 [1/1] (1.39ns)   --->   "%add_ln215_2 = add i8 %s_0_0, -6" [aes.c:215]   --->   Operation 298 'add' 'add_ln215_2' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%lshr_ln215_2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %add_ln215_2, i32 4, i32 7)" [aes.c:215]   --->   Operation 299 'partselect' 'lshr_ln215_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i4 %lshr_ln215_2 to i64" [aes.c:215]   --->   Operation 300 'zext' 'zext_ln215_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_1 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 %zext_ln215_2" [aes.c:215]   --->   Operation 301 'getelementptr' 'RoundKey_10_addr_1' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 302 [2/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr_1, align 1" [aes.c:215]   --->   Operation 302 'load' 'RoundKey_10_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 303 [1/1] (0.66ns)   --->   "%xor_ln216_2 = xor i8 %RoundKey_11_load, %xor_ln216_1" [aes.c:216]   --->   Operation 303 'xor' 'xor_ln216_2' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_2 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 %zext_ln196_1" [aes.c:216]   --->   Operation 304 'getelementptr' 'RoundKey_11_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (1.42ns)   --->   "store i8 %xor_ln216_2, i8* %RoundKey_11_addr_2, align 1" [aes.c:216]   --->   Operation 305 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 306 [1/1] (0.66ns)   --->   "%xor_ln216_3 = xor i8 %RoundKey_15_load, %xor_ln216_2" [aes.c:216]   --->   Operation 306 'xor' 'xor_ln216_3' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_2 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 %zext_ln196_1" [aes.c:216]   --->   Operation 307 'getelementptr' 'RoundKey_15_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (1.42ns)   --->   "store i8 %xor_ln216_3, i8* %RoundKey_15_addr_2, align 1" [aes.c:216]   --->   Operation 308 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 5 <SV = 4> <Delay = 8.43>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [aes.c:171]   --->   Operation 309 'specregionbegin' 'tmp' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [aes.c:172]   --->   Operation 310 'specpipeline' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 311 [1/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr_1, align 1" [aes.c:177]   --->   Operation 311 'load' 'RoundKey_14_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 312 [1/2] (2.66ns)   --->   "%sbox_14_load = load i8* %sbox_14_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:196]   --->   Operation 312 'load' 'sbox_14_load' <Predicate = (icmp_ln170 & trunc_ln196 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 313 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 313 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 14)> <Delay = 1.70>
ST_5 : Operation 314 [1/2] (2.66ns)   --->   "%sbox_13_load = load i8* %sbox_13_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:196]   --->   Operation 314 'load' 'sbox_13_load' <Predicate = (icmp_ln170 & trunc_ln196 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 315 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 315 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 13)> <Delay = 1.70>
ST_5 : Operation 316 [1/2] (2.66ns)   --->   "%sbox_12_load = load i8* %sbox_12_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:196]   --->   Operation 316 'load' 'sbox_12_load' <Predicate = (icmp_ln170 & trunc_ln196 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 317 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 317 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 12)> <Delay = 1.70>
ST_5 : Operation 318 [1/2] (2.66ns)   --->   "%sbox_11_load = load i8* %sbox_11_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:196]   --->   Operation 318 'load' 'sbox_11_load' <Predicate = (icmp_ln170 & trunc_ln196 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 319 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 319 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 11)> <Delay = 1.70>
ST_5 : Operation 320 [1/2] (2.66ns)   --->   "%sbox_10_load = load i8* %sbox_10_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:196]   --->   Operation 320 'load' 'sbox_10_load' <Predicate = (icmp_ln170 & trunc_ln196 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 321 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 321 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 10)> <Delay = 1.70>
ST_5 : Operation 322 [1/2] (2.66ns)   --->   "%sbox_9_load = load i8* %sbox_9_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:196]   --->   Operation 322 'load' 'sbox_9_load' <Predicate = (icmp_ln170 & trunc_ln196 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 323 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 323 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 9)> <Delay = 1.70>
ST_5 : Operation 324 [1/2] (2.66ns)   --->   "%sbox_8_load = load i8* %sbox_8_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:196]   --->   Operation 324 'load' 'sbox_8_load' <Predicate = (icmp_ln170 & trunc_ln196 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 325 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 325 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 8)> <Delay = 1.70>
ST_5 : Operation 326 [1/2] (2.66ns)   --->   "%sbox_7_load = load i8* %sbox_7_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:196]   --->   Operation 326 'load' 'sbox_7_load' <Predicate = (icmp_ln170 & trunc_ln196 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 327 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 327 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 7)> <Delay = 1.70>
ST_5 : Operation 328 [1/2] (2.66ns)   --->   "%sbox_6_load = load i8* %sbox_6_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:196]   --->   Operation 328 'load' 'sbox_6_load' <Predicate = (icmp_ln170 & trunc_ln196 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 329 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 329 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 6)> <Delay = 1.70>
ST_5 : Operation 330 [1/2] (2.66ns)   --->   "%sbox_5_load = load i8* %sbox_5_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:196]   --->   Operation 330 'load' 'sbox_5_load' <Predicate = (icmp_ln170 & trunc_ln196 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 331 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 331 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 5)> <Delay = 1.70>
ST_5 : Operation 332 [1/2] (2.66ns)   --->   "%sbox_4_load = load i8* %sbox_4_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:196]   --->   Operation 332 'load' 'sbox_4_load' <Predicate = (icmp_ln170 & trunc_ln196 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 333 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 333 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 4)> <Delay = 1.70>
ST_5 : Operation 334 [1/2] (2.66ns)   --->   "%sbox_3_load = load i8* %sbox_3_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:196]   --->   Operation 334 'load' 'sbox_3_load' <Predicate = (icmp_ln170 & trunc_ln196 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 335 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 335 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 3)> <Delay = 1.70>
ST_5 : Operation 336 [1/2] (2.66ns)   --->   "%sbox_2_load = load i8* %sbox_2_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:196]   --->   Operation 336 'load' 'sbox_2_load' <Predicate = (icmp_ln170 & trunc_ln196 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 337 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 337 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 2)> <Delay = 1.70>
ST_5 : Operation 338 [1/2] (2.66ns)   --->   "%sbox_1_load = load i8* %sbox_1_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:196]   --->   Operation 338 'load' 'sbox_1_load' <Predicate = (icmp_ln170 & trunc_ln196 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 339 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 339 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 1)> <Delay = 1.70>
ST_5 : Operation 340 [1/2] (2.66ns)   --->   "%sbox_0_load = load i8* %sbox_0_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:196]   --->   Operation 340 'load' 'sbox_0_load' <Predicate = (icmp_ln170 & trunc_ln196 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 341 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 341 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 0)> <Delay = 1.70>
ST_5 : Operation 342 [1/2] (2.66ns)   --->   "%sbox_15_load = load i8* %sbox_15_addr, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:196]   --->   Operation 342 'load' 'sbox_15_load' <Predicate = (icmp_ln170 & trunc_ln196 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 343 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:196]   --->   Operation 343 'br' <Predicate = (icmp_ln170 & trunc_ln196 == 15)> <Delay = 1.70>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i = phi i8 [ %sbox_0_load, %case0.i ], [ %sbox_1_load, %case1.i ], [ %sbox_2_load, %case2.i ], [ %sbox_3_load, %case3.i ], [ %sbox_4_load, %case4.i ], [ %sbox_5_load, %case5.i ], [ %sbox_6_load, %case6.i ], [ %sbox_7_load, %case7.i ], [ %sbox_8_load, %case8.i ], [ %sbox_9_load, %case9.i ], [ %sbox_10_load, %case10.i ], [ %sbox_11_load, %case11.i ], [ %sbox_12_load, %case12.i ], [ %sbox_13_load, %case13.i ], [ %sbox_14_load, %case14.i ], [ %sbox_15_load, %case15.i ]" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:196]   --->   Operation 344 'phi' 'UnifiedRetVal_i' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i8 %RoundKey_14_load to i4" [aes.c:197]   --->   Operation 345 'trunc' 'trunc_ln197' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %RoundKey_14_load, i32 4, i32 7)" [aes.c:197]   --->   Operation 346 'partselect' 'lshr_ln5' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i4 %lshr_ln5 to i64" [aes.c:197]   --->   Operation 347 'zext' 'zext_ln197' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (1.12ns)   --->   "switch i4 %trunc_ln197, label %case15.i48 [
    i4 0, label %case0.i3
    i4 1, label %case1.i6
    i4 2, label %case2.i9
    i4 3, label %case3.i12
    i4 4, label %case4.i15
    i4 5, label %case5.i18
    i4 6, label %case6.i21
    i4 7, label %case7.i24
    i4 -8, label %case8.i27
    i4 -7, label %case9.i30
    i4 -6, label %case10.i33
    i4 -5, label %case11.i36
    i4 -4, label %case12.i39
    i4 -3, label %case13.i42
    i4 -2, label %case14.i45
  ]" [aesl_mux_load.16[16 x i8]P.i8.i64:49->aes.c:197]   --->   Operation 348 'switch' <Predicate = (icmp_ln170)> <Delay = 1.12>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%sbox_14_addr_1 = getelementptr [16 x i8]* @sbox_14, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:197]   --->   Operation 349 'getelementptr' 'sbox_14_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 14)> <Delay = 0.00>
ST_5 : Operation 350 [2/2] (2.66ns)   --->   "%sbox_14_load_1 = load i8* %sbox_14_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197]   --->   Operation 350 'load' 'sbox_14_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%sbox_13_addr_1 = getelementptr [16 x i8]* @sbox_13, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:40->aes.c:197]   --->   Operation 351 'getelementptr' 'sbox_13_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 13)> <Delay = 0.00>
ST_5 : Operation 352 [2/2] (2.66ns)   --->   "%sbox_13_load_1 = load i8* %sbox_13_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:197]   --->   Operation 352 'load' 'sbox_13_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%sbox_12_addr_1 = getelementptr [16 x i8]* @sbox_12, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:37->aes.c:197]   --->   Operation 353 'getelementptr' 'sbox_12_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 12)> <Delay = 0.00>
ST_5 : Operation 354 [2/2] (2.66ns)   --->   "%sbox_12_load_1 = load i8* %sbox_12_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:197]   --->   Operation 354 'load' 'sbox_12_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%sbox_11_addr_1 = getelementptr [16 x i8]* @sbox_11, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:34->aes.c:197]   --->   Operation 355 'getelementptr' 'sbox_11_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 11)> <Delay = 0.00>
ST_5 : Operation 356 [2/2] (2.66ns)   --->   "%sbox_11_load_1 = load i8* %sbox_11_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:197]   --->   Operation 356 'load' 'sbox_11_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%sbox_10_addr_1 = getelementptr [16 x i8]* @sbox_10, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:197]   --->   Operation 357 'getelementptr' 'sbox_10_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 10)> <Delay = 0.00>
ST_5 : Operation 358 [2/2] (2.66ns)   --->   "%sbox_10_load_1 = load i8* %sbox_10_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:197]   --->   Operation 358 'load' 'sbox_10_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%sbox_9_addr_1 = getelementptr [16 x i8]* @sbox_9, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:28->aes.c:197]   --->   Operation 359 'getelementptr' 'sbox_9_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 9)> <Delay = 0.00>
ST_5 : Operation 360 [2/2] (2.66ns)   --->   "%sbox_9_load_1 = load i8* %sbox_9_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:197]   --->   Operation 360 'load' 'sbox_9_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%sbox_8_addr_1 = getelementptr [16 x i8]* @sbox_8, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:25->aes.c:197]   --->   Operation 361 'getelementptr' 'sbox_8_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 8)> <Delay = 0.00>
ST_5 : Operation 362 [2/2] (2.66ns)   --->   "%sbox_8_load_1 = load i8* %sbox_8_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:197]   --->   Operation 362 'load' 'sbox_8_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%sbox_7_addr_1 = getelementptr [16 x i8]* @sbox_7, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:22->aes.c:197]   --->   Operation 363 'getelementptr' 'sbox_7_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 7)> <Delay = 0.00>
ST_5 : Operation 364 [2/2] (2.66ns)   --->   "%sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:197]   --->   Operation 364 'load' 'sbox_7_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%sbox_6_addr_1 = getelementptr [16 x i8]* @sbox_6, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:19->aes.c:197]   --->   Operation 365 'getelementptr' 'sbox_6_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 6)> <Delay = 0.00>
ST_5 : Operation 366 [2/2] (2.66ns)   --->   "%sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:197]   --->   Operation 366 'load' 'sbox_6_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%sbox_5_addr_1 = getelementptr [16 x i8]* @sbox_5, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:16->aes.c:197]   --->   Operation 367 'getelementptr' 'sbox_5_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 5)> <Delay = 0.00>
ST_5 : Operation 368 [2/2] (2.66ns)   --->   "%sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:197]   --->   Operation 368 'load' 'sbox_5_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%sbox_4_addr_1 = getelementptr [16 x i8]* @sbox_4, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:197]   --->   Operation 369 'getelementptr' 'sbox_4_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 4)> <Delay = 0.00>
ST_5 : Operation 370 [2/2] (2.66ns)   --->   "%sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:197]   --->   Operation 370 'load' 'sbox_4_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%sbox_3_addr_1 = getelementptr [16 x i8]* @sbox_3, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:10->aes.c:197]   --->   Operation 371 'getelementptr' 'sbox_3_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 3)> <Delay = 0.00>
ST_5 : Operation 372 [2/2] (2.66ns)   --->   "%sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:197]   --->   Operation 372 'load' 'sbox_3_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%sbox_2_addr_1 = getelementptr [16 x i8]* @sbox_2, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:7->aes.c:197]   --->   Operation 373 'getelementptr' 'sbox_2_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 2)> <Delay = 0.00>
ST_5 : Operation 374 [2/2] (2.66ns)   --->   "%sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:197]   --->   Operation 374 'load' 'sbox_2_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%sbox_1_addr_1 = getelementptr [16 x i8]* @sbox_1, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:197]   --->   Operation 375 'getelementptr' 'sbox_1_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 1)> <Delay = 0.00>
ST_5 : Operation 376 [2/2] (2.66ns)   --->   "%sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:197]   --->   Operation 376 'load' 'sbox_1_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%sbox_0_addr_1 = getelementptr [16 x i8]* @sbox_0, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:1->aes.c:197]   --->   Operation 377 'getelementptr' 'sbox_0_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 0)> <Delay = 0.00>
ST_5 : Operation 378 [2/2] (2.66ns)   --->   "%sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:197]   --->   Operation 378 'load' 'sbox_0_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%sbox_15_addr_1 = getelementptr [16 x i8]* @sbox_15, i64 0, i64 %zext_ln197" [aesl_mux_load.16[16 x i8]P.i8.i64:46->aes.c:197]   --->   Operation 379 'getelementptr' 'sbox_15_addr_1' <Predicate = (icmp_ln170 & trunc_ln197 == 15)> <Delay = 0.00>
ST_5 : Operation 380 [2/2] (2.66ns)   --->   "%sbox_15_load_1 = load i8* %sbox_15_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:197]   --->   Operation 380 'load' 'sbox_15_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln213)   --->   "%xor_ln213_4 = xor i8 %RoundKey_0_load, %UnifiedRetVal_i" [aes.c:213]   --->   Operation 381 'xor' 'xor_ln213_4' <Predicate = (icmp_ln170)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln213 = xor i8 %xor_ln213_4, %Rcon_load" [aes.c:213]   --->   Operation 382 'xor' 'xor_ln213' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 %zext_ln196_1" [aes.c:213]   --->   Operation 383 'getelementptr' 'RoundKey_0_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (1.42ns)   --->   "store i8 %xor_ln213, i8* %RoundKey_0_addr_2, align 1" [aes.c:213]   --->   Operation 384 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 385 [1/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr_1, align 1" [aes.c:215]   --->   Operation 385 'load' 'RoundKey_2_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 386 [1/1] (0.66ns)   --->   "%xor_ln213_1 = xor i8 %RoundKey_4_load, %xor_ln213" [aes.c:213]   --->   Operation 386 'xor' 'xor_ln213_1' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_2 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 %zext_ln196_1" [aes.c:213]   --->   Operation 387 'getelementptr' 'RoundKey_4_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (1.42ns)   --->   "store i8 %xor_ln213_1, i8* %RoundKey_4_addr_2, align 1" [aes.c:213]   --->   Operation 388 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 389 [1/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr_1, align 1" [aes.c:215]   --->   Operation 389 'load' 'RoundKey_6_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 390 [1/1] (0.66ns)   --->   "%xor_ln213_2 = xor i8 %RoundKey_8_load, %xor_ln213_1" [aes.c:213]   --->   Operation 390 'xor' 'xor_ln213_2' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_2 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 %zext_ln196_1" [aes.c:213]   --->   Operation 391 'getelementptr' 'RoundKey_8_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (1.42ns)   --->   "store i8 %xor_ln213_2, i8* %RoundKey_8_addr_2, align 1" [aes.c:213]   --->   Operation 392 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 393 [1/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr_1, align 1" [aes.c:215]   --->   Operation 393 'load' 'RoundKey_10_load' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 394 [1/1] (0.66ns)   --->   "%xor_ln213_3 = xor i8 %RoundKey_12_load, %xor_ln213_2" [aes.c:213]   --->   Operation 394 'xor' 'xor_ln213_3' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_2 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 %zext_ln196_1" [aes.c:213]   --->   Operation 395 'getelementptr' 'RoundKey_12_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (1.42ns)   --->   "store i8 %xor_ln213_3, i8* %RoundKey_12_addr_2, align 1" [aes.c:213]   --->   Operation 396 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 397 [1/1] (1.39ns)   --->   "%add_ln170 = add i8 %s_0_0, 16" [aes.c:170]   --->   Operation 397 'add' 'add_ln170' <Predicate = (icmp_ln170)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.43>
ST_6 : Operation 398 [1/2] (2.66ns)   --->   "%sbox_14_load_1 = load i8* %sbox_14_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197]   --->   Operation 398 'load' 'sbox_14_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 399 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 399 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 14)> <Delay = 1.70>
ST_6 : Operation 400 [1/2] (2.66ns)   --->   "%sbox_13_load_1 = load i8* %sbox_13_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:197]   --->   Operation 400 'load' 'sbox_13_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 401 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 401 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 13)> <Delay = 1.70>
ST_6 : Operation 402 [1/2] (2.66ns)   --->   "%sbox_12_load_1 = load i8* %sbox_12_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:197]   --->   Operation 402 'load' 'sbox_12_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 403 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 403 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 12)> <Delay = 1.70>
ST_6 : Operation 404 [1/2] (2.66ns)   --->   "%sbox_11_load_1 = load i8* %sbox_11_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:197]   --->   Operation 404 'load' 'sbox_11_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 405 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 405 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 11)> <Delay = 1.70>
ST_6 : Operation 406 [1/2] (2.66ns)   --->   "%sbox_10_load_1 = load i8* %sbox_10_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:197]   --->   Operation 406 'load' 'sbox_10_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 407 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 407 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 10)> <Delay = 1.70>
ST_6 : Operation 408 [1/2] (2.66ns)   --->   "%sbox_9_load_1 = load i8* %sbox_9_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:197]   --->   Operation 408 'load' 'sbox_9_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 409 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 409 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 9)> <Delay = 1.70>
ST_6 : Operation 410 [1/2] (2.66ns)   --->   "%sbox_8_load_1 = load i8* %sbox_8_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:197]   --->   Operation 410 'load' 'sbox_8_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 411 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 411 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 8)> <Delay = 1.70>
ST_6 : Operation 412 [1/2] (2.66ns)   --->   "%sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:197]   --->   Operation 412 'load' 'sbox_7_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 413 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 413 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 7)> <Delay = 1.70>
ST_6 : Operation 414 [1/2] (2.66ns)   --->   "%sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:197]   --->   Operation 414 'load' 'sbox_6_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 415 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 415 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 6)> <Delay = 1.70>
ST_6 : Operation 416 [1/2] (2.66ns)   --->   "%sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:197]   --->   Operation 416 'load' 'sbox_5_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 417 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 417 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 5)> <Delay = 1.70>
ST_6 : Operation 418 [1/2] (2.66ns)   --->   "%sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:197]   --->   Operation 418 'load' 'sbox_4_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 419 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 419 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 4)> <Delay = 1.70>
ST_6 : Operation 420 [1/2] (2.66ns)   --->   "%sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:197]   --->   Operation 420 'load' 'sbox_3_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 421 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 421 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 3)> <Delay = 1.70>
ST_6 : Operation 422 [1/2] (2.66ns)   --->   "%sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:197]   --->   Operation 422 'load' 'sbox_2_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 423 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 423 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 2)> <Delay = 1.70>
ST_6 : Operation 424 [1/2] (2.66ns)   --->   "%sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:197]   --->   Operation 424 'load' 'sbox_1_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 425 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 425 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 1)> <Delay = 1.70>
ST_6 : Operation 426 [1/2] (2.66ns)   --->   "%sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:197]   --->   Operation 426 'load' 'sbox_0_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 427 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 427 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 0)> <Delay = 1.70>
ST_6 : Operation 428 [1/2] (2.66ns)   --->   "%sbox_15_load_1 = load i8* %sbox_15_addr_1, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:197]   --->   Operation 428 'load' 'sbox_15_load_1' <Predicate = (icmp_ln170 & trunc_ln197 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 429 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit50"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:197]   --->   Operation 429 'br' <Predicate = (icmp_ln170 & trunc_ln197 == 15)> <Delay = 1.70>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i49 = phi i8 [ %sbox_0_load_1, %case0.i3 ], [ %sbox_1_load_1, %case1.i6 ], [ %sbox_2_load_1, %case2.i9 ], [ %sbox_3_load_1, %case3.i12 ], [ %sbox_4_load_1, %case4.i15 ], [ %sbox_5_load_1, %case5.i18 ], [ %sbox_6_load_1, %case6.i21 ], [ %sbox_7_load_1, %case7.i24 ], [ %sbox_8_load_1, %case8.i27 ], [ %sbox_9_load_1, %case9.i30 ], [ %sbox_10_load_1, %case10.i33 ], [ %sbox_11_load_1, %case11.i36 ], [ %sbox_12_load_1, %case12.i39 ], [ %sbox_13_load_1, %case13.i42 ], [ %sbox_14_load_1, %case14.i45 ], [ %sbox_15_load_1, %case15.i48 ]" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:197]   --->   Operation 430 'phi' 'UnifiedRetVal_i49' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i8 %RoundKey_15_load to i4" [aes.c:198]   --->   Operation 431 'trunc' 'trunc_ln198' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %RoundKey_15_load, i32 4, i32 7)" [aes.c:198]   --->   Operation 432 'partselect' 'lshr_ln6' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i4 %lshr_ln6 to i64" [aes.c:198]   --->   Operation 433 'zext' 'zext_ln198' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (1.12ns)   --->   "switch i4 %trunc_ln198, label %case15.i98 [
    i4 0, label %case0.i53
    i4 1, label %case1.i56
    i4 2, label %case2.i59
    i4 3, label %case3.i62
    i4 4, label %case4.i65
    i4 5, label %case5.i68
    i4 6, label %case6.i71
    i4 7, label %case7.i74
    i4 -8, label %case8.i77
    i4 -7, label %case9.i80
    i4 -6, label %case10.i83
    i4 -5, label %case11.i86
    i4 -4, label %case12.i89
    i4 -3, label %case13.i92
    i4 -2, label %case14.i95
  ]" [aesl_mux_load.16[16 x i8]P.i8.i64:49->aes.c:198]   --->   Operation 434 'switch' <Predicate = (icmp_ln170)> <Delay = 1.12>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%sbox_14_addr_2 = getelementptr [16 x i8]* @sbox_14, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:198]   --->   Operation 435 'getelementptr' 'sbox_14_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 14)> <Delay = 0.00>
ST_6 : Operation 436 [2/2] (2.66ns)   --->   "%sbox_14_load_2 = load i8* %sbox_14_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198]   --->   Operation 436 'load' 'sbox_14_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%sbox_13_addr_2 = getelementptr [16 x i8]* @sbox_13, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:40->aes.c:198]   --->   Operation 437 'getelementptr' 'sbox_13_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 13)> <Delay = 0.00>
ST_6 : Operation 438 [2/2] (2.66ns)   --->   "%sbox_13_load_2 = load i8* %sbox_13_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:198]   --->   Operation 438 'load' 'sbox_13_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%sbox_12_addr_2 = getelementptr [16 x i8]* @sbox_12, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:37->aes.c:198]   --->   Operation 439 'getelementptr' 'sbox_12_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 12)> <Delay = 0.00>
ST_6 : Operation 440 [2/2] (2.66ns)   --->   "%sbox_12_load_2 = load i8* %sbox_12_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:198]   --->   Operation 440 'load' 'sbox_12_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%sbox_11_addr_2 = getelementptr [16 x i8]* @sbox_11, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:34->aes.c:198]   --->   Operation 441 'getelementptr' 'sbox_11_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 11)> <Delay = 0.00>
ST_6 : Operation 442 [2/2] (2.66ns)   --->   "%sbox_11_load_2 = load i8* %sbox_11_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:198]   --->   Operation 442 'load' 'sbox_11_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%sbox_10_addr_2 = getelementptr [16 x i8]* @sbox_10, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:198]   --->   Operation 443 'getelementptr' 'sbox_10_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 10)> <Delay = 0.00>
ST_6 : Operation 444 [2/2] (2.66ns)   --->   "%sbox_10_load_2 = load i8* %sbox_10_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:198]   --->   Operation 444 'load' 'sbox_10_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%sbox_9_addr_2 = getelementptr [16 x i8]* @sbox_9, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:28->aes.c:198]   --->   Operation 445 'getelementptr' 'sbox_9_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 9)> <Delay = 0.00>
ST_6 : Operation 446 [2/2] (2.66ns)   --->   "%sbox_9_load_2 = load i8* %sbox_9_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:198]   --->   Operation 446 'load' 'sbox_9_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%sbox_8_addr_2 = getelementptr [16 x i8]* @sbox_8, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:25->aes.c:198]   --->   Operation 447 'getelementptr' 'sbox_8_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 8)> <Delay = 0.00>
ST_6 : Operation 448 [2/2] (2.66ns)   --->   "%sbox_8_load_2 = load i8* %sbox_8_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:198]   --->   Operation 448 'load' 'sbox_8_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%sbox_7_addr_2 = getelementptr [16 x i8]* @sbox_7, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:22->aes.c:198]   --->   Operation 449 'getelementptr' 'sbox_7_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 7)> <Delay = 0.00>
ST_6 : Operation 450 [2/2] (2.66ns)   --->   "%sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:198]   --->   Operation 450 'load' 'sbox_7_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%sbox_6_addr_2 = getelementptr [16 x i8]* @sbox_6, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:19->aes.c:198]   --->   Operation 451 'getelementptr' 'sbox_6_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 6)> <Delay = 0.00>
ST_6 : Operation 452 [2/2] (2.66ns)   --->   "%sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:198]   --->   Operation 452 'load' 'sbox_6_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%sbox_5_addr_2 = getelementptr [16 x i8]* @sbox_5, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:16->aes.c:198]   --->   Operation 453 'getelementptr' 'sbox_5_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 5)> <Delay = 0.00>
ST_6 : Operation 454 [2/2] (2.66ns)   --->   "%sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:198]   --->   Operation 454 'load' 'sbox_5_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%sbox_4_addr_2 = getelementptr [16 x i8]* @sbox_4, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:198]   --->   Operation 455 'getelementptr' 'sbox_4_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 4)> <Delay = 0.00>
ST_6 : Operation 456 [2/2] (2.66ns)   --->   "%sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:198]   --->   Operation 456 'load' 'sbox_4_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%sbox_3_addr_2 = getelementptr [16 x i8]* @sbox_3, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:10->aes.c:198]   --->   Operation 457 'getelementptr' 'sbox_3_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 3)> <Delay = 0.00>
ST_6 : Operation 458 [2/2] (2.66ns)   --->   "%sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:198]   --->   Operation 458 'load' 'sbox_3_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%sbox_2_addr_2 = getelementptr [16 x i8]* @sbox_2, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:7->aes.c:198]   --->   Operation 459 'getelementptr' 'sbox_2_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 2)> <Delay = 0.00>
ST_6 : Operation 460 [2/2] (2.66ns)   --->   "%sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:198]   --->   Operation 460 'load' 'sbox_2_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%sbox_1_addr_2 = getelementptr [16 x i8]* @sbox_1, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:198]   --->   Operation 461 'getelementptr' 'sbox_1_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 1)> <Delay = 0.00>
ST_6 : Operation 462 [2/2] (2.66ns)   --->   "%sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:198]   --->   Operation 462 'load' 'sbox_1_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%sbox_0_addr_2 = getelementptr [16 x i8]* @sbox_0, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:1->aes.c:198]   --->   Operation 463 'getelementptr' 'sbox_0_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 0)> <Delay = 0.00>
ST_6 : Operation 464 [2/2] (2.66ns)   --->   "%sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:198]   --->   Operation 464 'load' 'sbox_0_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%sbox_15_addr_2 = getelementptr [16 x i8]* @sbox_15, i64 0, i64 %zext_ln198" [aesl_mux_load.16[16 x i8]P.i8.i64:46->aes.c:198]   --->   Operation 465 'getelementptr' 'sbox_15_addr_2' <Predicate = (icmp_ln170 & trunc_ln198 == 15)> <Delay = 0.00>
ST_6 : Operation 466 [2/2] (2.66ns)   --->   "%sbox_15_load_2 = load i8* %sbox_15_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:198]   --->   Operation 466 'load' 'sbox_15_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_6 : Operation 467 [1/1] (0.66ns)   --->   "%xor_ln214 = xor i8 %RoundKey_1_load, %UnifiedRetVal_i49" [aes.c:214]   --->   Operation 467 'xor' 'xor_ln214' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 %zext_ln196_1" [aes.c:214]   --->   Operation 468 'getelementptr' 'RoundKey_1_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (1.42ns)   --->   "store i8 %xor_ln214, i8* %RoundKey_1_addr_2, align 1" [aes.c:214]   --->   Operation 469 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 470 [1/1] (0.66ns)   --->   "%xor_ln214_1 = xor i8 %RoundKey_5_load, %xor_ln214" [aes.c:214]   --->   Operation 470 'xor' 'xor_ln214_1' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_2 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 %zext_ln196_1" [aes.c:214]   --->   Operation 471 'getelementptr' 'RoundKey_5_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (1.42ns)   --->   "store i8 %xor_ln214_1, i8* %RoundKey_5_addr_2, align 1" [aes.c:214]   --->   Operation 472 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 473 [1/1] (0.66ns)   --->   "%xor_ln214_2 = xor i8 %RoundKey_9_load, %xor_ln214_1" [aes.c:214]   --->   Operation 473 'xor' 'xor_ln214_2' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_2 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 %zext_ln196_1" [aes.c:214]   --->   Operation 474 'getelementptr' 'RoundKey_9_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (1.42ns)   --->   "store i8 %xor_ln214_2, i8* %RoundKey_9_addr_2, align 1" [aes.c:214]   --->   Operation 475 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 476 [1/1] (0.66ns)   --->   "%xor_ln214_3 = xor i8 %RoundKey_13_load, %xor_ln214_2" [aes.c:214]   --->   Operation 476 'xor' 'xor_ln214_3' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_2 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 %zext_ln196_1" [aes.c:214]   --->   Operation 477 'getelementptr' 'RoundKey_13_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (1.42ns)   --->   "store i8 %xor_ln214_3, i8* %RoundKey_13_addr_2, align 1" [aes.c:214]   --->   Operation 478 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 7 <SV = 6> <Delay = 8.43>
ST_7 : Operation 479 [1/2] (2.66ns)   --->   "%sbox_14_load_2 = load i8* %sbox_14_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198]   --->   Operation 479 'load' 'sbox_14_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 14)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 480 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 480 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 14)> <Delay = 1.70>
ST_7 : Operation 481 [1/2] (2.66ns)   --->   "%sbox_13_load_2 = load i8* %sbox_13_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:198]   --->   Operation 481 'load' 'sbox_13_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 13)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 482 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 482 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 13)> <Delay = 1.70>
ST_7 : Operation 483 [1/2] (2.66ns)   --->   "%sbox_12_load_2 = load i8* %sbox_12_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:198]   --->   Operation 483 'load' 'sbox_12_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 484 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 484 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 12)> <Delay = 1.70>
ST_7 : Operation 485 [1/2] (2.66ns)   --->   "%sbox_11_load_2 = load i8* %sbox_11_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:198]   --->   Operation 485 'load' 'sbox_11_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 11)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 486 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 486 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 11)> <Delay = 1.70>
ST_7 : Operation 487 [1/2] (2.66ns)   --->   "%sbox_10_load_2 = load i8* %sbox_10_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:198]   --->   Operation 487 'load' 'sbox_10_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 10)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 488 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 488 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 10)> <Delay = 1.70>
ST_7 : Operation 489 [1/2] (2.66ns)   --->   "%sbox_9_load_2 = load i8* %sbox_9_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:198]   --->   Operation 489 'load' 'sbox_9_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 490 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 490 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 9)> <Delay = 1.70>
ST_7 : Operation 491 [1/2] (2.66ns)   --->   "%sbox_8_load_2 = load i8* %sbox_8_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:198]   --->   Operation 491 'load' 'sbox_8_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 8)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 492 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 492 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 8)> <Delay = 1.70>
ST_7 : Operation 493 [1/2] (2.66ns)   --->   "%sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:198]   --->   Operation 493 'load' 'sbox_7_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 7)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 494 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 494 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 7)> <Delay = 1.70>
ST_7 : Operation 495 [1/2] (2.66ns)   --->   "%sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:198]   --->   Operation 495 'load' 'sbox_6_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 6)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 496 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 496 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 6)> <Delay = 1.70>
ST_7 : Operation 497 [1/2] (2.66ns)   --->   "%sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:198]   --->   Operation 497 'load' 'sbox_5_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 5)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 498 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 498 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 5)> <Delay = 1.70>
ST_7 : Operation 499 [1/2] (2.66ns)   --->   "%sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:198]   --->   Operation 499 'load' 'sbox_4_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 4)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 500 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 500 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 4)> <Delay = 1.70>
ST_7 : Operation 501 [1/2] (2.66ns)   --->   "%sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:198]   --->   Operation 501 'load' 'sbox_3_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 3)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 502 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 502 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 3)> <Delay = 1.70>
ST_7 : Operation 503 [1/2] (2.66ns)   --->   "%sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:198]   --->   Operation 503 'load' 'sbox_2_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 504 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 504 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 2)> <Delay = 1.70>
ST_7 : Operation 505 [1/2] (2.66ns)   --->   "%sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:198]   --->   Operation 505 'load' 'sbox_1_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 506 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 506 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 1)> <Delay = 1.70>
ST_7 : Operation 507 [1/2] (2.66ns)   --->   "%sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:198]   --->   Operation 507 'load' 'sbox_0_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 0)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 508 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 508 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 0)> <Delay = 1.70>
ST_7 : Operation 509 [1/2] (2.66ns)   --->   "%sbox_15_load_2 = load i8* %sbox_15_addr_2, align 1" [aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:198]   --->   Operation 509 'load' 'sbox_15_load_2' <Predicate = (icmp_ln170 & trunc_ln198 == 15)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 510 [1/1] (1.70ns)   --->   "br label %"aesl_mux_load.16[16 x i8]P.i8.i64.exit100"" [aesl_mux_load.16[16 x i8]P.i8.i64:48->aes.c:198]   --->   Operation 510 'br' <Predicate = (icmp_ln170 & trunc_ln198 == 15)> <Delay = 1.70>
ST_7 : Operation 511 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i99 = phi i8 [ %sbox_0_load_2, %case0.i53 ], [ %sbox_1_load_2, %case1.i56 ], [ %sbox_2_load_2, %case2.i59 ], [ %sbox_3_load_2, %case3.i62 ], [ %sbox_4_load_2, %case4.i65 ], [ %sbox_5_load_2, %case5.i68 ], [ %sbox_6_load_2, %case6.i71 ], [ %sbox_7_load_2, %case7.i74 ], [ %sbox_8_load_2, %case8.i77 ], [ %sbox_9_load_2, %case9.i80 ], [ %sbox_10_load_2, %case10.i83 ], [ %sbox_11_load_2, %case11.i86 ], [ %sbox_12_load_2, %case12.i89 ], [ %sbox_13_load_2, %case13.i92 ], [ %sbox_14_load_2, %case14.i95 ], [ %sbox_15_load_2, %case15.i98 ]" [aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:198]   --->   Operation 511 'phi' 'UnifiedRetVal_i99' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 512 [1/1] (0.66ns)   --->   "%xor_ln215 = xor i8 %RoundKey_2_load, %UnifiedRetVal_i99" [aes.c:215]   --->   Operation 512 'xor' 'xor_ln215' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 %zext_ln196_1" [aes.c:215]   --->   Operation 513 'getelementptr' 'RoundKey_2_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (1.42ns)   --->   "store i8 %xor_ln215, i8* %RoundKey_2_addr_2, align 1" [aes.c:215]   --->   Operation 514 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [aes.c:217]   --->   Operation 515 'specregionend' 'empty_5' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [aes.c:171]   --->   Operation 516 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 517 [1/1] (0.66ns)   --->   "%xor_ln215_1 = xor i8 %RoundKey_6_load, %xor_ln215" [aes.c:215]   --->   Operation 517 'xor' 'xor_ln215_1' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_2 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 %zext_ln196_1" [aes.c:215]   --->   Operation 518 'getelementptr' 'RoundKey_6_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (1.42ns)   --->   "store i8 %xor_ln215_1, i8* %RoundKey_6_addr_2, align 1" [aes.c:215]   --->   Operation 519 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_5) nounwind" [aes.c:217]   --->   Operation 520 'specregionend' 'empty_6' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [aes.c:171]   --->   Operation 521 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.66ns)   --->   "%xor_ln215_2 = xor i8 %RoundKey_10_load, %xor_ln215_1" [aes.c:215]   --->   Operation 522 'xor' 'xor_ln215_2' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_2 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 %zext_ln196_1" [aes.c:215]   --->   Operation 523 'getelementptr' 'RoundKey_10_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (1.42ns)   --->   "store i8 %xor_ln215_2, i8* %RoundKey_10_addr_2, align 1" [aes.c:215]   --->   Operation 524 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_6) nounwind" [aes.c:217]   --->   Operation 525 'specregionend' 'empty_7' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [aes.c:171]   --->   Operation 526 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.66ns)   --->   "%xor_ln215_3 = xor i8 %RoundKey_14_load, %xor_ln215_2" [aes.c:215]   --->   Operation 527 'xor' 'xor_ln215_3' <Predicate = (icmp_ln170)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_2 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 %zext_ln196_1" [aes.c:215]   --->   Operation 528 'getelementptr' 'RoundKey_14_addr_2' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (1.42ns)   --->   "store i8 %xor_ln215_3, i8* %RoundKey_14_addr_2, align 1" [aes.c:215]   --->   Operation 529 'store' <Predicate = (icmp_ln170)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_7) nounwind" [aes.c:217]   --->   Operation 530 'specregionend' 'empty_8' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "br label %.preheader.0" [aes.c:170]   --->   Operation 531 'br' <Predicate = (icmp_ln170)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 532 [1/1] (0.00ns)   --->   "ret void" [aes.c:218]   --->   Operation 532 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	wire read on port 'Key_0' (aes.c:166) [100]  (0 ns)
	'store' operation ('store_ln166', aes.c:166) of variable 'Key_0_read', aes.c:166 on array 'RoundKey_0' [102]  (1.43 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'phi' operation ('s_0_0', aes.c:170) with incoming values : ('add_ln170', aes.c:170) [150]  (0 ns)
	'add' operation ('add_ln213', aes.c:213) [461]  (1.39 ns)
	'getelementptr' operation ('RoundKey_0_addr_1', aes.c:213) [464]  (0 ns)
	'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0' [465]  (1.43 ns)

 <State 3>: 4.09ns
The critical path consists of the following:
	'load' operation ('RoundKey_12_load', aes.c:175) on array 'RoundKey_12' [161]  (1.43 ns)
	'getelementptr' operation ('sbox_14_addr_3', aesl_mux_load.16[16 x i8]P.i8.i64:43->aes.c:199) [396]  (0 ns)
	'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' [397]  (2.66 ns)

 <State 4>: 8.43ns
The critical path consists of the following:
	'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' [397]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i149', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:199) with incoming values : ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) ('sbox_13_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:199) ('sbox_12_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:199) ('sbox_11_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:199) ('sbox_10_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:199) ('sbox_9_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:199) ('sbox_8_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:199) ('sbox_7_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:199) ('sbox_6_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:199) ('sbox_5_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:199) ('sbox_4_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:199) ('sbox_3_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:199) ('sbox_2_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:199) ('sbox_1_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:199) ('sbox_0_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:199) ('sbox_15_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:199) [460]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i149', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:199) with incoming values : ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) ('sbox_13_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:199) ('sbox_12_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:199) ('sbox_11_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:199) ('sbox_10_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:199) ('sbox_9_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:199) ('sbox_8_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:199) ('sbox_7_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:199) ('sbox_6_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:199) ('sbox_5_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:199) ('sbox_4_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:199) ('sbox_3_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:199) ('sbox_2_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:199) ('sbox_1_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:199) ('sbox_0_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:199) ('sbox_15_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:199) [460]  (0 ns)
	'xor' operation ('xor_ln216', aes.c:216) [491]  (0.66 ns)
	'xor' operation ('xor_ln216_1', aes.c:216) [525]  (0.66 ns)
	'xor' operation ('xor_ln216_2', aes.c:216) [559]  (0.66 ns)
	'xor' operation ('xor_ln216_3', aes.c:216) [573]  (0.66 ns)
	'store' operation ('store_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' [575]  (1.43 ns)

 <State 5>: 8.43ns
The critical path consists of the following:
	'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:196) on array 'sbox_14' [183]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:196) with incoming values : ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:196) ('sbox_13_load', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:196) ('sbox_12_load', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:196) ('sbox_11_load', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:196) ('sbox_10_load', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:196) ('sbox_9_load', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:196) ('sbox_8_load', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:196) ('sbox_7_load', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:196) ('sbox_6_load', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:196) ('sbox_5_load', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:196) ('sbox_4_load', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:196) ('sbox_3_load', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:196) ('sbox_2_load', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:196) ('sbox_1_load', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:196) ('sbox_0_load', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:196) ('sbox_15_load', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:196) [246]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:196) with incoming values : ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:196) ('sbox_13_load', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:196) ('sbox_12_load', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:196) ('sbox_11_load', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:196) ('sbox_10_load', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:196) ('sbox_9_load', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:196) ('sbox_8_load', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:196) ('sbox_7_load', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:196) ('sbox_6_load', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:196) ('sbox_5_load', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:196) ('sbox_4_load', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:196) ('sbox_3_load', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:196) ('sbox_2_load', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:196) ('sbox_1_load', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:196) ('sbox_0_load', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:196) ('sbox_15_load', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:196) [246]  (0 ns)
	'xor' operation ('xor_ln213_4', aes.c:213) [466]  (0 ns)
	'xor' operation ('xor_ln213', aes.c:213) [467]  (0.66 ns)
	'xor' operation ('xor_ln213_1', aes.c:213) [501]  (0.66 ns)
	'xor' operation ('xor_ln213_2', aes.c:213) [535]  (0.66 ns)
	'xor' operation ('xor_ln213_3', aes.c:213) [564]  (0.66 ns)
	'store' operation ('store_ln213', aes.c:213) of variable 'xor_ln213_3', aes.c:213 on array 'RoundKey_12' [566]  (1.43 ns)

 <State 6>: 8.43ns
The critical path consists of the following:
	'load' operation ('sbox_14_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' [257]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i49', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:197) with incoming values : ('sbox_14_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) ('sbox_13_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:197) ('sbox_12_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:197) ('sbox_11_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:197) ('sbox_10_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:197) ('sbox_9_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:197) ('sbox_8_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:197) ('sbox_7_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:197) ('sbox_6_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:197) ('sbox_5_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:197) ('sbox_4_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:197) ('sbox_3_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:197) ('sbox_2_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:197) ('sbox_1_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:197) ('sbox_0_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:197) ('sbox_15_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:197) [320]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i49', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:197) with incoming values : ('sbox_14_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) ('sbox_13_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:197) ('sbox_12_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:197) ('sbox_11_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:197) ('sbox_10_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:197) ('sbox_9_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:197) ('sbox_8_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:197) ('sbox_7_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:197) ('sbox_6_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:197) ('sbox_5_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:197) ('sbox_4_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:197) ('sbox_3_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:197) ('sbox_2_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:197) ('sbox_1_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:197) ('sbox_0_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:197) ('sbox_15_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:197) [320]  (0 ns)
	'xor' operation ('xor_ln214', aes.c:214) [475]  (0.66 ns)
	'xor' operation ('xor_ln214_1', aes.c:214) [509]  (0.66 ns)
	'xor' operation ('xor_ln214_2', aes.c:214) [543]  (0.66 ns)
	'xor' operation ('xor_ln214_3', aes.c:214) [567]  (0.66 ns)
	'store' operation ('store_ln214', aes.c:214) of variable 'xor_ln214_3', aes.c:214 on array 'RoundKey_13' [569]  (1.43 ns)

 <State 7>: 8.43ns
The critical path consists of the following:
	'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' [327]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i99', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:198) with incoming values : ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) ('sbox_13_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:198) ('sbox_12_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:198) ('sbox_11_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:198) ('sbox_10_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:198) ('sbox_9_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:198) ('sbox_8_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:198) ('sbox_7_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:198) ('sbox_6_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:198) ('sbox_5_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:198) ('sbox_4_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:198) ('sbox_3_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:198) ('sbox_2_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:198) ('sbox_1_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:198) ('sbox_0_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:198) ('sbox_15_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:198) [390]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i99', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:198) with incoming values : ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) ('sbox_13_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:198) ('sbox_12_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:198) ('sbox_11_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:198) ('sbox_10_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:198) ('sbox_9_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:198) ('sbox_8_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:198) ('sbox_7_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:198) ('sbox_6_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:198) ('sbox_5_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:198) ('sbox_4_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:198) ('sbox_3_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:198) ('sbox_2_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:198) ('sbox_1_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:198) ('sbox_0_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:198) ('sbox_15_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:198) [390]  (0 ns)
	'xor' operation ('xor_ln215', aes.c:215) [483]  (0.66 ns)
	'xor' operation ('xor_ln215_1', aes.c:215) [517]  (0.66 ns)
	'xor' operation ('xor_ln215_2', aes.c:215) [551]  (0.66 ns)
	'xor' operation ('xor_ln215_3', aes.c:215) [570]  (0.66 ns)
	'store' operation ('store_ln215', aes.c:215) of variable 'xor_ln215_3', aes.c:215 on array 'RoundKey_14' [572]  (1.43 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
