-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bckgndYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_full_n : IN STD_LOGIC;
    bckgndYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    width_val : IN STD_LOGIC_VECTOR (15 downto 0);
    pix_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    pix : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i266 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i248_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_i_i_i_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    conv2_i_i10_i264_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    conv2_i_i10_i246 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i241 : IN STD_LOGIC_VECTOR (7 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    ZplateHorContStart_val : IN STD_LOGIC_VECTOR (15 downto 0);
    patternId_val : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp2_i236 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln1084 : IN STD_LOGIC_VECTOR (7 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormat_val : IN STD_LOGIC_VECTOR (7 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    ZplateHorContDelta_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateVerContStart_val : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    ZplateVerContDelta_val : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    width_val_cast31 : IN STD_LOGIC_VECTOR (15 downto 0);
    height_val_cast23 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln565 : IN STD_LOGIC_VECTOR (15 downto 0);
    empty : IN STD_LOGIC_VECTOR (7 downto 0);
    icmp : IN STD_LOGIC_VECTOR (0 downto 0);
    Sel : IN STD_LOGIC_VECTOR (1 downto 0);
    dpDynamicRange_val : IN STD_LOGIC_VECTOR (7 downto 0);
    dpYUVCoef_val : IN STD_LOGIC_VECTOR (7 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0217_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0217_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0217_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0215_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0215_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0215_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0213_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0213_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0213_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (7 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_ap_vld : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_0_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_5_0_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_2 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_3 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_6 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_10 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_11 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_12 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_13 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_16 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_17 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_18 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_21 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_22 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv15_1080 : STD_LOGIC_VECTOR (14 downto 0) := "001000010000000";
    constant ap_const_lv15_7FD5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010101";
    constant ap_const_lv16_8080 : STD_LOGIC_VECTOR (15 downto 0) := "1000000010000000";
    constant ap_const_lv16_FF95 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv16_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010110";
    constant ap_const_lv16_FFAB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101011";
    constant ap_const_lv13_1D : STD_LOGIC_VECTOR (12 downto 0) := "0000000011101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln565_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_ce0 : STD_LOGIC;
    signal redYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_ce0 : STD_LOGIC;
    signal grnYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_ce0 : STD_LOGIC;
    signal bluYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal xBar_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_4_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_ce0 : STD_LOGIC;
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_ce0 : STD_LOGIC;
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_3_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_ce0 : STD_LOGIC;
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_5_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_1487_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln565_reg_4876 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_read_reg_4795 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormat_val_read_reg_4770 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1494_reg_5009 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred570_state20 : BOOLEAN;
    signal ap_predicate_pred575_state20 : BOOLEAN;
    signal ap_predicate_pred584_state20 : BOOLEAN;
    signal ap_predicate_pred593_state20 : BOOLEAN;
    signal ap_predicate_pred602_state20 : BOOLEAN;
    signal ap_predicate_pred611_state20 : BOOLEAN;
    signal ap_predicate_pred620_state20 : BOOLEAN;
    signal reg_1515 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred629_state21 : BOOLEAN;
    signal ap_predicate_pred634_state21 : BOOLEAN;
    signal ap_predicate_pred640_state21 : BOOLEAN;
    signal reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp2_i236_read_reg_4777 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred648_state21 : BOOLEAN;
    signal ap_predicate_pred652_state21 : BOOLEAN;
    signal ap_predicate_pred657_state21 : BOOLEAN;
    signal colorFormat_val_read_read_fu_588_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal patternId_val_read_read_fu_612_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal barWidth_cast_cast_fu_1535_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_reg_4848 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1084_cast_fu_1539_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1084_cast_reg_4853 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1547_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4858 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_fu_1551_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_reg_4864 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i248_cast_cast_cast_fu_1559_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i248_cast_cast_cast_reg_4870 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4876_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_fu_1603_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_7_reg_4880_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln565_1_fu_1607_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln565_11_fu_1615_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4897_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1072_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4903_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln549_fu_1625_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4913_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_fu_1631_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4919_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1746_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4925_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_4929_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_4933_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4937_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4942_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1449_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1449_reg_4946 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_4950 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_4954 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4958_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4962 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4962_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4962_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4962_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4966 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4966_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4966_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4966_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4970_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_fu_1850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4974_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_fu_1886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4978_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_fu_1913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4982_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1478_fu_1999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1483_fu_2005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4997_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_5001_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_5005_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_2153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_5009_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_int_s_fu_2168_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln3_reg_5023 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_5023_pp0_iter16_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_reg_5028 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_reg_5033 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_reg_5038 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2371_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_5118 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2419_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_5123 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2467_p13 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_reg_5128 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_fu_2512_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5133 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5133_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5133_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5133_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_5133_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_fu_2537_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_5139 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_5139_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_5139_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_5139_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_2562_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_5144 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_5144_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_5144_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_5144_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1302_fu_2570_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1302_1_fu_2574_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1302_1_reg_5157 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4626_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal b_2_fu_3015_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_reg_5207 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_reg_5207_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_reg_5207_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_load_reg_5220 : STD_LOGIC_VECTOR (19 downto 0);
    signal g_2_fu_3177_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_5320 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_5320_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1356_fu_3196_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1356_reg_5356 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1356_fu_3202_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_reg_5362 : STD_LOGIC_VECTOR (26 downto 0);
    signal pix_15_reg_5397 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_17_reg_5402 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_16_fu_3238_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_16_reg_5407 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_12_reg_5412 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_14_reg_5417 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_13_fu_3246_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_13_reg_5422 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_9_reg_5427 : STD_LOGIC_VECTOR (5 downto 0);
    signal pix_10_reg_5432 : STD_LOGIC_VECTOR (5 downto 0);
    signal pix_11_reg_5437 : STD_LOGIC_VECTOR (5 downto 0);
    signal pix_6_reg_5442 : STD_LOGIC_VECTOR (1 downto 0);
    signal pix_7_reg_5447 : STD_LOGIC_VECTOR (1 downto 0);
    signal pix_8_reg_5452 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1637_fu_3254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1637_reg_5457 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1637_2_fu_3259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1637_2_reg_5463 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln1599_fu_3268_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1599_reg_5469 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_2_fu_3303_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_2_reg_5474 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1533_fu_3311_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1533_reg_5479 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_fu_3339_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_reg_5484 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1418_fu_3359_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1418_reg_5501 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_1_fu_3394_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_1_reg_5506 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1359_fu_3447_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1359_reg_5511 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1260_fu_3457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1260_reg_5517 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_fu_3492_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln565_reg_5522 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1715_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_op114_call_state1 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp114 : BOOLEAN;
    signal grp_reg_int_s_fu_2168_d : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op259_call_state4 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp259 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln1519_reg_1410 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln1504_reg_1421 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln1228_reg_1432 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln1207_reg_1443 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln1186_reg_1454 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln1165_reg_1465 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter20_phi_ln1144_reg_1476 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1281_fu_2327_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1285_fu_2335_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1289_fu_2343_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1355_fu_2888_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_fu_2930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_fu_2965_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_fu_3051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_1_fu_3098_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_1_fu_3118_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred648_state20 : BOOLEAN;
    signal ap_predicate_pred2206_state20 : BOOLEAN;
    signal ap_predicate_pred629_state20 : BOOLEAN;
    signal zext_ln1419_1_fu_3183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred652_state20 : BOOLEAN;
    signal ap_predicate_pred2217_state20 : BOOLEAN;
    signal ap_predicate_pred634_state20 : BOOLEAN;
    signal zext_ln1260_fu_3210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred657_state20 : BOOLEAN;
    signal ap_predicate_pred2228_state20 : BOOLEAN;
    signal ap_predicate_pred640_state20 : BOOLEAN;
    signal zext_ln1519_fu_3345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1504_fu_3350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1228_fu_3500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_fu_3505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1186_fu_3510_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1165_fu_3515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1144_fu_3520_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln589_fu_4526_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2277_state22 : BOOLEAN;
    signal zext_ln1101_fu_3531_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2297_state21 : BOOLEAN;
    signal ap_predicate_pred2303_state21 : BOOLEAN;
    signal ap_predicate_pred2293_state22 : BOOLEAN;
    signal zext_ln1257_fu_3070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_92_fu_3060_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2324_state19 : BOOLEAN;
    signal ap_predicate_pred2330_state19 : BOOLEAN;
    signal add_ln1341_fu_2187_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln2_fu_2216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2348_state6 : BOOLEAN;
    signal ap_predicate_pred2354_state6 : BOOLEAN;
    signal zext_ln1393_fu_2838_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2375_state18 : BOOLEAN;
    signal ap_predicate_pred2381_state18 : BOOLEAN;
    signal zext_ln1412_fu_2866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2398_state18 : BOOLEAN;
    signal ap_predicate_pred2371_state18 : BOOLEAN;
    signal zext_ln693_fu_4060_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2414_state22 : BOOLEAN;
    signal add_ln1575_fu_2766_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2428_state18 : BOOLEAN;
    signal ap_predicate_pred2434_state18 : BOOLEAN;
    signal zext_ln1593_fu_2796_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2448_state18 : BOOLEAN;
    signal ap_predicate_pred2424_state18 : BOOLEAN;
    signal add_ln1664_fu_3752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2464_state22 : BOOLEAN;
    signal zext_ln1758_fu_2670_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2483_state18 : BOOLEAN;
    signal ap_predicate_pred2489_state18 : BOOLEAN;
    signal zext_ln1775_fu_2724_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1768_fu_2700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred2508_state18 : BOOLEAN;
    signal pix_11_cast_fu_3609_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1786_fu_3636_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln718_fu_3657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_3732_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_3945_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_4031_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1540_fu_4047_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4228_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1361_fu_4238_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4277_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1122_fu_4451_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1107_fu_4482_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1079_fu_4513_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2533_state22 : BOOLEAN;
    signal ap_predicate_pred2539_state22 : BOOLEAN;
    signal ap_predicate_pred2546_state22 : BOOLEAN;
    signal ap_predicate_pred2553_state22 : BOOLEAN;
    signal ap_predicate_pred2560_state22 : BOOLEAN;
    signal ap_predicate_pred2568_state22 : BOOLEAN;
    signal ap_predicate_pred2206_state22 : BOOLEAN;
    signal ap_predicate_pred648_state22 : BOOLEAN;
    signal ap_predicate_pred2585_state22 : BOOLEAN;
    signal ap_predicate_pred2595_state22 : BOOLEAN;
    signal ap_predicate_pred2604_state22 : BOOLEAN;
    signal ap_predicate_pred2613_state22 : BOOLEAN;
    signal ap_predicate_pred2619_state22 : BOOLEAN;
    signal ap_predicate_pred2627_state22 : BOOLEAN;
    signal ap_predicate_pred2633_state22 : BOOLEAN;
    signal ap_predicate_pred2217_state22 : BOOLEAN;
    signal ap_predicate_pred652_state22 : BOOLEAN;
    signal ap_predicate_pred1875_state22 : BOOLEAN;
    signal ap_predicate_pred2228_state22 : BOOLEAN;
    signal ap_predicate_pred657_state22 : BOOLEAN;
    signal ap_predicate_pred2667_state22 : BOOLEAN;
    signal ap_predicate_pred2250_state22 : BOOLEAN;
    signal ap_predicate_pred2680_state22 : BOOLEAN;
    signal ap_predicate_pred2255_state22 : BOOLEAN;
    signal ap_predicate_pred2693_state22 : BOOLEAN;
    signal ap_predicate_pred2260_state22 : BOOLEAN;
    signal ap_predicate_pred2705_state22 : BOOLEAN;
    signal ap_predicate_pred2265_state22 : BOOLEAN;
    signal ap_predicate_pred2717_state22 : BOOLEAN;
    signal ap_predicate_pred2270_state22 : BOOLEAN;
    signal ap_predicate_pred2730_state22 : BOOLEAN;
    signal pix_10_cast_fu_3606_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1785_fu_3633_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1660_fu_3744_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1862_fu_3971_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred629_state22 : BOOLEAN;
    signal ap_predicate_pred634_state22 : BOOLEAN;
    signal ap_predicate_pred640_state22 : BOOLEAN;
    signal pix_9_cast_fu_3603_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1784_fu_3630_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_3707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_3923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1532_fu_4041_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_91_fu_4478_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1072_fu_4507_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1101_fu_3525_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1256_fu_2132_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1252_fu_2128_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1343_fu_2199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2831_state5 : BOOLEAN;
    signal add_ln1412_fu_2860_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2841_state17 : BOOLEAN;
    signal sub_ln1411_fu_2086_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1407_fu_2097_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1388_fu_2065_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1393_fu_2832_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2885_state17 : BOOLEAN;
    signal sub_ln1490_fu_2011_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1480_fu_2029_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1454_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1461_fu_1959_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1593_fu_2790_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred2946_state17 : BOOLEAN;
    signal sub_ln1592_fu_1918_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1588_fu_1929_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1570_fu_1897_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2988_state17 : BOOLEAN;
    signal lfsr_r_1_fu_3833_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_3869_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_b_1_fu_3905_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1775_fu_2718_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_pred3004_state17 : BOOLEAN;
    signal add_ln1774_fu_2706_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1770_fu_2746_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2501_state18 : BOOLEAN;
    signal add_ln1753_fu_1861_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1758_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred3042_state17 : BOOLEAN;
    signal phi_mul_fu_472 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln573_fu_2238_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_476 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln565_fu_1597_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_480 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal hdata_flag_1_fu_484 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rampVal_3_flag_1_fu_488 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1543_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln1746_fu_1637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln565_10_fu_1611_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1563_fu_1673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1697_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1703_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1703_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1709_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1709_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal height_val_cast23_cast_fu_1527_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1449_fu_1727_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln565_cast_fu_1523_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1449_1_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal width_val_cast31_cast_fu_1531_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub35_i_fu_1751_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln1381_fu_1775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1330_fu_1799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1095_fu_1823_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1751_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1568_fu_1877_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1568_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1454_fu_1945_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1454_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1386_fu_2045_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1386_fu_2049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1250_fu_2113_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1250_fu_2117_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4600_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln3_fu_2261_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4609_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1281_fu_2273_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1281_fu_2273_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1281_fu_2273_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1285_fu_2292_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1285_fu_2292_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1285_fu_2292_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1289_fu_2311_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1289_fu_2311_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1289_fu_2311_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1697_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2371_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2371_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2371_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2371_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2371_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2371_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1703_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2419_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2419_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2419_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2419_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2419_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2419_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1709_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2467_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2467_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2467_p8 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2467_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2467_p11 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2467_p12 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1281_fu_2495_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_2500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1281_1_fu_2508_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1285_fu_2520_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_2525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1285_1_fu_2533_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1289_fu_2545_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_fu_2550_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1289_1_fu_2558_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_5_fu_2656_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_2_fu_2644_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1768_fu_2696_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1770_fu_2740_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_3_fu_2648_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln1_fu_2821_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln565_6_fu_2660_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_4_fu_2652_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1778_fu_2904_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln5_fu_2908_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1778_1_fu_2920_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1778_fu_2924_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1596_fu_2939_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1596_1_fu_2955_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln4_fu_2943_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_2959_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4617_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1304_1_fu_2973_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4634_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4644_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1304_3_fu_2979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1304_1_fu_2976_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1304_1_fu_2973_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_2_fu_2983_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_3_fu_2979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1304_3_fu_2979_p2 : signal is "no";
    signal tmp_21_fu_2989_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_2997_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_1_fu_3007_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1415_fu_3025_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln3_fu_3029_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1415_1_fu_3041_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1415_fu_3045_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_8_fu_2896_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1257_fu_3064_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1600_fu_3114_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4654_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_3131_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1303_1_fu_3142_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4662_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1303_1_fu_3142_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1303_fu_3138_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1303_2_fu_3145_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_3151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_3159_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_1_fu_3169_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1356_fu_3196_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cmp136_i_fu_3228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1801_fu_3233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_3264_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_2_cast_fu_3275_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln565_2_fu_3286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_2_fu_3291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_2_fu_3297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1603_fu_3279_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4670_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_3315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_3322_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_3331_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_3355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_1_cast_fu_3366_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln565_1_fu_3377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_1_fu_3382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_1_fu_3388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1422_fu_3370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1356_fu_3409_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_1_fu_3414_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_3402_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1356_1_fu_3424_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1356_2_fu_3430_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1356_fu_3439_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_3453_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_cast_fu_3464_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln565_fu_3475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_fu_3480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_fu_3486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1262_fu_3468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_9_fu_3224_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1629_fu_3686_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1637_1_fu_3697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1637_fu_3702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_3693_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1637_1_fu_3715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1637_2_fu_3728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1661_fu_3740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_3720_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_3809_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1838_fu_3805_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1839_fu_3827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3817_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_23_fu_3845_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1845_fu_3841_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1846_fu_3863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_3853_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_24_fu_3881_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1852_fu_3877_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1853_fu_3899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_3889_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_2_fu_3913_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_fu_3935_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_3953_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln1862_fu_3931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_3963_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_fu_3565_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1545_fu_4054_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_1_fu_3569_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1084_fu_4520_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4600_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4600_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4600_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4609_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4617_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4617_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4617_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4626_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4626_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4634_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4634_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4644_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4644_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4644_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4654_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4654_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4654_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4662_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4662_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4670_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4670_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2165_state21 : BOOLEAN;
    signal ap_predicate_pred2464_state21 : BOOLEAN;
    signal ap_continue_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (22 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (5 downto 0);
    signal pf_bckgndYUV_U_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal pf_bckgndYUV_U_data_out_vld : STD_LOGIC;
    signal pf_bckgndYUV_U_pf_ready : STD_LOGIC;
    signal pf_bckgndYUV_U_pf_done : STD_LOGIC;
    signal ap_condition_frp_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
    signal pf_bckgndYUV_U_data_in_vld : STD_LOGIC;
    signal pf_bckgndYUV_U_frpsig_data_in : STD_LOGIC_VECTOR (23 downto 0);
    signal pf_all_done : STD_LOGIC := '0';
    signal ap_condition_2938 : BOOLEAN;
    signal ap_condition_2917 : BOOLEAN;
    signal ap_condition_2922 : BOOLEAN;
    signal ap_condition_2943 : BOOLEAN;
    signal grp_fu_4634_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4644_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4644_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4654_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4670_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4670_p20 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1281_fu_2273_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1285_fu_2292_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1289_fu_2311_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_condition_4688 : BOOLEAN;
    signal ap_condition_4686 : BOOLEAN;
    signal ap_condition_4684 : BOOLEAN;
    signal ap_condition_4682 : BOOLEAN;
    signal ap_condition_4680 : BOOLEAN;
    signal ap_condition_2010 : BOOLEAN;
    signal ap_condition_1985 : BOOLEAN;
    signal ap_condition_4826 : BOOLEAN;
    signal ap_condition_2505 : BOOLEAN;
    signal ap_condition_4843 : BOOLEAN;
    signal tmp_fu_2371_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2371_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2371_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2371_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2371_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2419_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2419_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2419_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2419_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2419_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2467_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2467_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2467_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2467_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2467_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component hdmi_out_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d_val : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component hdmi_out_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component hdmi_out_v_tpg_0_0_urem_11ns_4ns_3_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mul_11ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_sparsemux_11_3_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (8 downto 0);
        din4 : IN STD_LOGIC_VECTOR (8 downto 0);
        def : IN STD_LOGIC_VECTOR (8 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mul_20s_9ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (22 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component hdmi_out_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component hdmi_out_v_tpg_0_0_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (22 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    redYuv_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0,
        q0 => redYuv_q0);

    grnYuv_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0,
        q0 => grnYuv_q0);

    bluYuv_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0,
        q0 => bluYuv_q0);

    blkYuv_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_0_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgSinTableArray_9bit_3_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_3_address0,
        ce0 => tpgSinTableArray_9bit_3_ce0,
        q0 => tpgSinTableArray_9bit_3_q0,
        address1 => tpgSinTableArray_9bit_3_address1,
        ce1 => tpgSinTableArray_9bit_3_ce1,
        q1 => tpgSinTableArray_9bit_3_q1,
        address2 => tpgSinTableArray_9bit_3_address2,
        ce2 => tpgSinTableArray_9bit_3_ce2,
        q2 => tpgSinTableArray_9bit_3_q2);

    tpgSinTableArray_9bit_4_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_4_address0,
        ce0 => tpgSinTableArray_9bit_4_ce0,
        q0 => tpgSinTableArray_9bit_4_q0,
        address1 => tpgSinTableArray_9bit_4_address1,
        ce1 => tpgSinTableArray_9bit_4_ce1,
        q1 => tpgSinTableArray_9bit_4_q1,
        address2 => tpgSinTableArray_9bit_4_address2,
        ce2 => tpgSinTableArray_9bit_4_ce2,
        q2 => tpgSinTableArray_9bit_4_q2);

    tpgCheckerBoardArray_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component hdmi_out_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_1715 : component hdmi_out_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d_val => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_1715_ap_return,
        ap_ce => ap_const_logic_1);

    grp_reg_int_s_fu_2168 : component hdmi_out_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_2168_d,
        ap_return => grp_reg_int_s_fu_2168_ap_return,
        ap_ce => ap_const_logic_1);

    urem_11ns_4ns_3_15_1_U24 : component hdmi_out_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln565_11_fu_1615_p1,
        din1 => grp_fu_1697_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1697_p2);

    urem_11ns_4ns_3_15_1_U25 : component hdmi_out_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1703_p0,
        din1 => grp_fu_1703_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1703_p2);

    urem_11ns_4ns_3_15_1_U26 : component hdmi_out_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1709_p0,
        din1 => grp_fu_1709_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1709_p2);

    mul_11ns_13ns_23_1_1_U27 : component hdmi_out_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1281_fu_2273_p0,
        din1 => mul_ln1281_fu_2273_p1,
        dout => mul_ln1281_fu_2273_p2);

    mul_11ns_13ns_23_1_1_U28 : component hdmi_out_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1285_fu_2292_p0,
        din1 => mul_ln1285_fu_2292_p1,
        dout => mul_ln1285_fu_2292_p2);

    mul_11ns_13ns_23_1_1_U29 : component hdmi_out_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1289_fu_2311_p0,
        din1 => mul_ln1289_fu_2311_p1,
        dout => mul_ln1289_fu_2311_p2);

    sparsemux_11_3_9_1_1_U30 : component hdmi_out_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_fu_2371_p2,
        din1 => tmp_fu_2371_p4,
        din2 => tpgSinTableArray_9bit_2_q2,
        din3 => tmp_fu_2371_p8,
        din4 => tmp_fu_2371_p10,
        def => tmp_fu_2371_p11,
        sel => tmp_fu_2371_p12,
        dout => tmp_fu_2371_p13);

    sparsemux_11_3_9_1_1_U31 : component hdmi_out_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_3_fu_2419_p2,
        din1 => tmp_3_fu_2419_p4,
        din2 => tpgSinTableArray_9bit_2_q1,
        din3 => tmp_3_fu_2419_p8,
        din4 => tmp_3_fu_2419_p10,
        def => tmp_3_fu_2419_p11,
        sel => tmp_3_fu_2419_p12,
        dout => tmp_3_fu_2419_p13);

    sparsemux_11_3_9_1_1_U32 : component hdmi_out_v_tpg_0_0_sparsemux_11_3_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 9,
        CASE1 => "001",
        din1_WIDTH => 9,
        CASE2 => "010",
        din2_WIDTH => 9,
        CASE3 => "011",
        din3_WIDTH => 9,
        CASE4 => "100",
        din4_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 3,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_4_fu_2467_p2,
        din1 => tmp_4_fu_2467_p4,
        din2 => tpgSinTableArray_9bit_2_q0,
        din3 => tmp_4_fu_2467_p8,
        din4 => tmp_4_fu_2467_p10,
        def => tmp_4_fu_2467_p11,
        sel => tmp_4_fu_2467_p12,
        dout => tmp_4_fu_2467_p13);

    mul_20s_9ns_28_1_1_U33 : component hdmi_out_v_tpg_0_0_mul_20s_9ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        din0 => tpgSinTableArray_load_reg_5220,
        din1 => mul_ln1356_fu_3196_p1,
        dout => mul_ln1356_fu_3196_p2);

    am_addmul_16ns_1s_16ns_17_4_1_U34 : component hdmi_out_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4600_p0,
        din1 => grp_fu_4600_p1,
        din2 => grp_fu_4600_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4600_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U35 : component hdmi_out_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_reg_int_s_fu_2168_ap_return,
        din1 => ZplateHorContDelta_val,
        din2 => grp_fu_4609_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4609_p3);

    mac_muladd_8ns_7ns_13ns_15_4_1_U36 : component hdmi_out_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4617_p0,
        din1 => grp_fu_4617_p1,
        din2 => grp_fu_4617_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4617_p3);

    mac_muladd_8ns_7s_16s_16_4_1_U37 : component hdmi_out_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4626_p0,
        din1 => grp_fu_4626_p1,
        din2 => ap_const_lv16_8080,
        ce => ap_const_logic_1,
        dout => grp_fu_4626_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U38 : component hdmi_out_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4634_p0,
        din1 => grp_fu_4634_p1,
        din2 => ap_const_lv16_8080,
        ce => ap_const_logic_1,
        dout => grp_fu_4634_p3);

    mac_muladd_8ns_6s_15ns_16_4_1_U39 : component hdmi_out_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4644_p0,
        din1 => grp_fu_4644_p1,
        din2 => grp_fu_4644_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4644_p3);

    mac_muladd_8ns_8ns_15ns_16_4_1_U40 : component hdmi_out_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4654_p0,
        din1 => grp_fu_4654_p1,
        din2 => grp_fu_4654_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4654_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U41 : component hdmi_out_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4662_p0,
        din1 => grp_fu_4662_p1,
        din2 => grp_fu_4626_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_4662_p3);

    mac_muladd_8ns_5ns_16ns_17_4_1_U42 : component hdmi_out_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4670_p0,
        din1 => grp_fu_4670_p1,
        din2 => grp_fu_4670_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4670_p3);

    flow_control_loop_pipe_sequential_init_U : component hdmi_out_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done);

    frp_pipeline_valid_U : component hdmi_out_v_tpg_0_0_frp_pipeline_valid
    generic map (
        PipelineLatency => 23,
        PipelineII => 1,
        CeilLog2Stages => 5,
        ExitLatency => 0)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => frp_pipeline_valid_U_exitcond,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_bckgndYUV_U : component hdmi_out_v_tpg_0_0_frp_fifoout
    generic map (
        BlockingType => 1,
        PipeLatency => 23,
        PipelineII => 1,
        DataWidth => 24,
        NumWrites => 1,
        CeilLog2Stages => 5,
        CeilLog2FDepth => 5,
        PfAllDoneEnable => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_bckgndYUV_U_frpsig_data_in,
        data_out => pf_bckgndYUV_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => pf_bckgndYUV_U_data_in_vld,
        data_out_vld => pf_bckgndYUV_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => ap_const_logic_1,
        pf_all_done => pf_all_done,
        pf_ready => pf_bckgndYUV_U_pf_ready,
        pf_done => pf_bckgndYUV_U_pf_done,
        data_out_read => bckgndYUV_full_n,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pf_all_done <= ap_const_logic_0;
            else
                pf_all_done <= (pf_bckgndYUV_U_pf_done);
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_hHatch_reg_1388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln1473_fu_1757_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1619_p2 = ap_const_lv1_0) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln1072_fu_1619_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1388 <= ap_const_lv1_1;
            elsif (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1388 <= ap_phi_reg_pp0_iter0_hHatch_reg_1388;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4688)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4686)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4684)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4682)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_4680)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_phi_ln1144_reg_1476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred620_state20 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1144_reg_1476 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_phi_ln1165_reg_1465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred611_state20 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1165_reg_1465 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_phi_ln1186_reg_1454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred602_state20 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1186_reg_1454 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_phi_ln1207_reg_1443_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred593_state20 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1207_reg_1443 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_phi_ln1228_reg_1432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred584_state20 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1228_reg_1432 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_phi_ln1504_reg_1421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred575_state20 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1504_reg_1421 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter20_phi_ln1519_reg_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred570_state20 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1519_reg_1410 <= grp_fu_1487_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter20_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_reg_1388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4876 = ap_const_lv1_0) and (icmp_ln1483_fu_2005_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_1999_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4954 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= ap_const_lv1_1;
            elsif ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4876 = ap_const_lv1_0) and (icmp_ln1483_fu_2005_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_1999_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4954 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4876 = ap_const_lv1_0) and (icmp_ln1478_fu_1999_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_4954 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= ap_const_lv1_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1388 <= ap_phi_reg_pp0_iter1_hHatch_reg_1388;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2010)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1985)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410;
                end if;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_484 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1))) then 
                    hdata_flag_1_fu_484 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_472 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    phi_mul_fu_472 <= add_ln573_fu_2238_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_480 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1))) then 
                    rampVal_2_flag_1_fu_480 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_488 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1))) then 
                    rampVal_3_flag_1_fu_488 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_1 = ap_condition_2922) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_1 = ap_condition_2917) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1454_fu_1954_p2) and (ap_const_lv1_0 = and_ln1449_reg_4950) and (icmp_ln1449_reg_4946 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_9) and (icmp_ln1072_fu_1619_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xBar_0 <= ap_const_lv11_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_9) and (icmp_ln1250_fu_2123_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xBar_0 <= trunc_ln1252_fu_2128_p1;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_9) and (icmp_ln1250_fu_2123_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xBar_0 <= sub_ln1256_fu_2132_p2;
            end if; 
        end if;
    end process;

    xCount_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_B) and (icmp_ln1072_fu_1619_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_0 <= ap_const_lv10_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (icmp_ln1405_fu_2081_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_0 <= add_ln1407_fu_2097_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (icmp_ln1405_fu_2081_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_0 <= sub_ln1411_fu_2086_p2;
            end if; 
        end if;
    end process;

    xCount_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_F) and (icmp_ln1072_fu_1619_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_3_0 <= ap_const_lv10_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (icmp_ln1586_fu_1913_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_3_0 <= add_ln1588_fu_1929_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (icmp_ln1586_fu_1913_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_3_0 <= sub_ln1592_fu_1918_p2;
            end if; 
        end if;
    end process;

    xCount_4_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln1072_fu_1619_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_4_0 <= ap_const_lv10_0_20;
            elsif (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln1473_fu_1757_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1619_p2 = ap_const_lv1_0) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_4_0 <= ap_const_lv10_0_19;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4876 = ap_const_lv1_0) and (icmp_ln1478_fu_1999_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_4954 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_4_0 <= add_ln1480_fu_2029_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4876 = ap_const_lv1_0) and (icmp_ln1483_fu_2005_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_1999_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4954 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_4_0 <= ap_const_lv10_0_18;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4876 = ap_const_lv1_0) and (icmp_ln1483_fu_2005_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_1999_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4954 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                xCount_4_0 <= sub_ln1490_fu_2011_p2;
            end if; 
        end if;
    end process;

    xCount_5_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred3004_state17 = ap_const_boolean_1))) then 
                    xCount_5_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4843)) then 
                    xCount_5_0 <= zext_ln1770_fu_2746_p1;
                elsif ((ap_const_boolean_1 = ap_condition_4826)) then 
                    xCount_5_0 <= add_ln1774_fu_2706_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                x_fu_476 <= add_ln565_fu_1597_p2;
            elsif (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                x_fu_476 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_B) and (icmp_ln1381_fu_1781_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount <= ap_const_lv10_0_17;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (icmp_ln1381_reg_4958 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1386_fu_2054_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount <= add_ln1388_fu_2065_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1386_fu_2054_p2) and (icmp_ln1381_reg_4958 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount <= ap_const_lv10_0_16;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_13) and (icmp_ln1746_fu_1643_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount_1 <= ap_const_lv6_0_24;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1746_reg_4925 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1751_fu_1850_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount_1 <= add_ln1753_fu_1861_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1751_fu_1850_p2) and (icmp_ln1746_reg_4925 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount_1 <= ap_const_lv6_0_23;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((ap_const_boolean_1 = ap_condition_2917) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((ap_const_boolean_1 = ap_condition_2938) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))))) then 
                yCount_2 <= ap_const_lv10_0;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1454_fu_1954_p2) and (ap_const_lv1_0 = and_ln1449_reg_4950) and (icmp_ln1449_reg_4946 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount_2 <= add_ln1461_fu_1959_p2;
            end if; 
        end if;
    end process;

    yCount_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_F) and (icmp_ln1563_fu_1679_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount_3 <= ap_const_lv10_0_22;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (icmp_ln1563_reg_4942 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1568_fu_1886_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount_3 <= add_ln1570_fu_1897_p2;
            elsif (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1568_fu_1886_p2) and (icmp_ln1563_reg_4942 = ap_const_lv1_0) and (icmp_ln1072_reg_4903 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                yCount_3 <= ap_const_lv10_0_21;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_pred2831_state5 = ap_const_boolean_1))) then 
                    zonePlateVDelta <= ZplateVerContStart_val;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2348_state6 = ap_const_boolean_1))) then 
                    zonePlateVDelta <= add_ln1343_fu_2199_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1359_reg_5511 <= add_ln1359_fu_3447_p2;
                add_ln1533_reg_5479 <= add_ln1533_fu_3311_p2;
                add_ln549_1_reg_4919_pp0_iter10_reg <= add_ln549_1_reg_4919_pp0_iter9_reg;
                add_ln549_1_reg_4919_pp0_iter11_reg <= add_ln549_1_reg_4919_pp0_iter10_reg;
                add_ln549_1_reg_4919_pp0_iter2_reg <= add_ln549_1_reg_4919_pp0_iter1_reg;
                add_ln549_1_reg_4919_pp0_iter3_reg <= add_ln549_1_reg_4919_pp0_iter2_reg;
                add_ln549_1_reg_4919_pp0_iter4_reg <= add_ln549_1_reg_4919_pp0_iter3_reg;
                add_ln549_1_reg_4919_pp0_iter5_reg <= add_ln549_1_reg_4919_pp0_iter4_reg;
                add_ln549_1_reg_4919_pp0_iter6_reg <= add_ln549_1_reg_4919_pp0_iter5_reg;
                add_ln549_1_reg_4919_pp0_iter7_reg <= add_ln549_1_reg_4919_pp0_iter6_reg;
                add_ln549_1_reg_4919_pp0_iter8_reg <= add_ln549_1_reg_4919_pp0_iter7_reg;
                add_ln549_1_reg_4919_pp0_iter9_reg <= add_ln549_1_reg_4919_pp0_iter8_reg;
                add_ln549_reg_4913_pp0_iter10_reg <= add_ln549_reg_4913_pp0_iter9_reg;
                add_ln549_reg_4913_pp0_iter11_reg <= add_ln549_reg_4913_pp0_iter10_reg;
                add_ln549_reg_4913_pp0_iter2_reg <= add_ln549_reg_4913_pp0_iter1_reg;
                add_ln549_reg_4913_pp0_iter3_reg <= add_ln549_reg_4913_pp0_iter2_reg;
                add_ln549_reg_4913_pp0_iter4_reg <= add_ln549_reg_4913_pp0_iter3_reg;
                add_ln549_reg_4913_pp0_iter5_reg <= add_ln549_reg_4913_pp0_iter4_reg;
                add_ln549_reg_4913_pp0_iter6_reg <= add_ln549_reg_4913_pp0_iter5_reg;
                add_ln549_reg_4913_pp0_iter7_reg <= add_ln549_reg_4913_pp0_iter6_reg;
                add_ln549_reg_4913_pp0_iter8_reg <= add_ln549_reg_4913_pp0_iter7_reg;
                add_ln549_reg_4913_pp0_iter9_reg <= add_ln549_reg_4913_pp0_iter8_reg;
                and_ln1337_reg_4966_pp0_iter2_reg <= and_ln1337_reg_4966_pp0_iter1_reg;
                and_ln1337_reg_4966_pp0_iter3_reg <= and_ln1337_reg_4966_pp0_iter2_reg;
                and_ln1386_reg_4997_pp0_iter10_reg <= and_ln1386_reg_4997_pp0_iter9_reg;
                and_ln1386_reg_4997_pp0_iter11_reg <= and_ln1386_reg_4997_pp0_iter10_reg;
                and_ln1386_reg_4997_pp0_iter12_reg <= and_ln1386_reg_4997_pp0_iter11_reg;
                and_ln1386_reg_4997_pp0_iter13_reg <= and_ln1386_reg_4997_pp0_iter12_reg;
                and_ln1386_reg_4997_pp0_iter14_reg <= and_ln1386_reg_4997_pp0_iter13_reg;
                and_ln1386_reg_4997_pp0_iter15_reg <= and_ln1386_reg_4997_pp0_iter14_reg;
                and_ln1386_reg_4997_pp0_iter2_reg <= and_ln1386_reg_4997;
                and_ln1386_reg_4997_pp0_iter3_reg <= and_ln1386_reg_4997_pp0_iter2_reg;
                and_ln1386_reg_4997_pp0_iter4_reg <= and_ln1386_reg_4997_pp0_iter3_reg;
                and_ln1386_reg_4997_pp0_iter5_reg <= and_ln1386_reg_4997_pp0_iter4_reg;
                and_ln1386_reg_4997_pp0_iter6_reg <= and_ln1386_reg_4997_pp0_iter5_reg;
                and_ln1386_reg_4997_pp0_iter7_reg <= and_ln1386_reg_4997_pp0_iter6_reg;
                and_ln1386_reg_4997_pp0_iter8_reg <= and_ln1386_reg_4997_pp0_iter7_reg;
                and_ln1386_reg_4997_pp0_iter9_reg <= and_ln1386_reg_4997_pp0_iter8_reg;
                and_ln1568_reg_4978_pp0_iter10_reg <= and_ln1568_reg_4978_pp0_iter9_reg;
                and_ln1568_reg_4978_pp0_iter11_reg <= and_ln1568_reg_4978_pp0_iter10_reg;
                and_ln1568_reg_4978_pp0_iter12_reg <= and_ln1568_reg_4978_pp0_iter11_reg;
                and_ln1568_reg_4978_pp0_iter13_reg <= and_ln1568_reg_4978_pp0_iter12_reg;
                and_ln1568_reg_4978_pp0_iter14_reg <= and_ln1568_reg_4978_pp0_iter13_reg;
                and_ln1568_reg_4978_pp0_iter15_reg <= and_ln1568_reg_4978_pp0_iter14_reg;
                and_ln1568_reg_4978_pp0_iter2_reg <= and_ln1568_reg_4978;
                and_ln1568_reg_4978_pp0_iter3_reg <= and_ln1568_reg_4978_pp0_iter2_reg;
                and_ln1568_reg_4978_pp0_iter4_reg <= and_ln1568_reg_4978_pp0_iter3_reg;
                and_ln1568_reg_4978_pp0_iter5_reg <= and_ln1568_reg_4978_pp0_iter4_reg;
                and_ln1568_reg_4978_pp0_iter6_reg <= and_ln1568_reg_4978_pp0_iter5_reg;
                and_ln1568_reg_4978_pp0_iter7_reg <= and_ln1568_reg_4978_pp0_iter6_reg;
                and_ln1568_reg_4978_pp0_iter8_reg <= and_ln1568_reg_4978_pp0_iter7_reg;
                and_ln1568_reg_4978_pp0_iter9_reg <= and_ln1568_reg_4978_pp0_iter8_reg;
                and_ln1751_reg_4974_pp0_iter10_reg <= and_ln1751_reg_4974_pp0_iter9_reg;
                and_ln1751_reg_4974_pp0_iter11_reg <= and_ln1751_reg_4974_pp0_iter10_reg;
                and_ln1751_reg_4974_pp0_iter12_reg <= and_ln1751_reg_4974_pp0_iter11_reg;
                and_ln1751_reg_4974_pp0_iter13_reg <= and_ln1751_reg_4974_pp0_iter12_reg;
                and_ln1751_reg_4974_pp0_iter14_reg <= and_ln1751_reg_4974_pp0_iter13_reg;
                and_ln1751_reg_4974_pp0_iter15_reg <= and_ln1751_reg_4974_pp0_iter14_reg;
                and_ln1751_reg_4974_pp0_iter2_reg <= and_ln1751_reg_4974;
                and_ln1751_reg_4974_pp0_iter3_reg <= and_ln1751_reg_4974_pp0_iter2_reg;
                and_ln1751_reg_4974_pp0_iter4_reg <= and_ln1751_reg_4974_pp0_iter3_reg;
                and_ln1751_reg_4974_pp0_iter5_reg <= and_ln1751_reg_4974_pp0_iter4_reg;
                and_ln1751_reg_4974_pp0_iter6_reg <= and_ln1751_reg_4974_pp0_iter5_reg;
                and_ln1751_reg_4974_pp0_iter7_reg <= and_ln1751_reg_4974_pp0_iter6_reg;
                and_ln1751_reg_4974_pp0_iter8_reg <= and_ln1751_reg_4974_pp0_iter7_reg;
                and_ln1751_reg_4974_pp0_iter9_reg <= and_ln1751_reg_4974_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred1875_state22 <= (patternId_val = ap_const_lv8_A);
                    ap_predicate_pred2165_state21 <= (patternId_val_read_reg_4795 = ap_const_lv8_13);
                    ap_predicate_pred2206_state20 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4795 = ap_const_lv8_F));
                    ap_predicate_pred2206_state22 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4795 = ap_const_lv8_F));
                    ap_predicate_pred2217_state20 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4795 = ap_const_lv8_B));
                    ap_predicate_pred2217_state22 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4795 = ap_const_lv8_B));
                    ap_predicate_pred2228_state20 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4795 = ap_const_lv8_9));
                    ap_predicate_pred2228_state22 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4795 = ap_const_lv8_9));
                    ap_predicate_pred2250_state22 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_8));
                    ap_predicate_pred2255_state22 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_7));
                    ap_predicate_pred2260_state22 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_6));
                    ap_predicate_pred2265_state22 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_5));
                    ap_predicate_pred2270_state22 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_4));
                    ap_predicate_pred2277_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_1);
                    ap_predicate_pred2293_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_2);
                    ap_predicate_pred2297_state21 <= ((patternId_val_read_reg_4795 = ap_const_lv8_2) and (icmp_ln1095_reg_4970_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2303_state21 <= ((patternId_val_read_reg_4795 = ap_const_lv8_2) and (icmp_ln1095_reg_4970_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2324_state19 <= ((patternId_val_read_reg_4795 = ap_const_lv8_9) and (icmp_ln1250_reg_5005_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred2330_state19 <= ((patternId_val_read_reg_4795 = ap_const_lv8_9) and (icmp_ln1072_reg_4903_pp0_iter16_reg = ap_const_lv1_1));
                    ap_predicate_pred2348_state6 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4962_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_4966_pp0_iter3_reg));
                    ap_predicate_pred2354_state6 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4962_pp0_iter3_reg = ap_const_lv1_1));
                    ap_predicate_pred2371_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2375_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1386_reg_4997_pp0_iter15_reg) and (icmp_ln1381_reg_4958_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2381_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (icmp_ln1381_reg_4958_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2398_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (icmp_ln1405_reg_5001_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2414_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_E);
                    ap_predicate_pred2424_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2428_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1568_reg_4978_pp0_iter15_reg) and (icmp_ln1563_reg_4942_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2434_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (icmp_ln1563_reg_4942_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2448_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (icmp_ln1586_reg_4982_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2464_state21 <= (patternId_val_read_reg_4795 = ap_const_lv8_11);
                    ap_predicate_pred2464_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_11);
                    ap_predicate_pred2483_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1751_reg_4974_pp0_iter15_reg) and (icmp_ln1746_reg_4925_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2489_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1746_reg_4925_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2501_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2508_state18 <= ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1072_reg_4903_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2533_state22 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4795 = ap_const_lv8_13) and (cmp121_i_reg_4933_pp0_iter19_reg = ap_const_lv1_0));
                    ap_predicate_pred2539_state22 <= ((cmp2_i236 = ap_const_lv1_0) and (patternId_val_read_reg_4795 = ap_const_lv8_13) and (cmp121_i_reg_4933_pp0_iter19_reg = ap_const_lv1_1));
                    ap_predicate_pred2546_state22 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_13) and (cmp54_i_reg_4929_pp0_iter19_reg = ap_const_lv1_0));
                    ap_predicate_pred2553_state22 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_13) and (cmp54_i_reg_4929_pp0_iter19_reg = ap_const_lv1_1));
                    ap_predicate_pred2560_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_12);
                    ap_predicate_pred2568_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_10);
                    ap_predicate_pred2585_state22 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_D));
                    ap_predicate_pred2595_state22 <= (((colorFormat_val_read_reg_4770 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_D)) or (not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_D) and (trunc_ln565_7_reg_4880_pp0_iter19_reg = ap_const_lv1_0)));
                    ap_predicate_pred2604_state22 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_D) and (trunc_ln565_7_reg_4880_pp0_iter19_reg = ap_const_lv1_1));
                    ap_predicate_pred2613_state22 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_5009_pp0_iter19_reg = ap_const_lv1_0));
                    ap_predicate_pred2619_state22 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_5009_pp0_iter19_reg = ap_const_lv1_0));
                    ap_predicate_pred2627_state22 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_5009_pp0_iter19_reg = ap_const_lv1_1));
                    ap_predicate_pred2633_state22 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_5009_pp0_iter19_reg = ap_const_lv1_1));
                    ap_predicate_pred2667_state22 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_0) and (patternId_val_read_reg_4795 = ap_const_lv8_8));
                    ap_predicate_pred2680_state22 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_0) and (patternId_val_read_reg_4795 = ap_const_lv8_7));
                    ap_predicate_pred2693_state22 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_0) and (patternId_val_read_reg_4795 = ap_const_lv8_6));
                    ap_predicate_pred2705_state22 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_0) and (patternId_val_read_reg_4795 = ap_const_lv8_5));
                    ap_predicate_pred2717_state22 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_0) and (patternId_val_read_reg_4795 = ap_const_lv8_4));
                    ap_predicate_pred2730_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_3);
                    ap_predicate_pred2831_state5 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4962_pp0_iter2_reg = ap_const_lv1_1));
                    ap_predicate_pred2841_state17 <= ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (icmp_ln1072_reg_4903_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2885_state17 <= ((patternId_val_read_reg_4795 = ap_const_lv8_B) and (icmp_ln1381_reg_4958_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2946_state17 <= ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (icmp_ln1072_reg_4903_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred2988_state17 <= ((patternId_val_read_reg_4795 = ap_const_lv8_F) and (icmp_ln1563_reg_4942_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred3004_state17 <= ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1072_reg_4903_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred3042_state17 <= ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1746_reg_4925_pp0_iter14_reg = ap_const_lv1_1));
                    ap_predicate_pred570_state20 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (or_ln1494_reg_5009_pp0_iter17_reg = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4876_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred575_state20 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (or_ln1494_reg_5009_pp0_iter17_reg = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4876_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred584_state20 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_8) and (icmp_ln565_reg_4876_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred593_state20 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_7) and (icmp_ln565_reg_4876_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred602_state20 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_6) and (icmp_ln565_reg_4876_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred611_state20 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_5) and (icmp_ln565_reg_4876_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred620_state20 <= (not((colorFormat_val_read_reg_4770 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4770 = ap_const_lv8_0)) and (patternId_val_read_reg_4795 = ap_const_lv8_4) and (icmp_ln565_reg_4876_pp0_iter17_reg = ap_const_lv1_0));
                    ap_predicate_pred629_state20 <= (patternId_val_read_reg_4795 = ap_const_lv8_F);
                    ap_predicate_pred629_state21 <= (patternId_val_read_reg_4795 = ap_const_lv8_F);
                    ap_predicate_pred629_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_F);
                    ap_predicate_pred634_state20 <= (patternId_val_read_reg_4795 = ap_const_lv8_B);
                    ap_predicate_pred634_state21 <= (patternId_val_read_reg_4795 = ap_const_lv8_B);
                    ap_predicate_pred634_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_B);
                    ap_predicate_pred640_state20 <= (patternId_val_read_reg_4795 = ap_const_lv8_9);
                    ap_predicate_pred640_state21 <= (patternId_val_read_reg_4795 = ap_const_lv8_9);
                    ap_predicate_pred640_state22 <= (patternId_val_read_reg_4795 = ap_const_lv8_9);
                    ap_predicate_pred648_state20 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_F));
                    ap_predicate_pred648_state21 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_F));
                    ap_predicate_pred648_state22 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_F));
                    ap_predicate_pred652_state20 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_B));
                    ap_predicate_pred652_state21 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_B));
                    ap_predicate_pred652_state22 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_B));
                    ap_predicate_pred657_state20 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_9));
                    ap_predicate_pred657_state21 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_9));
                    ap_predicate_pred657_state22 <= ((cmp2_i236_read_reg_4777 = ap_const_lv1_1) and (patternId_val_read_reg_4795 = ap_const_lv8_9));
                b_2_reg_5207 <= b_2_fu_3015_p3;
                b_2_reg_5207_pp0_iter19_reg <= b_2_reg_5207;
                b_2_reg_5207_pp0_iter20_reg <= b_2_reg_5207_pp0_iter19_reg;
                b_reg_5144 <= b_fu_2562_p3;
                b_reg_5144_pp0_iter16_reg <= b_reg_5144;
                b_reg_5144_pp0_iter17_reg <= b_reg_5144_pp0_iter16_reg;
                b_reg_5144_pp0_iter18_reg <= b_reg_5144_pp0_iter17_reg;
                cmp121_i_reg_4933_pp0_iter10_reg <= cmp121_i_reg_4933_pp0_iter9_reg;
                cmp121_i_reg_4933_pp0_iter11_reg <= cmp121_i_reg_4933_pp0_iter10_reg;
                cmp121_i_reg_4933_pp0_iter12_reg <= cmp121_i_reg_4933_pp0_iter11_reg;
                cmp121_i_reg_4933_pp0_iter13_reg <= cmp121_i_reg_4933_pp0_iter12_reg;
                cmp121_i_reg_4933_pp0_iter14_reg <= cmp121_i_reg_4933_pp0_iter13_reg;
                cmp121_i_reg_4933_pp0_iter15_reg <= cmp121_i_reg_4933_pp0_iter14_reg;
                cmp121_i_reg_4933_pp0_iter16_reg <= cmp121_i_reg_4933_pp0_iter15_reg;
                cmp121_i_reg_4933_pp0_iter17_reg <= cmp121_i_reg_4933_pp0_iter16_reg;
                cmp121_i_reg_4933_pp0_iter18_reg <= cmp121_i_reg_4933_pp0_iter17_reg;
                cmp121_i_reg_4933_pp0_iter19_reg <= cmp121_i_reg_4933_pp0_iter18_reg;
                cmp121_i_reg_4933_pp0_iter2_reg <= cmp121_i_reg_4933_pp0_iter1_reg;
                cmp121_i_reg_4933_pp0_iter3_reg <= cmp121_i_reg_4933_pp0_iter2_reg;
                cmp121_i_reg_4933_pp0_iter4_reg <= cmp121_i_reg_4933_pp0_iter3_reg;
                cmp121_i_reg_4933_pp0_iter5_reg <= cmp121_i_reg_4933_pp0_iter4_reg;
                cmp121_i_reg_4933_pp0_iter6_reg <= cmp121_i_reg_4933_pp0_iter5_reg;
                cmp121_i_reg_4933_pp0_iter7_reg <= cmp121_i_reg_4933_pp0_iter6_reg;
                cmp121_i_reg_4933_pp0_iter8_reg <= cmp121_i_reg_4933_pp0_iter7_reg;
                cmp121_i_reg_4933_pp0_iter9_reg <= cmp121_i_reg_4933_pp0_iter8_reg;
                cmp54_i_reg_4929_pp0_iter10_reg <= cmp54_i_reg_4929_pp0_iter9_reg;
                cmp54_i_reg_4929_pp0_iter11_reg <= cmp54_i_reg_4929_pp0_iter10_reg;
                cmp54_i_reg_4929_pp0_iter12_reg <= cmp54_i_reg_4929_pp0_iter11_reg;
                cmp54_i_reg_4929_pp0_iter13_reg <= cmp54_i_reg_4929_pp0_iter12_reg;
                cmp54_i_reg_4929_pp0_iter14_reg <= cmp54_i_reg_4929_pp0_iter13_reg;
                cmp54_i_reg_4929_pp0_iter15_reg <= cmp54_i_reg_4929_pp0_iter14_reg;
                cmp54_i_reg_4929_pp0_iter16_reg <= cmp54_i_reg_4929_pp0_iter15_reg;
                cmp54_i_reg_4929_pp0_iter17_reg <= cmp54_i_reg_4929_pp0_iter16_reg;
                cmp54_i_reg_4929_pp0_iter18_reg <= cmp54_i_reg_4929_pp0_iter17_reg;
                cmp54_i_reg_4929_pp0_iter19_reg <= cmp54_i_reg_4929_pp0_iter18_reg;
                cmp54_i_reg_4929_pp0_iter2_reg <= cmp54_i_reg_4929_pp0_iter1_reg;
                cmp54_i_reg_4929_pp0_iter3_reg <= cmp54_i_reg_4929_pp0_iter2_reg;
                cmp54_i_reg_4929_pp0_iter4_reg <= cmp54_i_reg_4929_pp0_iter3_reg;
                cmp54_i_reg_4929_pp0_iter5_reg <= cmp54_i_reg_4929_pp0_iter4_reg;
                cmp54_i_reg_4929_pp0_iter6_reg <= cmp54_i_reg_4929_pp0_iter5_reg;
                cmp54_i_reg_4929_pp0_iter7_reg <= cmp54_i_reg_4929_pp0_iter6_reg;
                cmp54_i_reg_4929_pp0_iter8_reg <= cmp54_i_reg_4929_pp0_iter7_reg;
                cmp54_i_reg_4929_pp0_iter9_reg <= cmp54_i_reg_4929_pp0_iter8_reg;
                g_2_reg_5320 <= g_2_fu_3177_p3;
                g_2_reg_5320_pp0_iter20_reg <= g_2_reg_5320;
                g_reg_5139 <= g_fu_2537_p3;
                g_reg_5139_pp0_iter16_reg <= g_reg_5139;
                g_reg_5139_pp0_iter17_reg <= g_reg_5139_pp0_iter16_reg;
                g_reg_5139_pp0_iter18_reg <= g_reg_5139_pp0_iter17_reg;
                icmp_ln1072_reg_4903_pp0_iter10_reg <= icmp_ln1072_reg_4903_pp0_iter9_reg;
                icmp_ln1072_reg_4903_pp0_iter11_reg <= icmp_ln1072_reg_4903_pp0_iter10_reg;
                icmp_ln1072_reg_4903_pp0_iter12_reg <= icmp_ln1072_reg_4903_pp0_iter11_reg;
                icmp_ln1072_reg_4903_pp0_iter13_reg <= icmp_ln1072_reg_4903_pp0_iter12_reg;
                icmp_ln1072_reg_4903_pp0_iter14_reg <= icmp_ln1072_reg_4903_pp0_iter13_reg;
                icmp_ln1072_reg_4903_pp0_iter15_reg <= icmp_ln1072_reg_4903_pp0_iter14_reg;
                icmp_ln1072_reg_4903_pp0_iter16_reg <= icmp_ln1072_reg_4903_pp0_iter15_reg;
                icmp_ln1072_reg_4903_pp0_iter17_reg <= icmp_ln1072_reg_4903_pp0_iter16_reg;
                icmp_ln1072_reg_4903_pp0_iter18_reg <= icmp_ln1072_reg_4903_pp0_iter17_reg;
                icmp_ln1072_reg_4903_pp0_iter19_reg <= icmp_ln1072_reg_4903_pp0_iter18_reg;
                icmp_ln1072_reg_4903_pp0_iter20_reg <= icmp_ln1072_reg_4903_pp0_iter19_reg;
                icmp_ln1072_reg_4903_pp0_iter2_reg <= icmp_ln1072_reg_4903_pp0_iter1_reg;
                icmp_ln1072_reg_4903_pp0_iter3_reg <= icmp_ln1072_reg_4903_pp0_iter2_reg;
                icmp_ln1072_reg_4903_pp0_iter4_reg <= icmp_ln1072_reg_4903_pp0_iter3_reg;
                icmp_ln1072_reg_4903_pp0_iter5_reg <= icmp_ln1072_reg_4903_pp0_iter4_reg;
                icmp_ln1072_reg_4903_pp0_iter6_reg <= icmp_ln1072_reg_4903_pp0_iter5_reg;
                icmp_ln1072_reg_4903_pp0_iter7_reg <= icmp_ln1072_reg_4903_pp0_iter6_reg;
                icmp_ln1072_reg_4903_pp0_iter8_reg <= icmp_ln1072_reg_4903_pp0_iter7_reg;
                icmp_ln1072_reg_4903_pp0_iter9_reg <= icmp_ln1072_reg_4903_pp0_iter8_reg;
                icmp_ln1095_reg_4970_pp0_iter10_reg <= icmp_ln1095_reg_4970_pp0_iter9_reg;
                icmp_ln1095_reg_4970_pp0_iter11_reg <= icmp_ln1095_reg_4970_pp0_iter10_reg;
                icmp_ln1095_reg_4970_pp0_iter12_reg <= icmp_ln1095_reg_4970_pp0_iter11_reg;
                icmp_ln1095_reg_4970_pp0_iter13_reg <= icmp_ln1095_reg_4970_pp0_iter12_reg;
                icmp_ln1095_reg_4970_pp0_iter14_reg <= icmp_ln1095_reg_4970_pp0_iter13_reg;
                icmp_ln1095_reg_4970_pp0_iter15_reg <= icmp_ln1095_reg_4970_pp0_iter14_reg;
                icmp_ln1095_reg_4970_pp0_iter16_reg <= icmp_ln1095_reg_4970_pp0_iter15_reg;
                icmp_ln1095_reg_4970_pp0_iter17_reg <= icmp_ln1095_reg_4970_pp0_iter16_reg;
                icmp_ln1095_reg_4970_pp0_iter18_reg <= icmp_ln1095_reg_4970_pp0_iter17_reg;
                icmp_ln1095_reg_4970_pp0_iter2_reg <= icmp_ln1095_reg_4970_pp0_iter1_reg;
                icmp_ln1095_reg_4970_pp0_iter3_reg <= icmp_ln1095_reg_4970_pp0_iter2_reg;
                icmp_ln1095_reg_4970_pp0_iter4_reg <= icmp_ln1095_reg_4970_pp0_iter3_reg;
                icmp_ln1095_reg_4970_pp0_iter5_reg <= icmp_ln1095_reg_4970_pp0_iter4_reg;
                icmp_ln1095_reg_4970_pp0_iter6_reg <= icmp_ln1095_reg_4970_pp0_iter5_reg;
                icmp_ln1095_reg_4970_pp0_iter7_reg <= icmp_ln1095_reg_4970_pp0_iter6_reg;
                icmp_ln1095_reg_4970_pp0_iter8_reg <= icmp_ln1095_reg_4970_pp0_iter7_reg;
                icmp_ln1095_reg_4970_pp0_iter9_reg <= icmp_ln1095_reg_4970_pp0_iter8_reg;
                icmp_ln1250_reg_5005_pp0_iter10_reg <= icmp_ln1250_reg_5005_pp0_iter9_reg;
                icmp_ln1250_reg_5005_pp0_iter11_reg <= icmp_ln1250_reg_5005_pp0_iter10_reg;
                icmp_ln1250_reg_5005_pp0_iter12_reg <= icmp_ln1250_reg_5005_pp0_iter11_reg;
                icmp_ln1250_reg_5005_pp0_iter13_reg <= icmp_ln1250_reg_5005_pp0_iter12_reg;
                icmp_ln1250_reg_5005_pp0_iter14_reg <= icmp_ln1250_reg_5005_pp0_iter13_reg;
                icmp_ln1250_reg_5005_pp0_iter15_reg <= icmp_ln1250_reg_5005_pp0_iter14_reg;
                icmp_ln1250_reg_5005_pp0_iter16_reg <= icmp_ln1250_reg_5005_pp0_iter15_reg;
                icmp_ln1250_reg_5005_pp0_iter2_reg <= icmp_ln1250_reg_5005;
                icmp_ln1250_reg_5005_pp0_iter3_reg <= icmp_ln1250_reg_5005_pp0_iter2_reg;
                icmp_ln1250_reg_5005_pp0_iter4_reg <= icmp_ln1250_reg_5005_pp0_iter3_reg;
                icmp_ln1250_reg_5005_pp0_iter5_reg <= icmp_ln1250_reg_5005_pp0_iter4_reg;
                icmp_ln1250_reg_5005_pp0_iter6_reg <= icmp_ln1250_reg_5005_pp0_iter5_reg;
                icmp_ln1250_reg_5005_pp0_iter7_reg <= icmp_ln1250_reg_5005_pp0_iter6_reg;
                icmp_ln1250_reg_5005_pp0_iter8_reg <= icmp_ln1250_reg_5005_pp0_iter7_reg;
                icmp_ln1250_reg_5005_pp0_iter9_reg <= icmp_ln1250_reg_5005_pp0_iter8_reg;
                icmp_ln1330_reg_4962_pp0_iter2_reg <= icmp_ln1330_reg_4962_pp0_iter1_reg;
                icmp_ln1330_reg_4962_pp0_iter3_reg <= icmp_ln1330_reg_4962_pp0_iter2_reg;
                icmp_ln1381_reg_4958_pp0_iter10_reg <= icmp_ln1381_reg_4958_pp0_iter9_reg;
                icmp_ln1381_reg_4958_pp0_iter11_reg <= icmp_ln1381_reg_4958_pp0_iter10_reg;
                icmp_ln1381_reg_4958_pp0_iter12_reg <= icmp_ln1381_reg_4958_pp0_iter11_reg;
                icmp_ln1381_reg_4958_pp0_iter13_reg <= icmp_ln1381_reg_4958_pp0_iter12_reg;
                icmp_ln1381_reg_4958_pp0_iter14_reg <= icmp_ln1381_reg_4958_pp0_iter13_reg;
                icmp_ln1381_reg_4958_pp0_iter15_reg <= icmp_ln1381_reg_4958_pp0_iter14_reg;
                icmp_ln1381_reg_4958_pp0_iter2_reg <= icmp_ln1381_reg_4958_pp0_iter1_reg;
                icmp_ln1381_reg_4958_pp0_iter3_reg <= icmp_ln1381_reg_4958_pp0_iter2_reg;
                icmp_ln1381_reg_4958_pp0_iter4_reg <= icmp_ln1381_reg_4958_pp0_iter3_reg;
                icmp_ln1381_reg_4958_pp0_iter5_reg <= icmp_ln1381_reg_4958_pp0_iter4_reg;
                icmp_ln1381_reg_4958_pp0_iter6_reg <= icmp_ln1381_reg_4958_pp0_iter5_reg;
                icmp_ln1381_reg_4958_pp0_iter7_reg <= icmp_ln1381_reg_4958_pp0_iter6_reg;
                icmp_ln1381_reg_4958_pp0_iter8_reg <= icmp_ln1381_reg_4958_pp0_iter7_reg;
                icmp_ln1381_reg_4958_pp0_iter9_reg <= icmp_ln1381_reg_4958_pp0_iter8_reg;
                icmp_ln1405_reg_5001_pp0_iter10_reg <= icmp_ln1405_reg_5001_pp0_iter9_reg;
                icmp_ln1405_reg_5001_pp0_iter11_reg <= icmp_ln1405_reg_5001_pp0_iter10_reg;
                icmp_ln1405_reg_5001_pp0_iter12_reg <= icmp_ln1405_reg_5001_pp0_iter11_reg;
                icmp_ln1405_reg_5001_pp0_iter13_reg <= icmp_ln1405_reg_5001_pp0_iter12_reg;
                icmp_ln1405_reg_5001_pp0_iter14_reg <= icmp_ln1405_reg_5001_pp0_iter13_reg;
                icmp_ln1405_reg_5001_pp0_iter15_reg <= icmp_ln1405_reg_5001_pp0_iter14_reg;
                icmp_ln1405_reg_5001_pp0_iter2_reg <= icmp_ln1405_reg_5001;
                icmp_ln1405_reg_5001_pp0_iter3_reg <= icmp_ln1405_reg_5001_pp0_iter2_reg;
                icmp_ln1405_reg_5001_pp0_iter4_reg <= icmp_ln1405_reg_5001_pp0_iter3_reg;
                icmp_ln1405_reg_5001_pp0_iter5_reg <= icmp_ln1405_reg_5001_pp0_iter4_reg;
                icmp_ln1405_reg_5001_pp0_iter6_reg <= icmp_ln1405_reg_5001_pp0_iter5_reg;
                icmp_ln1405_reg_5001_pp0_iter7_reg <= icmp_ln1405_reg_5001_pp0_iter6_reg;
                icmp_ln1405_reg_5001_pp0_iter8_reg <= icmp_ln1405_reg_5001_pp0_iter7_reg;
                icmp_ln1405_reg_5001_pp0_iter9_reg <= icmp_ln1405_reg_5001_pp0_iter8_reg;
                icmp_ln1563_reg_4942_pp0_iter10_reg <= icmp_ln1563_reg_4942_pp0_iter9_reg;
                icmp_ln1563_reg_4942_pp0_iter11_reg <= icmp_ln1563_reg_4942_pp0_iter10_reg;
                icmp_ln1563_reg_4942_pp0_iter12_reg <= icmp_ln1563_reg_4942_pp0_iter11_reg;
                icmp_ln1563_reg_4942_pp0_iter13_reg <= icmp_ln1563_reg_4942_pp0_iter12_reg;
                icmp_ln1563_reg_4942_pp0_iter14_reg <= icmp_ln1563_reg_4942_pp0_iter13_reg;
                icmp_ln1563_reg_4942_pp0_iter15_reg <= icmp_ln1563_reg_4942_pp0_iter14_reg;
                icmp_ln1563_reg_4942_pp0_iter2_reg <= icmp_ln1563_reg_4942_pp0_iter1_reg;
                icmp_ln1563_reg_4942_pp0_iter3_reg <= icmp_ln1563_reg_4942_pp0_iter2_reg;
                icmp_ln1563_reg_4942_pp0_iter4_reg <= icmp_ln1563_reg_4942_pp0_iter3_reg;
                icmp_ln1563_reg_4942_pp0_iter5_reg <= icmp_ln1563_reg_4942_pp0_iter4_reg;
                icmp_ln1563_reg_4942_pp0_iter6_reg <= icmp_ln1563_reg_4942_pp0_iter5_reg;
                icmp_ln1563_reg_4942_pp0_iter7_reg <= icmp_ln1563_reg_4942_pp0_iter6_reg;
                icmp_ln1563_reg_4942_pp0_iter8_reg <= icmp_ln1563_reg_4942_pp0_iter7_reg;
                icmp_ln1563_reg_4942_pp0_iter9_reg <= icmp_ln1563_reg_4942_pp0_iter8_reg;
                icmp_ln1586_reg_4982_pp0_iter10_reg <= icmp_ln1586_reg_4982_pp0_iter9_reg;
                icmp_ln1586_reg_4982_pp0_iter11_reg <= icmp_ln1586_reg_4982_pp0_iter10_reg;
                icmp_ln1586_reg_4982_pp0_iter12_reg <= icmp_ln1586_reg_4982_pp0_iter11_reg;
                icmp_ln1586_reg_4982_pp0_iter13_reg <= icmp_ln1586_reg_4982_pp0_iter12_reg;
                icmp_ln1586_reg_4982_pp0_iter14_reg <= icmp_ln1586_reg_4982_pp0_iter13_reg;
                icmp_ln1586_reg_4982_pp0_iter15_reg <= icmp_ln1586_reg_4982_pp0_iter14_reg;
                icmp_ln1586_reg_4982_pp0_iter2_reg <= icmp_ln1586_reg_4982;
                icmp_ln1586_reg_4982_pp0_iter3_reg <= icmp_ln1586_reg_4982_pp0_iter2_reg;
                icmp_ln1586_reg_4982_pp0_iter4_reg <= icmp_ln1586_reg_4982_pp0_iter3_reg;
                icmp_ln1586_reg_4982_pp0_iter5_reg <= icmp_ln1586_reg_4982_pp0_iter4_reg;
                icmp_ln1586_reg_4982_pp0_iter6_reg <= icmp_ln1586_reg_4982_pp0_iter5_reg;
                icmp_ln1586_reg_4982_pp0_iter7_reg <= icmp_ln1586_reg_4982_pp0_iter6_reg;
                icmp_ln1586_reg_4982_pp0_iter8_reg <= icmp_ln1586_reg_4982_pp0_iter7_reg;
                icmp_ln1586_reg_4982_pp0_iter9_reg <= icmp_ln1586_reg_4982_pp0_iter8_reg;
                icmp_ln1629_reg_4937_pp0_iter10_reg <= icmp_ln1629_reg_4937_pp0_iter9_reg;
                icmp_ln1629_reg_4937_pp0_iter11_reg <= icmp_ln1629_reg_4937_pp0_iter10_reg;
                icmp_ln1629_reg_4937_pp0_iter12_reg <= icmp_ln1629_reg_4937_pp0_iter11_reg;
                icmp_ln1629_reg_4937_pp0_iter13_reg <= icmp_ln1629_reg_4937_pp0_iter12_reg;
                icmp_ln1629_reg_4937_pp0_iter14_reg <= icmp_ln1629_reg_4937_pp0_iter13_reg;
                icmp_ln1629_reg_4937_pp0_iter15_reg <= icmp_ln1629_reg_4937_pp0_iter14_reg;
                icmp_ln1629_reg_4937_pp0_iter16_reg <= icmp_ln1629_reg_4937_pp0_iter15_reg;
                icmp_ln1629_reg_4937_pp0_iter17_reg <= icmp_ln1629_reg_4937_pp0_iter16_reg;
                icmp_ln1629_reg_4937_pp0_iter18_reg <= icmp_ln1629_reg_4937_pp0_iter17_reg;
                icmp_ln1629_reg_4937_pp0_iter19_reg <= icmp_ln1629_reg_4937_pp0_iter18_reg;
                icmp_ln1629_reg_4937_pp0_iter20_reg <= icmp_ln1629_reg_4937_pp0_iter19_reg;
                icmp_ln1629_reg_4937_pp0_iter2_reg <= icmp_ln1629_reg_4937_pp0_iter1_reg;
                icmp_ln1629_reg_4937_pp0_iter3_reg <= icmp_ln1629_reg_4937_pp0_iter2_reg;
                icmp_ln1629_reg_4937_pp0_iter4_reg <= icmp_ln1629_reg_4937_pp0_iter3_reg;
                icmp_ln1629_reg_4937_pp0_iter5_reg <= icmp_ln1629_reg_4937_pp0_iter4_reg;
                icmp_ln1629_reg_4937_pp0_iter6_reg <= icmp_ln1629_reg_4937_pp0_iter5_reg;
                icmp_ln1629_reg_4937_pp0_iter7_reg <= icmp_ln1629_reg_4937_pp0_iter6_reg;
                icmp_ln1629_reg_4937_pp0_iter8_reg <= icmp_ln1629_reg_4937_pp0_iter7_reg;
                icmp_ln1629_reg_4937_pp0_iter9_reg <= icmp_ln1629_reg_4937_pp0_iter8_reg;
                icmp_ln1637_2_reg_5463 <= icmp_ln1637_2_fu_3259_p2;
                icmp_ln1637_reg_5457 <= icmp_ln1637_fu_3254_p2;
                icmp_ln1746_reg_4925_pp0_iter10_reg <= icmp_ln1746_reg_4925_pp0_iter9_reg;
                icmp_ln1746_reg_4925_pp0_iter11_reg <= icmp_ln1746_reg_4925_pp0_iter10_reg;
                icmp_ln1746_reg_4925_pp0_iter12_reg <= icmp_ln1746_reg_4925_pp0_iter11_reg;
                icmp_ln1746_reg_4925_pp0_iter13_reg <= icmp_ln1746_reg_4925_pp0_iter12_reg;
                icmp_ln1746_reg_4925_pp0_iter14_reg <= icmp_ln1746_reg_4925_pp0_iter13_reg;
                icmp_ln1746_reg_4925_pp0_iter15_reg <= icmp_ln1746_reg_4925_pp0_iter14_reg;
                icmp_ln1746_reg_4925_pp0_iter2_reg <= icmp_ln1746_reg_4925_pp0_iter1_reg;
                icmp_ln1746_reg_4925_pp0_iter3_reg <= icmp_ln1746_reg_4925_pp0_iter2_reg;
                icmp_ln1746_reg_4925_pp0_iter4_reg <= icmp_ln1746_reg_4925_pp0_iter3_reg;
                icmp_ln1746_reg_4925_pp0_iter5_reg <= icmp_ln1746_reg_4925_pp0_iter4_reg;
                icmp_ln1746_reg_4925_pp0_iter6_reg <= icmp_ln1746_reg_4925_pp0_iter5_reg;
                icmp_ln1746_reg_4925_pp0_iter7_reg <= icmp_ln1746_reg_4925_pp0_iter6_reg;
                icmp_ln1746_reg_4925_pp0_iter8_reg <= icmp_ln1746_reg_4925_pp0_iter7_reg;
                icmp_ln1746_reg_4925_pp0_iter9_reg <= icmp_ln1746_reg_4925_pp0_iter8_reg;
                icmp_ln565_reg_4876_pp0_iter10_reg <= icmp_ln565_reg_4876_pp0_iter9_reg;
                icmp_ln565_reg_4876_pp0_iter11_reg <= icmp_ln565_reg_4876_pp0_iter10_reg;
                icmp_ln565_reg_4876_pp0_iter12_reg <= icmp_ln565_reg_4876_pp0_iter11_reg;
                icmp_ln565_reg_4876_pp0_iter13_reg <= icmp_ln565_reg_4876_pp0_iter12_reg;
                icmp_ln565_reg_4876_pp0_iter14_reg <= icmp_ln565_reg_4876_pp0_iter13_reg;
                icmp_ln565_reg_4876_pp0_iter15_reg <= icmp_ln565_reg_4876_pp0_iter14_reg;
                icmp_ln565_reg_4876_pp0_iter16_reg <= icmp_ln565_reg_4876_pp0_iter15_reg;
                icmp_ln565_reg_4876_pp0_iter17_reg <= icmp_ln565_reg_4876_pp0_iter16_reg;
                icmp_ln565_reg_4876_pp0_iter18_reg <= icmp_ln565_reg_4876_pp0_iter17_reg;
                icmp_ln565_reg_4876_pp0_iter19_reg <= icmp_ln565_reg_4876_pp0_iter18_reg;
                icmp_ln565_reg_4876_pp0_iter20_reg <= icmp_ln565_reg_4876_pp0_iter19_reg;
                icmp_ln565_reg_4876_pp0_iter2_reg <= icmp_ln565_reg_4876_pp0_iter1_reg;
                icmp_ln565_reg_4876_pp0_iter3_reg <= icmp_ln565_reg_4876_pp0_iter2_reg;
                icmp_ln565_reg_4876_pp0_iter4_reg <= icmp_ln565_reg_4876_pp0_iter3_reg;
                icmp_ln565_reg_4876_pp0_iter5_reg <= icmp_ln565_reg_4876_pp0_iter4_reg;
                icmp_ln565_reg_4876_pp0_iter6_reg <= icmp_ln565_reg_4876_pp0_iter5_reg;
                icmp_ln565_reg_4876_pp0_iter7_reg <= icmp_ln565_reg_4876_pp0_iter6_reg;
                icmp_ln565_reg_4876_pp0_iter8_reg <= icmp_ln565_reg_4876_pp0_iter7_reg;
                icmp_ln565_reg_4876_pp0_iter9_reg <= icmp_ln565_reg_4876_pp0_iter8_reg;
                lshr_ln3_reg_5023 <= lshr_ln3_fu_2261_p1(15 downto 5);
                lshr_ln3_reg_5023_pp0_iter10_reg <= lshr_ln3_reg_5023_pp0_iter9_reg;
                lshr_ln3_reg_5023_pp0_iter11_reg <= lshr_ln3_reg_5023_pp0_iter10_reg;
                lshr_ln3_reg_5023_pp0_iter12_reg <= lshr_ln3_reg_5023_pp0_iter11_reg;
                lshr_ln3_reg_5023_pp0_iter13_reg <= lshr_ln3_reg_5023_pp0_iter12_reg;
                lshr_ln3_reg_5023_pp0_iter14_reg <= lshr_ln3_reg_5023_pp0_iter13_reg;
                lshr_ln3_reg_5023_pp0_iter15_reg <= lshr_ln3_reg_5023_pp0_iter14_reg;
                lshr_ln3_reg_5023_pp0_iter16_reg <= lshr_ln3_reg_5023_pp0_iter15_reg;
                lshr_ln3_reg_5023_pp0_iter8_reg <= lshr_ln3_reg_5023;
                lshr_ln3_reg_5023_pp0_iter9_reg <= lshr_ln3_reg_5023_pp0_iter8_reg;
                mul_ln1356_reg_5356 <= mul_ln1356_fu_3196_p2;
                or_ln1494_reg_5009 <= or_ln1494_fu_2153_p2;
                or_ln1494_reg_5009_pp0_iter10_reg <= or_ln1494_reg_5009_pp0_iter9_reg;
                or_ln1494_reg_5009_pp0_iter11_reg <= or_ln1494_reg_5009_pp0_iter10_reg;
                or_ln1494_reg_5009_pp0_iter12_reg <= or_ln1494_reg_5009_pp0_iter11_reg;
                or_ln1494_reg_5009_pp0_iter13_reg <= or_ln1494_reg_5009_pp0_iter12_reg;
                or_ln1494_reg_5009_pp0_iter14_reg <= or_ln1494_reg_5009_pp0_iter13_reg;
                or_ln1494_reg_5009_pp0_iter15_reg <= or_ln1494_reg_5009_pp0_iter14_reg;
                or_ln1494_reg_5009_pp0_iter16_reg <= or_ln1494_reg_5009_pp0_iter15_reg;
                or_ln1494_reg_5009_pp0_iter17_reg <= or_ln1494_reg_5009_pp0_iter16_reg;
                or_ln1494_reg_5009_pp0_iter18_reg <= or_ln1494_reg_5009_pp0_iter17_reg;
                or_ln1494_reg_5009_pp0_iter19_reg <= or_ln1494_reg_5009_pp0_iter18_reg;
                or_ln1494_reg_5009_pp0_iter3_reg <= or_ln1494_reg_5009;
                or_ln1494_reg_5009_pp0_iter4_reg <= or_ln1494_reg_5009_pp0_iter3_reg;
                or_ln1494_reg_5009_pp0_iter5_reg <= or_ln1494_reg_5009_pp0_iter4_reg;
                or_ln1494_reg_5009_pp0_iter6_reg <= or_ln1494_reg_5009_pp0_iter5_reg;
                or_ln1494_reg_5009_pp0_iter7_reg <= or_ln1494_reg_5009_pp0_iter6_reg;
                or_ln1494_reg_5009_pp0_iter8_reg <= or_ln1494_reg_5009_pp0_iter7_reg;
                or_ln1494_reg_5009_pp0_iter9_reg <= or_ln1494_reg_5009_pp0_iter8_reg;
                phi_ln1260_reg_5517 <= phi_ln1260_fu_3457_p3;
                phi_ln1418_reg_5501 <= phi_ln1418_fu_3359_p3;
                phi_ln1599_reg_5469 <= phi_ln1599_fu_3268_p3;
                pix_10_reg_5432 <= DPtpgBarSelRgb_CEA_g_q0;
                pix_11_reg_5437 <= DPtpgBarSelRgb_CEA_b_q0;
                pix_12_reg_5412 <= DPtpgBarSelYuv_601_y_q0;
                pix_13_reg_5422 <= pix_13_fu_3246_p3;
                pix_14_reg_5417 <= DPtpgBarSelYuv_601_v_q0;
                pix_15_reg_5397 <= DPtpgBarSelYuv_709_y_q0;
                pix_16_reg_5407 <= pix_16_fu_3238_p3;
                pix_17_reg_5402 <= DPtpgBarSelYuv_709_v_q0;
                pix_6_reg_5442 <= DPtpgBarSelRgb_VESA_r_q0;
                pix_7_reg_5447 <= DPtpgBarSelRgb_VESA_g_q0;
                pix_8_reg_5452 <= DPtpgBarSelRgb_VESA_b_q0;
                pix_9_reg_5427 <= DPtpgBarSelRgb_CEA_r_q0;
                r_2_reg_5484 <= r_2_fu_3339_p3;
                r_reg_5133 <= r_fu_2512_p3;
                r_reg_5133_pp0_iter16_reg <= r_reg_5133;
                r_reg_5133_pp0_iter17_reg <= r_reg_5133_pp0_iter16_reg;
                r_reg_5133_pp0_iter18_reg <= r_reg_5133_pp0_iter17_reg;
                r_reg_5133_pp0_iter19_reg <= r_reg_5133_pp0_iter18_reg;
                select_ln565_1_reg_5506 <= select_ln565_1_fu_3394_p3;
                select_ln565_2_reg_5474 <= select_ln565_2_fu_3303_p3;
                select_ln565_reg_5522 <= select_ln565_fu_3492_p3;
                tmp_10_reg_5033 <= mul_ln1285_fu_2292_p2(22 downto 14);
                tmp_17_reg_5038 <= mul_ln1289_fu_2311_p2(22 downto 14);
                tmp_3_reg_5123 <= tmp_3_fu_2419_p13;
                tmp_4_reg_5128 <= tmp_4_fu_2467_p13;
                tmp_8_reg_5028 <= mul_ln1281_fu_2273_p2(22 downto 14);
                tmp_reg_5118 <= tmp_fu_2371_p13;
                tpgSinTableArray_load_reg_5220 <= tpgSinTableArray_q0;
                trunc_ln1356_reg_5362 <= trunc_ln1356_fu_3202_p1;
                trunc_ln565_11_reg_4897_pp0_iter10_reg <= trunc_ln565_11_reg_4897_pp0_iter9_reg;
                trunc_ln565_11_reg_4897_pp0_iter11_reg <= trunc_ln565_11_reg_4897_pp0_iter10_reg;
                trunc_ln565_11_reg_4897_pp0_iter2_reg <= trunc_ln565_11_reg_4897_pp0_iter1_reg;
                trunc_ln565_11_reg_4897_pp0_iter3_reg <= trunc_ln565_11_reg_4897_pp0_iter2_reg;
                trunc_ln565_11_reg_4897_pp0_iter4_reg <= trunc_ln565_11_reg_4897_pp0_iter3_reg;
                trunc_ln565_11_reg_4897_pp0_iter5_reg <= trunc_ln565_11_reg_4897_pp0_iter4_reg;
                trunc_ln565_11_reg_4897_pp0_iter6_reg <= trunc_ln565_11_reg_4897_pp0_iter5_reg;
                trunc_ln565_11_reg_4897_pp0_iter7_reg <= trunc_ln565_11_reg_4897_pp0_iter6_reg;
                trunc_ln565_11_reg_4897_pp0_iter8_reg <= trunc_ln565_11_reg_4897_pp0_iter7_reg;
                trunc_ln565_11_reg_4897_pp0_iter9_reg <= trunc_ln565_11_reg_4897_pp0_iter8_reg;
                trunc_ln565_7_reg_4880_pp0_iter10_reg <= trunc_ln565_7_reg_4880_pp0_iter9_reg;
                trunc_ln565_7_reg_4880_pp0_iter11_reg <= trunc_ln565_7_reg_4880_pp0_iter10_reg;
                trunc_ln565_7_reg_4880_pp0_iter12_reg <= trunc_ln565_7_reg_4880_pp0_iter11_reg;
                trunc_ln565_7_reg_4880_pp0_iter13_reg <= trunc_ln565_7_reg_4880_pp0_iter12_reg;
                trunc_ln565_7_reg_4880_pp0_iter14_reg <= trunc_ln565_7_reg_4880_pp0_iter13_reg;
                trunc_ln565_7_reg_4880_pp0_iter15_reg <= trunc_ln565_7_reg_4880_pp0_iter14_reg;
                trunc_ln565_7_reg_4880_pp0_iter16_reg <= trunc_ln565_7_reg_4880_pp0_iter15_reg;
                trunc_ln565_7_reg_4880_pp0_iter17_reg <= trunc_ln565_7_reg_4880_pp0_iter16_reg;
                trunc_ln565_7_reg_4880_pp0_iter18_reg <= trunc_ln565_7_reg_4880_pp0_iter17_reg;
                trunc_ln565_7_reg_4880_pp0_iter19_reg <= trunc_ln565_7_reg_4880_pp0_iter18_reg;
                trunc_ln565_7_reg_4880_pp0_iter20_reg <= trunc_ln565_7_reg_4880_pp0_iter19_reg;
                trunc_ln565_7_reg_4880_pp0_iter2_reg <= trunc_ln565_7_reg_4880_pp0_iter1_reg;
                trunc_ln565_7_reg_4880_pp0_iter3_reg <= trunc_ln565_7_reg_4880_pp0_iter2_reg;
                trunc_ln565_7_reg_4880_pp0_iter4_reg <= trunc_ln565_7_reg_4880_pp0_iter3_reg;
                trunc_ln565_7_reg_4880_pp0_iter5_reg <= trunc_ln565_7_reg_4880_pp0_iter4_reg;
                trunc_ln565_7_reg_4880_pp0_iter6_reg <= trunc_ln565_7_reg_4880_pp0_iter5_reg;
                trunc_ln565_7_reg_4880_pp0_iter7_reg <= trunc_ln565_7_reg_4880_pp0_iter6_reg;
                trunc_ln565_7_reg_4880_pp0_iter8_reg <= trunc_ln565_7_reg_4880_pp0_iter7_reg;
                trunc_ln565_7_reg_4880_pp0_iter9_reg <= trunc_ln565_7_reg_4880_pp0_iter8_reg;
                    zext_ln1302_1_reg_5157(7 downto 0) <= zext_ln1302_1_fu_2574_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln549_1_reg_4919 <= add_ln549_1_fu_1631_p2;
                add_ln549_1_reg_4919_pp0_iter1_reg <= add_ln549_1_reg_4919;
                add_ln549_reg_4913 <= add_ln549_fu_1625_p2;
                add_ln549_reg_4913_pp0_iter1_reg <= add_ln549_reg_4913;
                and_ln1337_reg_4966 <= and_ln1337_fu_1811_p2;
                and_ln1337_reg_4966_pp0_iter1_reg <= and_ln1337_reg_4966;
                and_ln1386_reg_4997 <= and_ln1386_fu_2054_p2;
                and_ln1449_reg_4950 <= and_ln1449_fu_1739_p2;
                and_ln1568_reg_4978 <= and_ln1568_fu_1886_p2;
                and_ln1751_reg_4974 <= and_ln1751_fu_1850_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    barWidth_cast_cast_reg_4848(10 downto 0) <= barWidth_cast_cast_fu_1535_p1(10 downto 0);
                cmp121_i_reg_4933 <= cmp121_i_fu_1661_p2;
                cmp121_i_reg_4933_pp0_iter1_reg <= cmp121_i_reg_4933;
                cmp54_i_reg_4929 <= cmp54_i_fu_1655_p2;
                cmp54_i_reg_4929_pp0_iter1_reg <= cmp54_i_reg_4929;
                    conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4858(4 downto 0) <= conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1547_p1(4 downto 0);
                    conv2_i_i_i248_cast_cast_cast_reg_4870(4 downto 0) <= conv2_i_i_i248_cast_cast_cast_fu_1559_p1(4 downto 0);
                conv2_i_i_i_cast_cast_reg_4864 <= conv2_i_i_i_cast_cast_fu_1551_p3;
                icmp_ln1072_reg_4903 <= icmp_ln1072_fu_1619_p2;
                icmp_ln1072_reg_4903_pp0_iter1_reg <= icmp_ln1072_reg_4903;
                icmp_ln1095_reg_4970 <= icmp_ln1095_fu_1829_p2;
                icmp_ln1095_reg_4970_pp0_iter1_reg <= icmp_ln1095_reg_4970;
                icmp_ln1250_reg_5005 <= icmp_ln1250_fu_2123_p2;
                icmp_ln1330_reg_4962 <= icmp_ln1330_fu_1805_p2;
                icmp_ln1330_reg_4962_pp0_iter1_reg <= icmp_ln1330_reg_4962;
                icmp_ln1381_reg_4958 <= icmp_ln1381_fu_1781_p2;
                icmp_ln1381_reg_4958_pp0_iter1_reg <= icmp_ln1381_reg_4958;
                icmp_ln1405_reg_5001 <= icmp_ln1405_fu_2081_p2;
                icmp_ln1449_reg_4946 <= icmp_ln1449_fu_1721_p2;
                icmp_ln1473_reg_4954 <= icmp_ln1473_fu_1757_p2;
                icmp_ln1563_reg_4942 <= icmp_ln1563_fu_1679_p2;
                icmp_ln1563_reg_4942_pp0_iter1_reg <= icmp_ln1563_reg_4942;
                icmp_ln1586_reg_4982 <= icmp_ln1586_fu_1913_p2;
                icmp_ln1629_reg_4937 <= icmp_ln1629_fu_1667_p2;
                icmp_ln1629_reg_4937_pp0_iter1_reg <= icmp_ln1629_reg_4937;
                icmp_ln1746_reg_4925 <= icmp_ln1746_fu_1643_p2;
                icmp_ln1746_reg_4925_pp0_iter1_reg <= icmp_ln1746_reg_4925;
                icmp_ln565_reg_4876 <= icmp_ln565_fu_1591_p2;
                icmp_ln565_reg_4876_pp0_iter1_reg <= icmp_ln565_reg_4876;
                trunc_ln565_11_reg_4897 <= trunc_ln565_11_fu_1615_p1;
                trunc_ln565_11_reg_4897_pp0_iter1_reg <= trunc_ln565_11_reg_4897;
                trunc_ln565_7_reg_4880 <= trunc_ln565_7_fu_1603_p1;
                trunc_ln565_7_reg_4880_pp0_iter1_reg <= trunc_ln565_7_reg_4880;
                    zext_ln1084_cast_reg_4853(7 downto 0) <= zext_ln1084_cast_fu_1539_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter17_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter17_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter17_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter17_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter17_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter17_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter17_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter18_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter19_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter18_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter19_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter18_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter19_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter18_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter19_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter18_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter19_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter18_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter19_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter18_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter2_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter2_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1432;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_phi_ln1144_reg_1476 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1476;
                ap_phi_reg_pp0_iter9_phi_ln1165_reg_1465 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1465;
                ap_phi_reg_pp0_iter9_phi_ln1186_reg_1454 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1454;
                ap_phi_reg_pp0_iter9_phi_ln1207_reg_1443 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1443;
                ap_phi_reg_pp0_iter9_phi_ln1228_reg_1432 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1432;
                ap_phi_reg_pp0_iter9_phi_ln1504_reg_1421 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1421;
                ap_phi_reg_pp0_iter9_phi_ln1519_reg_1410 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2568_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie <= lfsr_b_1_fu_3905_p3;
                gSerie <= lfsr_g_1_fu_3869_p3;
                rSerie <= lfsr_r_1_fu_3833_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred640_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred634_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred629_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_1515 <= tpgBarSelYuv_v_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred657_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred652_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred648_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_1519 <= tpgBarSelRgb_b_q0;
            end if;
        end if;
    end process;
    barWidth_cast_cast_reg_4848(11) <= '0';
    zext_ln1084_cast_reg_4853(15 downto 8) <= "00000000";
    conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4858(7 downto 5) <= "000";
    conv2_i_i_i248_cast_cast_cast_reg_4870(7 downto 5) <= "000";
    zext_ln1302_1_reg_5157(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1784_fu_2930_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1784_1_fu_3098_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1084_fu_4520_p2 <= std_logic_vector(unsigned(select_ln1072_fu_4507_p3) + unsigned(ap_const_lv8_1));
    add_ln1101_fu_3525_p2 <= std_logic_vector(unsigned(trunc_ln565_9_fu_3224_p1) + unsigned(ap_const_lv8_1));
    add_ln1250_fu_2117_p2 <= std_logic_vector(unsigned(zext_ln1250_fu_2113_p1) + unsigned(ap_const_lv12_1));
    add_ln1257_fu_3064_p2 <= std_logic_vector(unsigned(trunc_ln565_8_fu_2896_p1) + unsigned(ap_const_lv3_1));
    add_ln1281_fu_2495_p2 <= std_logic_vector(unsigned(tmp_reg_5118) + unsigned(ap_const_lv9_80));
    add_ln1285_fu_2520_p2 <= std_logic_vector(unsigned(tmp_3_reg_5123) + unsigned(ap_const_lv9_80));
    add_ln1289_fu_2545_p2 <= std_logic_vector(unsigned(tmp_4_reg_5128) + unsigned(ap_const_lv9_80));
    add_ln1303_2_fu_3145_p2 <= std_logic_vector(unsigned(zext_ln1303_1_fu_3142_p1) + unsigned(zext_ln1303_fu_3138_p1));
    add_ln1304_2_fu_2983_p2 <= std_logic_vector(signed(sext_ln1304_1_fu_2976_p1) + signed(zext_ln1304_1_fu_2973_p1));
    add_ln1304_3_fu_2979_p1 <= grp_fu_4634_p3;
    add_ln1304_3_fu_2979_p2 <= std_logic_vector(signed(grp_fu_4644_p3) + signed(add_ln1304_3_fu_2979_p1));
    add_ln1341_fu_2187_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1343_fu_2199_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(ZplateVerContDelta_val));
    add_ln1359_fu_3447_p2 <= std_logic_vector(unsigned(select_ln1356_fu_3439_p3) + unsigned(ap_const_lv8_90));
    add_ln1388_fu_2065_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1393_fu_2832_p2 <= std_logic_vector(unsigned(trunc_ln565_6_fu_2660_p1) + unsigned(ap_const_lv3_1));
    add_ln1407_fu_2097_p2 <= std_logic_vector(unsigned(xCount_0) + unsigned(ap_const_lv10_1));
    add_ln1412_fu_2860_p2 <= std_logic_vector(unsigned(trunc_ln565_4_fu_2652_p1) + unsigned(ap_const_lv3_1));
    add_ln1449_fu_1727_p2 <= std_logic_vector(unsigned(height_val_cast23_cast_fu_1527_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln1461_fu_1959_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1480_fu_2029_p2 <= std_logic_vector(unsigned(xCount_4_0) + unsigned(ap_const_lv10_1));
    add_ln1533_fu_3311_p2 <= std_logic_vector(unsigned(rampStart_1) + unsigned(empty));
    add_ln1545_fu_4054_p2 <= std_logic_vector(unsigned(select_ln1532_fu_4041_p3) + unsigned(ap_const_lv8_1));
    add_ln1570_fu_1897_p2 <= std_logic_vector(unsigned(yCount_3) + unsigned(ap_const_lv10_1));
    add_ln1575_fu_2766_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1588_fu_1929_p2 <= std_logic_vector(unsigned(xCount_3_0) + unsigned(ap_const_lv10_1));
    add_ln1593_fu_2790_p2 <= std_logic_vector(unsigned(trunc_ln565_3_fu_2648_p1) + unsigned(ap_const_lv3_1));
    add_ln1664_fu_3752_p2 <= std_logic_vector(unsigned(select_ln1629_fu_3686_p3) + unsigned(ap_const_lv16_1));
    add_ln1753_fu_1861_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv6_1));
    add_ln1770_fu_2740_p2 <= std_logic_vector(unsigned(trunc_ln1768_fu_2696_p1) + unsigned(ap_const_lv6_1));
    add_ln1774_fu_2706_p2 <= std_logic_vector(unsigned(xCount_5_0) + unsigned(ap_const_lv10_3C1));
    add_ln1775_fu_2718_p2 <= std_logic_vector(unsigned(trunc_ln565_2_fu_2644_p1) + unsigned(ap_const_lv3_1));
    add_ln549_1_fu_1631_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1615_p1) + unsigned(ap_const_lv11_2AA));
    add_ln549_fu_1625_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1615_p1) + unsigned(ap_const_lv11_554));
    add_ln565_fu_1597_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_4) + unsigned(ap_const_lv16_1));
    add_ln573_fu_2238_p2 <= std_logic_vector(unsigned(phi_mul_fu_472) + unsigned(ZplateHorContStart_val));
    and_ln1337_fu_1811_p2 <= (icmp_ln1072_fu_1619_p2 and cmp12_i);
    and_ln1386_fu_2054_p2 <= (icmp_ln1386_fu_2049_p2 and icmp_ln1072_reg_4903);
    and_ln1449_fu_1739_p2 <= (icmp_ln1449_1_fu_1733_p2 and icmp_ln1072_fu_1619_p2);
    and_ln1454_fu_1954_p2 <= (icmp_ln1454_fu_1949_p2 and icmp_ln1072_reg_4903);
    and_ln1568_fu_1886_p2 <= (icmp_ln1568_fu_1881_p2 and icmp_ln1072_reg_4903);
    and_ln1661_fu_3740_p2 <= (trunc_ln565_7_reg_4880_pp0_iter20_reg and icmp);
    and_ln1751_fu_1850_p2 <= (icmp_ln1751_fu_1844_p2 and icmp_ln1072_reg_4903);
    and_ln1801_fu_3233_p2 <= (trunc_ln565_7_reg_4880_pp0_iter19_reg and cmp136_i_fu_3228_p2);
    and_ln1862_fu_3931_p2 <= (trunc_ln565_7_reg_4880_pp0_iter20_reg and icmp);
    and_ln565_1_fu_3382_p2 <= (xor_ln565_1_fu_3377_p2 and grp_fu_1499_p2);
    and_ln565_2_fu_3291_p2 <= (xor_ln565_2_fu_3286_p2 and grp_fu_1499_p2);
    and_ln565_fu_3480_p2 <= (xor_ln565_fu_3475_p2 and grp_fu_1499_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp114 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001_ignoreCallOp259 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;
        ap_block_state23_pp0_stage0_iter22 <= (ap_const_logic_1 = ap_const_logic_0);
        ap_block_state23_pp0_stage0_iter22_ignore_call0 <= (ap_const_logic_1 = ap_const_logic_0);
        ap_block_state23_pp0_stage0_iter22_ignore_call5 <= (ap_const_logic_1 = ap_const_logic_0);

    ap_condition_1985_assign_proc : process(patternId_val, colorFormat_val_read_reg_4770, icmp_ln565_reg_4876_pp0_iter1_reg, or_ln1494_fu_2153_p2)
    begin
                ap_condition_1985 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_C) and (or_ln1494_fu_2153_p2 = ap_const_lv1_0) and (icmp_ln565_reg_4876_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2010_assign_proc : process(patternId_val, colorFormat_val_read_reg_4770, icmp_ln565_reg_4876_pp0_iter1_reg, or_ln1494_fu_2153_p2)
    begin
                ap_condition_2010 <= ((colorFormat_val_read_reg_4770 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_C) and (or_ln1494_fu_2153_p2 = ap_const_lv1_1) and (icmp_ln565_reg_4876_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2505_assign_proc : process(patternId_val_read_reg_4795, icmp_ln1072_reg_4903_pp0_iter16_reg, icmp_ln1768_fu_2700_p2)
    begin
                ap_condition_2505 <= ((patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1768_fu_2700_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_2917_assign_proc : process(patternId_val, icmp_ln1072_reg_4903, icmp_ln1449_reg_4946, and_ln1449_reg_4950, and_ln1454_fu_1954_p2)
    begin
                ap_condition_2917 <= (((patternId_val = ap_const_lv8_C) and (icmp_ln1449_reg_4946 = ap_const_lv1_1) and (icmp_ln1072_reg_4903 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_1954_p2)) or ((patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_4950) and (icmp_ln1449_reg_4946 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_1954_p2)));
    end process;


    ap_condition_2922_assign_proc : process(patternId_val, icmp_ln1072_reg_4903, icmp_ln1449_reg_4946, and_ln1449_reg_4950)
    begin
                ap_condition_2922 <= (((patternId_val = ap_const_lv8_C) and (icmp_ln1449_reg_4946 = ap_const_lv1_1) and (icmp_ln1072_reg_4903 = ap_const_lv1_1)) or ((patternId_val = ap_const_lv8_C) and (icmp_ln1449_reg_4946 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_reg_4950)));
    end process;


    ap_condition_2938_assign_proc : process(icmp_ln565_fu_1591_p2, patternId_val, icmp_ln1072_fu_1619_p2, icmp_ln1449_fu_1721_p2, and_ln1449_fu_1739_p2)
    begin
                ap_condition_2938 <= (((patternId_val = ap_const_lv8_C) and (icmp_ln1449_fu_1721_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1619_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0)) or ((patternId_val = ap_const_lv8_C) and (icmp_ln1449_fu_1721_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_fu_1739_p2) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_2943_assign_proc : process(patternId_val, icmp_ln1072_reg_4903, icmp_ln1449_reg_4946, and_ln1449_reg_4950)
    begin
                ap_condition_2943 <= (((patternId_val = ap_const_lv8_C) and (icmp_ln1449_reg_4946 = ap_const_lv1_1) and (icmp_ln1072_reg_4903 = ap_const_lv1_0)) or ((patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_4950) and (icmp_ln1449_reg_4946 = ap_const_lv1_0)));
    end process;


    ap_condition_4680_assign_proc : process(icmp_ln565_fu_1591_p2, ap_block_pp0_stage0_11001, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_4680 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_8) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4682_assign_proc : process(icmp_ln565_fu_1591_p2, ap_block_pp0_stage0_11001, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_4682 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_7) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4684_assign_proc : process(icmp_ln565_fu_1591_p2, ap_block_pp0_stage0_11001, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_4684 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_6) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4686_assign_proc : process(icmp_ln565_fu_1591_p2, ap_block_pp0_stage0_11001, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_4686 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_5) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4688_assign_proc : process(icmp_ln565_fu_1591_p2, ap_block_pp0_stage0_11001, colorFormat_val_read_read_fu_588_p2, patternId_val_read_read_fu_612_p2)
    begin
                ap_condition_4688 <= ((patternId_val_read_read_fu_612_p2 = ap_const_lv8_4) and (colorFormat_val_read_read_fu_588_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4826_assign_proc : process(ap_enable_reg_pp0_iter17, patternId_val_read_reg_4795, icmp_ln1072_reg_4903_pp0_iter16_reg, icmp_ln1768_fu_2700_p2)
    begin
                ap_condition_4826 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1768_fu_2700_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4843_assign_proc : process(ap_enable_reg_pp0_iter17, patternId_val_read_reg_4795, icmp_ln1072_reg_4903_pp0_iter16_reg, icmp_ln1768_fu_2700_p2)
    begin
                ap_condition_4843 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1768_fu_2700_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4903_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln565_fu_1591_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln565_fu_1591_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_bckgndYUV_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= (pf_bckgndYUV_U_pf_ready = ap_const_logic_1);
    end process;

        ap_condition_frp_pvb_no_fwd_prs <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(10) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(11) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(12) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(13) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(14) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(15) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(16) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(17) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter17 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(18) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter18 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(19) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter19 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(20) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter20 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(21) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter21 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(22) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter22 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(7) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(8) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(9) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_hHatch_reg_1388 <= "X";
    ap_phi_reg_pp0_iter0_phi_ln1144_reg_1476 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1165_reg_1465 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1186_reg_1454 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_reg_1443 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1228_reg_1432 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1504_reg_1421 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1519_reg_1410 <= "XX";

    ap_predicate_op114_call_state1_assign_proc : process(icmp_ln565_fu_1591_p2, patternId_val)
    begin
                ap_predicate_op114_call_state1 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op259_call_state4_assign_proc : process(patternId_val, icmp_ln565_reg_4876_pp0_iter2_reg)
    begin
                ap_predicate_op259_call_state4 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln565_reg_4876_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_476)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_4 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_4 <= x_fu_476;
        end if; 
    end process;

    b_1_fu_3007_p3 <= 
        ap_const_lv8_FF when (tmp_21_fu_2989_p3(0) = '1') else 
        trunc_ln8_fu_2997_p4;
    b_2_fu_3015_p3 <= 
        b_reg_5144_pp0_iter17_reg when (cmp2_i236(0) = '1') else 
        b_1_fu_3007_p3;
    b_fu_2562_p3 <= 
        ap_const_lv8_FF when (tmp_18_fu_2550_p3(0) = '1') else 
        trunc_ln1289_1_fu_2558_p1;
    barWidth_cast_cast_fu_1535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));
    bckgndYUV_blk_n <= ap_const_logic_1;
    bckgndYUV_din <= pf_bckgndYUV_U_data_out;

    bckgndYUV_write_assign_proc : process(pf_bckgndYUV_U_data_out_vld)
    begin
        if ((pf_bckgndYUV_U_data_out_vld = ap_const_logic_1)) then 
            bckgndYUV_write <= ap_const_logic_1;
        else 
            bckgndYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_1_address0 <= zext_ln1519_fu_3345_p1(2 - 1 downto 0);

    blkYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_1_ce0 <= ap_const_logic_1;
        else 
            blkYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1207_fu_3505_p1(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1186_fu_3510_p1(2 - 1 downto 0);

    bluYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bluYuv_ce0 <= ap_const_logic_1;
        else 
            bluYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp121_i_fu_1661_p2 <= "1" when (dpYUVCoef_val = ap_const_lv8_0) else "0";
    cmp136_i_fu_3228_p2 <= "0" when (colorFormat_val = ap_const_lv8_1) else "1";
    cmp2_i236_read_reg_4777 <= cmp2_i236;
    cmp54_i_fu_1655_p2 <= "1" when (dpDynamicRange_val = ap_const_lv8_0) else "0";
    colorFormat_val_read_read_fu_588_p2 <= colorFormat_val;
    colorFormat_val_read_reg_4770 <= colorFormat_val;
    conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_fu_1547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1543_p1),8));
        conv2_i_i10_i264_cast_cast_cast_cast_cast_fu_1543_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i10_i264_cast_cast_cast_cast),5));

    conv2_i_i_i248_cast_cast_cast_fu_1559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i_i248_cast_cast),8));
    conv2_i_i_i_cast_cast_fu_1551_p3 <= 
        ap_const_lv8_FF when (conv2_i_i_i_cast(0) = '1') else 
        ap_const_lv8_0;
    empty_91_fu_4478_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    empty_92_fu_3060_p1 <= s(8 - 1 downto 0);

    frp_pipeline_valid_U_exitcond_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln565_fu_1591_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1591_p2 = ap_const_lv1_1))) then 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_1;
        else 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_0;
        end if; 
    end process;

    g_1_fu_3169_p3 <= 
        ap_const_lv8_FF when (tmp_20_fu_3151_p3(0) = '1') else 
        trunc_ln7_fu_3159_p4;
    g_2_fu_3177_p3 <= 
        g_reg_5139_pp0_iter18_reg when (cmp2_i236(0) = '1') else 
        g_1_fu_3169_p3;
    g_fu_2537_p3 <= 
        ap_const_lv8_FF when (tmp_13_fu_2525_p3(0) = '1') else 
        trunc_ln1285_1_fu_2533_p1;
    grnYuv_address0 <= zext_ln1165_fu_3515_p1(2 - 1 downto 0);

    grnYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grnYuv_ce0 <= ap_const_logic_1;
        else 
            grnYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1487_p3 <= 
        ap_const_lv2_2 when (trunc_ln565_7_reg_4880_pp0_iter18_reg(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_1494_p2 <= "1" when (colorFormat_val = ap_const_lv8_1) else "0";
    grp_fu_1499_p2 <= "0" when (colorFormat_val = ap_const_lv8_0) else "1";
    grp_fu_1697_p1 <= ap_const_lv11_5(4 - 1 downto 0);
    grp_fu_1703_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1615_p1) + unsigned(ap_const_lv11_2AA));
    grp_fu_1703_p1 <= ap_const_lv11_5(4 - 1 downto 0);
    grp_fu_1709_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1615_p1) + unsigned(ap_const_lv11_554));
    grp_fu_1709_p1 <= ap_const_lv11_5(4 - 1 downto 0);
    grp_fu_4600_p0 <= zext_ln565_1_fu_1607_p1(16 - 1 downto 0);
    grp_fu_4600_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4600_p2 <= zext_ln565_1_fu_1607_p1(16 - 1 downto 0);
    grp_fu_4609_p2 <= std_logic_vector(unsigned(phi_mul_fu_472) + unsigned(zonePlateVAddr_loc_1_out_i));
    grp_fu_4617_p0 <= zext_ln1302_fu_2570_p1(8 - 1 downto 0);
    grp_fu_4617_p1 <= ap_const_lv15_4D(7 - 1 downto 0);
    grp_fu_4617_p2 <= ap_const_lv15_1080(13 - 1 downto 0);
    grp_fu_4626_p0 <= zext_ln1302_fu_2570_p1(8 - 1 downto 0);
    grp_fu_4626_p1 <= ap_const_lv15_7FD5(7 - 1 downto 0);
    grp_fu_4634_p0 <= grp_fu_4634_p00(8 - 1 downto 0);
    grp_fu_4634_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2537_p3),16));
    grp_fu_4634_p1 <= ap_const_lv16_FF95(8 - 1 downto 0);
    grp_fu_4644_p0 <= grp_fu_4644_p00(8 - 1 downto 0);
    grp_fu_4644_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_2562_p3),14));
    grp_fu_4644_p1 <= ap_const_lv14_3FEB(6 - 1 downto 0);
    grp_fu_4644_p2 <= grp_fu_4644_p20(15 - 1 downto 0);
    grp_fu_4644_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_2821_p3),16));
    grp_fu_4654_p0 <= zext_ln1302_1_reg_5157(8 - 1 downto 0);
    grp_fu_4654_p1 <= ap_const_lv16_96(8 - 1 downto 0);
    grp_fu_4654_p2 <= grp_fu_4654_p20(15 - 1 downto 0);
    grp_fu_4654_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4617_p3),16));
    grp_fu_4662_p0 <= zext_ln1302_1_reg_5157(8 - 1 downto 0);
    grp_fu_4662_p1 <= ap_const_lv16_FFAB(8 - 1 downto 0);
    grp_fu_4670_p0 <= grp_fu_4670_p00(8 - 1 downto 0);
    grp_fu_4670_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_5144_pp0_iter16_reg),13));
    grp_fu_4670_p1 <= ap_const_lv13_1D(5 - 1 downto 0);
    grp_fu_4670_p2 <= grp_fu_4670_p20(16 - 1 downto 0);
    grp_fu_4670_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4654_p3),17));
    grp_reg_int_s_fu_2168_d <= grp_fu_4600_p3(16 downto 1);

    hBarSel_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2398_state18, add_ln1412_fu_2860_p2, ap_predicate_pred2841_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2841_state17 = ap_const_boolean_1))) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2398_state18 = ap_const_boolean_1))) then 
                hBarSel_0 <= add_ln1412_fu_2860_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2398_state18, ap_predicate_pred2841_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2398_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2841_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1412_fu_2866_p1, ap_predicate_pred2398_state18, ap_predicate_pred2371_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2371_state18 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2398_state18 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= zext_ln1412_fu_2866_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2398_state18, ap_predicate_pred2371_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2371_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2398_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2448_state18, add_ln1593_fu_2790_p2, ap_predicate_pred2946_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2946_state17 = ap_const_boolean_1))) then 
                hBarSel_3_0 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2448_state18 = ap_const_boolean_1))) then 
                hBarSel_3_0 <= add_ln1593_fu_2790_p2;
            else 
                hBarSel_3_0 <= "XXX";
            end if;
        else 
            hBarSel_3_0 <= "XXX";
        end if; 
    end process;


    hBarSel_3_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2448_state18, ap_predicate_pred2946_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2448_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2946_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_3_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1593_fu_2796_p1, ap_predicate_pred2448_state18, ap_predicate_pred2424_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2424_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2448_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= zext_ln1593_fu_2796_p1;
            else 
                hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
            end if;
        else 
            hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2448_state18, ap_predicate_pred2424_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2424_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2448_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, zext_ln1257_fu_3070_p1, empty_92_fu_3060_p1, ap_predicate_pred2324_state19, ap_predicate_pred2330_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2330_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= empty_92_fu_3060_p1;
            elsif ((ap_predicate_pred2324_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= zext_ln1257_fu_3070_p1;
            else 
                hBarSel_4_0 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_4_0 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_4_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2324_state19, ap_predicate_pred2330_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2330_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2324_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, hBarSel_4_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1257_fu_3070_p1, empty_92_fu_3060_p1, ap_predicate_pred2324_state19, ap_predicate_pred2330_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2330_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= empty_92_fu_3060_p1;
            elsif ((ap_predicate_pred2324_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= zext_ln1257_fu_3070_p1;
            else 
                hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
            end if;
        else 
            hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2324_state19, ap_predicate_pred2330_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2330_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2324_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, add_ln1775_fu_2718_p2, ap_predicate_pred3004_state17, ap_condition_4826)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred3004_state17 = ap_const_boolean_1))) then 
                hBarSel_5_0 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4826)) then 
                hBarSel_5_0 <= add_ln1775_fu_2718_p2;
            else 
                hBarSel_5_0 <= "XXX";
            end if;
        else 
            hBarSel_5_0 <= "XXX";
        end if; 
    end process;


    hBarSel_5_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, patternId_val_read_reg_4795, icmp_ln1072_reg_4903_pp0_iter16_reg, icmp_ln1768_fu_2700_p2, ap_predicate_pred3004_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1768_fu_2700_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred3004_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_5_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1775_fu_2724_p1, ap_predicate_pred2508_state18, ap_condition_2505)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2508_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2505)) then 
                hBarSel_5_0_loc_1_out_o <= zext_ln1775_fu_2724_p1;
            else 
                hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
            end if;
        else 
            hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, patternId_val_read_reg_4795, icmp_ln1072_reg_4903_pp0_iter16_reg, icmp_ln1768_fu_2700_p2, ap_predicate_pred2508_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2508_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (patternId_val_read_reg_4795 = ap_const_lv8_13) and (icmp_ln1768_fu_2700_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4903_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_484;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4876_pp0_iter20_reg)
    begin
        if (((icmp_ln565_reg_4876_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter21, hdata_loc_1_out_i, ap_block_pp0_stage0, zext_ln693_fu_4060_p1, ap_predicate_pred2414_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln693_fu_4060_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2414_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_4054_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2414_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    height_val_cast23_cast_fu_1527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(height_val_cast23),17));
    icmp_ln1072_fu_1619_p2 <= "1" when (ap_sig_allocacmp_x_4 = ap_const_lv16_0) else "0";
    icmp_ln1095_fu_1829_p2 <= "1" when (or_ln1095_fu_1823_p2 = ap_const_lv16_0) else "0";
    icmp_ln1250_fu_2123_p2 <= "1" when (unsigned(add_ln1250_fu_2117_p2) < unsigned(barWidth_cast_cast_reg_4848)) else "0";
    icmp_ln1330_fu_1805_p2 <= "1" when (or_ln1330_fu_1799_p2 = ap_const_lv16_0) else "0";
    icmp_ln1381_fu_1781_p2 <= "1" when (or_ln1381_fu_1775_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_2049_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1386_fu_2045_p1)) else "0";
    icmp_ln1405_fu_2081_p2 <= "1" when (unsigned(xCount_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1449_1_fu_1733_p2 <= "1" when (add_ln1449_fu_1727_p2 = zext_ln565_cast_fu_1523_p1) else "0";
    icmp_ln1449_fu_1721_p2 <= "1" when (y = ap_const_lv16_0) else "0";
    icmp_ln1454_fu_1949_p2 <= "1" when (sub_i_i_i = zext_ln1454_fu_1945_p1) else "0";
    icmp_ln1473_fu_1757_p2 <= "1" when (sub35_i_fu_1751_p2 = zext_ln565_1_fu_1607_p1) else "0";
    icmp_ln1478_fu_1999_p2 <= "1" when (unsigned(xCount_4_0) < unsigned(grp_reg_ap_uint_10_s_fu_1715_ap_return)) else "0";
    icmp_ln1483_fu_2005_p2 <= "1" when (xCount_4_0 = grp_reg_ap_uint_10_s_fu_1715_ap_return) else "0";
    icmp_ln1563_fu_1679_p2 <= "1" when (or_ln1563_fu_1673_p2 = ap_const_lv16_0) else "0";
    icmp_ln1568_fu_1881_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1568_fu_1877_p1)) else "0";
    icmp_ln1586_fu_1913_p2 <= "1" when (unsigned(xCount_3_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1629_fu_1667_p2 <= "1" when (trunc_ln565_10_fu_1611_p1 = ap_const_lv8_0) else "0";
    icmp_ln1637_1_fu_3697_p2 <= "1" when (Sel = ap_const_lv2_2) else "0";
    icmp_ln1637_2_fu_3259_p2 <= "1" when (Sel = ap_const_lv2_0) else "0";
    icmp_ln1637_fu_3254_p2 <= "1" when (Sel = ap_const_lv2_1) else "0";
    icmp_ln1746_fu_1643_p2 <= "1" when (or_ln1746_fu_1637_p2 = ap_const_lv16_0) else "0";
    icmp_ln1751_fu_1844_p2 <= "0" when (yCount_1 = ap_const_lv6_3F) else "1";
    icmp_ln1768_fu_2700_p2 <= "1" when (unsigned(xCount_5_0) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln565_fu_1591_p2 <= "1" when (ap_sig_allocacmp_x_4 = width_val) else "0";
    lfsr_b_1_fu_3905_p3 <= (xor_ln1853_fu_3899_p2 & lshr_ln2_fu_3889_p4);
    lfsr_g_1_fu_3869_p3 <= (xor_ln1846_fu_3863_p2 & lshr_ln1_fu_3853_p4);
    lfsr_r_1_fu_3833_p3 <= (xor_ln1839_fu_3827_p2 & lshr_ln_fu_3817_p4);
    lshr_ln1_fu_3853_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_3889_p4 <= bSerie(27 downto 1);
    lshr_ln3_fu_2261_p1 <= grp_fu_4609_p3;
    lshr_ln_fu_3817_p4 <= rSerie(27 downto 1);
    mul_ln1281_fu_2273_p0 <= mul_ln1281_fu_2273_p00(11 - 1 downto 0);
    mul_ln1281_fu_2273_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln565_11_reg_4897_pp0_iter11_reg),23));
    mul_ln1281_fu_2273_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln1285_fu_2292_p0 <= mul_ln1285_fu_2292_p00(11 - 1 downto 0);
    mul_ln1285_fu_2292_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_1_reg_4919_pp0_iter11_reg),23));
    mul_ln1285_fu_2292_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln1289_fu_2311_p0 <= mul_ln1289_fu_2311_p00(11 - 1 downto 0);
    mul_ln1289_fu_2311_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_reg_4913_pp0_iter11_reg),23));
    mul_ln1289_fu_2311_p1 <= ap_const_lv23_CCD(13 - 1 downto 0);
    mul_ln1356_fu_3196_p1 <= ap_const_lv28_DD(9 - 1 downto 0);
    or_ln1095_fu_1823_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1330_fu_1799_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1381_fu_1775_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1415_fu_3045_p2 <= (trunc_ln1415_1_fu_3041_p1 or shl_ln3_fu_3029_p3);
    or_ln1494_fu_2153_p2 <= (vHatch or ap_phi_reg_pp0_iter2_hHatch_reg_1388);
    or_ln1563_fu_1673_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1637_1_fu_3715_p2 <= (icmp_ln1637_2_reg_5463 or icmp_ln1637_1_fu_3697_p2);
    or_ln1637_2_fu_3728_p2 <= (icmp_ln1637_reg_5457 or icmp_ln1637_2_reg_5463);
    or_ln1637_fu_3702_p2 <= (icmp_ln1637_reg_5457 or icmp_ln1637_1_fu_3697_p2);
    or_ln1746_fu_1637_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1778_fu_2924_p2 <= (trunc_ln1778_1_fu_2920_p1 or shl_ln5_fu_2908_p3);
    or_ln565_1_fu_3388_p2 <= (grp_fu_1494_p2 or and_ln565_1_fu_3382_p2);
    or_ln565_2_fu_3297_p2 <= (grp_fu_1494_p2 or and_ln565_2_fu_3291_p2);
    or_ln565_fu_3486_p2 <= (grp_fu_1494_p2 or and_ln565_fu_3480_p2);

    p_0_0_0_0_0213_out_o_assign_proc : process(ap_enable_reg_pp0_iter21, conv2_i_i10_i246, conv2_i_i10_i241, rampStart_1, p_0_0_0_0_0213_out_i, ap_block_pp0_stage0, conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4858, pix_15_reg_5397, pix_12_reg_5412, phi_ln1599_reg_5469, r_2_reg_5484, phi_ln1418_reg_5501, add_ln1359_reg_5511, phi_ln1260_reg_5517, ap_predicate_pred2277_state22, ap_predicate_pred2293_state22, ap_predicate_pred2414_state22, ap_predicate_pred2464_state22, select_ln718_fu_3657_p3, ap_predicate_pred2533_state22, ap_predicate_pred2539_state22, ap_predicate_pred2546_state22, ap_predicate_pred2553_state22, ap_predicate_pred2560_state22, ap_predicate_pred2568_state22, ap_predicate_pred2585_state22, ap_predicate_pred2595_state22, ap_predicate_pred2604_state22, ap_predicate_pred2613_state22, ap_predicate_pred2619_state22, ap_predicate_pred2627_state22, ap_predicate_pred2633_state22, ap_predicate_pred1875_state22, ap_predicate_pred2667_state22, ap_predicate_pred2250_state22, ap_predicate_pred2680_state22, ap_predicate_pred2255_state22, ap_predicate_pred2693_state22, ap_predicate_pred2260_state22, ap_predicate_pred2705_state22, ap_predicate_pred2265_state22, ap_predicate_pred2717_state22, ap_predicate_pred2270_state22, ap_predicate_pred2730_state22, ap_predicate_pred629_state22, ap_predicate_pred634_state22, ap_predicate_pred640_state22, pix_9_cast_fu_3603_p1, sext_ln1784_fu_3630_p1, tmp_28_fu_3707_p3, trunc_ln_fu_3923_p3, select_ln1532_fu_4041_p3, empty_91_fu_4478_p1, select_ln1072_fu_4507_p3)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln1072_fu_4507_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2293_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= empty_91_fu_4478_p1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2730_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= rampStart_1;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2270_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2717_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= conv2_i_i10_i241;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2265_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2705_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= conv2_i_i10_i246;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2260_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2693_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= conv2_i_i10_i264_cast_cast_cast_cast_cast_cast_reg_4858;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2255_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0_15;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2680_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0_14;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2250_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF_13;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2667_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF_12;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred640_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= phi_ln1260_reg_5517;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1875_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= add_ln1359_reg_5511;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred634_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= phi_ln1418_reg_5501;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2633_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF_11;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2627_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_FF_10;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2619_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0_9;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2613_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= ap_const_lv8_0_8;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2604_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2595_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2585_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0213_out_o <= r_2_reg_5484;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln1532_fu_4041_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred629_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= phi_ln1599_reg_5469;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2568_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= trunc_ln_fu_3923_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= tmp_28_fu_3707_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2560_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= select_ln718_fu_3657_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2553_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= sext_ln1784_fu_3630_p1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2546_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= pix_9_cast_fu_3603_p1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2539_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= pix_12_reg_5412;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2533_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0213_out_o <= pix_15_reg_5397;
        else 
            p_0_0_0_0_0213_out_o <= p_0_0_0_0_0213_out_i;
        end if; 
    end process;


    p_0_0_0_0_0213_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2277_state22, ap_predicate_pred2293_state22, ap_predicate_pred2414_state22, ap_predicate_pred2464_state22, ap_predicate_pred2533_state22, ap_predicate_pred2539_state22, ap_predicate_pred2546_state22, ap_predicate_pred2553_state22, ap_predicate_pred2560_state22, ap_predicate_pred2568_state22, ap_predicate_pred2585_state22, ap_predicate_pred2595_state22, ap_predicate_pred2604_state22, ap_predicate_pred2613_state22, ap_predicate_pred2619_state22, ap_predicate_pred2627_state22, ap_predicate_pred2633_state22, ap_predicate_pred1875_state22, ap_predicate_pred2667_state22, ap_predicate_pred2250_state22, ap_predicate_pred2680_state22, ap_predicate_pred2255_state22, ap_predicate_pred2693_state22, ap_predicate_pred2260_state22, ap_predicate_pred2705_state22, ap_predicate_pred2265_state22, ap_predicate_pred2717_state22, ap_predicate_pred2270_state22, ap_predicate_pred2730_state22, ap_predicate_pred629_state22, ap_predicate_pred634_state22, ap_predicate_pred640_state22)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred640_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred634_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred629_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2730_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2270_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2717_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2265_state22 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2705_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2260_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2693_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2255_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2680_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2250_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2667_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1875_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2633_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2627_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2619_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2613_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2604_state22 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2595_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2585_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2568_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2560_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2553_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2546_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2539_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2533_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2293_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_0_0_0_0213_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0213_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0215_out_o_assign_proc : process(ap_enable_reg_pp0_iter21, p_0_1_0_0_0215_out_i, redYuv_q0, grnYuv_q0, bluYuv_q0, blkYuv_q0, whiYuv_q0, whiYuv_1_q0, blkYuv_1_q0, ap_block_pp0_stage0, b_2_reg_5207_pp0_iter20_reg, g_2_reg_5320_pp0_iter20_reg, pix_16_reg_5407, pix_13_reg_5422, select_ln565_2_reg_5474, select_ln565_1_reg_5506, select_ln565_reg_5522, ap_predicate_pred2277_state22, ap_predicate_pred2293_state22, ap_predicate_pred2414_state22, ap_predicate_pred2464_state22, select_ln718_fu_3657_p3, select_ln1540_fu_4047_p3, select_ln1361_fu_4238_p3, select_ln1122_fu_4451_p3, select_ln1107_fu_4482_p3, select_ln1079_fu_4513_p3, ap_predicate_pred2533_state22, ap_predicate_pred2539_state22, ap_predicate_pred2546_state22, ap_predicate_pred2553_state22, ap_predicate_pred2560_state22, ap_predicate_pred2568_state22, ap_predicate_pred2585_state22, ap_predicate_pred2595_state22, ap_predicate_pred2604_state22, ap_predicate_pred2613_state22, ap_predicate_pred2619_state22, ap_predicate_pred2627_state22, ap_predicate_pred2633_state22, ap_predicate_pred1875_state22, ap_predicate_pred2667_state22, ap_predicate_pred2250_state22, ap_predicate_pred2680_state22, ap_predicate_pred2255_state22, ap_predicate_pred2693_state22, ap_predicate_pred2260_state22, ap_predicate_pred2705_state22, ap_predicate_pred2265_state22, ap_predicate_pred2717_state22, ap_predicate_pred2270_state22, ap_predicate_pred2730_state22, pix_10_cast_fu_3606_p1, sext_ln1785_fu_3633_p1, select_ln1660_fu_3744_p3, select_ln1862_fu_3971_p3, ap_predicate_pred629_state22, ap_predicate_pred634_state22, ap_predicate_pred640_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1079_fu_4513_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2293_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1107_fu_4482_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2730_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1122_fu_4451_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2270_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= redYuv_q0;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2717_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_0_7;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2265_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= grnYuv_q0;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2705_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_FF_6;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2260_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= bluYuv_q0;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2693_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_0_5;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2255_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= blkYuv_q0;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2680_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_0_4;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2250_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= whiYuv_q0;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2667_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_FF_3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred640_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln565_reg_5522;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1875_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1361_fu_4238_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred634_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln565_1_reg_5506;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2633_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= whiYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2627_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_FF_2;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2619_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= blkYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2613_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= ap_const_lv8_0_1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2604_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= b_2_reg_5207_pp0_iter20_reg;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2595_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2585_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_1_0_0_0215_out_o <= g_2_reg_5320_pp0_iter20_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1540_fu_4047_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred629_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln565_2_reg_5474;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2568_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1862_fu_3971_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln1660_fu_3744_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2560_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= select_ln718_fu_3657_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2553_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= sext_ln1785_fu_3633_p1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2546_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= pix_10_cast_fu_3606_p1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2539_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= pix_13_reg_5422;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2533_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0215_out_o <= pix_16_reg_5407;
        else 
            p_0_1_0_0_0215_out_o <= p_0_1_0_0_0215_out_i;
        end if; 
    end process;


    p_0_1_0_0_0215_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2277_state22, ap_predicate_pred2293_state22, ap_predicate_pred2414_state22, ap_predicate_pred2464_state22, ap_predicate_pred2533_state22, ap_predicate_pred2539_state22, ap_predicate_pred2546_state22, ap_predicate_pred2553_state22, ap_predicate_pred2560_state22, ap_predicate_pred2568_state22, ap_predicate_pred2585_state22, ap_predicate_pred2595_state22, ap_predicate_pred2604_state22, ap_predicate_pred2613_state22, ap_predicate_pred2619_state22, ap_predicate_pred2627_state22, ap_predicate_pred2633_state22, ap_predicate_pred1875_state22, ap_predicate_pred2667_state22, ap_predicate_pred2250_state22, ap_predicate_pred2680_state22, ap_predicate_pred2255_state22, ap_predicate_pred2693_state22, ap_predicate_pred2260_state22, ap_predicate_pred2705_state22, ap_predicate_pred2265_state22, ap_predicate_pred2717_state22, ap_predicate_pred2270_state22, ap_predicate_pred2730_state22, ap_predicate_pred629_state22, ap_predicate_pred634_state22, ap_predicate_pred640_state22)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred640_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred634_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred629_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2730_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2270_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2717_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2265_state22 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2705_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2260_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2693_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2255_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2680_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2250_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2667_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1875_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2633_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2627_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2619_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2613_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2604_state22 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2595_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2585_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2568_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2560_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2553_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2546_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2539_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2533_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2293_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_1_0_0_0215_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0215_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0217_out_o_assign_proc : process(ap_enable_reg_pp0_iter21, pix_5, pix, conv2_i_i_i266, p_0_2_0_0_0217_out_i, ap_block_pp0_stage0, reg_1515, conv2_i_i_i_cast_cast_reg_4864, conv2_i_i_i248_cast_cast_cast_reg_4870, b_2_reg_5207_pp0_iter20_reg, pix_17_reg_5402, pix_14_reg_5417, ap_predicate_pred2277_state22, ap_predicate_pred2293_state22, ap_predicate_pred2414_state22, ap_predicate_pred2464_state22, pix_11_cast_fu_3609_p1, sext_ln1786_fu_3636_p1, select_ln718_fu_3657_p3, tmp_26_fu_3732_p3, tmp_6_fu_3945_p3, tpgBarSelRgb_b_load_2_cast_fu_4031_p1, select_ln1540_fu_4047_p3, tpgBarSelRgb_b_load_1_cast_fu_4228_p1, select_ln1361_fu_4238_p3, tpgBarSelRgb_b_load_cast_fu_4277_p1, select_ln1122_fu_4451_p3, select_ln1107_fu_4482_p3, select_ln1079_fu_4513_p3, ap_predicate_pred2533_state22, ap_predicate_pred2539_state22, ap_predicate_pred2546_state22, ap_predicate_pred2553_state22, ap_predicate_pred2560_state22, ap_predicate_pred2568_state22, ap_predicate_pred2206_state22, ap_predicate_pred648_state22, ap_predicate_pred2585_state22, ap_predicate_pred2595_state22, ap_predicate_pred2604_state22, ap_predicate_pred2613_state22, ap_predicate_pred2619_state22, ap_predicate_pred2627_state22, ap_predicate_pred2633_state22, ap_predicate_pred2217_state22, ap_predicate_pred652_state22, ap_predicate_pred1875_state22, ap_predicate_pred2228_state22, ap_predicate_pred657_state22, ap_predicate_pred2667_state22, ap_predicate_pred2250_state22, ap_predicate_pred2680_state22, ap_predicate_pred2255_state22, ap_predicate_pred2693_state22, ap_predicate_pred2260_state22, ap_predicate_pred2705_state22, ap_predicate_pred2265_state22, ap_predicate_pred2717_state22, ap_predicate_pred2270_state22, ap_predicate_pred2730_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1079_fu_4513_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2293_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1107_fu_4482_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2730_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1122_fu_4451_p3;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2270_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2717_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= conv2_i_i_i_cast_cast_reg_4864;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2265_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2705_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= conv2_i_i_i248_cast_cast_cast_reg_4870;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2260_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2693_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= conv2_i_i_i266;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred657_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tpgBarSelRgb_b_load_cast_fu_4277_p1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1875_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1361_fu_4238_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred652_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tpgBarSelRgb_b_load_1_cast_fu_4228_p1;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2250_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2667_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2633_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2627_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= pix_5;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2255_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2680_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2619_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2613_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= pix;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2604_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2595_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2585_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= b_2_reg_5207_pp0_iter20_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln1540_fu_4047_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred648_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tpgBarSelRgb_b_load_2_cast_fu_4031_p1;
        elsif ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2228_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2217_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2206_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0217_out_o <= reg_1515;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2568_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tmp_6_fu_3945_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= tmp_26_fu_3732_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2560_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= select_ln718_fu_3657_p3;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2553_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= sext_ln1786_fu_3636_p1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2546_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= pix_11_cast_fu_3609_p1;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2539_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= pix_14_reg_5417;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2533_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0217_out_o <= pix_17_reg_5402;
        else 
            p_0_2_0_0_0217_out_o <= p_0_2_0_0_0217_out_i;
        end if; 
    end process;


    p_0_2_0_0_0217_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2277_state22, ap_predicate_pred2293_state22, ap_predicate_pred2414_state22, ap_predicate_pred2464_state22, ap_predicate_pred2533_state22, ap_predicate_pred2539_state22, ap_predicate_pred2546_state22, ap_predicate_pred2553_state22, ap_predicate_pred2560_state22, ap_predicate_pred2568_state22, ap_predicate_pred2206_state22, ap_predicate_pred648_state22, ap_predicate_pred2585_state22, ap_predicate_pred2595_state22, ap_predicate_pred2604_state22, ap_predicate_pred2613_state22, ap_predicate_pred2619_state22, ap_predicate_pred2627_state22, ap_predicate_pred2633_state22, ap_predicate_pred2217_state22, ap_predicate_pred652_state22, ap_predicate_pred1875_state22, ap_predicate_pred2228_state22, ap_predicate_pred657_state22, ap_predicate_pred2667_state22, ap_predicate_pred2250_state22, ap_predicate_pred2680_state22, ap_predicate_pred2255_state22, ap_predicate_pred2693_state22, ap_predicate_pred2260_state22, ap_predicate_pred2705_state22, ap_predicate_pred2265_state22, ap_predicate_pred2717_state22, ap_predicate_pred2270_state22, ap_predicate_pred2730_state22)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2730_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2270_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2717_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2265_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2705_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2260_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2693_state22 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2255_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2680_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2250_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2667_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred657_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2228_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred1875_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred652_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2217_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2633_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2627_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2619_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2613_state22 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2604_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2595_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2585_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred648_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2206_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2568_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2560_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2553_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2546_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2539_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2533_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2414_state22 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2293_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_2_0_0_0217_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0217_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    patternId_val_read_read_fu_612_p2 <= patternId_val;
    patternId_val_read_reg_4795 <= patternId_val;

    pf_bckgndYUV_U_data_in_vld_assign_proc : process(ap_enable_reg_pp0_iter22, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pf_bckgndYUV_U_data_in_vld <= ap_const_logic_1;
        else 
            pf_bckgndYUV_U_data_in_vld <= ap_const_logic_0;
        end if; 
    end process;

    pf_bckgndYUV_U_frpsig_data_in <= ((p_0_2_0_0_0217_out_i & p_0_1_0_0_0215_out_i) & p_0_0_0_0_0213_out_i);
    phi_ln1260_fu_3457_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_3453_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_y_q0;
    phi_ln1418_fu_3359_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_3355_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_y_q0;
    phi_ln1599_fu_3268_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_3264_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_y_q0;
        pix_10_cast_fu_3606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_10_reg_5432),8));

        pix_11_cast_fu_3609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_11_reg_5437),8));

    pix_13_fu_3246_p3 <= 
        DPtpgBarSelYuv_601_v_q0 when (and_ln1801_fu_3233_p2(0) = '1') else 
        DPtpgBarSelYuv_601_u_q0;
    pix_16_fu_3238_p3 <= 
        DPtpgBarSelYuv_709_v_q0 when (and_ln1801_fu_3233_p2(0) = '1') else 
        DPtpgBarSelYuv_709_u_q0;
        pix_9_cast_fu_3603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_9_reg_5427),8));

    r_1_fu_3331_p3 <= 
        ap_const_lv8_FF when (tmp_19_fu_3315_p3(0) = '1') else 
        trunc_ln6_fu_3322_p4;
    r_2_fu_3339_p3 <= 
        r_reg_5133_pp0_iter19_reg when (cmp2_i236(0) = '1') else 
        r_1_fu_3331_p3;
    r_fu_2512_p3 <= 
        ap_const_lv8_FF when (tmp_9_fu_2500_p3(0) = '1') else 
        trunc_ln1281_1_fu_2508_p1;

    rampVal_assign_proc : process(ap_enable_reg_pp0_iter20, rampStart_1, ap_block_pp0_stage0, ap_predicate_pred2297_state21, ap_predicate_pred2303_state21, add_ln1101_fu_3525_p2)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2303_state21 = ap_const_boolean_1)) then 
                rampVal <= rampStart_1;
            elsif ((ap_predicate_pred2297_state21 = ap_const_boolean_1)) then 
                rampVal <= add_ln1101_fu_3525_p2;
            else 
                rampVal <= "XXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_480;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4876_pp0_iter20_reg)
    begin
        if (((icmp_ln565_reg_4876_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter21, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1664_fu_3752_p2, ap_predicate_pred2464_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1664_fu_3752_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2464_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(select_ln1629_fu_3686_p3) + unsigned(ap_const_lv16_1));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2464_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2464_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_488;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4876_pp0_iter20_reg)
    begin
        if (((icmp_ln565_reg_4876_pp0_iter20_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter21, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln589_fu_4526_p1, ap_predicate_pred2277_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln589_fu_4526_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2277_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4520_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, ap_predicate_pred2277_state22)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_predicate_pred2277_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2297_state21, ap_predicate_pred2303_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2303_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2297_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_loc_1_out_i, ap_block_pp0_stage0, zext_ln1084_cast_reg_4853, zext_ln1101_fu_3531_p1, ap_predicate_pred2297_state21, ap_predicate_pred2303_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2303_state21 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1084_cast_reg_4853;
            elsif ((ap_predicate_pred2297_state21 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1101_fu_3531_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2297_state21, ap_predicate_pred2303_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2303_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2297_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1144_fu_3520_p1(2 - 1 downto 0);

    redYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            redYuv_ce0 <= ap_const_logic_1;
        else 
            redYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1072_fu_4507_p3 <= 
        rampStart_1 when (icmp_ln1072_reg_4903_pp0_iter20_reg(0) = '1') else 
        trunc_ln565_1_fu_3569_p1;
    select_ln1079_fu_4513_p3 <= 
        select_ln1072_fu_4507_p3 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1107_fu_4482_p3 <= 
        empty_91_fu_4478_p1 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1122_fu_4451_p3 <= 
        rampStart_1 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1262_fu_3468_p3 <= 
        tpgBarSelRgb_g_load_cast_fu_3464_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1356_fu_3439_p3 <= 
        sub_ln1356_1_fu_3424_p2 when (tmp_29_fu_3402_p3(0) = '1') else 
        trunc_ln1356_2_fu_3430_p4;
    select_ln1361_fu_4238_p3 <= 
        add_ln1359_reg_5511 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1422_fu_3370_p3 <= 
        tpgBarSelRgb_g_load_1_cast_fu_3366_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1532_fu_4041_p3 <= 
        add_ln1533_reg_5479 when (icmp_ln1072_reg_4903_pp0_iter20_reg(0) = '1') else 
        trunc_ln565_fu_3565_p1;
    select_ln1540_fu_4047_p3 <= 
        select_ln1532_fu_4041_p3 when (cmp2_i236(0) = '1') else 
        ap_const_lv8_80;
    select_ln1603_fu_3279_p3 <= 
        tpgBarSelRgb_g_load_2_cast_fu_3275_p1 when (cmp2_i236(0) = '1') else 
        tpgBarSelYuv_v_q0;
    select_ln1629_fu_3686_p3 <= 
        ap_const_lv16_0 when (icmp_ln1629_reg_4937_pp0_iter20_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1660_fu_3744_p3 <= 
        tmp_26_fu_3732_p3 when (and_ln1661_fu_3740_p2(0) = '1') else 
        tmp_27_fu_3720_p3;
    select_ln1862_fu_3971_p3 <= 
        tmp_6_fu_3945_p3 when (and_ln1862_fu_3931_p2(0) = '1') else 
        tmp_11_fu_3963_p3;
    select_ln565_1_fu_3394_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln565_1_fu_3388_p2(0) = '1') else 
        select_ln1422_fu_3370_p3;
    select_ln565_2_fu_3303_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln565_2_fu_3297_p2(0) = '1') else 
        select_ln1603_fu_3279_p3;
    select_ln565_fu_3492_p3 <= 
        tpgBarSelYuv_u_q0 when (or_ln565_fu_3486_p2(0) = '1') else 
        select_ln1262_fu_3468_p3;
    select_ln718_fu_3657_p3 <= 
        ap_const_lv8_FF when (trunc_ln565_7_reg_4880_pp0_iter20_reg(0) = '1') else 
        ap_const_lv8_0;
        sext_ln1304_1_fu_2976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4644_p3),17));

        sext_ln1600_fu_3114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln1784_fu_3630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_6_reg_5442),8));

        sext_ln1785_fu_3633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_7_reg_5447),8));

        sext_ln1786_fu_3636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_8_reg_5452),8));

    shl_ln1_fu_2821_p3 <= (r_reg_5133_pp0_iter16_reg & ap_const_lv7_0);
    shl_ln2_fu_2216_p3 <= (rampStart_1 & ap_const_lv8_0);
    shl_ln3_fu_3029_p3 <= (trunc_ln1415_fu_3025_p1 & ap_const_lv3_0);
    shl_ln4_fu_2943_p3 <= (trunc_ln1596_fu_2939_p1 & ap_const_lv4_0);
    shl_ln5_fu_2908_p3 <= (trunc_ln1778_fu_2904_p1 & ap_const_lv3_0);
    shl_ln_fu_3131_p3 <= (b_reg_5144_pp0_iter18_reg & ap_const_lv7_0);
    sub35_i_fu_1751_p2 <= std_logic_vector(unsigned(width_val_cast31_cast_fu_1531_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_ln1256_fu_2132_p2 <= std_logic_vector(unsigned(trunc_ln1252_fu_2128_p1) - unsigned(barWidth));
    sub_ln1356_1_fu_3424_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1356_1_fu_3414_p4));
    sub_ln1356_fu_3409_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1356_reg_5362));
    sub_ln1411_fu_2086_p2 <= std_logic_vector(unsigned(xCount_0) - unsigned(barWidthMinSamples));
    sub_ln1490_fu_2011_p2 <= std_logic_vector(unsigned(xCount_4_0) - unsigned(grp_reg_ap_uint_10_s_fu_1715_ap_return));
    sub_ln1592_fu_1918_p2 <= std_logic_vector(unsigned(xCount_3_0) - unsigned(barWidthMinSamples));
    tBarSel_fu_2959_p2 <= (trunc_ln1596_1_fu_2955_p1 or shl_ln4_fu_2943_p3);
    tmp_11_fu_3963_p3 <= (xor_ln1846_fu_3863_p2 & tmp_1_fu_3953_p4);
    tmp_13_fu_2525_p3 <= add_ln1285_fu_2520_p2(8 downto 8);
    tmp_18_fu_2550_p3 <= add_ln1289_fu_2545_p2(8 downto 8);
    tmp_19_fu_3315_p3 <= grp_fu_4670_p3(16 downto 16);
    tmp_1_fu_3953_p4 <= gSerie(27 downto 21);
    tmp_20_fu_3151_p3 <= add_ln1303_2_fu_3145_p2(16 downto 16);
    tmp_21_fu_2989_p3 <= add_ln1304_2_fu_2983_p2(16 downto 16);
    tmp_22_fu_3809_p3 <= rSerie(3 downto 3);
    tmp_23_fu_3845_p3 <= gSerie(3 downto 3);
    tmp_24_fu_3881_p3 <= bSerie(3 downto 3);
    tmp_25_fu_3693_p1 <= select_ln1629_fu_3686_p3(8 - 1 downto 0);
    tmp_26_fu_3732_p3 <= 
        ap_const_lv8_0 when (or_ln1637_2_fu_3728_p2(0) = '1') else 
        tmp_25_fu_3693_p1;
    tmp_27_fu_3720_p3 <= 
        ap_const_lv8_0 when (or_ln1637_1_fu_3715_p2(0) = '1') else 
        tmp_25_fu_3693_p1;
    tmp_28_fu_3707_p3 <= 
        ap_const_lv8_0 when (or_ln1637_fu_3702_p2(0) = '1') else 
        tmp_25_fu_3693_p1;
    tmp_29_fu_3402_p3 <= mul_ln1356_reg_5356(27 downto 27);
    tmp_2_fu_3913_p4 <= rSerie(27 downto 21);
        tmp_3_fu_2419_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q1),9));

    tmp_3_fu_2419_p11 <= "XXXXXXXXX";
    tmp_3_fu_2419_p12 <= grp_fu_1703_p2(3 - 1 downto 0);
        tmp_3_fu_2419_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q1),9));

        tmp_3_fu_2419_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q1),9));

        tmp_3_fu_2419_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q1),9));

        tmp_4_fu_2467_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q0),9));

    tmp_4_fu_2467_p11 <= "XXXXXXXXX";
    tmp_4_fu_2467_p12 <= grp_fu_1709_p2(3 - 1 downto 0);
        tmp_4_fu_2467_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q0),9));

        tmp_4_fu_2467_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q0),9));

        tmp_4_fu_2467_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q0),9));

    tmp_5_fu_3935_p4 <= bSerie(27 downto 21);
    tmp_6_fu_3945_p3 <= (xor_ln1853_fu_3899_p2 & tmp_5_fu_3935_p4);
    tmp_9_fu_2500_p3 <= add_ln1281_fu_2495_p2(8 downto 8);
        tmp_fu_2371_p10 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q2),9));

    tmp_fu_2371_p11 <= "XXXXXXXXX";
    tmp_fu_2371_p12 <= grp_fu_1697_p2(3 - 1 downto 0);
        tmp_fu_2371_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q2),9));

        tmp_fu_2371_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q2),9));

        tmp_fu_2371_p8 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q2),9));


    tpgBarSelRgb_b_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3118_p1, ap_predicate_pred648_state20, zext_ln1419_1_fu_3183_p1, ap_predicate_pred652_state20, zext_ln1260_fu_3210_p1, ap_predicate_pred657_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred657_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1260_fu_3210_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred652_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1419_1_fu_3183_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred648_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1600_1_fu_3118_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred648_state20, ap_predicate_pred652_state20, ap_predicate_pred657_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred657_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred652_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred648_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1519),8));

        tpgBarSelRgb_b_load_2_cast_fu_4031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1519),8));

        tpgBarSelRgb_b_load_cast_fu_4277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_1519),8));


    tpgBarSelRgb_g_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3118_p1, ap_predicate_pred648_state20, zext_ln1419_1_fu_3183_p1, ap_predicate_pred652_state20, zext_ln1260_fu_3210_p1, ap_predicate_pred657_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred657_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1260_fu_3210_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred652_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1419_1_fu_3183_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred648_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1600_1_fu_3118_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred648_state20, ap_predicate_pred652_state20, ap_predicate_pred657_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred657_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred652_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred648_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_g_load_1_cast_fu_3366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_2_cast_fu_3275_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_cast_fu_3464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));


    tpgBarSelRgb_r_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3118_p1, ap_predicate_pred648_state20, zext_ln1419_1_fu_3183_p1, ap_predicate_pred652_state20, zext_ln1260_fu_3210_p1, ap_predicate_pred657_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred657_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1260_fu_3210_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred652_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1419_1_fu_3183_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred648_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1600_1_fu_3118_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred648_state20, ap_predicate_pred652_state20, ap_predicate_pred657_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred657_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred652_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred648_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_3355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_2_cast_fu_3264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_cast_fu_3453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));


    tpgBarSelYuv_u_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3118_p1, ap_predicate_pred629_state20, zext_ln1419_1_fu_3183_p1, ap_predicate_pred634_state20, zext_ln1260_fu_3210_p1, ap_predicate_pred640_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred640_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1260_fu_3210_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred634_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1419_1_fu_3183_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred629_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1600_1_fu_3118_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred629_state20, ap_predicate_pred634_state20, ap_predicate_pred640_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred640_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred634_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred629_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3118_p1, ap_predicate_pred629_state20, zext_ln1419_1_fu_3183_p1, ap_predicate_pred634_state20, zext_ln1260_fu_3210_p1, ap_predicate_pred640_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred640_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1260_fu_3210_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred634_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1419_1_fu_3183_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred629_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1600_1_fu_3118_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred629_state20, ap_predicate_pred634_state20, ap_predicate_pred640_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred640_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred634_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred629_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3118_p1, ap_predicate_pred2206_state20, zext_ln1419_1_fu_3183_p1, ap_predicate_pred2217_state20, zext_ln1260_fu_3210_p1, ap_predicate_pred2228_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2228_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1260_fu_3210_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2217_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1419_1_fu_3183_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2206_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1600_1_fu_3118_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2206_state20, ap_predicate_pred2217_state20, ap_predicate_pred2228_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2228_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2217_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2206_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1600_fu_2965_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1289_fu_2343_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1285_fu_2335_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1281_fu_2327_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1289_fu_2343_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1285_fu_2335_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1281_fu_2327_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1289_fu_2343_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1285_fu_2335_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1281_fu_2327_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_3_address0 <= zext_ln1289_fu_2343_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address1 <= zext_ln1285_fu_2335_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address2 <= zext_ln1281_fu_2327_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_4_address0 <= zext_ln1289_fu_2343_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address1 <= zext_ln1285_fu_2335_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address2 <= zext_ln1281_fu_2327_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1355_fu_2888_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1419_fu_3051_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1252_fu_2128_p1 <= add_ln1250_fu_2117_p2(11 - 1 downto 0);
    trunc_ln1281_1_fu_2508_p1 <= add_ln1281_fu_2495_p2(8 - 1 downto 0);
    trunc_ln1285_1_fu_2533_p1 <= add_ln1285_fu_2520_p2(8 - 1 downto 0);
    trunc_ln1289_1_fu_2558_p1 <= add_ln1289_fu_2545_p2(8 - 1 downto 0);
    trunc_ln1356_1_fu_3414_p4 <= sub_ln1356_fu_3409_p2(26 downto 19);
    trunc_ln1356_2_fu_3430_p4 <= mul_ln1356_reg_5356(26 downto 19);
    trunc_ln1356_fu_3202_p1 <= mul_ln1356_fu_3196_p2(27 - 1 downto 0);
    trunc_ln1415_1_fu_3041_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1415_fu_3025_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1596_1_fu_2955_p1 <= hBarSel_3_0_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1596_fu_2939_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1768_fu_2696_p1 <= xCount_5_0(6 - 1 downto 0);
    trunc_ln1778_1_fu_2920_p1 <= hBarSel_5_0_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1778_fu_2904_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1838_fu_3805_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1845_fu_3841_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1852_fu_3877_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln565_10_fu_1611_p1 <= ap_sig_allocacmp_x_4(8 - 1 downto 0);
    trunc_ln565_11_fu_1615_p1 <= ap_sig_allocacmp_x_4(11 - 1 downto 0);
    trunc_ln565_1_fu_3569_p1 <= rampVal_3_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_2_fu_2644_p1 <= hBarSel_5_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_3_fu_2648_p1 <= hBarSel_3_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_4_fu_2652_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_5_fu_2656_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln565_6_fu_2660_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_7_fu_1603_p1 <= ap_sig_allocacmp_x_4(1 - 1 downto 0);
    trunc_ln565_8_fu_2896_p1 <= hBarSel_4_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_9_fu_3224_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_fu_3565_p1 <= hdata_loc_1_out_i(8 - 1 downto 0);
    trunc_ln6_fu_3322_p4 <= grp_fu_4670_p3(15 downto 8);
    trunc_ln7_fu_3159_p4 <= add_ln1303_2_fu_3145_p2(15 downto 8);
    trunc_ln8_fu_2997_p4 <= add_ln1304_3_fu_2979_p2(15 downto 8);
    trunc_ln_fu_3923_p3 <= (xor_ln1839_fu_3827_p2 & tmp_2_fu_3913_p4);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2375_state18, add_ln1393_fu_2832_p2, ap_predicate_pred2885_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2885_state17 = ap_const_boolean_1))) then 
                vBarSel <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2375_state18 = ap_const_boolean_1))) then 
                vBarSel <= add_ln1393_fu_2832_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2483_state18, xor_ln1758_fu_2664_p2, ap_predicate_pred3042_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred3042_state17 = ap_const_boolean_1))) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2483_state18 = ap_const_boolean_1))) then 
                vBarSel_1 <= xor_ln1758_fu_2664_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2483_state18, ap_predicate_pred3042_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2483_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred3042_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, add_ln1575_fu_2766_p2, ap_predicate_pred2428_state18, ap_predicate_pred2988_state17)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2988_state17 = ap_const_boolean_1))) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2428_state18 = ap_const_boolean_1))) then 
                vBarSel_2 <= add_ln1575_fu_2766_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2428_state18, ap_predicate_pred2988_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2428_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2988_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1575_fu_2766_p2, ap_predicate_pred2428_state18, ap_predicate_pred2434_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2434_state18 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2428_state18 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= add_ln1575_fu_2766_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2428_state18, ap_predicate_pred2434_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2434_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2428_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln1758_fu_2670_p1, ap_predicate_pred2483_state18, ap_predicate_pred2489_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2489_state18 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2483_state18 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1758_fu_2670_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2483_state18, ap_predicate_pred2489_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2489_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2483_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2375_state18, ap_predicate_pred2885_state17)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2375_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_predicate_pred2885_state17 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_loc_1_out_i, ap_block_pp0_stage0, zext_ln1393_fu_2838_p1, ap_predicate_pred2375_state18, ap_predicate_pred2381_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2381_state18 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2375_state18 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= zext_ln1393_fu_2838_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2375_state18, ap_predicate_pred2381_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2381_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2375_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1504_fu_3350_p1(2 - 1 downto 0);

    whiYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_1_ce0 <= ap_const_logic_1;
        else 
            whiYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1228_fu_3500_p1(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    width_val_cast31_cast_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_val_cast31),17));
    xor_ln1758_fu_2664_p2 <= (trunc_ln565_5_fu_2656_p1 xor ap_const_lv1_1);
    xor_ln1839_fu_3827_p2 <= (trunc_ln1838_fu_3805_p1 xor tmp_22_fu_3809_p3);
    xor_ln1846_fu_3863_p2 <= (trunc_ln1845_fu_3841_p1 xor tmp_23_fu_3845_p3);
    xor_ln1853_fu_3899_p2 <= (trunc_ln1852_fu_3877_p1 xor tmp_24_fu_3881_p3);
    xor_ln565_1_fu_3377_p2 <= (trunc_ln565_7_reg_4880_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln565_2_fu_3286_p2 <= (trunc_ln565_7_reg_4880_pp0_iter19_reg xor ap_const_lv1_1);
    xor_ln565_fu_3475_p2 <= (trunc_ln565_7_reg_4880_pp0_iter19_reg xor ap_const_lv1_1);
    zext_ln1084_cast_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1084),16));
    zext_ln1101_fu_3531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1101_fu_3525_p2),16));
    zext_ln1144_fu_3520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter20_phi_ln1144_reg_1476),64));
    zext_ln1165_fu_3515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter20_phi_ln1165_reg_1465),64));
    zext_ln1186_fu_3510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter20_phi_ln1186_reg_1454),64));
    zext_ln1207_fu_3505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter20_phi_ln1207_reg_1443),64));
    zext_ln1228_fu_3500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter20_phi_ln1228_reg_1432),64));
    zext_ln1250_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_0),12));
    zext_ln1257_fu_3070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_fu_3064_p2),8));
    zext_ln1260_fu_3210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_0_loc_1_out_i),64));
    zext_ln1281_fu_2327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_5028),64));
    zext_ln1285_fu_2335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_5033),64));
    zext_ln1289_fu_2343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_5038),64));
    zext_ln1302_1_fu_2574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2537_p3),16));
    zext_ln1302_fu_2570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2512_p3),15));
    zext_ln1303_1_fu_3142_p0 <= grp_fu_4662_p3;
    zext_ln1303_1_fu_3142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1303_1_fu_3142_p0),17));
    zext_ln1303_fu_3138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_3131_p3),17));
    zext_ln1304_1_fu_2973_p0 <= grp_fu_4634_p3;
    zext_ln1304_1_fu_2973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1304_1_fu_2973_p0),17));
    zext_ln1355_fu_2888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_reg_5023_pp0_iter16_reg),64));
    zext_ln1386_fu_2045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1393_fu_2838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1393_fu_2832_p2),8));
    zext_ln1412_fu_2866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1412_fu_2860_p2),8));
    zext_ln1419_1_fu_3183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1419_fu_3051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1415_fu_3045_p2),64));
    zext_ln1454_fu_1945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1504_fu_3350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter20_phi_ln1504_reg_1421),64));
    zext_ln1519_fu_3345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter20_phi_ln1519_reg_1410),64));
    zext_ln1568_fu_1877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_3),11));
    zext_ln1593_fu_2796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1593_fu_2790_p2),8));
    zext_ln1600_1_fu_3118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1600_fu_3114_p1),64));
    zext_ln1600_fu_2965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_2959_p2),64));
    zext_ln1758_fu_2670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1758_fu_2664_p2),8));
    zext_ln1770_fu_2746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1770_fu_2740_p2),10));
    zext_ln1775_fu_2724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1775_fu_2718_p2),8));
    zext_ln1784_1_fu_3098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1784_fu_2930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1778_fu_2924_p2),64));
    zext_ln565_1_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_4),17));
    zext_ln565_cast_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln565),17));
    zext_ln589_fu_4526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4520_p2),16));
    zext_ln693_fu_4060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_4054_p2),16));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, add_ln1341_fu_2187_p2, shl_ln2_fu_2216_p3, ap_predicate_pred2348_state6, ap_predicate_pred2354_state6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2354_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr <= shl_ln2_fu_2216_p3;
            elsif ((ap_predicate_pred2348_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr <= add_ln1341_fu_2187_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2348_state6, ap_predicate_pred2354_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2354_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2348_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, zonePlateVAddr_loc_1_out_i, ap_block_pp0_stage0, add_ln1341_fu_2187_p2, shl_ln2_fu_2216_p3, ap_predicate_pred2348_state6, ap_predicate_pred2354_state6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2354_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_ln2_fu_2216_p3;
            elsif ((ap_predicate_pred2348_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1341_fu_2187_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2348_state6, ap_predicate_pred2354_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2354_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2348_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
