#ifndef PANEL_SAMSUNG_AMB670YF07_H
#define PANEL_SAMSUNG_AMB670YF07_H

#include <linux/trace_events.h>
#ifdef CONFIG_MTK_ROUND_CORNER_SUPPORT
#include "../mediatek/mediatek_v2/mtk_corner_pattern/mtk_data_hw_roundedpattern_22023boe.h"
#endif

#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

#define MODE_NUM	2

#define mtk_drm_trace_begin(fmt, args...) do { \
	if (g_trace_log) { \
		preempt_disable(); \
		event_trace_printk(mtk_drm_get_tracing_mark(), \
			"B|%d|"fmt"\n", current->tgid, ##args); \
		preempt_enable();\
	} \
} while (0)

#define mtk_drm_trace_end() do { \
	if (g_trace_log) { \
		preempt_disable(); \
		event_trace_printk(mtk_drm_get_tracing_mark(), "E\n"); \
		preempt_enable(); \
	} \
} while (0)

#define mtk_drm_trace_c(fmt, args...) do { \
	if (g_trace_log) { \
		preempt_disable(); \
		event_trace_printk(mtk_drm_get_tracing_mark(), \
			"C|"fmt"\n", ##args); \
		preempt_enable();\
	} \
} while (0)

//#ifdef OPLUS_ADFR
enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC120 = 1,
};
//#endif
#define FRAME_WIDTH 			(1080)
#define FRAME_HEIGHT			(2520)
#define DSC_ENABLE                  1
#define DSC_VER                     18
#define DSC_SCR_VER                 44
#define DSC_SLICE_MODE              1
#define DSC_RGB_SWAP                0
#define DSC_DSC_CFG                 40
#define DSC_RCT_ON                  1
#define DSC_BIT_PER_CHANNEL         10
#define DSC_DSC_LINE_BUF_DEPTH      11
#define DSC_BP_ENABLE               1
#define DSC_BIT_PER_PIXEL           128
#define DSC_SLICE_HEIGHT            40
#define DSC_SLICE_WIDTH             540
#define DSC_CHUNK_SIZE              540
#define DSC_XMIT_DELAY              512
#define DSC_DEC_DELAY               549
#define DSC_SCALE_VALUE             32
#define DSC_INCREMENT_INTERVAL      950
#define DSC_DECREMENT_INTERVAL      7
#define DSC_LINE_BPG_OFFSET         13
#define DSC_NFL_BPG_OFFSET          683
#define DSC_SLICE_BPG_OFFSET        651
#define DSC_INITIAL_OFFSET          6144
#define DSC_FINAL_OFFSET            4336
#define DSC_FLATNESS_MINQP          7
#define DSC_FLATNESS_MAXQP          16
#define DSC_RC_MODEL_SIZE           8192
#define DSC_RC_EDGE_FACTOR          6
#define DSC_RC_QUANT_INCR_LIMIT0    15
#define DSC_RC_QUANT_INCR_LIMIT1    15
#define DSC_RC_TGT_OFFSET_HI        3
#define DSC_RC_TGT_OFFSET_LO        3

extern bool g_trace_log;
extern unsigned long mtk_drm_get_tracing_mark(void);

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */

/* --------------- DSC Setting --------------- */
/* FHD DSC1.2 10bit */
struct LCM_setting_table fhd_dsc_cmd[] = {

};

/* WQHD DSC1.2 10bit */
struct LCM_setting_table wqhd_dsc_cmd[] = {

};

/* --------------- timing@fhd_sdc_60 --------------- */
/* timing-switch cmd */
struct LCM_setting_table fhd_timing_switch_demura_pwm_cmd_sdc60[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	/*TE(Vsync) ON*/
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	/*60HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*60HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xFF,0x11,0x00,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

struct LCM_setting_table fhd_timing_switch_demura_pwm_cmd_sdc120[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	/*TE(Vsync) ON*/
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	/*120HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*120HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xff,0x11,0xff,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* --------------- timing@fhd_sdc_60 --------------- */
/* timing-switch cmd */
struct LCM_setting_table fhd_timing_switch_high_pwm_cmd_sdc60[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	/*timing_switch demura*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	/*TE(Vsync) ON*/
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	/*60HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*60HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xFF,0x11,0x00,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

struct LCM_setting_table fhd_timing_switch_high_pwm_cmd_sdc120[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	/*timing_switch demura*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	/*TE(Vsync) ON*/
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	/*120HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*120HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xff,0x11,0xff,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_demura_pwm_cmd_sdc60[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},
	{REGFLAG_CMD,3, {0X81,0x01,0x00}},
	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x01}},
	/*CASET/PASET Setting*/
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz>60Hz*/
	{REGFLAG_CMD,2, {0x2F,0x30}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	{REGFLAG_CMD,2, {0X5A,0x00}},

	/*IC PORCH*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,8, {0xBA,0x00,0x61,0x00,0x18,0x00,0x10,0x10}},
	/*60HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*60HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xFF,0x11,0x00,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x32}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},
	/*display on*/
	{REGFLAG_CMD,1, {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_demura_pwm_cmd_sdc120[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},
	{REGFLAG_CMD,3, {0X81,0x01,0x00}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz*/
	{REGFLAG_CMD,2, {0x2F,0x02}},

	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*IC PORCH*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,8, {0xBA,0x00,0x61,0x00,0x18,0x00,0x10,0x10}},
	/*120HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*120HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xff,0x11,0xff,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x32}},
	{REGFLAG_CMD,2, {0X6D,0x00}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},

	/*display on*/
	{REGFLAG_CMD,1, {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_high_pwm_cmd_sdc60[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0F}},
	{REGFLAG_CMD,2, {0XF5,0x20}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	/*TE(Vsync) shift*/
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},

	{REGFLAG_CMD,3, {0X81,0x01,0x00}},
	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x01}},
	/*CASET/PASET Setting*/
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz>60Hz*/
	{REGFLAG_CMD,2, {0x2F,0x30}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	{REGFLAG_CMD,2, {0X5A,0x00}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x6B}},
	{REGFLAG_CMD,2, {0xB0,0x00}},

	/*IC PORCH*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,8, {0xBA,0x00,0x61,0x00,0x18,0x00,0x10,0x10}},
	/*60HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*60HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xFF,0x11,0x00,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x32}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},
	/*display on*/
	{REGFLAG_CMD,1, {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_high_pwm_cmd_sdc120[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0F}},
	{REGFLAG_CMD,2, {0XF5,0x20}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	/*TE(Vsync) shift*/
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},

	{REGFLAG_CMD,3, {0X81,0x01,0x00}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz*/
	{REGFLAG_CMD,2, {0x2F,0x02}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x6B}},
	{REGFLAG_CMD,2, {0xB0,0x00}},

	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*IC PORCH*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,8, {0xBA,0x00,0x61,0x00,0x18,0x00,0x10,0x10}},
	/*120HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*120HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xff,0x11,0xff,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x32}},
	{REGFLAG_CMD,2, {0X6D,0x00}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},

	/*display on*/
	{REGFLAG_CMD,1, {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_high_pwm_cmd_sdc60_dvt[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0F}},
	{REGFLAG_CMD,2, {0XF5,0x20}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},
	{REGFLAG_CMD,3, {0X81,0x01,0x00}},
	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x01}},
	/*CASET/PASET Setting*/
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz>60Hz*/
	{REGFLAG_CMD,2, {0x2F,0x30}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	{REGFLAG_CMD,2, {0X5A,0x00}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x6B}},
	{REGFLAG_CMD,2, {0xB0,0x00}},

	/*IC PORCH*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,8, {0xBA,0x00,0x61,0x00,0x18,0x00,0x10,0x10}},
	/*60HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*60HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xFF,0x11,0x00,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x32}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	/* BCC_UPDATE for green around panel 20230607*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD,2, {0xBD,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x01}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x00,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x04}},
	{REGFLAG_CMD,4, {0xBD,0x41,0x04,0x38}},
	{REGFLAG_CMD,2, {0x6F,0x07}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x04,0x38}},
	{REGFLAG_CMD,2, {0x6F,0x0A}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x04,0x38}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0xBD,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x09,0xD8}},
	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x09,0xD8}},
	{REGFLAG_CMD,2, {0x6F,0x14}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x00,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x17}},
	{REGFLAG_CMD,4, {0xBD,0x9B,0x09,0xD8}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,13,{0xBD,0xF8,0xFA,0xFC,0xFA,0xFB,0xFD,0xFC,0xFC,0xFE,0xFE,0xFF,0xFF}},
	{REGFLAG_CMD,2, {0x6F,0x26}},
	{REGFLAG_CMD,13,{0xBD,0xFC,0xFC,0xFD,0xFD,0xFD,0xFE,0xFE,0xFE,0xFF,0xFF,0xFF,0xFF}},
	{REGFLAG_CMD,2, {0x6F,0x32}},
	{REGFLAG_CMD,13,{0xBD,0xF8,0xF3,0xF8,0xFA,0xF5,0xFA,0xFB,0xF9,0xFC,0xFD,0xFD,0xFE}},
	{REGFLAG_CMD,2, {0x6F,0x3E}},
	{REGFLAG_CMD,13,{0xBD,0xFA,0xF6,0xFA,0xFC,0xF8,0xFC,0xFE,0xFA,0xFE,0xFF,0xFD,0xFF}},
	/* Source_delay&CK_CB timming 20230626*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD,5, {0xB7,0x81,0x00,0x00,0x82}},
	{REGFLAG_CMD,5, {0xBA,0x81,0x00,0x00,0x82}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x18}},
	{REGFLAG_CMD,2, {0xD8,0x1F}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},
	/*display on*/
	{REGFLAG_CMD,1, {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_high_pwm_cmd_sdc120_dvt[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0F}},
	{REGFLAG_CMD,2, {0XF5,0x20}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},
	{REGFLAG_CMD,3, {0X81,0x01,0x00}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz*/
	{REGFLAG_CMD,2, {0x2F,0x02}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x6B}},
	{REGFLAG_CMD,2, {0xB0,0x00}},

	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*IC PORCH*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,8, {0xBA,0x00,0x61,0x00,0x18,0x00,0x10,0x10}},
	/*120HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*120HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xff,0x11,0xff,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x32}},
	{REGFLAG_CMD,2, {0X6D,0x00}},
	/* BCC_UPDATE for green around panel 20230607*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x08}},
	{REGFLAG_CMD,2, {0xBD,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x01}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x00,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x04}},
	{REGFLAG_CMD,4, {0xBD,0x41,0x04,0x38}},
	{REGFLAG_CMD,2, {0x6F,0x07}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x04,0x38}},
	{REGFLAG_CMD,2, {0x6F,0x0A}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x04,0x38}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0xBD,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x09,0xD8}},
	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x09,0xD8}},
	{REGFLAG_CMD,2, {0x6F,0x14}},
	{REGFLAG_CMD,4, {0xBD,0x00,0x00,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x17}},
	{REGFLAG_CMD,4, {0xBD,0x9B,0x09,0xD8}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,13,{0xBD,0xF8,0xFA,0xFC,0xFA,0xFB,0xFD,0xFC,0xFC,0xFE,0xFE,0xFF,0xFF}},
	{REGFLAG_CMD,2, {0x6F,0x26}},
	{REGFLAG_CMD,13,{0xBD,0xFC,0xFC,0xFD,0xFD,0xFD,0xFE,0xFE,0xFE,0xFF,0xFF,0xFF,0xFF}},
	{REGFLAG_CMD,2, {0x6F,0x32}},
	{REGFLAG_CMD,13,{0xBD,0xF8,0xF3,0xF8,0xFA,0xF5,0xFA,0xFB,0xF9,0xFC,0xFD,0xFD,0xFE}},
	{REGFLAG_CMD,2, {0x6F,0x3E}},
	{REGFLAG_CMD,13,{0xBD,0xFA,0xF6,0xFA,0xFC,0xF8,0xFC,0xFE,0xFA,0xFE,0xFF,0xFD,0xFF}},
	/* Source_delay&CK_CB timming 20230626*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD,5, {0xB7,0x81,0x00,0x00,0x82}},
	{REGFLAG_CMD,5, {0xBA,0x81,0x00,0x00,0x82}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x18}},
	{REGFLAG_CMD,2, {0xD8,0x1F}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},

	/*display on*/
	{REGFLAG_CMD,1, {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_high_pwm_cmd_sdc60_evt[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0F}},
	{REGFLAG_CMD,2, {0XF5,0x20}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0x6F,0x13}},
	{REGFLAG_CMD,2, {0XFD,0x21}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},
	{REGFLAG_CMD,3, {0X81,0x01,0x00}},
	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x01}},
	/*CASET/PASET Setting*/
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz>60Hz*/
	{REGFLAG_CMD,2, {0x2F,0x30}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	{REGFLAG_CMD,2, {0X5A,0x00}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x6B}},
	{REGFLAG_CMD,2, {0xB0,0x00}},

	/*IC PORCH*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,8, {0xBA,0x00,0x61,0x00,0x18,0x00,0x10,0x10}},
	/*60HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*60HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xFF,0x11,0x00,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x32}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	/*resize flash reload size aviod reload wrong porch code*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,5, {0xC5,0x15,0x15,0x15,0xDD}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x00}},
	{REGFLAG_CMD,4, {0xB8,0x09,0xF0,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x03}},
	{REGFLAG_CMD,3, {0xB8,0x00,0xB0}},
	/*solve aod flicker*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x08}},
	{REGFLAG_CMD,2, {0xB5,0x26}},
	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,6, {0xB5,0x26,0x26,0x26,0x26,0x26}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,24, {0xB5,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x1E,0x1E,0x1C,0x1C,0x0A,0x0A,0x0A,0x0A,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x44}},
	{REGFLAG_CMD,24, {0xB5,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x1E,0x1E,0x1C,0x1C,0x0A,0x0A,0x0A,0x0A,0x0A}},
	/* Source_delay&CK_CB timming 20230626*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD,5, {0xB7,0x81,0x00,0x00,0x82}},
	{REGFLAG_CMD,5, {0xBA,0x81,0x00,0x00,0x82}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x18}},
	{REGFLAG_CMD,2, {0xD8,0x1F}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},
	/*display on*/
	{REGFLAG_CMD,1, {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_high_pwm_cmd_sdc120_evt[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0F}},
	{REGFLAG_CMD,2, {0XF5,0x20}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0x6F,0x13}},
	{REGFLAG_CMD,2, {0XFD,0x21}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},
	{REGFLAG_CMD,3, {0X81,0x01,0x00}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz*/
	{REGFLAG_CMD,2, {0x2F,0x02}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x6B}},
	{REGFLAG_CMD,2, {0xB0,0x00}},

	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*IC PORCH*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x0E}},
	{REGFLAG_CMD,8, {0xBA,0x00,0x61,0x00,0x18,0x00,0x10,0x10}},
	/*120HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*120HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xff,0x11,0xff,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x22,0x22,0x22,0x22,0x22,0x22,0x22,0x22}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x32}},
	{REGFLAG_CMD,2, {0X6D,0x00}},
	/*resize flash reload size aviod reload wrong porch code*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,5, {0xC5,0x15,0x15,0x15,0xDD}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x00}},
	{REGFLAG_CMD,4, {0xB8,0x09,0xF0,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x03}},
	{REGFLAG_CMD,3, {0xB8,0x00,0xB0}},
	/*solve aod flicker*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x08}},
	{REGFLAG_CMD,2, {0xB5,0x26}},
	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,6, {0xB5,0x26,0x26,0x26,0x26,0x26}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,24, {0xB5,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x1E,0x1E,0x1C,0x1C,0x0A,0x0A,0x0A,0x0A,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x44}},
	{REGFLAG_CMD,24, {0xB5,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x1E,0x1E,0x1C,0x1C,0x0A,0x0A,0x0A,0x0A,0x0A}},
	/* Source_delay&CK_CB timming 20230626*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x05}},
	{REGFLAG_CMD,5, {0xB7,0x81,0x00,0x00,0x82}},
	{REGFLAG_CMD,5, {0xBA,0x81,0x00,0x00,0x82}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x18}},
	{REGFLAG_CMD,2, {0xD8,0x1F}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},

	/*display on*/
	{REGFLAG_CMD,1, {0x29}},
};

struct LCM_setting_table dsi_low_3plus[] = {
    /*3plus 51Hey > 1599*/
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x13}},
    {REGFLAG_CMD, 2, {0xB2,0x42}},
};

struct LCM_setting_table dsi_high_12plus[] = {
    /*12plus 51Hey <= 1599*/
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x13}},
    {REGFLAG_CMD, 2, {0xB2,0x4B}},
};

struct LCM_setting_table dsi_low_3plus_bl[] = {
    /*3plus 51Hey > 0x1599*/
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x13}},
    {REGFLAG_CMD, 2, {0xB2,0x42}},

    {REGFLAG_CMD, 3, {0x51,0x06,0x40}},
};

struct LCM_setting_table dsi_high_12plus_bl[] = {
    /*12plus 51Hey <= 0x1599*/
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x13}},
    {REGFLAG_CMD, 2, {0xB2,0x4B}},

    {REGFLAG_CMD, 3, {0x51,0x06,0x3F}},
};

struct LCM_setting_table dsi_demura0_bl[] = {
    /*demura0 51Hey <= 503*/
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x2E}},
    {REGFLAG_CMD, 4, {0xC0,0x00,0x00,0x03}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xEC,0x20}},
    {REGFLAG_CMD, 2, {0x6F,0x03}},
    {REGFLAG_CMD, 2, {0xEC,0x40}},
    {REGFLAG_CMD, 2, {0x6F,0xA5}},
    {REGFLAG_CMD, 4, {0xEC,0x20,0x20,0x20}},
    {REGFLAG_CMD, 2, {0x6F,0xA8}},
    {REGFLAG_CMD, 4, {0xEC,0x40,0x40,0x40}},
};

struct LCM_setting_table dsi_demura1_bl[] = {
    /*demura1 51Hey <= 2565*/
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x2E}},
    {REGFLAG_CMD, 4, {0xC0,0x00,0x00,0x03}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xEC,0x10}},
    {REGFLAG_CMD, 2, {0x6F,0x03}},
    {REGFLAG_CMD, 2, {0xEC,0x20}},
    {REGFLAG_CMD, 2, {0x6F,0xA5}},
    {REGFLAG_CMD, 4, {0xEC,0x10,0x10,0x10}},
    {REGFLAG_CMD, 2, {0x6F,0xA8}},
    {REGFLAG_CMD, 4, {0xEC,0x20,0x20,0x20}},
};

struct LCM_setting_table dsi_demura2_bl[] = {
    /*demura2 51Hey > 2565*/
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
    {REGFLAG_CMD, 2, {0x6F,0x2E}},
    {REGFLAG_CMD, 4, {0xC0,0x00,0x00,0x03}},
    {REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x04}},
    {REGFLAG_CMD, 2, {0x6F,0x02}},
    {REGFLAG_CMD, 2, {0xEC,0x08}},
    {REGFLAG_CMD, 2, {0x6F,0x03}},
    {REGFLAG_CMD, 2, {0xEC,0x10}},
    {REGFLAG_CMD, 2, {0x6F,0xA5}},
    {REGFLAG_CMD, 4, {0xEC,0x08,0x08,0x08}},
    {REGFLAG_CMD, 2, {0x6F,0xA8}},
    {REGFLAG_CMD, 4, {0xEC,0x10,0x10,0x10}},
};

/* --------------- timing@fhd_sdc_60 --------------- */
/* timing-switch cmd */
struct LCM_setting_table fhd_timing_switch_cmd_sdc60[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_DELAY, 13, {}},
	/*60HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*60HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xFF,0x11,0x00,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* enable skip mode*/
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	/*timing_switch demura*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

struct LCM_setting_table fhd_timing_switch_cmd_sdc120[] = {
	/* Frequence Transition */
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_DELAY, 13, {}},
	/*120HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*120HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xff,0x11,0xff,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* enable skip mode*/
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	/*timing_switch demura*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD, 2, {0x6F,0x6B}},
	{REGFLAG_CMD, 2, {0xB0,0x01}},
	/*long write EOT to the end*/
	{REGFLAG_CMD,3, {0x00,0x00,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_cmd_sdc60[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0F}},
	{REGFLAG_CMD,2, {0XF5,0x20}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0x6F,0x13}},
	{REGFLAG_CMD,2, {0XFD,0x21}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},
	{REGFLAG_CMD,3, {0X81,0x01,0x00}},
	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x01}},
	/*CASET/PASET Setting*/
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz>60Hz*/
	{REGFLAG_CMD,2, {0x2F,0x30}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	{REGFLAG_CMD,2, {0X5A,0x00}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x6B}},
	{REGFLAG_CMD,2, {0xB0,0x01}},
	/*solve aod flicker*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x08}},
	{REGFLAG_CMD,2, {0xB5,0x26}},
	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,6, {0xB5,0x26,0x26,0x26,0x26,0x26}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,24, {0xB5,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x1E,0x1E,0x1C,0x1C,0x0A,0x0A,0x0A,0x0A,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x44}},
	{REGFLAG_CMD,24, {0xB5,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x1E,0x1E,0x1C,0x1C,0x0A,0x0A,0x0A,0x0A,0x0A}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},
	/*60HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*60HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xFF,0x11,0x00,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x30}},
	{REGFLAG_CMD,2, {0X6D,0x01}},
	/*display on*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xD2,0x00}},
	{REGFLAG_CMD,1, {0x29}},
};

/* dsi-on cmd */
struct LCM_setting_table fhd_dsi_on_cmd_sdc120[] = {
	/*IP Setting*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x80}},
	{REGFLAG_CMD,2, {0x6F,0x19}},
	{REGFLAG_CMD,2, {0xF2,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1A}},
	{REGFLAG_CMD,2, {0XF4,0x55}},

	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,3, {0xF8,0x01,0x4E}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,3, {0XF8,0x00,0xFD}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x05}},
	{REGFLAG_CMD,2, {0xFE,0x3C}},
	{REGFLAG_CMD,2, {0x6F,0x02}},
	{REGFLAG_CMD,2, {0XF9,0x04}},
	{REGFLAG_CMD,2, {0x6F,0x1E}},
	{REGFLAG_CMD,2, {0XFB,0x0F}},
	{REGFLAG_CMD,2, {0x6F,0x0F}},
	{REGFLAG_CMD,2, {0XF5,0x20}},
	{REGFLAG_CMD,2, {0x6F,0x0D}},
	{REGFLAG_CMD,2, {0XFB,0x80}},

	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x82}},
	{REGFLAG_CMD,2, {0x6F,0x09}},
	{REGFLAG_CMD,2, {0XF2,0x55}},
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x83}},
	{REGFLAG_CMD,2, {0x6F,0x12}},
	{REGFLAG_CMD,2, {0XFE,0x41}},
	{REGFLAG_CMD,2, {0x6F,0x13}},
	{REGFLAG_CMD,2, {0XFD,0x21}},
	{REGFLAG_CMD,2, {0X26,0x00}},
	{REGFLAG_CMD,3, {0X44,0x09,0xA9}},
	{REGFLAG_CMD,3, {0X81,0x01,0x00}},
	/*TE(Vsync) ON/OFF*/
	{REGFLAG_CMD,5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x53,0x20}},
	{REGFLAG_CMD,5, {0x2A,0x00,0x00,0x04,0X37}},
	{REGFLAG_CMD,5, {0x2B,0x00,0x00,0x09,0XD7}},

	/*DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,2, {0x03,0x01}},
	{REGFLAG_CMD,3, {0x90,0x03,0x03}},
	//{REGFLAG_CMD,19, {0x91,0x89,0x28,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	{REGFLAG_CMD,19, {0x91,0xAB,0xA8,0x00,0x28,0xD2,0x00,0x02,0x25,0x03,0xB6,0x00,0x07,0x02,0xAB,0x02,0x8B,0x10,0xF0}},
	/*fix QP range for DSC setting 10bit-3.75x*/
	{REGFLAG_CMD,5, {0xFF,0xAA,0x55,0xA5,0x81}},
	{REGFLAG_CMD,2, {0x6F,0x24}},
	{REGFLAG_CMD,21, {0xFB,0x00,0x03,0x04,0x55,0x77,0x77,0x78,0x99,0x9C,0x00,0x00,0x06,0x88,0x9A,0xBB,0xBC,0xDE,0xEF,0xF0,0x11}},
	/*120Hz*/
	{REGFLAG_CMD,2, {0x2F,0x00}},
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x6B}},
	{REGFLAG_CMD,2, {0xB0,0x01}},
	/*solve aod flicker*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x08}},
	{REGFLAG_CMD,2, {0xB5,0x26}},
	{REGFLAG_CMD,2, {0x6F,0x11}},
	{REGFLAG_CMD,6, {0xB5,0x26,0x26,0x26,0x26,0x26}},
	{REGFLAG_CMD,2, {0x6F,0x2D}},
	{REGFLAG_CMD,24, {0xB5,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x1E,0x1E,0x1C,0x1C,0x0A,0x0A,0x0A,0x0A,0x0A}},
	{REGFLAG_CMD,2, {0x6F,0x44}},
	{REGFLAG_CMD,24, {0xB5,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x1E,0x1E,0x1C,0x1C,0x0A,0x0A,0x0A,0x0A,0x0A}},
	/*sleep out*/
	{REGFLAG_CMD,1, {0x11}},
	{REGFLAG_DELAY, 123, {}},
	/*120HZ TE2 ON*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,5, {0xBE,0x5F,0x47,0x4A,0x49}},
	/*120HZ seq setting*/
	{REGFLAG_CMD,6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x1B}},
	{REGFLAG_CMD,2, {0xBA,0x18}},
	{REGFLAG_CMD,2, {0x6F,0x1C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x01,0x01,0x01,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x2C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x03,0x03,0x00,0x01,0x03,0x03,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x3C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x05,0x05,0x00,0x01,0x05,0x05,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x4C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x00,0x01,0x0b,0x0b,0x00,0x01,0x0b,0x0b,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x5C}},
	{REGFLAG_CMD,17, {0xBA,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01,0x01}},
	{REGFLAG_CMD,2, {0x6F,0x6C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x7C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x01,0x02,0x03,0x04,0x05,0x05,0x77,0x05,0x05,0x05,0x0b,0x0b,0x1d,0x1d,0x77}},
	{REGFLAG_CMD,2, {0x6F,0x8C}},
	{REGFLAG_CMD,17, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0x9C}},
	{REGFLAG_CMD,9, {0xBA,0x11,0xff,0x11,0xff,0x11,0x00,0x11,0xf0}},
	{REGFLAG_CMD,2, {0x6F,0xA4}},
	{REGFLAG_CMD,5, {0xBA,0xa4,0xea,0xea,0xff}},
	{REGFLAG_CMD,2, {0x6F,0xA8}},
	{REGFLAG_CMD,9, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD,2, {0x6F,0xB0}},
	{REGFLAG_CMD,9, {0xBA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* enable skip mode*/
	{REGFLAG_CMD,2, {0x2F,0x30}},
	{REGFLAG_CMD,2, {0X6D,0x00}},
	/*display on*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x01}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xD2,0x00}},
	{REGFLAG_CMD,1, {0x29}},
};


/* --------------- timing@wqhd_oplus_120 --------------- */
/* timing-switch cmd */
struct LCM_setting_table wqhd_timing_switch_cmd_oplus120[] = {
};

/* dsi-on cmd */
struct LCM_setting_table wqhd_dsi_on_cmd_oplus120[] = {
};

/* ------------------------- common parameters ------------------------- */

/* --------------- panel common --------------- */
/* aod/fod command */
struct LCM_setting_table aod_on_cmd_lpwm[] = {
	/* AOD Mode ON*/
	{REGFLAG_DELAY, 35, {}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x50}},
	{REGFLAG_CMD, 2, {0x2F,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x80}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	/* AOD Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x09,0xD9}},
};

struct LCM_setting_table aod_on_cmd_hpwm[] = {
	/* AOD Mode ON*/
	{REGFLAG_DELAY, 35, {}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x50}},
	{REGFLAG_CMD, 2, {0x2F,0x02}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 1, {0x39}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x80}},
	{REGFLAG_CMD, 2, {0x65,0x01}},
	/* AOD Switch */
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x09,0xD9}},
};

struct LCM_setting_table aod_off_cmd_hpwm_120hz[] = {
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_DELAY, 35, {}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	/* AOD Mode OFF */
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x01}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* TE Modulation */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_hpwm_60hz[] = {
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_DELAY, 35, {}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	/* AOD FD Discharge */
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	/* AOD Mode OFF */
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x01}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 1, {0x2C}},
	/* TE Modulation */
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_lpwm_60hz[] = {
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_DELAY, 35, {}},
    /* AOD Mode OFF*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x01}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x01}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_lpwm_120hz[] = {
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_DELAY, 35, {}},
    /* AOD Mode OFF*/
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x00}},
	{REGFLAG_CMD, 2, {0x6F,0x0E}},
	{REGFLAG_CMD, 2, {0xB5,0x4F}},
	{REGFLAG_CMD, 2, {0x65,0x00}},
	{REGFLAG_CMD, 6, {0xF0,0x55,0xAA,0x52,0x08,0x03}},
	{REGFLAG_CMD, 2, {0x6F,0x54}},
	{REGFLAG_CMD, 2, {0xB2,0x01}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 2, {0x2F,0x30}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
	{REGFLAG_CMD, 5, {0x35,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

struct LCM_setting_table aod_high_mode[] = {
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x09,0xD9}},
};

struct LCM_setting_table aod_low_mode[] = {
	{REGFLAG_CMD, 2, {0x6F,0x04}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x03}},
};

struct LCM_setting_table hbm_on_cmd[] = {

};

struct LCM_setting_table hbm_off_cmd[] = {

};

/* loading effect */
struct LCM_setting_table lcm_seed_mode0[] = {
	/* Loading/Effect Setting mode0 off */
};

struct LCM_setting_table lcm_seed_mode1[] = {
	/* Loading/Effect Setting mode1 100%*/
};

struct LCM_setting_table lcm_seed_mode2[] = {
	/* Loading/Effect Setting mode2 110% */
};

/* --------------- adfr common --------------- */
/* pre-switch cmd */
struct LCM_setting_table pre_switch_cmd[] = {

};

/* fake frame cmd, used for sdc 90/120 */
struct LCM_setting_table fakeframe_cmd[] = {

};

/* SDC Auto On */
struct LCM_setting_table auto_on_cmd[] = {

};

/* SDC Auto Off */
struct LCM_setting_table auto_off_cmd[] = {

};

/* SDC Auto Off Min Fps */
struct LCM_setting_table auto_off_minfps_cmd[] = {
	{REGFLAG_CMD, 2, {0x2F,0x32}},
	{REGFLAG_CMD, 2, {0x6D,0x00}},
};

/* SDC Auto On Min Fps */
struct LCM_setting_table auto_on_minfps_cmd[] = {

};

#endif
