// Seed: 307081756
module module_0 (
    input supply1 id_0,
    input supply0 id_1
);
  supply0 id_3;
  assign id_3 = id_3;
  assign module_2.id_2 = 0;
  assign id_3 = 1 ? 1'b0 : 1 & id_0 & id_0;
  always @(1 or posedge -1) begin : LABEL_0
    disable id_4;
  end
  supply1 id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire  id_1
);
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    output uwire   id_0,
    input  supply0 id_1,
    output logic   id_2
);
  assign id_0 = -1 < id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  always_comb @(id_1) id_2 = id_1 / -1;
endmodule
