# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Zynq7020.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
