-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_min_cost_function_vopt_6phase\hdlsrc\parallel_min_cost_function_vopt_6phase\parallel_min_cost_function_vopt_6Phase_src_MATLAB_Function.vhd
-- Created: 2022-10-05 13:57:47
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_min_cost_function_vopt_6Phase_src_MATLAB_Function
-- Source Path: parallel_min_cost_function_vopt_6phase/Min_cost_function_and_vopt/MATLAB Function
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.parallel_min_cost_function_vopt_6Phase_src_Min_cost_function_and_vopt_pkg.ALL;

ENTITY parallel_min_cost_function_vopt_6Phase_src_MATLAB_Function IS
  PORT( J_1                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_1                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_1                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_2                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_2                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_2                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_3                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_3                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_3                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_4                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_4                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_4                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_5                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_5                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_5                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_6                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_6                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_6                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_7                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_7                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_7                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_8                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_8                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_8                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_9                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_9                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_9                        :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_10                              :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_10                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_10                       :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_11                              :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_11                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_11                       :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_12                              :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_12                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_12                       :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_13                              :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_13                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_13                       :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_14                              :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_14                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_14                       :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_15                              :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_15                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_15                       :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J_16                              :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_16                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        voltages_16                       :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        min                               :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_default                         :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        voltages_default                  :   IN    vector_of_std_logic_vector24(0 TO 3);  -- sfix24_En11 [4]
        J                                 :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- int32
        voltages                          :   OUT   vector_of_std_logic_vector24(0 TO 3)  -- sfix24_En11 [4]
        );
END parallel_min_cost_function_vopt_6Phase_src_MATLAB_Function;


ARCHITECTURE rtl OF parallel_min_cost_function_vopt_6Phase_src_MATLAB_Function IS

  -- Signals
  SIGNAL J_1_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_1_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_1_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_2_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_2_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_2_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_3_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_3_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_3_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_4_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_4_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_4_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_5_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_5_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_5_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_6_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_6_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_6_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_7_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_7_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_7_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_8_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_8_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_8_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_9_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_9_signed                   : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_9_signed                : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_10_signed                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_10_signed                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_10_signed               : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_11_signed                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_11_signed                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_11_signed               : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_12_signed                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_12_signed                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_12_signed               : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_13_signed                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_13_signed                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_13_signed               : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_14_signed                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_14_signed                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_14_signed               : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_15_signed                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_15_signed                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_15_signed               : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_16_signed                      : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_16_signed                  : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_16_signed               : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL min_signed                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_default_signed                 : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL voltages_default_signed          : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]
  SIGNAL J_tmp                            : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL Index_tmp                        : signed(31 DOWNTO 0);  -- int32
  SIGNAL voltages_tmp                     : vector_of_signed24(0 TO 3);  -- sfix24_En11 [4]

BEGIN
  J_1_signed <= signed(J_1);

  Index_1_signed <= signed(Index_1);

  outputgen17: FOR k IN 0 TO 3 GENERATE
    voltages_1_signed(k) <= signed(voltages_1(k));
  END GENERATE;

  J_2_signed <= signed(J_2);

  Index_2_signed <= signed(Index_2);

  outputgen16: FOR k IN 0 TO 3 GENERATE
    voltages_2_signed(k) <= signed(voltages_2(k));
  END GENERATE;

  J_3_signed <= signed(J_3);

  Index_3_signed <= signed(Index_3);

  outputgen15: FOR k IN 0 TO 3 GENERATE
    voltages_3_signed(k) <= signed(voltages_3(k));
  END GENERATE;

  J_4_signed <= signed(J_4);

  Index_4_signed <= signed(Index_4);

  outputgen14: FOR k IN 0 TO 3 GENERATE
    voltages_4_signed(k) <= signed(voltages_4(k));
  END GENERATE;

  J_5_signed <= signed(J_5);

  Index_5_signed <= signed(Index_5);

  outputgen13: FOR k IN 0 TO 3 GENERATE
    voltages_5_signed(k) <= signed(voltages_5(k));
  END GENERATE;

  J_6_signed <= signed(J_6);

  Index_6_signed <= signed(Index_6);

  outputgen12: FOR k IN 0 TO 3 GENERATE
    voltages_6_signed(k) <= signed(voltages_6(k));
  END GENERATE;

  J_7_signed <= signed(J_7);

  Index_7_signed <= signed(Index_7);

  outputgen11: FOR k IN 0 TO 3 GENERATE
    voltages_7_signed(k) <= signed(voltages_7(k));
  END GENERATE;

  J_8_signed <= signed(J_8);

  Index_8_signed <= signed(Index_8);

  outputgen10: FOR k IN 0 TO 3 GENERATE
    voltages_8_signed(k) <= signed(voltages_8(k));
  END GENERATE;

  J_9_signed <= signed(J_9);

  Index_9_signed <= signed(Index_9);

  outputgen9: FOR k IN 0 TO 3 GENERATE
    voltages_9_signed(k) <= signed(voltages_9(k));
  END GENERATE;

  J_10_signed <= signed(J_10);

  Index_10_signed <= signed(Index_10);

  outputgen8: FOR k IN 0 TO 3 GENERATE
    voltages_10_signed(k) <= signed(voltages_10(k));
  END GENERATE;

  J_11_signed <= signed(J_11);

  Index_11_signed <= signed(Index_11);

  outputgen7: FOR k IN 0 TO 3 GENERATE
    voltages_11_signed(k) <= signed(voltages_11(k));
  END GENERATE;

  J_12_signed <= signed(J_12);

  Index_12_signed <= signed(Index_12);

  outputgen6: FOR k IN 0 TO 3 GENERATE
    voltages_12_signed(k) <= signed(voltages_12(k));
  END GENERATE;

  J_13_signed <= signed(J_13);

  Index_13_signed <= signed(Index_13);

  outputgen5: FOR k IN 0 TO 3 GENERATE
    voltages_13_signed(k) <= signed(voltages_13(k));
  END GENERATE;

  J_14_signed <= signed(J_14);

  Index_14_signed <= signed(Index_14);

  outputgen4: FOR k IN 0 TO 3 GENERATE
    voltages_14_signed(k) <= signed(voltages_14(k));
  END GENERATE;

  J_15_signed <= signed(J_15);

  Index_15_signed <= signed(Index_15);

  outputgen3: FOR k IN 0 TO 3 GENERATE
    voltages_15_signed(k) <= signed(voltages_15(k));
  END GENERATE;

  J_16_signed <= signed(J_16);

  Index_16_signed <= signed(Index_16);

  outputgen2: FOR k IN 0 TO 3 GENERATE
    voltages_16_signed(k) <= signed(voltages_16(k));
  END GENERATE;

  min_signed <= signed(min);

  J_default_signed <= signed(J_default);

  outputgen1: FOR k IN 0 TO 3 GENERATE
    voltages_default_signed(k) <= signed(voltages_default(k));
  END GENERATE;

  MATLAB_Function_output : PROCESS (Index_10_signed, Index_11_signed, Index_12_signed, Index_13_signed,
       Index_14_signed, Index_15_signed, Index_16_signed, Index_1_signed,
       Index_2_signed, Index_3_signed, Index_4_signed, Index_5_signed,
       Index_6_signed, Index_7_signed, Index_8_signed, Index_9_signed,
       J_10_signed, J_11_signed, J_12_signed, J_13_signed, J_14_signed,
       J_15_signed, J_16_signed, J_1_signed, J_2_signed, J_3_signed, J_4_signed,
       J_5_signed, J_6_signed, J_7_signed, J_8_signed, J_9_signed,
       J_default_signed, min_signed, voltages_10_signed, voltages_11_signed,
       voltages_12_signed, voltages_13_signed, voltages_14_signed,
       voltages_15_signed, voltages_16_signed, voltages_1_signed,
       voltages_2_signed, voltages_3_signed, voltages_4_signed,
       voltages_5_signed, voltages_6_signed, voltages_7_signed,
       voltages_8_signed, voltages_9_signed, voltages_default_signed)
  BEGIN
    IF J_1_signed = min_signed THEN 
      Index_tmp <= Index_1_signed;
      voltages_tmp <= voltages_1_signed;
      J_tmp <= J_1_signed;
    ELSIF J_2_signed = min_signed THEN 
      Index_tmp <= Index_2_signed;
      voltages_tmp <= voltages_2_signed;
      J_tmp <= J_2_signed;
    ELSIF J_3_signed = min_signed THEN 
      Index_tmp <= Index_3_signed;
      voltages_tmp <= voltages_3_signed;
      J_tmp <= J_3_signed;
    ELSIF J_4_signed = min_signed THEN 
      Index_tmp <= Index_4_signed;
      voltages_tmp <= voltages_4_signed;
      J_tmp <= J_4_signed;
    ELSIF J_5_signed = min_signed THEN 
      Index_tmp <= Index_5_signed;
      voltages_tmp <= voltages_5_signed;
      J_tmp <= J_5_signed;
    ELSIF J_6_signed = min_signed THEN 
      Index_tmp <= Index_6_signed;
      voltages_tmp <= voltages_6_signed;
      J_tmp <= J_6_signed;
    ELSIF J_7_signed = min_signed THEN 
      Index_tmp <= Index_7_signed;
      voltages_tmp <= voltages_7_signed;
      J_tmp <= J_7_signed;
    ELSIF J_8_signed = min_signed THEN 
      Index_tmp <= Index_8_signed;
      voltages_tmp <= voltages_8_signed;
      J_tmp <= J_8_signed;
    ELSIF J_9_signed = min_signed THEN 
      Index_tmp <= Index_9_signed;
      voltages_tmp <= voltages_9_signed;
      J_tmp <= J_9_signed;
    ELSIF J_10_signed = min_signed THEN 
      Index_tmp <= Index_10_signed;
      voltages_tmp <= voltages_10_signed;
      J_tmp <= J_10_signed;
    ELSIF J_11_signed = min_signed THEN 
      Index_tmp <= Index_11_signed;
      voltages_tmp <= voltages_11_signed;
      J_tmp <= J_11_signed;
    ELSIF J_12_signed = min_signed THEN 
      Index_tmp <= Index_12_signed;
      voltages_tmp <= voltages_12_signed;
      J_tmp <= J_12_signed;
    ELSIF J_13_signed = min_signed THEN 
      Index_tmp <= Index_13_signed;
      voltages_tmp <= voltages_13_signed;
      J_tmp <= J_13_signed;
    ELSIF J_14_signed = min_signed THEN 
      Index_tmp <= Index_14_signed;
      voltages_tmp <= voltages_14_signed;
      J_tmp <= J_14_signed;
    ELSIF J_15_signed = min_signed THEN 
      Index_tmp <= Index_15_signed;
      voltages_tmp <= voltages_15_signed;
      J_tmp <= J_15_signed;
    ELSIF J_16_signed = min_signed THEN 
      Index_tmp <= Index_16_signed;
      voltages_tmp <= voltages_16_signed;
      J_tmp <= J_16_signed;
    ELSE 
      Index_tmp <= to_signed(16#00000000#, 32);
      J_tmp <= J_default_signed;
      voltages_tmp <= voltages_default_signed;
    END IF;
  END PROCESS MATLAB_Function_output;


  J <= std_logic_vector(J_tmp);

  Index <= std_logic_vector(Index_tmp);

  outputgen: FOR k IN 0 TO 3 GENERATE
    voltages(k) <= std_logic_vector(voltages_tmp(k));
  END GENERATE;

END rtl;

