[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Reg_M",
    "duplicate":"~Top|Top/reg_m:Reg_M",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|Reg_W",
    "duplicate":"~Top|Top/reg_w:Reg_M",
    "index":0.7333333333333333
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.SRAM_dm.mem",
    "fileName":"./src/main/scala/Pipeline/prog0/prog0.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.SRAM.mem",
    "fileName":"./src/main/scala/Pipeline/prog0/prog0.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/Top"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_mem_data_test",
    "sources":[
      "~Top|Top>io_mem_read_test",
      "~Top|Top>io_mem_addr_test"
    ]
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Top.SRAM",
    "name":"Top.SRAM.mem.v",
    "text":"module BindsTo_0_SRAM(\n  input         clock,\n  input  [15:0] io_address,\n  output [31:0] io_read_data\n);\n\ninitial begin\n  $readmemh(\"./src/main/scala/Pipeline/prog0/prog0.hex\", SRAM.mem);\nend\n                      endmodule\n\nbind SRAM BindsTo_0_SRAM BindsTo_0_SRAM_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Top.SRAM_dm",
    "name":"Top.SRAM_dm.mem.v",
    "text":"module BindsTo_1_SRAM_dm(\n  input         clock,\n  input  [3:0]  io_w_en,\n  input  [15:0] io_address,\n  input  [31:0] io_write_data,\n  output [31:0] io_read_data,\n  input         io_mem_read_test,\n  input  [31:0] io_mem_addr_test,\n  output [31:0] io_mem_data_test\n);\n\ninitial begin\n  $readmemh(\"./src/main/scala/Pipeline/prog0/prog0.hex\", SRAM_dm.mem);\nend\n                      endmodule\n\nbind SRAM_dm BindsTo_1_SRAM_dm BindsTo_1_SRAM_dm_Inst(.*);"
  }
]