{
  "Top": "cnn_stream_accel",
  "RtlTop": "cnn_stream_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "cnn_stream_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top cnn_stream_accel -name cnn_stream_accel",
      "set_directive_top cnn_stream_accel -name cnn_stream_accel",
      "set_directive_top cnn_stream_accel -name cnn_stream_accel",
      "set_directive_top cnn_stream_accel -name cnn_stream_accel",
      "set_directive_top cnn_stream_accel -name cnn_stream_accel",
      "set_directive_top cnn_stream_accel -name cnn_stream_accel",
      "set_directive_top cnn_stream_accel -name cnn_stream_accel",
      "set_directive_top cnn_stream_accel -name cnn_stream_accel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cnn_stream_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.5",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "47267"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn_stream_accel",
    "Version": "1.0",
    "DisplayName": "Cnn_stream_accel",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cnn_stream_accel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/05-Vitis-HLS\/cnn.cc",
      "..\/..\/05-Vitis-HLS\/conv.cc",
      "..\/..\/05-Vitis-HLS\/dense.cc",
      "..\/..\/05-Vitis-HLS\/flat.cc",
      "..\/..\/05-Vitis-HLS\/pool.cc",
      "..\/..\/05-Vitis-HLS\/utils.cc",
      "..\/..\/wrapper.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cnn_stream_accel_convolution.vhd",
      "impl\/vhdl\/cnn_stream_accel_CTRL_s_axi.vhd",
      "impl\/vhdl\/cnn_stream_accel_dataflow_section.vhd",
      "impl\/vhdl\/cnn_stream_accel_dataflow_section_dense_biases.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_array.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_0.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_2.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_3.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_4.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_5.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_6.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_7.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_8.vhd",
      "impl\/vhdl\/cnn_stream_accel_dense_dense_weights_9.vhd",
      "impl\/vhdl\/cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_fifo_w32_d10_S.vhd",
      "impl\/vhdl\/cnn_stream_accel_fifo_w32_d196_A.vhd",
      "impl\/vhdl\/cnn_stream_accel_fifo_w32_d784_A.vhd",
      "impl\/vhdl\/cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_img_buffer.vhd",
      "impl\/vhdl\/cnn_stream_accel_max_pooling.vhd",
      "impl\/vhdl\/cnn_stream_accel_mul_2ns_9ns_10_1_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_mux_42_32_1_1.vhd",
      "impl\/vhdl\/cnn_stream_accel_output_buffer.vhd",
      "impl\/vhdl\/cnn_stream_accel_pad_img0.vhd",
      "impl\/vhdl\/cnn_stream_accel_regslice_both.vhd",
      "impl\/vhdl\/cnn_stream_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_stream_accel_convolution.v",
      "impl\/verilog\/cnn_stream_accel_CTRL_s_axi.v",
      "impl\/verilog\/cnn_stream_accel_dataflow_section.v",
      "impl\/verilog\/cnn_stream_accel_dataflow_section_dense_biases.v",
      "impl\/verilog\/cnn_stream_accel_dataflow_section_dense_biases_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_array.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_0.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_0_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_1.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_1_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_2.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_2_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_3.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_3_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_4.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_4_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_5.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_5_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_6.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_6_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_7.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_7_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_8.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_8_rom.dat",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_9.v",
      "impl\/verilog\/cnn_stream_accel_dense_dense_weights_9_rom.dat",
      "impl\/verilog\/cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1.v",
      "impl\/verilog\/cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/cnn_stream_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/cnn_stream_accel_fifo_w32_d10_S.v",
      "impl\/verilog\/cnn_stream_accel_fifo_w32_d196_A.v",
      "impl\/verilog\/cnn_stream_accel_fifo_w32_d784_A.v",
      "impl\/verilog\/cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/cnn_stream_accel_img_buffer.v",
      "impl\/verilog\/cnn_stream_accel_max_pooling.v",
      "impl\/verilog\/cnn_stream_accel_mul_2ns_9ns_10_1_1.v",
      "impl\/verilog\/cnn_stream_accel_mux_42_32_1_1.v",
      "impl\/verilog\/cnn_stream_accel_output_buffer.v",
      "impl\/verilog\/cnn_stream_accel_pad_img0.v",
      "impl\/verilog\/cnn_stream_accel_regslice_both.v",
      "impl\/verilog\/cnn_stream_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cnn_stream_accel_v1_0\/data\/cnn_stream_accel.mdd",
      "impl\/misc\/drivers\/cnn_stream_accel_v1_0\/data\/cnn_stream_accel.tcl",
      "impl\/misc\/drivers\/cnn_stream_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cnn_stream_accel_v1_0\/src\/xcnn_stream_accel.c",
      "impl\/misc\/drivers\/cnn_stream_accel_v1_0\/src\/xcnn_stream_accel.h",
      "impl\/misc\/drivers\/cnn_stream_accel_v1_0\/src\/xcnn_stream_accel_hw.h",
      "impl\/misc\/drivers\/cnn_stream_accel_v1_0\/src\/xcnn_stream_accel_linux.c",
      "impl\/misc\/drivers\/cnn_stream_accel_v1_0\/src\/xcnn_stream_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_stream_accel_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_stream_accel_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_stream_accel_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_stream_accel_ap_fexp_8_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_stream_accel_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/FAcc_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/cnn_stream_accel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/Usuario\/AppData\/Roaming\/Xilinx\/Vitis\/cnn_hls_pynq\/solution1\/.debug\/cnn_stream_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cnn_stream_accel_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_stream_accel_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_stream_accel_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_stream_accel_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_stream_accel_ap_fdiv_14_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_stream_accel_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_stream_accel_ap_fexp_8_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_stream_accel_ap_fexp_8_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_stream_accel_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_stream_accel_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FAcc",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Add_Sub_Value Add CONFIG.Has_ACLKEN true CONFIG.Has_ARESETn true CONFIG.Operation_Type Accumulator CONFIG.C_Optimization Low_Latency CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.C_Mult_Usage No_Usage CONFIG.Has_RESULT_TREADY false CONFIG.C_Latency 5 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TDEST",
        "in_stream_TID",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TUSER",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TDEST",
        "out_stream_TID",
        "out_stream_TKEEP",
        "out_stream_TLAST",
        "out_stream_TREADY",
        "out_stream_TSTRB",
        "out_stream_TUSER",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    },
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn_stream_accel",
      "Instances": [{
          "ModuleName": "dataflow_section",
          "InstanceName": "grp_dataflow_section_fu_458",
          "Instances": [
            {
              "ModuleName": "convolution",
              "InstanceName": "grp_convolution_fu_394"
            },
            {
              "ModuleName": "convolution",
              "InstanceName": "grp_convolution_fu_405"
            },
            {
              "ModuleName": "convolution",
              "InstanceName": "grp_convolution_fu_414"
            },
            {
              "ModuleName": "dense",
              "InstanceName": "grp_dense_fu_423"
            },
            {
              "ModuleName": "dense",
              "InstanceName": "grp_dense_fu_451"
            },
            {
              "ModuleName": "dense",
              "InstanceName": "grp_dense_fu_479"
            },
            {
              "ModuleName": "dense",
              "InstanceName": "grp_dense_fu_507"
            },
            {
              "ModuleName": "max_pooling",
              "InstanceName": "grp_max_pooling_fu_535"
            },
            {
              "ModuleName": "max_pooling",
              "InstanceName": "grp_max_pooling_fu_541"
            },
            {
              "ModuleName": "max_pooling",
              "InstanceName": "grp_max_pooling_fu_547"
            }
          ]
        }]
    },
    "Info": {
      "convolution": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pooling": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_section": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_stream_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convolution": {
        "Latency": {
          "LatencyBest": "19841",
          "LatencyAvg": "19841",
          "LatencyWorst": "19841",
          "PipelineII": "19841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "8.280"
        },
        "Loops": [{
            "Name": "conv_for_rows_pool_for_rows_pool_for_cols",
            "TripCount": "784",
            "Latency": "19839",
            "PipelineII": "25",
            "PipelineDepth": "265"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "7611",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "6155",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "max_pooling": {
        "Latency": {
          "LatencyBest": "793",
          "LatencyAvg": "793",
          "LatencyWorst": "793",
          "PipelineII": "793",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "7.107"
        },
        "Loops": [{
            "Name": "pool_for_rows_pool_for_cols",
            "TripCount": "196",
            "Latency": "791",
            "PipelineII": "4",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "415",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "540",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense": {
        "Latency": {
          "LatencyBest": "1996",
          "LatencyAvg": "1996",
          "LatencyWorst": "1996",
          "PipelineII": "1996",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "8.209"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "dense_for_flat",
            "TripCount": "196",
            "Latency": "1970",
            "PipelineII": "10",
            "PipelineDepth": "21"
          },
          {
            "Name": "VITIS_LOOP_60_2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "20",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "7",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1336",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1303",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_section": {
        "Latency": {
          "LatencyBest": "43346",
          "LatencyAvg": "43346",
          "LatencyWorst": "43346",
          "PipelineII": "43346",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "8.280"
        },
        "Loops": [
          {
            "Name": "flat_for_rows_flat_for_cols",
            "TripCount": "196",
            "Latency": "196",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "flat_for_rows_flat_for_cols",
            "TripCount": "196",
            "Latency": "196",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "flat_for_rows_flat_for_cols",
            "TripCount": "196",
            "Latency": "196",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "flat_for_rows_flat_for_cols",
            "TripCount": "196",
            "Latency": "196",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "dense_soft_max_for_dense_size",
            "TripCount": "10",
            "Latency": "46",
            "PipelineII": "1",
            "PipelineDepth": "38"
          },
          {
            "Name": "dense_soft_max_for_digits",
            "TripCount": "10",
            "Latency": "27",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }
        ],
        "Area": {
          "BRAM_18K": "104",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "37",
          "DSP": "65",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "34344",
          "AVAIL_FF": "106400",
          "UTIL_FF": "32",
          "LUT": "30918",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "58",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_stream_accel": {
        "Latency": {
          "LatencyBest": "47267",
          "LatencyAvg": "47267",
          "LatencyWorst": "47267",
          "PipelineII": "47268",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.50",
          "Estimate": "8.280"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_27_1_VITIS_LOOP_28_2",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "1156",
            "Latency": "1156",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "pad_for_rows_pad_for_cols",
            "TripCount": "784",
            "Latency": "802",
            "PipelineII": "1",
            "PipelineDepth": "20"
          },
          {
            "Name": "clone_for_rows_clone_for_cols",
            "TripCount": "1156",
            "Latency": "1157",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_40_3",
            "TripCount": "10",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "122",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "43",
          "DSP": "65",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "34853",
          "AVAIL_FF": "106400",
          "UTIL_FF": "32",
          "LUT": "31974",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "60",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-17 13:42:13 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
