{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702339491794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702339491795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 07:04:51 2023 " "Processing started: Tue Dec 12 07:04:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702339491795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339491795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XTEA_Project -c XTEA_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off XTEA_Project -c XTEA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339491795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702339492474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702339492474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine_fsm-fsm " "Found design unit 1: xtea_engine_fsm-fsm" {  } { { "../src/vhdl/xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499088 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine_fsm " "Found entity 1: xtea_engine_fsm" {  } { { "../src/vhdl/xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine-xtea_engine_arc " "Found design unit 1: xtea_engine-xtea_engine_arc" {  } { { "../src/vhdl/xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499091 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine " "Found entity 1: xtea_engine" {  } { { "../src/vhdl/xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-RTL " "Found design unit 1: top_level-RTL" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499094 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/speed_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Found design unit 1: speed_select-RTL" {  } { { "../src/vhdl/speed_select.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/speed_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499097 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "../src/vhdl/speed_select.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/speed_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-behavioral " "Found design unit 1: register32-behavioral" {  } { { "../src/vhdl/register32.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499100 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "../src/vhdl/register32.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Found design unit 1: my_uart_tx-RTL" {  } { { "../src/vhdl/my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499103 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "../src/vhdl/my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Found design unit 1: my_uart_top-structural" {  } { { "../src/vhdl/my_uart_top.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499106 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "../src/vhdl/my_uart_top.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Found design unit 1: my_uart_rx-RTL" {  } { { "../src/vhdl/my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499108 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "../src/vhdl/my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4in-behavioral " "Found design unit 1: mux_4in-behavioral" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499111 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4in " "Found entity 1: mux_4in" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/goldw/documents/gswt/project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2in-behavioral " "Found design unit 1: mux_2in-behavioral" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499114 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2in " "Found entity 1: mux_2in" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702339499114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702339499175 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Digit_SS top_level.vhd(11) " "VHDL Signal Declaration warning at top_level.vhd(11): used implicit default value for signal \"Digit_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702339499176 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top my_uart_top:UART " "Elaborating entity \"my_uart_top\" for hierarchy \"my_uart_top:UART\"" {  } { { "../src/vhdl/top_level.vhd" "UART" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select my_uart_top:UART\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"my_uart_top:UART\|speed_select:speed_rx\"" {  } { { "../src/vhdl/my_uart_top.vhd" "speed_rx" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_top:UART\|my_uart_rx:receiver " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_top:UART\|my_uart_rx:receiver\"" {  } { { "../src/vhdl/my_uart_top.vhd" "receiver" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_top:UART\|my_uart_tx:transmitter " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_top:UART\|my_uart_tx:transmitter\"" {  } { { "../src/vhdl/my_uart_top.vhd" "transmitter" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine xtea_engine:xtea_engine1 " "Elaborating entity \"xtea_engine\" for hierarchy \"xtea_engine:xtea_engine1\"" {  } { { "../src/vhdl/top_level.vhd" "xtea_engine1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine_fsm xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm " "Elaborating entity \"xtea_engine_fsm\" for hierarchy \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\"" {  } { { "../src/vhdl/xtea_engine.vhd" "fsm" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 xtea_engine:xtea_engine1\|register32:out0_reg " "Elaborating entity \"register32\" for hierarchy \"xtea_engine:xtea_engine1\|register32:out0_reg\"" {  } { { "../src/vhdl/xtea_engine.vhd" "out0_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2in xtea_engine:xtea_engine1\|mux_2in:v0_mux " "Elaborating entity \"mux_2in\" for hierarchy \"xtea_engine:xtea_engine1\|mux_2in:v0_mux\"" {  } { { "../src/vhdl/xtea_engine.vhd" "v0_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499332 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_data mux_2in.vhd(19) " "VHDL Process Statement warning at mux_2in.vhd(19): inferring latch(es) for signal or variable \"o_data\", which holds its previous value in one or more paths through the process" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702339499332 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[0\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[1\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[2\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[3\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[4\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[5\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[6\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[7\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[8\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[9\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[10\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[11\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499333 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[12\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[13\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[14\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[15\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[16\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[17\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[18\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[19\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[20\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[21\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[22\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[23\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[24\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[25\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[26\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[27\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[28\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[29\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[30\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[31\]\" at mux_2in.vhd(19)" {  } { { "../src/vhdl/mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499334 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4in xtea_engine:xtea_engine1\|mux_4in:key_mux " "Elaborating entity \"mux_4in\" for hierarchy \"xtea_engine:xtea_engine1\|mux_4in:key_mux\"" {  } { { "../src/vhdl/xtea_engine.vhd" "key_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/xtea_engine.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339499353 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_data mux_4in.vhd(21) " "VHDL Process Statement warning at mux_4in.vhd(21): inferring latch(es) for signal or variable \"o_data\", which holds its previous value in one or more paths through the process" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702339499353 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[0\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499354 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[1\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499354 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[2\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499354 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[3\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499354 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[4\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[5\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[6\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[7\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[8\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[9\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[10\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[11\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[12\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[13\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[14\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[15\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[16\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[17\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[18\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[19\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[20\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[21\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[22\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[23\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[24\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499355 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[25\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499356 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[26\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499356 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[27\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499356 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[28\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499356 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[29\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499356 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[30\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499356 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[31\]\" at mux_4in.vhd(21)" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339499356 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_top:UART\|my_uart_tx:transmitter\|bps_start " "Converted tri-state buffer \"my_uart_top:UART\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "../src/vhdl/my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702339499593 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_top:UART\|my_uart_rx:receiver\|bps_start " "Converted tri-state buffer \"my_uart_top:UART\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "../src/vhdl/my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_rx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702339499593 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702339499593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[0\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[0\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[1\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[1\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[2\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[2\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[3\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[3\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[4\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[4\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[5\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[5\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[6\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[6\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[7\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[7\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[8\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[8\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[9\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[9\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[10\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[10\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[11\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[11\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[12\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[12\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[13\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[13\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[14\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[14\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[15\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[15\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[16\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[16\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[17\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[17\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[18\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[18\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[19\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[19\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[20\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[20\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[21\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[21\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[22\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[22\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[23\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[23\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[24\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[24\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[25\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[25\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[26\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[26\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[27\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[27\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[28\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[28\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[29\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[29\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[30\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[30\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[31\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[31\]\" is permanently enabled" {  } { { "../src/vhdl/mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702339499711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/vhdl/my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/my_uart_tx.vhd" 83 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702339500263 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702339500264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digit_SS\[0\] GND " "Pin \"Digit_SS\[0\]\" is stuck at GND" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339500391 "|top_level|Digit_SS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit_SS\[1\] GND " "Pin \"Digit_SS\[1\]\" is stuck at GND" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339500391 "|top_level|Digit_SS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit_SS\[2\] GND " "Pin \"Digit_SS\[2\]\" is stuck at GND" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339500391 "|top_level|Digit_SS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit_SS\[3\] GND " "Pin \"Digit_SS\[3\]\" is stuck at GND" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702339500391 "|top_level|Digit_SS[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702339500391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702339500477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702339501007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702339501194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702339501194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702339501299 "|top_level|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702339501299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1095 " "Implemented 1095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702339501299 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702339501299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1077 " "Implemented 1077 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702339501299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702339501299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702339501323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 07:05:01 2023 " "Processing ended: Tue Dec 12 07:05:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702339501323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702339501323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702339501323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702339501323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702339502841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702339502841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 07:05:02 2023 " "Processing started: Tue Dec 12 07:05:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702339502841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702339502841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off XTEA_Project -c XTEA_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off XTEA_Project -c XTEA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702339502841 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702339503069 ""}
{ "Info" "0" "" "Project  = XTEA_Project" {  } {  } 0 0 "Project  = XTEA_Project" 0 0 "Fitter" 0 0 1702339503069 ""}
{ "Info" "0" "" "Revision = XTEA_Project" {  } {  } 0 0 "Revision = XTEA_Project" 0 0 "Fitter" 0 0 1702339503069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702339503164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702339503164 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "XTEA_Project EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"XTEA_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702339503176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702339503222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702339503222 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702339503325 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702339503341 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339503628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339503628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702339503628 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702339503628 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339503632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339503632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339503632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339503632 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702339503632 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702339503632 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702339503634 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "XTEA_Project.sdc " "Synopsys Design Constraints File file not found: 'XTEA_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702339504086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702339504087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702339504095 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1702339504095 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702339504095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702339504157 ""}  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702339504157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702339504157 ""}  } { { "../src/vhdl/top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/src/vhdl/top_level.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 0 { 0 ""} 0 2039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702339504157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702339504411 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702339504412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702339504413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702339504415 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702339504419 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702339504423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702339504423 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702339504424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702339504474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702339504476 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702339504476 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702339504513 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702339504520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702339504921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702339505053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702339505070 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702339507043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702339507044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702339507383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702339507904 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702339507904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702339508538 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702339508538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702339508541 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702339508674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702339508686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702339508861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702339508861 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702339509069 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702339509492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/output_files/XTEA_Project.fit.smsg " "Generated suppressed messages file C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/output_files/XTEA_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702339509736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6536 " "Peak virtual memory: 6536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702339510155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 07:05:10 2023 " "Processing ended: Tue Dec 12 07:05:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702339510155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702339510155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702339510155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702339510155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702339511254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702339511255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 07:05:11 2023 " "Processing started: Tue Dec 12 07:05:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702339511255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702339511255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off XTEA_Project -c XTEA_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off XTEA_Project -c XTEA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702339511255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702339511738 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702339511977 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702339511990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702339512125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 07:05:12 2023 " "Processing ended: Tue Dec 12 07:05:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702339512125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702339512125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702339512125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702339512125 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702339512782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702339513569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702339513570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 07:05:13 2023 " "Processing started: Tue Dec 12 07:05:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702339513570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702339513570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta XTEA_Project -c XTEA_Project " "Command: quartus_sta XTEA_Project -c XTEA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702339513570 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702339513816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702339514126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702339514126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "XTEA_Project.sdc " "Synopsys Design Constraints File file not found: 'XTEA_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702339514338 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514338 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702339514340 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702339514340 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702339514344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702339514345 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702339514345 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702339514361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702339514418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702339514418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.210 " "Worst-case setup slack is -10.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.210           -3059.729 clk  " "  -10.210           -3059.729 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702339514431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702339514434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -872.895 clk  " "   -3.000            -872.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514438 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702339514507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702339514531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702339514850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702339514944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702339514958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702339514958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.399 " "Worst-case setup slack is -9.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.399           -2839.836 clk  " "   -9.399           -2839.836 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702339514975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702339514979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -872.895 clk  " "   -3.000            -872.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339514983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339514983 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702339515041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702339515170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702339515173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702339515173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.074 " "Worst-case setup slack is -4.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.074           -1040.284 clk  " "   -4.074           -1040.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339515178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339515185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702339515189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702339515194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -626.927 clk  " "   -3.000            -626.927 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702339515198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702339515198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702339515569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702339515570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702339515633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 07:05:15 2023 " "Processing ended: Tue Dec 12 07:05:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702339515633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702339515633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702339515633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702339515633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702339516671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702339516672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 07:05:16 2023 " "Processing started: Tue Dec 12 07:05:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702339516672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702339516672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off XTEA_Project -c XTEA_Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off XTEA_Project -c XTEA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702339516672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702339517539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XTEA_Project.vo C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/simulation/questa/ simulation " "Generated file XTEA_Project.vo in folder \"C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702339517755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702339517784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 07:05:17 2023 " "Processing ended: Tue Dec 12 07:05:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702339517784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702339517784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702339517784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702339517784 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702339518442 ""}
