
ECU08 NSIL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000118e0  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08011bb0  08011bb0  00012bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011dcc  08011dcc  00012dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011dd4  08011dd4  00012dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011dd8  08011dd8  00012dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  24000000  08011ddc  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000054d4  24000064  08011e40  00013064  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24005538  08011e40  00013538  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00013064  2**0
                  CONTENTS, READONLY
 10 .debug_info   000360e6  00000000  00000000  00013092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006479  00000000  00000000  00049178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002890  00000000  00000000  0004f5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001f66  00000000  00000000  00051e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003da37  00000000  00000000  00053dee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00036acf  00000000  00000000  00091825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00189cc2  00000000  00000000  000c82f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00251fb6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b180  00000000  00000000  00251ffc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000065  00000000  00000000  0025d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000064 	.word	0x24000064
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08011b98 	.word	0x08011b98

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000068 	.word	0x24000068
 800030c:	08011b98 	.word	0x08011b98

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	@ 0x28
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	2224      	movs	r2, #36	@ 0x24
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f011 f9b5 	bl	80119b8 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800064e:	4b30      	ldr	r3, [pc, #192]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000650:	4a30      	ldr	r2, [pc, #192]	@ (8000714 <MX_ADC3_Init+0xd8>)
 8000652:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000654:	4b2e      	ldr	r3, [pc, #184]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000656:	2200      	movs	r2, #0
 8000658:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800065a:	4b2d      	ldr	r3, [pc, #180]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800065c:	2208      	movs	r2, #8
 800065e:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000660:	4b2b      	ldr	r3, [pc, #172]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000666:	4b2a      	ldr	r3, [pc, #168]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000668:	2200      	movs	r2, #0
 800066a:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800066c:	4b28      	ldr	r3, [pc, #160]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800066e:	2204      	movs	r2, #4
 8000670:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000672:	4b27      	ldr	r3, [pc, #156]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000674:	2200      	movs	r2, #0
 8000676:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000678:	4b25      	ldr	r3, [pc, #148]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800067a:	2200      	movs	r2, #0
 800067c:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 800067e:	4b24      	ldr	r3, [pc, #144]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000680:	2201      	movs	r2, #1
 8000682:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000684:	4b22      	ldr	r3, [pc, #136]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000686:	2200      	movs	r2, #0
 8000688:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800068c:	4b20      	ldr	r3, [pc, #128]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800068e:	2200      	movs	r2, #0
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000692:	4b1f      	ldr	r3, [pc, #124]	@ (8000710 <MX_ADC3_Init+0xd4>)
 8000694:	2200      	movs	r2, #0
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000698:	4b1d      	ldr	r3, [pc, #116]	@ (8000710 <MX_ADC3_Init+0xd4>)
 800069a:	2200      	movs	r2, #0
 800069c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80006a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80006a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006ac:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80006b2:	4b17      	ldr	r3, [pc, #92]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 80006b8:	4b15      	ldr	r3, [pc, #84]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 80006c0:	4b13      	ldr	r3, [pc, #76]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80006c6:	4812      	ldr	r0, [pc, #72]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006c8:	f001 ff1a 	bl	8002500 <HAL_ADC_Init>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 80006d2:	f000 fe57 	bl	8001384 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006d6:	4b10      	ldr	r3, [pc, #64]	@ (8000718 <MX_ADC3_Init+0xdc>)
 80006d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006da:	2306      	movs	r3, #6
 80006dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006e2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80006e6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006e8:	2304      	movs	r3, #4
 80006ea:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80006f0:	2300      	movs	r3, #0
 80006f2:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	4619      	mov	r1, r3
 80006f8:	4805      	ldr	r0, [pc, #20]	@ (8000710 <MX_ADC3_Init+0xd4>)
 80006fa:	f002 f909 	bl	8002910 <HAL_ADC_ConfigChannel>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000704:	f000 fe3e 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	3728      	adds	r7, #40	@ 0x28
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	24000080 	.word	0x24000080
 8000714:	58026000 	.word	0x58026000
 8000718:	0c900008 	.word	0x0c900008

0800071c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08a      	sub	sp, #40	@ 0x28
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000724:	f107 0314 	add.w	r3, r7, #20
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a26      	ldr	r2, [pc, #152]	@ (80007d4 <HAL_ADC_MspInit+0xb8>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d145      	bne.n	80007ca <HAL_ADC_MspInit+0xae>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000744:	4a24      	ldr	r2, [pc, #144]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000746:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800074a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800074e:	4b22      	ldr	r3, [pc, #136]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000754:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000758:	613b      	str	r3, [r7, #16]
 800075a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800075c:	4b1e      	ldr	r3, [pc, #120]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 800075e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000762:	4a1d      	ldr	r2, [pc, #116]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000764:	f043 0320 	orr.w	r3, r3, #32
 8000768:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800076c:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 800076e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000772:	f003 0320 	and.w	r3, r3, #32
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800077a:	4b17      	ldr	r3, [pc, #92]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 800077c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000780:	4a15      	ldr	r2, [pc, #84]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 8000782:	f043 0304 	orr.w	r3, r3, #4
 8000786:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800078a:	4b13      	ldr	r3, [pc, #76]	@ (80007d8 <HAL_ADC_MspInit+0xbc>)
 800078c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000790:	f003 0304 	and.w	r3, r3, #4
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	68bb      	ldr	r3, [r7, #8]
    PF9     ------> ADC3_INP2
    PF10     ------> ADC3_INP6
    PC0     ------> ADC3_INP10
    PC1     ------> ADC3_INP11
    */
    GPIO_InitStruct.Pin = A1_Pin|A2_Pin|A3_Pin|A4_Pin;
 8000798:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 800079c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800079e:	2303      	movs	r3, #3
 80007a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007a6:	f107 0314 	add.w	r3, r7, #20
 80007aa:	4619      	mov	r1, r3
 80007ac:	480b      	ldr	r0, [pc, #44]	@ (80007dc <HAL_ADC_MspInit+0xc0>)
 80007ae:	f004 fcbf 	bl	8005130 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = A5_Pin|A6_Pin;
 80007b2:	2303      	movs	r3, #3
 80007b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007b6:	2303      	movs	r3, #3
 80007b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007be:	f107 0314 	add.w	r3, r7, #20
 80007c2:	4619      	mov	r1, r3
 80007c4:	4806      	ldr	r0, [pc, #24]	@ (80007e0 <HAL_ADC_MspInit+0xc4>)
 80007c6:	f004 fcb3 	bl	8005130 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80007ca:	bf00      	nop
 80007cc:	3728      	adds	r7, #40	@ 0x28
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	58026000 	.word	0x58026000
 80007d8:	58024400 	.word	0x58024400
 80007dc:	58021400 	.word	0x58021400
 80007e0:	58020800 	.word	0x58020800

080007e4 <pack_u32_le>:
 * w1 = (dlc) | (bus<<8) | (ide<<16)
 * w2 = data[0..3] packed little-endian
 * w3 = data[4..7] packed little-endian
 */
static uint32_t pack_u32_le(const uint8_t b[4])
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  return ((uint32_t)b[0]) | ((uint32_t)b[1] << 8) | ((uint32_t)b[2] << 16) | ((uint32_t)b[3] << 24);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	461a      	mov	r2, r3
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	3301      	adds	r3, #1
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	021b      	lsls	r3, r3, #8
 80007fa:	431a      	orrs	r2, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	3302      	adds	r3, #2
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	041b      	lsls	r3, r3, #16
 8000804:	431a      	orrs	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	3303      	adds	r3, #3
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	061b      	lsls	r3, r3, #24
 800080e:	4313      	orrs	r3, r2
}
 8000810:	4618      	mov	r0, r3
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr

0800081c <CAN_Pack16>:
  b[2] = (uint8_t)((w >> 16) & 0xFFu);
  b[3] = (uint8_t)((w >> 24) & 0xFFu);
}

void CAN_Pack16(const can_msg_t *m, can_qitem16_t *q)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	6039      	str	r1, [r7, #0]
  if (!m || !q) return;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d027      	beq.n	800087c <CAN_Pack16+0x60>
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d024      	beq.n	800087c <CAN_Pack16+0x60>
  q->w[0] = m->id;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	601a      	str	r2, [r3, #0]
  q->w[1] = ((uint32_t)(m->dlc & 0xFu)) | (((uint32_t)m->bus & 0xFFu) << 8) | (((uint32_t)m->ide & 0x1u) << 16);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	7a1b      	ldrb	r3, [r3, #8]
 800083e:	f003 020f 	and.w	r2, r3, #15
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	021b      	lsls	r3, r3, #8
 8000848:	431a      	orrs	r2, r3
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	7a5b      	ldrb	r3, [r3, #9]
 800084e:	041b      	lsls	r3, r3, #16
 8000850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000854:	431a      	orrs	r2, r3
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	605a      	str	r2, [r3, #4]
  q->w[2] = pack_u32_le(&m->data[0]);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	330a      	adds	r3, #10
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ffc0 	bl	80007e4 <pack_u32_le>
 8000864:	4602      	mov	r2, r0
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	609a      	str	r2, [r3, #8]
  q->w[3] = pack_u32_le(&m->data[4]);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	330e      	adds	r3, #14
 800086e:	4618      	mov	r0, r3
 8000870:	f7ff ffb8 	bl	80007e4 <pack_u32_le>
 8000874:	4602      	mov	r2, r0
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	e000      	b.n	800087e <CAN_Pack16+0x62>
  if (!m || !q) return;
 800087c:	bf00      	nop
}
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <Can_ISR_PushRxFifo0>:
  return HAL_FDCAN_AddMessageToTxFifoQ(bus_to_hfdcan(m->bus), &txh, (uint8_t*)m->data);
}

/* === ISR helper === */
void Can_ISR_PushRxFifo0(FDCAN_HandleTypeDef *hfdcan)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b098      	sub	sp, #96	@ 0x60
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  if (!hfdcan || !canRxQueueHandle) return;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2b00      	cmp	r3, #0
 8000890:	f000 8092 	beq.w	80009b8 <Can_ISR_PushRxFifo0+0x134>
 8000894:	4b4b      	ldr	r3, [pc, #300]	@ (80009c4 <Can_ISR_PushRxFifo0+0x140>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	f000 808d 	beq.w	80009b8 <Can_ISR_PushRxFifo0+0x134>

  FDCAN_RxHeaderTypeDef rxh;
  uint8_t data[8];
  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxh, data) != HAL_OK) return;
 800089e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80008a2:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80008a6:	2140      	movs	r1, #64	@ 0x40
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f003 fe45 	bl	8004538 <HAL_FDCAN_GetRxMessage>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	f040 8083 	bne.w	80009bc <Can_ISR_PushRxFifo0+0x138>

  can_msg_t m;
  memset(&m, 0, sizeof(m));
 80008b6:	f107 031c 	add.w	r3, r7, #28
 80008ba:	2214      	movs	r2, #20
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f011 f87a 	bl	80119b8 <memset>

  if (hfdcan == &hfdcan1) m.bus = CAN_BUS_INV;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4a40      	ldr	r2, [pc, #256]	@ (80009c8 <Can_ISR_PushRxFifo0+0x144>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d102      	bne.n	80008d2 <Can_ISR_PushRxFifo0+0x4e>
 80008cc:	2301      	movs	r3, #1
 80008ce:	773b      	strb	r3, [r7, #28]
 80008d0:	e00f      	b.n	80008f2 <Can_ISR_PushRxFifo0+0x6e>
  else if (hfdcan == &hfdcan2) m.bus = CAN_BUS_ACU;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4a3d      	ldr	r2, [pc, #244]	@ (80009cc <Can_ISR_PushRxFifo0+0x148>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d102      	bne.n	80008e0 <Can_ISR_PushRxFifo0+0x5c>
 80008da:	2302      	movs	r3, #2
 80008dc:	773b      	strb	r3, [r7, #28]
 80008de:	e008      	b.n	80008f2 <Can_ISR_PushRxFifo0+0x6e>
  else if (hfdcan == &hfdcan3) m.bus = CAN_BUS_DASH;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a3b      	ldr	r2, [pc, #236]	@ (80009d0 <Can_ISR_PushRxFifo0+0x14c>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d102      	bne.n	80008ee <Can_ISR_PushRxFifo0+0x6a>
 80008e8:	2303      	movs	r3, #3
 80008ea:	773b      	strb	r3, [r7, #28]
 80008ec:	e001      	b.n	80008f2 <Can_ISR_PushRxFifo0+0x6e>
  else m.bus = CAN_BUS_INV;
 80008ee:	2301      	movs	r3, #1
 80008f0:	773b      	strb	r3, [r7, #28]

  m.id  = rxh.Identifier;
 80008f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008f4:	623b      	str	r3, [r7, #32]
  m.ide = (rxh.IdType == FDCAN_EXTENDED_ID) ? 1u : 0u;
 80008f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008fc:	d101      	bne.n	8000902 <Can_ISR_PushRxFifo0+0x7e>
 80008fe:	2301      	movs	r3, #1
 8000900:	e000      	b.n	8000904 <Can_ISR_PushRxFifo0+0x80>
 8000902:	2300      	movs	r3, #0
 8000904:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  /* DLC extraction varies by HAL; this is a common pattern for classic CAN <=8 bytes. */
  switch (rxh.DataLength)
 8000908:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800090a:	2b08      	cmp	r3, #8
 800090c:	d838      	bhi.n	8000980 <Can_ISR_PushRxFifo0+0xfc>
 800090e:	a201      	add	r2, pc, #4	@ (adr r2, 8000914 <Can_ISR_PushRxFifo0+0x90>)
 8000910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000914:	08000939 	.word	0x08000939
 8000918:	08000941 	.word	0x08000941
 800091c:	08000949 	.word	0x08000949
 8000920:	08000951 	.word	0x08000951
 8000924:	08000959 	.word	0x08000959
 8000928:	08000961 	.word	0x08000961
 800092c:	08000969 	.word	0x08000969
 8000930:	08000971 	.word	0x08000971
 8000934:	08000979 	.word	0x08000979
  {
    case FDCAN_DLC_BYTES_0: m.dlc = 0; break;
 8000938:	2300      	movs	r3, #0
 800093a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800093e:	e023      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_1: m.dlc = 1; break;
 8000940:	2301      	movs	r3, #1
 8000942:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000946:	e01f      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_2: m.dlc = 2; break;
 8000948:	2302      	movs	r3, #2
 800094a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800094e:	e01b      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_3: m.dlc = 3; break;
 8000950:	2303      	movs	r3, #3
 8000952:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000956:	e017      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_4: m.dlc = 4; break;
 8000958:	2304      	movs	r3, #4
 800095a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800095e:	e013      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_5: m.dlc = 5; break;
 8000960:	2305      	movs	r3, #5
 8000962:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000966:	e00f      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_6: m.dlc = 6; break;
 8000968:	2306      	movs	r3, #6
 800096a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800096e:	e00b      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_7: m.dlc = 7; break;
 8000970:	2307      	movs	r3, #7
 8000972:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000976:	e007      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    case FDCAN_DLC_BYTES_8: m.dlc = 8; break;
 8000978:	2308      	movs	r3, #8
 800097a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800097e:	e003      	b.n	8000988 <Can_ISR_PushRxFifo0+0x104>
    default: m.dlc = 8; break;
 8000980:	2308      	movs	r3, #8
 8000982:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000986:	bf00      	nop
  }

  memcpy(m.data, data, 8);
 8000988:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 800098c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000990:	cb03      	ldmia	r3!, {r0, r1}
 8000992:	6010      	str	r0, [r2, #0]
 8000994:	6051      	str	r1, [r2, #4]

  can_qitem16_t q;
  CAN_Pack16(&m, &q);
 8000996:	f107 020c 	add.w	r2, r7, #12
 800099a:	f107 031c 	add.w	r3, r7, #28
 800099e:	4611      	mov	r1, r2
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff ff3b 	bl	800081c <CAN_Pack16>

  (void)osMessageQueuePut(canRxQueueHandle, &q, 0, 0);
 80009a6:	4b07      	ldr	r3, [pc, #28]	@ (80009c4 <Can_ISR_PushRxFifo0+0x140>)
 80009a8:	6818      	ldr	r0, [r3, #0]
 80009aa:	f107 010c 	add.w	r1, r7, #12
 80009ae:	2300      	movs	r3, #0
 80009b0:	2200      	movs	r2, #0
 80009b2:	f00e fab1 	bl	800ef18 <osMessageQueuePut>
 80009b6:	e002      	b.n	80009be <Can_ISR_PushRxFifo0+0x13a>
  if (!hfdcan || !canRxQueueHandle) return;
 80009b8:	bf00      	nop
 80009ba:	e000      	b.n	80009be <Can_ISR_PushRxFifo0+0x13a>
  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxh, data) != HAL_OK) return;
 80009bc:	bf00      	nop
}
 80009be:	3760      	adds	r7, #96	@ 0x60
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	240002f0 	.word	0x240002f0
 80009c8:	240000f0 	.word	0x240000f0
 80009cc:	24000190 	.word	0x24000190
 80009d0:	24000230 	.word	0x24000230

080009d4 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80009d8:	4b2e      	ldr	r3, [pc, #184]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 80009da:	4a2f      	ldr	r2, [pc, #188]	@ (8000a98 <MX_FDCAN1_Init+0xc4>)
 80009dc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80009de:	4b2d      	ldr	r3, [pc, #180]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80009e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80009ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80009f0:	4b28      	ldr	r3, [pc, #160]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80009f6:	4b27      	ldr	r3, [pc, #156]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 6;
 80009fc:	4b25      	ldr	r3, [pc, #148]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 80009fe:	2206      	movs	r2, #6
 8000a00:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000a02:	4b24      	ldr	r3, [pc, #144]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000a08:	4b22      	ldr	r3, [pc, #136]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a0a:	2202      	movs	r2, #2
 8000a0c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 8000a0e:	4b21      	ldr	r3, [pc, #132]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a10:	2205      	movs	r2, #5
 8000a12:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000a14:	4b1f      	ldr	r3, [pc, #124]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000a20:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a22:	2201      	movs	r2, #1
 8000a24:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000a26:	4b1b      	ldr	r3, [pc, #108]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000a2c:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000a32:	4b18      	ldr	r3, [pc, #96]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 1;
 8000a38:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 8000a3e:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a40:	2220      	movs	r2, #32
 8000a42:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000a44:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a46:	2204      	movs	r2, #4
 8000a48:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 8000a4a:	4b12      	ldr	r3, [pc, #72]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a4c:	2220      	movs	r2, #32
 8000a4e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000a50:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a52:	2204      	movs	r2, #4
 8000a54:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000a56:	4b0f      	ldr	r3, [pc, #60]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a5e:	2204      	movs	r2, #4
 8000a60:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000a62:	4b0c      	ldr	r3, [pc, #48]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000a68:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8000a6e:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a70:	2220      	movs	r2, #32
 8000a72:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a74:	4b07      	ldr	r3, [pc, #28]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000a7a:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a7c:	2204      	movs	r2, #4
 8000a7e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a80:	4804      	ldr	r0, [pc, #16]	@ (8000a94 <MX_FDCAN1_Init+0xc0>)
 8000a82:	f003 fb7b 	bl	800417c <HAL_FDCAN_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000a8c:	f000 fc7a 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	240000f0 	.word	0x240000f0
 8000a98:	4000a000 	.word	0x4000a000

08000a9c <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000aa2:	4a2f      	ldr	r2, [pc, #188]	@ (8000b60 <MX_FDCAN2_Init+0xc4>)
 8000aa4:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000aa6:	4b2d      	ldr	r3, [pc, #180]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000aac:	4b2b      	ldr	r3, [pc, #172]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000ab2:	4b2a      	ldr	r3, [pc, #168]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000ab8:	4b28      	ldr	r3, [pc, #160]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000abe:	4b27      	ldr	r3, [pc, #156]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 8000ac4:	4b25      	ldr	r3, [pc, #148]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000ac6:	2206      	movs	r2, #6
 8000ac8:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000aca:	4b24      	ldr	r3, [pc, #144]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8000ad0:	4b22      	ldr	r3, [pc, #136]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000ad2:	2202      	movs	r2, #2
 8000ad4:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 5;
 8000ad6:	4b21      	ldr	r3, [pc, #132]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000ad8:	2205      	movs	r2, #5
 8000ada:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000adc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000aee:	4b1b      	ldr	r3, [pc, #108]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000af4:	4b19      	ldr	r3, [pc, #100]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000afa:	4b18      	ldr	r3, [pc, #96]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 1;
 8000b00:	4b16      	ldr	r3, [pc, #88]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 8000b06:	4b15      	ldr	r3, [pc, #84]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b08:	2210      	movs	r2, #16
 8000b0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000b0c:	4b13      	ldr	r3, [pc, #76]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b0e:	2204      	movs	r2, #4
 8000b10:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 16;
 8000b12:	4b12      	ldr	r3, [pc, #72]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b14:	2210      	movs	r2, #16
 8000b16:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000b18:	4b10      	ldr	r3, [pc, #64]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b1a:	2204      	movs	r2, #4
 8000b1c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8000b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000b24:	4b0d      	ldr	r3, [pc, #52]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b26:	2204      	movs	r2, #4
 8000b28:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000b30:	4b0a      	ldr	r3, [pc, #40]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 16;
 8000b36:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b38:	2210      	movs	r2, #16
 8000b3a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000b3c:	4b07      	ldr	r3, [pc, #28]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000b42:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b44:	2204      	movs	r2, #4
 8000b46:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000b48:	4804      	ldr	r0, [pc, #16]	@ (8000b5c <MX_FDCAN2_Init+0xc0>)
 8000b4a:	f003 fb17 	bl	800417c <HAL_FDCAN_Init>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000b54:	f000 fc16 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	24000190 	.word	0x24000190
 8000b60:	4000a400 	.word	0x4000a400

08000b64 <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8000b68:	4b2e      	ldr	r3, [pc, #184]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b6a:	4a2f      	ldr	r2, [pc, #188]	@ (8000c28 <MX_FDCAN3_Init+0xc4>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b6e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8000b74:	4b2b      	ldr	r3, [pc, #172]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8000b7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8000b80:	4b28      	ldr	r3, [pc, #160]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8000b86:	4b27      	ldr	r3, [pc, #156]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 6;
 8000b8c:	4b25      	ldr	r3, [pc, #148]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b8e:	2206      	movs	r2, #6
 8000b90:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8000b92:	4b24      	ldr	r3, [pc, #144]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 8000b98:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 5;
 8000b9e:	4b21      	ldr	r3, [pc, #132]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000ba0:	2205      	movs	r2, #5
 8000ba2:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8000ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8000baa:	4b1e      	ldr	r3, [pc, #120]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8000bb0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8000bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0;
 8000bbc:	4b19      	ldr	r3, [pc, #100]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 1;
 8000bc2:	4b18      	ldr	r3, [pc, #96]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 1;
 8000bc8:	4b16      	ldr	r3, [pc, #88]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 16;
 8000bce:	4b15      	ldr	r3, [pc, #84]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bd0:	2210      	movs	r2, #16
 8000bd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000bd4:	4b13      	ldr	r3, [pc, #76]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bd6:	2204      	movs	r2, #4
 8000bd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 16;
 8000bda:	4b12      	ldr	r3, [pc, #72]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bdc:	2210      	movs	r2, #16
 8000bde:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000be0:	4b10      	ldr	r3, [pc, #64]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000be2:	2204      	movs	r2, #4
 8000be4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 8000be6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000bec:	4b0d      	ldr	r3, [pc, #52]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bee:	2204      	movs	r2, #4
 8000bf0:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 8000bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 16;
 8000bfe:	4b09      	ldr	r3, [pc, #36]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000c00:	2210      	movs	r2, #16
 8000c02:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c04:	4b07      	ldr	r3, [pc, #28]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c0a:	4b06      	ldr	r3, [pc, #24]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000c0c:	2204      	movs	r2, #4
 8000c0e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8000c10:	4804      	ldr	r0, [pc, #16]	@ (8000c24 <MX_FDCAN3_Init+0xc0>)
 8000c12:	f003 fab3 	bl	800417c <HAL_FDCAN_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_FDCAN3_Init+0xbc>
  {
    Error_Handler();
 8000c1c:	f000 fbb2 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	24000230 	.word	0x24000230
 8000c28:	4000d400 	.word	0x4000d400

08000c2c <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b0bc      	sub	sp, #240	@ 0xf0
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c34:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c44:	f107 0320 	add.w	r3, r7, #32
 8000c48:	22b8      	movs	r2, #184	@ 0xb8
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f010 feb3 	bl	80119b8 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a8d      	ldr	r2, [pc, #564]	@ (8000e8c <HAL_FDCAN_MspInit+0x260>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d157      	bne.n	8000d0c <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c5c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c6e:	f107 0320 	add.w	r3, r7, #32
 8000c72:	4618      	mov	r0, r3
 8000c74:	f005 fcfe 	bl	8006674 <HAL_RCCEx_PeriphCLKConfig>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000c7e:	f000 fb81 	bl	8001384 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000c82:	4b83      	ldr	r3, [pc, #524]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	3301      	adds	r3, #1
 8000c88:	4a81      	ldr	r2, [pc, #516]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000c8a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000c8c:	4b80      	ldr	r3, [pc, #512]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d10e      	bne.n	8000cb2 <HAL_FDCAN_MspInit+0x86>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000c94:	4b7f      	ldr	r3, [pc, #508]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000c96:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c9a:	4a7e      	ldr	r2, [pc, #504]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000c9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ca0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000ca4:	4b7b      	ldr	r3, [pc, #492]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000ca6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cae:	61fb      	str	r3, [r7, #28]
 8000cb0:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cb2:	4b78      	ldr	r3, [pc, #480]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb8:	4a76      	ldr	r2, [pc, #472]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000cba:	f043 0308 	orr.w	r3, r3, #8
 8000cbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cc2:	4b74      	ldr	r3, [pc, #464]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000cc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc8:	f003 0308 	and.w	r3, r3, #8
 8000ccc:	61bb      	str	r3, [r7, #24]
 8000cce:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cd0:	2303      	movs	r3, #3
 8000cd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000ce8:	2309      	movs	r3, #9
 8000cea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cee:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4868      	ldr	r0, [pc, #416]	@ (8000e98 <HAL_FDCAN_MspInit+0x26c>)
 8000cf6:	f004 fa1b 	bl	8005130 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2105      	movs	r1, #5
 8000cfe:	2013      	movs	r0, #19
 8000d00:	f002 fca3 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000d04:	2013      	movs	r0, #19
 8000d06:	f002 fcba 	bl	800367e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 8000d0a:	e0ba      	b.n	8000e82 <HAL_FDCAN_MspInit+0x256>
  else if(fdcanHandle->Instance==FDCAN2)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a62      	ldr	r2, [pc, #392]	@ (8000e9c <HAL_FDCAN_MspInit+0x270>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d158      	bne.n	8000dc8 <HAL_FDCAN_MspInit+0x19c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000d16:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d1a:	f04f 0300 	mov.w	r3, #0
 8000d1e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000d22:	2300      	movs	r3, #0
 8000d24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d28:	f107 0320 	add.w	r3, r7, #32
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f005 fca1 	bl	8006674 <HAL_RCCEx_PeriphCLKConfig>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <HAL_FDCAN_MspInit+0x110>
      Error_Handler();
 8000d38:	f000 fb24 	bl	8001384 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000d3c:	4b54      	ldr	r3, [pc, #336]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	3301      	adds	r3, #1
 8000d42:	4a53      	ldr	r2, [pc, #332]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000d44:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000d46:	4b52      	ldr	r3, [pc, #328]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d10e      	bne.n	8000d6c <HAL_FDCAN_MspInit+0x140>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d4e:	4b51      	ldr	r3, [pc, #324]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000d50:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000d54:	4a4f      	ldr	r2, [pc, #316]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000d56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d5a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000d5e:	4b4d      	ldr	r3, [pc, #308]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000d60:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6c:	4b49      	ldr	r3, [pc, #292]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d72:	4a48      	ldr	r2, [pc, #288]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000d74:	f043 0302 	orr.w	r3, r3, #2
 8000d78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d7c:	4b45      	ldr	r3, [pc, #276]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000d7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	613b      	str	r3, [r7, #16]
 8000d88:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000d8a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000d8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000da4:	2309      	movs	r3, #9
 8000da6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000daa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dae:	4619      	mov	r1, r3
 8000db0:	483b      	ldr	r0, [pc, #236]	@ (8000ea0 <HAL_FDCAN_MspInit+0x274>)
 8000db2:	f004 f9bd 	bl	8005130 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2105      	movs	r1, #5
 8000dba:	2014      	movs	r0, #20
 8000dbc:	f002 fc45 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000dc0:	2014      	movs	r0, #20
 8000dc2:	f002 fc5c 	bl	800367e <HAL_NVIC_EnableIRQ>
}
 8000dc6:	e05c      	b.n	8000e82 <HAL_FDCAN_MspInit+0x256>
  else if(fdcanHandle->Instance==FDCAN3)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a35      	ldr	r2, [pc, #212]	@ (8000ea4 <HAL_FDCAN_MspInit+0x278>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d157      	bne.n	8000e82 <HAL_FDCAN_MspInit+0x256>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000dd2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000dd6:	f04f 0300 	mov.w	r3, #0
 8000dda:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000de4:	f107 0320 	add.w	r3, r7, #32
 8000de8:	4618      	mov	r0, r3
 8000dea:	f005 fc43 	bl	8006674 <HAL_RCCEx_PeriphCLKConfig>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <HAL_FDCAN_MspInit+0x1cc>
      Error_Handler();
 8000df4:	f000 fac6 	bl	8001384 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000df8:	4b25      	ldr	r3, [pc, #148]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	4a24      	ldr	r2, [pc, #144]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000e00:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000e02:	4b23      	ldr	r3, [pc, #140]	@ (8000e90 <HAL_FDCAN_MspInit+0x264>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d10e      	bne.n	8000e28 <HAL_FDCAN_MspInit+0x1fc>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e0a:	4b22      	ldr	r3, [pc, #136]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000e0c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e10:	4a20      	ldr	r2, [pc, #128]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000e12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e16:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000e1c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e28:	4b1a      	ldr	r3, [pc, #104]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000e2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2e:	4a19      	ldr	r2, [pc, #100]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000e30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e38:	4b16      	ldr	r3, [pc, #88]	@ (8000e94 <HAL_FDCAN_MspInit+0x268>)
 8000e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e46:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000e4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 8000e60:	2302      	movs	r3, #2
 8000e62:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e66:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	480e      	ldr	r0, [pc, #56]	@ (8000ea8 <HAL_FDCAN_MspInit+0x27c>)
 8000e6e:	f004 f95f 	bl	8005130 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2105      	movs	r1, #5
 8000e76:	209f      	movs	r0, #159	@ 0x9f
 8000e78:	f002 fbe7 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8000e7c:	209f      	movs	r0, #159	@ 0x9f
 8000e7e:	f002 fbfe 	bl	800367e <HAL_NVIC_EnableIRQ>
}
 8000e82:	bf00      	nop
 8000e84:	37f0      	adds	r7, #240	@ 0xf0
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	4000a000 	.word	0x4000a000
 8000e90:	240002d0 	.word	0x240002d0
 8000e94:	58024400 	.word	0x58024400
 8000e98:	58020c00 	.word	0x58020c00
 8000e9c:	4000a400 	.word	0x4000a400
 8000ea0:	58020400 	.word	0x58020400
 8000ea4:	4000d400 	.word	0x4000d400
 8000ea8:	58021800 	.word	0x58021800

08000eac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0

  /* Create the queue(s) */
  /* creation of canRxQueue */


canRxQueueHandle = osMessageQueueNew(128, sizeof(can_qitem16_t), NULL);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2110      	movs	r1, #16
 8000eb4:	2080      	movs	r0, #128	@ 0x80
 8000eb6:	f00d ffbc 	bl	800ee32 <osMessageQueueNew>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	4a21      	ldr	r2, [pc, #132]	@ (8000f44 <MX_FREERTOS_Init+0x98>)
 8000ebe:	6013      	str	r3, [r2, #0]
canTxQueueHandle = osMessageQueueNew(64,  sizeof(can_qitem16_t), NULL);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2110      	movs	r1, #16
 8000ec4:	2040      	movs	r0, #64	@ 0x40
 8000ec6:	f00d ffb4 	bl	800ee32 <osMessageQueueNew>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	4a1e      	ldr	r2, [pc, #120]	@ (8000f48 <MX_FREERTOS_Init+0x9c>)
 8000ece:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ed0:	4a1e      	ldr	r2, [pc, #120]	@ (8000f4c <MX_FREERTOS_Init+0xa0>)
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	481e      	ldr	r0, [pc, #120]	@ (8000f50 <MX_FREERTOS_Init+0xa4>)
 8000ed6:	f00d feff 	bl	800ecd8 <osThreadNew>
 8000eda:	4603      	mov	r3, r0
 8000edc:	4a1d      	ldr	r2, [pc, #116]	@ (8000f54 <MX_FREERTOS_Init+0xa8>)
 8000ede:	6013      	str	r3, [r2, #0]

  /* creation of App_InitTask */
  App_InitTaskHandle = osThreadNew(StartAppInitTask, NULL, &App_InitTask_attributes);
 8000ee0:	4a1d      	ldr	r2, [pc, #116]	@ (8000f58 <MX_FREERTOS_Init+0xac>)
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	481d      	ldr	r0, [pc, #116]	@ (8000f5c <MX_FREERTOS_Init+0xb0>)
 8000ee6:	f00d fef7 	bl	800ecd8 <osThreadNew>
 8000eea:	4603      	mov	r3, r0
 8000eec:	4a1c      	ldr	r2, [pc, #112]	@ (8000f60 <MX_FREERTOS_Init+0xb4>)
 8000eee:	6013      	str	r3, [r2, #0]

  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(StartControlTask, NULL, &ControlTask_attributes);
 8000ef0:	4a1c      	ldr	r2, [pc, #112]	@ (8000f64 <MX_FREERTOS_Init+0xb8>)
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	481c      	ldr	r0, [pc, #112]	@ (8000f68 <MX_FREERTOS_Init+0xbc>)
 8000ef6:	f00d feef 	bl	800ecd8 <osThreadNew>
 8000efa:	4603      	mov	r3, r0
 8000efc:	4a1b      	ldr	r2, [pc, #108]	@ (8000f6c <MX_FREERTOS_Init+0xc0>)
 8000efe:	6013      	str	r3, [r2, #0]

  /* creation of CanRxTask */
  CanRxTaskHandle = osThreadNew(StartCanRxTask, NULL, &CanRxTask_attributes);
 8000f00:	4a1b      	ldr	r2, [pc, #108]	@ (8000f70 <MX_FREERTOS_Init+0xc4>)
 8000f02:	2100      	movs	r1, #0
 8000f04:	481b      	ldr	r0, [pc, #108]	@ (8000f74 <MX_FREERTOS_Init+0xc8>)
 8000f06:	f00d fee7 	bl	800ecd8 <osThreadNew>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	4a1a      	ldr	r2, [pc, #104]	@ (8000f78 <MX_FREERTOS_Init+0xcc>)
 8000f0e:	6013      	str	r3, [r2, #0]

  /* creation of CanTxTask */
  CanTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &CanTxTask_attributes);
 8000f10:	4a1a      	ldr	r2, [pc, #104]	@ (8000f7c <MX_FREERTOS_Init+0xd0>)
 8000f12:	2100      	movs	r1, #0
 8000f14:	481a      	ldr	r0, [pc, #104]	@ (8000f80 <MX_FREERTOS_Init+0xd4>)
 8000f16:	f00d fedf 	bl	800ecd8 <osThreadNew>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4a19      	ldr	r2, [pc, #100]	@ (8000f84 <MX_FREERTOS_Init+0xd8>)
 8000f1e:	6013      	str	r3, [r2, #0]

  /* creation of TelemetryTask */
  TelemetryTaskHandle = osThreadNew(StartTelemetryTask, NULL, &TelemetryTask_attributes);
 8000f20:	4a19      	ldr	r2, [pc, #100]	@ (8000f88 <MX_FREERTOS_Init+0xdc>)
 8000f22:	2100      	movs	r1, #0
 8000f24:	4819      	ldr	r0, [pc, #100]	@ (8000f8c <MX_FREERTOS_Init+0xe0>)
 8000f26:	f00d fed7 	bl	800ecd8 <osThreadNew>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a18      	ldr	r2, [pc, #96]	@ (8000f90 <MX_FREERTOS_Init+0xe4>)
 8000f2e:	6013      	str	r3, [r2, #0]

  /* creation of DiagTask */
  DiagTaskHandle = osThreadNew(StartDiagTask, NULL, &DiagTask_attributes);
 8000f30:	4a18      	ldr	r2, [pc, #96]	@ (8000f94 <MX_FREERTOS_Init+0xe8>)
 8000f32:	2100      	movs	r1, #0
 8000f34:	4818      	ldr	r0, [pc, #96]	@ (8000f98 <MX_FREERTOS_Init+0xec>)
 8000f36:	f00d fecf 	bl	800ecd8 <osThreadNew>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a17      	ldr	r2, [pc, #92]	@ (8000f9c <MX_FREERTOS_Init+0xf0>)
 8000f3e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	240002f0 	.word	0x240002f0
 8000f48:	240002f4 	.word	0x240002f4
 8000f4c:	08011c88 	.word	0x08011c88
 8000f50:	08000fa1 	.word	0x08000fa1
 8000f54:	240002d4 	.word	0x240002d4
 8000f58:	08011cac 	.word	0x08011cac
 8000f5c:	08000fb1 	.word	0x08000fb1
 8000f60:	240002d8 	.word	0x240002d8
 8000f64:	08011cd0 	.word	0x08011cd0
 8000f68:	08000fc3 	.word	0x08000fc3
 8000f6c:	240002dc 	.word	0x240002dc
 8000f70:	08011cf4 	.word	0x08011cf4
 8000f74:	08000fcf 	.word	0x08000fcf
 8000f78:	240002e0 	.word	0x240002e0
 8000f7c:	08011d18 	.word	0x08011d18
 8000f80:	08000fdf 	.word	0x08000fdf
 8000f84:	240002e4 	.word	0x240002e4
 8000f88:	08011d3c 	.word	0x08011d3c
 8000f8c:	08000fef 	.word	0x08000fef
 8000f90:	240002e8 	.word	0x240002e8
 8000f94:	08011d60 	.word	0x08011d60
 8000f98:	08000fff 	.word	0x08000fff
 8000f9c:	240002ec 	.word	0x240002ec

08000fa0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000fa8:	2001      	movs	r0, #1
 8000faa:	f00d ff27 	bl	800edfc <osDelay>
 8000fae:	e7fb      	b.n	8000fa8 <StartDefaultTask+0x8>

08000fb0 <StartAppInitTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAppInitTask */
void StartAppInitTask(void *argument)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]



  for(;;)
  {
    osDelay(1000);
 8000fb8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fbc:	f00d ff1e 	bl	800edfc <osDelay>
 8000fc0:	e7fa      	b.n	8000fb8 <StartAppInitTask+0x8>

08000fc2 <StartControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControlTask */
void StartControlTask(void *argument)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlTask */
  /* Infinite loop */

  for(;;)
 8000fca:	bf00      	nop
 8000fcc:	e7fd      	b.n	8000fca <StartControlTask+0x8>

08000fce <StartCanRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanRxTask */
void StartCanRxTask(void *argument)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCanRxTask */
  /* Infinite loop */

  for(;;)
  {
    osDelay(1);
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	f00d ff10 	bl	800edfc <osDelay>
 8000fdc:	e7fb      	b.n	8000fd6 <StartCanRxTask+0x8>

08000fde <StartCanTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanTxTask */
void StartCanTxTask(void *argument)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCanTxTask */
  /* Infinite loop */

  for(;;)
  {
    osDelay(1);
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f00d ff08 	bl	800edfc <osDelay>
 8000fec:	e7fb      	b.n	8000fe6 <StartCanTxTask+0x8>

08000fee <StartTelemetryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetryTask */
void StartTelemetryTask(void *argument)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

  for(;;)
  {

    osDelay(1);
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f00d ff00 	bl	800edfc <osDelay>
 8000ffc:	e7fb      	b.n	8000ff6 <StartTelemetryTask+0x8>

08000ffe <StartDiagTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDiagTask */
void StartDiagTask(void *argument)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDiagTask */
  /* Infinite loop */

  for(;;)
  {
    osDelay(1);
 8001006:	2001      	movs	r0, #1
 8001008:	f00d fef8 	bl	800edfc <osDelay>
 800100c:	e7fb      	b.n	8001006 <StartDiagTask+0x8>
	...

08001010 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08e      	sub	sp, #56	@ 0x38
 8001014:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
 8001022:	60da      	str	r2, [r3, #12]
 8001024:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001026:	4b6e      	ldr	r3, [pc, #440]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102c:	4a6c      	ldr	r2, [pc, #432]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 800102e:	f043 0310 	orr.w	r3, r3, #16
 8001032:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001036:	4b6a      	ldr	r3, [pc, #424]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800103c:	f003 0310 	and.w	r3, r3, #16
 8001040:	623b      	str	r3, [r7, #32]
 8001042:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001044:	4b66      	ldr	r3, [pc, #408]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800104a:	4a65      	ldr	r2, [pc, #404]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 800104c:	f043 0320 	orr.w	r3, r3, #32
 8001050:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001054:	4b62      	ldr	r3, [pc, #392]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800105a:	f003 0320 	and.w	r3, r3, #32
 800105e:	61fb      	str	r3, [r7, #28]
 8001060:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001062:	4b5f      	ldr	r3, [pc, #380]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001068:	4a5d      	ldr	r2, [pc, #372]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 800106a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800106e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001072:	4b5b      	ldr	r3, [pc, #364]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001074:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800107c:	61bb      	str	r3, [r7, #24]
 800107e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001080:	4b57      	ldr	r3, [pc, #348]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001082:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001086:	4a56      	ldr	r2, [pc, #344]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001088:	f043 0304 	orr.w	r3, r3, #4
 800108c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001090:	4b53      	ldr	r3, [pc, #332]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001092:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001096:	f003 0304 	and.w	r3, r3, #4
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800109e:	4b50      	ldr	r3, [pc, #320]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010a4:	4a4e      	ldr	r2, [pc, #312]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ae:	4b4c      	ldr	r3, [pc, #304]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010bc:	4b48      	ldr	r3, [pc, #288]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c2:	4a47      	ldr	r2, [pc, #284]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010c4:	f043 0302 	orr.w	r3, r3, #2
 80010c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010cc:	4b44      	ldr	r3, [pc, #272]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010da:	4b41      	ldr	r3, [pc, #260]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e0:	4a3f      	ldr	r2, [pc, #252]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010e2:	f043 0308 	orr.w	r3, r3, #8
 80010e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ea:	4b3d      	ldr	r3, [pc, #244]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f0:	f003 0308 	and.w	r3, r3, #8
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010f8:	4b39      	ldr	r3, [pc, #228]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 80010fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010fe:	4a38      	ldr	r2, [pc, #224]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 8001100:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001104:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001108:	4b35      	ldr	r3, [pc, #212]	@ (80011e0 <MX_GPIO_Init+0x1d0>)
 800110a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800110e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	2120      	movs	r1, #32
 800111a:	4832      	ldr	r0, [pc, #200]	@ (80011e4 <MX_GPIO_Init+0x1d4>)
 800111c:	f004 f9b0 	bl	8005480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CS_Pin|D1_Pin|D2_Pin|D3_Pin
 8001120:	2200      	movs	r2, #0
 8001122:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 8001126:	4830      	ldr	r0, [pc, #192]	@ (80011e8 <MX_GPIO_Init+0x1d8>)
 8001128:	f004 f9aa 	bl	8005480 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OK_STATUS_Pin|ERR_STATUS_Pin, GPIO_PIN_RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001132:	482e      	ldr	r0, [pc, #184]	@ (80011ec <MX_GPIO_Init+0x1dc>)
 8001134:	f004 f9a4 	bl	8005480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MICROSD_DET_Pin */
  GPIO_InitStruct.Pin = MICROSD_DET_Pin;
 8001138:	2308      	movs	r3, #8
 800113a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800113c:	2300      	movs	r3, #0
 800113e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MICROSD_DET_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001148:	4619      	mov	r1, r3
 800114a:	4829      	ldr	r0, [pc, #164]	@ (80011f0 <MX_GPIO_Init+0x1e0>)
 800114c:	f003 fff0 	bl	8005130 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8001150:	2310      	movs	r3, #16
 8001152:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001154:	2300      	movs	r3, #0
 8001156:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 800115c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001160:	4619      	mov	r1, r3
 8001162:	4820      	ldr	r0, [pc, #128]	@ (80011e4 <MX_GPIO_Init+0x1d4>)
 8001164:	f003 ffe4 	bl	8005130 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CE_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 8001168:	2320      	movs	r3, #32
 800116a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116c:	2301      	movs	r3, #1
 800116e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001174:	2300      	movs	r3, #0
 8001176:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8001178:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800117c:	4619      	mov	r1, r3
 800117e:	4819      	ldr	r0, [pc, #100]	@ (80011e4 <MX_GPIO_Init+0x1d4>)
 8001180:	f003 ffd6 	bl	8005130 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_CS_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin */
  GPIO_InitStruct.Pin = NRF24_CS_Pin|D1_Pin|D2_Pin|D3_Pin
 8001184:	f240 33f1 	movw	r3, #1009	@ 0x3f1
 8001188:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D4_Pin|D5_Pin|D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118a:	2301      	movs	r3, #1
 800118c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001192:	2300      	movs	r3, #0
 8001194:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800119a:	4619      	mov	r1, r3
 800119c:	4812      	ldr	r0, [pc, #72]	@ (80011e8 <MX_GPIO_Init+0x1d8>)
 800119e:	f003 ffc7 	bl	8005130 <HAL_GPIO_Init>

  /*Configure GPIO pins : OK_STATUS_Pin ERR_STATUS_Pin */
  GPIO_InitStruct.Pin = OK_STATUS_Pin|ERR_STATUS_Pin;
 80011a2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80011a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b0:	2300      	movs	r3, #0
 80011b2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b8:	4619      	mov	r1, r3
 80011ba:	480c      	ldr	r0, [pc, #48]	@ (80011ec <MX_GPIO_Init+0x1dc>)
 80011bc:	f003 ffb8 	bl	8005130 <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_REFRI_Pin */
  GPIO_InitStruct.Pin = DS18B20_REFRI_Pin;
 80011c0:	2320      	movs	r3, #32
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c4:	2300      	movs	r3, #0
 80011c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(DS18B20_REFRI_GPIO_Port, &GPIO_InitStruct);
 80011cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d0:	4619      	mov	r1, r3
 80011d2:	4806      	ldr	r0, [pc, #24]	@ (80011ec <MX_GPIO_Init+0x1dc>)
 80011d4:	f003 ffac 	bl	8005130 <HAL_GPIO_Init>

}
 80011d8:	bf00      	nop
 80011da:	3738      	adds	r7, #56	@ 0x38
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	58024400 	.word	0x58024400
 80011e4:	58020800 	.word	0x58020800
 80011e8:	58020400 	.word	0x58020400
 80011ec:	58020c00 	.word	0x58020c00
 80011f0:	58021000 	.word	0x58021000

080011f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011f8:	f000 fe4c 	bl	8001e94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011fc:	f000 f820 	bl	8001240 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001200:	f000 f88e 	bl	8001320 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001204:	f7ff ff04 	bl	8001010 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8001208:	f7ff fbe4 	bl	80009d4 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 800120c:	f7ff fc46 	bl	8000a9c <MX_FDCAN2_Init>
  MX_TIM1_Init();
 8001210:	f000 fb62 	bl	80018d8 <MX_TIM1_Init>
  MX_TIM16_Init();
 8001214:	f000 fc18 	bl	8001a48 <MX_TIM16_Init>
  MX_FDCAN3_Init();
 8001218:	f7ff fca4 	bl	8000b64 <MX_FDCAN3_Init>
  MX_ADC3_Init();
 800121c:	f7ff fa0e 	bl	800063c <MX_ADC3_Init>
  MX_USART10_UART_Init();
 8001220:	f000 fcb6 	bl	8001b90 <MX_USART10_UART_Init>
  MX_SDMMC1_SD_Init();
 8001224:	f000 f8c6 	bl	80013b4 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8001228:	f000 f95c 	bl	80014e4 <MX_SPI1_Init>
  MX_USB_OTG_HS_PCD_Init();
 800122c:	f000 fd6e 	bl	8001d0c <MX_USB_OTG_HS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001230:	f00d fd08 	bl	800ec44 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001234:	f7ff fe3a 	bl	8000eac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001238:	f00d fd28 	bl	800ec8c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <main+0x48>

08001240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b09c      	sub	sp, #112	@ 0x70
 8001244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001246:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800124a:	224c      	movs	r2, #76	@ 0x4c
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f010 fbb2 	bl	80119b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001254:	1d3b      	adds	r3, r7, #4
 8001256:	2220      	movs	r2, #32
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f010 fbac 	bl	80119b8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001260:	2002      	movs	r0, #2
 8001262:	f004 fa57 	bl	8005714 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001266:	2300      	movs	r3, #0
 8001268:	603b      	str	r3, [r7, #0]
 800126a:	4b2c      	ldr	r3, [pc, #176]	@ (800131c <SystemClock_Config+0xdc>)
 800126c:	699b      	ldr	r3, [r3, #24]
 800126e:	4a2b      	ldr	r2, [pc, #172]	@ (800131c <SystemClock_Config+0xdc>)
 8001270:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001274:	6193      	str	r3, [r2, #24]
 8001276:	4b29      	ldr	r3, [pc, #164]	@ (800131c <SystemClock_Config+0xdc>)
 8001278:	699b      	ldr	r3, [r3, #24]
 800127a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800127e:	603b      	str	r3, [r7, #0]
 8001280:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001282:	bf00      	nop
 8001284:	4b25      	ldr	r3, [pc, #148]	@ (800131c <SystemClock_Config+0xdc>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800128c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001290:	d1f8      	bne.n	8001284 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001292:	2321      	movs	r3, #33	@ 0x21
 8001294:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001296:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800129a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800129c:	2301      	movs	r3, #1
 800129e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a0:	2302      	movs	r3, #2
 80012a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012a4:	2302      	movs	r3, #2
 80012a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80012a8:	2302      	movs	r3, #2
 80012aa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 80012ac:	232c      	movs	r3, #44	@ 0x2c
 80012ae:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80012b0:	2301      	movs	r3, #1
 80012b2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012b4:	2304      	movs	r3, #4
 80012b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012b8:	2302      	movs	r3, #2
 80012ba:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80012bc:	230c      	movs	r3, #12
 80012be:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012cc:	4618      	mov	r0, r3
 80012ce:	f004 fa6b 	bl	80057a8 <HAL_RCC_OscConfig>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80012d8:	f000 f854 	bl	8001384 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012dc:	233f      	movs	r3, #63	@ 0x3f
 80012de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e0:	2303      	movs	r3, #3
 80012e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80012e8:	2308      	movs	r3, #8
 80012ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80012ec:	2340      	movs	r3, #64	@ 0x40
 80012ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012f0:	2340      	movs	r3, #64	@ 0x40
 80012f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80012f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80012fa:	2340      	movs	r3, #64	@ 0x40
 80012fc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	2103      	movs	r1, #3
 8001302:	4618      	mov	r0, r3
 8001304:	f004 fe2a 	bl	8005f5c <HAL_RCC_ClockConfig>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800130e:	f000 f839 	bl	8001384 <Error_Handler>
  }
}
 8001312:	bf00      	nop
 8001314:	3770      	adds	r7, #112	@ 0x70
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	58024800 	.word	0x58024800

08001320 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b0ae      	sub	sp, #184	@ 0xb8
 8001324:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001326:	463b      	mov	r3, r7
 8001328:	22b8      	movs	r2, #184	@ 0xb8
 800132a:	2100      	movs	r1, #0
 800132c:	4618      	mov	r0, r3
 800132e:	f010 fb43 	bl	80119b8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SDMMC;
 8001332:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8001336:	f04f 0300 	mov.w	r3, #0
 800133a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 800133e:	2302      	movs	r3, #2
 8001340:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8001342:	2310      	movs	r3, #16
 8001344:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001346:	2302      	movs	r3, #2
 8001348:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800134a:	2302      	movs	r3, #2
 800134c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 1;
 800134e:	2301      	movs	r3, #1
 8001350:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001352:	23c0      	movs	r3, #192	@ 0xc0
 8001354:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001356:	2300      	movs	r3, #0
 8001358:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 800135e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001362:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136a:	463b      	mov	r3, r7
 800136c:	4618      	mov	r0, r3
 800136e:	f005 f981 	bl	8006674 <HAL_RCCEx_PeriphCLKConfig>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8001378:	f000 f804 	bl	8001384 <Error_Handler>
  }
}
 800137c:	bf00      	nop
 800137e:	37b8      	adds	r7, #184	@ 0xb8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001388:	b672      	cpsid	i
}
 800138a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <Error_Handler+0x8>

08001390 <HAL_FDCAN_RxFifo0Callback>:
 * It reads the message and pushes it to canRxQueueHandle.
 */
#include "can.h"

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0U)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d002      	beq.n	80013aa <HAL_FDCAN_RxFifo0Callback+0x1a>
  {
    Can_ISR_PushRxFifo0(hfdcan);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff fa6d 	bl	8000884 <Can_ISR_PushRxFifo0>
  }
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
	...

080013b4 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80013b8:	4b0e      	ldr	r3, [pc, #56]	@ (80013f4 <MX_SDMMC1_SD_Init+0x40>)
 80013ba:	4a0f      	ldr	r2, [pc, #60]	@ (80013f8 <MX_SDMMC1_SD_Init+0x44>)
 80013bc:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80013be:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <MX_SDMMC1_SD_Init+0x40>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80013c4:	4b0b      	ldr	r3, [pc, #44]	@ (80013f4 <MX_SDMMC1_SD_Init+0x40>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80013ca:	4b0a      	ldr	r3, [pc, #40]	@ (80013f4 <MX_SDMMC1_SD_Init+0x40>)
 80013cc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013d0:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80013d2:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <MX_SDMMC1_SD_Init+0x40>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <MX_SDMMC1_SD_Init+0x40>)
 80013da:	2202      	movs	r2, #2
 80013dc:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <MX_SDMMC1_SD_Init+0x40>)
 80013e0:	f007 fd2e 	bl	8008e40 <HAL_SD_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 80013ea:	f7ff ffcb 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	240002f8 	.word	0x240002f8
 80013f8:	52007000 	.word	0x52007000

080013fc <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	@ 0x28
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a2e      	ldr	r2, [pc, #184]	@ (80014d4 <HAL_SD_MspInit+0xd8>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d155      	bne.n	80014ca <HAL_SD_MspInit+0xce>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800141e:	4b2e      	ldr	r3, [pc, #184]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 8001420:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001424:	4a2c      	ldr	r2, [pc, #176]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 8001426:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800142a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800142e:	4b2a      	ldr	r3, [pc, #168]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 8001430:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001434:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001438:	613b      	str	r3, [r7, #16]
 800143a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800143c:	4b26      	ldr	r3, [pc, #152]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 800143e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001442:	4a25      	ldr	r2, [pc, #148]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 8001444:	f043 0304 	orr.w	r3, r3, #4
 8001448:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800144c:	4b22      	ldr	r3, [pc, #136]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 800144e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001452:	f003 0304 	and.w	r3, r3, #4
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800145a:	4b1f      	ldr	r3, [pc, #124]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 800145c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001460:	4a1d      	ldr	r2, [pc, #116]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 8001462:	f043 0308 	orr.w	r3, r3, #8
 8001466:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800146a:	4b1b      	ldr	r3, [pc, #108]	@ (80014d8 <HAL_SD_MspInit+0xdc>)
 800146c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001470:	f003 0308 	and.w	r3, r3, #8
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001478:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800147c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147e:	2302      	movs	r3, #2
 8001480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001486:	2303      	movs	r3, #3
 8001488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800148a:	230c      	movs	r3, #12
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	4619      	mov	r1, r3
 8001494:	4811      	ldr	r0, [pc, #68]	@ (80014dc <HAL_SD_MspInit+0xe0>)
 8001496:	f003 fe4b 	bl	8005130 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800149a:	2304      	movs	r3, #4
 800149c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149e:	2302      	movs	r3, #2
 80014a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a6:	2303      	movs	r3, #3
 80014a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80014aa:	230c      	movs	r3, #12
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	480a      	ldr	r0, [pc, #40]	@ (80014e0 <HAL_SD_MspInit+0xe4>)
 80014b6:	f003 fe3b 	bl	8005130 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 80014ba:	2200      	movs	r2, #0
 80014bc:	2105      	movs	r1, #5
 80014be:	2031      	movs	r0, #49	@ 0x31
 80014c0:	f002 f8c3 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80014c4:	2031      	movs	r0, #49	@ 0x31
 80014c6:	f002 f8da 	bl	800367e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80014ca:	bf00      	nop
 80014cc:	3728      	adds	r7, #40	@ 0x28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	52007000 	.word	0x52007000
 80014d8:	58024400 	.word	0x58024400
 80014dc:	58020800 	.word	0x58020800
 80014e0:	58020c00 	.word	0x58020c00

080014e4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80014e8:	4b27      	ldr	r3, [pc, #156]	@ (8001588 <MX_SPI1_Init+0xa4>)
 80014ea:	4a28      	ldr	r2, [pc, #160]	@ (800158c <MX_SPI1_Init+0xa8>)
 80014ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014ee:	4b26      	ldr	r3, [pc, #152]	@ (8001588 <MX_SPI1_Init+0xa4>)
 80014f0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80014f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014f6:	4b24      	ldr	r3, [pc, #144]	@ (8001588 <MX_SPI1_Init+0xa4>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014fc:	4b22      	ldr	r3, [pc, #136]	@ (8001588 <MX_SPI1_Init+0xa4>)
 80014fe:	2207      	movs	r2, #7
 8001500:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001502:	4b21      	ldr	r3, [pc, #132]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001504:	2200      	movs	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001508:	4b1f      	ldr	r3, [pc, #124]	@ (8001588 <MX_SPI1_Init+0xa4>)
 800150a:	2200      	movs	r2, #0
 800150c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800150e:	4b1e      	ldr	r3, [pc, #120]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001510:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001514:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001516:	4b1c      	ldr	r3, [pc, #112]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001518:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800151c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800151e:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001520:	2200      	movs	r2, #0
 8001522:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001524:	4b18      	ldr	r3, [pc, #96]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001526:	2200      	movs	r2, #0
 8001528:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800152a:	4b17      	ldr	r3, [pc, #92]	@ (8001588 <MX_SPI1_Init+0xa4>)
 800152c:	2200      	movs	r2, #0
 800152e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001530:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001532:	2200      	movs	r2, #0
 8001534:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001536:	4b14      	ldr	r3, [pc, #80]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001538:	2200      	movs	r2, #0
 800153a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800153c:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <MX_SPI1_Init+0xa4>)
 800153e:	2200      	movs	r2, #0
 8001540:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001542:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001544:	2200      	movs	r2, #0
 8001546:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001548:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <MX_SPI1_Init+0xa4>)
 800154a:	2200      	movs	r2, #0
 800154c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800154e:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001550:	2200      	movs	r2, #0
 8001552:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001556:	2200      	movs	r2, #0
 8001558:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <MX_SPI1_Init+0xa4>)
 800155c:	2200      	movs	r2, #0
 800155e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001560:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001562:	2200      	movs	r2, #0
 8001564:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001568:	2200      	movs	r2, #0
 800156a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <MX_SPI1_Init+0xa4>)
 800156e:	2200      	movs	r2, #0
 8001570:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <MX_SPI1_Init+0xa4>)
 8001574:	f008 ff60 	bl	800a438 <HAL_SPI_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 800157e:	f7ff ff01 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	24000374 	.word	0x24000374
 800158c:	40013000 	.word	0x40013000

08001590 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b0b8      	sub	sp, #224	@ 0xe0
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015a8:	f107 0310 	add.w	r3, r7, #16
 80015ac:	22b8      	movs	r2, #184	@ 0xb8
 80015ae:	2100      	movs	r1, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f010 fa01 	bl	80119b8 <memset>
  if(spiHandle->Instance==SPI1)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a2a      	ldr	r2, [pc, #168]	@ (8001664 <HAL_SPI_MspInit+0xd4>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d14c      	bne.n	800165a <HAL_SPI_MspInit+0xca>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80015c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015c4:	f04f 0300 	mov.w	r3, #0
 80015c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015d0:	f107 0310 	add.w	r3, r7, #16
 80015d4:	4618      	mov	r0, r3
 80015d6:	f005 f84d 	bl	8006674 <HAL_RCCEx_PeriphCLKConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80015e0:	f7ff fed0 	bl	8001384 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015e4:	4b20      	ldr	r3, [pc, #128]	@ (8001668 <HAL_SPI_MspInit+0xd8>)
 80015e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001668 <HAL_SPI_MspInit+0xd8>)
 80015ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80015f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <HAL_SPI_MspInit+0xd8>)
 80015f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001602:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <HAL_SPI_MspInit+0xd8>)
 8001604:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001608:	4a17      	ldr	r2, [pc, #92]	@ (8001668 <HAL_SPI_MspInit+0xd8>)
 800160a:	f043 0301 	orr.w	r3, r3, #1
 800160e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <HAL_SPI_MspInit+0xd8>)
 8001614:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	60bb      	str	r3, [r7, #8]
 800161e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001620:	23e0      	movs	r3, #224	@ 0xe0
 8001622:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2300      	movs	r3, #0
 8001634:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001638:	2305      	movs	r3, #5
 800163a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001642:	4619      	mov	r1, r3
 8001644:	4809      	ldr	r0, [pc, #36]	@ (800166c <HAL_SPI_MspInit+0xdc>)
 8001646:	f003 fd73 	bl	8005130 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2105      	movs	r1, #5
 800164e:	2023      	movs	r0, #35	@ 0x23
 8001650:	f001 fffb 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001654:	2023      	movs	r0, #35	@ 0x23
 8001656:	f002 f812 	bl	800367e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800165a:	bf00      	nop
 800165c:	37e0      	adds	r7, #224	@ 0xe0
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40013000 	.word	0x40013000
 8001668:	58024400 	.word	0x58024400
 800166c:	58020000 	.word	0x58020000

08001670 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001676:	4b0c      	ldr	r3, [pc, #48]	@ (80016a8 <HAL_MspInit+0x38>)
 8001678:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800167c:	4a0a      	ldr	r2, [pc, #40]	@ (80016a8 <HAL_MspInit+0x38>)
 800167e:	f043 0302 	orr.w	r3, r3, #2
 8001682:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001686:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <HAL_MspInit+0x38>)
 8001688:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001694:	2200      	movs	r2, #0
 8001696:	210f      	movs	r1, #15
 8001698:	f06f 0001 	mvn.w	r0, #1
 800169c:	f001 ffd5 	bl	800364a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a0:	bf00      	nop
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	58024400 	.word	0x58024400

080016ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <NMI_Handler+0x4>

080016b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <HardFault_Handler+0x4>

080016bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <MemManage_Handler+0x4>

080016c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <BusFault_Handler+0x4>

080016cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <UsageFault_Handler+0x4>

080016d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e6:	f000 fc47 	bl	8001f78 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016ea:	f00f f8eb 	bl	80108c4 <xTaskGetSchedulerState>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d001      	beq.n	80016f8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80016f4:	f00f fee0 	bl	80114b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}

080016fc <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001700:	4802      	ldr	r0, [pc, #8]	@ (800170c <FDCAN1_IT0_IRQHandler+0x10>)
 8001702:	f003 f885 	bl	8004810 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	240000f0 	.word	0x240000f0

08001710 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001714:	4802      	ldr	r0, [pc, #8]	@ (8001720 <FDCAN2_IT0_IRQHandler+0x10>)
 8001716:	f003 f87b 	bl	8004810 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	24000190 	.word	0x24000190

08001724 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001728:	4802      	ldr	r0, [pc, #8]	@ (8001734 <SPI1_IRQHandler+0x10>)
 800172a:	f008 ffa9 	bl	800a680 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	24000374 	.word	0x24000374

08001738 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800173c:	4802      	ldr	r0, [pc, #8]	@ (8001748 <SDMMC1_IRQHandler+0x10>)
 800173e:	f007 fc9f 	bl	8009080 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	240002f8 	.word	0x240002f8

0800174c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001750:	4802      	ldr	r0, [pc, #8]	@ (800175c <TIM16_IRQHandler+0x10>)
 8001752:	f009 fb22 	bl	800ad9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	24000448 	.word	0x24000448

08001760 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8001764:	4802      	ldr	r0, [pc, #8]	@ (8001770 <USART10_IRQHandler+0x10>)
 8001766:	f00a fc13 	bl	800bf90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	24000494 	.word	0x24000494

08001774 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8001778:	4802      	ldr	r0, [pc, #8]	@ (8001784 <FDCAN3_IT0_IRQHandler+0x10>)
 800177a:	f003 f849 	bl	8004810 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	24000230 	.word	0x24000230

08001788 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800178c:	4b3e      	ldr	r3, [pc, #248]	@ (8001888 <SystemInit+0x100>)
 800178e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001792:	4a3d      	ldr	r2, [pc, #244]	@ (8001888 <SystemInit+0x100>)
 8001794:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001798:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800179c:	4b3b      	ldr	r3, [pc, #236]	@ (800188c <SystemInit+0x104>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 030f 	and.w	r3, r3, #15
 80017a4:	2b06      	cmp	r3, #6
 80017a6:	d807      	bhi.n	80017b8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017a8:	4b38      	ldr	r3, [pc, #224]	@ (800188c <SystemInit+0x104>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f023 030f 	bic.w	r3, r3, #15
 80017b0:	4a36      	ldr	r2, [pc, #216]	@ (800188c <SystemInit+0x104>)
 80017b2:	f043 0307 	orr.w	r3, r3, #7
 80017b6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80017b8:	4b35      	ldr	r3, [pc, #212]	@ (8001890 <SystemInit+0x108>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a34      	ldr	r2, [pc, #208]	@ (8001890 <SystemInit+0x108>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017c4:	4b32      	ldr	r3, [pc, #200]	@ (8001890 <SystemInit+0x108>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80017ca:	4b31      	ldr	r3, [pc, #196]	@ (8001890 <SystemInit+0x108>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	4930      	ldr	r1, [pc, #192]	@ (8001890 <SystemInit+0x108>)
 80017d0:	4b30      	ldr	r3, [pc, #192]	@ (8001894 <SystemInit+0x10c>)
 80017d2:	4013      	ands	r3, r2
 80017d4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017d6:	4b2d      	ldr	r3, [pc, #180]	@ (800188c <SystemInit+0x104>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d007      	beq.n	80017f2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017e2:	4b2a      	ldr	r3, [pc, #168]	@ (800188c <SystemInit+0x104>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f023 030f 	bic.w	r3, r3, #15
 80017ea:	4a28      	ldr	r2, [pc, #160]	@ (800188c <SystemInit+0x104>)
 80017ec:	f043 0307 	orr.w	r3, r3, #7
 80017f0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80017f2:	4b27      	ldr	r3, [pc, #156]	@ (8001890 <SystemInit+0x108>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80017f8:	4b25      	ldr	r3, [pc, #148]	@ (8001890 <SystemInit+0x108>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80017fe:	4b24      	ldr	r3, [pc, #144]	@ (8001890 <SystemInit+0x108>)
 8001800:	2200      	movs	r2, #0
 8001802:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001804:	4b22      	ldr	r3, [pc, #136]	@ (8001890 <SystemInit+0x108>)
 8001806:	4a24      	ldr	r2, [pc, #144]	@ (8001898 <SystemInit+0x110>)
 8001808:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800180a:	4b21      	ldr	r3, [pc, #132]	@ (8001890 <SystemInit+0x108>)
 800180c:	4a23      	ldr	r2, [pc, #140]	@ (800189c <SystemInit+0x114>)
 800180e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001810:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <SystemInit+0x108>)
 8001812:	4a23      	ldr	r2, [pc, #140]	@ (80018a0 <SystemInit+0x118>)
 8001814:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001816:	4b1e      	ldr	r3, [pc, #120]	@ (8001890 <SystemInit+0x108>)
 8001818:	2200      	movs	r2, #0
 800181a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800181c:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <SystemInit+0x108>)
 800181e:	4a20      	ldr	r2, [pc, #128]	@ (80018a0 <SystemInit+0x118>)
 8001820:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001822:	4b1b      	ldr	r3, [pc, #108]	@ (8001890 <SystemInit+0x108>)
 8001824:	2200      	movs	r2, #0
 8001826:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001828:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <SystemInit+0x108>)
 800182a:	4a1d      	ldr	r2, [pc, #116]	@ (80018a0 <SystemInit+0x118>)
 800182c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800182e:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <SystemInit+0x108>)
 8001830:	2200      	movs	r2, #0
 8001832:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001834:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <SystemInit+0x108>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a15      	ldr	r2, [pc, #84]	@ (8001890 <SystemInit+0x108>)
 800183a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800183e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001840:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <SystemInit+0x108>)
 8001842:	2200      	movs	r2, #0
 8001844:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001846:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <SystemInit+0x108>)
 8001848:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800184c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d113      	bne.n	800187c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001854:	4b0e      	ldr	r3, [pc, #56]	@ (8001890 <SystemInit+0x108>)
 8001856:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800185a:	4a0d      	ldr	r2, [pc, #52]	@ (8001890 <SystemInit+0x108>)
 800185c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001860:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001864:	4b0f      	ldr	r3, [pc, #60]	@ (80018a4 <SystemInit+0x11c>)
 8001866:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800186a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800186c:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <SystemInit+0x108>)
 800186e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001872:	4a07      	ldr	r2, [pc, #28]	@ (8001890 <SystemInit+0x108>)
 8001874:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001878:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	e000ed00 	.word	0xe000ed00
 800188c:	52002000 	.word	0x52002000
 8001890:	58024400 	.word	0x58024400
 8001894:	eaf6ed7f 	.word	0xeaf6ed7f
 8001898:	02020200 	.word	0x02020200
 800189c:	01ff0000 	.word	0x01ff0000
 80018a0:	01010280 	.word	0x01010280
 80018a4:	52004000 	.word	0x52004000

080018a8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80018ac:	4b09      	ldr	r3, [pc, #36]	@ (80018d4 <ExitRun0Mode+0x2c>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	4a08      	ldr	r2, [pc, #32]	@ (80018d4 <ExitRun0Mode+0x2c>)
 80018b2:	f043 0302 	orr.w	r3, r3, #2
 80018b6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80018b8:	bf00      	nop
 80018ba:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <ExitRun0Mode+0x2c>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d0f9      	beq.n	80018ba <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80018c6:	bf00      	nop
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	58024800 	.word	0x58024800

080018d8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b09c      	sub	sp, #112	@ 0x70
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018de:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	605a      	str	r2, [r3, #4]
 80018e8:	609a      	str	r2, [r3, #8]
 80018ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
 8001908:	615a      	str	r2, [r3, #20]
 800190a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	2234      	movs	r2, #52	@ 0x34
 8001910:	2100      	movs	r1, #0
 8001912:	4618      	mov	r0, r3
 8001914:	f010 f850 	bl	80119b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001918:	4b49      	ldr	r3, [pc, #292]	@ (8001a40 <MX_TIM1_Init+0x168>)
 800191a:	4a4a      	ldr	r2, [pc, #296]	@ (8001a44 <MX_TIM1_Init+0x16c>)
 800191c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800191e:	4b48      	ldr	r3, [pc, #288]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001920:	2200      	movs	r2, #0
 8001922:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001924:	4b46      	ldr	r3, [pc, #280]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800192a:	4b45      	ldr	r3, [pc, #276]	@ (8001a40 <MX_TIM1_Init+0x168>)
 800192c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001930:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001932:	4b43      	ldr	r3, [pc, #268]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001938:	4b41      	ldr	r3, [pc, #260]	@ (8001a40 <MX_TIM1_Init+0x168>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800193e:	4b40      	ldr	r3, [pc, #256]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001940:	2280      	movs	r2, #128	@ 0x80
 8001942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001944:	483e      	ldr	r0, [pc, #248]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001946:	f009 f970 	bl	800ac2a <HAL_TIM_Base_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001950:	f7ff fd18 	bl	8001384 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001958:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800195a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800195e:	4619      	mov	r1, r3
 8001960:	4837      	ldr	r0, [pc, #220]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001962:	f009 fc35 	bl	800b1d0 <HAL_TIM_ConfigClockSource>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800196c:	f7ff fd0a 	bl	8001384 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001970:	4833      	ldr	r0, [pc, #204]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001972:	f009 f9b1 	bl	800acd8 <HAL_TIM_PWM_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800197c:	f7ff fd02 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001980:	2300      	movs	r3, #0
 8001982:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001984:	2300      	movs	r3, #0
 8001986:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800198c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001990:	4619      	mov	r1, r3
 8001992:	482b      	ldr	r0, [pc, #172]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001994:	f00a f966 	bl	800bc64 <HAL_TIMEx_MasterConfigSynchronization>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800199e:	f7ff fcf1 	bl	8001384 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019a2:	2360      	movs	r3, #96	@ 0x60
 80019a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80019a6:	2300      	movs	r3, #0
 80019a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019aa:	2300      	movs	r3, #0
 80019ac:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019ae:	2300      	movs	r3, #0
 80019b0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019b6:	2300      	movs	r3, #0
 80019b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019ba:	2300      	movs	r3, #0
 80019bc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019be:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019c2:	2200      	movs	r2, #0
 80019c4:	4619      	mov	r1, r3
 80019c6:	481e      	ldr	r0, [pc, #120]	@ (8001a40 <MX_TIM1_Init+0x168>)
 80019c8:	f009 faee 	bl	800afa8 <HAL_TIM_PWM_ConfigChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80019d2:	f7ff fcd7 	bl	8001384 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019d6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019da:	2204      	movs	r2, #4
 80019dc:	4619      	mov	r1, r3
 80019de:	4818      	ldr	r0, [pc, #96]	@ (8001a40 <MX_TIM1_Init+0x168>)
 80019e0:	f009 fae2 	bl	800afa8 <HAL_TIM_PWM_ConfigChannel>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80019ea:	f7ff fccb 	bl	8001384 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a14:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	4619      	mov	r1, r3
 8001a22:	4807      	ldr	r0, [pc, #28]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001a24:	f00a f9ba 	bl	800bd9c <HAL_TIMEx_ConfigBreakDeadTime>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001a2e:	f7ff fca9 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a32:	4803      	ldr	r0, [pc, #12]	@ (8001a40 <MX_TIM1_Init+0x168>)
 8001a34:	f000 f870 	bl	8001b18 <HAL_TIM_MspPostInit>

}
 8001a38:	bf00      	nop
 8001a3a:	3770      	adds	r7, #112	@ 0x70
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	240003fc 	.word	0x240003fc
 8001a44:	40010000 	.word	0x40010000

08001a48 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001a4c:	4b10      	ldr	r3, [pc, #64]	@ (8001a90 <MX_TIM16_Init+0x48>)
 8001a4e:	4a11      	ldr	r2, [pc, #68]	@ (8001a94 <MX_TIM16_Init+0x4c>)
 8001a50:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 528;
 8001a52:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <MX_TIM16_Init+0x48>)
 8001a54:	f44f 7204 	mov.w	r2, #528	@ 0x210
 8001a58:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a90 <MX_TIM16_Init+0x48>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000 - 1;
 8001a60:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <MX_TIM16_Init+0x48>)
 8001a62:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001a66:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a68:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <MX_TIM16_Init+0x48>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001a6e:	4b08      	ldr	r3, [pc, #32]	@ (8001a90 <MX_TIM16_Init+0x48>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <MX_TIM16_Init+0x48>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001a7a:	4805      	ldr	r0, [pc, #20]	@ (8001a90 <MX_TIM16_Init+0x48>)
 8001a7c:	f009 f8d5 	bl	800ac2a <HAL_TIM_Base_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8001a86:	f7ff fc7d 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	24000448 	.word	0x24000448
 8001a94:	40014400 	.word	0x40014400

08001a98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a19      	ldr	r2, [pc, #100]	@ (8001b0c <HAL_TIM_Base_MspInit+0x74>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d10f      	bne.n	8001aca <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aaa:	4b19      	ldr	r3, [pc, #100]	@ (8001b10 <HAL_TIM_Base_MspInit+0x78>)
 8001aac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ab0:	4a17      	ldr	r2, [pc, #92]	@ (8001b10 <HAL_TIM_Base_MspInit+0x78>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <HAL_TIM_Base_MspInit+0x78>)
 8001abc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	60fb      	str	r3, [r7, #12]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8001ac8:	e01b      	b.n	8001b02 <HAL_TIM_Base_MspInit+0x6a>
  else if(tim_baseHandle->Instance==TIM16)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a11      	ldr	r2, [pc, #68]	@ (8001b14 <HAL_TIM_Base_MspInit+0x7c>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d116      	bne.n	8001b02 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b10 <HAL_TIM_Base_MspInit+0x78>)
 8001ad6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ada:	4a0d      	ldr	r2, [pc, #52]	@ (8001b10 <HAL_TIM_Base_MspInit+0x78>)
 8001adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <HAL_TIM_Base_MspInit+0x78>)
 8001ae6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aee:	60bb      	str	r3, [r7, #8]
 8001af0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 5, 0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2105      	movs	r1, #5
 8001af6:	2075      	movs	r0, #117	@ 0x75
 8001af8:	f001 fda7 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001afc:	2075      	movs	r0, #117	@ 0x75
 8001afe:	f001 fdbe 	bl	800367e <HAL_NVIC_EnableIRQ>
}
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40010000 	.word	0x40010000
 8001b10:	58024400 	.word	0x58024400
 8001b14:	40014400 	.word	0x40014400

08001b18 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b088      	sub	sp, #32
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 030c 	add.w	r3, r7, #12
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a13      	ldr	r2, [pc, #76]	@ (8001b84 <HAL_TIM_MspPostInit+0x6c>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d11f      	bne.n	8001b7a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <HAL_TIM_MspPostInit+0x70>)
 8001b3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b40:	4a11      	ldr	r2, [pc, #68]	@ (8001b88 <HAL_TIM_MspPostInit+0x70>)
 8001b42:	f043 0310 	orr.w	r3, r3, #16
 8001b46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b88 <HAL_TIM_MspPostInit+0x70>)
 8001b4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b50:	f003 0310 	and.w	r3, r3, #16
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001b58:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001b5c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b66:	2300      	movs	r3, #0
 8001b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b6e:	f107 030c 	add.w	r3, r7, #12
 8001b72:	4619      	mov	r1, r3
 8001b74:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <HAL_TIM_MspPostInit+0x74>)
 8001b76:	f003 fadb 	bl	8005130 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b7a:	bf00      	nop
 8001b7c:	3720      	adds	r7, #32
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40010000 	.word	0x40010000
 8001b88:	58024400 	.word	0x58024400
 8001b8c:	58021000 	.word	0x58021000

08001b90 <MX_USART10_UART_Init>:
UART_HandleTypeDef huart10;

/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 8001b94:	4b22      	ldr	r3, [pc, #136]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001b96:	4a23      	ldr	r2, [pc, #140]	@ (8001c24 <MX_USART10_UART_Init+0x94>)
 8001b98:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8001b9a:	4b21      	ldr	r3, [pc, #132]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001b9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ba0:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 8001ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8001ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8001bae:	4b1c      	ldr	r3, [pc, #112]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8001bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bba:	4b19      	ldr	r3, [pc, #100]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bc0:	4b17      	ldr	r3, [pc, #92]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bc6:	4b16      	ldr	r3, [pc, #88]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bcc:	4b14      	ldr	r3, [pc, #80]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bd2:	4b13      	ldr	r3, [pc, #76]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8001bd8:	4811      	ldr	r0, [pc, #68]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bda:	f00a f989 	bl	800bef0 <HAL_UART_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 8001be4:	f7ff fbce 	bl	8001384 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001be8:	2100      	movs	r1, #0
 8001bea:	480d      	ldr	r0, [pc, #52]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bec:	f00b fee6 	bl	800d9bc <HAL_UARTEx_SetTxFifoThreshold>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 8001bf6:	f7ff fbc5 	bl	8001384 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	4808      	ldr	r0, [pc, #32]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001bfe:	f00b ff1b 	bl	800da38 <HAL_UARTEx_SetRxFifoThreshold>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8001c08:	f7ff fbbc 	bl	8001384 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8001c0c:	4804      	ldr	r0, [pc, #16]	@ (8001c20 <MX_USART10_UART_Init+0x90>)
 8001c0e:	f00b fe9c 	bl	800d94a <HAL_UARTEx_DisableFifoMode>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8001c18:	f7ff fbb4 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8001c1c:	bf00      	nop
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	24000494 	.word	0x24000494
 8001c24:	40011c00 	.word	0x40011c00

08001c28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b0b8      	sub	sp, #224	@ 0xe0
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c40:	f107 0310 	add.w	r3, r7, #16
 8001c44:	22b8      	movs	r2, #184	@ 0xb8
 8001c46:	2100      	movs	r1, #0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f00f feb5 	bl	80119b8 <memset>
  if(uartHandle->Instance==USART10)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a2b      	ldr	r2, [pc, #172]	@ (8001d00 <HAL_UART_MspInit+0xd8>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d14e      	bne.n	8001cf6 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART10_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 8001c58:	f04f 0201 	mov.w	r2, #1
 8001c5c:	f04f 0300 	mov.w	r3, #0
 8001c60:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001c64:	2300      	movs	r3, #0
 8001c66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c6a:	f107 0310 	add.w	r3, r7, #16
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f004 fd00 	bl	8006674 <HAL_RCCEx_PeriphCLKConfig>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001c7a:	f7ff fb83 	bl	8001384 <Error_Handler>
    }

    /* USART10 clock enable */
    __HAL_RCC_USART10_CLK_ENABLE();
 8001c7e:	4b21      	ldr	r3, [pc, #132]	@ (8001d04 <HAL_UART_MspInit+0xdc>)
 8001c80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c84:	4a1f      	ldr	r2, [pc, #124]	@ (8001d04 <HAL_UART_MspInit+0xdc>)
 8001c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d04 <HAL_UART_MspInit+0xdc>)
 8001c90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c9c:	4b19      	ldr	r3, [pc, #100]	@ (8001d04 <HAL_UART_MspInit+0xdc>)
 8001c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ca2:	4a18      	ldr	r2, [pc, #96]	@ (8001d04 <HAL_UART_MspInit+0xdc>)
 8001ca4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ca8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cac:	4b15      	ldr	r3, [pc, #84]	@ (8001d04 <HAL_UART_MspInit+0xdc>)
 8001cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
    /**USART10 GPIO Configuration
    PG11     ------> USART10_RX
    PG12     ------> USART10_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001cba:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001cbe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8001cd4:	2304      	movs	r3, #4
 8001cd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cda:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4809      	ldr	r0, [pc, #36]	@ (8001d08 <HAL_UART_MspInit+0xe0>)
 8001ce2:	f003 fa25 	bl	8005130 <HAL_GPIO_Init>

    /* USART10 interrupt Init */
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2105      	movs	r1, #5
 8001cea:	209c      	movs	r0, #156	@ 0x9c
 8001cec:	f001 fcad 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 8001cf0:	209c      	movs	r0, #156	@ 0x9c
 8001cf2:	f001 fcc4 	bl	800367e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	37e0      	adds	r7, #224	@ 0xe0
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40011c00 	.word	0x40011c00
 8001d04:	58024400 	.word	0x58024400
 8001d08:	58021800 	.word	0x58021800

08001d0c <MX_USB_OTG_HS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_HS;

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_PCD_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8001d10:	4b15      	ldr	r3, [pc, #84]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d12:	4a16      	ldr	r2, [pc, #88]	@ (8001d6c <MX_USB_OTG_HS_PCD_Init+0x60>)
 8001d14:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8001d16:	4b14      	ldr	r3, [pc, #80]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d18:	2209      	movs	r2, #9
 8001d1a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8001d1c:	4b12      	ldr	r3, [pc, #72]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d1e:	2202      	movs	r2, #2
 8001d20:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8001d22:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8001d28:	4b0f      	ldr	r3, [pc, #60]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8001d34:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = ENABLE;
 8001d40:	4b09      	ldr	r3, [pc, #36]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8001d46:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8001d52:	4805      	ldr	r0, [pc, #20]	@ (8001d68 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8001d54:	f003 fbad 	bl	80054b2 <HAL_PCD_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    Error_Handler();
 8001d5e:	f7ff fb11 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	24000528 	.word	0x24000528
 8001d6c:	40040000 	.word	0x40040000

08001d70 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b0b8      	sub	sp, #224	@ 0xe0
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d78:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	60da      	str	r2, [r3, #12]
 8001d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d88:	f107 0310 	add.w	r3, r7, #16
 8001d8c:	22b8      	movs	r2, #184	@ 0xb8
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f00f fe11 	bl	80119b8 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a25      	ldr	r2, [pc, #148]	@ (8001e30 <HAL_PCD_MspInit+0xc0>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d143      	bne.n	8001e28 <HAL_PCD_MspInit+0xb8>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001da0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001da4:	f04f 0300 	mov.w	r3, #0
 8001da8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001dac:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001db0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001db4:	f107 0310 	add.w	r3, r7, #16
 8001db8:	4618      	mov	r0, r3
 8001dba:	f004 fc5b 	bl	8006674 <HAL_RCCEx_PeriphCLKConfig>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8001dc4:	f7ff fade 	bl	8001384 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001dc8:	f003 fcde 	bl	8005788 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dcc:	4b19      	ldr	r3, [pc, #100]	@ (8001e34 <HAL_PCD_MspInit+0xc4>)
 8001dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dd2:	4a18      	ldr	r2, [pc, #96]	@ (8001e34 <HAL_PCD_MspInit+0xc4>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ddc:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <HAL_PCD_MspInit+0xc4>)
 8001dde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PA9     ------> USB_OTG_HS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001df2:	2300      	movs	r3, #0
 8001df4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfe:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001e02:	4619      	mov	r1, r3
 8001e04:	480c      	ldr	r0, [pc, #48]	@ (8001e38 <HAL_PCD_MspInit+0xc8>)
 8001e06:	f003 f993 	bl	8005130 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_PCD_MspInit+0xc4>)
 8001e0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e10:	4a08      	ldr	r2, [pc, #32]	@ (8001e34 <HAL_PCD_MspInit+0xc4>)
 8001e12:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_PCD_MspInit+0xc4>)
 8001e1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8001e28:	bf00      	nop
 8001e2a:	37e0      	adds	r7, #224	@ 0xe0
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40040000 	.word	0x40040000
 8001e34:	58024400 	.word	0x58024400
 8001e38:	58020000 	.word	0x58020000

08001e3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001e3c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001e78 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001e40:	f7ff fd32 	bl	80018a8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e44:	f7ff fca0 	bl	8001788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e48:	480c      	ldr	r0, [pc, #48]	@ (8001e7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e4a:	490d      	ldr	r1, [pc, #52]	@ (8001e80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e50:	e002      	b.n	8001e58 <LoopCopyDataInit>

08001e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e56:	3304      	adds	r3, #4

08001e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e5c:	d3f9      	bcc.n	8001e52 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e60:	4c0a      	ldr	r4, [pc, #40]	@ (8001e8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e64:	e001      	b.n	8001e6a <LoopFillZerobss>

08001e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e68:	3204      	adds	r2, #4

08001e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e6c:	d3fb      	bcc.n	8001e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e6e:	f00f fe09 	bl	8011a84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e72:	f7ff f9bf 	bl	80011f4 <main>
  bx  lr
 8001e76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e78:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001e7c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001e80:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 8001e84:	08011ddc 	.word	0x08011ddc
  ldr r2, =_sbss
 8001e88:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8001e8c:	24005538 	.word	0x24005538

08001e90 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e90:	e7fe      	b.n	8001e90 <ADC3_IRQHandler>
	...

08001e94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e9a:	2003      	movs	r0, #3
 8001e9c:	f001 fbca 	bl	8003634 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ea0:	f004 fa12 	bl	80062c8 <HAL_RCC_GetSysClockFreq>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	4b15      	ldr	r3, [pc, #84]	@ (8001efc <HAL_Init+0x68>)
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	0a1b      	lsrs	r3, r3, #8
 8001eac:	f003 030f 	and.w	r3, r3, #15
 8001eb0:	4913      	ldr	r1, [pc, #76]	@ (8001f00 <HAL_Init+0x6c>)
 8001eb2:	5ccb      	ldrb	r3, [r1, r3]
 8001eb4:	f003 031f 	and.w	r3, r3, #31
 8001eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ebc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8001efc <HAL_Init+0x68>)
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8001f00 <HAL_Init+0x6c>)
 8001ec8:	5cd3      	ldrb	r3, [r2, r3]
 8001eca:	f003 031f 	and.w	r3, r3, #31
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8001f04 <HAL_Init+0x70>)
 8001ed6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ed8:	4a0b      	ldr	r2, [pc, #44]	@ (8001f08 <HAL_Init+0x74>)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ede:	200f      	movs	r0, #15
 8001ee0:	f000 f814 	bl	8001f0c <HAL_InitTick>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e002      	b.n	8001ef4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001eee:	f7ff fbbf 	bl	8001670 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	58024400 	.word	0x58024400
 8001f00:	08011d84 	.word	0x08011d84
 8001f04:	24000004 	.word	0x24000004
 8001f08:	24000000 	.word	0x24000000

08001f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001f14:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <HAL_InitTick+0x60>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e021      	b.n	8001f64 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001f20:	4b13      	ldr	r3, [pc, #76]	@ (8001f70 <HAL_InitTick+0x64>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <HAL_InitTick+0x60>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f36:	4618      	mov	r0, r3
 8001f38:	f001 fbaf 	bl	800369a <HAL_SYSTICK_Config>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e00e      	b.n	8001f64 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b0f      	cmp	r3, #15
 8001f4a:	d80a      	bhi.n	8001f62 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	f04f 30ff 	mov.w	r0, #4294967295
 8001f54:	f001 fb79 	bl	800364a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f58:	4a06      	ldr	r2, [pc, #24]	@ (8001f74 <HAL_InitTick+0x68>)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	e000      	b.n	8001f64 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	2400000c 	.word	0x2400000c
 8001f70:	24000000 	.word	0x24000000
 8001f74:	24000008 	.word	0x24000008

08001f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f7c:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_IncTick+0x20>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	461a      	mov	r2, r3
 8001f82:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <HAL_IncTick+0x24>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4413      	add	r3, r2
 8001f88:	4a04      	ldr	r2, [pc, #16]	@ (8001f9c <HAL_IncTick+0x24>)
 8001f8a:	6013      	str	r3, [r2, #0]
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	2400000c 	.word	0x2400000c
 8001f9c:	24000a0c 	.word	0x24000a0c

08001fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa4:	4b03      	ldr	r3, [pc, #12]	@ (8001fb4 <HAL_GetTick+0x14>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	24000a0c 	.word	0x24000a0c

08001fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc0:	f7ff ffee 	bl	8001fa0 <HAL_GetTick>
 8001fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd0:	d005      	beq.n	8001fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <HAL_Delay+0x44>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	4413      	add	r3, r2
 8001fdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fde:	bf00      	nop
 8001fe0:	f7ff ffde 	bl	8001fa0 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d8f7      	bhi.n	8001fe0 <HAL_Delay+0x28>
  {
  }
}
 8001ff0:	bf00      	nop
 8001ff2:	bf00      	nop
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	2400000c 	.word	0x2400000c

08002000 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	431a      	orrs	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	609a      	str	r2, [r3, #8]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
 800202e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	431a      	orrs	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	609a      	str	r2, [r3, #8]
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800205c:	4618      	mov	r0, r3
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002068:	b480      	push	{r7}
 800206a:	b087      	sub	sp, #28
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a18      	ldr	r2, [pc, #96]	@ (80020d8 <LL_ADC_SetChannelPreselection+0x70>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d027      	beq.n	80020ca <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002080:	2b00      	cmp	r3, #0
 8002082:	d107      	bne.n	8002094 <LL_ADC_SetChannelPreselection+0x2c>
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	0e9b      	lsrs	r3, r3, #26
 8002088:	f003 031f 	and.w	r3, r3, #31
 800208c:	2201      	movs	r2, #1
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	e015      	b.n	80020c0 <LL_ADC_SetChannelPreselection+0x58>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d101      	bne.n	80020ae <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 80020aa:	2320      	movs	r3, #32
 80020ac:	e003      	b.n	80020b6 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	fab3 f383 	clz	r3, r3
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	f003 031f 	and.w	r3, r3, #31
 80020ba:	2201      	movs	r2, #1
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	69d2      	ldr	r2, [r2, #28]
 80020c4:	431a      	orrs	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80020ca:	bf00      	nop
 80020cc:	371c      	adds	r7, #28
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	58026000 	.word	0x58026000

080020dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020dc:	b480      	push	{r7}
 80020de:	b087      	sub	sp, #28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	3360      	adds	r3, #96	@ 0x60
 80020ee:	461a      	mov	r2, r3
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4a10      	ldr	r2, [pc, #64]	@ (800213c <LL_ADC_SetOffset+0x60>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d10b      	bne.n	8002118 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	4313      	orrs	r3, r2
 800210e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002116:	e00b      	b.n	8002130 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	430b      	orrs	r3, r1
 800212a:	431a      	orrs	r2, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	601a      	str	r2, [r3, #0]
}
 8002130:	bf00      	nop
 8002132:	371c      	adds	r7, #28
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr
 800213c:	58026000 	.word	0x58026000

08002140 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	3360      	adds	r3, #96	@ 0x60
 800214e:	461a      	mov	r2, r3
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002160:	4618      	mov	r0, r3
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f003 031f 	and.w	r3, r3, #31
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	fa01 f303 	lsl.w	r3, r1, r3
 800218c:	431a      	orrs	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	611a      	str	r2, [r3, #16]
}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
	...

080021a0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b087      	sub	sp, #28
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	4a0c      	ldr	r2, [pc, #48]	@ (80021e0 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d00e      	beq.n	80021d2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	3360      	adds	r3, #96	@ 0x60
 80021b8:	461a      	mov	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4413      	add	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	431a      	orrs	r2, r3
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	601a      	str	r2, [r3, #0]
  }
}
 80021d2:	bf00      	nop
 80021d4:	371c      	adds	r7, #28
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	58026000 	.word	0x58026000

080021e4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b087      	sub	sp, #28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002224 <LL_ADC_SetOffsetSaturation+0x40>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d10e      	bne.n	8002216 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	3360      	adds	r3, #96	@ 0x60
 80021fc:	461a      	mov	r2, r3
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	431a      	orrs	r2, r3
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002216:	bf00      	nop
 8002218:	371c      	adds	r7, #28
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	58026000 	.word	0x58026000

08002228 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002228:	b480      	push	{r7}
 800222a:	b087      	sub	sp, #28
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4a0c      	ldr	r2, [pc, #48]	@ (8002268 <LL_ADC_SetOffsetSign+0x40>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d10e      	bne.n	800225a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	3360      	adds	r3, #96	@ 0x60
 8002240:	461a      	mov	r2, r3
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	431a      	orrs	r2, r3
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800225a:	bf00      	nop
 800225c:	371c      	adds	r7, #28
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	58026000 	.word	0x58026000

0800226c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800226c:	b480      	push	{r7}
 800226e:	b087      	sub	sp, #28
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	3360      	adds	r3, #96	@ 0x60
 800227c:	461a      	mov	r2, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4a0c      	ldr	r2, [pc, #48]	@ (80022bc <LL_ADC_SetOffsetState+0x50>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d108      	bne.n	80022a0 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	431a      	orrs	r2, r3
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800229e:	e007      	b.n	80022b0 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	431a      	orrs	r2, r3
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	601a      	str	r2, [r3, #0]
}
 80022b0:	bf00      	nop
 80022b2:	371c      	adds	r7, #28
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	58026000 	.word	0x58026000

080022c0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	3330      	adds	r3, #48	@ 0x30
 80022d0:	461a      	mov	r2, r3
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	0a1b      	lsrs	r3, r3, #8
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	f003 030c 	and.w	r3, r3, #12
 80022dc:	4413      	add	r3, r2
 80022de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f003 031f 	and.w	r3, r3, #31
 80022ea:	211f      	movs	r1, #31
 80022ec:	fa01 f303 	lsl.w	r3, r1, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	401a      	ands	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	0e9b      	lsrs	r3, r3, #26
 80022f8:	f003 011f 	and.w	r1, r3, #31
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	f003 031f 	and.w	r3, r3, #31
 8002302:	fa01 f303 	lsl.w	r3, r1, r3
 8002306:	431a      	orrs	r2, r3
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800230c:	bf00      	nop
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002318:	b480      	push	{r7}
 800231a:	b087      	sub	sp, #28
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	3314      	adds	r3, #20
 8002328:	461a      	mov	r2, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	0e5b      	lsrs	r3, r3, #25
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	4413      	add	r3, r2
 8002336:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	0d1b      	lsrs	r3, r3, #20
 8002340:	f003 031f 	and.w	r3, r3, #31
 8002344:	2107      	movs	r1, #7
 8002346:	fa01 f303 	lsl.w	r3, r1, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	401a      	ands	r2, r3
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	0d1b      	lsrs	r3, r3, #20
 8002352:	f003 031f 	and.w	r3, r3, #31
 8002356:	6879      	ldr	r1, [r7, #4]
 8002358:	fa01 f303 	lsl.w	r3, r1, r3
 800235c:	431a      	orrs	r2, r3
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002362:	bf00      	nop
 8002364:	371c      	adds	r7, #28
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4a1a      	ldr	r2, [pc, #104]	@ (80023e8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d115      	bne.n	80023b0 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002390:	43db      	mvns	r3, r3
 8002392:	401a      	ands	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f003 0318 	and.w	r3, r3, #24
 800239a:	4914      	ldr	r1, [pc, #80]	@ (80023ec <LL_ADC_SetChannelSingleDiff+0x7c>)
 800239c:	40d9      	lsrs	r1, r3
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	400b      	ands	r3, r1
 80023a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023a6:	431a      	orrs	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80023ae:	e014      	b.n	80023da <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023bc:	43db      	mvns	r3, r3
 80023be:	401a      	ands	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f003 0318 	and.w	r3, r3, #24
 80023c6:	4909      	ldr	r1, [pc, #36]	@ (80023ec <LL_ADC_SetChannelSingleDiff+0x7c>)
 80023c8:	40d9      	lsrs	r1, r3
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	400b      	ands	r3, r1
 80023ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023d2:	431a      	orrs	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80023da:	bf00      	nop
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	58026000 	.word	0x58026000
 80023ec:	000fffff 	.word	0x000fffff

080023f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <LL_ADC_DisableDeepPowerDown+0x20>)
 80023fe:	4013      	ands	r3, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	6093      	str	r3, [r2, #8]
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	5fffffc0 	.word	0x5fffffc0

08002414 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002424:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002428:	d101      	bne.n	800242e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689a      	ldr	r2, [r3, #8]
 8002448:	4b05      	ldr	r3, [pc, #20]	@ (8002460 <LL_ADC_EnableInternalRegulator+0x24>)
 800244a:	4013      	ands	r3, r2
 800244c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	6fffffc0 	.word	0x6fffffc0

08002464 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002474:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002478:	d101      	bne.n	800247e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800247a:	2301      	movs	r3, #1
 800247c:	e000      	b.n	8002480 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b01      	cmp	r3, #1
 800249e:	d101      	bne.n	80024a4 <LL_ADC_IsEnabled+0x18>
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <LL_ADC_IsEnabled+0x1a>
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr

080024b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80024b2:	b480      	push	{r7}
 80024b4:	b083      	sub	sp, #12
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d101      	bne.n	80024ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80024c6:	2301      	movs	r3, #1
 80024c8:	e000      	b.n	80024cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 0308 	and.w	r3, r3, #8
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d101      	bne.n	80024f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80024ec:	2301      	movs	r3, #1
 80024ee:	e000      	b.n	80024f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002500:	b590      	push	{r4, r7, lr}
 8002502:	b089      	sub	sp, #36	@ 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800250c:	2300      	movs	r3, #0
 800250e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e1ee      	b.n	80028f8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002524:	2b00      	cmp	r3, #0
 8002526:	d109      	bne.n	800253c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f7fe f8f7 	bl	800071c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ff67 	bl	8002414 <LL_ADC_IsDeepPowerDownEnabled>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d004      	beq.n	8002556 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff ff4d 	bl	80023f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ff82 	bl	8002464 <LL_ADC_IsInternalRegulatorEnabled>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d114      	bne.n	8002590 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff ff66 	bl	800243c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002570:	4b8e      	ldr	r3, [pc, #568]	@ (80027ac <HAL_ADC_Init+0x2ac>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	099b      	lsrs	r3, r3, #6
 8002576:	4a8e      	ldr	r2, [pc, #568]	@ (80027b0 <HAL_ADC_Init+0x2b0>)
 8002578:	fba2 2303 	umull	r2, r3, r2, r3
 800257c:	099b      	lsrs	r3, r3, #6
 800257e:	3301      	adds	r3, #1
 8002580:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002582:	e002      	b.n	800258a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	3b01      	subs	r3, #1
 8002588:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1f9      	bne.n	8002584 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff ff65 	bl	8002464 <LL_ADC_IsInternalRegulatorEnabled>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10d      	bne.n	80025bc <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025a4:	f043 0210 	orr.w	r2, r3, #16
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025b0:	f043 0201 	orr.w	r2, r3, #1
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff ff76 	bl	80024b2 <LL_ADC_REG_IsConversionOngoing>
 80025c6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025cc:	f003 0310 	and.w	r3, r3, #16
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f040 8188 	bne.w	80028e6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f040 8184 	bne.w	80028e6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025e2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80025e6:	f043 0202 	orr.w	r2, r3, #2
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff ff4a 	bl	800248c <LL_ADC_IsEnabled>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d136      	bne.n	800266c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a6c      	ldr	r2, [pc, #432]	@ (80027b4 <HAL_ADC_Init+0x2b4>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d004      	beq.n	8002612 <HAL_ADC_Init+0x112>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a6a      	ldr	r2, [pc, #424]	@ (80027b8 <HAL_ADC_Init+0x2b8>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d10e      	bne.n	8002630 <HAL_ADC_Init+0x130>
 8002612:	4868      	ldr	r0, [pc, #416]	@ (80027b4 <HAL_ADC_Init+0x2b4>)
 8002614:	f7ff ff3a 	bl	800248c <LL_ADC_IsEnabled>
 8002618:	4604      	mov	r4, r0
 800261a:	4867      	ldr	r0, [pc, #412]	@ (80027b8 <HAL_ADC_Init+0x2b8>)
 800261c:	f7ff ff36 	bl	800248c <LL_ADC_IsEnabled>
 8002620:	4603      	mov	r3, r0
 8002622:	4323      	orrs	r3, r4
 8002624:	2b00      	cmp	r3, #0
 8002626:	bf0c      	ite	eq
 8002628:	2301      	moveq	r3, #1
 800262a:	2300      	movne	r3, #0
 800262c:	b2db      	uxtb	r3, r3
 800262e:	e008      	b.n	8002642 <HAL_ADC_Init+0x142>
 8002630:	4862      	ldr	r0, [pc, #392]	@ (80027bc <HAL_ADC_Init+0x2bc>)
 8002632:	f7ff ff2b 	bl	800248c <LL_ADC_IsEnabled>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	bf0c      	ite	eq
 800263c:	2301      	moveq	r3, #1
 800263e:	2300      	movne	r3, #0
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d012      	beq.n	800266c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a5a      	ldr	r2, [pc, #360]	@ (80027b4 <HAL_ADC_Init+0x2b4>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d004      	beq.n	800265a <HAL_ADC_Init+0x15a>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a58      	ldr	r2, [pc, #352]	@ (80027b8 <HAL_ADC_Init+0x2b8>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d101      	bne.n	800265e <HAL_ADC_Init+0x15e>
 800265a:	4a59      	ldr	r2, [pc, #356]	@ (80027c0 <HAL_ADC_Init+0x2c0>)
 800265c:	e000      	b.n	8002660 <HAL_ADC_Init+0x160>
 800265e:	4a59      	ldr	r2, [pc, #356]	@ (80027c4 <HAL_ADC_Init+0x2c4>)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4619      	mov	r1, r3
 8002666:	4610      	mov	r0, r2
 8002668:	f7ff fcca 	bl	8002000 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a52      	ldr	r2, [pc, #328]	@ (80027bc <HAL_ADC_Init+0x2bc>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d129      	bne.n	80026ca <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	7e5b      	ldrb	r3, [r3, #25]
 800267a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002680:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002686:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	2b08      	cmp	r3, #8
 800268e:	d013      	beq.n	80026b8 <HAL_ADC_Init+0x1b8>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	2b0c      	cmp	r3, #12
 8002696:	d00d      	beq.n	80026b4 <HAL_ADC_Init+0x1b4>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	2b1c      	cmp	r3, #28
 800269e:	d007      	beq.n	80026b0 <HAL_ADC_Init+0x1b0>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	2b18      	cmp	r3, #24
 80026a6:	d101      	bne.n	80026ac <HAL_ADC_Init+0x1ac>
 80026a8:	2318      	movs	r3, #24
 80026aa:	e006      	b.n	80026ba <HAL_ADC_Init+0x1ba>
 80026ac:	2300      	movs	r3, #0
 80026ae:	e004      	b.n	80026ba <HAL_ADC_Init+0x1ba>
 80026b0:	2310      	movs	r3, #16
 80026b2:	e002      	b.n	80026ba <HAL_ADC_Init+0x1ba>
 80026b4:	2308      	movs	r3, #8
 80026b6:	e000      	b.n	80026ba <HAL_ADC_Init+0x1ba>
 80026b8:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80026ba:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80026c4:	4313      	orrs	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
 80026c8:	e00e      	b.n	80026e8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	7e5b      	ldrb	r3, [r3, #25]
 80026ce:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80026d4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80026da:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026e2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80026e4:	4313      	orrs	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d106      	bne.n	8002700 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f6:	3b01      	subs	r3, #1
 80026f8:	045b      	lsls	r3, r3, #17
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002704:	2b00      	cmp	r3, #0
 8002706:	d009      	beq.n	800271c <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002714:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4313      	orrs	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a26      	ldr	r2, [pc, #152]	@ (80027bc <HAL_ADC_Init+0x2bc>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d115      	bne.n	8002752 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68da      	ldr	r2, [r3, #12]
 800272c:	4b26      	ldr	r3, [pc, #152]	@ (80027c8 <HAL_ADC_Init+0x2c8>)
 800272e:	4013      	ands	r3, r2
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	69b9      	ldr	r1, [r7, #24]
 8002736:	430b      	orrs	r3, r1
 8002738:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	430a      	orrs	r2, r1
 800274e:	611a      	str	r2, [r3, #16]
 8002750:	e009      	b.n	8002766 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	4b1c      	ldr	r3, [pc, #112]	@ (80027cc <HAL_ADC_Init+0x2cc>)
 800275a:	4013      	ands	r3, r2
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6812      	ldr	r2, [r2, #0]
 8002760:	69b9      	ldr	r1, [r7, #24]
 8002762:	430b      	orrs	r3, r1
 8002764:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4618      	mov	r0, r3
 800276c:	f7ff fea1 	bl	80024b2 <LL_ADC_REG_IsConversionOngoing>
 8002770:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff feae 	bl	80024d8 <LL_ADC_INJ_IsConversionOngoing>
 800277c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	2b00      	cmp	r3, #0
 8002782:	f040 808e 	bne.w	80028a2 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2b00      	cmp	r3, #0
 800278a:	f040 808a 	bne.w	80028a2 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a0a      	ldr	r2, [pc, #40]	@ (80027bc <HAL_ADC_Init+0x2bc>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d11b      	bne.n	80027d0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	7e1b      	ldrb	r3, [r3, #24]
 800279c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027a4:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80027a6:	4313      	orrs	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
 80027aa:	e018      	b.n	80027de <HAL_ADC_Init+0x2de>
 80027ac:	24000000 	.word	0x24000000
 80027b0:	053e2d63 	.word	0x053e2d63
 80027b4:	40022000 	.word	0x40022000
 80027b8:	40022100 	.word	0x40022100
 80027bc:	58026000 	.word	0x58026000
 80027c0:	40022300 	.word	0x40022300
 80027c4:	58026300 	.word	0x58026300
 80027c8:	fff04007 	.word	0xfff04007
 80027cc:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	7e1b      	ldrb	r3, [r3, #24]
 80027d4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80027da:	4313      	orrs	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68da      	ldr	r2, [r3, #12]
 80027e4:	4b46      	ldr	r3, [pc, #280]	@ (8002900 <HAL_ADC_Init+0x400>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	69b9      	ldr	r1, [r7, #24]
 80027ee:	430b      	orrs	r3, r1
 80027f0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d137      	bne.n	800286c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002800:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a3f      	ldr	r2, [pc, #252]	@ (8002904 <HAL_ADC_Init+0x404>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d116      	bne.n	800283a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	691a      	ldr	r2, [r3, #16]
 8002812:	4b3d      	ldr	r3, [pc, #244]	@ (8002908 <HAL_ADC_Init+0x408>)
 8002814:	4013      	ands	r3, r2
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800281e:	4311      	orrs	r1, r2
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002824:	4311      	orrs	r1, r2
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800282a:	430a      	orrs	r2, r1
 800282c:	431a      	orrs	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f042 0201 	orr.w	r2, r2, #1
 8002836:	611a      	str	r2, [r3, #16]
 8002838:	e020      	b.n	800287c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	691a      	ldr	r2, [r3, #16]
 8002840:	4b32      	ldr	r3, [pc, #200]	@ (800290c <HAL_ADC_Init+0x40c>)
 8002842:	4013      	ands	r3, r2
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002848:	3a01      	subs	r2, #1
 800284a:	0411      	lsls	r1, r2, #16
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002850:	4311      	orrs	r1, r2
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002856:	4311      	orrs	r1, r2
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800285c:	430a      	orrs	r2, r1
 800285e:	431a      	orrs	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f042 0201 	orr.w	r2, r2, #1
 8002868:	611a      	str	r2, [r3, #16]
 800286a:	e007      	b.n	800287c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	691a      	ldr	r2, [r3, #16]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0201 	bic.w	r2, r2, #1
 800287a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a1b      	ldr	r2, [pc, #108]	@ (8002904 <HAL_ADC_Init+0x404>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d002      	beq.n	80028a2 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 fd0b 	bl	80032b8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d10c      	bne.n	80028c4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b0:	f023 010f 	bic.w	r1, r3, #15
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	1e5a      	subs	r2, r3, #1
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80028c2:	e007      	b.n	80028d4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 020f 	bic.w	r2, r2, #15
 80028d2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028d8:	f023 0303 	bic.w	r3, r3, #3
 80028dc:	f043 0201 	orr.w	r2, r3, #1
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	661a      	str	r2, [r3, #96]	@ 0x60
 80028e4:	e007      	b.n	80028f6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ea:	f043 0210 	orr.w	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3724      	adds	r7, #36	@ 0x24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd90      	pop	{r4, r7, pc}
 8002900:	ffffbffc 	.word	0xffffbffc
 8002904:	58026000 	.word	0x58026000
 8002908:	fc00f81f 	.word	0xfc00f81f
 800290c:	fc00f81e 	.word	0xfc00f81e

08002910 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002910:	b590      	push	{r4, r7, lr}
 8002912:	b0a5      	sub	sp, #148	@ 0x94
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800291a:	2300      	movs	r3, #0
 800291c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002920:	2300      	movs	r3, #0
 8002922:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800292a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	4aa4      	ldr	r2, [pc, #656]	@ (8002bc4 <HAL_ADC_ConfigChannel+0x2b4>)
 8002932:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800293a:	2b01      	cmp	r3, #1
 800293c:	d102      	bne.n	8002944 <HAL_ADC_ConfigChannel+0x34>
 800293e:	2302      	movs	r3, #2
 8002940:	f000 bca2 	b.w	8003288 <HAL_ADC_ConfigChannel+0x978>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fdae 	bl	80024b2 <LL_ADC_REG_IsConversionOngoing>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	f040 8486 	bne.w	800326a <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	db31      	blt.n	80029ca <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a97      	ldr	r2, [pc, #604]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x2b8>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d02c      	beq.n	80029ca <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002978:	2b00      	cmp	r3, #0
 800297a:	d108      	bne.n	800298e <HAL_ADC_ConfigChannel+0x7e>
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	0e9b      	lsrs	r3, r3, #26
 8002982:	f003 031f 	and.w	r3, r3, #31
 8002986:	2201      	movs	r2, #1
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	e016      	b.n	80029bc <HAL_ADC_ConfigChannel+0xac>
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002994:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002996:	fa93 f3a3 	rbit	r3, r3
 800299a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800299c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800299e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80029a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80029a6:	2320      	movs	r3, #32
 80029a8:	e003      	b.n	80029b2 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80029aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029ac:	fab3 f383 	clz	r3, r3
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	f003 031f 	and.w	r3, r3, #31
 80029b6:	2201      	movs	r2, #1
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	69d1      	ldr	r1, [r2, #28]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	430b      	orrs	r3, r1
 80029c8:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6818      	ldr	r0, [r3, #0]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	6859      	ldr	r1, [r3, #4]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	f7ff fc72 	bl	80022c0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff fd66 	bl	80024b2 <LL_ADC_REG_IsConversionOngoing>
 80029e6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff fd72 	bl	80024d8 <LL_ADC_INJ_IsConversionOngoing>
 80029f4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	f040 824a 	bne.w	8002e96 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a02:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f040 8245 	bne.w	8002e96 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6818      	ldr	r0, [r3, #0]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	6819      	ldr	r1, [r3, #0]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	f7ff fc7d 	bl	8002318 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a69      	ldr	r2, [pc, #420]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x2b8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d10d      	bne.n	8002a44 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	695a      	ldr	r2, [r3, #20]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	08db      	lsrs	r3, r3, #3
 8002a34:	f003 0303 	and.w	r3, r3, #3
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a42:	e032      	b.n	8002aaa <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a44:	4b61      	ldr	r3, [pc, #388]	@ (8002bcc <HAL_ADC_ConfigChannel+0x2bc>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002a4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a50:	d10b      	bne.n	8002a6a <HAL_ADC_ConfigChannel+0x15a>
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	695a      	ldr	r2, [r3, #20]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	089b      	lsrs	r3, r3, #2
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	e01d      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x196>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	f003 0310 	and.w	r3, r3, #16
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d10b      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x180>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	695a      	ldr	r2, [r3, #20]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	089b      	lsrs	r3, r3, #2
 8002a84:	f003 0307 	and.w	r3, r3, #7
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	e00a      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x196>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	695a      	ldr	r2, [r3, #20]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	089b      	lsrs	r3, r3, #2
 8002a9c:	f003 0304 	and.w	r3, r3, #4
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d048      	beq.n	8002b44 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	6919      	ldr	r1, [r3, #16]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ac2:	f7ff fb0b 	bl	80020dc <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a3f      	ldr	r2, [pc, #252]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x2b8>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d119      	bne.n	8002b04 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6818      	ldr	r0, [r3, #0]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	6919      	ldr	r1, [r3, #16]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	69db      	ldr	r3, [r3, #28]
 8002adc:	461a      	mov	r2, r3
 8002ade:	f7ff fba3 	bl	8002228 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6818      	ldr	r0, [r3, #0]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	6919      	ldr	r1, [r3, #16]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d102      	bne.n	8002afa <HAL_ADC_ConfigChannel+0x1ea>
 8002af4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002af8:	e000      	b.n	8002afc <HAL_ADC_ConfigChannel+0x1ec>
 8002afa:	2300      	movs	r3, #0
 8002afc:	461a      	mov	r2, r3
 8002afe:	f7ff fb71 	bl	80021e4 <LL_ADC_SetOffsetSaturation>
 8002b02:	e1c8      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6818      	ldr	r0, [r3, #0]
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	6919      	ldr	r1, [r3, #16]
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d102      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x20c>
 8002b16:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002b1a:	e000      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x20e>
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	461a      	mov	r2, r3
 8002b20:	f7ff fb3e 	bl	80021a0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6818      	ldr	r0, [r3, #0]
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	6919      	ldr	r1, [r3, #16]
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	7e1b      	ldrb	r3, [r3, #24]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d102      	bne.n	8002b3a <HAL_ADC_ConfigChannel+0x22a>
 8002b34:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b38:	e000      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x22c>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	f7ff fb15 	bl	800216c <LL_ADC_SetDataRightShift>
 8002b42:	e1a8      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x2b8>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	f040 815b 	bne.w	8002e06 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2100      	movs	r1, #0
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff faf2 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10a      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x26c>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fae7 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002b72:	4603      	mov	r3, r0
 8002b74:	0e9b      	lsrs	r3, r3, #26
 8002b76:	f003 021f 	and.w	r2, r3, #31
 8002b7a:	e017      	b.n	8002bac <HAL_ADC_ConfigChannel+0x29c>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2100      	movs	r1, #0
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fadc 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b8e:	fa93 f3a3 	rbit	r3, r3
 8002b92:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002b94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b96:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002b98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002b9e:	2320      	movs	r3, #32
 8002ba0:	e003      	b.n	8002baa <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8002ba2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ba4:	fab3 f383 	clz	r3, r3
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10b      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x2c0>
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	0e9b      	lsrs	r3, r3, #26
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	e017      	b.n	8002bf4 <HAL_ADC_ConfigChannel+0x2e4>
 8002bc4:	47ff0000 	.word	0x47ff0000
 8002bc8:	58026000 	.word	0x58026000
 8002bcc:	5c001000 	.word	0x5c001000
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bd8:	fa93 f3a3 	rbit	r3, r3
 8002bdc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002bde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002be0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002be2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002be8:	2320      	movs	r3, #32
 8002bea:	e003      	b.n	8002bf4 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002bec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bee:	fab3 f383 	clz	r3, r3
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d106      	bne.n	8002c06 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff fb33 	bl	800226c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fa97 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002c12:	4603      	mov	r3, r0
 8002c14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10a      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x322>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2101      	movs	r1, #1
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fa8c 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	0e9b      	lsrs	r3, r3, #26
 8002c2c:	f003 021f 	and.w	r2, r3, #31
 8002c30:	e017      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x352>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2101      	movs	r1, #1
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff fa81 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c44:	fa93 f3a3 	rbit	r3, r3
 8002c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c4c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002c4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002c54:	2320      	movs	r3, #32
 8002c56:	e003      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002c58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c5a:	fab3 f383 	clz	r3, r3
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	461a      	mov	r2, r3
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d105      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x36a>
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	0e9b      	lsrs	r3, r3, #26
 8002c74:	f003 031f 	and.w	r3, r3, #31
 8002c78:	e011      	b.n	8002c9e <HAL_ADC_ConfigChannel+0x38e>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c82:	fa93 f3a3 	rbit	r3, r3
 8002c86:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002c88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002c8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002c92:	2320      	movs	r3, #32
 8002c94:	e003      	b.n	8002c9e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002c96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c98:	fab3 f383 	clz	r3, r3
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d106      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2101      	movs	r1, #1
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fade 	bl	800226c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2102      	movs	r1, #2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff fa42 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10a      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x3cc>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2102      	movs	r1, #2
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff fa37 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	0e9b      	lsrs	r3, r3, #26
 8002cd6:	f003 021f 	and.w	r2, r3, #31
 8002cda:	e017      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x3fc>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2102      	movs	r1, #2
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff fa2c 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cee:	fa93 f3a3 	rbit	r3, r3
 8002cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002cfe:	2320      	movs	r3, #32
 8002d00:	e003      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d04:	fab3 f383 	clz	r3, r3
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d105      	bne.n	8002d24 <HAL_ADC_ConfigChannel+0x414>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	0e9b      	lsrs	r3, r3, #26
 8002d1e:	f003 031f 	and.w	r3, r3, #31
 8002d22:	e011      	b.n	8002d48 <HAL_ADC_ConfigChannel+0x438>
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d2c:	fa93 f3a3 	rbit	r3, r3
 8002d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d34:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002d3c:	2320      	movs	r3, #32
 8002d3e:	e003      	b.n	8002d48 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d42:	fab3 f383 	clz	r3, r3
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d106      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2200      	movs	r2, #0
 8002d52:	2102      	movs	r1, #2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff fa89 	bl	800226c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2103      	movs	r1, #3
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff f9ed 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10a      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x476>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2103      	movs	r1, #3
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff f9e2 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	0e9b      	lsrs	r3, r3, #26
 8002d80:	f003 021f 	and.w	r2, r3, #31
 8002d84:	e017      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x4a6>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2103      	movs	r1, #3
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff f9d7 	bl	8002140 <LL_ADC_GetOffsetChannel>
 8002d92:	4603      	mov	r3, r0
 8002d94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	6a3b      	ldr	r3, [r7, #32]
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	61fb      	str	r3, [r7, #28]
  return result;
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002da8:	2320      	movs	r3, #32
 8002daa:	e003      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dae:	fab3 f383 	clz	r3, r3
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	461a      	mov	r2, r3
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d105      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x4be>
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	0e9b      	lsrs	r3, r3, #26
 8002dc8:	f003 031f 	and.w	r3, r3, #31
 8002dcc:	e011      	b.n	8002df2 <HAL_ADC_ConfigChannel+0x4e2>
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	fa93 f3a3 	rbit	r3, r3
 8002dda:	613b      	str	r3, [r7, #16]
  return result;
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8002de6:	2320      	movs	r3, #32
 8002de8:	e003      	b.n	8002df2 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	fab3 f383 	clz	r3, r3
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d14f      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2103      	movs	r1, #3
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff fa34 	bl	800226c <LL_ADC_SetOffsetState>
 8002e04:	e047      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	069b      	lsls	r3, r3, #26
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d107      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e28:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e30:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	069b      	lsls	r3, r3, #26
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d107      	bne.n	8002e4e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e4c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	069b      	lsls	r3, r3, #26
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d107      	bne.n	8002e72 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e70:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e78:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	069b      	lsls	r3, r3, #26
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d107      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e94:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7ff faf6 	bl	800248c <LL_ADC_IsEnabled>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f040 81ea 	bne.w	800327c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6818      	ldr	r0, [r3, #0]
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	6819      	ldr	r1, [r3, #0]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	f7ff fa5b 	bl	8002370 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	4a7a      	ldr	r2, [pc, #488]	@ (80030a8 <HAL_ADC_ConfigChannel+0x798>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	f040 80e0 	bne.w	8003086 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4977      	ldr	r1, [pc, #476]	@ (80030ac <HAL_ADC_ConfigChannel+0x79c>)
 8002ed0:	428b      	cmp	r3, r1
 8002ed2:	d147      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x654>
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4975      	ldr	r1, [pc, #468]	@ (80030b0 <HAL_ADC_ConfigChannel+0x7a0>)
 8002eda:	428b      	cmp	r3, r1
 8002edc:	d040      	beq.n	8002f60 <HAL_ADC_ConfigChannel+0x650>
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4974      	ldr	r1, [pc, #464]	@ (80030b4 <HAL_ADC_ConfigChannel+0x7a4>)
 8002ee4:	428b      	cmp	r3, r1
 8002ee6:	d039      	beq.n	8002f5c <HAL_ADC_ConfigChannel+0x64c>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4972      	ldr	r1, [pc, #456]	@ (80030b8 <HAL_ADC_ConfigChannel+0x7a8>)
 8002eee:	428b      	cmp	r3, r1
 8002ef0:	d032      	beq.n	8002f58 <HAL_ADC_ConfigChannel+0x648>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4971      	ldr	r1, [pc, #452]	@ (80030bc <HAL_ADC_ConfigChannel+0x7ac>)
 8002ef8:	428b      	cmp	r3, r1
 8002efa:	d02b      	beq.n	8002f54 <HAL_ADC_ConfigChannel+0x644>
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	496f      	ldr	r1, [pc, #444]	@ (80030c0 <HAL_ADC_ConfigChannel+0x7b0>)
 8002f02:	428b      	cmp	r3, r1
 8002f04:	d024      	beq.n	8002f50 <HAL_ADC_ConfigChannel+0x640>
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	496e      	ldr	r1, [pc, #440]	@ (80030c4 <HAL_ADC_ConfigChannel+0x7b4>)
 8002f0c:	428b      	cmp	r3, r1
 8002f0e:	d01d      	beq.n	8002f4c <HAL_ADC_ConfigChannel+0x63c>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	496c      	ldr	r1, [pc, #432]	@ (80030c8 <HAL_ADC_ConfigChannel+0x7b8>)
 8002f16:	428b      	cmp	r3, r1
 8002f18:	d016      	beq.n	8002f48 <HAL_ADC_ConfigChannel+0x638>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	496b      	ldr	r1, [pc, #428]	@ (80030cc <HAL_ADC_ConfigChannel+0x7bc>)
 8002f20:	428b      	cmp	r3, r1
 8002f22:	d00f      	beq.n	8002f44 <HAL_ADC_ConfigChannel+0x634>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4969      	ldr	r1, [pc, #420]	@ (80030d0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002f2a:	428b      	cmp	r3, r1
 8002f2c:	d008      	beq.n	8002f40 <HAL_ADC_ConfigChannel+0x630>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4968      	ldr	r1, [pc, #416]	@ (80030d4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f34:	428b      	cmp	r3, r1
 8002f36:	d101      	bne.n	8002f3c <HAL_ADC_ConfigChannel+0x62c>
 8002f38:	4b67      	ldr	r3, [pc, #412]	@ (80030d8 <HAL_ADC_ConfigChannel+0x7c8>)
 8002f3a:	e0a0      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	e09e      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f40:	4b66      	ldr	r3, [pc, #408]	@ (80030dc <HAL_ADC_ConfigChannel+0x7cc>)
 8002f42:	e09c      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f44:	4b66      	ldr	r3, [pc, #408]	@ (80030e0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002f46:	e09a      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f48:	4b60      	ldr	r3, [pc, #384]	@ (80030cc <HAL_ADC_ConfigChannel+0x7bc>)
 8002f4a:	e098      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f4c:	4b5e      	ldr	r3, [pc, #376]	@ (80030c8 <HAL_ADC_ConfigChannel+0x7b8>)
 8002f4e:	e096      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f50:	4b64      	ldr	r3, [pc, #400]	@ (80030e4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f52:	e094      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f54:	4b64      	ldr	r3, [pc, #400]	@ (80030e8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f56:	e092      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f58:	4b64      	ldr	r3, [pc, #400]	@ (80030ec <HAL_ADC_ConfigChannel+0x7dc>)
 8002f5a:	e090      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f5c:	4b64      	ldr	r3, [pc, #400]	@ (80030f0 <HAL_ADC_ConfigChannel+0x7e0>)
 8002f5e:	e08e      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f60:	2301      	movs	r3, #1
 8002f62:	e08c      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4962      	ldr	r1, [pc, #392]	@ (80030f4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002f6a:	428b      	cmp	r3, r1
 8002f6c:	d140      	bne.n	8002ff0 <HAL_ADC_ConfigChannel+0x6e0>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	494f      	ldr	r1, [pc, #316]	@ (80030b0 <HAL_ADC_ConfigChannel+0x7a0>)
 8002f74:	428b      	cmp	r3, r1
 8002f76:	d039      	beq.n	8002fec <HAL_ADC_ConfigChannel+0x6dc>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	494d      	ldr	r1, [pc, #308]	@ (80030b4 <HAL_ADC_ConfigChannel+0x7a4>)
 8002f7e:	428b      	cmp	r3, r1
 8002f80:	d032      	beq.n	8002fe8 <HAL_ADC_ConfigChannel+0x6d8>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	494c      	ldr	r1, [pc, #304]	@ (80030b8 <HAL_ADC_ConfigChannel+0x7a8>)
 8002f88:	428b      	cmp	r3, r1
 8002f8a:	d02b      	beq.n	8002fe4 <HAL_ADC_ConfigChannel+0x6d4>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	494a      	ldr	r1, [pc, #296]	@ (80030bc <HAL_ADC_ConfigChannel+0x7ac>)
 8002f92:	428b      	cmp	r3, r1
 8002f94:	d024      	beq.n	8002fe0 <HAL_ADC_ConfigChannel+0x6d0>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4949      	ldr	r1, [pc, #292]	@ (80030c0 <HAL_ADC_ConfigChannel+0x7b0>)
 8002f9c:	428b      	cmp	r3, r1
 8002f9e:	d01d      	beq.n	8002fdc <HAL_ADC_ConfigChannel+0x6cc>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4947      	ldr	r1, [pc, #284]	@ (80030c4 <HAL_ADC_ConfigChannel+0x7b4>)
 8002fa6:	428b      	cmp	r3, r1
 8002fa8:	d016      	beq.n	8002fd8 <HAL_ADC_ConfigChannel+0x6c8>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4946      	ldr	r1, [pc, #280]	@ (80030c8 <HAL_ADC_ConfigChannel+0x7b8>)
 8002fb0:	428b      	cmp	r3, r1
 8002fb2:	d00f      	beq.n	8002fd4 <HAL_ADC_ConfigChannel+0x6c4>
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4944      	ldr	r1, [pc, #272]	@ (80030cc <HAL_ADC_ConfigChannel+0x7bc>)
 8002fba:	428b      	cmp	r3, r1
 8002fbc:	d008      	beq.n	8002fd0 <HAL_ADC_ConfigChannel+0x6c0>
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4944      	ldr	r1, [pc, #272]	@ (80030d4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002fc4:	428b      	cmp	r3, r1
 8002fc6:	d101      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x6bc>
 8002fc8:	4b43      	ldr	r3, [pc, #268]	@ (80030d8 <HAL_ADC_ConfigChannel+0x7c8>)
 8002fca:	e058      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fcc:	2300      	movs	r3, #0
 8002fce:	e056      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fd0:	4b43      	ldr	r3, [pc, #268]	@ (80030e0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002fd2:	e054      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fd4:	4b3d      	ldr	r3, [pc, #244]	@ (80030cc <HAL_ADC_ConfigChannel+0x7bc>)
 8002fd6:	e052      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fd8:	4b3b      	ldr	r3, [pc, #236]	@ (80030c8 <HAL_ADC_ConfigChannel+0x7b8>)
 8002fda:	e050      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fdc:	4b41      	ldr	r3, [pc, #260]	@ (80030e4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002fde:	e04e      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fe0:	4b41      	ldr	r3, [pc, #260]	@ (80030e8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002fe2:	e04c      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fe4:	4b41      	ldr	r3, [pc, #260]	@ (80030ec <HAL_ADC_ConfigChannel+0x7dc>)
 8002fe6:	e04a      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fe8:	4b41      	ldr	r3, [pc, #260]	@ (80030f0 <HAL_ADC_ConfigChannel+0x7e0>)
 8002fea:	e048      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002fec:	2301      	movs	r3, #1
 8002fee:	e046      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4940      	ldr	r1, [pc, #256]	@ (80030f8 <HAL_ADC_ConfigChannel+0x7e8>)
 8002ff6:	428b      	cmp	r3, r1
 8002ff8:	d140      	bne.n	800307c <HAL_ADC_ConfigChannel+0x76c>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	492c      	ldr	r1, [pc, #176]	@ (80030b0 <HAL_ADC_ConfigChannel+0x7a0>)
 8003000:	428b      	cmp	r3, r1
 8003002:	d039      	beq.n	8003078 <HAL_ADC_ConfigChannel+0x768>
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	492a      	ldr	r1, [pc, #168]	@ (80030b4 <HAL_ADC_ConfigChannel+0x7a4>)
 800300a:	428b      	cmp	r3, r1
 800300c:	d032      	beq.n	8003074 <HAL_ADC_ConfigChannel+0x764>
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4929      	ldr	r1, [pc, #164]	@ (80030b8 <HAL_ADC_ConfigChannel+0x7a8>)
 8003014:	428b      	cmp	r3, r1
 8003016:	d02b      	beq.n	8003070 <HAL_ADC_ConfigChannel+0x760>
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4927      	ldr	r1, [pc, #156]	@ (80030bc <HAL_ADC_ConfigChannel+0x7ac>)
 800301e:	428b      	cmp	r3, r1
 8003020:	d024      	beq.n	800306c <HAL_ADC_ConfigChannel+0x75c>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4926      	ldr	r1, [pc, #152]	@ (80030c0 <HAL_ADC_ConfigChannel+0x7b0>)
 8003028:	428b      	cmp	r3, r1
 800302a:	d01d      	beq.n	8003068 <HAL_ADC_ConfigChannel+0x758>
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4924      	ldr	r1, [pc, #144]	@ (80030c4 <HAL_ADC_ConfigChannel+0x7b4>)
 8003032:	428b      	cmp	r3, r1
 8003034:	d016      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x754>
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4923      	ldr	r1, [pc, #140]	@ (80030c8 <HAL_ADC_ConfigChannel+0x7b8>)
 800303c:	428b      	cmp	r3, r1
 800303e:	d00f      	beq.n	8003060 <HAL_ADC_ConfigChannel+0x750>
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4926      	ldr	r1, [pc, #152]	@ (80030e0 <HAL_ADC_ConfigChannel+0x7d0>)
 8003046:	428b      	cmp	r3, r1
 8003048:	d008      	beq.n	800305c <HAL_ADC_ConfigChannel+0x74c>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	492b      	ldr	r1, [pc, #172]	@ (80030fc <HAL_ADC_ConfigChannel+0x7ec>)
 8003050:	428b      	cmp	r3, r1
 8003052:	d101      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x748>
 8003054:	4b2a      	ldr	r3, [pc, #168]	@ (8003100 <HAL_ADC_ConfigChannel+0x7f0>)
 8003056:	e012      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8003058:	2300      	movs	r3, #0
 800305a:	e010      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 800305c:	4b27      	ldr	r3, [pc, #156]	@ (80030fc <HAL_ADC_ConfigChannel+0x7ec>)
 800305e:	e00e      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8003060:	4b1a      	ldr	r3, [pc, #104]	@ (80030cc <HAL_ADC_ConfigChannel+0x7bc>)
 8003062:	e00c      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8003064:	4b18      	ldr	r3, [pc, #96]	@ (80030c8 <HAL_ADC_ConfigChannel+0x7b8>)
 8003066:	e00a      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8003068:	4b1e      	ldr	r3, [pc, #120]	@ (80030e4 <HAL_ADC_ConfigChannel+0x7d4>)
 800306a:	e008      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 800306c:	4b1e      	ldr	r3, [pc, #120]	@ (80030e8 <HAL_ADC_ConfigChannel+0x7d8>)
 800306e:	e006      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8003070:	4b1e      	ldr	r3, [pc, #120]	@ (80030ec <HAL_ADC_ConfigChannel+0x7dc>)
 8003072:	e004      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8003074:	4b1e      	ldr	r3, [pc, #120]	@ (80030f0 <HAL_ADC_ConfigChannel+0x7e0>)
 8003076:	e002      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 8003078:	2301      	movs	r3, #1
 800307a:	e000      	b.n	800307e <HAL_ADC_ConfigChannel+0x76e>
 800307c:	2300      	movs	r3, #0
 800307e:	4619      	mov	r1, r3
 8003080:	4610      	mov	r0, r2
 8003082:	f7fe fff1 	bl	8002068 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	f280 80f6 	bge.w	800327c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a05      	ldr	r2, [pc, #20]	@ (80030ac <HAL_ADC_ConfigChannel+0x79c>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d004      	beq.n	80030a4 <HAL_ADC_ConfigChannel+0x794>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a15      	ldr	r2, [pc, #84]	@ (80030f4 <HAL_ADC_ConfigChannel+0x7e4>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d131      	bne.n	8003108 <HAL_ADC_ConfigChannel+0x7f8>
 80030a4:	4b17      	ldr	r3, [pc, #92]	@ (8003104 <HAL_ADC_ConfigChannel+0x7f4>)
 80030a6:	e030      	b.n	800310a <HAL_ADC_ConfigChannel+0x7fa>
 80030a8:	47ff0000 	.word	0x47ff0000
 80030ac:	40022000 	.word	0x40022000
 80030b0:	04300002 	.word	0x04300002
 80030b4:	08600004 	.word	0x08600004
 80030b8:	0c900008 	.word	0x0c900008
 80030bc:	10c00010 	.word	0x10c00010
 80030c0:	14f00020 	.word	0x14f00020
 80030c4:	2a000400 	.word	0x2a000400
 80030c8:	2e300800 	.word	0x2e300800
 80030cc:	32601000 	.word	0x32601000
 80030d0:	43210000 	.word	0x43210000
 80030d4:	4b840000 	.word	0x4b840000
 80030d8:	4fb80000 	.word	0x4fb80000
 80030dc:	47520000 	.word	0x47520000
 80030e0:	36902000 	.word	0x36902000
 80030e4:	25b00200 	.word	0x25b00200
 80030e8:	21800100 	.word	0x21800100
 80030ec:	1d500080 	.word	0x1d500080
 80030f0:	19200040 	.word	0x19200040
 80030f4:	40022100 	.word	0x40022100
 80030f8:	58026000 	.word	0x58026000
 80030fc:	3ac04000 	.word	0x3ac04000
 8003100:	3ef08000 	.word	0x3ef08000
 8003104:	40022300 	.word	0x40022300
 8003108:	4b61      	ldr	r3, [pc, #388]	@ (8003290 <HAL_ADC_ConfigChannel+0x980>)
 800310a:	4618      	mov	r0, r3
 800310c:	f7fe ff9e 	bl	800204c <LL_ADC_GetCommonPathInternalCh>
 8003110:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a5f      	ldr	r2, [pc, #380]	@ (8003294 <HAL_ADC_ConfigChannel+0x984>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d004      	beq.n	8003126 <HAL_ADC_ConfigChannel+0x816>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a5d      	ldr	r2, [pc, #372]	@ (8003298 <HAL_ADC_ConfigChannel+0x988>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d10e      	bne.n	8003144 <HAL_ADC_ConfigChannel+0x834>
 8003126:	485b      	ldr	r0, [pc, #364]	@ (8003294 <HAL_ADC_ConfigChannel+0x984>)
 8003128:	f7ff f9b0 	bl	800248c <LL_ADC_IsEnabled>
 800312c:	4604      	mov	r4, r0
 800312e:	485a      	ldr	r0, [pc, #360]	@ (8003298 <HAL_ADC_ConfigChannel+0x988>)
 8003130:	f7ff f9ac 	bl	800248c <LL_ADC_IsEnabled>
 8003134:	4603      	mov	r3, r0
 8003136:	4323      	orrs	r3, r4
 8003138:	2b00      	cmp	r3, #0
 800313a:	bf0c      	ite	eq
 800313c:	2301      	moveq	r3, #1
 800313e:	2300      	movne	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	e008      	b.n	8003156 <HAL_ADC_ConfigChannel+0x846>
 8003144:	4855      	ldr	r0, [pc, #340]	@ (800329c <HAL_ADC_ConfigChannel+0x98c>)
 8003146:	f7ff f9a1 	bl	800248c <LL_ADC_IsEnabled>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	bf0c      	ite	eq
 8003150:	2301      	moveq	r3, #1
 8003152:	2300      	movne	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d07d      	beq.n	8003256 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a50      	ldr	r2, [pc, #320]	@ (80032a0 <HAL_ADC_ConfigChannel+0x990>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d130      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x8b6>
 8003164:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003166:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d12b      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a4a      	ldr	r2, [pc, #296]	@ (800329c <HAL_ADC_ConfigChannel+0x98c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	f040 8081 	bne.w	800327c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a45      	ldr	r2, [pc, #276]	@ (8003294 <HAL_ADC_ConfigChannel+0x984>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d004      	beq.n	800318e <HAL_ADC_ConfigChannel+0x87e>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a43      	ldr	r2, [pc, #268]	@ (8003298 <HAL_ADC_ConfigChannel+0x988>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d101      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x882>
 800318e:	4a45      	ldr	r2, [pc, #276]	@ (80032a4 <HAL_ADC_ConfigChannel+0x994>)
 8003190:	e000      	b.n	8003194 <HAL_ADC_ConfigChannel+0x884>
 8003192:	4a3f      	ldr	r2, [pc, #252]	@ (8003290 <HAL_ADC_ConfigChannel+0x980>)
 8003194:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003196:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800319a:	4619      	mov	r1, r3
 800319c:	4610      	mov	r0, r2
 800319e:	f7fe ff42 	bl	8002026 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031a2:	4b41      	ldr	r3, [pc, #260]	@ (80032a8 <HAL_ADC_ConfigChannel+0x998>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	099b      	lsrs	r3, r3, #6
 80031a8:	4a40      	ldr	r2, [pc, #256]	@ (80032ac <HAL_ADC_ConfigChannel+0x99c>)
 80031aa:	fba2 2303 	umull	r2, r3, r2, r3
 80031ae:	099b      	lsrs	r3, r3, #6
 80031b0:	3301      	adds	r3, #1
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80031b6:	e002      	b.n	80031be <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1f9      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031c4:	e05a      	b.n	800327c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a39      	ldr	r2, [pc, #228]	@ (80032b0 <HAL_ADC_ConfigChannel+0x9a0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d11e      	bne.n	800320e <HAL_ADC_ConfigChannel+0x8fe>
 80031d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d119      	bne.n	800320e <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a2f      	ldr	r2, [pc, #188]	@ (800329c <HAL_ADC_ConfigChannel+0x98c>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d14b      	bne.n	800327c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a2a      	ldr	r2, [pc, #168]	@ (8003294 <HAL_ADC_ConfigChannel+0x984>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d004      	beq.n	80031f8 <HAL_ADC_ConfigChannel+0x8e8>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a29      	ldr	r2, [pc, #164]	@ (8003298 <HAL_ADC_ConfigChannel+0x988>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d101      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x8ec>
 80031f8:	4a2a      	ldr	r2, [pc, #168]	@ (80032a4 <HAL_ADC_ConfigChannel+0x994>)
 80031fa:	e000      	b.n	80031fe <HAL_ADC_ConfigChannel+0x8ee>
 80031fc:	4a24      	ldr	r2, [pc, #144]	@ (8003290 <HAL_ADC_ConfigChannel+0x980>)
 80031fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003200:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003204:	4619      	mov	r1, r3
 8003206:	4610      	mov	r0, r2
 8003208:	f7fe ff0d 	bl	8002026 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800320c:	e036      	b.n	800327c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a28      	ldr	r2, [pc, #160]	@ (80032b4 <HAL_ADC_ConfigChannel+0x9a4>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d131      	bne.n	800327c <HAL_ADC_ConfigChannel+0x96c>
 8003218:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800321a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d12c      	bne.n	800327c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a1d      	ldr	r2, [pc, #116]	@ (800329c <HAL_ADC_ConfigChannel+0x98c>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d127      	bne.n	800327c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a18      	ldr	r2, [pc, #96]	@ (8003294 <HAL_ADC_ConfigChannel+0x984>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d004      	beq.n	8003240 <HAL_ADC_ConfigChannel+0x930>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a17      	ldr	r2, [pc, #92]	@ (8003298 <HAL_ADC_ConfigChannel+0x988>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d101      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x934>
 8003240:	4a18      	ldr	r2, [pc, #96]	@ (80032a4 <HAL_ADC_ConfigChannel+0x994>)
 8003242:	e000      	b.n	8003246 <HAL_ADC_ConfigChannel+0x936>
 8003244:	4a12      	ldr	r2, [pc, #72]	@ (8003290 <HAL_ADC_ConfigChannel+0x980>)
 8003246:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003248:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800324c:	4619      	mov	r1, r3
 800324e:	4610      	mov	r0, r2
 8003250:	f7fe fee9 	bl	8002026 <LL_ADC_SetCommonPathInternalCh>
 8003254:	e012      	b.n	800327c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800325a:	f043 0220 	orr.w	r2, r3, #32
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003268:	e008      	b.n	800327c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800326e:	f043 0220 	orr.w	r2, r3, #32
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003284:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003288:	4618      	mov	r0, r3
 800328a:	3794      	adds	r7, #148	@ 0x94
 800328c:	46bd      	mov	sp, r7
 800328e:	bd90      	pop	{r4, r7, pc}
 8003290:	58026300 	.word	0x58026300
 8003294:	40022000 	.word	0x40022000
 8003298:	40022100 	.word	0x40022100
 800329c:	58026000 	.word	0x58026000
 80032a0:	c7520000 	.word	0xc7520000
 80032a4:	40022300 	.word	0x40022300
 80032a8:	24000000 	.word	0x24000000
 80032ac:	053e2d63 	.word	0x053e2d63
 80032b0:	c3210000 	.word	0xc3210000
 80032b4:	cb840000 	.word	0xcb840000

080032b8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a6c      	ldr	r2, [pc, #432]	@ (8003478 <ADC_ConfigureBoostMode+0x1c0>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d004      	beq.n	80032d4 <ADC_ConfigureBoostMode+0x1c>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a6b      	ldr	r2, [pc, #428]	@ (800347c <ADC_ConfigureBoostMode+0x1c4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d109      	bne.n	80032e8 <ADC_ConfigureBoostMode+0x30>
 80032d4:	4b6a      	ldr	r3, [pc, #424]	@ (8003480 <ADC_ConfigureBoostMode+0x1c8>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	bf14      	ite	ne
 80032e0:	2301      	movne	r3, #1
 80032e2:	2300      	moveq	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	e008      	b.n	80032fa <ADC_ConfigureBoostMode+0x42>
 80032e8:	4b66      	ldr	r3, [pc, #408]	@ (8003484 <ADC_ConfigureBoostMode+0x1cc>)
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	bf14      	ite	ne
 80032f4:	2301      	movne	r3, #1
 80032f6:	2300      	moveq	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d01c      	beq.n	8003338 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80032fe:	f003 f95d 	bl	80065bc <HAL_RCC_GetHCLKFreq>
 8003302:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800330c:	d010      	beq.n	8003330 <ADC_ConfigureBoostMode+0x78>
 800330e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003312:	d873      	bhi.n	80033fc <ADC_ConfigureBoostMode+0x144>
 8003314:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003318:	d002      	beq.n	8003320 <ADC_ConfigureBoostMode+0x68>
 800331a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800331e:	d16d      	bne.n	80033fc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	0c1b      	lsrs	r3, r3, #16
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	fbb2 f3f3 	udiv	r3, r2, r3
 800332c:	60fb      	str	r3, [r7, #12]
        break;
 800332e:	e068      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	089b      	lsrs	r3, r3, #2
 8003334:	60fb      	str	r3, [r7, #12]
        break;
 8003336:	e064      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003338:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800333c:	f04f 0100 	mov.w	r1, #0
 8003340:	f004 fb38 	bl	80079b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8003344:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800334e:	d051      	beq.n	80033f4 <ADC_ConfigureBoostMode+0x13c>
 8003350:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003354:	d854      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 8003356:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800335a:	d047      	beq.n	80033ec <ADC_ConfigureBoostMode+0x134>
 800335c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003360:	d84e      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 8003362:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003366:	d03d      	beq.n	80033e4 <ADC_ConfigureBoostMode+0x12c>
 8003368:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800336c:	d848      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 800336e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003372:	d033      	beq.n	80033dc <ADC_ConfigureBoostMode+0x124>
 8003374:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003378:	d842      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 800337a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800337e:	d029      	beq.n	80033d4 <ADC_ConfigureBoostMode+0x11c>
 8003380:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003384:	d83c      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 8003386:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800338a:	d01a      	beq.n	80033c2 <ADC_ConfigureBoostMode+0x10a>
 800338c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003390:	d836      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 8003392:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003396:	d014      	beq.n	80033c2 <ADC_ConfigureBoostMode+0x10a>
 8003398:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800339c:	d830      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 800339e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033a2:	d00e      	beq.n	80033c2 <ADC_ConfigureBoostMode+0x10a>
 80033a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033a8:	d82a      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 80033aa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80033ae:	d008      	beq.n	80033c2 <ADC_ConfigureBoostMode+0x10a>
 80033b0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80033b4:	d824      	bhi.n	8003400 <ADC_ConfigureBoostMode+0x148>
 80033b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033ba:	d002      	beq.n	80033c2 <ADC_ConfigureBoostMode+0x10a>
 80033bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80033c0:	d11e      	bne.n	8003400 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	0c9b      	lsrs	r3, r3, #18
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d0:	60fb      	str	r3, [r7, #12]
        break;
 80033d2:	e016      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	091b      	lsrs	r3, r3, #4
 80033d8:	60fb      	str	r3, [r7, #12]
        break;
 80033da:	e012      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	095b      	lsrs	r3, r3, #5
 80033e0:	60fb      	str	r3, [r7, #12]
        break;
 80033e2:	e00e      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	099b      	lsrs	r3, r3, #6
 80033e8:	60fb      	str	r3, [r7, #12]
        break;
 80033ea:	e00a      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	09db      	lsrs	r3, r3, #7
 80033f0:	60fb      	str	r3, [r7, #12]
        break;
 80033f2:	e006      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	0a1b      	lsrs	r3, r3, #8
 80033f8:	60fb      	str	r3, [r7, #12]
        break;
 80033fa:	e002      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
        break;
 80033fc:	bf00      	nop
 80033fe:	e000      	b.n	8003402 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003400:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	085b      	lsrs	r3, r3, #1
 8003406:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	4a1f      	ldr	r2, [pc, #124]	@ (8003488 <ADC_ConfigureBoostMode+0x1d0>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d808      	bhi.n	8003422 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800341e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003420:	e025      	b.n	800346e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	4a19      	ldr	r2, [pc, #100]	@ (800348c <ADC_ConfigureBoostMode+0x1d4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d80a      	bhi.n	8003440 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800343c:	609a      	str	r2, [r3, #8]
}
 800343e:	e016      	b.n	800346e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4a13      	ldr	r2, [pc, #76]	@ (8003490 <ADC_ConfigureBoostMode+0x1d8>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d80a      	bhi.n	800345e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800345a:	609a      	str	r2, [r3, #8]
}
 800345c:	e007      	b.n	800346e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	689a      	ldr	r2, [r3, #8]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800346c:	609a      	str	r2, [r3, #8]
}
 800346e:	bf00      	nop
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40022000 	.word	0x40022000
 800347c:	40022100 	.word	0x40022100
 8003480:	40022300 	.word	0x40022300
 8003484:	58026300 	.word	0x58026300
 8003488:	005f5e10 	.word	0x005f5e10
 800348c:	00bebc20 	.word	0x00bebc20
 8003490:	017d7840 	.word	0x017d7840

08003494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034a4:	4b0b      	ldr	r3, [pc, #44]	@ (80034d4 <__NVIC_SetPriorityGrouping+0x40>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034aa:	68ba      	ldr	r2, [r7, #8]
 80034ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034b0:	4013      	ands	r3, r2
 80034b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80034bc:	4b06      	ldr	r3, [pc, #24]	@ (80034d8 <__NVIC_SetPriorityGrouping+0x44>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034c2:	4a04      	ldr	r2, [pc, #16]	@ (80034d4 <__NVIC_SetPriorityGrouping+0x40>)
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	60d3      	str	r3, [r2, #12]
}
 80034c8:	bf00      	nop
 80034ca:	3714      	adds	r7, #20
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	e000ed00 	.word	0xe000ed00
 80034d8:	05fa0000 	.word	0x05fa0000

080034dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034e0:	4b04      	ldr	r3, [pc, #16]	@ (80034f4 <__NVIC_GetPriorityGrouping+0x18>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	0a1b      	lsrs	r3, r3, #8
 80034e6:	f003 0307 	and.w	r3, r3, #7
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	e000ed00 	.word	0xe000ed00

080034f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003502:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003506:	2b00      	cmp	r3, #0
 8003508:	db0b      	blt.n	8003522 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800350a:	88fb      	ldrh	r3, [r7, #6]
 800350c:	f003 021f 	and.w	r2, r3, #31
 8003510:	4907      	ldr	r1, [pc, #28]	@ (8003530 <__NVIC_EnableIRQ+0x38>)
 8003512:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003516:	095b      	lsrs	r3, r3, #5
 8003518:	2001      	movs	r0, #1
 800351a:	fa00 f202 	lsl.w	r2, r0, r2
 800351e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	e000e100 	.word	0xe000e100

08003534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	6039      	str	r1, [r7, #0]
 800353e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003540:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003544:	2b00      	cmp	r3, #0
 8003546:	db0a      	blt.n	800355e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	b2da      	uxtb	r2, r3
 800354c:	490c      	ldr	r1, [pc, #48]	@ (8003580 <__NVIC_SetPriority+0x4c>)
 800354e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003552:	0112      	lsls	r2, r2, #4
 8003554:	b2d2      	uxtb	r2, r2
 8003556:	440b      	add	r3, r1
 8003558:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800355c:	e00a      	b.n	8003574 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	b2da      	uxtb	r2, r3
 8003562:	4908      	ldr	r1, [pc, #32]	@ (8003584 <__NVIC_SetPriority+0x50>)
 8003564:	88fb      	ldrh	r3, [r7, #6]
 8003566:	f003 030f 	and.w	r3, r3, #15
 800356a:	3b04      	subs	r3, #4
 800356c:	0112      	lsls	r2, r2, #4
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	440b      	add	r3, r1
 8003572:	761a      	strb	r2, [r3, #24]
}
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	e000e100 	.word	0xe000e100
 8003584:	e000ed00 	.word	0xe000ed00

08003588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003588:	b480      	push	{r7}
 800358a:	b089      	sub	sp, #36	@ 0x24
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f003 0307 	and.w	r3, r3, #7
 800359a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	f1c3 0307 	rsb	r3, r3, #7
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	bf28      	it	cs
 80035a6:	2304      	movcs	r3, #4
 80035a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	3304      	adds	r3, #4
 80035ae:	2b06      	cmp	r3, #6
 80035b0:	d902      	bls.n	80035b8 <NVIC_EncodePriority+0x30>
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	3b03      	subs	r3, #3
 80035b6:	e000      	b.n	80035ba <NVIC_EncodePriority+0x32>
 80035b8:	2300      	movs	r3, #0
 80035ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035bc:	f04f 32ff 	mov.w	r2, #4294967295
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	43da      	mvns	r2, r3
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	401a      	ands	r2, r3
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035d0:	f04f 31ff 	mov.w	r1, #4294967295
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	fa01 f303 	lsl.w	r3, r1, r3
 80035da:	43d9      	mvns	r1, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e0:	4313      	orrs	r3, r2
         );
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3724      	adds	r7, #36	@ 0x24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
	...

080035f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003600:	d301      	bcc.n	8003606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003602:	2301      	movs	r3, #1
 8003604:	e00f      	b.n	8003626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003606:	4a0a      	ldr	r2, [pc, #40]	@ (8003630 <SysTick_Config+0x40>)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3b01      	subs	r3, #1
 800360c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800360e:	210f      	movs	r1, #15
 8003610:	f04f 30ff 	mov.w	r0, #4294967295
 8003614:	f7ff ff8e 	bl	8003534 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003618:	4b05      	ldr	r3, [pc, #20]	@ (8003630 <SysTick_Config+0x40>)
 800361a:	2200      	movs	r2, #0
 800361c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800361e:	4b04      	ldr	r3, [pc, #16]	@ (8003630 <SysTick_Config+0x40>)
 8003620:	2207      	movs	r2, #7
 8003622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	e000e010 	.word	0xe000e010

08003634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f7ff ff29 	bl	8003494 <__NVIC_SetPriorityGrouping>
}
 8003642:	bf00      	nop
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b086      	sub	sp, #24
 800364e:	af00      	add	r7, sp, #0
 8003650:	4603      	mov	r3, r0
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003658:	f7ff ff40 	bl	80034dc <__NVIC_GetPriorityGrouping>
 800365c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	68b9      	ldr	r1, [r7, #8]
 8003662:	6978      	ldr	r0, [r7, #20]
 8003664:	f7ff ff90 	bl	8003588 <NVIC_EncodePriority>
 8003668:	4602      	mov	r2, r0
 800366a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800366e:	4611      	mov	r1, r2
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff ff5f 	bl	8003534 <__NVIC_SetPriority>
}
 8003676:	bf00      	nop
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b082      	sub	sp, #8
 8003682:	af00      	add	r7, sp, #0
 8003684:	4603      	mov	r3, r0
 8003686:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003688:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800368c:	4618      	mov	r0, r3
 800368e:	f7ff ff33 	bl	80034f8 <__NVIC_EnableIRQ>
}
 8003692:	bf00      	nop
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b082      	sub	sp, #8
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7ff ffa4 	bl	80035f0 <SysTick_Config>
 80036a8:	4603      	mov	r3, r0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
	...

080036b4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80036bc:	f7fe fc70 	bl	8001fa0 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e2dc      	b.n	8003c86 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d008      	beq.n	80036ea <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2280      	movs	r2, #128	@ 0x80
 80036dc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e2cd      	b.n	8003c86 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a76      	ldr	r2, [pc, #472]	@ (80038c8 <HAL_DMA_Abort+0x214>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d04a      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a74      	ldr	r2, [pc, #464]	@ (80038cc <HAL_DMA_Abort+0x218>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d045      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a73      	ldr	r2, [pc, #460]	@ (80038d0 <HAL_DMA_Abort+0x21c>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d040      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a71      	ldr	r2, [pc, #452]	@ (80038d4 <HAL_DMA_Abort+0x220>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d03b      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a70      	ldr	r2, [pc, #448]	@ (80038d8 <HAL_DMA_Abort+0x224>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d036      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a6e      	ldr	r2, [pc, #440]	@ (80038dc <HAL_DMA_Abort+0x228>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d031      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a6d      	ldr	r2, [pc, #436]	@ (80038e0 <HAL_DMA_Abort+0x22c>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d02c      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a6b      	ldr	r2, [pc, #428]	@ (80038e4 <HAL_DMA_Abort+0x230>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d027      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a6a      	ldr	r2, [pc, #424]	@ (80038e8 <HAL_DMA_Abort+0x234>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d022      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a68      	ldr	r2, [pc, #416]	@ (80038ec <HAL_DMA_Abort+0x238>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d01d      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a67      	ldr	r2, [pc, #412]	@ (80038f0 <HAL_DMA_Abort+0x23c>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d018      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a65      	ldr	r2, [pc, #404]	@ (80038f4 <HAL_DMA_Abort+0x240>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d013      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a64      	ldr	r2, [pc, #400]	@ (80038f8 <HAL_DMA_Abort+0x244>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d00e      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a62      	ldr	r2, [pc, #392]	@ (80038fc <HAL_DMA_Abort+0x248>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d009      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a61      	ldr	r2, [pc, #388]	@ (8003900 <HAL_DMA_Abort+0x24c>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d004      	beq.n	800378a <HAL_DMA_Abort+0xd6>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a5f      	ldr	r2, [pc, #380]	@ (8003904 <HAL_DMA_Abort+0x250>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d101      	bne.n	800378e <HAL_DMA_Abort+0xda>
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <HAL_DMA_Abort+0xdc>
 800378e:	2300      	movs	r3, #0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d013      	beq.n	80037bc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f022 021e 	bic.w	r2, r2, #30
 80037a2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	695a      	ldr	r2, [r3, #20]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037b2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	617b      	str	r3, [r7, #20]
 80037ba:	e00a      	b.n	80037d2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 020e 	bic.w	r2, r2, #14
 80037ca:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a3c      	ldr	r2, [pc, #240]	@ (80038c8 <HAL_DMA_Abort+0x214>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d072      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a3a      	ldr	r2, [pc, #232]	@ (80038cc <HAL_DMA_Abort+0x218>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d06d      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a39      	ldr	r2, [pc, #228]	@ (80038d0 <HAL_DMA_Abort+0x21c>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d068      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a37      	ldr	r2, [pc, #220]	@ (80038d4 <HAL_DMA_Abort+0x220>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d063      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a36      	ldr	r2, [pc, #216]	@ (80038d8 <HAL_DMA_Abort+0x224>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d05e      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a34      	ldr	r2, [pc, #208]	@ (80038dc <HAL_DMA_Abort+0x228>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d059      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a33      	ldr	r2, [pc, #204]	@ (80038e0 <HAL_DMA_Abort+0x22c>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d054      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a31      	ldr	r2, [pc, #196]	@ (80038e4 <HAL_DMA_Abort+0x230>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d04f      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a30      	ldr	r2, [pc, #192]	@ (80038e8 <HAL_DMA_Abort+0x234>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d04a      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a2e      	ldr	r2, [pc, #184]	@ (80038ec <HAL_DMA_Abort+0x238>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d045      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a2d      	ldr	r2, [pc, #180]	@ (80038f0 <HAL_DMA_Abort+0x23c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d040      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a2b      	ldr	r2, [pc, #172]	@ (80038f4 <HAL_DMA_Abort+0x240>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d03b      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a2a      	ldr	r2, [pc, #168]	@ (80038f8 <HAL_DMA_Abort+0x244>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d036      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a28      	ldr	r2, [pc, #160]	@ (80038fc <HAL_DMA_Abort+0x248>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d031      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a27      	ldr	r2, [pc, #156]	@ (8003900 <HAL_DMA_Abort+0x24c>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d02c      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a25      	ldr	r2, [pc, #148]	@ (8003904 <HAL_DMA_Abort+0x250>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d027      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a24      	ldr	r2, [pc, #144]	@ (8003908 <HAL_DMA_Abort+0x254>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d022      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a22      	ldr	r2, [pc, #136]	@ (800390c <HAL_DMA_Abort+0x258>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d01d      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a21      	ldr	r2, [pc, #132]	@ (8003910 <HAL_DMA_Abort+0x25c>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d018      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a1f      	ldr	r2, [pc, #124]	@ (8003914 <HAL_DMA_Abort+0x260>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a1e      	ldr	r2, [pc, #120]	@ (8003918 <HAL_DMA_Abort+0x264>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d00e      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a1c      	ldr	r2, [pc, #112]	@ (800391c <HAL_DMA_Abort+0x268>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d009      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003920 <HAL_DMA_Abort+0x26c>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d004      	beq.n	80038c2 <HAL_DMA_Abort+0x20e>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a19      	ldr	r2, [pc, #100]	@ (8003924 <HAL_DMA_Abort+0x270>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d132      	bne.n	8003928 <HAL_DMA_Abort+0x274>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e031      	b.n	800392a <HAL_DMA_Abort+0x276>
 80038c6:	bf00      	nop
 80038c8:	40020010 	.word	0x40020010
 80038cc:	40020028 	.word	0x40020028
 80038d0:	40020040 	.word	0x40020040
 80038d4:	40020058 	.word	0x40020058
 80038d8:	40020070 	.word	0x40020070
 80038dc:	40020088 	.word	0x40020088
 80038e0:	400200a0 	.word	0x400200a0
 80038e4:	400200b8 	.word	0x400200b8
 80038e8:	40020410 	.word	0x40020410
 80038ec:	40020428 	.word	0x40020428
 80038f0:	40020440 	.word	0x40020440
 80038f4:	40020458 	.word	0x40020458
 80038f8:	40020470 	.word	0x40020470
 80038fc:	40020488 	.word	0x40020488
 8003900:	400204a0 	.word	0x400204a0
 8003904:	400204b8 	.word	0x400204b8
 8003908:	58025408 	.word	0x58025408
 800390c:	5802541c 	.word	0x5802541c
 8003910:	58025430 	.word	0x58025430
 8003914:	58025444 	.word	0x58025444
 8003918:	58025458 	.word	0x58025458
 800391c:	5802546c 	.word	0x5802546c
 8003920:	58025480 	.word	0x58025480
 8003924:	58025494 	.word	0x58025494
 8003928:	2300      	movs	r3, #0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d007      	beq.n	800393e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003938:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800393c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a6d      	ldr	r2, [pc, #436]	@ (8003af8 <HAL_DMA_Abort+0x444>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d04a      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a6b      	ldr	r2, [pc, #428]	@ (8003afc <HAL_DMA_Abort+0x448>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d045      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a6a      	ldr	r2, [pc, #424]	@ (8003b00 <HAL_DMA_Abort+0x44c>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d040      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a68      	ldr	r2, [pc, #416]	@ (8003b04 <HAL_DMA_Abort+0x450>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d03b      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a67      	ldr	r2, [pc, #412]	@ (8003b08 <HAL_DMA_Abort+0x454>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d036      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a65      	ldr	r2, [pc, #404]	@ (8003b0c <HAL_DMA_Abort+0x458>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d031      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a64      	ldr	r2, [pc, #400]	@ (8003b10 <HAL_DMA_Abort+0x45c>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d02c      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a62      	ldr	r2, [pc, #392]	@ (8003b14 <HAL_DMA_Abort+0x460>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d027      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a61      	ldr	r2, [pc, #388]	@ (8003b18 <HAL_DMA_Abort+0x464>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d022      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a5f      	ldr	r2, [pc, #380]	@ (8003b1c <HAL_DMA_Abort+0x468>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d01d      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a5e      	ldr	r2, [pc, #376]	@ (8003b20 <HAL_DMA_Abort+0x46c>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d018      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a5c      	ldr	r2, [pc, #368]	@ (8003b24 <HAL_DMA_Abort+0x470>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d013      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003b28 <HAL_DMA_Abort+0x474>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d00e      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a59      	ldr	r2, [pc, #356]	@ (8003b2c <HAL_DMA_Abort+0x478>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d009      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a58      	ldr	r2, [pc, #352]	@ (8003b30 <HAL_DMA_Abort+0x47c>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d004      	beq.n	80039de <HAL_DMA_Abort+0x32a>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a56      	ldr	r2, [pc, #344]	@ (8003b34 <HAL_DMA_Abort+0x480>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d108      	bne.n	80039f0 <HAL_DMA_Abort+0x33c>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0201 	bic.w	r2, r2, #1
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	e007      	b.n	8003a00 <HAL_DMA_Abort+0x34c>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0201 	bic.w	r2, r2, #1
 80039fe:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003a00:	e013      	b.n	8003a2a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a02:	f7fe facd 	bl	8001fa0 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b05      	cmp	r3, #5
 8003a0e:	d90c      	bls.n	8003a2a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2220      	movs	r2, #32
 8003a14:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2203      	movs	r2, #3
 8003a1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e12d      	b.n	8003c86 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1e5      	bne.n	8003a02 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a2f      	ldr	r2, [pc, #188]	@ (8003af8 <HAL_DMA_Abort+0x444>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d04a      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a2d      	ldr	r2, [pc, #180]	@ (8003afc <HAL_DMA_Abort+0x448>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d045      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a2c      	ldr	r2, [pc, #176]	@ (8003b00 <HAL_DMA_Abort+0x44c>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d040      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a2a      	ldr	r2, [pc, #168]	@ (8003b04 <HAL_DMA_Abort+0x450>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d03b      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a29      	ldr	r2, [pc, #164]	@ (8003b08 <HAL_DMA_Abort+0x454>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d036      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a27      	ldr	r2, [pc, #156]	@ (8003b0c <HAL_DMA_Abort+0x458>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d031      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a26      	ldr	r2, [pc, #152]	@ (8003b10 <HAL_DMA_Abort+0x45c>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d02c      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a24      	ldr	r2, [pc, #144]	@ (8003b14 <HAL_DMA_Abort+0x460>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d027      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a23      	ldr	r2, [pc, #140]	@ (8003b18 <HAL_DMA_Abort+0x464>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d022      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a21      	ldr	r2, [pc, #132]	@ (8003b1c <HAL_DMA_Abort+0x468>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d01d      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a20      	ldr	r2, [pc, #128]	@ (8003b20 <HAL_DMA_Abort+0x46c>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d018      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a1e      	ldr	r2, [pc, #120]	@ (8003b24 <HAL_DMA_Abort+0x470>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d013      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a1d      	ldr	r2, [pc, #116]	@ (8003b28 <HAL_DMA_Abort+0x474>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d00e      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a1b      	ldr	r2, [pc, #108]	@ (8003b2c <HAL_DMA_Abort+0x478>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d009      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a1a      	ldr	r2, [pc, #104]	@ (8003b30 <HAL_DMA_Abort+0x47c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d004      	beq.n	8003ad6 <HAL_DMA_Abort+0x422>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a18      	ldr	r2, [pc, #96]	@ (8003b34 <HAL_DMA_Abort+0x480>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d101      	bne.n	8003ada <HAL_DMA_Abort+0x426>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e000      	b.n	8003adc <HAL_DMA_Abort+0x428>
 8003ada:	2300      	movs	r3, #0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d02b      	beq.n	8003b38 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aea:	f003 031f 	and.w	r3, r3, #31
 8003aee:	223f      	movs	r2, #63	@ 0x3f
 8003af0:	409a      	lsls	r2, r3
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	609a      	str	r2, [r3, #8]
 8003af6:	e02a      	b.n	8003b4e <HAL_DMA_Abort+0x49a>
 8003af8:	40020010 	.word	0x40020010
 8003afc:	40020028 	.word	0x40020028
 8003b00:	40020040 	.word	0x40020040
 8003b04:	40020058 	.word	0x40020058
 8003b08:	40020070 	.word	0x40020070
 8003b0c:	40020088 	.word	0x40020088
 8003b10:	400200a0 	.word	0x400200a0
 8003b14:	400200b8 	.word	0x400200b8
 8003b18:	40020410 	.word	0x40020410
 8003b1c:	40020428 	.word	0x40020428
 8003b20:	40020440 	.word	0x40020440
 8003b24:	40020458 	.word	0x40020458
 8003b28:	40020470 	.word	0x40020470
 8003b2c:	40020488 	.word	0x40020488
 8003b30:	400204a0 	.word	0x400204a0
 8003b34:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b3c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b42:	f003 031f 	and.w	r3, r3, #31
 8003b46:	2201      	movs	r2, #1
 8003b48:	409a      	lsls	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a4f      	ldr	r2, [pc, #316]	@ (8003c90 <HAL_DMA_Abort+0x5dc>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d072      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a4d      	ldr	r2, [pc, #308]	@ (8003c94 <HAL_DMA_Abort+0x5e0>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d06d      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a4c      	ldr	r2, [pc, #304]	@ (8003c98 <HAL_DMA_Abort+0x5e4>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d068      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a4a      	ldr	r2, [pc, #296]	@ (8003c9c <HAL_DMA_Abort+0x5e8>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d063      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a49      	ldr	r2, [pc, #292]	@ (8003ca0 <HAL_DMA_Abort+0x5ec>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d05e      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a47      	ldr	r2, [pc, #284]	@ (8003ca4 <HAL_DMA_Abort+0x5f0>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d059      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a46      	ldr	r2, [pc, #280]	@ (8003ca8 <HAL_DMA_Abort+0x5f4>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d054      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a44      	ldr	r2, [pc, #272]	@ (8003cac <HAL_DMA_Abort+0x5f8>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d04f      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a43      	ldr	r2, [pc, #268]	@ (8003cb0 <HAL_DMA_Abort+0x5fc>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d04a      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a41      	ldr	r2, [pc, #260]	@ (8003cb4 <HAL_DMA_Abort+0x600>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d045      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a40      	ldr	r2, [pc, #256]	@ (8003cb8 <HAL_DMA_Abort+0x604>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d040      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a3e      	ldr	r2, [pc, #248]	@ (8003cbc <HAL_DMA_Abort+0x608>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d03b      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a3d      	ldr	r2, [pc, #244]	@ (8003cc0 <HAL_DMA_Abort+0x60c>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d036      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a3b      	ldr	r2, [pc, #236]	@ (8003cc4 <HAL_DMA_Abort+0x610>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d031      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a3a      	ldr	r2, [pc, #232]	@ (8003cc8 <HAL_DMA_Abort+0x614>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d02c      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a38      	ldr	r2, [pc, #224]	@ (8003ccc <HAL_DMA_Abort+0x618>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d027      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a37      	ldr	r2, [pc, #220]	@ (8003cd0 <HAL_DMA_Abort+0x61c>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d022      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a35      	ldr	r2, [pc, #212]	@ (8003cd4 <HAL_DMA_Abort+0x620>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d01d      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a34      	ldr	r2, [pc, #208]	@ (8003cd8 <HAL_DMA_Abort+0x624>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d018      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a32      	ldr	r2, [pc, #200]	@ (8003cdc <HAL_DMA_Abort+0x628>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d013      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a31      	ldr	r2, [pc, #196]	@ (8003ce0 <HAL_DMA_Abort+0x62c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d00e      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a2f      	ldr	r2, [pc, #188]	@ (8003ce4 <HAL_DMA_Abort+0x630>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d009      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a2e      	ldr	r2, [pc, #184]	@ (8003ce8 <HAL_DMA_Abort+0x634>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d004      	beq.n	8003c3e <HAL_DMA_Abort+0x58a>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a2c      	ldr	r2, [pc, #176]	@ (8003cec <HAL_DMA_Abort+0x638>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d101      	bne.n	8003c42 <HAL_DMA_Abort+0x58e>
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e000      	b.n	8003c44 <HAL_DMA_Abort+0x590>
 8003c42:	2300      	movs	r3, #0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d015      	beq.n	8003c74 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003c50:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00c      	beq.n	8003c74 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c68:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c72:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3718      	adds	r7, #24
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	40020010 	.word	0x40020010
 8003c94:	40020028 	.word	0x40020028
 8003c98:	40020040 	.word	0x40020040
 8003c9c:	40020058 	.word	0x40020058
 8003ca0:	40020070 	.word	0x40020070
 8003ca4:	40020088 	.word	0x40020088
 8003ca8:	400200a0 	.word	0x400200a0
 8003cac:	400200b8 	.word	0x400200b8
 8003cb0:	40020410 	.word	0x40020410
 8003cb4:	40020428 	.word	0x40020428
 8003cb8:	40020440 	.word	0x40020440
 8003cbc:	40020458 	.word	0x40020458
 8003cc0:	40020470 	.word	0x40020470
 8003cc4:	40020488 	.word	0x40020488
 8003cc8:	400204a0 	.word	0x400204a0
 8003ccc:	400204b8 	.word	0x400204b8
 8003cd0:	58025408 	.word	0x58025408
 8003cd4:	5802541c 	.word	0x5802541c
 8003cd8:	58025430 	.word	0x58025430
 8003cdc:	58025444 	.word	0x58025444
 8003ce0:	58025458 	.word	0x58025458
 8003ce4:	5802546c 	.word	0x5802546c
 8003ce8:	58025480 	.word	0x58025480
 8003cec:	58025494 	.word	0x58025494

08003cf0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e237      	b.n	8004172 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d004      	beq.n	8003d18 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2280      	movs	r2, #128	@ 0x80
 8003d12:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e22c      	b.n	8004172 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a5c      	ldr	r2, [pc, #368]	@ (8003e90 <HAL_DMA_Abort_IT+0x1a0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d04a      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a5b      	ldr	r2, [pc, #364]	@ (8003e94 <HAL_DMA_Abort_IT+0x1a4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d045      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a59      	ldr	r2, [pc, #356]	@ (8003e98 <HAL_DMA_Abort_IT+0x1a8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d040      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a58      	ldr	r2, [pc, #352]	@ (8003e9c <HAL_DMA_Abort_IT+0x1ac>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d03b      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a56      	ldr	r2, [pc, #344]	@ (8003ea0 <HAL_DMA_Abort_IT+0x1b0>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d036      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a55      	ldr	r2, [pc, #340]	@ (8003ea4 <HAL_DMA_Abort_IT+0x1b4>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d031      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a53      	ldr	r2, [pc, #332]	@ (8003ea8 <HAL_DMA_Abort_IT+0x1b8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d02c      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a52      	ldr	r2, [pc, #328]	@ (8003eac <HAL_DMA_Abort_IT+0x1bc>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d027      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a50      	ldr	r2, [pc, #320]	@ (8003eb0 <HAL_DMA_Abort_IT+0x1c0>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d022      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a4f      	ldr	r2, [pc, #316]	@ (8003eb4 <HAL_DMA_Abort_IT+0x1c4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d01d      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a4d      	ldr	r2, [pc, #308]	@ (8003eb8 <HAL_DMA_Abort_IT+0x1c8>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d018      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a4c      	ldr	r2, [pc, #304]	@ (8003ebc <HAL_DMA_Abort_IT+0x1cc>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d013      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a4a      	ldr	r2, [pc, #296]	@ (8003ec0 <HAL_DMA_Abort_IT+0x1d0>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d00e      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a49      	ldr	r2, [pc, #292]	@ (8003ec4 <HAL_DMA_Abort_IT+0x1d4>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d009      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a47      	ldr	r2, [pc, #284]	@ (8003ec8 <HAL_DMA_Abort_IT+0x1d8>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d004      	beq.n	8003db8 <HAL_DMA_Abort_IT+0xc8>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a46      	ldr	r2, [pc, #280]	@ (8003ecc <HAL_DMA_Abort_IT+0x1dc>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d101      	bne.n	8003dbc <HAL_DMA_Abort_IT+0xcc>
 8003db8:	2301      	movs	r3, #1
 8003dba:	e000      	b.n	8003dbe <HAL_DMA_Abort_IT+0xce>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 8086 	beq.w	8003ed0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2204      	movs	r2, #4
 8003dc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a2f      	ldr	r2, [pc, #188]	@ (8003e90 <HAL_DMA_Abort_IT+0x1a0>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d04a      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a2e      	ldr	r2, [pc, #184]	@ (8003e94 <HAL_DMA_Abort_IT+0x1a4>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d045      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e98 <HAL_DMA_Abort_IT+0x1a8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d040      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a2b      	ldr	r2, [pc, #172]	@ (8003e9c <HAL_DMA_Abort_IT+0x1ac>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d03b      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a29      	ldr	r2, [pc, #164]	@ (8003ea0 <HAL_DMA_Abort_IT+0x1b0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d036      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a28      	ldr	r2, [pc, #160]	@ (8003ea4 <HAL_DMA_Abort_IT+0x1b4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d031      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a26      	ldr	r2, [pc, #152]	@ (8003ea8 <HAL_DMA_Abort_IT+0x1b8>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d02c      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a25      	ldr	r2, [pc, #148]	@ (8003eac <HAL_DMA_Abort_IT+0x1bc>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d027      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a23      	ldr	r2, [pc, #140]	@ (8003eb0 <HAL_DMA_Abort_IT+0x1c0>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d022      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a22      	ldr	r2, [pc, #136]	@ (8003eb4 <HAL_DMA_Abort_IT+0x1c4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d01d      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a20      	ldr	r2, [pc, #128]	@ (8003eb8 <HAL_DMA_Abort_IT+0x1c8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d018      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a1f      	ldr	r2, [pc, #124]	@ (8003ebc <HAL_DMA_Abort_IT+0x1cc>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d013      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec0 <HAL_DMA_Abort_IT+0x1d0>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00e      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a1c      	ldr	r2, [pc, #112]	@ (8003ec4 <HAL_DMA_Abort_IT+0x1d4>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d009      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ec8 <HAL_DMA_Abort_IT+0x1d8>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d004      	beq.n	8003e6c <HAL_DMA_Abort_IT+0x17c>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a19      	ldr	r2, [pc, #100]	@ (8003ecc <HAL_DMA_Abort_IT+0x1dc>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d108      	bne.n	8003e7e <HAL_DMA_Abort_IT+0x18e>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 0201 	bic.w	r2, r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]
 8003e7c:	e178      	b.n	8004170 <HAL_DMA_Abort_IT+0x480>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0201 	bic.w	r2, r2, #1
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	e16f      	b.n	8004170 <HAL_DMA_Abort_IT+0x480>
 8003e90:	40020010 	.word	0x40020010
 8003e94:	40020028 	.word	0x40020028
 8003e98:	40020040 	.word	0x40020040
 8003e9c:	40020058 	.word	0x40020058
 8003ea0:	40020070 	.word	0x40020070
 8003ea4:	40020088 	.word	0x40020088
 8003ea8:	400200a0 	.word	0x400200a0
 8003eac:	400200b8 	.word	0x400200b8
 8003eb0:	40020410 	.word	0x40020410
 8003eb4:	40020428 	.word	0x40020428
 8003eb8:	40020440 	.word	0x40020440
 8003ebc:	40020458 	.word	0x40020458
 8003ec0:	40020470 	.word	0x40020470
 8003ec4:	40020488 	.word	0x40020488
 8003ec8:	400204a0 	.word	0x400204a0
 8003ecc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 020e 	bic.w	r2, r2, #14
 8003ede:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a6c      	ldr	r2, [pc, #432]	@ (8004098 <HAL_DMA_Abort_IT+0x3a8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d04a      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a6b      	ldr	r2, [pc, #428]	@ (800409c <HAL_DMA_Abort_IT+0x3ac>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d045      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a69      	ldr	r2, [pc, #420]	@ (80040a0 <HAL_DMA_Abort_IT+0x3b0>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d040      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a68      	ldr	r2, [pc, #416]	@ (80040a4 <HAL_DMA_Abort_IT+0x3b4>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d03b      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a66      	ldr	r2, [pc, #408]	@ (80040a8 <HAL_DMA_Abort_IT+0x3b8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d036      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a65      	ldr	r2, [pc, #404]	@ (80040ac <HAL_DMA_Abort_IT+0x3bc>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d031      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a63      	ldr	r2, [pc, #396]	@ (80040b0 <HAL_DMA_Abort_IT+0x3c0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d02c      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a62      	ldr	r2, [pc, #392]	@ (80040b4 <HAL_DMA_Abort_IT+0x3c4>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d027      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a60      	ldr	r2, [pc, #384]	@ (80040b8 <HAL_DMA_Abort_IT+0x3c8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d022      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a5f      	ldr	r2, [pc, #380]	@ (80040bc <HAL_DMA_Abort_IT+0x3cc>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d01d      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a5d      	ldr	r2, [pc, #372]	@ (80040c0 <HAL_DMA_Abort_IT+0x3d0>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d018      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a5c      	ldr	r2, [pc, #368]	@ (80040c4 <HAL_DMA_Abort_IT+0x3d4>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d013      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a5a      	ldr	r2, [pc, #360]	@ (80040c8 <HAL_DMA_Abort_IT+0x3d8>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00e      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a59      	ldr	r2, [pc, #356]	@ (80040cc <HAL_DMA_Abort_IT+0x3dc>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d009      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a57      	ldr	r2, [pc, #348]	@ (80040d0 <HAL_DMA_Abort_IT+0x3e0>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d004      	beq.n	8003f80 <HAL_DMA_Abort_IT+0x290>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a56      	ldr	r2, [pc, #344]	@ (80040d4 <HAL_DMA_Abort_IT+0x3e4>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d108      	bne.n	8003f92 <HAL_DMA_Abort_IT+0x2a2>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e007      	b.n	8003fa2 <HAL_DMA_Abort_IT+0x2b2>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0201 	bic.w	r2, r2, #1
 8003fa0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a3c      	ldr	r2, [pc, #240]	@ (8004098 <HAL_DMA_Abort_IT+0x3a8>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d072      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a3a      	ldr	r2, [pc, #232]	@ (800409c <HAL_DMA_Abort_IT+0x3ac>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d06d      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a39      	ldr	r2, [pc, #228]	@ (80040a0 <HAL_DMA_Abort_IT+0x3b0>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d068      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a37      	ldr	r2, [pc, #220]	@ (80040a4 <HAL_DMA_Abort_IT+0x3b4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d063      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a36      	ldr	r2, [pc, #216]	@ (80040a8 <HAL_DMA_Abort_IT+0x3b8>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d05e      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a34      	ldr	r2, [pc, #208]	@ (80040ac <HAL_DMA_Abort_IT+0x3bc>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d059      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a33      	ldr	r2, [pc, #204]	@ (80040b0 <HAL_DMA_Abort_IT+0x3c0>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d054      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a31      	ldr	r2, [pc, #196]	@ (80040b4 <HAL_DMA_Abort_IT+0x3c4>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d04f      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a30      	ldr	r2, [pc, #192]	@ (80040b8 <HAL_DMA_Abort_IT+0x3c8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d04a      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a2e      	ldr	r2, [pc, #184]	@ (80040bc <HAL_DMA_Abort_IT+0x3cc>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d045      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a2d      	ldr	r2, [pc, #180]	@ (80040c0 <HAL_DMA_Abort_IT+0x3d0>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d040      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a2b      	ldr	r2, [pc, #172]	@ (80040c4 <HAL_DMA_Abort_IT+0x3d4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d03b      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a2a      	ldr	r2, [pc, #168]	@ (80040c8 <HAL_DMA_Abort_IT+0x3d8>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d036      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a28      	ldr	r2, [pc, #160]	@ (80040cc <HAL_DMA_Abort_IT+0x3dc>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d031      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a27      	ldr	r2, [pc, #156]	@ (80040d0 <HAL_DMA_Abort_IT+0x3e0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d02c      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a25      	ldr	r2, [pc, #148]	@ (80040d4 <HAL_DMA_Abort_IT+0x3e4>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d027      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a24      	ldr	r2, [pc, #144]	@ (80040d8 <HAL_DMA_Abort_IT+0x3e8>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d022      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a22      	ldr	r2, [pc, #136]	@ (80040dc <HAL_DMA_Abort_IT+0x3ec>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d01d      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a21      	ldr	r2, [pc, #132]	@ (80040e0 <HAL_DMA_Abort_IT+0x3f0>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d018      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a1f      	ldr	r2, [pc, #124]	@ (80040e4 <HAL_DMA_Abort_IT+0x3f4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d013      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a1e      	ldr	r2, [pc, #120]	@ (80040e8 <HAL_DMA_Abort_IT+0x3f8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d00e      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a1c      	ldr	r2, [pc, #112]	@ (80040ec <HAL_DMA_Abort_IT+0x3fc>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d009      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1b      	ldr	r2, [pc, #108]	@ (80040f0 <HAL_DMA_Abort_IT+0x400>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d004      	beq.n	8004092 <HAL_DMA_Abort_IT+0x3a2>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a19      	ldr	r2, [pc, #100]	@ (80040f4 <HAL_DMA_Abort_IT+0x404>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d132      	bne.n	80040f8 <HAL_DMA_Abort_IT+0x408>
 8004092:	2301      	movs	r3, #1
 8004094:	e031      	b.n	80040fa <HAL_DMA_Abort_IT+0x40a>
 8004096:	bf00      	nop
 8004098:	40020010 	.word	0x40020010
 800409c:	40020028 	.word	0x40020028
 80040a0:	40020040 	.word	0x40020040
 80040a4:	40020058 	.word	0x40020058
 80040a8:	40020070 	.word	0x40020070
 80040ac:	40020088 	.word	0x40020088
 80040b0:	400200a0 	.word	0x400200a0
 80040b4:	400200b8 	.word	0x400200b8
 80040b8:	40020410 	.word	0x40020410
 80040bc:	40020428 	.word	0x40020428
 80040c0:	40020440 	.word	0x40020440
 80040c4:	40020458 	.word	0x40020458
 80040c8:	40020470 	.word	0x40020470
 80040cc:	40020488 	.word	0x40020488
 80040d0:	400204a0 	.word	0x400204a0
 80040d4:	400204b8 	.word	0x400204b8
 80040d8:	58025408 	.word	0x58025408
 80040dc:	5802541c 	.word	0x5802541c
 80040e0:	58025430 	.word	0x58025430
 80040e4:	58025444 	.word	0x58025444
 80040e8:	58025458 	.word	0x58025458
 80040ec:	5802546c 	.word	0x5802546c
 80040f0:	58025480 	.word	0x58025480
 80040f4:	58025494 	.word	0x58025494
 80040f8:	2300      	movs	r3, #0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d028      	beq.n	8004150 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004108:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800410c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004112:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004118:	f003 031f 	and.w	r3, r3, #31
 800411c:	2201      	movs	r2, #1
 800411e:	409a      	lsls	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800412c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00c      	beq.n	8004150 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004140:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004144:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800414e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004164:	2b00      	cmp	r3, #0
 8004166:	d003      	beq.n	8004170 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop

0800417c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b098      	sub	sp, #96	@ 0x60
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004184:	4a84      	ldr	r2, [pc, #528]	@ (8004398 <HAL_FDCAN_Init+0x21c>)
 8004186:	f107 030c 	add.w	r3, r7, #12
 800418a:	4611      	mov	r1, r2
 800418c:	224c      	movs	r2, #76	@ 0x4c
 800418e:	4618      	mov	r0, r3
 8004190:	f00d fc9e 	bl	8011ad0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e1c6      	b.n	800452c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a7e      	ldr	r2, [pc, #504]	@ (800439c <HAL_FDCAN_Init+0x220>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d106      	bne.n	80041b6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80041b0:	461a      	mov	r2, r3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d106      	bne.n	80041d0 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7fc fd2e 	bl	8000c2c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699a      	ldr	r2, [r3, #24]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0210 	bic.w	r2, r2, #16
 80041de:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041e0:	f7fd fede 	bl	8001fa0 <HAL_GetTick>
 80041e4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80041e6:	e014      	b.n	8004212 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80041e8:	f7fd feda 	bl	8001fa0 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b0a      	cmp	r3, #10
 80041f4:	d90d      	bls.n	8004212 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041fc:	f043 0201 	orr.w	r2, r3, #1
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2203      	movs	r2, #3
 800420a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e18c      	b.n	800452c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	f003 0308 	and.w	r3, r3, #8
 800421c:	2b08      	cmp	r3, #8
 800421e:	d0e3      	beq.n	80041e8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	699a      	ldr	r2, [r3, #24]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f042 0201 	orr.w	r2, r2, #1
 800422e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004230:	f7fd feb6 	bl	8001fa0 <HAL_GetTick>
 8004234:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004236:	e014      	b.n	8004262 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004238:	f7fd feb2 	bl	8001fa0 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	2b0a      	cmp	r3, #10
 8004244:	d90d      	bls.n	8004262 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800424c:	f043 0201 	orr.w	r2, r3, #1
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2203      	movs	r2, #3
 800425a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e164      	b.n	800452c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0e3      	beq.n	8004238 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699a      	ldr	r2, [r3, #24]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0202 	orr.w	r2, r2, #2
 800427e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	7c1b      	ldrb	r3, [r3, #16]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d108      	bne.n	800429a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	699a      	ldr	r2, [r3, #24]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004296:	619a      	str	r2, [r3, #24]
 8004298:	e007      	b.n	80042aa <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699a      	ldr	r2, [r3, #24]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042a8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	7c5b      	ldrb	r3, [r3, #17]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d108      	bne.n	80042c4 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	699a      	ldr	r2, [r3, #24]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042c0:	619a      	str	r2, [r3, #24]
 80042c2:	e007      	b.n	80042d4 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	699a      	ldr	r2, [r3, #24]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80042d2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	7c9b      	ldrb	r3, [r3, #18]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d108      	bne.n	80042ee <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699a      	ldr	r2, [r3, #24]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042ea:	619a      	str	r2, [r3, #24]
 80042ec:	e007      	b.n	80042fe <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	699a      	ldr	r2, [r3, #24]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80042fc:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699a      	ldr	r2, [r3, #24]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004322:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	691a      	ldr	r2, [r3, #16]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0210 	bic.w	r2, r2, #16
 8004332:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d108      	bne.n	800434e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	699a      	ldr	r2, [r3, #24]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f042 0204 	orr.w	r2, r2, #4
 800434a:	619a      	str	r2, [r3, #24]
 800434c:	e030      	b.n	80043b0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d02c      	beq.n	80043b0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	2b02      	cmp	r3, #2
 800435c:	d020      	beq.n	80043a0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	699a      	ldr	r2, [r3, #24]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800436c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f042 0210 	orr.w	r2, r2, #16
 800437c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	2b03      	cmp	r3, #3
 8004384:	d114      	bne.n	80043b0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699a      	ldr	r2, [r3, #24]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f042 0220 	orr.w	r2, r2, #32
 8004394:	619a      	str	r2, [r3, #24]
 8004396:	e00b      	b.n	80043b0 <HAL_FDCAN_Init+0x234>
 8004398:	08011c24 	.word	0x08011c24
 800439c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	699a      	ldr	r2, [r3, #24]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f042 0220 	orr.w	r2, r2, #32
 80043ae:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	3b01      	subs	r3, #1
 80043b6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	3b01      	subs	r3, #1
 80043be:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80043c0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80043c8:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	3b01      	subs	r3, #1
 80043d2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80043d8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80043da:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043e4:	d115      	bne.n	8004412 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ea:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f0:	3b01      	subs	r3, #1
 80043f2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80043f4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fa:	3b01      	subs	r3, #1
 80043fc:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80043fe:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004406:	3b01      	subs	r3, #1
 8004408:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800440e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004410:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004438:	4413      	add	r3, r2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d011      	beq.n	8004462 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004446:	f023 0107 	bic.w	r1, r3, #7
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	3360      	adds	r3, #96	@ 0x60
 8004452:	443b      	add	r3, r7
 8004454:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	430a      	orrs	r2, r1
 800445e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004466:	2b00      	cmp	r3, #0
 8004468:	d011      	beq.n	800448e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004472:	f023 0107 	bic.w	r1, r3, #7
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	3360      	adds	r3, #96	@ 0x60
 800447e:	443b      	add	r3, r7
 8004480:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004492:	2b00      	cmp	r3, #0
 8004494:	d012      	beq.n	80044bc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800449e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	3360      	adds	r3, #96	@ 0x60
 80044aa:	443b      	add	r3, r7
 80044ac:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80044b0:	011a      	lsls	r2, r3, #4
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d012      	beq.n	80044ea <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80044cc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	3360      	adds	r3, #96	@ 0x60
 80044d8:	443b      	add	r3, r7
 80044da:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80044de:	021a      	lsls	r2, r3, #8
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	430a      	orrs	r2, r1
 80044e6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a11      	ldr	r2, [pc, #68]	@ (8004534 <HAL_FDCAN_Init+0x3b8>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d107      	bne.n	8004504 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	689a      	ldr	r2, [r3, #8]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f022 0203 	bic.w	r2, r2, #3
 8004502:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 fc81 	bl	8004e24 <FDCAN_CalcultateRamBlockAddresses>
 8004522:	4603      	mov	r3, r0
 8004524:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004528:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800452c:	4618      	mov	r0, r3
 800452e:	3760      	adds	r7, #96	@ 0x60
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	4000a000 	.word	0x4000a000

08004538 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004538:	b480      	push	{r7}
 800453a:	b08b      	sub	sp, #44	@ 0x2c
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	607a      	str	r2, [r7, #4]
 8004544:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004546:	2300      	movs	r3, #0
 8004548:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004550:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8004552:	7efb      	ldrb	r3, [r7, #27]
 8004554:	2b02      	cmp	r3, #2
 8004556:	f040 8149 	bne.w	80047ec <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b40      	cmp	r3, #64	@ 0x40
 800455e:	d14c      	bne.n	80045fa <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004568:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d109      	bne.n	8004584 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004576:	f043 0220 	orr.w	r2, r3, #32
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e13c      	b.n	80047fe <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800458c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004590:	2b00      	cmp	r3, #0
 8004592:	d109      	bne.n	80045a8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800459a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e12a      	b.n	80047fe <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80045b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045b8:	d10a      	bne.n	80045d0 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80045c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045ca:	d101      	bne.n	80045d0 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80045cc:	2301      	movs	r3, #1
 80045ce:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80045d8:	0a1b      	lsrs	r3, r3, #8
 80045da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045de:	69fa      	ldr	r2, [r7, #28]
 80045e0:	4413      	add	r3, r2
 80045e2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ec:	69f9      	ldr	r1, [r7, #28]
 80045ee:	fb01 f303 	mul.w	r3, r1, r3
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	4413      	add	r3, r2
 80045f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045f8:	e068      	b.n	80046cc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	2b41      	cmp	r3, #65	@ 0x41
 80045fe:	d14c      	bne.n	800469a <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004608:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d109      	bne.n	8004624 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004616:	f043 0220 	orr.w	r2, r3, #32
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e0ec      	b.n	80047fe <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800462c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004630:	2b00      	cmp	r3, #0
 8004632:	d109      	bne.n	8004648 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800463a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e0da      	b.n	80047fe <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004650:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004654:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004658:	d10a      	bne.n	8004670 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004662:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004666:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800466a:	d101      	bne.n	8004670 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800466c:	2301      	movs	r3, #1
 800466e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004678:	0a1b      	lsrs	r3, r3, #8
 800467a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800467e:	69fa      	ldr	r2, [r7, #28]
 8004680:	4413      	add	r3, r2
 8004682:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800468c:	69f9      	ldr	r1, [r7, #28]
 800468e:	fb01 f303 	mul.w	r3, r1, r3
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4413      	add	r3, r2
 8004696:	627b      	str	r3, [r7, #36]	@ 0x24
 8004698:	e018      	b.n	80046cc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d309      	bcc.n	80046b8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046aa:	f043 0220 	orr.w	r2, r3, #32
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e0a2      	b.n	80047fe <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c0:	68b9      	ldr	r1, [r7, #8]
 80046c2:	fb01 f303 	mul.w	r3, r1, r3
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4413      	add	r3, r2
 80046ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80046cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d107      	bne.n	80046f0 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80046e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	0c9b      	lsrs	r3, r3, #18
 80046e6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	e005      	b.n	80046fc <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80046f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80046fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004716:	3304      	adds	r3, #4
 8004718:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	b29a      	uxth	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	0c1b      	lsrs	r3, r3, #16
 800472a:	f003 020f 	and.w	r2, r3, #15
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800473e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800474a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	0e1b      	lsrs	r3, r3, #24
 8004750:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	0fda      	lsrs	r2, r3, #31
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004764:	3304      	adds	r3, #4
 8004766:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800476c:	2300      	movs	r3, #0
 800476e:	623b      	str	r3, [r7, #32]
 8004770:	e00a      	b.n	8004788 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	441a      	add	r2, r3
 8004778:	6839      	ldr	r1, [r7, #0]
 800477a:	6a3b      	ldr	r3, [r7, #32]
 800477c:	440b      	add	r3, r1
 800477e:	7812      	ldrb	r2, [r2, #0]
 8004780:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004782:	6a3b      	ldr	r3, [r7, #32]
 8004784:	3301      	adds	r3, #1
 8004786:	623b      	str	r3, [r7, #32]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	4a1f      	ldr	r2, [pc, #124]	@ (800480c <HAL_FDCAN_GetRxMessage+0x2d4>)
 800478e:	5cd3      	ldrb	r3, [r2, r3]
 8004790:	461a      	mov	r2, r3
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	4293      	cmp	r3, r2
 8004796:	d3ec      	bcc.n	8004772 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	2b40      	cmp	r3, #64	@ 0x40
 800479c:	d105      	bne.n	80047aa <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	69fa      	ldr	r2, [r7, #28]
 80047a4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80047a8:	e01e      	b.n	80047e8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	2b41      	cmp	r3, #65	@ 0x41
 80047ae:	d105      	bne.n	80047bc <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69fa      	ldr	r2, [r7, #28]
 80047b6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80047ba:	e015      	b.n	80047e8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	2b1f      	cmp	r3, #31
 80047c0:	d808      	bhi.n	80047d4 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2101      	movs	r1, #1
 80047c8:	68ba      	ldr	r2, [r7, #8]
 80047ca:	fa01 f202 	lsl.w	r2, r1, r2
 80047ce:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80047d2:	e009      	b.n	80047e8 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	f003 021f 	and.w	r2, r3, #31
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2101      	movs	r1, #1
 80047e0:	fa01 f202 	lsl.w	r2, r1, r2
 80047e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80047e8:	2300      	movs	r3, #0
 80047ea:	e008      	b.n	80047fe <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047f2:	f043 0208 	orr.w	r2, r3, #8
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
  }
}
 80047fe:	4618      	mov	r0, r3
 8004800:	372c      	adds	r7, #44	@ 0x2c
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	08011d94 	.word	0x08011d94

08004810 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b096      	sub	sp, #88	@ 0x58
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8004818:	4b9a      	ldr	r3, [pc, #616]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	079b      	lsls	r3, r3, #30
 800481e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004820:	4b98      	ldr	r3, [pc, #608]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	079b      	lsls	r3, r3, #30
 8004826:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004828:	4013      	ands	r3, r2
 800482a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004832:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004836:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004840:	4013      	ands	r3, r2
 8004842:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800484a:	f003 030f 	and.w	r3, r3, #15
 800484e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004856:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004858:	4013      	ands	r3, r2
 800485a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004862:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004866:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800486e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004870:	4013      	ands	r3, r2
 8004872:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800487a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800487e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004886:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004888:	4013      	ands	r3, r2
 800488a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004892:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8004896:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048a0:	4013      	ands	r3, r2
 80048a2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80048b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048b6:	0a1b      	lsrs	r3, r3, #8
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d010      	beq.n	80048e2 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80048c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c2:	0a1b      	lsrs	r3, r3, #8
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048d4:	651a      	str	r2, [r3, #80]	@ 0x50
 80048d6:	4b6b      	ldr	r3, [pc, #428]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 80048d8:	2200      	movs	r2, #0
 80048da:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 fa54 	bl	8004d8a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80048e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e4:	0a9b      	lsrs	r3, r3, #10
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d01d      	beq.n	800492a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80048ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f0:	0a9b      	lsrs	r3, r3, #10
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d017      	beq.n	800492a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004902:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800490c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800490e:	4013      	ands	r3, r2
 8004910:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800491a:	651a      	str	r2, [r3, #80]	@ 0x50
 800491c:	4b59      	ldr	r3, [pc, #356]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 800491e:	2200      	movs	r2, #0
 8004920:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004922:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 fa07 	bl	8004d38 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800492a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00d      	beq.n	800494c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004936:	4b54      	ldr	r3, [pc, #336]	@ (8004a88 <HAL_FDCAN_IRQHandler+0x278>)
 8004938:	400b      	ands	r3, r1
 800493a:	6513      	str	r3, [r2, #80]	@ 0x50
 800493c:	4a51      	ldr	r2, [pc, #324]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 800493e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004940:	0f9b      	lsrs	r3, r3, #30
 8004942:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004944:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f9c0 	bl	8004ccc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800494c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00d      	beq.n	800496e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004958:	4b4b      	ldr	r3, [pc, #300]	@ (8004a88 <HAL_FDCAN_IRQHandler+0x278>)
 800495a:	400b      	ands	r3, r1
 800495c:	6513      	str	r3, [r2, #80]	@ 0x50
 800495e:	4a49      	ldr	r2, [pc, #292]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 8004960:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004962:	0f9b      	lsrs	r3, r3, #30
 8004964:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004966:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f9ba 	bl	8004ce2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800496e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00d      	beq.n	8004990 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800497a:	4b43      	ldr	r3, [pc, #268]	@ (8004a88 <HAL_FDCAN_IRQHandler+0x278>)
 800497c:	400b      	ands	r3, r1
 800497e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004980:	4a40      	ldr	r2, [pc, #256]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 8004982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004984:	0f9b      	lsrs	r3, r3, #30
 8004986:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004988:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fc fd00 	bl	8001390 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004990:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00d      	beq.n	80049b2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800499c:	4b3a      	ldr	r3, [pc, #232]	@ (8004a88 <HAL_FDCAN_IRQHandler+0x278>)
 800499e:	400b      	ands	r3, r1
 80049a0:	6513      	str	r3, [r2, #80]	@ 0x50
 80049a2:	4a38      	ldr	r2, [pc, #224]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 80049a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049a6:	0f9b      	lsrs	r3, r3, #30
 80049a8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80049aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f9a3 	bl	8004cf8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80049b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049b4:	0adb      	lsrs	r3, r3, #11
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d010      	beq.n	80049e0 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80049be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c0:	0adb      	lsrs	r3, r3, #11
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00a      	beq.n	80049e0 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80049d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80049d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f997 	bl	8004d0e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80049e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049e2:	0a5b      	lsrs	r3, r3, #9
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d01d      	beq.n	8004a28 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80049ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ee:	0a5b      	lsrs	r3, r3, #9
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d017      	beq.n	8004a28 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a00:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a18:	651a      	str	r2, [r3, #80]	@ 0x50
 8004a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004a20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f97d 	bl	8004d22 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a2a:	0cdb      	lsrs	r3, r3, #19
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d010      	beq.n	8004a56 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a36:	0cdb      	lsrs	r3, r3, #19
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00a      	beq.n	8004a56 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004a48:	651a      	str	r2, [r3, #80]	@ 0x50
 8004a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 f97c 	bl	8004d4e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a58:	0c1b      	lsrs	r3, r3, #16
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d016      	beq.n	8004a90 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a64:	0c1b      	lsrs	r3, r3, #16
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d010      	beq.n	8004a90 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004a76:	651a      	str	r2, [r3, #80]	@ 0x50
 8004a78:	4b02      	ldr	r3, [pc, #8]	@ (8004a84 <HAL_FDCAN_IRQHandler+0x274>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	e004      	b.n	8004a8c <HAL_FDCAN_IRQHandler+0x27c>
 8004a82:	bf00      	nop
 8004a84:	4000a800 	.word	0x4000a800
 8004a88:	3fcfffff 	.word	0x3fcfffff
 8004a8c:	f000 f969 	bl	8004d62 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8004a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a92:	0c9b      	lsrs	r3, r3, #18
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d010      	beq.n	8004abe <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8004a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a9e:	0c9b      	lsrs	r3, r3, #18
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d00a      	beq.n	8004abe <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004ab0:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ab2:	4b83      	ldr	r3, [pc, #524]	@ (8004cc0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 f95c 	bl	8004d76 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8004abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ac0:	0c5b      	lsrs	r3, r3, #17
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d015      	beq.n	8004af6 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8004aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004acc:	0c5b      	lsrs	r3, r3, #17
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00f      	beq.n	8004af6 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ade:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ae0:	4b77      	ldr	r3, [pc, #476]	@ (8004cc0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004aec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00d      	beq.n	8004b18 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b02:	4b70      	ldr	r3, [pc, #448]	@ (8004cc4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8004b04:	400b      	ands	r3, r1
 8004b06:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b08:	4a6d      	ldr	r2, [pc, #436]	@ (8004cc0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b0c:	0f9b      	lsrs	r3, r3, #30
 8004b0e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004b10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 f94d 	bl	8004db2 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004b18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d011      	beq.n	8004b42 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004b24:	4b67      	ldr	r3, [pc, #412]	@ (8004cc4 <HAL_FDCAN_IRQHandler+0x4b4>)
 8004b26:	400b      	ands	r3, r1
 8004b28:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b2a:	4a65      	ldr	r2, [pc, #404]	@ (8004cc0 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004b2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b2e:	0f9b      	lsrs	r3, r3, #30
 8004b30:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004b38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a60      	ldr	r2, [pc, #384]	@ (8004cc8 <HAL_FDCAN_IRQHandler+0x4b8>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	f040 80ac 	bne.w	8004ca6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 0303 	and.w	r3, r3, #3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80a4 	beq.w	8004ca6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	f003 030f 	and.w	r3, r3, #15
 8004b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b72:	4013      	ands	r3, r2
 8004b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b80:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	6a1b      	ldr	r3, [r3, #32]
 8004b94:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004b98:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8004bb0:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb8:	6a3a      	ldr	r2, [r7, #32]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8004bc8:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd0:	69fa      	ldr	r2, [r7, #28]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bdc:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8004be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d007      	beq.n	8004bfc <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bf2:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8004bf4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f8e6 	bl	8004dc8 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8004bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d007      	beq.n	8004c12 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c08:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8004c0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 f8e6 	bl	8004dde <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	099b      	lsrs	r3, r3, #6
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d01a      	beq.n	8004c54 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	099b      	lsrs	r3, r3, #6
 8004c22:	f003 0301 	and.w	r3, r3, #1
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d014      	beq.n	8004c54 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c30:	0c1b      	lsrs	r3, r3, #16
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c40:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2240      	movs	r2, #64	@ 0x40
 8004c48:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	6939      	ldr	r1, [r7, #16]
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f8d0 	bl	8004df4 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8004c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d007      	beq.n	8004c6a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c60:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8004c62:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 f8d1 	bl	8004e0c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8004c6a:	6a3b      	ldr	r3, [r7, #32]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00b      	beq.n	8004c88 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	6a3a      	ldr	r2, [r7, #32]
 8004c76:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	431a      	orrs	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00b      	beq.n	8004ca6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	69fa      	ldr	r2, [r7, #28]
 8004c94:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d002      	beq.n	8004cb6 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f874 	bl	8004d9e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8004cb6:	bf00      	nop
 8004cb8:	3758      	adds	r7, #88	@ 0x58
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	4000a800 	.word	0x4000a800
 8004cc4:	3fcfffff 	.word	0x3fcfffff
 8004cc8:	4000a000 	.word	0x4000a000

08004ccc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8004cd6:	bf00      	nop
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr

08004ce2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b083      	sub	sp, #12
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
 8004cea:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
 8004d00:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004d02:	bf00      	nop
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr

08004d0e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004d0e:	b480      	push	{r7}
 8004d10:	b083      	sub	sp, #12
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004d16:	bf00      	nop
 8004d18:	370c      	adds	r7, #12
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr

08004d22 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004d22:	b480      	push	{r7}
 8004d24:	b083      	sub	sp, #12
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
 8004d2a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004d42:	bf00      	nop
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr

08004d4e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004d4e:	b480      	push	{r7}
 8004d50:	b083      	sub	sp, #12
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b083      	sub	sp, #12
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8004d6a:	bf00      	nop
 8004d6c:	370c      	adds	r7, #12
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr

08004d76 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004d7e:	bf00      	nop
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b083      	sub	sp, #12
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004d92:	bf00      	nop
 8004d94:	370c      	adds	r7, #12
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
 8004de6:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8004de8:	bf00      	nop
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8004e00:	bf00      	nop
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
	...

08004e24 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e30:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004e3a:	4ba7      	ldr	r3, [pc, #668]	@ (80050d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	0091      	lsls	r1, r2, #2
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	6812      	ldr	r2, [r2, #0]
 8004e46:	430b      	orrs	r3, r1
 8004e48:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e54:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5c:	041a      	lsls	r2, r3, #16
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	4413      	add	r3, r2
 8004e70:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004e7a:	4b97      	ldr	r3, [pc, #604]	@ (80050d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	0091      	lsls	r1, r2, #2
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	6812      	ldr	r2, [r2, #0]
 8004e86:	430b      	orrs	r3, r1
 8004e88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e94:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e9c:	041a      	lsls	r2, r3, #16
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004ebc:	4b86      	ldr	r3, [pc, #536]	@ (80050d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	0091      	lsls	r1, r2, #2
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6812      	ldr	r2, [r2, #0]
 8004ec8:	430b      	orrs	r3, r1
 8004eca:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ed6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ede:	041a      	lsls	r2, r3, #16
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004ef2:	fb02 f303 	mul.w	r3, r2, r3
 8004ef6:	68ba      	ldr	r2, [r7, #8]
 8004ef8:	4413      	add	r3, r2
 8004efa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004f04:	4b74      	ldr	r3, [pc, #464]	@ (80050d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	0091      	lsls	r1, r2, #2
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6812      	ldr	r2, [r2, #0]
 8004f10:	430b      	orrs	r3, r1
 8004f12:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004f1e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f26:	041a      	lsls	r2, r3, #16
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004f3a:	fb02 f303 	mul.w	r3, r2, r3
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	4413      	add	r3, r2
 8004f42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004f4c:	4b62      	ldr	r3, [pc, #392]	@ (80050d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004f4e:	4013      	ands	r3, r2
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	0091      	lsls	r1, r2, #2
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	6812      	ldr	r2, [r2, #0]
 8004f58:	430b      	orrs	r3, r1
 8004f5a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004f66:	fb02 f303 	mul.w	r3, r2, r3
 8004f6a:	68ba      	ldr	r2, [r7, #8]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004f78:	4b57      	ldr	r3, [pc, #348]	@ (80050d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	0091      	lsls	r1, r2, #2
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	6812      	ldr	r2, [r2, #0]
 8004f84:	430b      	orrs	r3, r1
 8004f86:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f92:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f9a:	041a      	lsls	r2, r3, #16
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	4413      	add	r3, r2
 8004fb0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004fba:	4b47      	ldr	r3, [pc, #284]	@ (80050d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	68ba      	ldr	r2, [r7, #8]
 8004fc0:	0091      	lsls	r1, r2, #2
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	430b      	orrs	r3, r1
 8004fc8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004fd4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fdc:	041a      	lsls	r2, r3, #16
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004ff0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ff8:	061a      	lsls	r2, r3, #24
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005008:	4b34      	ldr	r3, [pc, #208]	@ (80050dc <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800500a:	4413      	add	r3, r2
 800500c:	009a      	lsls	r2, r3, #2
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	441a      	add	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	441a      	add	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503a:	6879      	ldr	r1, [r7, #4]
 800503c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800503e:	fb01 f303 	mul.w	r3, r1, r3
 8005042:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005044:	441a      	add	r2, r3
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005052:	6879      	ldr	r1, [r7, #4]
 8005054:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005056:	fb01 f303 	mul.w	r3, r1, r3
 800505a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800505c:	441a      	add	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800506a:	6879      	ldr	r1, [r7, #4]
 800506c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800506e:	fb01 f303 	mul.w	r3, r1, r3
 8005072:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005074:	441a      	add	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	441a      	add	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800509a:	6879      	ldr	r1, [r7, #4]
 800509c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800509e:	fb01 f303 	mul.w	r3, r1, r3
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	441a      	add	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80050ba:	fb01 f303 	mul.w	r3, r1, r3
 80050be:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80050c0:	441a      	add	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ce:	4a04      	ldr	r2, [pc, #16]	@ (80050e0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d915      	bls.n	8005100 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80050d4:	e006      	b.n	80050e4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80050d6:	bf00      	nop
 80050d8:	ffff0003 	.word	0xffff0003
 80050dc:	10002b00 	.word	0x10002b00
 80050e0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050ea:	f043 0220 	orr.w	r2, r3, #32
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2203      	movs	r2, #3
 80050f8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e010      	b.n	8005122 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	e005      	b.n	8005114 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	3304      	adds	r3, #4
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	429a      	cmp	r2, r3
 800511e:	d3f3      	bcc.n	8005108 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3714      	adds	r7, #20
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop

08005130 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005130:	b480      	push	{r7}
 8005132:	b089      	sub	sp, #36	@ 0x24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800513a:	2300      	movs	r3, #0
 800513c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800513e:	4b86      	ldr	r3, [pc, #536]	@ (8005358 <HAL_GPIO_Init+0x228>)
 8005140:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005142:	e18c      	b.n	800545e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	2101      	movs	r1, #1
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	fa01 f303 	lsl.w	r3, r1, r3
 8005150:	4013      	ands	r3, r2
 8005152:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	2b00      	cmp	r3, #0
 8005158:	f000 817e 	beq.w	8005458 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f003 0303 	and.w	r3, r3, #3
 8005164:	2b01      	cmp	r3, #1
 8005166:	d005      	beq.n	8005174 <HAL_GPIO_Init+0x44>
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f003 0303 	and.w	r3, r3, #3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d130      	bne.n	80051d6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	005b      	lsls	r3, r3, #1
 800517e:	2203      	movs	r2, #3
 8005180:	fa02 f303 	lsl.w	r3, r2, r3
 8005184:	43db      	mvns	r3, r3
 8005186:	69ba      	ldr	r2, [r7, #24]
 8005188:	4013      	ands	r3, r2
 800518a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	68da      	ldr	r2, [r3, #12]
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	005b      	lsls	r3, r3, #1
 8005194:	fa02 f303 	lsl.w	r3, r2, r3
 8005198:	69ba      	ldr	r2, [r7, #24]
 800519a:	4313      	orrs	r3, r2
 800519c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	69ba      	ldr	r2, [r7, #24]
 80051a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80051aa:	2201      	movs	r2, #1
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	fa02 f303 	lsl.w	r3, r2, r3
 80051b2:	43db      	mvns	r3, r3
 80051b4:	69ba      	ldr	r2, [r7, #24]
 80051b6:	4013      	ands	r3, r2
 80051b8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	091b      	lsrs	r3, r3, #4
 80051c0:	f003 0201 	and.w	r2, r3, #1
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	69ba      	ldr	r2, [r7, #24]
 80051d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	2b03      	cmp	r3, #3
 80051e0:	d017      	beq.n	8005212 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	2203      	movs	r2, #3
 80051ee:	fa02 f303 	lsl.w	r3, r2, r3
 80051f2:	43db      	mvns	r3, r3
 80051f4:	69ba      	ldr	r2, [r7, #24]
 80051f6:	4013      	ands	r3, r2
 80051f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	689a      	ldr	r2, [r3, #8]
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	fa02 f303 	lsl.w	r3, r2, r3
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	4313      	orrs	r3, r2
 800520a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f003 0303 	and.w	r3, r3, #3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d123      	bne.n	8005266 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	08da      	lsrs	r2, r3, #3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	3208      	adds	r2, #8
 8005226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800522a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	f003 0307 	and.w	r3, r3, #7
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	220f      	movs	r2, #15
 8005236:	fa02 f303 	lsl.w	r3, r2, r3
 800523a:	43db      	mvns	r3, r3
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	4013      	ands	r3, r2
 8005240:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	691a      	ldr	r2, [r3, #16]
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	fa02 f303 	lsl.w	r3, r2, r3
 8005252:	69ba      	ldr	r2, [r7, #24]
 8005254:	4313      	orrs	r3, r2
 8005256:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	08da      	lsrs	r2, r3, #3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	3208      	adds	r2, #8
 8005260:	69b9      	ldr	r1, [r7, #24]
 8005262:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	2203      	movs	r2, #3
 8005272:	fa02 f303 	lsl.w	r3, r2, r3
 8005276:	43db      	mvns	r3, r3
 8005278:	69ba      	ldr	r2, [r7, #24]
 800527a:	4013      	ands	r3, r2
 800527c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f003 0203 	and.w	r2, r3, #3
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	005b      	lsls	r3, r3, #1
 800528a:	fa02 f303 	lsl.w	r3, r2, r3
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	4313      	orrs	r3, r2
 8005292:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	69ba      	ldr	r2, [r7, #24]
 8005298:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	f000 80d8 	beq.w	8005458 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052a8:	4b2c      	ldr	r3, [pc, #176]	@ (800535c <HAL_GPIO_Init+0x22c>)
 80052aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052ae:	4a2b      	ldr	r2, [pc, #172]	@ (800535c <HAL_GPIO_Init+0x22c>)
 80052b0:	f043 0302 	orr.w	r3, r3, #2
 80052b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80052b8:	4b28      	ldr	r3, [pc, #160]	@ (800535c <HAL_GPIO_Init+0x22c>)
 80052ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	60fb      	str	r3, [r7, #12]
 80052c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80052c6:	4a26      	ldr	r2, [pc, #152]	@ (8005360 <HAL_GPIO_Init+0x230>)
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	089b      	lsrs	r3, r3, #2
 80052cc:	3302      	adds	r3, #2
 80052ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	f003 0303 	and.w	r3, r3, #3
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	220f      	movs	r2, #15
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	43db      	mvns	r3, r3
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	4013      	ands	r3, r2
 80052e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005364 <HAL_GPIO_Init+0x234>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d04a      	beq.n	8005388 <HAL_GPIO_Init+0x258>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005368 <HAL_GPIO_Init+0x238>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d02b      	beq.n	8005352 <HAL_GPIO_Init+0x222>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a1b      	ldr	r2, [pc, #108]	@ (800536c <HAL_GPIO_Init+0x23c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d025      	beq.n	800534e <HAL_GPIO_Init+0x21e>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a1a      	ldr	r2, [pc, #104]	@ (8005370 <HAL_GPIO_Init+0x240>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d01f      	beq.n	800534a <HAL_GPIO_Init+0x21a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a19      	ldr	r2, [pc, #100]	@ (8005374 <HAL_GPIO_Init+0x244>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d019      	beq.n	8005346 <HAL_GPIO_Init+0x216>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a18      	ldr	r2, [pc, #96]	@ (8005378 <HAL_GPIO_Init+0x248>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d013      	beq.n	8005342 <HAL_GPIO_Init+0x212>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a17      	ldr	r2, [pc, #92]	@ (800537c <HAL_GPIO_Init+0x24c>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d00d      	beq.n	800533e <HAL_GPIO_Init+0x20e>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a16      	ldr	r2, [pc, #88]	@ (8005380 <HAL_GPIO_Init+0x250>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d007      	beq.n	800533a <HAL_GPIO_Init+0x20a>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a15      	ldr	r2, [pc, #84]	@ (8005384 <HAL_GPIO_Init+0x254>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d101      	bne.n	8005336 <HAL_GPIO_Init+0x206>
 8005332:	2309      	movs	r3, #9
 8005334:	e029      	b.n	800538a <HAL_GPIO_Init+0x25a>
 8005336:	230a      	movs	r3, #10
 8005338:	e027      	b.n	800538a <HAL_GPIO_Init+0x25a>
 800533a:	2307      	movs	r3, #7
 800533c:	e025      	b.n	800538a <HAL_GPIO_Init+0x25a>
 800533e:	2306      	movs	r3, #6
 8005340:	e023      	b.n	800538a <HAL_GPIO_Init+0x25a>
 8005342:	2305      	movs	r3, #5
 8005344:	e021      	b.n	800538a <HAL_GPIO_Init+0x25a>
 8005346:	2304      	movs	r3, #4
 8005348:	e01f      	b.n	800538a <HAL_GPIO_Init+0x25a>
 800534a:	2303      	movs	r3, #3
 800534c:	e01d      	b.n	800538a <HAL_GPIO_Init+0x25a>
 800534e:	2302      	movs	r3, #2
 8005350:	e01b      	b.n	800538a <HAL_GPIO_Init+0x25a>
 8005352:	2301      	movs	r3, #1
 8005354:	e019      	b.n	800538a <HAL_GPIO_Init+0x25a>
 8005356:	bf00      	nop
 8005358:	58000080 	.word	0x58000080
 800535c:	58024400 	.word	0x58024400
 8005360:	58000400 	.word	0x58000400
 8005364:	58020000 	.word	0x58020000
 8005368:	58020400 	.word	0x58020400
 800536c:	58020800 	.word	0x58020800
 8005370:	58020c00 	.word	0x58020c00
 8005374:	58021000 	.word	0x58021000
 8005378:	58021400 	.word	0x58021400
 800537c:	58021800 	.word	0x58021800
 8005380:	58021c00 	.word	0x58021c00
 8005384:	58022400 	.word	0x58022400
 8005388:	2300      	movs	r3, #0
 800538a:	69fa      	ldr	r2, [r7, #28]
 800538c:	f002 0203 	and.w	r2, r2, #3
 8005390:	0092      	lsls	r2, r2, #2
 8005392:	4093      	lsls	r3, r2
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	4313      	orrs	r3, r2
 8005398:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800539a:	4938      	ldr	r1, [pc, #224]	@ (800547c <HAL_GPIO_Init+0x34c>)
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	089b      	lsrs	r3, r3, #2
 80053a0:	3302      	adds	r3, #2
 80053a2:	69ba      	ldr	r2, [r7, #24]
 80053a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80053a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	43db      	mvns	r3, r3
 80053b4:	69ba      	ldr	r2, [r7, #24]
 80053b6:	4013      	ands	r3, r2
 80053b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d003      	beq.n	80053ce <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80053c6:	69ba      	ldr	r2, [r7, #24]
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80053ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80053d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	43db      	mvns	r3, r3
 80053e2:	69ba      	ldr	r2, [r7, #24]
 80053e4:	4013      	ands	r3, r2
 80053e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d003      	beq.n	80053fc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80053f4:	69ba      	ldr	r2, [r7, #24]
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80053fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	43db      	mvns	r3, r3
 800540e:	69ba      	ldr	r2, [r7, #24]
 8005410:	4013      	ands	r3, r2
 8005412:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800541c:	2b00      	cmp	r3, #0
 800541e:	d003      	beq.n	8005428 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	4313      	orrs	r3, r2
 8005426:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	43db      	mvns	r3, r3
 8005438:	69ba      	ldr	r2, [r7, #24]
 800543a:	4013      	ands	r3, r2
 800543c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800544a:	69ba      	ldr	r2, [r7, #24]
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	4313      	orrs	r3, r2
 8005450:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	3301      	adds	r3, #1
 800545c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	fa22 f303 	lsr.w	r3, r2, r3
 8005468:	2b00      	cmp	r3, #0
 800546a:	f47f ae6b 	bne.w	8005144 <HAL_GPIO_Init+0x14>
  }
}
 800546e:	bf00      	nop
 8005470:	bf00      	nop
 8005472:	3724      	adds	r7, #36	@ 0x24
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr
 800547c:	58000400 	.word	0x58000400

08005480 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	460b      	mov	r3, r1
 800548a:	807b      	strh	r3, [r7, #2]
 800548c:	4613      	mov	r3, r2
 800548e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005490:	787b      	ldrb	r3, [r7, #1]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d003      	beq.n	800549e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005496:	887a      	ldrh	r2, [r7, #2]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800549c:	e003      	b.n	80054a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800549e:	887b      	ldrh	r3, [r7, #2]
 80054a0:	041a      	lsls	r2, r3, #16
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	619a      	str	r2, [r3, #24]
}
 80054a6:	bf00      	nop
 80054a8:	370c      	adds	r7, #12
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr

080054b2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b086      	sub	sp, #24
 80054b6:	af02      	add	r7, sp, #8
 80054b8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e0fe      	b.n	80056c2 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d106      	bne.n	80054de <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f7fc fc49 	bl	8001d70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2203      	movs	r2, #3
 80054e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f009 f8e0 	bl	800e6b0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6818      	ldr	r0, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	7c1a      	ldrb	r2, [r3, #16]
 80054f8:	f88d 2000 	strb.w	r2, [sp]
 80054fc:	3304      	adds	r3, #4
 80054fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005500:	f009 f864 	bl	800e5cc <USB_CoreInit>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d005      	beq.n	8005516 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2202      	movs	r2, #2
 800550e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e0d5      	b.n	80056c2 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2100      	movs	r1, #0
 800551c:	4618      	mov	r0, r3
 800551e:	f009 f8d8 	bl	800e6d2 <USB_SetCurrentMode>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d005      	beq.n	8005534 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2202      	movs	r2, #2
 800552c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e0c6      	b.n	80056c2 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005534:	2300      	movs	r3, #0
 8005536:	73fb      	strb	r3, [r7, #15]
 8005538:	e04a      	b.n	80055d0 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800553a:	7bfa      	ldrb	r2, [r7, #15]
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	00db      	lsls	r3, r3, #3
 8005542:	4413      	add	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	3315      	adds	r3, #21
 800554a:	2201      	movs	r2, #1
 800554c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800554e:	7bfa      	ldrb	r2, [r7, #15]
 8005550:	6879      	ldr	r1, [r7, #4]
 8005552:	4613      	mov	r3, r2
 8005554:	00db      	lsls	r3, r3, #3
 8005556:	4413      	add	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	440b      	add	r3, r1
 800555c:	3314      	adds	r3, #20
 800555e:	7bfa      	ldrb	r2, [r7, #15]
 8005560:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005562:	7bfa      	ldrb	r2, [r7, #15]
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	b298      	uxth	r0, r3
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	4413      	add	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	440b      	add	r3, r1
 8005574:	332e      	adds	r3, #46	@ 0x2e
 8005576:	4602      	mov	r2, r0
 8005578:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800557a:	7bfa      	ldrb	r2, [r7, #15]
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	4613      	mov	r3, r2
 8005580:	00db      	lsls	r3, r3, #3
 8005582:	4413      	add	r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	440b      	add	r3, r1
 8005588:	3318      	adds	r3, #24
 800558a:	2200      	movs	r2, #0
 800558c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800558e:	7bfa      	ldrb	r2, [r7, #15]
 8005590:	6879      	ldr	r1, [r7, #4]
 8005592:	4613      	mov	r3, r2
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	4413      	add	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	440b      	add	r3, r1
 800559c:	331c      	adds	r3, #28
 800559e:	2200      	movs	r2, #0
 80055a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80055a2:	7bfa      	ldrb	r2, [r7, #15]
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	4613      	mov	r3, r2
 80055a8:	00db      	lsls	r3, r3, #3
 80055aa:	4413      	add	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	440b      	add	r3, r1
 80055b0:	3320      	adds	r3, #32
 80055b2:	2200      	movs	r2, #0
 80055b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80055b6:	7bfa      	ldrb	r2, [r7, #15]
 80055b8:	6879      	ldr	r1, [r7, #4]
 80055ba:	4613      	mov	r3, r2
 80055bc:	00db      	lsls	r3, r3, #3
 80055be:	4413      	add	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	440b      	add	r3, r1
 80055c4:	3324      	adds	r3, #36	@ 0x24
 80055c6:	2200      	movs	r2, #0
 80055c8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055ca:	7bfb      	ldrb	r3, [r7, #15]
 80055cc:	3301      	adds	r3, #1
 80055ce:	73fb      	strb	r3, [r7, #15]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	791b      	ldrb	r3, [r3, #4]
 80055d4:	7bfa      	ldrb	r2, [r7, #15]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d3af      	bcc.n	800553a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055da:	2300      	movs	r3, #0
 80055dc:	73fb      	strb	r3, [r7, #15]
 80055de:	e044      	b.n	800566a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80055e0:	7bfa      	ldrb	r2, [r7, #15]
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	4613      	mov	r3, r2
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	4413      	add	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	440b      	add	r3, r1
 80055ee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80055f2:	2200      	movs	r2, #0
 80055f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80055f6:	7bfa      	ldrb	r2, [r7, #15]
 80055f8:	6879      	ldr	r1, [r7, #4]
 80055fa:	4613      	mov	r3, r2
 80055fc:	00db      	lsls	r3, r3, #3
 80055fe:	4413      	add	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	440b      	add	r3, r1
 8005604:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005608:	7bfa      	ldrb	r2, [r7, #15]
 800560a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800560c:	7bfa      	ldrb	r2, [r7, #15]
 800560e:	6879      	ldr	r1, [r7, #4]
 8005610:	4613      	mov	r3, r2
 8005612:	00db      	lsls	r3, r3, #3
 8005614:	4413      	add	r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	440b      	add	r3, r1
 800561a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800561e:	2200      	movs	r2, #0
 8005620:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005622:	7bfa      	ldrb	r2, [r7, #15]
 8005624:	6879      	ldr	r1, [r7, #4]
 8005626:	4613      	mov	r3, r2
 8005628:	00db      	lsls	r3, r3, #3
 800562a:	4413      	add	r3, r2
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	440b      	add	r3, r1
 8005630:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005634:	2200      	movs	r2, #0
 8005636:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005638:	7bfa      	ldrb	r2, [r7, #15]
 800563a:	6879      	ldr	r1, [r7, #4]
 800563c:	4613      	mov	r3, r2
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	4413      	add	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	440b      	add	r3, r1
 8005646:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800564a:	2200      	movs	r2, #0
 800564c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800564e:	7bfa      	ldrb	r2, [r7, #15]
 8005650:	6879      	ldr	r1, [r7, #4]
 8005652:	4613      	mov	r3, r2
 8005654:	00db      	lsls	r3, r3, #3
 8005656:	4413      	add	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	440b      	add	r3, r1
 800565c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005660:	2200      	movs	r2, #0
 8005662:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005664:	7bfb      	ldrb	r3, [r7, #15]
 8005666:	3301      	adds	r3, #1
 8005668:	73fb      	strb	r3, [r7, #15]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	791b      	ldrb	r3, [r3, #4]
 800566e:	7bfa      	ldrb	r2, [r7, #15]
 8005670:	429a      	cmp	r2, r3
 8005672:	d3b5      	bcc.n	80055e0 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6818      	ldr	r0, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	7c1a      	ldrb	r2, [r3, #16]
 800567c:	f88d 2000 	strb.w	r2, [sp]
 8005680:	3304      	adds	r3, #4
 8005682:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005684:	f009 f872 	bl	800e76c <USB_DevInit>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d005      	beq.n	800569a <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2202      	movs	r2, #2
 8005692:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e013      	b.n	80056c2 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	7b1b      	ldrb	r3, [r3, #12]
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d102      	bne.n	80056b6 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 f80b 	bl	80056cc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f009 fa2d 	bl	800eb1a <USB_DevDisconnect>

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
	...

080056cc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80056fa:	4b05      	ldr	r3, [pc, #20]	@ (8005710 <HAL_PCDEx_ActivateLPM+0x44>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005702:	2300      	movs	r3, #0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3714      	adds	r7, #20
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr
 8005710:	10000003 	.word	0x10000003

08005714 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800571c:	4b19      	ldr	r3, [pc, #100]	@ (8005784 <HAL_PWREx_ConfigSupply+0x70>)
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b04      	cmp	r3, #4
 8005726:	d00a      	beq.n	800573e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005728:	4b16      	ldr	r3, [pc, #88]	@ (8005784 <HAL_PWREx_ConfigSupply+0x70>)
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	f003 0307 	and.w	r3, r3, #7
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	429a      	cmp	r2, r3
 8005734:	d001      	beq.n	800573a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e01f      	b.n	800577a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800573a:	2300      	movs	r3, #0
 800573c:	e01d      	b.n	800577a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800573e:	4b11      	ldr	r3, [pc, #68]	@ (8005784 <HAL_PWREx_ConfigSupply+0x70>)
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	f023 0207 	bic.w	r2, r3, #7
 8005746:	490f      	ldr	r1, [pc, #60]	@ (8005784 <HAL_PWREx_ConfigSupply+0x70>)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4313      	orrs	r3, r2
 800574c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800574e:	f7fc fc27 	bl	8001fa0 <HAL_GetTick>
 8005752:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005754:	e009      	b.n	800576a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005756:	f7fc fc23 	bl	8001fa0 <HAL_GetTick>
 800575a:	4602      	mov	r2, r0
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005764:	d901      	bls.n	800576a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e007      	b.n	800577a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800576a:	4b06      	ldr	r3, [pc, #24]	@ (8005784 <HAL_PWREx_ConfigSupply+0x70>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005772:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005776:	d1ee      	bne.n	8005756 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	58024800 	.word	0x58024800

08005788 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005788:	b480      	push	{r7}
 800578a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800578c:	4b05      	ldr	r3, [pc, #20]	@ (80057a4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	4a04      	ldr	r2, [pc, #16]	@ (80057a4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005796:	60d3      	str	r3, [r2, #12]
}
 8005798:	bf00      	nop
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	58024800 	.word	0x58024800

080057a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b08c      	sub	sp, #48	@ 0x30
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d101      	bne.n	80057ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e3c8      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	f000 8087 	beq.w	80058d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057c8:	4b88      	ldr	r3, [pc, #544]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057d2:	4b86      	ldr	r3, [pc, #536]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80057d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80057d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057da:	2b10      	cmp	r3, #16
 80057dc:	d007      	beq.n	80057ee <HAL_RCC_OscConfig+0x46>
 80057de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e0:	2b18      	cmp	r3, #24
 80057e2:	d110      	bne.n	8005806 <HAL_RCC_OscConfig+0x5e>
 80057e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e6:	f003 0303 	and.w	r3, r3, #3
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d10b      	bne.n	8005806 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057ee:	4b7f      	ldr	r3, [pc, #508]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d06c      	beq.n	80058d4 <HAL_RCC_OscConfig+0x12c>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d168      	bne.n	80058d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e3a2      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800580e:	d106      	bne.n	800581e <HAL_RCC_OscConfig+0x76>
 8005810:	4b76      	ldr	r3, [pc, #472]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a75      	ldr	r2, [pc, #468]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005816:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800581a:	6013      	str	r3, [r2, #0]
 800581c:	e02e      	b.n	800587c <HAL_RCC_OscConfig+0xd4>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d10c      	bne.n	8005840 <HAL_RCC_OscConfig+0x98>
 8005826:	4b71      	ldr	r3, [pc, #452]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a70      	ldr	r2, [pc, #448]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 800582c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005830:	6013      	str	r3, [r2, #0]
 8005832:	4b6e      	ldr	r3, [pc, #440]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a6d      	ldr	r2, [pc, #436]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005838:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800583c:	6013      	str	r3, [r2, #0]
 800583e:	e01d      	b.n	800587c <HAL_RCC_OscConfig+0xd4>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005848:	d10c      	bne.n	8005864 <HAL_RCC_OscConfig+0xbc>
 800584a:	4b68      	ldr	r3, [pc, #416]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a67      	ldr	r2, [pc, #412]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005850:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005854:	6013      	str	r3, [r2, #0]
 8005856:	4b65      	ldr	r3, [pc, #404]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a64      	ldr	r2, [pc, #400]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 800585c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005860:	6013      	str	r3, [r2, #0]
 8005862:	e00b      	b.n	800587c <HAL_RCC_OscConfig+0xd4>
 8005864:	4b61      	ldr	r3, [pc, #388]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a60      	ldr	r2, [pc, #384]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 800586a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800586e:	6013      	str	r3, [r2, #0]
 8005870:	4b5e      	ldr	r3, [pc, #376]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a5d      	ldr	r2, [pc, #372]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005876:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800587a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d013      	beq.n	80058ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005884:	f7fc fb8c 	bl	8001fa0 <HAL_GetTick>
 8005888:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800588a:	e008      	b.n	800589e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800588c:	f7fc fb88 	bl	8001fa0 <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b64      	cmp	r3, #100	@ 0x64
 8005898:	d901      	bls.n	800589e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e356      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800589e:	4b53      	ldr	r3, [pc, #332]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d0f0      	beq.n	800588c <HAL_RCC_OscConfig+0xe4>
 80058aa:	e014      	b.n	80058d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ac:	f7fc fb78 	bl	8001fa0 <HAL_GetTick>
 80058b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058b4:	f7fc fb74 	bl	8001fa0 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b64      	cmp	r3, #100	@ 0x64
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e342      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80058c6:	4b49      	ldr	r3, [pc, #292]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1f0      	bne.n	80058b4 <HAL_RCC_OscConfig+0x10c>
 80058d2:	e000      	b.n	80058d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f000 808c 	beq.w	80059fc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058e4:	4b41      	ldr	r3, [pc, #260]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058ec:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80058ee:	4b3f      	ldr	r3, [pc, #252]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80058f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d007      	beq.n	800590a <HAL_RCC_OscConfig+0x162>
 80058fa:	6a3b      	ldr	r3, [r7, #32]
 80058fc:	2b18      	cmp	r3, #24
 80058fe:	d137      	bne.n	8005970 <HAL_RCC_OscConfig+0x1c8>
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	f003 0303 	and.w	r3, r3, #3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d132      	bne.n	8005970 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800590a:	4b38      	ldr	r3, [pc, #224]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0304 	and.w	r3, r3, #4
 8005912:	2b00      	cmp	r3, #0
 8005914:	d005      	beq.n	8005922 <HAL_RCC_OscConfig+0x17a>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e314      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005922:	4b32      	ldr	r3, [pc, #200]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f023 0219 	bic.w	r2, r3, #25
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	492f      	ldr	r1, [pc, #188]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005930:	4313      	orrs	r3, r2
 8005932:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005934:	f7fc fb34 	bl	8001fa0 <HAL_GetTick>
 8005938:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800593a:	e008      	b.n	800594e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800593c:	f7fc fb30 	bl	8001fa0 <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	2b02      	cmp	r3, #2
 8005948:	d901      	bls.n	800594e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e2fe      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800594e:	4b27      	ldr	r3, [pc, #156]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0304 	and.w	r3, r3, #4
 8005956:	2b00      	cmp	r3, #0
 8005958:	d0f0      	beq.n	800593c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800595a:	4b24      	ldr	r3, [pc, #144]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	061b      	lsls	r3, r3, #24
 8005968:	4920      	ldr	r1, [pc, #128]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 800596a:	4313      	orrs	r3, r2
 800596c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800596e:	e045      	b.n	80059fc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d026      	beq.n	80059c6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005978:	4b1c      	ldr	r3, [pc, #112]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f023 0219 	bic.w	r2, r3, #25
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	4919      	ldr	r1, [pc, #100]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 8005986:	4313      	orrs	r3, r2
 8005988:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598a:	f7fc fb09 	bl	8001fa0 <HAL_GetTick>
 800598e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005990:	e008      	b.n	80059a4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005992:	f7fc fb05 	bl	8001fa0 <HAL_GetTick>
 8005996:	4602      	mov	r2, r0
 8005998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	2b02      	cmp	r3, #2
 800599e:	d901      	bls.n	80059a4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e2d3      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059a4:	4b11      	ldr	r3, [pc, #68]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0304 	and.w	r3, r3, #4
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d0f0      	beq.n	8005992 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b0:	4b0e      	ldr	r3, [pc, #56]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	061b      	lsls	r3, r3, #24
 80059be:	490b      	ldr	r1, [pc, #44]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	604b      	str	r3, [r1, #4]
 80059c4:	e01a      	b.n	80059fc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059c6:	4b09      	ldr	r3, [pc, #36]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a08      	ldr	r2, [pc, #32]	@ (80059ec <HAL_RCC_OscConfig+0x244>)
 80059cc:	f023 0301 	bic.w	r3, r3, #1
 80059d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d2:	f7fc fae5 	bl	8001fa0 <HAL_GetTick>
 80059d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80059d8:	e00a      	b.n	80059f0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059da:	f7fc fae1 	bl	8001fa0 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d903      	bls.n	80059f0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e2af      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
 80059ec:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80059f0:	4b96      	ldr	r3, [pc, #600]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0304 	and.w	r3, r3, #4
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1ee      	bne.n	80059da <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0310 	and.w	r3, r3, #16
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d06a      	beq.n	8005ade <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a08:	4b90      	ldr	r3, [pc, #576]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a10:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005a12:	4b8e      	ldr	r3, [pc, #568]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a16:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	d007      	beq.n	8005a2e <HAL_RCC_OscConfig+0x286>
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	2b18      	cmp	r3, #24
 8005a22:	d11b      	bne.n	8005a5c <HAL_RCC_OscConfig+0x2b4>
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	f003 0303 	and.w	r3, r3, #3
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d116      	bne.n	8005a5c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005a2e:	4b87      	ldr	r3, [pc, #540]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d005      	beq.n	8005a46 <HAL_RCC_OscConfig+0x29e>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	2b80      	cmp	r3, #128	@ 0x80
 8005a40:	d001      	beq.n	8005a46 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e282      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a46:	4b81      	ldr	r3, [pc, #516]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	061b      	lsls	r3, r3, #24
 8005a54:	497d      	ldr	r1, [pc, #500]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005a5a:	e040      	b.n	8005ade <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	69db      	ldr	r3, [r3, #28]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d023      	beq.n	8005aac <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005a64:	4b79      	ldr	r3, [pc, #484]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a78      	ldr	r2, [pc, #480]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a70:	f7fc fa96 	bl	8001fa0 <HAL_GetTick>
 8005a74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a76:	e008      	b.n	8005a8a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005a78:	f7fc fa92 	bl	8001fa0 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d901      	bls.n	8005a8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e260      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a8a:	4b70      	ldr	r3, [pc, #448]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d0f0      	beq.n	8005a78 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a96:	4b6d      	ldr	r3, [pc, #436]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	061b      	lsls	r3, r3, #24
 8005aa4:	4969      	ldr	r1, [pc, #420]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	60cb      	str	r3, [r1, #12]
 8005aaa:	e018      	b.n	8005ade <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005aac:	4b67      	ldr	r3, [pc, #412]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a66      	ldr	r2, [pc, #408]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005ab2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ab6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab8:	f7fc fa72 	bl	8001fa0 <HAL_GetTick>
 8005abc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005ac0:	f7fc fa6e 	bl	8001fa0 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e23c      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005ad2:	4b5e      	ldr	r3, [pc, #376]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1f0      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0308 	and.w	r3, r3, #8
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d036      	beq.n	8005b58 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d019      	beq.n	8005b26 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005af2:	4b56      	ldr	r3, [pc, #344]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005af4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005af6:	4a55      	ldr	r2, [pc, #340]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005af8:	f043 0301 	orr.w	r3, r3, #1
 8005afc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005afe:	f7fc fa4f 	bl	8001fa0 <HAL_GetTick>
 8005b02:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005b04:	e008      	b.n	8005b18 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b06:	f7fc fa4b 	bl	8001fa0 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	2b02      	cmp	r3, #2
 8005b12:	d901      	bls.n	8005b18 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e219      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005b18:	4b4c      	ldr	r3, [pc, #304]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005b1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b1c:	f003 0302 	and.w	r3, r3, #2
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d0f0      	beq.n	8005b06 <HAL_RCC_OscConfig+0x35e>
 8005b24:	e018      	b.n	8005b58 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b26:	4b49      	ldr	r3, [pc, #292]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005b28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b2a:	4a48      	ldr	r2, [pc, #288]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005b2c:	f023 0301 	bic.w	r3, r3, #1
 8005b30:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b32:	f7fc fa35 	bl	8001fa0 <HAL_GetTick>
 8005b36:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005b38:	e008      	b.n	8005b4c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b3a:	f7fc fa31 	bl	8001fa0 <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d901      	bls.n	8005b4c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	e1ff      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005b4c:	4b3f      	ldr	r3, [pc, #252]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b50:	f003 0302 	and.w	r3, r3, #2
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1f0      	bne.n	8005b3a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0320 	and.w	r3, r3, #32
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d036      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	699b      	ldr	r3, [r3, #24]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d019      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005b6c:	4b37      	ldr	r3, [pc, #220]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a36      	ldr	r2, [pc, #216]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005b72:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005b76:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005b78:	f7fc fa12 	bl	8001fa0 <HAL_GetTick>
 8005b7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b7e:	e008      	b.n	8005b92 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b80:	f7fc fa0e 	bl	8001fa0 <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	2b02      	cmp	r3, #2
 8005b8c:	d901      	bls.n	8005b92 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e1dc      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b92:	4b2e      	ldr	r3, [pc, #184]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d0f0      	beq.n	8005b80 <HAL_RCC_OscConfig+0x3d8>
 8005b9e:	e018      	b.n	8005bd2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ba0:	4b2a      	ldr	r3, [pc, #168]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a29      	ldr	r2, [pc, #164]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005ba6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005baa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005bac:	f7fc f9f8 	bl	8001fa0 <HAL_GetTick>
 8005bb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bb4:	f7fc f9f4 	bl	8001fa0 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e1c2      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005bc6:	4b21      	ldr	r3, [pc, #132]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1f0      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0304 	and.w	r3, r3, #4
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 8086 	beq.w	8005cec <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005be0:	4b1b      	ldr	r3, [pc, #108]	@ (8005c50 <HAL_RCC_OscConfig+0x4a8>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a1a      	ldr	r2, [pc, #104]	@ (8005c50 <HAL_RCC_OscConfig+0x4a8>)
 8005be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005bec:	f7fc f9d8 	bl	8001fa0 <HAL_GetTick>
 8005bf0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bf2:	e008      	b.n	8005c06 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bf4:	f7fc f9d4 	bl	8001fa0 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b64      	cmp	r3, #100	@ 0x64
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e1a2      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c06:	4b12      	ldr	r3, [pc, #72]	@ (8005c50 <HAL_RCC_OscConfig+0x4a8>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d0f0      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d106      	bne.n	8005c28 <HAL_RCC_OscConfig+0x480>
 8005c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1e:	4a0b      	ldr	r2, [pc, #44]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005c20:	f043 0301 	orr.w	r3, r3, #1
 8005c24:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c26:	e032      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e6>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d111      	bne.n	8005c54 <HAL_RCC_OscConfig+0x4ac>
 8005c30:	4b06      	ldr	r3, [pc, #24]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c34:	4a05      	ldr	r2, [pc, #20]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005c36:	f023 0301 	bic.w	r3, r3, #1
 8005c3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c3c:	4b03      	ldr	r3, [pc, #12]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c40:	4a02      	ldr	r2, [pc, #8]	@ (8005c4c <HAL_RCC_OscConfig+0x4a4>)
 8005c42:	f023 0304 	bic.w	r3, r3, #4
 8005c46:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c48:	e021      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e6>
 8005c4a:	bf00      	nop
 8005c4c:	58024400 	.word	0x58024400
 8005c50:	58024800 	.word	0x58024800
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	2b05      	cmp	r3, #5
 8005c5a:	d10c      	bne.n	8005c76 <HAL_RCC_OscConfig+0x4ce>
 8005c5c:	4b83      	ldr	r3, [pc, #524]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c60:	4a82      	ldr	r2, [pc, #520]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005c62:	f043 0304 	orr.w	r3, r3, #4
 8005c66:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c68:	4b80      	ldr	r3, [pc, #512]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005c6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c6c:	4a7f      	ldr	r2, [pc, #508]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005c6e:	f043 0301 	orr.w	r3, r3, #1
 8005c72:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c74:	e00b      	b.n	8005c8e <HAL_RCC_OscConfig+0x4e6>
 8005c76:	4b7d      	ldr	r3, [pc, #500]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c7a:	4a7c      	ldr	r2, [pc, #496]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005c7c:	f023 0301 	bic.w	r3, r3, #1
 8005c80:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c82:	4b7a      	ldr	r3, [pc, #488]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c86:	4a79      	ldr	r2, [pc, #484]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005c88:	f023 0304 	bic.w	r3, r3, #4
 8005c8c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d015      	beq.n	8005cc2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c96:	f7fc f983 	bl	8001fa0 <HAL_GetTick>
 8005c9a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c9c:	e00a      	b.n	8005cb4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c9e:	f7fc f97f 	bl	8001fa0 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d901      	bls.n	8005cb4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e14b      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005cb4:	4b6d      	ldr	r3, [pc, #436]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d0ee      	beq.n	8005c9e <HAL_RCC_OscConfig+0x4f6>
 8005cc0:	e014      	b.n	8005cec <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc2:	f7fc f96d 	bl	8001fa0 <HAL_GetTick>
 8005cc6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005cc8:	e00a      	b.n	8005ce0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cca:	f7fc f969 	bl	8001fa0 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d901      	bls.n	8005ce0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e135      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005ce0:	4b62      	ldr	r3, [pc, #392]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ce4:	f003 0302 	and.w	r3, r3, #2
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1ee      	bne.n	8005cca <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 812a 	beq.w	8005f4a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005cf6:	4b5d      	ldr	r3, [pc, #372]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cfe:	2b18      	cmp	r3, #24
 8005d00:	f000 80ba 	beq.w	8005e78 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	f040 8095 	bne.w	8005e38 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d0e:	4b57      	ldr	r3, [pc, #348]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a56      	ldr	r2, [pc, #344]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d1a:	f7fc f941 	bl	8001fa0 <HAL_GetTick>
 8005d1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d20:	e008      	b.n	8005d34 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d22:	f7fc f93d 	bl	8001fa0 <HAL_GetTick>
 8005d26:	4602      	mov	r2, r0
 8005d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d901      	bls.n	8005d34 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e10b      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d34:	4b4d      	ldr	r3, [pc, #308]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1f0      	bne.n	8005d22 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d40:	4b4a      	ldr	r3, [pc, #296]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d44:	4b4a      	ldr	r3, [pc, #296]	@ (8005e70 <HAL_RCC_OscConfig+0x6c8>)
 8005d46:	4013      	ands	r3, r2
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005d50:	0112      	lsls	r2, r2, #4
 8005d52:	430a      	orrs	r2, r1
 8005d54:	4945      	ldr	r1, [pc, #276]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	025b      	lsls	r3, r3, #9
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d74:	3b01      	subs	r3, #1
 8005d76:	041b      	lsls	r3, r3, #16
 8005d78:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d7c:	431a      	orrs	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d82:	3b01      	subs	r3, #1
 8005d84:	061b      	lsls	r3, r3, #24
 8005d86:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d8a:	4938      	ldr	r1, [pc, #224]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005d90:	4b36      	ldr	r3, [pc, #216]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d94:	4a35      	ldr	r2, [pc, #212]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d96:	f023 0301 	bic.w	r3, r3, #1
 8005d9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005d9c:	4b33      	ldr	r3, [pc, #204]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005d9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005da0:	4b34      	ldr	r3, [pc, #208]	@ (8005e74 <HAL_RCC_OscConfig+0x6cc>)
 8005da2:	4013      	ands	r3, r2
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005da8:	00d2      	lsls	r2, r2, #3
 8005daa:	4930      	ldr	r1, [pc, #192]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005db0:	4b2e      	ldr	r3, [pc, #184]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db4:	f023 020c 	bic.w	r2, r3, #12
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dbc:	492b      	ldr	r1, [pc, #172]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc6:	f023 0202 	bic.w	r2, r3, #2
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dce:	4927      	ldr	r1, [pc, #156]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005dd4:	4b25      	ldr	r3, [pc, #148]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd8:	4a24      	ldr	r2, [pc, #144]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005de0:	4b22      	ldr	r3, [pc, #136]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	4a21      	ldr	r2, [pc, #132]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005dec:	4b1f      	ldr	r3, [pc, #124]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df0:	4a1e      	ldr	r2, [pc, #120]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005df2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005df6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005df8:	4b1c      	ldr	r3, [pc, #112]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	4a1b      	ldr	r2, [pc, #108]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005dfe:	f043 0301 	orr.w	r3, r3, #1
 8005e02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e04:	4b19      	ldr	r3, [pc, #100]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a18      	ldr	r2, [pc, #96]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005e0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e10:	f7fc f8c6 	bl	8001fa0 <HAL_GetTick>
 8005e14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e16:	e008      	b.n	8005e2a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e18:	f7fc f8c2 	bl	8001fa0 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e090      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e2a:	4b10      	ldr	r3, [pc, #64]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d0f0      	beq.n	8005e18 <HAL_RCC_OscConfig+0x670>
 8005e36:	e088      	b.n	8005f4a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e38:	4b0c      	ldr	r3, [pc, #48]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005e3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e44:	f7fc f8ac 	bl	8001fa0 <HAL_GetTick>
 8005e48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e4a:	e008      	b.n	8005e5e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e4c:	f7fc f8a8 	bl	8001fa0 <HAL_GetTick>
 8005e50:	4602      	mov	r2, r0
 8005e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e54:	1ad3      	subs	r3, r2, r3
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d901      	bls.n	8005e5e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	e076      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e5e:	4b03      	ldr	r3, [pc, #12]	@ (8005e6c <HAL_RCC_OscConfig+0x6c4>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1f0      	bne.n	8005e4c <HAL_RCC_OscConfig+0x6a4>
 8005e6a:	e06e      	b.n	8005f4a <HAL_RCC_OscConfig+0x7a2>
 8005e6c:	58024400 	.word	0x58024400
 8005e70:	fffffc0c 	.word	0xfffffc0c
 8005e74:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005e78:	4b36      	ldr	r3, [pc, #216]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005e7e:	4b35      	ldr	r3, [pc, #212]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e82:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d031      	beq.n	8005ef0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	f003 0203 	and.w	r2, r3, #3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d12a      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	091b      	lsrs	r3, r3, #4
 8005e9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d122      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d11a      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	0a5b      	lsrs	r3, r3, #9
 8005ebe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d111      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	0c1b      	lsrs	r3, r3, #16
 8005ed0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d108      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	0e1b      	lsrs	r3, r3, #24
 8005ee2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eea:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d001      	beq.n	8005ef4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e02b      	b.n	8005f4c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005ef4:	4b17      	ldr	r3, [pc, #92]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ef8:	08db      	lsrs	r3, r3, #3
 8005efa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005efe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d01f      	beq.n	8005f4a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005f0a:	4b12      	ldr	r3, [pc, #72]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0e:	4a11      	ldr	r2, [pc, #68]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005f10:	f023 0301 	bic.w	r3, r3, #1
 8005f14:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005f16:	f7fc f843 	bl	8001fa0 <HAL_GetTick>
 8005f1a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005f1c:	bf00      	nop
 8005f1e:	f7fc f83f 	bl	8001fa0 <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d0f9      	beq.n	8005f1e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005f2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f58 <HAL_RCC_OscConfig+0x7b0>)
 8005f30:	4013      	ands	r3, r2
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005f36:	00d2      	lsls	r2, r2, #3
 8005f38:	4906      	ldr	r1, [pc, #24]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005f3e:	4b05      	ldr	r3, [pc, #20]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f42:	4a04      	ldr	r2, [pc, #16]	@ (8005f54 <HAL_RCC_OscConfig+0x7ac>)
 8005f44:	f043 0301 	orr.w	r3, r3, #1
 8005f48:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3730      	adds	r7, #48	@ 0x30
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	58024400 	.word	0x58024400
 8005f58:	ffff0007 	.word	0xffff0007

08005f5c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b086      	sub	sp, #24
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e19c      	b.n	80062aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f70:	4b8a      	ldr	r3, [pc, #552]	@ (800619c <HAL_RCC_ClockConfig+0x240>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 030f 	and.w	r3, r3, #15
 8005f78:	683a      	ldr	r2, [r7, #0]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d910      	bls.n	8005fa0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f7e:	4b87      	ldr	r3, [pc, #540]	@ (800619c <HAL_RCC_ClockConfig+0x240>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f023 020f 	bic.w	r2, r3, #15
 8005f86:	4985      	ldr	r1, [pc, #532]	@ (800619c <HAL_RCC_ClockConfig+0x240>)
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f8e:	4b83      	ldr	r3, [pc, #524]	@ (800619c <HAL_RCC_ClockConfig+0x240>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 030f 	and.w	r3, r3, #15
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d001      	beq.n	8005fa0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e184      	b.n	80062aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d010      	beq.n	8005fce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	691a      	ldr	r2, [r3, #16]
 8005fb0:	4b7b      	ldr	r3, [pc, #492]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d908      	bls.n	8005fce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005fbc:	4b78      	ldr	r3, [pc, #480]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8005fbe:	699b      	ldr	r3, [r3, #24]
 8005fc0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	4975      	ldr	r1, [pc, #468]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0308 	and.w	r3, r3, #8
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d010      	beq.n	8005ffc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	695a      	ldr	r2, [r3, #20]
 8005fde:	4b70      	ldr	r3, [pc, #448]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d908      	bls.n	8005ffc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005fea:	4b6d      	ldr	r3, [pc, #436]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8005fec:	69db      	ldr	r3, [r3, #28]
 8005fee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	496a      	ldr	r1, [pc, #424]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0310 	and.w	r3, r3, #16
 8006004:	2b00      	cmp	r3, #0
 8006006:	d010      	beq.n	800602a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	699a      	ldr	r2, [r3, #24]
 800600c:	4b64      	ldr	r3, [pc, #400]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 800600e:	69db      	ldr	r3, [r3, #28]
 8006010:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006014:	429a      	cmp	r2, r3
 8006016:	d908      	bls.n	800602a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006018:	4b61      	ldr	r3, [pc, #388]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	699b      	ldr	r3, [r3, #24]
 8006024:	495e      	ldr	r1, [pc, #376]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8006026:	4313      	orrs	r3, r2
 8006028:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0320 	and.w	r3, r3, #32
 8006032:	2b00      	cmp	r3, #0
 8006034:	d010      	beq.n	8006058 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	69da      	ldr	r2, [r3, #28]
 800603a:	4b59      	ldr	r3, [pc, #356]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006042:	429a      	cmp	r2, r3
 8006044:	d908      	bls.n	8006058 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006046:	4b56      	ldr	r3, [pc, #344]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	4953      	ldr	r1, [pc, #332]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8006054:	4313      	orrs	r3, r2
 8006056:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0302 	and.w	r3, r3, #2
 8006060:	2b00      	cmp	r3, #0
 8006062:	d010      	beq.n	8006086 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	68da      	ldr	r2, [r3, #12]
 8006068:	4b4d      	ldr	r3, [pc, #308]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	f003 030f 	and.w	r3, r3, #15
 8006070:	429a      	cmp	r2, r3
 8006072:	d908      	bls.n	8006086 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006074:	4b4a      	ldr	r3, [pc, #296]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8006076:	699b      	ldr	r3, [r3, #24]
 8006078:	f023 020f 	bic.w	r2, r3, #15
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	4947      	ldr	r1, [pc, #284]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8006082:	4313      	orrs	r3, r2
 8006084:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0301 	and.w	r3, r3, #1
 800608e:	2b00      	cmp	r3, #0
 8006090:	d055      	beq.n	800613e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006092:	4b43      	ldr	r3, [pc, #268]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8006094:	699b      	ldr	r3, [r3, #24]
 8006096:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	4940      	ldr	r1, [pc, #256]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d107      	bne.n	80060bc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80060ac:	4b3c      	ldr	r3, [pc, #240]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d121      	bne.n	80060fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e0f6      	b.n	80062aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2b03      	cmp	r3, #3
 80060c2:	d107      	bne.n	80060d4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80060c4:	4b36      	ldr	r3, [pc, #216]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d115      	bne.n	80060fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e0ea      	b.n	80062aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d107      	bne.n	80060ec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060dc:	4b30      	ldr	r3, [pc, #192]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d109      	bne.n	80060fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	e0de      	b.n	80062aa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80060ec:	4b2c      	ldr	r3, [pc, #176]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f003 0304 	and.w	r3, r3, #4
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d101      	bne.n	80060fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	e0d6      	b.n	80062aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060fc:	4b28      	ldr	r3, [pc, #160]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 80060fe:	691b      	ldr	r3, [r3, #16]
 8006100:	f023 0207 	bic.w	r2, r3, #7
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	4925      	ldr	r1, [pc, #148]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 800610a:	4313      	orrs	r3, r2
 800610c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800610e:	f7fb ff47 	bl	8001fa0 <HAL_GetTick>
 8006112:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006114:	e00a      	b.n	800612c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006116:	f7fb ff43 	bl	8001fa0 <HAL_GetTick>
 800611a:	4602      	mov	r2, r0
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006124:	4293      	cmp	r3, r2
 8006126:	d901      	bls.n	800612c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e0be      	b.n	80062aa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800612c:	4b1c      	ldr	r3, [pc, #112]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	00db      	lsls	r3, r3, #3
 800613a:	429a      	cmp	r2, r3
 800613c:	d1eb      	bne.n	8006116 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d010      	beq.n	800616c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	68da      	ldr	r2, [r3, #12]
 800614e:	4b14      	ldr	r3, [pc, #80]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8006150:	699b      	ldr	r3, [r3, #24]
 8006152:	f003 030f 	and.w	r3, r3, #15
 8006156:	429a      	cmp	r2, r3
 8006158:	d208      	bcs.n	800616c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800615a:	4b11      	ldr	r3, [pc, #68]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	f023 020f 	bic.w	r2, r3, #15
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	490e      	ldr	r1, [pc, #56]	@ (80061a0 <HAL_RCC_ClockConfig+0x244>)
 8006168:	4313      	orrs	r3, r2
 800616a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800616c:	4b0b      	ldr	r3, [pc, #44]	@ (800619c <HAL_RCC_ClockConfig+0x240>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 030f 	and.w	r3, r3, #15
 8006174:	683a      	ldr	r2, [r7, #0]
 8006176:	429a      	cmp	r2, r3
 8006178:	d214      	bcs.n	80061a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800617a:	4b08      	ldr	r3, [pc, #32]	@ (800619c <HAL_RCC_ClockConfig+0x240>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f023 020f 	bic.w	r2, r3, #15
 8006182:	4906      	ldr	r1, [pc, #24]	@ (800619c <HAL_RCC_ClockConfig+0x240>)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	4313      	orrs	r3, r2
 8006188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800618a:	4b04      	ldr	r3, [pc, #16]	@ (800619c <HAL_RCC_ClockConfig+0x240>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 030f 	and.w	r3, r3, #15
 8006192:	683a      	ldr	r2, [r7, #0]
 8006194:	429a      	cmp	r2, r3
 8006196:	d005      	beq.n	80061a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e086      	b.n	80062aa <HAL_RCC_ClockConfig+0x34e>
 800619c:	52002000 	.word	0x52002000
 80061a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d010      	beq.n	80061d2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	691a      	ldr	r2, [r3, #16]
 80061b4:	4b3f      	ldr	r3, [pc, #252]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061bc:	429a      	cmp	r2, r3
 80061be:	d208      	bcs.n	80061d2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80061c0:	4b3c      	ldr	r3, [pc, #240]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	4939      	ldr	r1, [pc, #228]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 0308 	and.w	r3, r3, #8
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d010      	beq.n	8006200 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	695a      	ldr	r2, [r3, #20]
 80061e2:	4b34      	ldr	r3, [pc, #208]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d208      	bcs.n	8006200 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80061ee:	4b31      	ldr	r3, [pc, #196]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	492e      	ldr	r1, [pc, #184]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 80061fc:	4313      	orrs	r3, r2
 80061fe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0310 	and.w	r3, r3, #16
 8006208:	2b00      	cmp	r3, #0
 800620a:	d010      	beq.n	800622e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	699a      	ldr	r2, [r3, #24]
 8006210:	4b28      	ldr	r3, [pc, #160]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 8006212:	69db      	ldr	r3, [r3, #28]
 8006214:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006218:	429a      	cmp	r2, r3
 800621a:	d208      	bcs.n	800622e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800621c:	4b25      	ldr	r3, [pc, #148]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 800621e:	69db      	ldr	r3, [r3, #28]
 8006220:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	699b      	ldr	r3, [r3, #24]
 8006228:	4922      	ldr	r1, [pc, #136]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 800622a:	4313      	orrs	r3, r2
 800622c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0320 	and.w	r3, r3, #32
 8006236:	2b00      	cmp	r3, #0
 8006238:	d010      	beq.n	800625c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	69da      	ldr	r2, [r3, #28]
 800623e:	4b1d      	ldr	r3, [pc, #116]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006246:	429a      	cmp	r2, r3
 8006248:	d208      	bcs.n	800625c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800624a:	4b1a      	ldr	r3, [pc, #104]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	4917      	ldr	r1, [pc, #92]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 8006258:	4313      	orrs	r3, r2
 800625a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800625c:	f000 f834 	bl	80062c8 <HAL_RCC_GetSysClockFreq>
 8006260:	4602      	mov	r2, r0
 8006262:	4b14      	ldr	r3, [pc, #80]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	0a1b      	lsrs	r3, r3, #8
 8006268:	f003 030f 	and.w	r3, r3, #15
 800626c:	4912      	ldr	r1, [pc, #72]	@ (80062b8 <HAL_RCC_ClockConfig+0x35c>)
 800626e:	5ccb      	ldrb	r3, [r1, r3]
 8006270:	f003 031f 	and.w	r3, r3, #31
 8006274:	fa22 f303 	lsr.w	r3, r2, r3
 8006278:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800627a:	4b0e      	ldr	r3, [pc, #56]	@ (80062b4 <HAL_RCC_ClockConfig+0x358>)
 800627c:	699b      	ldr	r3, [r3, #24]
 800627e:	f003 030f 	and.w	r3, r3, #15
 8006282:	4a0d      	ldr	r2, [pc, #52]	@ (80062b8 <HAL_RCC_ClockConfig+0x35c>)
 8006284:	5cd3      	ldrb	r3, [r2, r3]
 8006286:	f003 031f 	and.w	r3, r3, #31
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	fa22 f303 	lsr.w	r3, r2, r3
 8006290:	4a0a      	ldr	r2, [pc, #40]	@ (80062bc <HAL_RCC_ClockConfig+0x360>)
 8006292:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006294:	4a0a      	ldr	r2, [pc, #40]	@ (80062c0 <HAL_RCC_ClockConfig+0x364>)
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800629a:	4b0a      	ldr	r3, [pc, #40]	@ (80062c4 <HAL_RCC_ClockConfig+0x368>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fb fe34 	bl	8001f0c <HAL_InitTick>
 80062a4:	4603      	mov	r3, r0
 80062a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3718      	adds	r7, #24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	58024400 	.word	0x58024400
 80062b8:	08011d84 	.word	0x08011d84
 80062bc:	24000004 	.word	0x24000004
 80062c0:	24000000 	.word	0x24000000
 80062c4:	24000008 	.word	0x24000008

080062c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b089      	sub	sp, #36	@ 0x24
 80062cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062ce:	4bb3      	ldr	r3, [pc, #716]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062d6:	2b18      	cmp	r3, #24
 80062d8:	f200 8155 	bhi.w	8006586 <HAL_RCC_GetSysClockFreq+0x2be>
 80062dc:	a201      	add	r2, pc, #4	@ (adr r2, 80062e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80062de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e2:	bf00      	nop
 80062e4:	08006349 	.word	0x08006349
 80062e8:	08006587 	.word	0x08006587
 80062ec:	08006587 	.word	0x08006587
 80062f0:	08006587 	.word	0x08006587
 80062f4:	08006587 	.word	0x08006587
 80062f8:	08006587 	.word	0x08006587
 80062fc:	08006587 	.word	0x08006587
 8006300:	08006587 	.word	0x08006587
 8006304:	0800636f 	.word	0x0800636f
 8006308:	08006587 	.word	0x08006587
 800630c:	08006587 	.word	0x08006587
 8006310:	08006587 	.word	0x08006587
 8006314:	08006587 	.word	0x08006587
 8006318:	08006587 	.word	0x08006587
 800631c:	08006587 	.word	0x08006587
 8006320:	08006587 	.word	0x08006587
 8006324:	08006375 	.word	0x08006375
 8006328:	08006587 	.word	0x08006587
 800632c:	08006587 	.word	0x08006587
 8006330:	08006587 	.word	0x08006587
 8006334:	08006587 	.word	0x08006587
 8006338:	08006587 	.word	0x08006587
 800633c:	08006587 	.word	0x08006587
 8006340:	08006587 	.word	0x08006587
 8006344:	0800637b 	.word	0x0800637b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006348:	4b94      	ldr	r3, [pc, #592]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d009      	beq.n	8006368 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006354:	4b91      	ldr	r3, [pc, #580]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	08db      	lsrs	r3, r3, #3
 800635a:	f003 0303 	and.w	r3, r3, #3
 800635e:	4a90      	ldr	r2, [pc, #576]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006360:	fa22 f303 	lsr.w	r3, r2, r3
 8006364:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006366:	e111      	b.n	800658c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006368:	4b8d      	ldr	r3, [pc, #564]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800636a:	61bb      	str	r3, [r7, #24]
      break;
 800636c:	e10e      	b.n	800658c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800636e:	4b8d      	ldr	r3, [pc, #564]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006370:	61bb      	str	r3, [r7, #24]
      break;
 8006372:	e10b      	b.n	800658c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006374:	4b8c      	ldr	r3, [pc, #560]	@ (80065a8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006376:	61bb      	str	r3, [r7, #24]
      break;
 8006378:	e108      	b.n	800658c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800637a:	4b88      	ldr	r3, [pc, #544]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800637c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637e:	f003 0303 	and.w	r3, r3, #3
 8006382:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006384:	4b85      	ldr	r3, [pc, #532]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006388:	091b      	lsrs	r3, r3, #4
 800638a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800638e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006390:	4b82      	ldr	r3, [pc, #520]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006394:	f003 0301 	and.w	r3, r3, #1
 8006398:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800639a:	4b80      	ldr	r3, [pc, #512]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800639c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800639e:	08db      	lsrs	r3, r3, #3
 80063a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80063a4:	68fa      	ldr	r2, [r7, #12]
 80063a6:	fb02 f303 	mul.w	r3, r2, r3
 80063aa:	ee07 3a90 	vmov	s15, r3
 80063ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063b2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f000 80e1 	beq.w	8006580 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	2b02      	cmp	r3, #2
 80063c2:	f000 8083 	beq.w	80064cc <HAL_RCC_GetSysClockFreq+0x204>
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	f200 80a1 	bhi.w	8006510 <HAL_RCC_GetSysClockFreq+0x248>
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d003      	beq.n	80063dc <HAL_RCC_GetSysClockFreq+0x114>
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d056      	beq.n	8006488 <HAL_RCC_GetSysClockFreq+0x1c0>
 80063da:	e099      	b.n	8006510 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063dc:	4b6f      	ldr	r3, [pc, #444]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0320 	and.w	r3, r3, #32
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d02d      	beq.n	8006444 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063e8:	4b6c      	ldr	r3, [pc, #432]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	08db      	lsrs	r3, r3, #3
 80063ee:	f003 0303 	and.w	r3, r3, #3
 80063f2:	4a6b      	ldr	r2, [pc, #428]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80063f4:	fa22 f303 	lsr.w	r3, r2, r3
 80063f8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	ee07 3a90 	vmov	s15, r3
 8006400:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	ee07 3a90 	vmov	s15, r3
 800640a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800640e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006412:	4b62      	ldr	r3, [pc, #392]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800641a:	ee07 3a90 	vmov	s15, r3
 800641e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006422:	ed97 6a02 	vldr	s12, [r7, #8]
 8006426:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80065ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800642a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800642e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006432:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006436:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800643a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800643e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006442:	e087      	b.n	8006554 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	ee07 3a90 	vmov	s15, r3
 800644a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800644e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80065b0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006452:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006456:	4b51      	ldr	r3, [pc, #324]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800645a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800645e:	ee07 3a90 	vmov	s15, r3
 8006462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006466:	ed97 6a02 	vldr	s12, [r7, #8]
 800646a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80065ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800646e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006472:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006476:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800647a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800647e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006482:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006486:	e065      	b.n	8006554 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	ee07 3a90 	vmov	s15, r3
 800648e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006492:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80065b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006496:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800649a:	4b40      	ldr	r3, [pc, #256]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800649c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800649e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064a2:	ee07 3a90 	vmov	s15, r3
 80064a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80064ae:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80065ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80064b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80064ca:	e043      	b.n	8006554 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	ee07 3a90 	vmov	s15, r3
 80064d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80065b8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80064da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064de:	4b2f      	ldr	r3, [pc, #188]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064e6:	ee07 3a90 	vmov	s15, r3
 80064ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80064f2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80065ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80064f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006502:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800650a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800650e:	e021      	b.n	8006554 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	ee07 3a90 	vmov	s15, r3
 8006516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800651a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80065b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800651e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006522:	4b1e      	ldr	r3, [pc, #120]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800652a:	ee07 3a90 	vmov	s15, r3
 800652e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006532:	ed97 6a02 	vldr	s12, [r7, #8]
 8006536:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80065ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800653a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800653e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006542:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006546:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800654a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006552:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006554:	4b11      	ldr	r3, [pc, #68]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006558:	0a5b      	lsrs	r3, r3, #9
 800655a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800655e:	3301      	adds	r3, #1
 8006560:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	ee07 3a90 	vmov	s15, r3
 8006568:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800656c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006570:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006574:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006578:	ee17 3a90 	vmov	r3, s15
 800657c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800657e:	e005      	b.n	800658c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006580:	2300      	movs	r3, #0
 8006582:	61bb      	str	r3, [r7, #24]
      break;
 8006584:	e002      	b.n	800658c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006586:	4b07      	ldr	r3, [pc, #28]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006588:	61bb      	str	r3, [r7, #24]
      break;
 800658a:	bf00      	nop
  }

  return sysclockfreq;
 800658c:	69bb      	ldr	r3, [r7, #24]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3724      	adds	r7, #36	@ 0x24
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	58024400 	.word	0x58024400
 80065a0:	03d09000 	.word	0x03d09000
 80065a4:	003d0900 	.word	0x003d0900
 80065a8:	016e3600 	.word	0x016e3600
 80065ac:	46000000 	.word	0x46000000
 80065b0:	4c742400 	.word	0x4c742400
 80065b4:	4a742400 	.word	0x4a742400
 80065b8:	4bb71b00 	.word	0x4bb71b00

080065bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b082      	sub	sp, #8
 80065c0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80065c2:	f7ff fe81 	bl	80062c8 <HAL_RCC_GetSysClockFreq>
 80065c6:	4602      	mov	r2, r0
 80065c8:	4b10      	ldr	r3, [pc, #64]	@ (800660c <HAL_RCC_GetHCLKFreq+0x50>)
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	0a1b      	lsrs	r3, r3, #8
 80065ce:	f003 030f 	and.w	r3, r3, #15
 80065d2:	490f      	ldr	r1, [pc, #60]	@ (8006610 <HAL_RCC_GetHCLKFreq+0x54>)
 80065d4:	5ccb      	ldrb	r3, [r1, r3]
 80065d6:	f003 031f 	and.w	r3, r3, #31
 80065da:	fa22 f303 	lsr.w	r3, r2, r3
 80065de:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80065e0:	4b0a      	ldr	r3, [pc, #40]	@ (800660c <HAL_RCC_GetHCLKFreq+0x50>)
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	f003 030f 	and.w	r3, r3, #15
 80065e8:	4a09      	ldr	r2, [pc, #36]	@ (8006610 <HAL_RCC_GetHCLKFreq+0x54>)
 80065ea:	5cd3      	ldrb	r3, [r2, r3]
 80065ec:	f003 031f 	and.w	r3, r3, #31
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	fa22 f303 	lsr.w	r3, r2, r3
 80065f6:	4a07      	ldr	r2, [pc, #28]	@ (8006614 <HAL_RCC_GetHCLKFreq+0x58>)
 80065f8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065fa:	4a07      	ldr	r2, [pc, #28]	@ (8006618 <HAL_RCC_GetHCLKFreq+0x5c>)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006600:	4b04      	ldr	r3, [pc, #16]	@ (8006614 <HAL_RCC_GetHCLKFreq+0x58>)
 8006602:	681b      	ldr	r3, [r3, #0]
}
 8006604:	4618      	mov	r0, r3
 8006606:	3708      	adds	r7, #8
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	58024400 	.word	0x58024400
 8006610:	08011d84 	.word	0x08011d84
 8006614:	24000004 	.word	0x24000004
 8006618:	24000000 	.word	0x24000000

0800661c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006620:	f7ff ffcc 	bl	80065bc <HAL_RCC_GetHCLKFreq>
 8006624:	4602      	mov	r2, r0
 8006626:	4b06      	ldr	r3, [pc, #24]	@ (8006640 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006628:	69db      	ldr	r3, [r3, #28]
 800662a:	091b      	lsrs	r3, r3, #4
 800662c:	f003 0307 	and.w	r3, r3, #7
 8006630:	4904      	ldr	r1, [pc, #16]	@ (8006644 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006632:	5ccb      	ldrb	r3, [r1, r3]
 8006634:	f003 031f 	and.w	r3, r3, #31
 8006638:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800663c:	4618      	mov	r0, r3
 800663e:	bd80      	pop	{r7, pc}
 8006640:	58024400 	.word	0x58024400
 8006644:	08011d84 	.word	0x08011d84

08006648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800664c:	f7ff ffb6 	bl	80065bc <HAL_RCC_GetHCLKFreq>
 8006650:	4602      	mov	r2, r0
 8006652:	4b06      	ldr	r3, [pc, #24]	@ (800666c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006654:	69db      	ldr	r3, [r3, #28]
 8006656:	0a1b      	lsrs	r3, r3, #8
 8006658:	f003 0307 	and.w	r3, r3, #7
 800665c:	4904      	ldr	r1, [pc, #16]	@ (8006670 <HAL_RCC_GetPCLK2Freq+0x28>)
 800665e:	5ccb      	ldrb	r3, [r1, r3]
 8006660:	f003 031f 	and.w	r3, r3, #31
 8006664:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006668:	4618      	mov	r0, r3
 800666a:	bd80      	pop	{r7, pc}
 800666c:	58024400 	.word	0x58024400
 8006670:	08011d84 	.word	0x08011d84

08006674 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006678:	b0c6      	sub	sp, #280	@ 0x118
 800667a:	af00      	add	r7, sp, #0
 800667c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006680:	2300      	movs	r3, #0
 8006682:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006686:	2300      	movs	r3, #0
 8006688:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800668c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006694:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006698:	2500      	movs	r5, #0
 800669a:	ea54 0305 	orrs.w	r3, r4, r5
 800669e:	d049      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80066a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80066aa:	d02f      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80066ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80066b0:	d828      	bhi.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80066b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80066b6:	d01a      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80066b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80066bc:	d822      	bhi.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d003      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x56>
 80066c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066c6:	d007      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80066c8:	e01c      	b.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066ca:	4bab      	ldr	r3, [pc, #684]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80066cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ce:	4aaa      	ldr	r2, [pc, #680]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80066d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80066d6:	e01a      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80066d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066dc:	3308      	adds	r3, #8
 80066de:	2102      	movs	r1, #2
 80066e0:	4618      	mov	r0, r3
 80066e2:	f002 fa49 	bl	8008b78 <RCCEx_PLL2_Config>
 80066e6:	4603      	mov	r3, r0
 80066e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80066ec:	e00f      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80066ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066f2:	3328      	adds	r3, #40	@ 0x28
 80066f4:	2102      	movs	r1, #2
 80066f6:	4618      	mov	r0, r3
 80066f8:	f002 faf0 	bl	8008cdc <RCCEx_PLL3_Config>
 80066fc:	4603      	mov	r3, r0
 80066fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006702:	e004      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800670a:	e000      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800670c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800670e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10a      	bne.n	800672c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006716:	4b98      	ldr	r3, [pc, #608]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006718:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800671a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800671e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006722:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006724:	4a94      	ldr	r2, [pc, #592]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006726:	430b      	orrs	r3, r1
 8006728:	6513      	str	r3, [r2, #80]	@ 0x50
 800672a:	e003      	b.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800672c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006730:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006734:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006740:	f04f 0900 	mov.w	r9, #0
 8006744:	ea58 0309 	orrs.w	r3, r8, r9
 8006748:	d047      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800674a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006750:	2b04      	cmp	r3, #4
 8006752:	d82a      	bhi.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006754:	a201      	add	r2, pc, #4	@ (adr r2, 800675c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800675a:	bf00      	nop
 800675c:	08006771 	.word	0x08006771
 8006760:	0800677f 	.word	0x0800677f
 8006764:	08006795 	.word	0x08006795
 8006768:	080067b3 	.word	0x080067b3
 800676c:	080067b3 	.word	0x080067b3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006770:	4b81      	ldr	r3, [pc, #516]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006774:	4a80      	ldr	r2, [pc, #512]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800677a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800677c:	e01a      	b.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800677e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006782:	3308      	adds	r3, #8
 8006784:	2100      	movs	r1, #0
 8006786:	4618      	mov	r0, r3
 8006788:	f002 f9f6 	bl	8008b78 <RCCEx_PLL2_Config>
 800678c:	4603      	mov	r3, r0
 800678e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006792:	e00f      	b.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006794:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006798:	3328      	adds	r3, #40	@ 0x28
 800679a:	2100      	movs	r1, #0
 800679c:	4618      	mov	r0, r3
 800679e:	f002 fa9d 	bl	8008cdc <RCCEx_PLL3_Config>
 80067a2:	4603      	mov	r3, r0
 80067a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067a8:	e004      	b.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80067b0:	e000      	b.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80067b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10a      	bne.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80067bc:	4b6e      	ldr	r3, [pc, #440]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80067be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067c0:	f023 0107 	bic.w	r1, r3, #7
 80067c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067ca:	4a6b      	ldr	r2, [pc, #428]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80067cc:	430b      	orrs	r3, r1
 80067ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80067d0:	e003      	b.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80067da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80067e6:	f04f 0b00 	mov.w	fp, #0
 80067ea:	ea5a 030b 	orrs.w	r3, sl, fp
 80067ee:	d05b      	beq.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80067f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80067f8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80067fc:	d03b      	beq.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80067fe:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006802:	d834      	bhi.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006804:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006808:	d037      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800680a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800680e:	d82e      	bhi.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006810:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006814:	d033      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006816:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800681a:	d828      	bhi.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800681c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006820:	d01a      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006822:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006826:	d822      	bhi.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006828:	2b00      	cmp	r3, #0
 800682a:	d003      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800682c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006830:	d007      	beq.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006832:	e01c      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006834:	4b50      	ldr	r3, [pc, #320]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006838:	4a4f      	ldr	r2, [pc, #316]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800683a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800683e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006840:	e01e      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006846:	3308      	adds	r3, #8
 8006848:	2100      	movs	r1, #0
 800684a:	4618      	mov	r0, r3
 800684c:	f002 f994 	bl	8008b78 <RCCEx_PLL2_Config>
 8006850:	4603      	mov	r3, r0
 8006852:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006856:	e013      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800685c:	3328      	adds	r3, #40	@ 0x28
 800685e:	2100      	movs	r1, #0
 8006860:	4618      	mov	r0, r3
 8006862:	f002 fa3b 	bl	8008cdc <RCCEx_PLL3_Config>
 8006866:	4603      	mov	r3, r0
 8006868:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800686c:	e008      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006874:	e004      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006876:	bf00      	nop
 8006878:	e002      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800687a:	bf00      	nop
 800687c:	e000      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800687e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006880:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10b      	bne.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006888:	4b3b      	ldr	r3, [pc, #236]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800688a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800688c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006894:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006898:	4a37      	ldr	r2, [pc, #220]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800689a:	430b      	orrs	r3, r1
 800689c:	6593      	str	r3, [r2, #88]	@ 0x58
 800689e:	e003      	b.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80068a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80068b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80068b8:	2300      	movs	r3, #0
 80068ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80068be:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80068c2:	460b      	mov	r3, r1
 80068c4:	4313      	orrs	r3, r2
 80068c6:	d05d      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80068c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068cc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80068d0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80068d4:	d03b      	beq.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80068d6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80068da:	d834      	bhi.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80068dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068e0:	d037      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80068e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068e6:	d82e      	bhi.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80068e8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068ec:	d033      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80068ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068f2:	d828      	bhi.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80068f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068f8:	d01a      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80068fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068fe:	d822      	bhi.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006900:	2b00      	cmp	r3, #0
 8006902:	d003      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006904:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006908:	d007      	beq.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800690a:	e01c      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800690c:	4b1a      	ldr	r3, [pc, #104]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800690e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006910:	4a19      	ldr	r2, [pc, #100]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006912:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006916:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006918:	e01e      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800691a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800691e:	3308      	adds	r3, #8
 8006920:	2100      	movs	r1, #0
 8006922:	4618      	mov	r0, r3
 8006924:	f002 f928 	bl	8008b78 <RCCEx_PLL2_Config>
 8006928:	4603      	mov	r3, r0
 800692a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800692e:	e013      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006930:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006934:	3328      	adds	r3, #40	@ 0x28
 8006936:	2100      	movs	r1, #0
 8006938:	4618      	mov	r0, r3
 800693a:	f002 f9cf 	bl	8008cdc <RCCEx_PLL3_Config>
 800693e:	4603      	mov	r3, r0
 8006940:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006944:	e008      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800694c:	e004      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800694e:	bf00      	nop
 8006950:	e002      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006952:	bf00      	nop
 8006954:	e000      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006956:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006958:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800695c:	2b00      	cmp	r3, #0
 800695e:	d10d      	bne.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006960:	4b05      	ldr	r3, [pc, #20]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006964:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800696c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006970:	4a01      	ldr	r2, [pc, #4]	@ (8006978 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006972:	430b      	orrs	r3, r1
 8006974:	6593      	str	r3, [r2, #88]	@ 0x58
 8006976:	e005      	b.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006978:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800697c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006980:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006990:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006994:	2300      	movs	r3, #0
 8006996:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800699a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800699e:	460b      	mov	r3, r1
 80069a0:	4313      	orrs	r3, r2
 80069a2:	d03a      	beq.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80069a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069aa:	2b30      	cmp	r3, #48	@ 0x30
 80069ac:	d01f      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80069ae:	2b30      	cmp	r3, #48	@ 0x30
 80069b0:	d819      	bhi.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80069b2:	2b20      	cmp	r3, #32
 80069b4:	d00c      	beq.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80069b6:	2b20      	cmp	r3, #32
 80069b8:	d815      	bhi.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d019      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80069be:	2b10      	cmp	r3, #16
 80069c0:	d111      	bne.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069c2:	4baa      	ldr	r3, [pc, #680]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80069c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c6:	4aa9      	ldr	r2, [pc, #676]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80069c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80069ce:	e011      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80069d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069d4:	3308      	adds	r3, #8
 80069d6:	2102      	movs	r1, #2
 80069d8:	4618      	mov	r0, r3
 80069da:	f002 f8cd 	bl	8008b78 <RCCEx_PLL2_Config>
 80069de:	4603      	mov	r3, r0
 80069e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80069e4:	e006      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80069ec:	e002      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80069ee:	bf00      	nop
 80069f0:	e000      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80069f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80069fc:	4b9b      	ldr	r3, [pc, #620]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80069fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a00:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a0a:	4a98      	ldr	r2, [pc, #608]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a0c:	430b      	orrs	r3, r1
 8006a0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a10:	e003      	b.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a16:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a22:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006a26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006a30:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006a34:	460b      	mov	r3, r1
 8006a36:	4313      	orrs	r3, r2
 8006a38:	d051      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a44:	d035      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006a46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a4a:	d82e      	bhi.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006a4c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a50:	d031      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006a52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a56:	d828      	bhi.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006a58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a5c:	d01a      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006a5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a62:	d822      	bhi.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d003      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006a68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a6c:	d007      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006a6e:	e01c      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a70:	4b7e      	ldr	r3, [pc, #504]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a74:	4a7d      	ldr	r2, [pc, #500]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006a7c:	e01c      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a82:	3308      	adds	r3, #8
 8006a84:	2100      	movs	r1, #0
 8006a86:	4618      	mov	r0, r3
 8006a88:	f002 f876 	bl	8008b78 <RCCEx_PLL2_Config>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006a92:	e011      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a98:	3328      	adds	r3, #40	@ 0x28
 8006a9a:	2100      	movs	r1, #0
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f002 f91d 	bl	8008cdc <RCCEx_PLL3_Config>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006aa8:	e006      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ab0:	e002      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006ab2:	bf00      	nop
 8006ab4:	e000      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006ab6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ab8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10a      	bne.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006ac0:	4b6a      	ldr	r3, [pc, #424]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ac4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006ac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ace:	4a67      	ldr	r2, [pc, #412]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006ad0:	430b      	orrs	r3, r1
 8006ad2:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ad4:	e003      	b.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ad6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ada:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006aea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006aee:	2300      	movs	r3, #0
 8006af0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006af4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006af8:	460b      	mov	r3, r1
 8006afa:	4313      	orrs	r3, r2
 8006afc:	d053      	beq.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006afe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006b08:	d033      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006b0a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006b0e:	d82c      	bhi.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006b10:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b14:	d02f      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006b16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b1a:	d826      	bhi.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006b1c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b20:	d02b      	beq.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006b22:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b26:	d820      	bhi.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006b28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b2c:	d012      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006b2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b32:	d81a      	bhi.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d022      	beq.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006b38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b3c:	d115      	bne.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b42:	3308      	adds	r3, #8
 8006b44:	2101      	movs	r1, #1
 8006b46:	4618      	mov	r0, r3
 8006b48:	f002 f816 	bl	8008b78 <RCCEx_PLL2_Config>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006b52:	e015      	b.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b58:	3328      	adds	r3, #40	@ 0x28
 8006b5a:	2101      	movs	r1, #1
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f002 f8bd 	bl	8008cdc <RCCEx_PLL3_Config>
 8006b62:	4603      	mov	r3, r0
 8006b64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006b68:	e00a      	b.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b70:	e006      	b.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006b72:	bf00      	nop
 8006b74:	e004      	b.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006b76:	bf00      	nop
 8006b78:	e002      	b.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006b7a:	bf00      	nop
 8006b7c:	e000      	b.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006b7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10a      	bne.n	8006b9e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006b88:	4b38      	ldr	r3, [pc, #224]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b8c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b96:	4a35      	ldr	r2, [pc, #212]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006b98:	430b      	orrs	r3, r1
 8006b9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b9c:	e003      	b.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ba2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bae:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006bb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006bbc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006bc0:	460b      	mov	r3, r1
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	d058      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006bce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bd2:	d033      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006bd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bd8:	d82c      	bhi.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bde:	d02f      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006be0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006be4:	d826      	bhi.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006be6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bea:	d02b      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006bec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bf0:	d820      	bhi.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006bf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bf6:	d012      	beq.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bfc:	d81a      	bhi.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d022      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006c02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c06:	d115      	bne.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c0c:	3308      	adds	r3, #8
 8006c0e:	2101      	movs	r1, #1
 8006c10:	4618      	mov	r0, r3
 8006c12:	f001 ffb1 	bl	8008b78 <RCCEx_PLL2_Config>
 8006c16:	4603      	mov	r3, r0
 8006c18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006c1c:	e015      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c22:	3328      	adds	r3, #40	@ 0x28
 8006c24:	2101      	movs	r1, #1
 8006c26:	4618      	mov	r0, r3
 8006c28:	f002 f858 	bl	8008cdc <RCCEx_PLL3_Config>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006c32:	e00a      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c3a:	e006      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006c3c:	bf00      	nop
 8006c3e:	e004      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006c40:	bf00      	nop
 8006c42:	e002      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006c44:	bf00      	nop
 8006c46:	e000      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006c48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10e      	bne.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006c52:	4b06      	ldr	r3, [pc, #24]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c56:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006c5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c5e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c62:	4a02      	ldr	r2, [pc, #8]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006c64:	430b      	orrs	r3, r1
 8006c66:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c68:	e006      	b.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006c6a:	bf00      	nop
 8006c6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c80:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006c84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006c88:	2300      	movs	r3, #0
 8006c8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006c8e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006c92:	460b      	mov	r3, r1
 8006c94:	4313      	orrs	r3, r2
 8006c96:	d037      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ca2:	d00e      	beq.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006ca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ca8:	d816      	bhi.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d018      	beq.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006cae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cb2:	d111      	bne.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cb4:	4bc4      	ldr	r3, [pc, #784]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb8:	4ac3      	ldr	r2, [pc, #780]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006cc0:	e00f      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006cc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cc6:	3308      	adds	r3, #8
 8006cc8:	2101      	movs	r1, #1
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f001 ff54 	bl	8008b78 <RCCEx_PLL2_Config>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006cd6:	e004      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006cde:	e000      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006ce0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ce2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10a      	bne.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006cea:	4bb7      	ldr	r3, [pc, #732]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cee:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006cf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cf8:	4ab3      	ldr	r2, [pc, #716]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cfa:	430b      	orrs	r3, r1
 8006cfc:	6513      	str	r3, [r2, #80]	@ 0x50
 8006cfe:	e003      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d04:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006d08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d10:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006d14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d18:	2300      	movs	r3, #0
 8006d1a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d1e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006d22:	460b      	mov	r3, r1
 8006d24:	4313      	orrs	r3, r2
 8006d26:	d039      	beq.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d2e:	2b03      	cmp	r3, #3
 8006d30:	d81c      	bhi.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006d32:	a201      	add	r2, pc, #4	@ (adr r2, 8006d38 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d38:	08006d75 	.word	0x08006d75
 8006d3c:	08006d49 	.word	0x08006d49
 8006d40:	08006d57 	.word	0x08006d57
 8006d44:	08006d75 	.word	0x08006d75
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d48:	4b9f      	ldr	r3, [pc, #636]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4c:	4a9e      	ldr	r2, [pc, #632]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006d54:	e00f      	b.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d5a:	3308      	adds	r3, #8
 8006d5c:	2102      	movs	r1, #2
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f001 ff0a 	bl	8008b78 <RCCEx_PLL2_Config>
 8006d64:	4603      	mov	r3, r0
 8006d66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006d6a:	e004      	b.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d72:	e000      	b.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8006d74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d10a      	bne.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006d7e:	4b92      	ldr	r3, [pc, #584]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d82:	f023 0103 	bic.w	r1, r3, #3
 8006d86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d8c:	4a8e      	ldr	r2, [pc, #568]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006d8e:	430b      	orrs	r3, r1
 8006d90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006d92:	e003      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006da8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006dac:	2300      	movs	r3, #0
 8006dae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006db2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006db6:	460b      	mov	r3, r1
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f000 8099 	beq.w	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006dbe:	4b83      	ldr	r3, [pc, #524]	@ (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a82      	ldr	r2, [pc, #520]	@ (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006dc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006dc8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006dca:	f7fb f8e9 	bl	8001fa0 <HAL_GetTick>
 8006dce:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006dd2:	e00b      	b.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dd4:	f7fb f8e4 	bl	8001fa0 <HAL_GetTick>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	2b64      	cmp	r3, #100	@ 0x64
 8006de2:	d903      	bls.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006de4:	2303      	movs	r3, #3
 8006de6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006dea:	e005      	b.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006dec:	4b77      	ldr	r3, [pc, #476]	@ (8006fcc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d0ed      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006df8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d173      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006e00:	4b71      	ldr	r3, [pc, #452]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e02:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006e04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006e0c:	4053      	eors	r3, r2
 8006e0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d015      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e16:	4b6c      	ldr	r3, [pc, #432]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e1e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006e22:	4b69      	ldr	r3, [pc, #420]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e26:	4a68      	ldr	r2, [pc, #416]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e2c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006e2e:	4b66      	ldr	r3, [pc, #408]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e32:	4a65      	ldr	r2, [pc, #404]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e38:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006e3a:	4a63      	ldr	r2, [pc, #396]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e40:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006e42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e46:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006e4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e4e:	d118      	bne.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e50:	f7fb f8a6 	bl	8001fa0 <HAL_GetTick>
 8006e54:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e58:	e00d      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e5a:	f7fb f8a1 	bl	8001fa0 <HAL_GetTick>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006e64:	1ad2      	subs	r2, r2, r3
 8006e66:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d903      	bls.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8006e74:	e005      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e76:	4b54      	ldr	r3, [pc, #336]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e7a:	f003 0302 	and.w	r3, r3, #2
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d0eb      	beq.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8006e82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d129      	bne.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006e92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e9a:	d10e      	bne.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x846>
 8006e9c:	4b4a      	ldr	r3, [pc, #296]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ea8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006eac:	091a      	lsrs	r2, r3, #4
 8006eae:	4b48      	ldr	r3, [pc, #288]	@ (8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	4a45      	ldr	r2, [pc, #276]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006eb4:	430b      	orrs	r3, r1
 8006eb6:	6113      	str	r3, [r2, #16]
 8006eb8:	e005      	b.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006eba:	4b43      	ldr	r3, [pc, #268]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	4a42      	ldr	r2, [pc, #264]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ec0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006ec4:	6113      	str	r3, [r2, #16]
 8006ec6:	4b40      	ldr	r3, [pc, #256]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ec8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006eca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ece:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ed2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ed6:	4a3c      	ldr	r2, [pc, #240]	@ (8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ed8:	430b      	orrs	r3, r1
 8006eda:	6713      	str	r3, [r2, #112]	@ 0x70
 8006edc:	e008      	b.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ede:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ee2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8006ee6:	e003      	b.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ee8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006eec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef8:	f002 0301 	and.w	r3, r2, #1
 8006efc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f00:	2300      	movs	r3, #0
 8006f02:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006f06:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	f000 808f 	beq.w	8007030 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f18:	2b28      	cmp	r3, #40	@ 0x28
 8006f1a:	d871      	bhi.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8006f24 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f22:	bf00      	nop
 8006f24:	08007009 	.word	0x08007009
 8006f28:	08007001 	.word	0x08007001
 8006f2c:	08007001 	.word	0x08007001
 8006f30:	08007001 	.word	0x08007001
 8006f34:	08007001 	.word	0x08007001
 8006f38:	08007001 	.word	0x08007001
 8006f3c:	08007001 	.word	0x08007001
 8006f40:	08007001 	.word	0x08007001
 8006f44:	08006fd5 	.word	0x08006fd5
 8006f48:	08007001 	.word	0x08007001
 8006f4c:	08007001 	.word	0x08007001
 8006f50:	08007001 	.word	0x08007001
 8006f54:	08007001 	.word	0x08007001
 8006f58:	08007001 	.word	0x08007001
 8006f5c:	08007001 	.word	0x08007001
 8006f60:	08007001 	.word	0x08007001
 8006f64:	08006feb 	.word	0x08006feb
 8006f68:	08007001 	.word	0x08007001
 8006f6c:	08007001 	.word	0x08007001
 8006f70:	08007001 	.word	0x08007001
 8006f74:	08007001 	.word	0x08007001
 8006f78:	08007001 	.word	0x08007001
 8006f7c:	08007001 	.word	0x08007001
 8006f80:	08007001 	.word	0x08007001
 8006f84:	08007009 	.word	0x08007009
 8006f88:	08007001 	.word	0x08007001
 8006f8c:	08007001 	.word	0x08007001
 8006f90:	08007001 	.word	0x08007001
 8006f94:	08007001 	.word	0x08007001
 8006f98:	08007001 	.word	0x08007001
 8006f9c:	08007001 	.word	0x08007001
 8006fa0:	08007001 	.word	0x08007001
 8006fa4:	08007009 	.word	0x08007009
 8006fa8:	08007001 	.word	0x08007001
 8006fac:	08007001 	.word	0x08007001
 8006fb0:	08007001 	.word	0x08007001
 8006fb4:	08007001 	.word	0x08007001
 8006fb8:	08007001 	.word	0x08007001
 8006fbc:	08007001 	.word	0x08007001
 8006fc0:	08007001 	.word	0x08007001
 8006fc4:	08007009 	.word	0x08007009
 8006fc8:	58024400 	.word	0x58024400
 8006fcc:	58024800 	.word	0x58024800
 8006fd0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fd8:	3308      	adds	r3, #8
 8006fda:	2101      	movs	r1, #1
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f001 fdcb 	bl	8008b78 <RCCEx_PLL2_Config>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006fe8:	e00f      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fee:	3328      	adds	r3, #40	@ 0x28
 8006ff0:	2101      	movs	r1, #1
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f001 fe72 	bl	8008cdc <RCCEx_PLL3_Config>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006ffe:	e004      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007006:	e000      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007008:	bf00      	nop
    }

    if (ret == HAL_OK)
 800700a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10a      	bne.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007012:	4bbf      	ldr	r3, [pc, #764]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007016:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800701a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800701e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007020:	4abb      	ldr	r2, [pc, #748]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007022:	430b      	orrs	r3, r1
 8007024:	6553      	str	r3, [r2, #84]	@ 0x54
 8007026:	e003      	b.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007028:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800702c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007038:	f002 0302 	and.w	r3, r2, #2
 800703c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007040:	2300      	movs	r3, #0
 8007042:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007046:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800704a:	460b      	mov	r3, r1
 800704c:	4313      	orrs	r3, r2
 800704e:	d041      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007054:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007056:	2b05      	cmp	r3, #5
 8007058:	d824      	bhi.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800705a:	a201      	add	r2, pc, #4	@ (adr r2, 8007060 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800705c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007060:	080070ad 	.word	0x080070ad
 8007064:	08007079 	.word	0x08007079
 8007068:	0800708f 	.word	0x0800708f
 800706c:	080070ad 	.word	0x080070ad
 8007070:	080070ad 	.word	0x080070ad
 8007074:	080070ad 	.word	0x080070ad
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800707c:	3308      	adds	r3, #8
 800707e:	2101      	movs	r1, #1
 8007080:	4618      	mov	r0, r3
 8007082:	f001 fd79 	bl	8008b78 <RCCEx_PLL2_Config>
 8007086:	4603      	mov	r3, r0
 8007088:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800708c:	e00f      	b.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800708e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007092:	3328      	adds	r3, #40	@ 0x28
 8007094:	2101      	movs	r1, #1
 8007096:	4618      	mov	r0, r3
 8007098:	f001 fe20 	bl	8008cdc <RCCEx_PLL3_Config>
 800709c:	4603      	mov	r3, r0
 800709e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80070a2:	e004      	b.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80070aa:	e000      	b.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80070ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d10a      	bne.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80070b6:	4b96      	ldr	r3, [pc, #600]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80070b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ba:	f023 0107 	bic.w	r1, r3, #7
 80070be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070c4:	4a92      	ldr	r2, [pc, #584]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80070c6:	430b      	orrs	r3, r1
 80070c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80070ca:	e003      	b.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80070d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070dc:	f002 0304 	and.w	r3, r2, #4
 80070e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80070e4:	2300      	movs	r3, #0
 80070e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80070ea:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80070ee:	460b      	mov	r3, r1
 80070f0:	4313      	orrs	r3, r2
 80070f2:	d044      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80070f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fc:	2b05      	cmp	r3, #5
 80070fe:	d825      	bhi.n	800714c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007100:	a201      	add	r2, pc, #4	@ (adr r2, 8007108 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007106:	bf00      	nop
 8007108:	08007155 	.word	0x08007155
 800710c:	08007121 	.word	0x08007121
 8007110:	08007137 	.word	0x08007137
 8007114:	08007155 	.word	0x08007155
 8007118:	08007155 	.word	0x08007155
 800711c:	08007155 	.word	0x08007155
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007120:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007124:	3308      	adds	r3, #8
 8007126:	2101      	movs	r1, #1
 8007128:	4618      	mov	r0, r3
 800712a:	f001 fd25 	bl	8008b78 <RCCEx_PLL2_Config>
 800712e:	4603      	mov	r3, r0
 8007130:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007134:	e00f      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007136:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800713a:	3328      	adds	r3, #40	@ 0x28
 800713c:	2101      	movs	r1, #1
 800713e:	4618      	mov	r0, r3
 8007140:	f001 fdcc 	bl	8008cdc <RCCEx_PLL3_Config>
 8007144:	4603      	mov	r3, r0
 8007146:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800714a:	e004      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007152:	e000      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007154:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007156:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800715a:	2b00      	cmp	r3, #0
 800715c:	d10b      	bne.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800715e:	4b6c      	ldr	r3, [pc, #432]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007162:	f023 0107 	bic.w	r1, r3, #7
 8007166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800716a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800716e:	4a68      	ldr	r2, [pc, #416]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007170:	430b      	orrs	r3, r1
 8007172:	6593      	str	r3, [r2, #88]	@ 0x58
 8007174:	e003      	b.n	800717e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007176:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800717a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800717e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007186:	f002 0320 	and.w	r3, r2, #32
 800718a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800718e:	2300      	movs	r3, #0
 8007190:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007194:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007198:	460b      	mov	r3, r1
 800719a:	4313      	orrs	r3, r2
 800719c:	d055      	beq.n	800724a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800719e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071aa:	d033      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80071ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071b0:	d82c      	bhi.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80071b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071b6:	d02f      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80071b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071bc:	d826      	bhi.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80071be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80071c2:	d02b      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80071c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80071c8:	d820      	bhi.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80071ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071ce:	d012      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80071d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071d4:	d81a      	bhi.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d022      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80071da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071de:	d115      	bne.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e4:	3308      	adds	r3, #8
 80071e6:	2100      	movs	r1, #0
 80071e8:	4618      	mov	r0, r3
 80071ea:	f001 fcc5 	bl	8008b78 <RCCEx_PLL2_Config>
 80071ee:	4603      	mov	r3, r0
 80071f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80071f4:	e015      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80071f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071fa:	3328      	adds	r3, #40	@ 0x28
 80071fc:	2102      	movs	r1, #2
 80071fe:	4618      	mov	r0, r3
 8007200:	f001 fd6c 	bl	8008cdc <RCCEx_PLL3_Config>
 8007204:	4603      	mov	r3, r0
 8007206:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800720a:	e00a      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007212:	e006      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007214:	bf00      	nop
 8007216:	e004      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007218:	bf00      	nop
 800721a:	e002      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800721c:	bf00      	nop
 800721e:	e000      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007222:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007226:	2b00      	cmp	r3, #0
 8007228:	d10b      	bne.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800722a:	4b39      	ldr	r3, [pc, #228]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800722c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800722e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007236:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800723a:	4a35      	ldr	r2, [pc, #212]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800723c:	430b      	orrs	r3, r1
 800723e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007240:	e003      	b.n	800724a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007242:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007246:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800724a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800724e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007252:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007256:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800725a:	2300      	movs	r3, #0
 800725c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007260:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007264:	460b      	mov	r3, r1
 8007266:	4313      	orrs	r3, r2
 8007268:	d058      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800726a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800726e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007272:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007276:	d033      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007278:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800727c:	d82c      	bhi.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800727e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007282:	d02f      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007284:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007288:	d826      	bhi.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800728a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800728e:	d02b      	beq.n	80072e8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007290:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007294:	d820      	bhi.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007296:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800729a:	d012      	beq.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800729c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072a0:	d81a      	bhi.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d022      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80072a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072aa:	d115      	bne.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b0:	3308      	adds	r3, #8
 80072b2:	2100      	movs	r1, #0
 80072b4:	4618      	mov	r0, r3
 80072b6:	f001 fc5f 	bl	8008b78 <RCCEx_PLL2_Config>
 80072ba:	4603      	mov	r3, r0
 80072bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80072c0:	e015      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072c6:	3328      	adds	r3, #40	@ 0x28
 80072c8:	2102      	movs	r1, #2
 80072ca:	4618      	mov	r0, r3
 80072cc:	f001 fd06 	bl	8008cdc <RCCEx_PLL3_Config>
 80072d0:	4603      	mov	r3, r0
 80072d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80072d6:	e00a      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072de:	e006      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80072e0:	bf00      	nop
 80072e2:	e004      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80072e4:	bf00      	nop
 80072e6:	e002      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80072e8:	bf00      	nop
 80072ea:	e000      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80072ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10e      	bne.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80072f6:	4b06      	ldr	r3, [pc, #24]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80072f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072fa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80072fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007302:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007306:	4a02      	ldr	r2, [pc, #8]	@ (8007310 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007308:	430b      	orrs	r3, r1
 800730a:	6593      	str	r3, [r2, #88]	@ 0x58
 800730c:	e006      	b.n	800731c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800730e:	bf00      	nop
 8007310:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007314:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007318:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800731c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007324:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007328:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800732c:	2300      	movs	r3, #0
 800732e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007332:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007336:	460b      	mov	r3, r1
 8007338:	4313      	orrs	r3, r2
 800733a:	d055      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800733c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007340:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007344:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007348:	d033      	beq.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800734a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800734e:	d82c      	bhi.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007350:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007354:	d02f      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800735a:	d826      	bhi.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800735c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007360:	d02b      	beq.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007362:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007366:	d820      	bhi.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007368:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800736c:	d012      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800736e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007372:	d81a      	bhi.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007374:	2b00      	cmp	r3, #0
 8007376:	d022      	beq.n	80073be <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007378:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800737c:	d115      	bne.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800737e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007382:	3308      	adds	r3, #8
 8007384:	2100      	movs	r1, #0
 8007386:	4618      	mov	r0, r3
 8007388:	f001 fbf6 	bl	8008b78 <RCCEx_PLL2_Config>
 800738c:	4603      	mov	r3, r0
 800738e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007392:	e015      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007398:	3328      	adds	r3, #40	@ 0x28
 800739a:	2102      	movs	r1, #2
 800739c:	4618      	mov	r0, r3
 800739e:	f001 fc9d 	bl	8008cdc <RCCEx_PLL3_Config>
 80073a2:	4603      	mov	r3, r0
 80073a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80073a8:	e00a      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073b0:	e006      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80073b2:	bf00      	nop
 80073b4:	e004      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80073b6:	bf00      	nop
 80073b8:	e002      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80073ba:	bf00      	nop
 80073bc:	e000      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80073be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d10b      	bne.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80073c8:	4ba0      	ldr	r3, [pc, #640]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073cc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80073d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073d8:	4a9c      	ldr	r2, [pc, #624]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073da:	430b      	orrs	r3, r1
 80073dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80073de:	e003      	b.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80073e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f0:	f002 0308 	and.w	r3, r2, #8
 80073f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80073f8:	2300      	movs	r3, #0
 80073fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80073fe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007402:	460b      	mov	r3, r1
 8007404:	4313      	orrs	r3, r2
 8007406:	d01e      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800740c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007414:	d10c      	bne.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800741a:	3328      	adds	r3, #40	@ 0x28
 800741c:	2102      	movs	r1, #2
 800741e:	4618      	mov	r0, r3
 8007420:	f001 fc5c 	bl	8008cdc <RCCEx_PLL3_Config>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d002      	beq.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007430:	4b86      	ldr	r3, [pc, #536]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007434:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800743c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007440:	4a82      	ldr	r2, [pc, #520]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007442:	430b      	orrs	r3, r1
 8007444:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	f002 0310 	and.w	r3, r2, #16
 8007452:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007456:	2300      	movs	r3, #0
 8007458:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800745c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007460:	460b      	mov	r3, r1
 8007462:	4313      	orrs	r3, r2
 8007464:	d01e      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800746a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800746e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007472:	d10c      	bne.n	800748e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007474:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007478:	3328      	adds	r3, #40	@ 0x28
 800747a:	2102      	movs	r1, #2
 800747c:	4618      	mov	r0, r3
 800747e:	f001 fc2d 	bl	8008cdc <RCCEx_PLL3_Config>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d002      	beq.n	800748e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800748e:	4b6f      	ldr	r3, [pc, #444]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007492:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007496:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800749e:	4a6b      	ldr	r2, [pc, #428]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80074a0:	430b      	orrs	r3, r1
 80074a2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80074a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ac:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80074b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80074b2:	2300      	movs	r3, #0
 80074b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80074b6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80074ba:	460b      	mov	r3, r1
 80074bc:	4313      	orrs	r3, r2
 80074be:	d03e      	beq.n	800753e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80074c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80074c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074cc:	d022      	beq.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80074ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074d2:	d81b      	bhi.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d003      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80074d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074dc:	d00b      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80074de:	e015      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e4:	3308      	adds	r3, #8
 80074e6:	2100      	movs	r1, #0
 80074e8:	4618      	mov	r0, r3
 80074ea:	f001 fb45 	bl	8008b78 <RCCEx_PLL2_Config>
 80074ee:	4603      	mov	r3, r0
 80074f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80074f4:	e00f      	b.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80074f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074fa:	3328      	adds	r3, #40	@ 0x28
 80074fc:	2102      	movs	r1, #2
 80074fe:	4618      	mov	r0, r3
 8007500:	f001 fbec 	bl	8008cdc <RCCEx_PLL3_Config>
 8007504:	4603      	mov	r3, r0
 8007506:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800750a:	e004      	b.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007512:	e000      	b.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007514:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007516:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800751a:	2b00      	cmp	r3, #0
 800751c:	d10b      	bne.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800751e:	4b4b      	ldr	r3, [pc, #300]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007522:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800752e:	4a47      	ldr	r2, [pc, #284]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007530:	430b      	orrs	r3, r1
 8007532:	6593      	str	r3, [r2, #88]	@ 0x58
 8007534:	e003      	b.n	800753e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007536:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800753a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800753e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007546:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800754a:	673b      	str	r3, [r7, #112]	@ 0x70
 800754c:	2300      	movs	r3, #0
 800754e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007550:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007554:	460b      	mov	r3, r1
 8007556:	4313      	orrs	r3, r2
 8007558:	d03b      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800755a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800755e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007562:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007566:	d01f      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007568:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800756c:	d818      	bhi.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800756e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007572:	d003      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007574:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007578:	d007      	beq.n	800758a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800757a:	e011      	b.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800757c:	4b33      	ldr	r3, [pc, #204]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800757e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007580:	4a32      	ldr	r2, [pc, #200]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007582:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007586:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007588:	e00f      	b.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800758a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800758e:	3328      	adds	r3, #40	@ 0x28
 8007590:	2101      	movs	r1, #1
 8007592:	4618      	mov	r0, r3
 8007594:	f001 fba2 	bl	8008cdc <RCCEx_PLL3_Config>
 8007598:	4603      	mov	r3, r0
 800759a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800759e:	e004      	b.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075a6:	e000      	b.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80075a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10b      	bne.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80075b2:	4b26      	ldr	r3, [pc, #152]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80075b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80075ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075c2:	4a22      	ldr	r2, [pc, #136]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80075c4:	430b      	orrs	r3, r1
 80075c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80075c8:	e003      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80075d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075da:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80075de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075e0:	2300      	movs	r3, #0
 80075e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80075e4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80075e8:	460b      	mov	r3, r1
 80075ea:	4313      	orrs	r3, r2
 80075ec:	d034      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80075ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d003      	beq.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80075f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075fc:	d007      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80075fe:	e011      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007600:	4b12      	ldr	r3, [pc, #72]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007604:	4a11      	ldr	r2, [pc, #68]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007606:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800760a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800760c:	e00e      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800760e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007612:	3308      	adds	r3, #8
 8007614:	2102      	movs	r1, #2
 8007616:	4618      	mov	r0, r3
 8007618:	f001 faae 	bl	8008b78 <RCCEx_PLL2_Config>
 800761c:	4603      	mov	r3, r0
 800761e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007622:	e003      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800762a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800762c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007630:	2b00      	cmp	r3, #0
 8007632:	d10d      	bne.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007634:	4b05      	ldr	r3, [pc, #20]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007638:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800763c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007642:	4a02      	ldr	r2, [pc, #8]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007644:	430b      	orrs	r3, r1
 8007646:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007648:	e006      	b.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800764a:	bf00      	nop
 800764c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007650:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007654:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800765c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007660:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007664:	663b      	str	r3, [r7, #96]	@ 0x60
 8007666:	2300      	movs	r3, #0
 8007668:	667b      	str	r3, [r7, #100]	@ 0x64
 800766a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800766e:	460b      	mov	r3, r1
 8007670:	4313      	orrs	r3, r2
 8007672:	d00c      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007678:	3328      	adds	r3, #40	@ 0x28
 800767a:	2102      	movs	r1, #2
 800767c:	4618      	mov	r0, r3
 800767e:	f001 fb2d 	bl	8008cdc <RCCEx_PLL3_Config>
 8007682:	4603      	mov	r3, r0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d002      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800768e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007696:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800769a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800769c:	2300      	movs	r3, #0
 800769e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076a0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80076a4:	460b      	mov	r3, r1
 80076a6:	4313      	orrs	r3, r2
 80076a8:	d036      	beq.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80076aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80076b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076b4:	d018      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80076b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076ba:	d811      	bhi.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80076bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076c0:	d014      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80076c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076c6:	d80b      	bhi.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d011      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80076cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076d0:	d106      	bne.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076d2:	4bb7      	ldr	r3, [pc, #732]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80076d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d6:	4ab6      	ldr	r2, [pc, #728]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80076d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80076de:	e008      	b.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80076e6:	e004      	b.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80076e8:	bf00      	nop
 80076ea:	e002      	b.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80076ec:	bf00      	nop
 80076ee:	e000      	b.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80076f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d10a      	bne.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80076fa:	4bad      	ldr	r3, [pc, #692]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80076fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076fe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007706:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007708:	4aa9      	ldr	r2, [pc, #676]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800770a:	430b      	orrs	r3, r1
 800770c:	6553      	str	r3, [r2, #84]	@ 0x54
 800770e:	e003      	b.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007710:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007714:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007718:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800771c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007720:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007724:	653b      	str	r3, [r7, #80]	@ 0x50
 8007726:	2300      	movs	r3, #0
 8007728:	657b      	str	r3, [r7, #84]	@ 0x54
 800772a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800772e:	460b      	mov	r3, r1
 8007730:	4313      	orrs	r3, r2
 8007732:	d009      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007734:	4b9e      	ldr	r3, [pc, #632]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007738:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800773c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007742:	4a9b      	ldr	r2, [pc, #620]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007744:	430b      	orrs	r3, r1
 8007746:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007748:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800774c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007750:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007754:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007756:	2300      	movs	r3, #0
 8007758:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800775a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800775e:	460b      	mov	r3, r1
 8007760:	4313      	orrs	r3, r2
 8007762:	d009      	beq.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007764:	4b92      	ldr	r3, [pc, #584]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007768:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800776c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007770:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007772:	4a8f      	ldr	r2, [pc, #572]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007774:	430b      	orrs	r3, r1
 8007776:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800777c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007780:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007784:	643b      	str	r3, [r7, #64]	@ 0x40
 8007786:	2300      	movs	r3, #0
 8007788:	647b      	str	r3, [r7, #68]	@ 0x44
 800778a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800778e:	460b      	mov	r3, r1
 8007790:	4313      	orrs	r3, r2
 8007792:	d00e      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007794:	4b86      	ldr	r3, [pc, #536]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007796:	691b      	ldr	r3, [r3, #16]
 8007798:	4a85      	ldr	r2, [pc, #532]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800779a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800779e:	6113      	str	r3, [r2, #16]
 80077a0:	4b83      	ldr	r3, [pc, #524]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80077a2:	6919      	ldr	r1, [r3, #16]
 80077a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077ac:	4a80      	ldr	r2, [pc, #512]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80077ae:	430b      	orrs	r3, r1
 80077b0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80077b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ba:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80077be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077c0:	2300      	movs	r3, #0
 80077c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077c4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80077c8:	460b      	mov	r3, r1
 80077ca:	4313      	orrs	r3, r2
 80077cc:	d009      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80077ce:	4b78      	ldr	r3, [pc, #480]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80077d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077d2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80077d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077dc:	4a74      	ldr	r2, [pc, #464]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80077de:	430b      	orrs	r3, r1
 80077e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80077e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ea:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80077ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80077f0:	2300      	movs	r3, #0
 80077f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077f4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80077f8:	460b      	mov	r3, r1
 80077fa:	4313      	orrs	r3, r2
 80077fc:	d00a      	beq.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80077fe:	4b6c      	ldr	r3, [pc, #432]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007802:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800780e:	4a68      	ldr	r2, [pc, #416]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007810:	430b      	orrs	r3, r1
 8007812:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781c:	2100      	movs	r1, #0
 800781e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007820:	f003 0301 	and.w	r3, r3, #1
 8007824:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007826:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800782a:	460b      	mov	r3, r1
 800782c:	4313      	orrs	r3, r2
 800782e:	d011      	beq.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007834:	3308      	adds	r3, #8
 8007836:	2100      	movs	r1, #0
 8007838:	4618      	mov	r0, r3
 800783a:	f001 f99d 	bl	8008b78 <RCCEx_PLL2_Config>
 800783e:	4603      	mov	r3, r0
 8007840:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007844:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007848:	2b00      	cmp	r3, #0
 800784a:	d003      	beq.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800784c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007850:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785c:	2100      	movs	r1, #0
 800785e:	6239      	str	r1, [r7, #32]
 8007860:	f003 0302 	and.w	r3, r3, #2
 8007864:	627b      	str	r3, [r7, #36]	@ 0x24
 8007866:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800786a:	460b      	mov	r3, r1
 800786c:	4313      	orrs	r3, r2
 800786e:	d011      	beq.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007874:	3308      	adds	r3, #8
 8007876:	2101      	movs	r1, #1
 8007878:	4618      	mov	r0, r3
 800787a:	f001 f97d 	bl	8008b78 <RCCEx_PLL2_Config>
 800787e:	4603      	mov	r3, r0
 8007880:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007884:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007888:	2b00      	cmp	r3, #0
 800788a:	d003      	beq.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800788c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007890:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007894:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789c:	2100      	movs	r1, #0
 800789e:	61b9      	str	r1, [r7, #24]
 80078a0:	f003 0304 	and.w	r3, r3, #4
 80078a4:	61fb      	str	r3, [r7, #28]
 80078a6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80078aa:	460b      	mov	r3, r1
 80078ac:	4313      	orrs	r3, r2
 80078ae:	d011      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80078b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b4:	3308      	adds	r3, #8
 80078b6:	2102      	movs	r1, #2
 80078b8:	4618      	mov	r0, r3
 80078ba:	f001 f95d 	bl	8008b78 <RCCEx_PLL2_Config>
 80078be:	4603      	mov	r3, r0
 80078c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80078c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d003      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80078d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078dc:	2100      	movs	r1, #0
 80078de:	6139      	str	r1, [r7, #16]
 80078e0:	f003 0308 	and.w	r3, r3, #8
 80078e4:	617b      	str	r3, [r7, #20]
 80078e6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80078ea:	460b      	mov	r3, r1
 80078ec:	4313      	orrs	r3, r2
 80078ee:	d011      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80078f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078f4:	3328      	adds	r3, #40	@ 0x28
 80078f6:	2100      	movs	r1, #0
 80078f8:	4618      	mov	r0, r3
 80078fa:	f001 f9ef 	bl	8008cdc <RCCEx_PLL3_Config>
 80078fe:	4603      	mov	r3, r0
 8007900:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007904:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007908:	2b00      	cmp	r3, #0
 800790a:	d003      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800790c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007910:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007914:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791c:	2100      	movs	r1, #0
 800791e:	60b9      	str	r1, [r7, #8]
 8007920:	f003 0310 	and.w	r3, r3, #16
 8007924:	60fb      	str	r3, [r7, #12]
 8007926:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800792a:	460b      	mov	r3, r1
 800792c:	4313      	orrs	r3, r2
 800792e:	d011      	beq.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007930:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007934:	3328      	adds	r3, #40	@ 0x28
 8007936:	2101      	movs	r1, #1
 8007938:	4618      	mov	r0, r3
 800793a:	f001 f9cf 	bl	8008cdc <RCCEx_PLL3_Config>
 800793e:	4603      	mov	r3, r0
 8007940:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007944:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800794c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007950:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007954:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795c:	2100      	movs	r1, #0
 800795e:	6039      	str	r1, [r7, #0]
 8007960:	f003 0320 	and.w	r3, r3, #32
 8007964:	607b      	str	r3, [r7, #4]
 8007966:	e9d7 1200 	ldrd	r1, r2, [r7]
 800796a:	460b      	mov	r3, r1
 800796c:	4313      	orrs	r3, r2
 800796e:	d011      	beq.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007974:	3328      	adds	r3, #40	@ 0x28
 8007976:	2102      	movs	r1, #2
 8007978:	4618      	mov	r0, r3
 800797a:	f001 f9af 	bl	8008cdc <RCCEx_PLL3_Config>
 800797e:	4603      	mov	r3, r0
 8007980:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007984:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007988:	2b00      	cmp	r3, #0
 800798a:	d003      	beq.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800798c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007990:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007994:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8007998:	2b00      	cmp	r3, #0
 800799a:	d101      	bne.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800799c:	2300      	movs	r3, #0
 800799e:	e000      	b.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80079a8:	46bd      	mov	sp, r7
 80079aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079ae:	bf00      	nop
 80079b0:	58024400 	.word	0x58024400

080079b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b090      	sub	sp, #64	@ 0x40
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80079be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079c2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80079c6:	430b      	orrs	r3, r1
 80079c8:	f040 8094 	bne.w	8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80079cc:	4b9b      	ldr	r3, [pc, #620]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80079ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079d0:	f003 0307 	and.w	r3, r3, #7
 80079d4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80079d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d8:	2b04      	cmp	r3, #4
 80079da:	f200 8087 	bhi.w	8007aec <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80079de:	a201      	add	r2, pc, #4	@ (adr r2, 80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80079e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e4:	080079f9 	.word	0x080079f9
 80079e8:	08007a21 	.word	0x08007a21
 80079ec:	08007a49 	.word	0x08007a49
 80079f0:	08007ae5 	.word	0x08007ae5
 80079f4:	08007a71 	.word	0x08007a71
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80079f8:	4b90      	ldr	r3, [pc, #576]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a04:	d108      	bne.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f000 ff62 	bl	80088d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007a14:	f000 bc93 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a1c:	f000 bc8f 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007a20:	4b86      	ldr	r3, [pc, #536]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a2c:	d108      	bne.n	8007a40 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a2e:	f107 0318 	add.w	r3, r7, #24
 8007a32:	4618      	mov	r0, r3
 8007a34:	f000 fca6 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007a3c:	f000 bc7f 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007a40:	2300      	movs	r3, #0
 8007a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a44:	f000 bc7b 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007a48:	4b7c      	ldr	r3, [pc, #496]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a54:	d108      	bne.n	8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a56:	f107 030c 	add.w	r3, r7, #12
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f000 fde6 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007a64:	f000 bc6b 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a6c:	f000 bc67 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007a70:	4b72      	ldr	r3, [pc, #456]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007a78:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007a7a:	4b70      	ldr	r3, [pc, #448]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0304 	and.w	r3, r3, #4
 8007a82:	2b04      	cmp	r3, #4
 8007a84:	d10c      	bne.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d109      	bne.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a8c:	4b6b      	ldr	r3, [pc, #428]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	08db      	lsrs	r3, r3, #3
 8007a92:	f003 0303 	and.w	r3, r3, #3
 8007a96:	4a6a      	ldr	r2, [pc, #424]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007a98:	fa22 f303 	lsr.w	r3, r2, r3
 8007a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a9e:	e01f      	b.n	8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007aa0:	4b66      	ldr	r3, [pc, #408]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aac:	d106      	bne.n	8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ab4:	d102      	bne.n	8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007ab6:	4b63      	ldr	r3, [pc, #396]	@ (8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007aba:	e011      	b.n	8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007abc:	4b5f      	ldr	r3, [pc, #380]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ac8:	d106      	bne.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007acc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ad0:	d102      	bne.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007ad2:	4b5d      	ldr	r3, [pc, #372]	@ (8007c48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ad6:	e003      	b.n	8007ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007adc:	f000 bc2f 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007ae0:	f000 bc2d 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007ae4:	4b59      	ldr	r3, [pc, #356]	@ (8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ae8:	f000 bc29 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8007aec:	2300      	movs	r3, #0
 8007aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007af0:	f000 bc25 	b.w	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007af4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007af8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007afc:	430b      	orrs	r3, r1
 8007afe:	f040 80a7 	bne.w	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007b02:	4b4e      	ldr	r3, [pc, #312]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b06:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007b0a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b12:	d054      	beq.n	8007bbe <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8007b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b16:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b1a:	f200 808b 	bhi.w	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007b24:	f000 8083 	beq.w	8007c2e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8007b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007b2e:	f200 8081 	bhi.w	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b38:	d02f      	beq.n	8007b9a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b40:	d878      	bhi.n	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d004      	beq.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8007b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b4e:	d012      	beq.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8007b50:	e070      	b.n	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007b52:	4b3a      	ldr	r3, [pc, #232]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b5e:	d107      	bne.n	8007b70 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b64:	4618      	mov	r0, r3
 8007b66:	f000 feb5 	bl	80088d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b6e:	e3e6      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007b70:	2300      	movs	r3, #0
 8007b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b74:	e3e3      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007b76:	4b31      	ldr	r3, [pc, #196]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b82:	d107      	bne.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b84:	f107 0318 	add.w	r3, r7, #24
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f000 fbfb 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b92:	e3d4      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007b94:	2300      	movs	r3, #0
 8007b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b98:	e3d1      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007b9a:	4b28      	ldr	r3, [pc, #160]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ba6:	d107      	bne.n	8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ba8:	f107 030c 	add.w	r3, r7, #12
 8007bac:	4618      	mov	r0, r3
 8007bae:	f000 fd3d 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bb6:	e3c2      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bbc:	e3bf      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007bc6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007bc8:	4b1c      	ldr	r3, [pc, #112]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 0304 	and.w	r3, r3, #4
 8007bd0:	2b04      	cmp	r3, #4
 8007bd2:	d10c      	bne.n	8007bee <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8007bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d109      	bne.n	8007bee <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007bda:	4b18      	ldr	r3, [pc, #96]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	08db      	lsrs	r3, r3, #3
 8007be0:	f003 0303 	and.w	r3, r3, #3
 8007be4:	4a16      	ldr	r2, [pc, #88]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007be6:	fa22 f303 	lsr.w	r3, r2, r3
 8007bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007bec:	e01e      	b.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007bee:	4b13      	ldr	r3, [pc, #76]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bfa:	d106      	bne.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8007bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c02:	d102      	bne.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007c04:	4b0f      	ldr	r3, [pc, #60]	@ (8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c08:	e010      	b.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c16:	d106      	bne.n	8007c26 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8007c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c1e:	d102      	bne.n	8007c26 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007c20:	4b09      	ldr	r3, [pc, #36]	@ (8007c48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c24:	e002      	b.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007c26:	2300      	movs	r3, #0
 8007c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007c2a:	e388      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007c2c:	e387      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007c2e:	4b07      	ldr	r3, [pc, #28]	@ (8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c32:	e384      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007c34:	2300      	movs	r3, #0
 8007c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c38:	e381      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007c3a:	bf00      	nop
 8007c3c:	58024400 	.word	0x58024400
 8007c40:	03d09000 	.word	0x03d09000
 8007c44:	003d0900 	.word	0x003d0900
 8007c48:	016e3600 	.word	0x016e3600
 8007c4c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007c50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c54:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007c58:	430b      	orrs	r3, r1
 8007c5a:	f040 809c 	bne.w	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007c5e:	4b9e      	ldr	r3, [pc, #632]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c62:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007c66:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c6e:	d054      	beq.n	8007d1a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8007c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c76:	f200 808b 	bhi.w	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007c80:	f000 8083 	beq.w	8007d8a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8007c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c86:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007c8a:	f200 8081 	bhi.w	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c94:	d02f      	beq.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8007c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c9c:	d878      	bhi.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d004      	beq.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8007ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007caa:	d012      	beq.n	8007cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8007cac:	e070      	b.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007cae:	4b8a      	ldr	r3, [pc, #552]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cba:	d107      	bne.n	8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f000 fe07 	bl	80088d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007cca:	e338      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007cd0:	e335      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007cd2:	4b81      	ldr	r3, [pc, #516]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007cda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cde:	d107      	bne.n	8007cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ce0:	f107 0318 	add.w	r3, r7, #24
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f000 fb4d 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007cee:	e326      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007cf4:	e323      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007cf6:	4b78      	ldr	r3, [pc, #480]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007cfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d02:	d107      	bne.n	8007d14 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d04:	f107 030c 	add.w	r3, r7, #12
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f000 fc8f 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007d12:	e314      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007d14:	2300      	movs	r3, #0
 8007d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d18:	e311      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007d1a:	4b6f      	ldr	r3, [pc, #444]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007d22:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d24:	4b6c      	ldr	r3, [pc, #432]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f003 0304 	and.w	r3, r3, #4
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d10c      	bne.n	8007d4a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8007d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d109      	bne.n	8007d4a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d36:	4b68      	ldr	r3, [pc, #416]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	08db      	lsrs	r3, r3, #3
 8007d3c:	f003 0303 	and.w	r3, r3, #3
 8007d40:	4a66      	ldr	r2, [pc, #408]	@ (8007edc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8007d42:	fa22 f303 	lsr.w	r3, r2, r3
 8007d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d48:	e01e      	b.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d4a:	4b63      	ldr	r3, [pc, #396]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d56:	d106      	bne.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8007d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d5e:	d102      	bne.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007d60:	4b5f      	ldr	r3, [pc, #380]	@ (8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8007d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d64:	e010      	b.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d66:	4b5c      	ldr	r3, [pc, #368]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d72:	d106      	bne.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8007d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d7a:	d102      	bne.n	8007d82 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007d7c:	4b59      	ldr	r3, [pc, #356]	@ (8007ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d80:	e002      	b.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007d82:	2300      	movs	r3, #0
 8007d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007d86:	e2da      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007d88:	e2d9      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007d8a:	4b57      	ldr	r3, [pc, #348]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d8e:	e2d6      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007d90:	2300      	movs	r3, #0
 8007d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d94:	e2d3      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007d96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d9a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007d9e:	430b      	orrs	r3, r1
 8007da0:	f040 80a7 	bne.w	8007ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8007da4:	4b4c      	ldr	r3, [pc, #304]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007da8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007dac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007db4:	d055      	beq.n	8007e62 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8007db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dbc:	f200 8096 	bhi.w	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8007dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dc2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007dc6:	f000 8084 	beq.w	8007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8007dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dcc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007dd0:	f200 808c 	bhi.w	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8007dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007dda:	d030      	beq.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8007ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007de2:	f200 8083 	bhi.w	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8007de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d004      	beq.n	8007df6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8007dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007df2:	d012      	beq.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8007df4:	e07a      	b.n	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007df6:	4b38      	ldr	r3, [pc, #224]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e02:	d107      	bne.n	8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f000 fd63 	bl	80088d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e12:	e294      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e14:	2300      	movs	r3, #0
 8007e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e18:	e291      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e26:	d107      	bne.n	8007e38 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e28:	f107 0318 	add.w	r3, r7, #24
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f000 faa9 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e36:	e282      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e3c:	e27f      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e3e:	4b26      	ldr	r3, [pc, #152]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e4a:	d107      	bne.n	8007e5c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e4c:	f107 030c 	add.w	r3, r7, #12
 8007e50:	4618      	mov	r0, r3
 8007e52:	f000 fbeb 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e5a:	e270      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e60:	e26d      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e62:	4b1d      	ldr	r3, [pc, #116]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e6a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 0304 	and.w	r3, r3, #4
 8007e74:	2b04      	cmp	r3, #4
 8007e76:	d10c      	bne.n	8007e92 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8007e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d109      	bne.n	8007e92 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e7e:	4b16      	ldr	r3, [pc, #88]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	08db      	lsrs	r3, r3, #3
 8007e84:	f003 0303 	and.w	r3, r3, #3
 8007e88:	4a14      	ldr	r2, [pc, #80]	@ (8007edc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8007e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8007e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e90:	e01e      	b.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e92:	4b11      	ldr	r3, [pc, #68]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e9e:	d106      	bne.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8007ea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ea6:	d102      	bne.n	8007eae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8007eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007eac:	e010      	b.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007eae:	4b0a      	ldr	r3, [pc, #40]	@ (8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007eba:	d106      	bne.n	8007eca <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8007ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ebe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ec2:	d102      	bne.n	8007eca <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007ec4:	4b07      	ldr	r3, [pc, #28]	@ (8007ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ec8:	e002      	b.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007ece:	e236      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007ed0:	e235      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007ed2:	4b05      	ldr	r3, [pc, #20]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ed6:	e232      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007ed8:	58024400 	.word	0x58024400
 8007edc:	03d09000 	.word	0x03d09000
 8007ee0:	003d0900 	.word	0x003d0900
 8007ee4:	016e3600 	.word	0x016e3600
 8007ee8:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8007eec:	2300      	movs	r3, #0
 8007eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ef0:	e225      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ef6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007efa:	430b      	orrs	r3, r1
 8007efc:	f040 8085 	bne.w	800800a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007f00:	4b9c      	ldr	r3, [pc, #624]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f04:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007f08:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8007f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007f10:	d06b      	beq.n	8007fea <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8007f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007f18:	d874      	bhi.n	8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f20:	d056      	beq.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8007f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f24:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f28:	d86c      	bhi.n	8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f2c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007f30:	d03b      	beq.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8007f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f34:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007f38:	d864      	bhi.n	8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f40:	d021      	beq.n	8007f86 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8007f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f48:	d85c      	bhi.n	8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d004      	beq.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8007f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f56:	d004      	beq.n	8007f62 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8007f58:	e054      	b.n	8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007f5a:	f7fe fb5f 	bl	800661c <HAL_RCC_GetPCLK1Freq>
 8007f5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007f60:	e1ed      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f62:	4b84      	ldr	r3, [pc, #528]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f6e:	d107      	bne.n	8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f70:	f107 0318 	add.w	r3, r7, #24
 8007f74:	4618      	mov	r0, r3
 8007f76:	f000 fa05 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f7a:	69fb      	ldr	r3, [r7, #28]
 8007f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f7e:	e1de      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f80:	2300      	movs	r3, #0
 8007f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f84:	e1db      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007f86:	4b7b      	ldr	r3, [pc, #492]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f92:	d107      	bne.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f94:	f107 030c 	add.w	r3, r7, #12
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f000 fb47 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fa2:	e1cc      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fa8:	e1c9      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007faa:	4b72      	ldr	r3, [pc, #456]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f003 0304 	and.w	r3, r3, #4
 8007fb2:	2b04      	cmp	r3, #4
 8007fb4:	d109      	bne.n	8007fca <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007fb6:	4b6f      	ldr	r3, [pc, #444]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	08db      	lsrs	r3, r3, #3
 8007fbc:	f003 0303 	and.w	r3, r3, #3
 8007fc0:	4a6d      	ldr	r2, [pc, #436]	@ (8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8007fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8007fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fc8:	e1b9      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fce:	e1b6      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007fd0:	4b68      	ldr	r3, [pc, #416]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fdc:	d102      	bne.n	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8007fde:	4b67      	ldr	r3, [pc, #412]	@ (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8007fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fe2:	e1ac      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fe8:	e1a9      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007fea:	4b62      	ldr	r3, [pc, #392]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ff2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ff6:	d102      	bne.n	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8007ff8:	4b61      	ldr	r3, [pc, #388]	@ (8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8007ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ffc:	e19f      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007ffe:	2300      	movs	r3, #0
 8008000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008002:	e19c      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008004:	2300      	movs	r3, #0
 8008006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008008:	e199      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800800a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800800e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008012:	430b      	orrs	r3, r1
 8008014:	d173      	bne.n	80080fe <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008016:	4b57      	ldr	r3, [pc, #348]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800801a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800801e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008022:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008026:	d02f      	beq.n	8008088 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8008028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800802e:	d863      	bhi.n	80080f8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8008030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008032:	2b00      	cmp	r3, #0
 8008034:	d004      	beq.n	8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8008036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008038:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800803c:	d012      	beq.n	8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800803e:	e05b      	b.n	80080f8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008040:	4b4c      	ldr	r3, [pc, #304]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008048:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800804c:	d107      	bne.n	800805e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800804e:	f107 0318 	add.w	r3, r7, #24
 8008052:	4618      	mov	r0, r3
 8008054:	f000 f996 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800805c:	e16f      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800805e:	2300      	movs	r3, #0
 8008060:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008062:	e16c      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008064:	4b43      	ldr	r3, [pc, #268]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800806c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008070:	d107      	bne.n	8008082 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008072:	f107 030c 	add.w	r3, r7, #12
 8008076:	4618      	mov	r0, r3
 8008078:	f000 fad8 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008080:	e15d      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008082:	2300      	movs	r3, #0
 8008084:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008086:	e15a      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008088:	4b3a      	ldr	r3, [pc, #232]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800808a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800808c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008090:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008092:	4b38      	ldr	r3, [pc, #224]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 0304 	and.w	r3, r3, #4
 800809a:	2b04      	cmp	r3, #4
 800809c:	d10c      	bne.n	80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800809e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d109      	bne.n	80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80080a4:	4b33      	ldr	r3, [pc, #204]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	08db      	lsrs	r3, r3, #3
 80080aa:	f003 0303 	and.w	r3, r3, #3
 80080ae:	4a32      	ldr	r2, [pc, #200]	@ (8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80080b0:	fa22 f303 	lsr.w	r3, r2, r3
 80080b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080b6:	e01e      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80080b8:	4b2e      	ldr	r3, [pc, #184]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080c4:	d106      	bne.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80080c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080cc:	d102      	bne.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80080ce:	4b2b      	ldr	r3, [pc, #172]	@ (800817c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80080d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080d2:	e010      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80080d4:	4b27      	ldr	r3, [pc, #156]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080e0:	d106      	bne.n	80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 80080e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080e8:	d102      	bne.n	80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80080ea:	4b25      	ldr	r3, [pc, #148]	@ (8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80080ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080ee:	e002      	b.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80080f0:	2300      	movs	r3, #0
 80080f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80080f4:	e123      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80080f6:	e122      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80080f8:	2300      	movs	r3, #0
 80080fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080fc:	e11f      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80080fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008102:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008106:	430b      	orrs	r3, r1
 8008108:	d13c      	bne.n	8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800810a:	4b1a      	ldr	r3, [pc, #104]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800810c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800810e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008112:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008116:	2b00      	cmp	r3, #0
 8008118:	d004      	beq.n	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800811a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800811c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008120:	d012      	beq.n	8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008122:	e023      	b.n	800816c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008124:	4b13      	ldr	r3, [pc, #76]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800812c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008130:	d107      	bne.n	8008142 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008136:	4618      	mov	r0, r3
 8008138:	f000 fbcc 	bl	80088d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800813c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800813e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008140:	e0fd      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008142:	2300      	movs	r3, #0
 8008144:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008146:	e0fa      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008148:	4b0a      	ldr	r3, [pc, #40]	@ (8008174 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008150:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008154:	d107      	bne.n	8008166 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008156:	f107 0318 	add.w	r3, r7, #24
 800815a:	4618      	mov	r0, r3
 800815c:	f000 f912 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008160:	6a3b      	ldr	r3, [r7, #32]
 8008162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008164:	e0eb      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008166:	2300      	movs	r3, #0
 8008168:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800816a:	e0e8      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800816c:	2300      	movs	r3, #0
 800816e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008170:	e0e5      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008172:	bf00      	nop
 8008174:	58024400 	.word	0x58024400
 8008178:	03d09000 	.word	0x03d09000
 800817c:	003d0900 	.word	0x003d0900
 8008180:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008184:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008188:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800818c:	430b      	orrs	r3, r1
 800818e:	f040 8085 	bne.w	800829c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008192:	4b6d      	ldr	r3, [pc, #436]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008196:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800819a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800819c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800819e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80081a2:	d06b      	beq.n	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80081a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80081aa:	d874      	bhi.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80081ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081b2:	d056      	beq.n	8008262 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 80081b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ba:	d86c      	bhi.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80081bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80081c2:	d03b      	beq.n	800823c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 80081c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80081ca:	d864      	bhi.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80081cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081d2:	d021      	beq.n	8008218 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 80081d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081da:	d85c      	bhi.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80081dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d004      	beq.n	80081ec <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 80081e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081e8:	d004      	beq.n	80081f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80081ea:	e054      	b.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80081ec:	f000 f8b4 	bl	8008358 <HAL_RCCEx_GetD3PCLK1Freq>
 80081f0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081f2:	e0a4      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80081f4:	4b54      	ldr	r3, [pc, #336]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008200:	d107      	bne.n	8008212 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008202:	f107 0318 	add.w	r3, r7, #24
 8008206:	4618      	mov	r0, r3
 8008208:	f000 f8bc 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008210:	e095      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008212:	2300      	movs	r3, #0
 8008214:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008216:	e092      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008218:	4b4b      	ldr	r3, [pc, #300]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008220:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008224:	d107      	bne.n	8008236 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008226:	f107 030c 	add.w	r3, r7, #12
 800822a:	4618      	mov	r0, r3
 800822c:	f000 f9fe 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008234:	e083      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008236:	2300      	movs	r3, #0
 8008238:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800823a:	e080      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800823c:	4b42      	ldr	r3, [pc, #264]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f003 0304 	and.w	r3, r3, #4
 8008244:	2b04      	cmp	r3, #4
 8008246:	d109      	bne.n	800825c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008248:	4b3f      	ldr	r3, [pc, #252]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	08db      	lsrs	r3, r3, #3
 800824e:	f003 0303 	and.w	r3, r3, #3
 8008252:	4a3e      	ldr	r2, [pc, #248]	@ (800834c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008254:	fa22 f303 	lsr.w	r3, r2, r3
 8008258:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800825a:	e070      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800825c:	2300      	movs	r3, #0
 800825e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008260:	e06d      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008262:	4b39      	ldr	r3, [pc, #228]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800826a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800826e:	d102      	bne.n	8008276 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008270:	4b37      	ldr	r3, [pc, #220]	@ (8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008274:	e063      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008276:	2300      	movs	r3, #0
 8008278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800827a:	e060      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800827c:	4b32      	ldr	r3, [pc, #200]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008284:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008288:	d102      	bne.n	8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800828a:	4b32      	ldr	r3, [pc, #200]	@ (8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800828c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800828e:	e056      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008290:	2300      	movs	r3, #0
 8008292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008294:	e053      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008296:	2300      	movs	r3, #0
 8008298:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800829a:	e050      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800829c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082a0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80082a4:	430b      	orrs	r3, r1
 80082a6:	d148      	bne.n	800833a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80082a8:	4b27      	ldr	r3, [pc, #156]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80082aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80082b0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80082b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082b8:	d02a      	beq.n	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80082ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082c0:	d838      	bhi.n	8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80082c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d004      	beq.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80082c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082ce:	d00d      	beq.n	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80082d0:	e030      	b.n	8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80082d2:	4b1d      	ldr	r3, [pc, #116]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082de:	d102      	bne.n	80082e6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 80082e0:	4b1c      	ldr	r3, [pc, #112]	@ (8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80082e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082e4:	e02b      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80082e6:	2300      	movs	r3, #0
 80082e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082ea:	e028      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80082ec:	4b16      	ldr	r3, [pc, #88]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082f8:	d107      	bne.n	800830a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082fe:	4618      	mov	r0, r3
 8008300:	f000 fae8 	bl	80088d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008308:	e019      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800830a:	2300      	movs	r3, #0
 800830c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800830e:	e016      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008310:	4b0d      	ldr	r3, [pc, #52]	@ (8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008318:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800831c:	d107      	bne.n	800832e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800831e:	f107 0318 	add.w	r3, r7, #24
 8008322:	4618      	mov	r0, r3
 8008324:	f000 f82e 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800832c:	e007      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800832e:	2300      	movs	r3, #0
 8008330:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008332:	e004      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008334:	2300      	movs	r3, #0
 8008336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008338:	e001      	b.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800833a:	2300      	movs	r3, #0
 800833c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800833e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008340:	4618      	mov	r0, r3
 8008342:	3740      	adds	r7, #64	@ 0x40
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}
 8008348:	58024400 	.word	0x58024400
 800834c:	03d09000 	.word	0x03d09000
 8008350:	003d0900 	.word	0x003d0900
 8008354:	016e3600 	.word	0x016e3600

08008358 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800835c:	f7fe f92e 	bl	80065bc <HAL_RCC_GetHCLKFreq>
 8008360:	4602      	mov	r2, r0
 8008362:	4b06      	ldr	r3, [pc, #24]	@ (800837c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008364:	6a1b      	ldr	r3, [r3, #32]
 8008366:	091b      	lsrs	r3, r3, #4
 8008368:	f003 0307 	and.w	r3, r3, #7
 800836c:	4904      	ldr	r1, [pc, #16]	@ (8008380 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800836e:	5ccb      	ldrb	r3, [r1, r3]
 8008370:	f003 031f 	and.w	r3, r3, #31
 8008374:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008378:	4618      	mov	r0, r3
 800837a:	bd80      	pop	{r7, pc}
 800837c:	58024400 	.word	0x58024400
 8008380:	08011d84 	.word	0x08011d84

08008384 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008384:	b480      	push	{r7}
 8008386:	b089      	sub	sp, #36	@ 0x24
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800838c:	4ba1      	ldr	r3, [pc, #644]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800838e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008390:	f003 0303 	and.w	r3, r3, #3
 8008394:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008396:	4b9f      	ldr	r3, [pc, #636]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800839a:	0b1b      	lsrs	r3, r3, #12
 800839c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80083a0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80083a2:	4b9c      	ldr	r3, [pc, #624]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a6:	091b      	lsrs	r3, r3, #4
 80083a8:	f003 0301 	and.w	r3, r3, #1
 80083ac:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80083ae:	4b99      	ldr	r3, [pc, #612]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083b2:	08db      	lsrs	r3, r3, #3
 80083b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80083b8:	693a      	ldr	r2, [r7, #16]
 80083ba:	fb02 f303 	mul.w	r3, r2, r3
 80083be:	ee07 3a90 	vmov	s15, r3
 80083c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f000 8111 	beq.w	80085f4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	2b02      	cmp	r3, #2
 80083d6:	f000 8083 	beq.w	80084e0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	2b02      	cmp	r3, #2
 80083de:	f200 80a1 	bhi.w	8008524 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80083e2:	69bb      	ldr	r3, [r7, #24]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d003      	beq.n	80083f0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d056      	beq.n	800849c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80083ee:	e099      	b.n	8008524 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083f0:	4b88      	ldr	r3, [pc, #544]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0320 	and.w	r3, r3, #32
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d02d      	beq.n	8008458 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083fc:	4b85      	ldr	r3, [pc, #532]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	08db      	lsrs	r3, r3, #3
 8008402:	f003 0303 	and.w	r3, r3, #3
 8008406:	4a84      	ldr	r2, [pc, #528]	@ (8008618 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008408:	fa22 f303 	lsr.w	r3, r2, r3
 800840c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	ee07 3a90 	vmov	s15, r3
 8008414:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	ee07 3a90 	vmov	s15, r3
 800841e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008426:	4b7b      	ldr	r3, [pc, #492]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800842a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800842e:	ee07 3a90 	vmov	s15, r3
 8008432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008436:	ed97 6a03 	vldr	s12, [r7, #12]
 800843a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800861c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800843e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008446:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800844a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800844e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008452:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008456:	e087      	b.n	8008568 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	ee07 3a90 	vmov	s15, r3
 800845e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008462:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008620 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800846a:	4b6a      	ldr	r3, [pc, #424]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800846c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800846e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008472:	ee07 3a90 	vmov	s15, r3
 8008476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800847a:	ed97 6a03 	vldr	s12, [r7, #12]
 800847e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800861c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800848a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800848e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008496:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800849a:	e065      	b.n	8008568 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	ee07 3a90 	vmov	s15, r3
 80084a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084a6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008624 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80084aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084ae:	4b59      	ldr	r3, [pc, #356]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084b6:	ee07 3a90 	vmov	s15, r3
 80084ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084be:	ed97 6a03 	vldr	s12, [r7, #12]
 80084c2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800861c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80084c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80084de:	e043      	b.n	8008568 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	ee07 3a90 	vmov	s15, r3
 80084e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084ea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008628 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80084ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084f2:	4b48      	ldr	r3, [pc, #288]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084fa:	ee07 3a90 	vmov	s15, r3
 80084fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008502:	ed97 6a03 	vldr	s12, [r7, #12]
 8008506:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800861c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800850a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800850e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800851a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800851e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008522:	e021      	b.n	8008568 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	ee07 3a90 	vmov	s15, r3
 800852a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800852e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008624 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008536:	4b37      	ldr	r3, [pc, #220]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800853a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800853e:	ee07 3a90 	vmov	s15, r3
 8008542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008546:	ed97 6a03 	vldr	s12, [r7, #12]
 800854a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800861c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800854e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800855a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800855e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008562:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008566:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008568:	4b2a      	ldr	r3, [pc, #168]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800856a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800856c:	0a5b      	lsrs	r3, r3, #9
 800856e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008572:	ee07 3a90 	vmov	s15, r3
 8008576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800857a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800857e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008582:	edd7 6a07 	vldr	s13, [r7, #28]
 8008586:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800858a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800858e:	ee17 2a90 	vmov	r2, s15
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008596:	4b1f      	ldr	r3, [pc, #124]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800859a:	0c1b      	lsrs	r3, r3, #16
 800859c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085a0:	ee07 3a90 	vmov	s15, r3
 80085a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80085ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80085b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085bc:	ee17 2a90 	vmov	r2, s15
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80085c4:	4b13      	ldr	r3, [pc, #76]	@ (8008614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c8:	0e1b      	lsrs	r3, r3, #24
 80085ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085ce:	ee07 3a90 	vmov	s15, r3
 80085d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80085da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085de:	edd7 6a07 	vldr	s13, [r7, #28]
 80085e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085ea:	ee17 2a90 	vmov	r2, s15
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80085f2:	e008      	b.n	8008606 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2200      	movs	r2, #0
 80085f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2200      	movs	r2, #0
 80085fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	609a      	str	r2, [r3, #8]
}
 8008606:	bf00      	nop
 8008608:	3724      	adds	r7, #36	@ 0x24
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	58024400 	.word	0x58024400
 8008618:	03d09000 	.word	0x03d09000
 800861c:	46000000 	.word	0x46000000
 8008620:	4c742400 	.word	0x4c742400
 8008624:	4a742400 	.word	0x4a742400
 8008628:	4bb71b00 	.word	0x4bb71b00

0800862c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800862c:	b480      	push	{r7}
 800862e:	b089      	sub	sp, #36	@ 0x24
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008634:	4ba1      	ldr	r3, [pc, #644]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008638:	f003 0303 	and.w	r3, r3, #3
 800863c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800863e:	4b9f      	ldr	r3, [pc, #636]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008642:	0d1b      	lsrs	r3, r3, #20
 8008644:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008648:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800864a:	4b9c      	ldr	r3, [pc, #624]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800864c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800864e:	0a1b      	lsrs	r3, r3, #8
 8008650:	f003 0301 	and.w	r3, r3, #1
 8008654:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008656:	4b99      	ldr	r3, [pc, #612]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800865a:	08db      	lsrs	r3, r3, #3
 800865c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008660:	693a      	ldr	r2, [r7, #16]
 8008662:	fb02 f303 	mul.w	r3, r2, r3
 8008666:	ee07 3a90 	vmov	s15, r3
 800866a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800866e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	2b00      	cmp	r3, #0
 8008676:	f000 8111 	beq.w	800889c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800867a:	69bb      	ldr	r3, [r7, #24]
 800867c:	2b02      	cmp	r3, #2
 800867e:	f000 8083 	beq.w	8008788 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	2b02      	cmp	r3, #2
 8008686:	f200 80a1 	bhi.w	80087cc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d003      	beq.n	8008698 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	2b01      	cmp	r3, #1
 8008694:	d056      	beq.n	8008744 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008696:	e099      	b.n	80087cc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008698:	4b88      	ldr	r3, [pc, #544]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f003 0320 	and.w	r3, r3, #32
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d02d      	beq.n	8008700 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086a4:	4b85      	ldr	r3, [pc, #532]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	08db      	lsrs	r3, r3, #3
 80086aa:	f003 0303 	and.w	r3, r3, #3
 80086ae:	4a84      	ldr	r2, [pc, #528]	@ (80088c0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80086b0:	fa22 f303 	lsr.w	r3, r2, r3
 80086b4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	ee07 3a90 	vmov	s15, r3
 80086bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	ee07 3a90 	vmov	s15, r3
 80086c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086ce:	4b7b      	ldr	r3, [pc, #492]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086d6:	ee07 3a90 	vmov	s15, r3
 80086da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086de:	ed97 6a03 	vldr	s12, [r7, #12]
 80086e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80088c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80086e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80086fe:	e087      	b.n	8008810 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	ee07 3a90 	vmov	s15, r3
 8008706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800870a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80088c8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800870e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008712:	4b6a      	ldr	r3, [pc, #424]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800871a:	ee07 3a90 	vmov	s15, r3
 800871e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008722:	ed97 6a03 	vldr	s12, [r7, #12]
 8008726:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80088c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800872a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800872e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008732:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008736:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800873a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800873e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008742:	e065      	b.n	8008810 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	ee07 3a90 	vmov	s15, r3
 800874a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800874e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80088cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008756:	4b59      	ldr	r3, [pc, #356]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800875a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800875e:	ee07 3a90 	vmov	s15, r3
 8008762:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008766:	ed97 6a03 	vldr	s12, [r7, #12]
 800876a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80088c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800876e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008772:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008776:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800877a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800877e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008782:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008786:	e043      	b.n	8008810 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	ee07 3a90 	vmov	s15, r3
 800878e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008792:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80088d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008796:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800879a:	4b48      	ldr	r3, [pc, #288]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800879c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087a2:	ee07 3a90 	vmov	s15, r3
 80087a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80087ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80088c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80087b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087ca:	e021      	b.n	8008810 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	ee07 3a90 	vmov	s15, r3
 80087d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80088cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80087da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087de:	4b37      	ldr	r3, [pc, #220]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087e6:	ee07 3a90 	vmov	s15, r3
 80087ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80087f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80088c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80087f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008802:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800880a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800880e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008810:	4b2a      	ldr	r3, [pc, #168]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008814:	0a5b      	lsrs	r3, r3, #9
 8008816:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800881a:	ee07 3a90 	vmov	s15, r3
 800881e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008822:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008826:	ee37 7a87 	vadd.f32	s14, s15, s14
 800882a:	edd7 6a07 	vldr	s13, [r7, #28]
 800882e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008832:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008836:	ee17 2a90 	vmov	r2, s15
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800883e:	4b1f      	ldr	r3, [pc, #124]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008842:	0c1b      	lsrs	r3, r3, #16
 8008844:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008848:	ee07 3a90 	vmov	s15, r3
 800884c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008850:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008854:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008858:	edd7 6a07 	vldr	s13, [r7, #28]
 800885c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008864:	ee17 2a90 	vmov	r2, s15
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800886c:	4b13      	ldr	r3, [pc, #76]	@ (80088bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800886e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008870:	0e1b      	lsrs	r3, r3, #24
 8008872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008876:	ee07 3a90 	vmov	s15, r3
 800887a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800887e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008882:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008886:	edd7 6a07 	vldr	s13, [r7, #28]
 800888a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800888e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008892:	ee17 2a90 	vmov	r2, s15
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800889a:	e008      	b.n	80088ae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2200      	movs	r2, #0
 80088a0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	609a      	str	r2, [r3, #8]
}
 80088ae:	bf00      	nop
 80088b0:	3724      	adds	r7, #36	@ 0x24
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop
 80088bc:	58024400 	.word	0x58024400
 80088c0:	03d09000 	.word	0x03d09000
 80088c4:	46000000 	.word	0x46000000
 80088c8:	4c742400 	.word	0x4c742400
 80088cc:	4a742400 	.word	0x4a742400
 80088d0:	4bb71b00 	.word	0x4bb71b00

080088d4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b089      	sub	sp, #36	@ 0x24
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80088dc:	4ba0      	ldr	r3, [pc, #640]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80088de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e0:	f003 0303 	and.w	r3, r3, #3
 80088e4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80088e6:	4b9e      	ldr	r3, [pc, #632]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80088e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ea:	091b      	lsrs	r3, r3, #4
 80088ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088f0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80088f2:	4b9b      	ldr	r3, [pc, #620]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80088f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f6:	f003 0301 	and.w	r3, r3, #1
 80088fa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80088fc:	4b98      	ldr	r3, [pc, #608]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80088fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008900:	08db      	lsrs	r3, r3, #3
 8008902:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008906:	693a      	ldr	r2, [r7, #16]
 8008908:	fb02 f303 	mul.w	r3, r2, r3
 800890c:	ee07 3a90 	vmov	s15, r3
 8008910:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008914:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	2b00      	cmp	r3, #0
 800891c:	f000 8111 	beq.w	8008b42 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008920:	69bb      	ldr	r3, [r7, #24]
 8008922:	2b02      	cmp	r3, #2
 8008924:	f000 8083 	beq.w	8008a2e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008928:	69bb      	ldr	r3, [r7, #24]
 800892a:	2b02      	cmp	r3, #2
 800892c:	f200 80a1 	bhi.w	8008a72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d003      	beq.n	800893e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2b01      	cmp	r3, #1
 800893a:	d056      	beq.n	80089ea <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800893c:	e099      	b.n	8008a72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800893e:	4b88      	ldr	r3, [pc, #544]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 0320 	and.w	r3, r3, #32
 8008946:	2b00      	cmp	r3, #0
 8008948:	d02d      	beq.n	80089a6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800894a:	4b85      	ldr	r3, [pc, #532]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	08db      	lsrs	r3, r3, #3
 8008950:	f003 0303 	and.w	r3, r3, #3
 8008954:	4a83      	ldr	r2, [pc, #524]	@ (8008b64 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008956:	fa22 f303 	lsr.w	r3, r2, r3
 800895a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	ee07 3a90 	vmov	s15, r3
 8008962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	ee07 3a90 	vmov	s15, r3
 800896c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008970:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008974:	4b7a      	ldr	r3, [pc, #488]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800897c:	ee07 3a90 	vmov	s15, r3
 8008980:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008984:	ed97 6a03 	vldr	s12, [r7, #12]
 8008988:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008b68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800898c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008990:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008994:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008998:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800899c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089a0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80089a4:	e087      	b.n	8008ab6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	ee07 3a90 	vmov	s15, r3
 80089ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089b0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008b6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80089b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089b8:	4b69      	ldr	r3, [pc, #420]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80089ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089c0:	ee07 3a90 	vmov	s15, r3
 80089c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089c8:	ed97 6a03 	vldr	s12, [r7, #12]
 80089cc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008b68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80089d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089e4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089e8:	e065      	b.n	8008ab6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	ee07 3a90 	vmov	s15, r3
 80089f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089f4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008b70 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80089f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089fc:	4b58      	ldr	r3, [pc, #352]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80089fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a04:	ee07 3a90 	vmov	s15, r3
 8008a08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a0c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a10:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008b68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008a14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a28:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a2c:	e043      	b.n	8008ab6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	ee07 3a90 	vmov	s15, r3
 8008a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a38:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008b74 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008a3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a40:	4b47      	ldr	r3, [pc, #284]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a48:	ee07 3a90 	vmov	s15, r3
 8008a4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a50:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a54:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008b68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008a58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a6c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a70:	e021      	b.n	8008ab6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	ee07 3a90 	vmov	s15, r3
 8008a78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a7c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008b6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008a80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a84:	4b36      	ldr	r3, [pc, #216]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a8c:	ee07 3a90 	vmov	s15, r3
 8008a90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a94:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a98:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008b68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008a9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aa0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aa4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008aa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ab0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ab4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aba:	0a5b      	lsrs	r3, r3, #9
 8008abc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ac0:	ee07 3a90 	vmov	s15, r3
 8008ac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ac8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008acc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ad0:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ad4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ad8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008adc:	ee17 2a90 	vmov	r2, s15
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ae8:	0c1b      	lsrs	r3, r3, #16
 8008aea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008aee:	ee07 3a90 	vmov	s15, r3
 8008af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008af6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008afa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008afe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b0a:	ee17 2a90 	vmov	r2, s15
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008b12:	4b13      	ldr	r3, [pc, #76]	@ (8008b60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b16:	0e1b      	lsrs	r3, r3, #24
 8008b18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b1c:	ee07 3a90 	vmov	s15, r3
 8008b20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b38:	ee17 2a90 	vmov	r2, s15
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008b40:	e008      	b.n	8008b54 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2200      	movs	r2, #0
 8008b46:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	609a      	str	r2, [r3, #8]
}
 8008b54:	bf00      	nop
 8008b56:	3724      	adds	r7, #36	@ 0x24
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	58024400 	.word	0x58024400
 8008b64:	03d09000 	.word	0x03d09000
 8008b68:	46000000 	.word	0x46000000
 8008b6c:	4c742400 	.word	0x4c742400
 8008b70:	4a742400 	.word	0x4a742400
 8008b74:	4bb71b00 	.word	0x4bb71b00

08008b78 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008b82:	2300      	movs	r3, #0
 8008b84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008b86:	4b53      	ldr	r3, [pc, #332]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b8a:	f003 0303 	and.w	r3, r3, #3
 8008b8e:	2b03      	cmp	r3, #3
 8008b90:	d101      	bne.n	8008b96 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	e099      	b.n	8008cca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008b96:	4b4f      	ldr	r3, [pc, #316]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a4e      	ldr	r2, [pc, #312]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008b9c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ba0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ba2:	f7f9 f9fd 	bl	8001fa0 <HAL_GetTick>
 8008ba6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ba8:	e008      	b.n	8008bbc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008baa:	f7f9 f9f9 	bl	8001fa0 <HAL_GetTick>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	1ad3      	subs	r3, r2, r3
 8008bb4:	2b02      	cmp	r3, #2
 8008bb6:	d901      	bls.n	8008bbc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008bb8:	2303      	movs	r3, #3
 8008bba:	e086      	b.n	8008cca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bbc:	4b45      	ldr	r3, [pc, #276]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d1f0      	bne.n	8008baa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008bc8:	4b42      	ldr	r3, [pc, #264]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bcc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	031b      	lsls	r3, r3, #12
 8008bd6:	493f      	ldr	r1, [pc, #252]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	628b      	str	r3, [r1, #40]	@ 0x28
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	3b01      	subs	r3, #1
 8008be2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	3b01      	subs	r3, #1
 8008bec:	025b      	lsls	r3, r3, #9
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	431a      	orrs	r2, r3
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	68db      	ldr	r3, [r3, #12]
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	041b      	lsls	r3, r3, #16
 8008bfa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008bfe:	431a      	orrs	r2, r3
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	691b      	ldr	r3, [r3, #16]
 8008c04:	3b01      	subs	r3, #1
 8008c06:	061b      	lsls	r3, r3, #24
 8008c08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008c0c:	4931      	ldr	r1, [pc, #196]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008c12:	4b30      	ldr	r3, [pc, #192]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c16:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	695b      	ldr	r3, [r3, #20]
 8008c1e:	492d      	ldr	r1, [pc, #180]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c20:	4313      	orrs	r3, r2
 8008c22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008c24:	4b2b      	ldr	r3, [pc, #172]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c28:	f023 0220 	bic.w	r2, r3, #32
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	699b      	ldr	r3, [r3, #24]
 8008c30:	4928      	ldr	r1, [pc, #160]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c32:	4313      	orrs	r3, r2
 8008c34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008c36:	4b27      	ldr	r3, [pc, #156]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c3a:	4a26      	ldr	r2, [pc, #152]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c3c:	f023 0310 	bic.w	r3, r3, #16
 8008c40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008c42:	4b24      	ldr	r3, [pc, #144]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c46:	4b24      	ldr	r3, [pc, #144]	@ (8008cd8 <RCCEx_PLL2_Config+0x160>)
 8008c48:	4013      	ands	r3, r2
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	69d2      	ldr	r2, [r2, #28]
 8008c4e:	00d2      	lsls	r2, r2, #3
 8008c50:	4920      	ldr	r1, [pc, #128]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c52:	4313      	orrs	r3, r2
 8008c54:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008c56:	4b1f      	ldr	r3, [pc, #124]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c5c:	f043 0310 	orr.w	r3, r3, #16
 8008c60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d106      	bne.n	8008c76 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008c68:	4b1a      	ldr	r3, [pc, #104]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c6c:	4a19      	ldr	r2, [pc, #100]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c6e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008c72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008c74:	e00f      	b.n	8008c96 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d106      	bne.n	8008c8a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008c7c:	4b15      	ldr	r3, [pc, #84]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c80:	4a14      	ldr	r2, [pc, #80]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008c88:	e005      	b.n	8008c96 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008c8a:	4b12      	ldr	r3, [pc, #72]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c8e:	4a11      	ldr	r2, [pc, #68]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008c96:	4b0f      	ldr	r3, [pc, #60]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008c9c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008ca0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ca2:	f7f9 f97d 	bl	8001fa0 <HAL_GetTick>
 8008ca6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ca8:	e008      	b.n	8008cbc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008caa:	f7f9 f979 	bl	8001fa0 <HAL_GetTick>
 8008cae:	4602      	mov	r2, r0
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	1ad3      	subs	r3, r2, r3
 8008cb4:	2b02      	cmp	r3, #2
 8008cb6:	d901      	bls.n	8008cbc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008cb8:	2303      	movs	r3, #3
 8008cba:	e006      	b.n	8008cca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008cbc:	4b05      	ldr	r3, [pc, #20]	@ (8008cd4 <RCCEx_PLL2_Config+0x15c>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d0f0      	beq.n	8008caa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	3710      	adds	r7, #16
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}
 8008cd2:	bf00      	nop
 8008cd4:	58024400 	.word	0x58024400
 8008cd8:	ffff0007 	.word	0xffff0007

08008cdc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
 8008ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008cea:	4b53      	ldr	r3, [pc, #332]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cee:	f003 0303 	and.w	r3, r3, #3
 8008cf2:	2b03      	cmp	r3, #3
 8008cf4:	d101      	bne.n	8008cfa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e099      	b.n	8008e2e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008cfa:	4b4f      	ldr	r3, [pc, #316]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a4e      	ldr	r2, [pc, #312]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d06:	f7f9 f94b 	bl	8001fa0 <HAL_GetTick>
 8008d0a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008d0c:	e008      	b.n	8008d20 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008d0e:	f7f9 f947 	bl	8001fa0 <HAL_GetTick>
 8008d12:	4602      	mov	r2, r0
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	1ad3      	subs	r3, r2, r3
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	d901      	bls.n	8008d20 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008d1c:	2303      	movs	r3, #3
 8008d1e:	e086      	b.n	8008e2e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008d20:	4b45      	ldr	r3, [pc, #276]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1f0      	bne.n	8008d0e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008d2c:	4b42      	ldr	r3, [pc, #264]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d30:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	051b      	lsls	r3, r3, #20
 8008d3a:	493f      	ldr	r1, [pc, #252]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	3b01      	subs	r3, #1
 8008d46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	025b      	lsls	r3, r3, #9
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	431a      	orrs	r2, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	3b01      	subs	r3, #1
 8008d5c:	041b      	lsls	r3, r3, #16
 8008d5e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008d62:	431a      	orrs	r2, r3
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	061b      	lsls	r3, r3, #24
 8008d6c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008d70:	4931      	ldr	r1, [pc, #196]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d72:	4313      	orrs	r3, r2
 8008d74:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008d76:	4b30      	ldr	r3, [pc, #192]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	492d      	ldr	r1, [pc, #180]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d84:	4313      	orrs	r3, r2
 8008d86:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008d88:	4b2b      	ldr	r3, [pc, #172]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d8c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	699b      	ldr	r3, [r3, #24]
 8008d94:	4928      	ldr	r1, [pc, #160]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d96:	4313      	orrs	r3, r2
 8008d98:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008d9a:	4b27      	ldr	r3, [pc, #156]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9e:	4a26      	ldr	r2, [pc, #152]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008da0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008da4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008da6:	4b24      	ldr	r3, [pc, #144]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008da8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008daa:	4b24      	ldr	r3, [pc, #144]	@ (8008e3c <RCCEx_PLL3_Config+0x160>)
 8008dac:	4013      	ands	r3, r2
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	69d2      	ldr	r2, [r2, #28]
 8008db2:	00d2      	lsls	r2, r2, #3
 8008db4:	4920      	ldr	r1, [pc, #128]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008db6:	4313      	orrs	r3, r2
 8008db8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008dba:	4b1f      	ldr	r3, [pc, #124]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d106      	bne.n	8008dda <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd0:	4a19      	ldr	r2, [pc, #100]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008dd2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008dd8:	e00f      	b.n	8008dfa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d106      	bne.n	8008dee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008de0:	4b15      	ldr	r3, [pc, #84]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de4:	4a14      	ldr	r2, [pc, #80]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008de6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008dea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008dec:	e005      	b.n	8008dfa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008dee:	4b12      	ldr	r3, [pc, #72]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008df2:	4a11      	ldr	r2, [pc, #68]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008df4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008df8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a0e      	ldr	r2, [pc, #56]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e06:	f7f9 f8cb 	bl	8001fa0 <HAL_GetTick>
 8008e0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008e0c:	e008      	b.n	8008e20 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008e0e:	f7f9 f8c7 	bl	8001fa0 <HAL_GetTick>
 8008e12:	4602      	mov	r2, r0
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	1ad3      	subs	r3, r2, r3
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d901      	bls.n	8008e20 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	e006      	b.n	8008e2e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008e20:	4b05      	ldr	r3, [pc, #20]	@ (8008e38 <RCCEx_PLL3_Config+0x15c>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d0f0      	beq.n	8008e0e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	58024400 	.word	0x58024400
 8008e3c:	ffff0007 	.word	0xffff0007

08008e40 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b08a      	sub	sp, #40	@ 0x28
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d101      	bne.n	8008e52 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e075      	b.n	8008f3e <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d105      	bne.n	8008e6a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f7f8 fac9 	bl	80013fc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2204      	movs	r2, #4
 8008e6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f000 f868 	bl	8008f48 <HAL_SD_InitCard>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d001      	beq.n	8008e82 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e05d      	b.n	8008f3e <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8008e82:	f107 0308 	add.w	r3, r7, #8
 8008e86:	4619      	mov	r1, r3
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 fc73 	bl	8009774 <HAL_SD_GetCardStatus>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d001      	beq.n	8008e98 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e052      	b.n	8008f3e <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8008e98:	7e3b      	ldrb	r3, [r7, #24]
 8008e9a:	b2db      	uxtb	r3, r3
 8008e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8008e9e:	7e7b      	ldrb	r3, [r7, #25]
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d10a      	bne.n	8008ec2 <HAL_SD_Init+0x82>
 8008eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d102      	bne.n	8008eb8 <HAL_SD_Init+0x78>
 8008eb2:	6a3b      	ldr	r3, [r7, #32]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d004      	beq.n	8008ec2 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ebe:	659a      	str	r2, [r3, #88]	@ 0x58
 8008ec0:	e00b      	b.n	8008eda <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d104      	bne.n	8008ed4 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008ed0:	659a      	str	r2, [r3, #88]	@ 0x58
 8008ed2:	e002      	b.n	8008eda <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	68db      	ldr	r3, [r3, #12]
 8008ede:	4619      	mov	r1, r3
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f000 fd05 	bl	80098f0 <HAL_SD_ConfigWideBusOperation>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d001      	beq.n	8008ef0 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8008eec:	2301      	movs	r3, #1
 8008eee:	e026      	b.n	8008f3e <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8008ef0:	f7f9 f856 	bl	8001fa0 <HAL_GetTick>
 8008ef4:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8008ef6:	e011      	b.n	8008f1c <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008ef8:	f7f9 f852 	bl	8001fa0 <HAL_GetTick>
 8008efc:	4602      	mov	r2, r0
 8008efe:	69fb      	ldr	r3, [r7, #28]
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f06:	d109      	bne.n	8008f1c <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008f0e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2201      	movs	r2, #1
 8008f14:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8008f18:	2303      	movs	r3, #3
 8008f1a:	e010      	b.n	8008f3e <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 fdf9 	bl	8009b14 <HAL_SD_GetCardState>
 8008f22:	4603      	mov	r3, r0
 8008f24:	2b04      	cmp	r3, #4
 8008f26:	d1e7      	bne.n	8008ef8 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2201      	movs	r2, #1
 8008f38:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8008f3c:	2300      	movs	r3, #0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3728      	adds	r7, #40	@ 0x28
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
	...

08008f48 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008f48:	b590      	push	{r4, r7, lr}
 8008f4a:	b08d      	sub	sp, #52	@ 0x34
 8008f4c:	af02      	add	r7, sp, #8
 8008f4e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008f50:	2300      	movs	r3, #0
 8008f52:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008f54:	2300      	movs	r3, #0
 8008f56:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8008f60:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008f64:	f04f 0100 	mov.w	r1, #0
 8008f68:	f7fe fd24 	bl	80079b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8008f6c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8008f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d109      	bne.n	8008f88 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8008f82:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	e070      	b.n	800906a <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8008f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8a:	0a1b      	lsrs	r3, r3, #8
 8008f8c:	4a39      	ldr	r2, [pc, #228]	@ (8009074 <HAL_SD_InitCard+0x12c>)
 8008f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f92:	091b      	lsrs	r3, r3, #4
 8008f94:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681c      	ldr	r4, [r3, #0]
 8008f9a:	466a      	mov	r2, sp
 8008f9c:	f107 0318 	add.w	r3, r7, #24
 8008fa0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008fa4:	e882 0003 	stmia.w	r2, {r0, r1}
 8008fa8:	f107 030c 	add.w	r3, r7, #12
 8008fac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008fae:	4620      	mov	r0, r4
 8008fb0:	f004 fdce 	bl	800db50 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f004 fe11 	bl	800dbe0 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d005      	beq.n	8008fd0 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8008fc4:	69fb      	ldr	r3, [r7, #28]
 8008fc6:	005b      	lsls	r3, r3, #1
 8008fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fce:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8008fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d007      	beq.n	8008fe6 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8008fd6:	4a28      	ldr	r2, [pc, #160]	@ (8009078 <HAL_SD_InitCard+0x130>)
 8008fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fde:	3301      	adds	r3, #1
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f7f8 ffe9 	bl	8001fb8 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 fe82 	bl	8009cf0 <SD_PowerON>
 8008fec:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008fee:	6a3b      	ldr	r3, [r7, #32]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d00b      	beq.n	800900c <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009000:	6a3b      	ldr	r3, [r7, #32]
 8009002:	431a      	orrs	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009008:	2301      	movs	r3, #1
 800900a:	e02e      	b.n	800906a <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f000 fda1 	bl	8009b54 <SD_InitCard>
 8009012:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009014:	6a3b      	ldr	r3, [r7, #32]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00b      	beq.n	8009032 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2201      	movs	r2, #1
 800901e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009026:	6a3b      	ldr	r3, [r7, #32]
 8009028:	431a      	orrs	r2, r3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800902e:	2301      	movs	r3, #1
 8009030:	e01b      	b.n	800906a <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800903a:	4618      	mov	r0, r3
 800903c:	f004 fe66 	bl	800dd0c <SDMMC_CmdBlockLength>
 8009040:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009042:	6a3b      	ldr	r3, [r7, #32]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d00f      	beq.n	8009068 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a0b      	ldr	r2, [pc, #44]	@ (800907c <HAL_SD_InitCard+0x134>)
 800904e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	431a      	orrs	r2, r3
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2201      	movs	r2, #1
 8009060:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	e000      	b.n	800906a <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8009068:	2300      	movs	r3, #0
}
 800906a:	4618      	mov	r0, r3
 800906c:	372c      	adds	r7, #44	@ 0x2c
 800906e:	46bd      	mov	sp, r7
 8009070:	bd90      	pop	{r4, r7, pc}
 8009072:	bf00      	nop
 8009074:	014f8b59 	.word	0x014f8b59
 8009078:	00012110 	.word	0x00012110
 800907c:	1fe00fff 	.word	0x1fe00fff

08009080 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b084      	sub	sp, #16
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800908c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009094:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009098:	2b00      	cmp	r3, #0
 800909a:	d008      	beq.n	80090ae <HAL_SD_IRQHandler+0x2e>
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f003 0308 	and.w	r3, r3, #8
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d003      	beq.n	80090ae <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f001 f90e 	bl	800a2c8 <SD_Read_IT>
 80090ac:	e19a      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	f000 80ac 	beq.w	8009216 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80090c6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681a      	ldr	r2, [r3, #0]
 80090d2:	4b59      	ldr	r3, [pc, #356]	@ (8009238 <HAL_SD_IRQHandler+0x1b8>)
 80090d4:	400b      	ands	r3, r1
 80090d6:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80090e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	68da      	ldr	r2, [r3, #12]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090f6:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f003 0308 	and.w	r3, r3, #8
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d038      	beq.n	8009174 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f003 0302 	and.w	r3, r3, #2
 8009108:	2b00      	cmp	r3, #0
 800910a:	d104      	bne.n	8009116 <HAL_SD_IRQHandler+0x96>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f003 0320 	and.w	r3, r3, #32
 8009112:	2b00      	cmp	r3, #0
 8009114:	d011      	beq.n	800913a <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4618      	mov	r0, r3
 800911c:	f004 fe1a 	bl	800dd54 <SDMMC_CmdStopTransfer>
 8009120:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d008      	beq.n	800913a <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	431a      	orrs	r2, r3
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 f96f 	bl	8009418 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a3f      	ldr	r2, [pc, #252]	@ (800923c <HAL_SD_IRQHandler+0x1bc>)
 8009140:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2201      	movs	r2, #1
 8009146:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2200      	movs	r2, #0
 800914e:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f003 0301 	and.w	r3, r3, #1
 8009156:	2b00      	cmp	r3, #0
 8009158:	d104      	bne.n	8009164 <HAL_SD_IRQHandler+0xe4>
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f003 0302 	and.w	r3, r3, #2
 8009160:	2b00      	cmp	r3, #0
 8009162:	d003      	beq.n	800916c <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 f94d 	bl	8009404 <HAL_SD_RxCpltCallback>
 800916a:	e13b      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f000 f93f 	bl	80093f0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009172:	e137      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800917a:	2b00      	cmp	r3, #0
 800917c:	f000 8132 	beq.w	80093e4 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	2200      	movs	r2, #0
 8009186:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	2200      	movs	r2, #0
 800918e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2200      	movs	r2, #0
 8009196:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f003 0302 	and.w	r3, r3, #2
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d104      	bne.n	80091ac <HAL_SD_IRQHandler+0x12c>
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f003 0320 	and.w	r3, r3, #32
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d011      	beq.n	80091d0 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4618      	mov	r0, r3
 80091b2:	f004 fdcf 	bl	800dd54 <SDMMC_CmdStopTransfer>
 80091b6:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d008      	beq.n	80091d0 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	431a      	orrs	r2, r3
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f000 f924 	bl	8009418 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2201      	movs	r2, #1
 80091d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	f003 0310 	and.w	r3, r3, #16
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d104      	bne.n	80091f2 <HAL_SD_IRQHandler+0x172>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f003 0320 	and.w	r3, r3, #32
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d002      	beq.n	80091f8 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 f8fc 	bl	80093f0 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f003 0301 	and.w	r3, r3, #1
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d105      	bne.n	800920e <HAL_SD_IRQHandler+0x18e>
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f003 0302 	and.w	r3, r3, #2
 8009208:	2b00      	cmp	r3, #0
 800920a:	f000 80eb 	beq.w	80093e4 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f000 f8f8 	bl	8009404 <HAL_SD_RxCpltCallback>
}
 8009214:	e0e6      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800921c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009220:	2b00      	cmp	r3, #0
 8009222:	d00d      	beq.n	8009240 <HAL_SD_IRQHandler+0x1c0>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f003 0308 	and.w	r3, r3, #8
 800922a:	2b00      	cmp	r3, #0
 800922c:	d008      	beq.n	8009240 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f001 f890 	bl	800a354 <SD_Write_IT>
 8009234:	e0d6      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
 8009236:	bf00      	nop
 8009238:	ffff3ec5 	.word	0xffff3ec5
 800923c:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009246:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800924a:	2b00      	cmp	r3, #0
 800924c:	f000 809d 	beq.w	800938a <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009256:	f003 0302 	and.w	r3, r3, #2
 800925a:	2b00      	cmp	r3, #0
 800925c:	d005      	beq.n	800926a <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009262:	f043 0202 	orr.w	r2, r3, #2
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009270:	f003 0308 	and.w	r3, r3, #8
 8009274:	2b00      	cmp	r3, #0
 8009276:	d005      	beq.n	8009284 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800927c:	f043 0208 	orr.w	r2, r3, #8
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800928a:	f003 0320 	and.w	r3, r3, #32
 800928e:	2b00      	cmp	r3, #0
 8009290:	d005      	beq.n	800929e <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009296:	f043 0220 	orr.w	r2, r3, #32
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092a4:	f003 0310 	and.w	r3, r3, #16
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d005      	beq.n	80092b8 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092b0:	f043 0210 	orr.w	r2, r3, #16
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a4b      	ldr	r2, [pc, #300]	@ (80093ec <HAL_SD_IRQHandler+0x36c>)
 80092be:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80092ce:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	68da      	ldr	r2, [r3, #12]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80092de:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80092ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	68da      	ldr	r2, [r3, #12]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80092fe:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4618      	mov	r0, r3
 8009306:	f004 fd25 	bl	800dd54 <SDMMC_CmdStopTransfer>
 800930a:	4602      	mov	r2, r0
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009310:	431a      	orrs	r2, r3
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	68da      	ldr	r2, [r3, #12]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009324:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800932e:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f003 0308 	and.w	r3, r3, #8
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00a      	beq.n	8009350 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2201      	movs	r2, #1
 800933e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 f865 	bl	8009418 <HAL_SD_ErrorCallback>
}
 800934e:	e049      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009356:	2b00      	cmp	r3, #0
 8009358:	d044      	beq.n	80093e4 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800935e:	2b00      	cmp	r3, #0
 8009360:	d040      	beq.n	80093e4 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8009370:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	2200      	movs	r2, #0
 8009378:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2201      	movs	r2, #1
 800937e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f848 	bl	8009418 <HAL_SD_ErrorCallback>
}
 8009388:	e02c      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009390:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009394:	2b00      	cmp	r3, #0
 8009396:	d025      	beq.n	80093e4 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093a0:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093a8:	f003 0304 	and.w	r3, r3, #4
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d10c      	bne.n	80093ca <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f003 0320 	and.w	r3, r3, #32
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d003      	beq.n	80093c2 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f001 f832 	bl	800a424 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 80093c0:	e010      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f001 f81a 	bl	800a3fc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 80093c8:	e00c      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	f003 0320 	and.w	r3, r3, #32
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d003      	beq.n	80093dc <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f001 f81b 	bl	800a410 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 80093da:	e003      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f001 f803 	bl	800a3e8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 80093e2:	e7ff      	b.n	80093e4 <HAL_SD_IRQHandler+0x364>
 80093e4:	bf00      	nop
 80093e6:	3710      	adds	r7, #16
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}
 80093ec:	18000f3a 	.word	0x18000f3a

080093f0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: Pointer to SD handle
  * @retval None
  */
__weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b083      	sub	sp, #12
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 80093f8:	bf00      	nop
 80093fa:	370c      	adds	r7, #12
 80093fc:	46bd      	mov	sp, r7
 80093fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009402:	4770      	bx	lr

08009404 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009404:	b480      	push	{r7}
 8009406:	b083      	sub	sp, #12
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 800940c:	bf00      	nop
 800940e:	370c      	adds	r7, #12
 8009410:	46bd      	mov	sp, r7
 8009412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009416:	4770      	bx	lr

08009418 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009418:	b480      	push	{r7}
 800941a:	b083      	sub	sp, #12
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009420:	bf00      	nop
 8009422:	370c      	adds	r7, #12
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr

0800942c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800942c:	b480      	push	{r7}
 800942e:	b083      	sub	sp, #12
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800943a:	0f9b      	lsrs	r3, r3, #30
 800943c:	b2da      	uxtb	r2, r3
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009446:	0e9b      	lsrs	r3, r3, #26
 8009448:	b2db      	uxtb	r3, r3
 800944a:	f003 030f 	and.w	r3, r3, #15
 800944e:	b2da      	uxtb	r2, r3
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009458:	0e1b      	lsrs	r3, r3, #24
 800945a:	b2db      	uxtb	r3, r3
 800945c:	f003 0303 	and.w	r3, r3, #3
 8009460:	b2da      	uxtb	r2, r3
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800946a:	0c1b      	lsrs	r3, r3, #16
 800946c:	b2da      	uxtb	r2, r3
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009476:	0a1b      	lsrs	r3, r3, #8
 8009478:	b2da      	uxtb	r2, r3
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009482:	b2da      	uxtb	r2, r3
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800948c:	0d1b      	lsrs	r3, r3, #20
 800948e:	b29a      	uxth	r2, r3
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009498:	0c1b      	lsrs	r3, r3, #16
 800949a:	b2db      	uxtb	r3, r3
 800949c:	f003 030f 	and.w	r3, r3, #15
 80094a0:	b2da      	uxtb	r2, r3
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094aa:	0bdb      	lsrs	r3, r3, #15
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	f003 0301 	and.w	r3, r3, #1
 80094b2:	b2da      	uxtb	r2, r3
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094bc:	0b9b      	lsrs	r3, r3, #14
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	f003 0301 	and.w	r3, r3, #1
 80094c4:	b2da      	uxtb	r2, r3
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094ce:	0b5b      	lsrs	r3, r3, #13
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	f003 0301 	and.w	r3, r3, #1
 80094d6:	b2da      	uxtb	r2, r3
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094e0:	0b1b      	lsrs	r3, r3, #12
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	f003 0301 	and.w	r3, r3, #1
 80094e8:	b2da      	uxtb	r2, r3
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	2200      	movs	r2, #0
 80094f2:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d163      	bne.n	80095c4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009500:	009a      	lsls	r2, r3, #2
 8009502:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009506:	4013      	ands	r3, r2
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800950c:	0f92      	lsrs	r2, r2, #30
 800950e:	431a      	orrs	r2, r3
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009518:	0edb      	lsrs	r3, r3, #27
 800951a:	b2db      	uxtb	r3, r3
 800951c:	f003 0307 	and.w	r3, r3, #7
 8009520:	b2da      	uxtb	r2, r3
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800952a:	0e1b      	lsrs	r3, r3, #24
 800952c:	b2db      	uxtb	r3, r3
 800952e:	f003 0307 	and.w	r3, r3, #7
 8009532:	b2da      	uxtb	r2, r3
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800953c:	0d5b      	lsrs	r3, r3, #21
 800953e:	b2db      	uxtb	r3, r3
 8009540:	f003 0307 	and.w	r3, r3, #7
 8009544:	b2da      	uxtb	r2, r3
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800954e:	0c9b      	lsrs	r3, r3, #18
 8009550:	b2db      	uxtb	r3, r3
 8009552:	f003 0307 	and.w	r3, r3, #7
 8009556:	b2da      	uxtb	r2, r3
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009560:	0bdb      	lsrs	r3, r3, #15
 8009562:	b2db      	uxtb	r3, r3
 8009564:	f003 0307 	and.w	r3, r3, #7
 8009568:	b2da      	uxtb	r2, r3
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	691b      	ldr	r3, [r3, #16]
 8009572:	1c5a      	adds	r2, r3, #1
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	7e1b      	ldrb	r3, [r3, #24]
 800957c:	b2db      	uxtb	r3, r3
 800957e:	f003 0307 	and.w	r3, r3, #7
 8009582:	3302      	adds	r3, #2
 8009584:	2201      	movs	r2, #1
 8009586:	fa02 f303 	lsl.w	r3, r2, r3
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800958e:	fb03 f202 	mul.w	r2, r3, r2
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	7a1b      	ldrb	r3, [r3, #8]
 800959a:	b2db      	uxtb	r3, r3
 800959c:	f003 030f 	and.w	r3, r3, #15
 80095a0:	2201      	movs	r2, #1
 80095a2:	409a      	lsls	r2, r3
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095ac:	687a      	ldr	r2, [r7, #4]
 80095ae:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80095b0:	0a52      	lsrs	r2, r2, #9
 80095b2:	fb03 f202 	mul.w	r2, r3, r2
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095c0:	655a      	str	r2, [r3, #84]	@ 0x54
 80095c2:	e031      	b.n	8009628 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	d11d      	bne.n	8009608 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095d0:	041b      	lsls	r3, r3, #16
 80095d2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095da:	0c1b      	lsrs	r3, r3, #16
 80095dc:	431a      	orrs	r2, r3
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	691b      	ldr	r3, [r3, #16]
 80095e6:	3301      	adds	r3, #1
 80095e8:	029a      	lsls	r2, r3, #10
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095fc:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	655a      	str	r2, [r3, #84]	@ 0x54
 8009606:	e00f      	b.n	8009628 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4a58      	ldr	r2, [pc, #352]	@ (8009770 <HAL_SD_GetCardCSD+0x344>)
 800960e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009614:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2201      	movs	r2, #1
 8009620:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e09d      	b.n	8009764 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800962c:	0b9b      	lsrs	r3, r3, #14
 800962e:	b2db      	uxtb	r3, r3
 8009630:	f003 0301 	and.w	r3, r3, #1
 8009634:	b2da      	uxtb	r2, r3
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800963e:	09db      	lsrs	r3, r3, #7
 8009640:	b2db      	uxtb	r3, r3
 8009642:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009646:	b2da      	uxtb	r2, r3
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009650:	b2db      	uxtb	r3, r3
 8009652:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009656:	b2da      	uxtb	r2, r3
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009660:	0fdb      	lsrs	r3, r3, #31
 8009662:	b2da      	uxtb	r2, r3
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800966c:	0f5b      	lsrs	r3, r3, #29
 800966e:	b2db      	uxtb	r3, r3
 8009670:	f003 0303 	and.w	r3, r3, #3
 8009674:	b2da      	uxtb	r2, r3
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800967e:	0e9b      	lsrs	r3, r3, #26
 8009680:	b2db      	uxtb	r3, r3
 8009682:	f003 0307 	and.w	r3, r3, #7
 8009686:	b2da      	uxtb	r2, r3
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009690:	0d9b      	lsrs	r3, r3, #22
 8009692:	b2db      	uxtb	r3, r3
 8009694:	f003 030f 	and.w	r3, r3, #15
 8009698:	b2da      	uxtb	r2, r3
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80096a2:	0d5b      	lsrs	r3, r3, #21
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	f003 0301 	and.w	r3, r3, #1
 80096aa:	b2da      	uxtb	r2, r3
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80096be:	0c1b      	lsrs	r3, r3, #16
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	b2da      	uxtb	r2, r3
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80096d2:	0bdb      	lsrs	r3, r3, #15
 80096d4:	b2db      	uxtb	r3, r3
 80096d6:	f003 0301 	and.w	r3, r3, #1
 80096da:	b2da      	uxtb	r2, r3
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80096e6:	0b9b      	lsrs	r3, r3, #14
 80096e8:	b2db      	uxtb	r3, r3
 80096ea:	f003 0301 	and.w	r3, r3, #1
 80096ee:	b2da      	uxtb	r2, r3
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80096fa:	0b5b      	lsrs	r3, r3, #13
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	f003 0301 	and.w	r3, r3, #1
 8009702:	b2da      	uxtb	r2, r3
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800970e:	0b1b      	lsrs	r3, r3, #12
 8009710:	b2db      	uxtb	r3, r3
 8009712:	f003 0301 	and.w	r3, r3, #1
 8009716:	b2da      	uxtb	r2, r3
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009722:	0a9b      	lsrs	r3, r3, #10
 8009724:	b2db      	uxtb	r3, r3
 8009726:	f003 0303 	and.w	r3, r3, #3
 800972a:	b2da      	uxtb	r2, r3
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009736:	0a1b      	lsrs	r3, r3, #8
 8009738:	b2db      	uxtb	r3, r3
 800973a:	f003 0303 	and.w	r3, r3, #3
 800973e:	b2da      	uxtb	r2, r3
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800974a:	085b      	lsrs	r3, r3, #1
 800974c:	b2db      	uxtb	r3, r3
 800974e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009752:	b2da      	uxtb	r2, r3
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	2201      	movs	r2, #1
 800975e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8009762:	2300      	movs	r3, #0
}
 8009764:	4618      	mov	r0, r3
 8009766:	370c      	adds	r7, #12
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr
 8009770:	1fe00fff 	.word	0x1fe00fff

08009774 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b094      	sub	sp, #80	@ 0x50
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800977e:	2300      	movs	r3, #0
 8009780:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800978a:	b2db      	uxtb	r3, r3
 800978c:	2b03      	cmp	r3, #3
 800978e:	d101      	bne.n	8009794 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e0a7      	b.n	80098e4 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8009794:	f107 0308 	add.w	r3, r7, #8
 8009798:	4619      	mov	r1, r3
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 fb36 	bl	8009e0c <SD_SendSDStatus>
 80097a0:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80097a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d011      	beq.n	80097cc <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a4f      	ldr	r2, [pc, #316]	@ (80098ec <HAL_SD_GetCardStatus+0x178>)
 80097ae:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097b6:	431a      	orrs	r2, r3
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80097c4:	2301      	movs	r3, #1
 80097c6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80097ca:	e070      	b.n	80098ae <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	099b      	lsrs	r3, r3, #6
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	f003 0303 	and.w	r3, r3, #3
 80097d6:	b2da      	uxtb	r2, r3
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	095b      	lsrs	r3, r3, #5
 80097e0:	b2db      	uxtb	r3, r3
 80097e2:	f003 0301 	and.w	r3, r3, #1
 80097e6:	b2da      	uxtb	r2, r3
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	0a1b      	lsrs	r3, r3, #8
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80097f6:	b29a      	uxth	r2, r3
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	0e1b      	lsrs	r3, r3, #24
 80097fc:	b29b      	uxth	r3, r3
 80097fe:	4313      	orrs	r3, r2
 8009800:	b29a      	uxth	r2, r3
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	061a      	lsls	r2, r3, #24
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	021b      	lsls	r3, r3, #8
 800980e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009812:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	0a1b      	lsrs	r3, r3, #8
 8009818:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800981c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	0e1b      	lsrs	r3, r3, #24
 8009822:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	b2da      	uxtb	r2, r3
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	0a1b      	lsrs	r3, r3, #8
 8009834:	b2da      	uxtb	r2, r3
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	0d1b      	lsrs	r3, r3, #20
 800983e:	b2db      	uxtb	r3, r3
 8009840:	f003 030f 	and.w	r3, r3, #15
 8009844:	b2da      	uxtb	r2, r3
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	0c1b      	lsrs	r3, r3, #16
 800984e:	b29b      	uxth	r3, r3
 8009850:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009854:	b29a      	uxth	r2, r3
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	b29b      	uxth	r3, r3
 800985a:	b2db      	uxtb	r3, r3
 800985c:	b29b      	uxth	r3, r3
 800985e:	4313      	orrs	r3, r2
 8009860:	b29a      	uxth	r2, r3
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	0a9b      	lsrs	r3, r3, #10
 800986a:	b2db      	uxtb	r3, r3
 800986c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009870:	b2da      	uxtb	r2, r3
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	0a1b      	lsrs	r3, r3, #8
 800987a:	b2db      	uxtb	r3, r3
 800987c:	f003 0303 	and.w	r3, r3, #3
 8009880:	b2da      	uxtb	r2, r3
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	091b      	lsrs	r3, r3, #4
 800988a:	b2db      	uxtb	r3, r3
 800988c:	f003 030f 	and.w	r3, r3, #15
 8009890:	b2da      	uxtb	r2, r3
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	b2db      	uxtb	r3, r3
 800989a:	f003 030f 	and.w	r3, r3, #15
 800989e:	b2da      	uxtb	r2, r3
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	0e1b      	lsrs	r3, r3, #24
 80098a8:	b2da      	uxtb	r2, r3
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80098b6:	4618      	mov	r0, r3
 80098b8:	f004 fa28 	bl	800dd0c <SDMMC_CmdBlockLength>
 80098bc:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80098be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d00d      	beq.n	80098e0 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a08      	ldr	r2, [pc, #32]	@ (80098ec <HAL_SD_GetCardStatus+0x178>)
 80098ca:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098d0:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2201      	movs	r2, #1
 80098d6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 80098e0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3750      	adds	r7, #80	@ 0x50
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	1fe00fff 	.word	0x1fe00fff

080098f0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80098f0:	b590      	push	{r4, r7, lr}
 80098f2:	b08d      	sub	sp, #52	@ 0x34
 80098f4:	af02      	add	r7, sp, #8
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 80098fa:	2300      	movs	r3, #0
 80098fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2203      	movs	r2, #3
 8009904:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800990c:	2b03      	cmp	r3, #3
 800990e:	d02e      	beq.n	800996e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009916:	d106      	bne.n	8009926 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800991c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	635a      	str	r2, [r3, #52]	@ 0x34
 8009924:	e029      	b.n	800997a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800992c:	d10a      	bne.n	8009944 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fb64 	bl	8009ffc <SD_WideBus_Enable>
 8009934:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800993a:	6a3b      	ldr	r3, [r7, #32]
 800993c:	431a      	orrs	r2, r3
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	635a      	str	r2, [r3, #52]	@ 0x34
 8009942:	e01a      	b.n	800997a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d10a      	bne.n	8009960 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800994a:	6878      	ldr	r0, [r7, #4]
 800994c:	f000 fba1 	bl	800a092 <SD_WideBus_Disable>
 8009950:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009956:	6a3b      	ldr	r3, [r7, #32]
 8009958:	431a      	orrs	r2, r3
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	635a      	str	r2, [r3, #52]	@ 0x34
 800995e:	e00c      	b.n	800997a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009964:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	635a      	str	r2, [r3, #52]	@ 0x34
 800996c:	e005      	b.n	800997a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009972:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800997e:	2b00      	cmp	r3, #0
 8009980:	d007      	beq.n	8009992 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a5f      	ldr	r2, [pc, #380]	@ (8009b04 <HAL_SD_ConfigWideBusOperation+0x214>)
 8009988:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800998a:	2301      	movs	r3, #1
 800998c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009990:	e096      	b.n	8009ac0 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8009992:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8009996:	f04f 0100 	mov.w	r1, #0
 800999a:	f7fe f80b 	bl	80079b4 <HAL_RCCEx_GetPeriphCLKFreq>
 800999e:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	f000 8083 	beq.w	8009aae <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	691b      	ldr	r3, [r3, #16]
 80099bc:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	695a      	ldr	r2, [r3, #20]
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	4950      	ldr	r1, [pc, #320]	@ (8009b08 <HAL_SD_ConfigWideBusOperation+0x218>)
 80099c6:	fba1 1303 	umull	r1, r3, r1, r3
 80099ca:	0e1b      	lsrs	r3, r3, #24
 80099cc:	429a      	cmp	r2, r3
 80099ce:	d303      	bcc.n	80099d8 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	695b      	ldr	r3, [r3, #20]
 80099d4:	61bb      	str	r3, [r7, #24]
 80099d6:	e05a      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099e0:	d103      	bne.n	80099ea <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	695b      	ldr	r3, [r3, #20]
 80099e6:	61bb      	str	r3, [r7, #24]
 80099e8:	e051      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099f2:	d126      	bne.n	8009a42 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	695b      	ldr	r3, [r3, #20]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d10e      	bne.n	8009a1a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	4a43      	ldr	r2, [pc, #268]	@ (8009b0c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d906      	bls.n	8009a12 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	4a40      	ldr	r2, [pc, #256]	@ (8009b08 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009a08:	fba2 2303 	umull	r2, r3, r2, r3
 8009a0c:	0e5b      	lsrs	r3, r3, #25
 8009a0e:	61bb      	str	r3, [r7, #24]
 8009a10:	e03d      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	695b      	ldr	r3, [r3, #20]
 8009a16:	61bb      	str	r3, [r7, #24]
 8009a18:	e039      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	695b      	ldr	r3, [r3, #20]
 8009a1e:	005b      	lsls	r3, r3, #1
 8009a20:	69fa      	ldr	r2, [r7, #28]
 8009a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a26:	4a39      	ldr	r2, [pc, #228]	@ (8009b0c <HAL_SD_ConfigWideBusOperation+0x21c>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d906      	bls.n	8009a3a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	4a36      	ldr	r2, [pc, #216]	@ (8009b08 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009a30:	fba2 2303 	umull	r2, r3, r2, r3
 8009a34:	0e5b      	lsrs	r3, r3, #25
 8009a36:	61bb      	str	r3, [r7, #24]
 8009a38:	e029      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	695b      	ldr	r3, [r3, #20]
 8009a3e:	61bb      	str	r3, [r7, #24]
 8009a40:	e025      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d10e      	bne.n	8009a68 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	4a30      	ldr	r2, [pc, #192]	@ (8009b10 <HAL_SD_ConfigWideBusOperation+0x220>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d906      	bls.n	8009a60 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	4a2c      	ldr	r2, [pc, #176]	@ (8009b08 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009a56:	fba2 2303 	umull	r2, r3, r2, r3
 8009a5a:	0e1b      	lsrs	r3, r3, #24
 8009a5c:	61bb      	str	r3, [r7, #24]
 8009a5e:	e016      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	695b      	ldr	r3, [r3, #20]
 8009a64:	61bb      	str	r3, [r7, #24]
 8009a66:	e012      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	695b      	ldr	r3, [r3, #20]
 8009a6c:	005b      	lsls	r3, r3, #1
 8009a6e:	69fa      	ldr	r2, [r7, #28]
 8009a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a74:	4a26      	ldr	r2, [pc, #152]	@ (8009b10 <HAL_SD_ConfigWideBusOperation+0x220>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d906      	bls.n	8009a88 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8009a7a:	69fb      	ldr	r3, [r7, #28]
 8009a7c:	4a22      	ldr	r2, [pc, #136]	@ (8009b08 <HAL_SD_ConfigWideBusOperation+0x218>)
 8009a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8009a82:	0e1b      	lsrs	r3, r3, #24
 8009a84:	61bb      	str	r3, [r7, #24]
 8009a86:	e002      	b.n	8009a8e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	695b      	ldr	r3, [r3, #20]
 8009a8c:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681c      	ldr	r4, [r3, #0]
 8009a92:	466a      	mov	r2, sp
 8009a94:	f107 0314 	add.w	r3, r7, #20
 8009a98:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a9c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009aa0:	f107 0308 	add.w	r3, r7, #8
 8009aa4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f004 f852 	bl	800db50 <SDMMC_Init>
 8009aac:	e008      	b.n	8009ac0 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ab2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8009aba:	2301      	movs	r3, #1
 8009abc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f004 f91f 	bl	800dd0c <SDMMC_CmdBlockLength>
 8009ace:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009ad0:	6a3b      	ldr	r3, [r7, #32]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d00c      	beq.n	8009af0 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a0a      	ldr	r2, [pc, #40]	@ (8009b04 <HAL_SD_ConfigWideBusOperation+0x214>)
 8009adc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ae2:	6a3b      	ldr	r3, [r7, #32]
 8009ae4:	431a      	orrs	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8009aea:	2301      	movs	r3, #1
 8009aec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2201      	movs	r2, #1
 8009af4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8009af8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	372c      	adds	r7, #44	@ 0x2c
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd90      	pop	{r4, r7, pc}
 8009b04:	1fe00fff 	.word	0x1fe00fff
 8009b08:	55e63b89 	.word	0x55e63b89
 8009b0c:	02faf080 	.word	0x02faf080
 8009b10:	017d7840 	.word	0x017d7840

08009b14 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b086      	sub	sp, #24
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009b20:	f107 030c 	add.w	r3, r7, #12
 8009b24:	4619      	mov	r1, r3
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 fa40 	bl	8009fac <SD_SendStatus>
 8009b2c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d005      	beq.n	8009b40 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	431a      	orrs	r2, r3
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	0a5b      	lsrs	r3, r3, #9
 8009b44:	f003 030f 	and.w	r3, r3, #15
 8009b48:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009b4a:	693b      	ldr	r3, [r7, #16]
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3718      	adds	r7, #24
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b090      	sub	sp, #64	@ 0x40
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8009b60:	f7f8 fa1e 	bl	8001fa0 <HAL_GetTick>
 8009b64:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f004 f849 	bl	800dc02 <SDMMC_GetPowerState>
 8009b70:	4603      	mov	r3, r0
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d102      	bne.n	8009b7c <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009b76:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009b7a:	e0b5      	b.n	8009ce8 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b80:	2b03      	cmp	r3, #3
 8009b82:	d02e      	beq.n	8009be2 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f004 fa08 	bl	800df9e <SDMMC_CmdSendCID>
 8009b8e:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8009b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <SD_InitCard+0x46>
    {
      return errorstate;
 8009b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b98:	e0a6      	b.n	8009ce8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2100      	movs	r1, #0
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f004 f874 	bl	800dc8e <SDMMC_GetResponse>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	2104      	movs	r1, #4
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	f004 f86b 	bl	800dc8e <SDMMC_GetResponse>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	2108      	movs	r1, #8
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f004 f862 	bl	800dc8e <SDMMC_GetResponse>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	210c      	movs	r1, #12
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f004 f859 	bl	800dc8e <SDMMC_GetResponse>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be6:	2b03      	cmp	r3, #3
 8009be8:	d01d      	beq.n	8009c26 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8009bea:	e019      	b.n	8009c20 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f107 020a 	add.w	r2, r7, #10
 8009bf4:	4611      	mov	r1, r2
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f004 fa10 	bl	800e01c <SDMMC_CmdSetRelAdd>
 8009bfc:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8009bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d001      	beq.n	8009c08 <SD_InitCard+0xb4>
      {
        return errorstate;
 8009c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c06:	e06f      	b.n	8009ce8 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8009c08:	f7f8 f9ca 	bl	8001fa0 <HAL_GetTick>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	f241 3287 	movw	r2, #4999	@ 0x1387
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d902      	bls.n	8009c20 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8009c1a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009c1e:	e063      	b.n	8009ce8 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8009c20:	897b      	ldrh	r3, [r7, #10]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d0e2      	beq.n	8009bec <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c2a:	2b03      	cmp	r3, #3
 8009c2c:	d036      	beq.n	8009c9c <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009c2e:	897b      	ldrh	r3, [r7, #10]
 8009c30:	461a      	mov	r2, r3
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c3e:	041b      	lsls	r3, r3, #16
 8009c40:	4619      	mov	r1, r3
 8009c42:	4610      	mov	r0, r2
 8009c44:	f004 f9ca 	bl	800dfdc <SDMMC_CmdSendCSD>
 8009c48:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8009c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d001      	beq.n	8009c54 <SD_InitCard+0x100>
    {
      return errorstate;
 8009c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c52:	e049      	b.n	8009ce8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2100      	movs	r1, #0
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f004 f817 	bl	800dc8e <SDMMC_GetResponse>
 8009c60:	4602      	mov	r2, r0
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	2104      	movs	r1, #4
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f004 f80e 	bl	800dc8e <SDMMC_GetResponse>
 8009c72:	4602      	mov	r2, r0
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2108      	movs	r1, #8
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f004 f805 	bl	800dc8e <SDMMC_GetResponse>
 8009c84:	4602      	mov	r2, r0
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	210c      	movs	r1, #12
 8009c90:	4618      	mov	r0, r3
 8009c92:	f003 fffc 	bl	800dc8e <SDMMC_GetResponse>
 8009c96:	4602      	mov	r2, r0
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2104      	movs	r1, #4
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f003 fff3 	bl	800dc8e <SDMMC_GetResponse>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	0d1a      	lsrs	r2, r3, #20
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009cb0:	f107 030c 	add.w	r3, r7, #12
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f7ff fbb8 	bl	800942c <HAL_SD_GetCardCSD>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d002      	beq.n	8009cc8 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009cc2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009cc6:	e00f      	b.n	8009ce8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681a      	ldr	r2, [r3, #0]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cd0:	041b      	lsls	r3, r3, #16
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	4610      	mov	r0, r2
 8009cd6:	f004 f879 	bl	800ddcc <SDMMC_CmdSelDesel>
 8009cda:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8009cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d001      	beq.n	8009ce6 <SD_InitCard+0x192>
  {
    return errorstate;
 8009ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ce4:	e000      	b.n	8009ce8 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3740      	adds	r7, #64	@ 0x40
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b086      	sub	sp, #24
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8009d00:	2300      	movs	r3, #0
 8009d02:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f004 f882 	bl	800de12 <SDMMC_CmdGoIdleState>
 8009d0e:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d001      	beq.n	8009d1a <SD_PowerON+0x2a>
  {
    return errorstate;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	e072      	b.n	8009e00 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f004 f895 	bl	800de4e <SDMMC_CmdOperCond>
 8009d24:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d2c:	d10d      	bne.n	8009d4a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2200      	movs	r2, #0
 8009d32:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f004 f86a 	bl	800de12 <SDMMC_CmdGoIdleState>
 8009d3e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d004      	beq.n	8009d50 <SD_PowerON+0x60>
    {
      return errorstate;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	e05a      	b.n	8009e00 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d137      	bne.n	8009dc8 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	2100      	movs	r1, #0
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f004 f895 	bl	800de8e <SDMMC_CmdAppCommand>
 8009d64:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d02d      	beq.n	8009dc8 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d6c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009d70:	e046      	b.n	8009e00 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	2100      	movs	r1, #0
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f004 f888 	bl	800de8e <SDMMC_CmdAppCommand>
 8009d7e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d001      	beq.n	8009d8a <SD_PowerON+0x9a>
    {
      return errorstate;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	e03a      	b.n	8009e00 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	491e      	ldr	r1, [pc, #120]	@ (8009e08 <SD_PowerON+0x118>)
 8009d90:	4618      	mov	r0, r3
 8009d92:	f004 f89f 	bl	800ded4 <SDMMC_CmdAppOperCommand>
 8009d96:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d002      	beq.n	8009da4 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d9e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009da2:	e02d      	b.n	8009e00 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	2100      	movs	r1, #0
 8009daa:	4618      	mov	r0, r3
 8009dac:	f003 ff6f 	bl	800dc8e <SDMMC_GetResponse>
 8009db0:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	0fdb      	lsrs	r3, r3, #31
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d101      	bne.n	8009dbe <SD_PowerON+0xce>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	e000      	b.n	8009dc0 <SD_PowerON+0xd0>
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	613b      	str	r3, [r7, #16]

    count++;
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d802      	bhi.n	8009dd8 <SD_PowerON+0xe8>
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d0cc      	beq.n	8009d72 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d902      	bls.n	8009de8 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009de2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009de6:	e00b      	b.n	8009e00 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d002      	beq.n	8009dfe <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3718      	adds	r7, #24
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}
 8009e08:	c1100000 	.word	0xc1100000

08009e0c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b08c      	sub	sp, #48	@ 0x30
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009e16:	f7f8 f8c3 	bl	8001fa0 <HAL_GetTick>
 8009e1a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	2100      	movs	r1, #0
 8009e26:	4618      	mov	r0, r3
 8009e28:	f003 ff31 	bl	800dc8e <SDMMC_GetResponse>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e36:	d102      	bne.n	8009e3e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009e38:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009e3c:	e0b0      	b.n	8009fa0 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	2140      	movs	r1, #64	@ 0x40
 8009e44:	4618      	mov	r0, r3
 8009e46:	f003 ff61 	bl	800dd0c <SDMMC_CmdBlockLength>
 8009e4a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009e4c:	6a3b      	ldr	r3, [r7, #32]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d005      	beq.n	8009e5e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009e5a:	6a3b      	ldr	r3, [r7, #32]
 8009e5c:	e0a0      	b.n	8009fa0 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e66:	041b      	lsls	r3, r3, #16
 8009e68:	4619      	mov	r1, r3
 8009e6a:	4610      	mov	r0, r2
 8009e6c:	f004 f80f 	bl	800de8e <SDMMC_CmdAppCommand>
 8009e70:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009e72:	6a3b      	ldr	r3, [r7, #32]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d005      	beq.n	8009e84 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009e80:	6a3b      	ldr	r3, [r7, #32]
 8009e82:	e08d      	b.n	8009fa0 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009e84:	f04f 33ff 	mov.w	r3, #4294967295
 8009e88:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8009e8a:	2340      	movs	r3, #64	@ 0x40
 8009e8c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8009e8e:	2360      	movs	r3, #96	@ 0x60
 8009e90:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009e92:	2302      	movs	r3, #2
 8009e94:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009e96:	2300      	movs	r3, #0
 8009e98:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f107 0208 	add.w	r2, r7, #8
 8009ea6:	4611      	mov	r1, r2
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f003 ff03 	bl	800dcb4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f004 f8f7 	bl	800e0a6 <SDMMC_CmdStatusRegister>
 8009eb8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009eba:	6a3b      	ldr	r3, [r7, #32]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d02b      	beq.n	8009f18 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8009ec8:	6a3b      	ldr	r3, [r7, #32]
 8009eca:	e069      	b.n	8009fa0 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ed2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d013      	beq.n	8009f02 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8009eda:	2300      	movs	r3, #0
 8009edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ede:	e00d      	b.n	8009efc <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f003 fe5d 	bl	800dba4 <SDMMC_ReadFIFO>
 8009eea:	4602      	mov	r2, r0
 8009eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eee:	601a      	str	r2, [r3, #0]
        pData++;
 8009ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef2:	3304      	adds	r3, #4
 8009ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8009ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ef8:	3301      	adds	r3, #1
 8009efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009efe:	2b07      	cmp	r3, #7
 8009f00:	d9ee      	bls.n	8009ee0 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8009f02:	f7f8 f84d 	bl	8001fa0 <HAL_GetTick>
 8009f06:	4602      	mov	r2, r0
 8009f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0a:	1ad3      	subs	r3, r2, r3
 8009f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f10:	d102      	bne.n	8009f18 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009f12:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009f16:	e043      	b.n	8009fa0 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f1e:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d0d2      	beq.n	8009ecc <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f2c:	f003 0308 	and.w	r3, r3, #8
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d001      	beq.n	8009f38 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009f34:	2308      	movs	r3, #8
 8009f36:	e033      	b.n	8009fa0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f3e:	f003 0302 	and.w	r3, r3, #2
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d001      	beq.n	8009f4a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009f46:	2302      	movs	r3, #2
 8009f48:	e02a      	b.n	8009fa0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f50:	f003 0320 	and.w	r3, r3, #32
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d017      	beq.n	8009f88 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8009f58:	2320      	movs	r3, #32
 8009f5a:	e021      	b.n	8009fa0 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	4618      	mov	r0, r3
 8009f62:	f003 fe1f 	bl	800dba4 <SDMMC_ReadFIFO>
 8009f66:	4602      	mov	r2, r0
 8009f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f6a:	601a      	str	r2, [r3, #0]
    pData++;
 8009f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f6e:	3304      	adds	r3, #4
 8009f70:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8009f72:	f7f8 f815 	bl	8001fa0 <HAL_GetTick>
 8009f76:	4602      	mov	r2, r0
 8009f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f7a:	1ad3      	subs	r3, r2, r3
 8009f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f80:	d102      	bne.n	8009f88 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009f82:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009f86:	e00b      	b.n	8009fa0 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d1e2      	bne.n	8009f5c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a03      	ldr	r2, [pc, #12]	@ (8009fa8 <SD_SendSDStatus+0x19c>)
 8009f9c:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8009f9e:	2300      	movs	r3, #0
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3730      	adds	r7, #48	@ 0x30
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}
 8009fa8:	18000f3a 	.word	0x18000f3a

08009fac <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d102      	bne.n	8009fc2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009fbc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009fc0:	e018      	b.n	8009ff4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fca:	041b      	lsls	r3, r3, #16
 8009fcc:	4619      	mov	r1, r3
 8009fce:	4610      	mov	r0, r2
 8009fd0:	f004 f846 	bl	800e060 <SDMMC_CmdSendStatus>
 8009fd4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d001      	beq.n	8009fe0 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	e009      	b.n	8009ff4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	2100      	movs	r1, #0
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f003 fe51 	bl	800dc8e <SDMMC_GetResponse>
 8009fec:	4602      	mov	r2, r0
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009ff2:	2300      	movs	r3, #0
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3710      	adds	r7, #16
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800a004:	2300      	movs	r3, #0
 800a006:	60fb      	str	r3, [r7, #12]
 800a008:	2300      	movs	r3, #0
 800a00a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	2100      	movs	r1, #0
 800a012:	4618      	mov	r0, r3
 800a014:	f003 fe3b 	bl	800dc8e <SDMMC_GetResponse>
 800a018:	4603      	mov	r3, r0
 800a01a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a01e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a022:	d102      	bne.n	800a02a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a024:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a028:	e02f      	b.n	800a08a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a02a:	f107 030c 	add.w	r3, r7, #12
 800a02e:	4619      	mov	r1, r3
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 f879 	bl	800a128 <SD_FindSCR>
 800a036:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d001      	beq.n	800a042 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	e023      	b.n	800a08a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d01c      	beq.n	800a086 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a054:	041b      	lsls	r3, r3, #16
 800a056:	4619      	mov	r1, r3
 800a058:	4610      	mov	r0, r2
 800a05a:	f003 ff18 	bl	800de8e <SDMMC_CmdAppCommand>
 800a05e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d001      	beq.n	800a06a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	e00f      	b.n	800a08a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2102      	movs	r1, #2
 800a070:	4618      	mov	r0, r3
 800a072:	f003 ff4f 	bl	800df14 <SDMMC_CmdBusWidth>
 800a076:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d001      	beq.n	800a082 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	e003      	b.n	800a08a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a082:	2300      	movs	r3, #0
 800a084:	e001      	b.n	800a08a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a086:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3718      	adds	r7, #24
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}

0800a092 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800a092:	b580      	push	{r7, lr}
 800a094:	b086      	sub	sp, #24
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800a09a:	2300      	movs	r3, #0
 800a09c:	60fb      	str	r3, [r7, #12]
 800a09e:	2300      	movs	r3, #0
 800a0a0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	2100      	movs	r1, #0
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f003 fdf0 	bl	800dc8e <SDMMC_GetResponse>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a0b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a0b8:	d102      	bne.n	800a0c0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a0ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a0be:	e02f      	b.n	800a120 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a0c0:	f107 030c 	add.w	r3, r7, #12
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 f82e 	bl	800a128 <SD_FindSCR>
 800a0cc:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d001      	beq.n	800a0d8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	e023      	b.n	800a120 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d01c      	beq.n	800a11c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0ea:	041b      	lsls	r3, r3, #16
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	f003 fecd 	bl	800de8e <SDMMC_CmdAppCommand>
 800a0f4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d001      	beq.n	800a100 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	e00f      	b.n	800a120 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2100      	movs	r1, #0
 800a106:	4618      	mov	r0, r3
 800a108:	f003 ff04 	bl	800df14 <SDMMC_CmdBusWidth>
 800a10c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d001      	beq.n	800a118 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	e003      	b.n	800a120 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a118:	2300      	movs	r3, #0
 800a11a:	e001      	b.n	800a120 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a11c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a120:	4618      	mov	r0, r3
 800a122:	3718      	adds	r7, #24
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}

0800a128 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b08e      	sub	sp, #56	@ 0x38
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
 800a130:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a132:	f7f7 ff35 	bl	8001fa0 <HAL_GetTick>
 800a136:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800a138:	2300      	movs	r3, #0
 800a13a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800a13c:	2300      	movs	r3, #0
 800a13e:	60bb      	str	r3, [r7, #8]
 800a140:	2300      	movs	r3, #0
 800a142:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	2108      	movs	r1, #8
 800a14e:	4618      	mov	r0, r3
 800a150:	f003 fddc 	bl	800dd0c <SDMMC_CmdBlockLength>
 800a154:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800a156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d001      	beq.n	800a160 <SD_FindSCR+0x38>
  {
    return errorstate;
 800a15c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a15e:	e0ad      	b.n	800a2bc <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a168:	041b      	lsls	r3, r3, #16
 800a16a:	4619      	mov	r1, r3
 800a16c:	4610      	mov	r0, r2
 800a16e:	f003 fe8e 	bl	800de8e <SDMMC_CmdAppCommand>
 800a172:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800a174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a176:	2b00      	cmp	r3, #0
 800a178:	d001      	beq.n	800a17e <SD_FindSCR+0x56>
  {
    return errorstate;
 800a17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17c:	e09e      	b.n	800a2bc <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a17e:	f04f 33ff 	mov.w	r3, #4294967295
 800a182:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a184:	2308      	movs	r3, #8
 800a186:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800a188:	2330      	movs	r3, #48	@ 0x30
 800a18a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a18c:	2302      	movs	r3, #2
 800a18e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a190:	2300      	movs	r3, #0
 800a192:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a194:	2301      	movs	r3, #1
 800a196:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f107 0210 	add.w	r2, r7, #16
 800a1a0:	4611      	mov	r1, r2
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f003 fd86 	bl	800dcb4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f003 fed4 	bl	800df5a <SDMMC_CmdSendSCR>
 800a1b2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800a1b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d027      	beq.n	800a20a <SD_FindSCR+0xe2>
  {
    return errorstate;
 800a1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1bc:	e07e      	b.n	800a2bc <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d113      	bne.n	800a1f4 <SD_FindSCR+0xcc>
 800a1cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d110      	bne.n	800a1f4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f003 fce4 	bl	800dba4 <SDMMC_ReadFIFO>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	f003 fcdd 	bl	800dba4 <SDMMC_ReadFIFO>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	60fb      	str	r3, [r7, #12]
      index++;
 800a1ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800a1f4:	f7f7 fed4 	bl	8001fa0 <HAL_GetTick>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1fc:	1ad3      	subs	r3, r2, r3
 800a1fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a202:	d102      	bne.n	800a20a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a204:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a208:	e058      	b.n	800a2bc <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a210:	f240 532a 	movw	r3, #1322	@ 0x52a
 800a214:	4013      	ands	r3, r2
 800a216:	2b00      	cmp	r3, #0
 800a218:	d0d1      	beq.n	800a1be <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a220:	f003 0308 	and.w	r3, r3, #8
 800a224:	2b00      	cmp	r3, #0
 800a226:	d005      	beq.n	800a234 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	2208      	movs	r2, #8
 800a22e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a230:	2308      	movs	r3, #8
 800a232:	e043      	b.n	800a2bc <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a23a:	f003 0302 	and.w	r3, r3, #2
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d005      	beq.n	800a24e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2202      	movs	r2, #2
 800a248:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a24a:	2302      	movs	r3, #2
 800a24c:	e036      	b.n	800a2bc <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a254:	f003 0320 	and.w	r3, r3, #32
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d005      	beq.n	800a268 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2220      	movs	r2, #32
 800a262:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800a264:	2320      	movs	r3, #32
 800a266:	e029      	b.n	800a2bc <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a15      	ldr	r2, [pc, #84]	@ (800a2c4 <SD_FindSCR+0x19c>)
 800a26e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	061a      	lsls	r2, r3, #24
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	021b      	lsls	r3, r3, #8
 800a278:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a27c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	0a1b      	lsrs	r3, r3, #8
 800a282:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800a286:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	0e1b      	lsrs	r3, r3, #24
 800a28c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800a28e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a290:	601a      	str	r2, [r3, #0]
    scr++;
 800a292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a294:	3304      	adds	r3, #4
 800a296:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	061a      	lsls	r2, r3, #24
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	021b      	lsls	r3, r3, #8
 800a2a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a2a4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	0a1b      	lsrs	r3, r3, #8
 800a2aa:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800a2ae:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	0e1b      	lsrs	r3, r3, #24
 800a2b4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800a2b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2b8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800a2ba:	2300      	movs	r3, #0
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3738      	adds	r7, #56	@ 0x38
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	18000f3a 	.word	0x18000f3a

0800a2c8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b086      	sub	sp, #24
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2d4:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2da:	2b1f      	cmp	r3, #31
 800a2dc:	d936      	bls.n	800a34c <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800a2de:	2300      	movs	r3, #0
 800a2e0:	617b      	str	r3, [r7, #20]
 800a2e2:	e027      	b.n	800a334 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f003 fc5b 	bl	800dba4 <SDMMC_ReadFIFO>
 800a2ee:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	b2da      	uxtb	r2, r3
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	0a1b      	lsrs	r3, r3, #8
 800a302:	b2da      	uxtb	r2, r3
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	3301      	adds	r3, #1
 800a30c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	0c1b      	lsrs	r3, r3, #16
 800a312:	b2da      	uxtb	r2, r3
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a318:	693b      	ldr	r3, [r7, #16]
 800a31a:	3301      	adds	r3, #1
 800a31c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	0e1b      	lsrs	r3, r3, #24
 800a322:	b2da      	uxtb	r2, r3
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	3301      	adds	r3, #1
 800a32c:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800a32e:	697b      	ldr	r3, [r7, #20]
 800a330:	3301      	adds	r3, #1
 800a332:	617b      	str	r3, [r7, #20]
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	2b07      	cmp	r3, #7
 800a338:	d9d4      	bls.n	800a2e4 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	693a      	ldr	r2, [r7, #16]
 800a33e:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a344:	f1a3 0220 	sub.w	r2, r3, #32
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800a34c:	bf00      	nop
 800a34e:	3718      	adds	r7, #24
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b086      	sub	sp, #24
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	69db      	ldr	r3, [r3, #28]
 800a360:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6a1b      	ldr	r3, [r3, #32]
 800a366:	2b1f      	cmp	r3, #31
 800a368:	d93a      	bls.n	800a3e0 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800a36a:	2300      	movs	r3, #0
 800a36c:	617b      	str	r3, [r7, #20]
 800a36e:	e02b      	b.n	800a3c8 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	60fb      	str	r3, [r7, #12]
      tmp++;
 800a376:	693b      	ldr	r3, [r7, #16]
 800a378:	3301      	adds	r3, #1
 800a37a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	781b      	ldrb	r3, [r3, #0]
 800a380:	021a      	lsls	r2, r3, #8
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	4313      	orrs	r3, r2
 800a386:	60fb      	str	r3, [r7, #12]
      tmp++;
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	3301      	adds	r3, #1
 800a38c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	041a      	lsls	r2, r3, #16
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	4313      	orrs	r3, r2
 800a398:	60fb      	str	r3, [r7, #12]
      tmp++;
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	3301      	adds	r3, #1
 800a39e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	061a      	lsls	r2, r3, #24
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	60fb      	str	r3, [r7, #12]
      tmp++;
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f107 020c 	add.w	r2, r7, #12
 800a3ba:	4611      	mov	r1, r2
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f003 fbfe 	bl	800dbbe <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	617b      	str	r3, [r7, #20]
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	2b07      	cmp	r3, #7
 800a3cc:	d9d0      	bls.n	800a370 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	693a      	ldr	r2, [r7, #16]
 800a3d2:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6a1b      	ldr	r3, [r3, #32]
 800a3d8:	f1a3 0220 	sub.w	r2, r3, #32
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	621a      	str	r2, [r3, #32]
  }
}
 800a3e0:	bf00      	nop
 800a3e2:	3718      	adds	r7, #24
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800a3f0:	bf00      	nop
 800a3f2:	370c      	adds	r7, #12
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fa:	4770      	bx	lr

0800a3fc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800a404:	bf00      	nop
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800a418:	bf00      	nop
 800a41a:	370c      	adds	r7, #12
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800a42c:	bf00      	nop
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d101      	bne.n	800a44a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	e10f      	b.n	800a66a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2200      	movs	r2, #0
 800a44e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a87      	ldr	r2, [pc, #540]	@ (800a674 <HAL_SPI_Init+0x23c>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d00f      	beq.n	800a47a <HAL_SPI_Init+0x42>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	4a86      	ldr	r2, [pc, #536]	@ (800a678 <HAL_SPI_Init+0x240>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d00a      	beq.n	800a47a <HAL_SPI_Init+0x42>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a84      	ldr	r2, [pc, #528]	@ (800a67c <HAL_SPI_Init+0x244>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d005      	beq.n	800a47a <HAL_SPI_Init+0x42>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	2b0f      	cmp	r3, #15
 800a474:	d901      	bls.n	800a47a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a476:	2301      	movs	r3, #1
 800a478:	e0f7      	b.n	800a66a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 fbba 	bl	800abf4 <SPI_GetPacketSize>
 800a480:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	4a7b      	ldr	r2, [pc, #492]	@ (800a674 <HAL_SPI_Init+0x23c>)
 800a488:	4293      	cmp	r3, r2
 800a48a:	d00c      	beq.n	800a4a6 <HAL_SPI_Init+0x6e>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a79      	ldr	r2, [pc, #484]	@ (800a678 <HAL_SPI_Init+0x240>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d007      	beq.n	800a4a6 <HAL_SPI_Init+0x6e>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a78      	ldr	r2, [pc, #480]	@ (800a67c <HAL_SPI_Init+0x244>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d002      	beq.n	800a4a6 <HAL_SPI_Init+0x6e>
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	2b08      	cmp	r3, #8
 800a4a4:	d811      	bhi.n	800a4ca <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a4aa:	4a72      	ldr	r2, [pc, #456]	@ (800a674 <HAL_SPI_Init+0x23c>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d009      	beq.n	800a4c4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a70      	ldr	r2, [pc, #448]	@ (800a678 <HAL_SPI_Init+0x240>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d004      	beq.n	800a4c4 <HAL_SPI_Init+0x8c>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a6f      	ldr	r2, [pc, #444]	@ (800a67c <HAL_SPI_Init+0x244>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d104      	bne.n	800a4ce <HAL_SPI_Init+0x96>
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	2b10      	cmp	r3, #16
 800a4c8:	d901      	bls.n	800a4ce <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e0cd      	b.n	800a66a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a4d4:	b2db      	uxtb	r3, r3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d106      	bne.n	800a4e8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f7f7 f854 	bl	8001590 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2202      	movs	r2, #2
 800a4ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f022 0201 	bic.w	r2, r2, #1
 800a4fe:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a50a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	699b      	ldr	r3, [r3, #24]
 800a510:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a514:	d119      	bne.n	800a54a <HAL_SPI_Init+0x112>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	685b      	ldr	r3, [r3, #4]
 800a51a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a51e:	d103      	bne.n	800a528 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a524:	2b00      	cmp	r3, #0
 800a526:	d008      	beq.n	800a53a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10c      	bne.n	800a54a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a534:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a538:	d107      	bne.n	800a54a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	681a      	ldr	r2, [r3, #0]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a548:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a552:	2b00      	cmp	r3, #0
 800a554:	d00f      	beq.n	800a576 <HAL_SPI_Init+0x13e>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	2b06      	cmp	r3, #6
 800a55c:	d90b      	bls.n	800a576 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	430a      	orrs	r2, r1
 800a572:	601a      	str	r2, [r3, #0]
 800a574:	e007      	b.n	800a586 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a584:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	69da      	ldr	r2, [r3, #28]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a58e:	431a      	orrs	r2, r3
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	431a      	orrs	r2, r3
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a598:	ea42 0103 	orr.w	r1, r2, r3
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	68da      	ldr	r2, [r3, #12]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	430a      	orrs	r2, r1
 800a5a6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5b0:	431a      	orrs	r2, r3
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5b6:	431a      	orrs	r2, r3
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	699b      	ldr	r3, [r3, #24]
 800a5bc:	431a      	orrs	r2, r3
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	691b      	ldr	r3, [r3, #16]
 800a5c2:	431a      	orrs	r2, r3
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	695b      	ldr	r3, [r3, #20]
 800a5c8:	431a      	orrs	r2, r3
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6a1b      	ldr	r3, [r3, #32]
 800a5ce:	431a      	orrs	r2, r3
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	431a      	orrs	r2, r3
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5da:	431a      	orrs	r2, r3
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	431a      	orrs	r2, r3
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5e6:	ea42 0103 	orr.w	r1, r2, r3
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	430a      	orrs	r2, r1
 800a5f4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d113      	bne.n	800a626 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	689b      	ldr	r3, [r3, #8]
 800a604:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a610:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a624:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f022 0201 	bic.w	r2, r2, #1
 800a634:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d00a      	beq.n	800a658 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	430a      	orrs	r2, r1
 800a656:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2201      	movs	r2, #1
 800a664:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a668:	2300      	movs	r3, #0
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	3710      	adds	r7, #16
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}
 800a672:	bf00      	nop
 800a674:	40013000 	.word	0x40013000
 800a678:	40003800 	.word	0x40003800
 800a67c:	40003c00 	.word	0x40003c00

0800a680 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b08a      	sub	sp, #40	@ 0x28
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	691b      	ldr	r3, [r3, #16]
 800a68e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	695b      	ldr	r3, [r3, #20]
 800a696:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800a698:	6a3a      	ldr	r2, [r7, #32]
 800a69a:	69fb      	ldr	r3, [r7, #28]
 800a69c:	4013      	ands	r3, r2
 800a69e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	689b      	ldr	r3, [r3, #8]
 800a6a6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a6b2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	3330      	adds	r3, #48	@ 0x30
 800a6ba:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800a6bc:	69fb      	ldr	r3, [r7, #28]
 800a6be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d010      	beq.n	800a6e8 <HAL_SPI_IRQHandler+0x68>
 800a6c6:	6a3b      	ldr	r3, [r7, #32]
 800a6c8:	f003 0308 	and.w	r3, r3, #8
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00b      	beq.n	800a6e8 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	699a      	ldr	r2, [r3, #24]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a6de:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 f9c3 	bl	800aa6c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800a6e6:	e192      	b.n	800aa0e <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d113      	bne.n	800a71a <HAL_SPI_IRQHandler+0x9a>
 800a6f2:	69bb      	ldr	r3, [r7, #24]
 800a6f4:	f003 0320 	and.w	r3, r3, #32
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d10e      	bne.n	800a71a <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800a6fc:	69bb      	ldr	r3, [r7, #24]
 800a6fe:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800a702:	2b00      	cmp	r3, #0
 800a704:	d009      	beq.n	800a71a <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	4798      	blx	r3
    hspi->RxISR(hspi);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	4798      	blx	r3
    handled = 1UL;
 800a716:	2301      	movs	r3, #1
 800a718:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800a71a:	69bb      	ldr	r3, [r7, #24]
 800a71c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a720:	2b00      	cmp	r3, #0
 800a722:	d10f      	bne.n	800a744 <HAL_SPI_IRQHandler+0xc4>
 800a724:	69bb      	ldr	r3, [r7, #24]
 800a726:	f003 0301 	and.w	r3, r3, #1
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d00a      	beq.n	800a744 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800a72e:	69bb      	ldr	r3, [r7, #24]
 800a730:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800a734:	2b00      	cmp	r3, #0
 800a736:	d105      	bne.n	800a744 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	4798      	blx	r3
    handled = 1UL;
 800a740:	2301      	movs	r3, #1
 800a742:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800a744:	69bb      	ldr	r3, [r7, #24]
 800a746:	f003 0320 	and.w	r3, r3, #32
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d10f      	bne.n	800a76e <HAL_SPI_IRQHandler+0xee>
 800a74e:	69bb      	ldr	r3, [r7, #24]
 800a750:	f003 0302 	and.w	r3, r3, #2
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00a      	beq.n	800a76e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800a758:	69bb      	ldr	r3, [r7, #24]
 800a75a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d105      	bne.n	800a76e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	4798      	blx	r3
    handled = 1UL;
 800a76a:	2301      	movs	r3, #1
 800a76c:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800a76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a770:	2b00      	cmp	r3, #0
 800a772:	f040 8147 	bne.w	800aa04 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800a776:	69bb      	ldr	r3, [r7, #24]
 800a778:	f003 0308 	and.w	r3, r3, #8
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	f000 808b 	beq.w	800a898 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	699a      	ldr	r2, [r3, #24]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f042 0208 	orr.w	r2, r2, #8
 800a790:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	699a      	ldr	r2, [r3, #24]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f042 0210 	orr.w	r2, r2, #16
 800a7a0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	699a      	ldr	r2, [r3, #24]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a7b0:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	691a      	ldr	r2, [r3, #16]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f022 0208 	bic.w	r2, r2, #8
 800a7c0:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	689b      	ldr	r3, [r3, #8]
 800a7c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d13d      	bne.n	800a84c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800a7d0:	e036      	b.n	800a840 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	68db      	ldr	r3, [r3, #12]
 800a7d6:	2b0f      	cmp	r3, #15
 800a7d8:	d90b      	bls.n	800a7f2 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7e2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a7e4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7ea:	1d1a      	adds	r2, r3, #4
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	665a      	str	r2, [r3, #100]	@ 0x64
 800a7f0:	e01d      	b.n	800a82e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	68db      	ldr	r3, [r3, #12]
 800a7f6:	2b07      	cmp	r3, #7
 800a7f8:	d90b      	bls.n	800a812 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7fe:	68fa      	ldr	r2, [r7, #12]
 800a800:	8812      	ldrh	r2, [r2, #0]
 800a802:	b292      	uxth	r2, r2
 800a804:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a80a:	1c9a      	adds	r2, r3, #2
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	665a      	str	r2, [r3, #100]	@ 0x64
 800a810:	e00d      	b.n	800a82e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a81e:	7812      	ldrb	r2, [r2, #0]
 800a820:	b2d2      	uxtb	r2, r2
 800a822:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a828:	1c5a      	adds	r2, r3, #1
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a834:	b29b      	uxth	r3, r3
 800a836:	3b01      	subs	r3, #1
 800a838:	b29a      	uxth	r2, r3
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a846:	b29b      	uxth	r3, r3
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d1c2      	bne.n	800a7d2 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	f000 f931 	bl	800aab4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2201      	movs	r2, #1
 800a856:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a860:	2b00      	cmp	r3, #0
 800a862:	d003      	beq.n	800a86c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 f8f7 	bl	800aa58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a86a:	e0d0      	b.n	800aa0e <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800a86c:	7cfb      	ldrb	r3, [r7, #19]
 800a86e:	2b05      	cmp	r3, #5
 800a870:	d103      	bne.n	800a87a <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f000 f8e6 	bl	800aa44 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800a878:	e0c6      	b.n	800aa08 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800a87a:	7cfb      	ldrb	r3, [r7, #19]
 800a87c:	2b04      	cmp	r3, #4
 800a87e:	d103      	bne.n	800a888 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 f8d5 	bl	800aa30 <HAL_SPI_RxCpltCallback>
    return;
 800a886:	e0bf      	b.n	800aa08 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800a888:	7cfb      	ldrb	r3, [r7, #19]
 800a88a:	2b03      	cmp	r3, #3
 800a88c:	f040 80bc 	bne.w	800aa08 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 f8c3 	bl	800aa1c <HAL_SPI_TxCpltCallback>
    return;
 800a896:	e0b7      	b.n	800aa08 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800a898:	69bb      	ldr	r3, [r7, #24]
 800a89a:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	f000 80b5 	beq.w	800aa0e <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800a8a4:	69bb      	ldr	r3, [r7, #24]
 800a8a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d00f      	beq.n	800a8ce <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a8b4:	f043 0204 	orr.w	r2, r3, #4
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	699a      	ldr	r2, [r3, #24]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8cc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800a8ce:	69bb      	ldr	r3, [r7, #24]
 800a8d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d00f      	beq.n	800a8f8 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a8de:	f043 0201 	orr.w	r2, r3, #1
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	699a      	ldr	r2, [r3, #24]
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a8f6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d00f      	beq.n	800a922 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a908:	f043 0208 	orr.w	r2, r3, #8
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	699a      	ldr	r2, [r3, #24]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a920:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800a922:	69bb      	ldr	r3, [r7, #24]
 800a924:	f003 0320 	and.w	r3, r3, #32
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d00f      	beq.n	800a94c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a932:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	699a      	ldr	r2, [r3, #24]
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f042 0220 	orr.w	r2, r2, #32
 800a94a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a952:	2b00      	cmp	r3, #0
 800a954:	d05a      	beq.n	800aa0c <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	681a      	ldr	r2, [r3, #0]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f022 0201 	bic.w	r2, r2, #1
 800a964:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	6919      	ldr	r1, [r3, #16]
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	4b28      	ldr	r3, [pc, #160]	@ (800aa14 <HAL_SPI_IRQHandler+0x394>)
 800a972:	400b      	ands	r3, r1
 800a974:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a97c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a980:	d138      	bne.n	800a9f4 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	689a      	ldr	r2, [r3, #8]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a990:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a996:	2b00      	cmp	r3, #0
 800a998:	d013      	beq.n	800a9c2 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a99e:	4a1e      	ldr	r2, [pc, #120]	@ (800aa18 <HAL_SPI_IRQHandler+0x398>)
 800a9a0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f7f9 f9a2 	bl	8003cf0 <HAL_DMA_Abort_IT>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d007      	beq.n	800a9c2 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9b8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d020      	beq.n	800aa0c <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a9ce:	4a12      	ldr	r2, [pc, #72]	@ (800aa18 <HAL_SPI_IRQHandler+0x398>)
 800a9d0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	f7f9 f98a 	bl	8003cf0 <HAL_DMA_Abort_IT>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d014      	beq.n	800aa0c <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a9f2:	e00b      	b.n	800aa0c <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2201      	movs	r2, #1
 800a9f8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f000 f82b 	bl	800aa58 <HAL_SPI_ErrorCallback>
    return;
 800aa02:	e003      	b.n	800aa0c <HAL_SPI_IRQHandler+0x38c>
    return;
 800aa04:	bf00      	nop
 800aa06:	e002      	b.n	800aa0e <HAL_SPI_IRQHandler+0x38e>
    return;
 800aa08:	bf00      	nop
 800aa0a:	e000      	b.n	800aa0e <HAL_SPI_IRQHandler+0x38e>
    return;
 800aa0c:	bf00      	nop
  }
}
 800aa0e:	3728      	adds	r7, #40	@ 0x28
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}
 800aa14:	fffffc94 	.word	0xfffffc94
 800aa18:	0800aa81 	.word	0x0800aa81

0800aa1c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800aa24:	bf00      	nop
 800aa26:	370c      	adds	r7, #12
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr

0800aa30 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800aa38:	bf00      	nop
 800aa3a:	370c      	adds	r7, #12
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr

0800aa44 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800aa4c:	bf00      	nop
 800aa4e:	370c      	adds	r7, #12
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b083      	sub	sp, #12
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800aa60:	bf00      	nop
 800aa62:	370c      	adds	r7, #12
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr

0800aa6c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b083      	sub	sp, #12
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800aa74:	bf00      	nop
 800aa76:	370c      	adds	r7, #12
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa8c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2200      	movs	r2, #0
 800aa92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2200      	movs	r2, #0
 800aa9a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2201      	movs	r2, #1
 800aaa2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800aaa6:	68f8      	ldr	r0, [r7, #12]
 800aaa8:	f7ff ffd6 	bl	800aa58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800aaac:	bf00      	nop
 800aaae:	3710      	adds	r7, #16
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b085      	sub	sp, #20
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	695b      	ldr	r3, [r3, #20]
 800aac2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	699a      	ldr	r2, [r3, #24]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f042 0208 	orr.w	r2, r2, #8
 800aad2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	699a      	ldr	r2, [r3, #24]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f042 0210 	orr.w	r2, r2, #16
 800aae2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	681a      	ldr	r2, [r3, #0]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f022 0201 	bic.w	r2, r2, #1
 800aaf2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	6919      	ldr	r1, [r3, #16]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	4b3c      	ldr	r3, [pc, #240]	@ (800abf0 <SPI_CloseTransfer+0x13c>)
 800ab00:	400b      	ands	r3, r1
 800ab02:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	689a      	ldr	r2, [r3, #8]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800ab12:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ab1a:	b2db      	uxtb	r3, r3
 800ab1c:	2b04      	cmp	r3, #4
 800ab1e:	d014      	beq.n	800ab4a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f003 0320 	and.w	r3, r3, #32
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d00f      	beq.n	800ab4a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab30:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	699a      	ldr	r2, [r3, #24]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f042 0220 	orr.w	r2, r2, #32
 800ab48:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	2b03      	cmp	r3, #3
 800ab54:	d014      	beq.n	800ab80 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d00f      	beq.n	800ab80 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab66:	f043 0204 	orr.w	r2, r3, #4
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	699a      	ldr	r2, [r3, #24]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab7e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d00f      	beq.n	800abaa <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab90:	f043 0201 	orr.w	r2, r3, #1
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	699a      	ldr	r2, [r3, #24]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aba8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d00f      	beq.n	800abd4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800abba:	f043 0208 	orr.w	r2, r3, #8
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	699a      	ldr	r2, [r3, #24]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800abd2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2200      	movs	r2, #0
 800abd8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2200      	movs	r2, #0
 800abe0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800abe4:	bf00      	nop
 800abe6:	3714      	adds	r7, #20
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr
 800abf0:	fffffc90 	.word	0xfffffc90

0800abf4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800abf4:	b480      	push	{r7}
 800abf6:	b085      	sub	sp, #20
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac00:	095b      	lsrs	r3, r3, #5
 800ac02:	3301      	adds	r3, #1
 800ac04:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	68db      	ldr	r3, [r3, #12]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	3307      	adds	r3, #7
 800ac12:	08db      	lsrs	r3, r3, #3
 800ac14:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	68fa      	ldr	r2, [r7, #12]
 800ac1a:	fb02 f303 	mul.w	r3, r2, r3
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3714      	adds	r7, #20
 800ac22:	46bd      	mov	sp, r7
 800ac24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac28:	4770      	bx	lr

0800ac2a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b082      	sub	sp, #8
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d101      	bne.n	800ac3c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	e049      	b.n	800acd0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac42:	b2db      	uxtb	r3, r3
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d106      	bne.n	800ac56 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ac50:	6878      	ldr	r0, [r7, #4]
 800ac52:	f7f6 ff21 	bl	8001a98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2202      	movs	r2, #2
 800ac5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681a      	ldr	r2, [r3, #0]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	3304      	adds	r3, #4
 800ac66:	4619      	mov	r1, r3
 800ac68:	4610      	mov	r0, r2
 800ac6a:	f000 fbdb 	bl	800b424 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2201      	movs	r2, #1
 800ac72:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2201      	movs	r2, #1
 800ac7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2201      	movs	r2, #1
 800ac82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2201      	movs	r2, #1
 800ac8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2201      	movs	r2, #1
 800ac92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2201      	movs	r2, #1
 800ac9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2201      	movs	r2, #1
 800aca2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2201      	movs	r2, #1
 800acaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2201      	movs	r2, #1
 800acb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2201      	movs	r2, #1
 800acba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2201      	movs	r2, #1
 800acc2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2201      	movs	r2, #1
 800acca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800acce:	2300      	movs	r3, #0
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3708      	adds	r7, #8
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b082      	sub	sp, #8
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d101      	bne.n	800acea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ace6:	2301      	movs	r3, #1
 800ace8:	e049      	b.n	800ad7e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800acf0:	b2db      	uxtb	r3, r3
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d106      	bne.n	800ad04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f000 f841 	bl	800ad86 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2202      	movs	r2, #2
 800ad08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681a      	ldr	r2, [r3, #0]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	3304      	adds	r3, #4
 800ad14:	4619      	mov	r1, r3
 800ad16:	4610      	mov	r0, r2
 800ad18:	f000 fb84 	bl	800b424 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2201      	movs	r2, #1
 800ad20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2201      	movs	r2, #1
 800ad28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2201      	movs	r2, #1
 800ad38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2201      	movs	r2, #1
 800ad40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2201      	movs	r2, #1
 800ad48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2201      	movs	r2, #1
 800ad50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2201      	movs	r2, #1
 800ad58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2201      	movs	r2, #1
 800ad60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2201      	movs	r2, #1
 800ad68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2201      	movs	r2, #1
 800ad70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2201      	movs	r2, #1
 800ad78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ad7c:	2300      	movs	r3, #0
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3708      	adds	r7, #8
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}

0800ad86 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ad86:	b480      	push	{r7}
 800ad88:	b083      	sub	sp, #12
 800ad8a:	af00      	add	r7, sp, #0
 800ad8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ad8e:	bf00      	nop
 800ad90:	370c      	adds	r7, #12
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b084      	sub	sp, #16
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	68db      	ldr	r3, [r3, #12]
 800ada8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	691b      	ldr	r3, [r3, #16]
 800adb0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	f003 0302 	and.w	r3, r3, #2
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d020      	beq.n	800adfe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	f003 0302 	and.w	r3, r3, #2
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d01b      	beq.n	800adfe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f06f 0202 	mvn.w	r2, #2
 800adce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	699b      	ldr	r3, [r3, #24]
 800addc:	f003 0303 	and.w	r3, r3, #3
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d003      	beq.n	800adec <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f000 faff 	bl	800b3e8 <HAL_TIM_IC_CaptureCallback>
 800adea:	e005      	b.n	800adf8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f000 faf1 	bl	800b3d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 fb02 	bl	800b3fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2200      	movs	r2, #0
 800adfc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	f003 0304 	and.w	r3, r3, #4
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d020      	beq.n	800ae4a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	f003 0304 	and.w	r3, r3, #4
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d01b      	beq.n	800ae4a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f06f 0204 	mvn.w	r2, #4
 800ae1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2202      	movs	r2, #2
 800ae20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	699b      	ldr	r3, [r3, #24]
 800ae28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d003      	beq.n	800ae38 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 fad9 	bl	800b3e8 <HAL_TIM_IC_CaptureCallback>
 800ae36:	e005      	b.n	800ae44 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 facb 	bl	800b3d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f000 fadc 	bl	800b3fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2200      	movs	r2, #0
 800ae48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	f003 0308 	and.w	r3, r3, #8
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d020      	beq.n	800ae96 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	f003 0308 	and.w	r3, r3, #8
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d01b      	beq.n	800ae96 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f06f 0208 	mvn.w	r2, #8
 800ae66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2204      	movs	r2, #4
 800ae6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	69db      	ldr	r3, [r3, #28]
 800ae74:	f003 0303 	and.w	r3, r3, #3
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d003      	beq.n	800ae84 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 fab3 	bl	800b3e8 <HAL_TIM_IC_CaptureCallback>
 800ae82:	e005      	b.n	800ae90 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 faa5 	bl	800b3d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f000 fab6 	bl	800b3fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2200      	movs	r2, #0
 800ae94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	f003 0310 	and.w	r3, r3, #16
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d020      	beq.n	800aee2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f003 0310 	and.w	r3, r3, #16
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d01b      	beq.n	800aee2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f06f 0210 	mvn.w	r2, #16
 800aeb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2208      	movs	r2, #8
 800aeb8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	69db      	ldr	r3, [r3, #28]
 800aec0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d003      	beq.n	800aed0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f000 fa8d 	bl	800b3e8 <HAL_TIM_IC_CaptureCallback>
 800aece:	e005      	b.n	800aedc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	f000 fa7f 	bl	800b3d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 fa90 	bl	800b3fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2200      	movs	r2, #0
 800aee0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	f003 0301 	and.w	r3, r3, #1
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d00c      	beq.n	800af06 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f003 0301 	and.w	r3, r3, #1
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d007      	beq.n	800af06 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f06f 0201 	mvn.w	r2, #1
 800aefe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 fa5d 	bl	800b3c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d104      	bne.n	800af1a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800af16:	2b00      	cmp	r3, #0
 800af18:	d00c      	beq.n	800af34 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af20:	2b00      	cmp	r3, #0
 800af22:	d007      	beq.n	800af34 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800af2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f000 ffca 	bl	800bec8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d00c      	beq.n	800af58 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af44:	2b00      	cmp	r3, #0
 800af46:	d007      	beq.n	800af58 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800af50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f000 ffc2 	bl	800bedc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d00c      	beq.n	800af7c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d007      	beq.n	800af7c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800af74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f000 fa4a 	bl	800b410 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	f003 0320 	and.w	r3, r3, #32
 800af82:	2b00      	cmp	r3, #0
 800af84:	d00c      	beq.n	800afa0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	f003 0320 	and.w	r3, r3, #32
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d007      	beq.n	800afa0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	f06f 0220 	mvn.w	r2, #32
 800af98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 ff8a 	bl	800beb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800afa0:	bf00      	nop
 800afa2:	3710      	adds	r7, #16
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}

0800afa8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b086      	sub	sp, #24
 800afac:	af00      	add	r7, sp, #0
 800afae:	60f8      	str	r0, [r7, #12]
 800afb0:	60b9      	str	r1, [r7, #8]
 800afb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800afb4:	2300      	movs	r3, #0
 800afb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d101      	bne.n	800afc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800afc2:	2302      	movs	r3, #2
 800afc4:	e0ff      	b.n	800b1c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	2201      	movs	r2, #1
 800afca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2b14      	cmp	r3, #20
 800afd2:	f200 80f0 	bhi.w	800b1b6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800afd6:	a201      	add	r2, pc, #4	@ (adr r2, 800afdc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800afd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afdc:	0800b031 	.word	0x0800b031
 800afe0:	0800b1b7 	.word	0x0800b1b7
 800afe4:	0800b1b7 	.word	0x0800b1b7
 800afe8:	0800b1b7 	.word	0x0800b1b7
 800afec:	0800b071 	.word	0x0800b071
 800aff0:	0800b1b7 	.word	0x0800b1b7
 800aff4:	0800b1b7 	.word	0x0800b1b7
 800aff8:	0800b1b7 	.word	0x0800b1b7
 800affc:	0800b0b3 	.word	0x0800b0b3
 800b000:	0800b1b7 	.word	0x0800b1b7
 800b004:	0800b1b7 	.word	0x0800b1b7
 800b008:	0800b1b7 	.word	0x0800b1b7
 800b00c:	0800b0f3 	.word	0x0800b0f3
 800b010:	0800b1b7 	.word	0x0800b1b7
 800b014:	0800b1b7 	.word	0x0800b1b7
 800b018:	0800b1b7 	.word	0x0800b1b7
 800b01c:	0800b135 	.word	0x0800b135
 800b020:	0800b1b7 	.word	0x0800b1b7
 800b024:	0800b1b7 	.word	0x0800b1b7
 800b028:	0800b1b7 	.word	0x0800b1b7
 800b02c:	0800b175 	.word	0x0800b175
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	68b9      	ldr	r1, [r7, #8]
 800b036:	4618      	mov	r0, r3
 800b038:	f000 faa0 	bl	800b57c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	699a      	ldr	r2, [r3, #24]
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f042 0208 	orr.w	r2, r2, #8
 800b04a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	699a      	ldr	r2, [r3, #24]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f022 0204 	bic.w	r2, r2, #4
 800b05a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6999      	ldr	r1, [r3, #24]
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	691a      	ldr	r2, [r3, #16]
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	430a      	orrs	r2, r1
 800b06c:	619a      	str	r2, [r3, #24]
      break;
 800b06e:	e0a5      	b.n	800b1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	68b9      	ldr	r1, [r7, #8]
 800b076:	4618      	mov	r0, r3
 800b078:	f000 fb10 	bl	800b69c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	699a      	ldr	r2, [r3, #24]
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b08a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	699a      	ldr	r2, [r3, #24]
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b09a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	6999      	ldr	r1, [r3, #24]
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	691b      	ldr	r3, [r3, #16]
 800b0a6:	021a      	lsls	r2, r3, #8
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	430a      	orrs	r2, r1
 800b0ae:	619a      	str	r2, [r3, #24]
      break;
 800b0b0:	e084      	b.n	800b1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	68b9      	ldr	r1, [r7, #8]
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f000 fb79 	bl	800b7b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	69da      	ldr	r2, [r3, #28]
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f042 0208 	orr.w	r2, r2, #8
 800b0cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	69da      	ldr	r2, [r3, #28]
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f022 0204 	bic.w	r2, r2, #4
 800b0dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	69d9      	ldr	r1, [r3, #28]
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	691a      	ldr	r2, [r3, #16]
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	430a      	orrs	r2, r1
 800b0ee:	61da      	str	r2, [r3, #28]
      break;
 800b0f0:	e064      	b.n	800b1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	68b9      	ldr	r1, [r7, #8]
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f000 fbe1 	bl	800b8c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	69da      	ldr	r2, [r3, #28]
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b10c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	69da      	ldr	r2, [r3, #28]
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b11c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	69d9      	ldr	r1, [r3, #28]
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	691b      	ldr	r3, [r3, #16]
 800b128:	021a      	lsls	r2, r3, #8
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	430a      	orrs	r2, r1
 800b130:	61da      	str	r2, [r3, #28]
      break;
 800b132:	e043      	b.n	800b1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	68b9      	ldr	r1, [r7, #8]
 800b13a:	4618      	mov	r0, r3
 800b13c:	f000 fc2a 	bl	800b994 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f042 0208 	orr.w	r2, r2, #8
 800b14e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f022 0204 	bic.w	r2, r2, #4
 800b15e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	691a      	ldr	r2, [r3, #16]
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	430a      	orrs	r2, r1
 800b170:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b172:	e023      	b.n	800b1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	68b9      	ldr	r1, [r7, #8]
 800b17a:	4618      	mov	r0, r3
 800b17c:	f000 fc6e 	bl	800ba5c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b18e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b19e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	691b      	ldr	r3, [r3, #16]
 800b1aa:	021a      	lsls	r2, r3, #8
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	430a      	orrs	r2, r1
 800b1b2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b1b4:	e002      	b.n	800b1bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	75fb      	strb	r3, [r7, #23]
      break;
 800b1ba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b1c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3718      	adds	r7, #24
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop

0800b1d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b084      	sub	sp, #16
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	d101      	bne.n	800b1ec <HAL_TIM_ConfigClockSource+0x1c>
 800b1e8:	2302      	movs	r3, #2
 800b1ea:	e0dc      	b.n	800b3a6 <HAL_TIM_ConfigClockSource+0x1d6>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2202      	movs	r2, #2
 800b1f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b204:	68ba      	ldr	r2, [r7, #8]
 800b206:	4b6a      	ldr	r3, [pc, #424]	@ (800b3b0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800b208:	4013      	ands	r3, r2
 800b20a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b212:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	68ba      	ldr	r2, [r7, #8]
 800b21a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4a64      	ldr	r2, [pc, #400]	@ (800b3b4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b222:	4293      	cmp	r3, r2
 800b224:	f000 80a9 	beq.w	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b228:	4a62      	ldr	r2, [pc, #392]	@ (800b3b4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	f200 80ae 	bhi.w	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b230:	4a61      	ldr	r2, [pc, #388]	@ (800b3b8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b232:	4293      	cmp	r3, r2
 800b234:	f000 80a1 	beq.w	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b238:	4a5f      	ldr	r2, [pc, #380]	@ (800b3b8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	f200 80a6 	bhi.w	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b240:	4a5e      	ldr	r2, [pc, #376]	@ (800b3bc <HAL_TIM_ConfigClockSource+0x1ec>)
 800b242:	4293      	cmp	r3, r2
 800b244:	f000 8099 	beq.w	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b248:	4a5c      	ldr	r2, [pc, #368]	@ (800b3bc <HAL_TIM_ConfigClockSource+0x1ec>)
 800b24a:	4293      	cmp	r3, r2
 800b24c:	f200 809e 	bhi.w	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b250:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b254:	f000 8091 	beq.w	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b258:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b25c:	f200 8096 	bhi.w	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b260:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b264:	f000 8089 	beq.w	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b268:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b26c:	f200 808e 	bhi.w	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b270:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b274:	d03e      	beq.n	800b2f4 <HAL_TIM_ConfigClockSource+0x124>
 800b276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b27a:	f200 8087 	bhi.w	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b27e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b282:	f000 8086 	beq.w	800b392 <HAL_TIM_ConfigClockSource+0x1c2>
 800b286:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b28a:	d87f      	bhi.n	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b28c:	2b70      	cmp	r3, #112	@ 0x70
 800b28e:	d01a      	beq.n	800b2c6 <HAL_TIM_ConfigClockSource+0xf6>
 800b290:	2b70      	cmp	r3, #112	@ 0x70
 800b292:	d87b      	bhi.n	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b294:	2b60      	cmp	r3, #96	@ 0x60
 800b296:	d050      	beq.n	800b33a <HAL_TIM_ConfigClockSource+0x16a>
 800b298:	2b60      	cmp	r3, #96	@ 0x60
 800b29a:	d877      	bhi.n	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b29c:	2b50      	cmp	r3, #80	@ 0x50
 800b29e:	d03c      	beq.n	800b31a <HAL_TIM_ConfigClockSource+0x14a>
 800b2a0:	2b50      	cmp	r3, #80	@ 0x50
 800b2a2:	d873      	bhi.n	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b2a4:	2b40      	cmp	r3, #64	@ 0x40
 800b2a6:	d058      	beq.n	800b35a <HAL_TIM_ConfigClockSource+0x18a>
 800b2a8:	2b40      	cmp	r3, #64	@ 0x40
 800b2aa:	d86f      	bhi.n	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b2ac:	2b30      	cmp	r3, #48	@ 0x30
 800b2ae:	d064      	beq.n	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b2b0:	2b30      	cmp	r3, #48	@ 0x30
 800b2b2:	d86b      	bhi.n	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b2b4:	2b20      	cmp	r3, #32
 800b2b6:	d060      	beq.n	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b2b8:	2b20      	cmp	r3, #32
 800b2ba:	d867      	bhi.n	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d05c      	beq.n	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b2c0:	2b10      	cmp	r3, #16
 800b2c2:	d05a      	beq.n	800b37a <HAL_TIM_ConfigClockSource+0x1aa>
 800b2c4:	e062      	b.n	800b38c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b2d6:	f000 fca5 	bl	800bc24 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	689b      	ldr	r3, [r3, #8]
 800b2e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b2e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	68ba      	ldr	r2, [r7, #8]
 800b2f0:	609a      	str	r2, [r3, #8]
      break;
 800b2f2:	e04f      	b.n	800b394 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b304:	f000 fc8e 	bl	800bc24 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	689a      	ldr	r2, [r3, #8]
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b316:	609a      	str	r2, [r3, #8]
      break;
 800b318:	e03c      	b.n	800b394 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b326:	461a      	mov	r2, r3
 800b328:	f000 fbfe 	bl	800bb28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	2150      	movs	r1, #80	@ 0x50
 800b332:	4618      	mov	r0, r3
 800b334:	f000 fc58 	bl	800bbe8 <TIM_ITRx_SetConfig>
      break;
 800b338:	e02c      	b.n	800b394 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b346:	461a      	mov	r2, r3
 800b348:	f000 fc1d 	bl	800bb86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	2160      	movs	r1, #96	@ 0x60
 800b352:	4618      	mov	r0, r3
 800b354:	f000 fc48 	bl	800bbe8 <TIM_ITRx_SetConfig>
      break;
 800b358:	e01c      	b.n	800b394 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b366:	461a      	mov	r2, r3
 800b368:	f000 fbde 	bl	800bb28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	2140      	movs	r1, #64	@ 0x40
 800b372:	4618      	mov	r0, r3
 800b374:	f000 fc38 	bl	800bbe8 <TIM_ITRx_SetConfig>
      break;
 800b378:	e00c      	b.n	800b394 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681a      	ldr	r2, [r3, #0]
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	4619      	mov	r1, r3
 800b384:	4610      	mov	r0, r2
 800b386:	f000 fc2f 	bl	800bbe8 <TIM_ITRx_SetConfig>
      break;
 800b38a:	e003      	b.n	800b394 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800b38c:	2301      	movs	r3, #1
 800b38e:	73fb      	strb	r3, [r7, #15]
      break;
 800b390:	e000      	b.n	800b394 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800b392:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2201      	movs	r2, #1
 800b398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b3a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3710      	adds	r7, #16
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	ffceff88 	.word	0xffceff88
 800b3b4:	00100040 	.word	0x00100040
 800b3b8:	00100030 	.word	0x00100030
 800b3bc:	00100020 	.word	0x00100020

0800b3c0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b083      	sub	sp, #12
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b3c8:	bf00      	nop
 800b3ca:	370c      	adds	r7, #12
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr

0800b3d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b083      	sub	sp, #12
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b3dc:	bf00      	nop
 800b3de:	370c      	adds	r7, #12
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e6:	4770      	bx	lr

0800b3e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b3f0:	bf00      	nop
 800b3f2:	370c      	adds	r7, #12
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fa:	4770      	bx	lr

0800b3fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b083      	sub	sp, #12
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b404:	bf00      	nop
 800b406:	370c      	adds	r7, #12
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr

0800b410 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b410:	b480      	push	{r7}
 800b412:	b083      	sub	sp, #12
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b418:	bf00      	nop
 800b41a:	370c      	adds	r7, #12
 800b41c:	46bd      	mov	sp, r7
 800b41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b422:	4770      	bx	lr

0800b424 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b424:	b480      	push	{r7}
 800b426:	b085      	sub	sp, #20
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	4a47      	ldr	r2, [pc, #284]	@ (800b554 <TIM_Base_SetConfig+0x130>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d013      	beq.n	800b464 <TIM_Base_SetConfig+0x40>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b442:	d00f      	beq.n	800b464 <TIM_Base_SetConfig+0x40>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	4a44      	ldr	r2, [pc, #272]	@ (800b558 <TIM_Base_SetConfig+0x134>)
 800b448:	4293      	cmp	r3, r2
 800b44a:	d00b      	beq.n	800b464 <TIM_Base_SetConfig+0x40>
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	4a43      	ldr	r2, [pc, #268]	@ (800b55c <TIM_Base_SetConfig+0x138>)
 800b450:	4293      	cmp	r3, r2
 800b452:	d007      	beq.n	800b464 <TIM_Base_SetConfig+0x40>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	4a42      	ldr	r2, [pc, #264]	@ (800b560 <TIM_Base_SetConfig+0x13c>)
 800b458:	4293      	cmp	r3, r2
 800b45a:	d003      	beq.n	800b464 <TIM_Base_SetConfig+0x40>
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	4a41      	ldr	r2, [pc, #260]	@ (800b564 <TIM_Base_SetConfig+0x140>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d108      	bne.n	800b476 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b46a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	685b      	ldr	r3, [r3, #4]
 800b470:	68fa      	ldr	r2, [r7, #12]
 800b472:	4313      	orrs	r3, r2
 800b474:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	4a36      	ldr	r2, [pc, #216]	@ (800b554 <TIM_Base_SetConfig+0x130>)
 800b47a:	4293      	cmp	r3, r2
 800b47c:	d027      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b484:	d023      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	4a33      	ldr	r2, [pc, #204]	@ (800b558 <TIM_Base_SetConfig+0x134>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d01f      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	4a32      	ldr	r2, [pc, #200]	@ (800b55c <TIM_Base_SetConfig+0x138>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d01b      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	4a31      	ldr	r2, [pc, #196]	@ (800b560 <TIM_Base_SetConfig+0x13c>)
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d017      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	4a30      	ldr	r2, [pc, #192]	@ (800b564 <TIM_Base_SetConfig+0x140>)
 800b4a2:	4293      	cmp	r3, r2
 800b4a4:	d013      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	4a2f      	ldr	r2, [pc, #188]	@ (800b568 <TIM_Base_SetConfig+0x144>)
 800b4aa:	4293      	cmp	r3, r2
 800b4ac:	d00f      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	4a2e      	ldr	r2, [pc, #184]	@ (800b56c <TIM_Base_SetConfig+0x148>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d00b      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	4a2d      	ldr	r2, [pc, #180]	@ (800b570 <TIM_Base_SetConfig+0x14c>)
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d007      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	4a2c      	ldr	r2, [pc, #176]	@ (800b574 <TIM_Base_SetConfig+0x150>)
 800b4c2:	4293      	cmp	r3, r2
 800b4c4:	d003      	beq.n	800b4ce <TIM_Base_SetConfig+0xaa>
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	4a2b      	ldr	r2, [pc, #172]	@ (800b578 <TIM_Base_SetConfig+0x154>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d108      	bne.n	800b4e0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b4d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	68db      	ldr	r3, [r3, #12]
 800b4da:	68fa      	ldr	r2, [r7, #12]
 800b4dc:	4313      	orrs	r3, r2
 800b4de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	695b      	ldr	r3, [r3, #20]
 800b4ea:	4313      	orrs	r3, r2
 800b4ec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	689a      	ldr	r2, [r3, #8]
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	681a      	ldr	r2, [r3, #0]
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	4a14      	ldr	r2, [pc, #80]	@ (800b554 <TIM_Base_SetConfig+0x130>)
 800b502:	4293      	cmp	r3, r2
 800b504:	d00f      	beq.n	800b526 <TIM_Base_SetConfig+0x102>
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	4a16      	ldr	r2, [pc, #88]	@ (800b564 <TIM_Base_SetConfig+0x140>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d00b      	beq.n	800b526 <TIM_Base_SetConfig+0x102>
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	4a15      	ldr	r2, [pc, #84]	@ (800b568 <TIM_Base_SetConfig+0x144>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d007      	beq.n	800b526 <TIM_Base_SetConfig+0x102>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4a14      	ldr	r2, [pc, #80]	@ (800b56c <TIM_Base_SetConfig+0x148>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d003      	beq.n	800b526 <TIM_Base_SetConfig+0x102>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	4a13      	ldr	r2, [pc, #76]	@ (800b570 <TIM_Base_SetConfig+0x14c>)
 800b522:	4293      	cmp	r3, r2
 800b524:	d103      	bne.n	800b52e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	691a      	ldr	r2, [r3, #16]
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f043 0204 	orr.w	r2, r3, #4
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	2201      	movs	r2, #1
 800b53e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	68fa      	ldr	r2, [r7, #12]
 800b544:	601a      	str	r2, [r3, #0]
}
 800b546:	bf00      	nop
 800b548:	3714      	adds	r7, #20
 800b54a:	46bd      	mov	sp, r7
 800b54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b550:	4770      	bx	lr
 800b552:	bf00      	nop
 800b554:	40010000 	.word	0x40010000
 800b558:	40000400 	.word	0x40000400
 800b55c:	40000800 	.word	0x40000800
 800b560:	40000c00 	.word	0x40000c00
 800b564:	40010400 	.word	0x40010400
 800b568:	40014000 	.word	0x40014000
 800b56c:	40014400 	.word	0x40014400
 800b570:	40014800 	.word	0x40014800
 800b574:	4000e000 	.word	0x4000e000
 800b578:	4000e400 	.word	0x4000e400

0800b57c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b57c:	b480      	push	{r7}
 800b57e:	b087      	sub	sp, #28
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
 800b584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6a1b      	ldr	r3, [r3, #32]
 800b58a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6a1b      	ldr	r3, [r3, #32]
 800b590:	f023 0201 	bic.w	r2, r3, #1
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	685b      	ldr	r3, [r3, #4]
 800b59c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	699b      	ldr	r3, [r3, #24]
 800b5a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	4b37      	ldr	r3, [pc, #220]	@ (800b684 <TIM_OC1_SetConfig+0x108>)
 800b5a8:	4013      	ands	r3, r2
 800b5aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	f023 0303 	bic.w	r3, r3, #3
 800b5b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	68fa      	ldr	r2, [r7, #12]
 800b5ba:	4313      	orrs	r3, r2
 800b5bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	f023 0302 	bic.w	r3, r3, #2
 800b5c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	689b      	ldr	r3, [r3, #8]
 800b5ca:	697a      	ldr	r2, [r7, #20]
 800b5cc:	4313      	orrs	r3, r2
 800b5ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	4a2d      	ldr	r2, [pc, #180]	@ (800b688 <TIM_OC1_SetConfig+0x10c>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d00f      	beq.n	800b5f8 <TIM_OC1_SetConfig+0x7c>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	4a2c      	ldr	r2, [pc, #176]	@ (800b68c <TIM_OC1_SetConfig+0x110>)
 800b5dc:	4293      	cmp	r3, r2
 800b5de:	d00b      	beq.n	800b5f8 <TIM_OC1_SetConfig+0x7c>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	4a2b      	ldr	r2, [pc, #172]	@ (800b690 <TIM_OC1_SetConfig+0x114>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d007      	beq.n	800b5f8 <TIM_OC1_SetConfig+0x7c>
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	4a2a      	ldr	r2, [pc, #168]	@ (800b694 <TIM_OC1_SetConfig+0x118>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d003      	beq.n	800b5f8 <TIM_OC1_SetConfig+0x7c>
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	4a29      	ldr	r2, [pc, #164]	@ (800b698 <TIM_OC1_SetConfig+0x11c>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d10c      	bne.n	800b612 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b5f8:	697b      	ldr	r3, [r7, #20]
 800b5fa:	f023 0308 	bic.w	r3, r3, #8
 800b5fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	68db      	ldr	r3, [r3, #12]
 800b604:	697a      	ldr	r2, [r7, #20]
 800b606:	4313      	orrs	r3, r2
 800b608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	f023 0304 	bic.w	r3, r3, #4
 800b610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	4a1c      	ldr	r2, [pc, #112]	@ (800b688 <TIM_OC1_SetConfig+0x10c>)
 800b616:	4293      	cmp	r3, r2
 800b618:	d00f      	beq.n	800b63a <TIM_OC1_SetConfig+0xbe>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	4a1b      	ldr	r2, [pc, #108]	@ (800b68c <TIM_OC1_SetConfig+0x110>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d00b      	beq.n	800b63a <TIM_OC1_SetConfig+0xbe>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	4a1a      	ldr	r2, [pc, #104]	@ (800b690 <TIM_OC1_SetConfig+0x114>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d007      	beq.n	800b63a <TIM_OC1_SetConfig+0xbe>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	4a19      	ldr	r2, [pc, #100]	@ (800b694 <TIM_OC1_SetConfig+0x118>)
 800b62e:	4293      	cmp	r3, r2
 800b630:	d003      	beq.n	800b63a <TIM_OC1_SetConfig+0xbe>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	4a18      	ldr	r2, [pc, #96]	@ (800b698 <TIM_OC1_SetConfig+0x11c>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d111      	bne.n	800b65e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b640:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b648:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	695b      	ldr	r3, [r3, #20]
 800b64e:	693a      	ldr	r2, [r7, #16]
 800b650:	4313      	orrs	r3, r2
 800b652:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	699b      	ldr	r3, [r3, #24]
 800b658:	693a      	ldr	r2, [r7, #16]
 800b65a:	4313      	orrs	r3, r2
 800b65c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	693a      	ldr	r2, [r7, #16]
 800b662:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	68fa      	ldr	r2, [r7, #12]
 800b668:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	685a      	ldr	r2, [r3, #4]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	697a      	ldr	r2, [r7, #20]
 800b676:	621a      	str	r2, [r3, #32]
}
 800b678:	bf00      	nop
 800b67a:	371c      	adds	r7, #28
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr
 800b684:	fffeff8f 	.word	0xfffeff8f
 800b688:	40010000 	.word	0x40010000
 800b68c:	40010400 	.word	0x40010400
 800b690:	40014000 	.word	0x40014000
 800b694:	40014400 	.word	0x40014400
 800b698:	40014800 	.word	0x40014800

0800b69c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b69c:	b480      	push	{r7}
 800b69e:	b087      	sub	sp, #28
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
 800b6a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6a1b      	ldr	r3, [r3, #32]
 800b6aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6a1b      	ldr	r3, [r3, #32]
 800b6b0:	f023 0210 	bic.w	r2, r3, #16
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	685b      	ldr	r3, [r3, #4]
 800b6bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	699b      	ldr	r3, [r3, #24]
 800b6c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b6c4:	68fa      	ldr	r2, [r7, #12]
 800b6c6:	4b34      	ldr	r3, [pc, #208]	@ (800b798 <TIM_OC2_SetConfig+0xfc>)
 800b6c8:	4013      	ands	r3, r2
 800b6ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b6d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	021b      	lsls	r3, r3, #8
 800b6da:	68fa      	ldr	r2, [r7, #12]
 800b6dc:	4313      	orrs	r3, r2
 800b6de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	f023 0320 	bic.w	r3, r3, #32
 800b6e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	689b      	ldr	r3, [r3, #8]
 800b6ec:	011b      	lsls	r3, r3, #4
 800b6ee:	697a      	ldr	r2, [r7, #20]
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	4a29      	ldr	r2, [pc, #164]	@ (800b79c <TIM_OC2_SetConfig+0x100>)
 800b6f8:	4293      	cmp	r3, r2
 800b6fa:	d003      	beq.n	800b704 <TIM_OC2_SetConfig+0x68>
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	4a28      	ldr	r2, [pc, #160]	@ (800b7a0 <TIM_OC2_SetConfig+0x104>)
 800b700:	4293      	cmp	r3, r2
 800b702:	d10d      	bne.n	800b720 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b70a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	68db      	ldr	r3, [r3, #12]
 800b710:	011b      	lsls	r3, r3, #4
 800b712:	697a      	ldr	r2, [r7, #20]
 800b714:	4313      	orrs	r3, r2
 800b716:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b71e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4a1e      	ldr	r2, [pc, #120]	@ (800b79c <TIM_OC2_SetConfig+0x100>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d00f      	beq.n	800b748 <TIM_OC2_SetConfig+0xac>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	4a1d      	ldr	r2, [pc, #116]	@ (800b7a0 <TIM_OC2_SetConfig+0x104>)
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d00b      	beq.n	800b748 <TIM_OC2_SetConfig+0xac>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	4a1c      	ldr	r2, [pc, #112]	@ (800b7a4 <TIM_OC2_SetConfig+0x108>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d007      	beq.n	800b748 <TIM_OC2_SetConfig+0xac>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	4a1b      	ldr	r2, [pc, #108]	@ (800b7a8 <TIM_OC2_SetConfig+0x10c>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d003      	beq.n	800b748 <TIM_OC2_SetConfig+0xac>
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	4a1a      	ldr	r2, [pc, #104]	@ (800b7ac <TIM_OC2_SetConfig+0x110>)
 800b744:	4293      	cmp	r3, r2
 800b746:	d113      	bne.n	800b770 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b748:	693b      	ldr	r3, [r7, #16]
 800b74a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b74e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b756:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	695b      	ldr	r3, [r3, #20]
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	693a      	ldr	r2, [r7, #16]
 800b760:	4313      	orrs	r3, r2
 800b762:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	699b      	ldr	r3, [r3, #24]
 800b768:	009b      	lsls	r3, r3, #2
 800b76a:	693a      	ldr	r2, [r7, #16]
 800b76c:	4313      	orrs	r3, r2
 800b76e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	693a      	ldr	r2, [r7, #16]
 800b774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	68fa      	ldr	r2, [r7, #12]
 800b77a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	685a      	ldr	r2, [r3, #4]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	697a      	ldr	r2, [r7, #20]
 800b788:	621a      	str	r2, [r3, #32]
}
 800b78a:	bf00      	nop
 800b78c:	371c      	adds	r7, #28
 800b78e:	46bd      	mov	sp, r7
 800b790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b794:	4770      	bx	lr
 800b796:	bf00      	nop
 800b798:	feff8fff 	.word	0xfeff8fff
 800b79c:	40010000 	.word	0x40010000
 800b7a0:	40010400 	.word	0x40010400
 800b7a4:	40014000 	.word	0x40014000
 800b7a8:	40014400 	.word	0x40014400
 800b7ac:	40014800 	.word	0x40014800

0800b7b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b087      	sub	sp, #28
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
 800b7b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6a1b      	ldr	r3, [r3, #32]
 800b7be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6a1b      	ldr	r3, [r3, #32]
 800b7c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	69db      	ldr	r3, [r3, #28]
 800b7d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	4b33      	ldr	r3, [pc, #204]	@ (800b8a8 <TIM_OC3_SetConfig+0xf8>)
 800b7dc:	4013      	ands	r3, r2
 800b7de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	f023 0303 	bic.w	r3, r3, #3
 800b7e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	68fa      	ldr	r2, [r7, #12]
 800b7ee:	4313      	orrs	r3, r2
 800b7f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b7f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	689b      	ldr	r3, [r3, #8]
 800b7fe:	021b      	lsls	r3, r3, #8
 800b800:	697a      	ldr	r2, [r7, #20]
 800b802:	4313      	orrs	r3, r2
 800b804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	4a28      	ldr	r2, [pc, #160]	@ (800b8ac <TIM_OC3_SetConfig+0xfc>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d003      	beq.n	800b816 <TIM_OC3_SetConfig+0x66>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	4a27      	ldr	r2, [pc, #156]	@ (800b8b0 <TIM_OC3_SetConfig+0x100>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d10d      	bne.n	800b832 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b816:	697b      	ldr	r3, [r7, #20]
 800b818:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b81c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	68db      	ldr	r3, [r3, #12]
 800b822:	021b      	lsls	r3, r3, #8
 800b824:	697a      	ldr	r2, [r7, #20]
 800b826:	4313      	orrs	r3, r2
 800b828:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b830:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	4a1d      	ldr	r2, [pc, #116]	@ (800b8ac <TIM_OC3_SetConfig+0xfc>)
 800b836:	4293      	cmp	r3, r2
 800b838:	d00f      	beq.n	800b85a <TIM_OC3_SetConfig+0xaa>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	4a1c      	ldr	r2, [pc, #112]	@ (800b8b0 <TIM_OC3_SetConfig+0x100>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d00b      	beq.n	800b85a <TIM_OC3_SetConfig+0xaa>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	4a1b      	ldr	r2, [pc, #108]	@ (800b8b4 <TIM_OC3_SetConfig+0x104>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d007      	beq.n	800b85a <TIM_OC3_SetConfig+0xaa>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	4a1a      	ldr	r2, [pc, #104]	@ (800b8b8 <TIM_OC3_SetConfig+0x108>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d003      	beq.n	800b85a <TIM_OC3_SetConfig+0xaa>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	4a19      	ldr	r2, [pc, #100]	@ (800b8bc <TIM_OC3_SetConfig+0x10c>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d113      	bne.n	800b882 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b862:	693b      	ldr	r3, [r7, #16]
 800b864:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	695b      	ldr	r3, [r3, #20]
 800b86e:	011b      	lsls	r3, r3, #4
 800b870:	693a      	ldr	r2, [r7, #16]
 800b872:	4313      	orrs	r3, r2
 800b874:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	699b      	ldr	r3, [r3, #24]
 800b87a:	011b      	lsls	r3, r3, #4
 800b87c:	693a      	ldr	r2, [r7, #16]
 800b87e:	4313      	orrs	r3, r2
 800b880:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	693a      	ldr	r2, [r7, #16]
 800b886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	68fa      	ldr	r2, [r7, #12]
 800b88c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	685a      	ldr	r2, [r3, #4]
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	697a      	ldr	r2, [r7, #20]
 800b89a:	621a      	str	r2, [r3, #32]
}
 800b89c:	bf00      	nop
 800b89e:	371c      	adds	r7, #28
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr
 800b8a8:	fffeff8f 	.word	0xfffeff8f
 800b8ac:	40010000 	.word	0x40010000
 800b8b0:	40010400 	.word	0x40010400
 800b8b4:	40014000 	.word	0x40014000
 800b8b8:	40014400 	.word	0x40014400
 800b8bc:	40014800 	.word	0x40014800

0800b8c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b087      	sub	sp, #28
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
 800b8c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6a1b      	ldr	r3, [r3, #32]
 800b8ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	6a1b      	ldr	r3, [r3, #32]
 800b8d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	69db      	ldr	r3, [r3, #28]
 800b8e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b8e8:	68fa      	ldr	r2, [r7, #12]
 800b8ea:	4b24      	ldr	r3, [pc, #144]	@ (800b97c <TIM_OC4_SetConfig+0xbc>)
 800b8ec:	4013      	ands	r3, r2
 800b8ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b8f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	021b      	lsls	r3, r3, #8
 800b8fe:	68fa      	ldr	r2, [r7, #12]
 800b900:	4313      	orrs	r3, r2
 800b902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b90a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	689b      	ldr	r3, [r3, #8]
 800b910:	031b      	lsls	r3, r3, #12
 800b912:	693a      	ldr	r2, [r7, #16]
 800b914:	4313      	orrs	r3, r2
 800b916:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	4a19      	ldr	r2, [pc, #100]	@ (800b980 <TIM_OC4_SetConfig+0xc0>)
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d00f      	beq.n	800b940 <TIM_OC4_SetConfig+0x80>
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	4a18      	ldr	r2, [pc, #96]	@ (800b984 <TIM_OC4_SetConfig+0xc4>)
 800b924:	4293      	cmp	r3, r2
 800b926:	d00b      	beq.n	800b940 <TIM_OC4_SetConfig+0x80>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	4a17      	ldr	r2, [pc, #92]	@ (800b988 <TIM_OC4_SetConfig+0xc8>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d007      	beq.n	800b940 <TIM_OC4_SetConfig+0x80>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	4a16      	ldr	r2, [pc, #88]	@ (800b98c <TIM_OC4_SetConfig+0xcc>)
 800b934:	4293      	cmp	r3, r2
 800b936:	d003      	beq.n	800b940 <TIM_OC4_SetConfig+0x80>
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	4a15      	ldr	r2, [pc, #84]	@ (800b990 <TIM_OC4_SetConfig+0xd0>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d109      	bne.n	800b954 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b946:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	695b      	ldr	r3, [r3, #20]
 800b94c:	019b      	lsls	r3, r3, #6
 800b94e:	697a      	ldr	r2, [r7, #20]
 800b950:	4313      	orrs	r3, r2
 800b952:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	697a      	ldr	r2, [r7, #20]
 800b958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	68fa      	ldr	r2, [r7, #12]
 800b95e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	685a      	ldr	r2, [r3, #4]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	693a      	ldr	r2, [r7, #16]
 800b96c:	621a      	str	r2, [r3, #32]
}
 800b96e:	bf00      	nop
 800b970:	371c      	adds	r7, #28
 800b972:	46bd      	mov	sp, r7
 800b974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b978:	4770      	bx	lr
 800b97a:	bf00      	nop
 800b97c:	feff8fff 	.word	0xfeff8fff
 800b980:	40010000 	.word	0x40010000
 800b984:	40010400 	.word	0x40010400
 800b988:	40014000 	.word	0x40014000
 800b98c:	40014400 	.word	0x40014400
 800b990:	40014800 	.word	0x40014800

0800b994 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b994:	b480      	push	{r7}
 800b996:	b087      	sub	sp, #28
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
 800b99c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6a1b      	ldr	r3, [r3, #32]
 800b9a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6a1b      	ldr	r3, [r3, #32]
 800b9a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	685b      	ldr	r3, [r3, #4]
 800b9b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b9bc:	68fa      	ldr	r2, [r7, #12]
 800b9be:	4b21      	ldr	r3, [pc, #132]	@ (800ba44 <TIM_OC5_SetConfig+0xb0>)
 800b9c0:	4013      	ands	r3, r2
 800b9c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	68fa      	ldr	r2, [r7, #12]
 800b9ca:	4313      	orrs	r3, r2
 800b9cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b9d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	689b      	ldr	r3, [r3, #8]
 800b9da:	041b      	lsls	r3, r3, #16
 800b9dc:	693a      	ldr	r2, [r7, #16]
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	4a18      	ldr	r2, [pc, #96]	@ (800ba48 <TIM_OC5_SetConfig+0xb4>)
 800b9e6:	4293      	cmp	r3, r2
 800b9e8:	d00f      	beq.n	800ba0a <TIM_OC5_SetConfig+0x76>
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	4a17      	ldr	r2, [pc, #92]	@ (800ba4c <TIM_OC5_SetConfig+0xb8>)
 800b9ee:	4293      	cmp	r3, r2
 800b9f0:	d00b      	beq.n	800ba0a <TIM_OC5_SetConfig+0x76>
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	4a16      	ldr	r2, [pc, #88]	@ (800ba50 <TIM_OC5_SetConfig+0xbc>)
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	d007      	beq.n	800ba0a <TIM_OC5_SetConfig+0x76>
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	4a15      	ldr	r2, [pc, #84]	@ (800ba54 <TIM_OC5_SetConfig+0xc0>)
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	d003      	beq.n	800ba0a <TIM_OC5_SetConfig+0x76>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	4a14      	ldr	r2, [pc, #80]	@ (800ba58 <TIM_OC5_SetConfig+0xc4>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d109      	bne.n	800ba1e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba10:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	695b      	ldr	r3, [r3, #20]
 800ba16:	021b      	lsls	r3, r3, #8
 800ba18:	697a      	ldr	r2, [r7, #20]
 800ba1a:	4313      	orrs	r3, r2
 800ba1c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	697a      	ldr	r2, [r7, #20]
 800ba22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	68fa      	ldr	r2, [r7, #12]
 800ba28:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	685a      	ldr	r2, [r3, #4]
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	693a      	ldr	r2, [r7, #16]
 800ba36:	621a      	str	r2, [r3, #32]
}
 800ba38:	bf00      	nop
 800ba3a:	371c      	adds	r7, #28
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba42:	4770      	bx	lr
 800ba44:	fffeff8f 	.word	0xfffeff8f
 800ba48:	40010000 	.word	0x40010000
 800ba4c:	40010400 	.word	0x40010400
 800ba50:	40014000 	.word	0x40014000
 800ba54:	40014400 	.word	0x40014400
 800ba58:	40014800 	.word	0x40014800

0800ba5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	b087      	sub	sp, #28
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
 800ba64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6a1b      	ldr	r3, [r3, #32]
 800ba6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6a1b      	ldr	r3, [r3, #32]
 800ba70:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	685b      	ldr	r3, [r3, #4]
 800ba7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ba84:	68fa      	ldr	r2, [r7, #12]
 800ba86:	4b22      	ldr	r3, [pc, #136]	@ (800bb10 <TIM_OC6_SetConfig+0xb4>)
 800ba88:	4013      	ands	r3, r2
 800ba8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	021b      	lsls	r3, r3, #8
 800ba92:	68fa      	ldr	r2, [r7, #12]
 800ba94:	4313      	orrs	r3, r2
 800ba96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ba9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	051b      	lsls	r3, r3, #20
 800baa6:	693a      	ldr	r2, [r7, #16]
 800baa8:	4313      	orrs	r3, r2
 800baaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	4a19      	ldr	r2, [pc, #100]	@ (800bb14 <TIM_OC6_SetConfig+0xb8>)
 800bab0:	4293      	cmp	r3, r2
 800bab2:	d00f      	beq.n	800bad4 <TIM_OC6_SetConfig+0x78>
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	4a18      	ldr	r2, [pc, #96]	@ (800bb18 <TIM_OC6_SetConfig+0xbc>)
 800bab8:	4293      	cmp	r3, r2
 800baba:	d00b      	beq.n	800bad4 <TIM_OC6_SetConfig+0x78>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	4a17      	ldr	r2, [pc, #92]	@ (800bb1c <TIM_OC6_SetConfig+0xc0>)
 800bac0:	4293      	cmp	r3, r2
 800bac2:	d007      	beq.n	800bad4 <TIM_OC6_SetConfig+0x78>
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	4a16      	ldr	r2, [pc, #88]	@ (800bb20 <TIM_OC6_SetConfig+0xc4>)
 800bac8:	4293      	cmp	r3, r2
 800baca:	d003      	beq.n	800bad4 <TIM_OC6_SetConfig+0x78>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	4a15      	ldr	r2, [pc, #84]	@ (800bb24 <TIM_OC6_SetConfig+0xc8>)
 800bad0:	4293      	cmp	r3, r2
 800bad2:	d109      	bne.n	800bae8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bada:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	695b      	ldr	r3, [r3, #20]
 800bae0:	029b      	lsls	r3, r3, #10
 800bae2:	697a      	ldr	r2, [r7, #20]
 800bae4:	4313      	orrs	r3, r2
 800bae6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	697a      	ldr	r2, [r7, #20]
 800baec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	68fa      	ldr	r2, [r7, #12]
 800baf2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	685a      	ldr	r2, [r3, #4]
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	693a      	ldr	r2, [r7, #16]
 800bb00:	621a      	str	r2, [r3, #32]
}
 800bb02:	bf00      	nop
 800bb04:	371c      	adds	r7, #28
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr
 800bb0e:	bf00      	nop
 800bb10:	feff8fff 	.word	0xfeff8fff
 800bb14:	40010000 	.word	0x40010000
 800bb18:	40010400 	.word	0x40010400
 800bb1c:	40014000 	.word	0x40014000
 800bb20:	40014400 	.word	0x40014400
 800bb24:	40014800 	.word	0x40014800

0800bb28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b087      	sub	sp, #28
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	60f8      	str	r0, [r7, #12]
 800bb30:	60b9      	str	r1, [r7, #8]
 800bb32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	6a1b      	ldr	r3, [r3, #32]
 800bb38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	6a1b      	ldr	r3, [r3, #32]
 800bb3e:	f023 0201 	bic.w	r2, r3, #1
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	699b      	ldr	r3, [r3, #24]
 800bb4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bb52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	011b      	lsls	r3, r3, #4
 800bb58:	693a      	ldr	r2, [r7, #16]
 800bb5a:	4313      	orrs	r3, r2
 800bb5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	f023 030a 	bic.w	r3, r3, #10
 800bb64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bb66:	697a      	ldr	r2, [r7, #20]
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	4313      	orrs	r3, r2
 800bb6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	693a      	ldr	r2, [r7, #16]
 800bb72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	697a      	ldr	r2, [r7, #20]
 800bb78:	621a      	str	r2, [r3, #32]
}
 800bb7a:	bf00      	nop
 800bb7c:	371c      	adds	r7, #28
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb84:	4770      	bx	lr

0800bb86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bb86:	b480      	push	{r7}
 800bb88:	b087      	sub	sp, #28
 800bb8a:	af00      	add	r7, sp, #0
 800bb8c:	60f8      	str	r0, [r7, #12]
 800bb8e:	60b9      	str	r1, [r7, #8]
 800bb90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	6a1b      	ldr	r3, [r3, #32]
 800bb96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	6a1b      	ldr	r3, [r3, #32]
 800bb9c:	f023 0210 	bic.w	r2, r3, #16
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	699b      	ldr	r3, [r3, #24]
 800bba8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bbb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	031b      	lsls	r3, r3, #12
 800bbb6:	693a      	ldr	r2, [r7, #16]
 800bbb8:	4313      	orrs	r3, r2
 800bbba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bbc2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	011b      	lsls	r3, r3, #4
 800bbc8:	697a      	ldr	r2, [r7, #20]
 800bbca:	4313      	orrs	r3, r2
 800bbcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	693a      	ldr	r2, [r7, #16]
 800bbd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	697a      	ldr	r2, [r7, #20]
 800bbd8:	621a      	str	r2, [r3, #32]
}
 800bbda:	bf00      	nop
 800bbdc:	371c      	adds	r7, #28
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe4:	4770      	bx	lr
	...

0800bbe8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bbe8:	b480      	push	{r7}
 800bbea:	b085      	sub	sp, #20
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
 800bbf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	689b      	ldr	r3, [r3, #8]
 800bbf6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bbf8:	68fa      	ldr	r2, [r7, #12]
 800bbfa:	4b09      	ldr	r3, [pc, #36]	@ (800bc20 <TIM_ITRx_SetConfig+0x38>)
 800bbfc:	4013      	ands	r3, r2
 800bbfe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bc00:	683a      	ldr	r2, [r7, #0]
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	4313      	orrs	r3, r2
 800bc06:	f043 0307 	orr.w	r3, r3, #7
 800bc0a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	68fa      	ldr	r2, [r7, #12]
 800bc10:	609a      	str	r2, [r3, #8]
}
 800bc12:	bf00      	nop
 800bc14:	3714      	adds	r7, #20
 800bc16:	46bd      	mov	sp, r7
 800bc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1c:	4770      	bx	lr
 800bc1e:	bf00      	nop
 800bc20:	ffcfff8f 	.word	0xffcfff8f

0800bc24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b087      	sub	sp, #28
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	60f8      	str	r0, [r7, #12]
 800bc2c:	60b9      	str	r1, [r7, #8]
 800bc2e:	607a      	str	r2, [r7, #4]
 800bc30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bc3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	021a      	lsls	r2, r3, #8
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	431a      	orrs	r2, r3
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	697a      	ldr	r2, [r7, #20]
 800bc4e:	4313      	orrs	r3, r2
 800bc50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	697a      	ldr	r2, [r7, #20]
 800bc56:	609a      	str	r2, [r3, #8]
}
 800bc58:	bf00      	nop
 800bc5a:	371c      	adds	r7, #28
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr

0800bc64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b085      	sub	sp, #20
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	d101      	bne.n	800bc7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bc78:	2302      	movs	r3, #2
 800bc7a:	e077      	b.n	800bd6c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2201      	movs	r2, #1
 800bc80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2202      	movs	r2, #2
 800bc88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	689b      	ldr	r3, [r3, #8]
 800bc9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4a35      	ldr	r2, [pc, #212]	@ (800bd78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bca2:	4293      	cmp	r3, r2
 800bca4:	d004      	beq.n	800bcb0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	4a34      	ldr	r2, [pc, #208]	@ (800bd7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bcac:	4293      	cmp	r3, r2
 800bcae:	d108      	bne.n	800bcc2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bcb6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	685b      	ldr	r3, [r3, #4]
 800bcbc:	68fa      	ldr	r2, [r7, #12]
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcc8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	68fa      	ldr	r2, [r7, #12]
 800bcd0:	4313      	orrs	r3, r2
 800bcd2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	68fa      	ldr	r2, [r7, #12]
 800bcda:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	4a25      	ldr	r2, [pc, #148]	@ (800bd78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bce2:	4293      	cmp	r3, r2
 800bce4:	d02c      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcee:	d027      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	4a22      	ldr	r2, [pc, #136]	@ (800bd80 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800bcf6:	4293      	cmp	r3, r2
 800bcf8:	d022      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	4a21      	ldr	r2, [pc, #132]	@ (800bd84 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d01d      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	4a1f      	ldr	r2, [pc, #124]	@ (800bd88 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d018      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4a1a      	ldr	r2, [pc, #104]	@ (800bd7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d013      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	4a1b      	ldr	r2, [pc, #108]	@ (800bd8c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d00e      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	4a1a      	ldr	r2, [pc, #104]	@ (800bd90 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800bd28:	4293      	cmp	r3, r2
 800bd2a:	d009      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a18      	ldr	r2, [pc, #96]	@ (800bd94 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d004      	beq.n	800bd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a17      	ldr	r2, [pc, #92]	@ (800bd98 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d10c      	bne.n	800bd5a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bd46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	689b      	ldr	r3, [r3, #8]
 800bd4c:	68ba      	ldr	r2, [r7, #8]
 800bd4e:	4313      	orrs	r3, r2
 800bd50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	68ba      	ldr	r2, [r7, #8]
 800bd58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2201      	movs	r2, #1
 800bd5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2200      	movs	r2, #0
 800bd66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bd6a:	2300      	movs	r3, #0
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3714      	adds	r7, #20
 800bd70:	46bd      	mov	sp, r7
 800bd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd76:	4770      	bx	lr
 800bd78:	40010000 	.word	0x40010000
 800bd7c:	40010400 	.word	0x40010400
 800bd80:	40000400 	.word	0x40000400
 800bd84:	40000800 	.word	0x40000800
 800bd88:	40000c00 	.word	0x40000c00
 800bd8c:	40001800 	.word	0x40001800
 800bd90:	40014000 	.word	0x40014000
 800bd94:	4000e000 	.word	0x4000e000
 800bd98:	4000e400 	.word	0x4000e400

0800bd9c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b085      	sub	sp, #20
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bda6:	2300      	movs	r3, #0
 800bda8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bdb0:	2b01      	cmp	r3, #1
 800bdb2:	d101      	bne.n	800bdb8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bdb4:	2302      	movs	r3, #2
 800bdb6:	e073      	b.n	800bea0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2201      	movs	r2, #1
 800bdbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	68db      	ldr	r3, [r3, #12]
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	689b      	ldr	r3, [r3, #8]
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	4313      	orrs	r3, r2
 800bde8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	4313      	orrs	r3, r2
 800bdf6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	691b      	ldr	r3, [r3, #16]
 800be02:	4313      	orrs	r3, r2
 800be04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	695b      	ldr	r3, [r3, #20]
 800be10:	4313      	orrs	r3, r2
 800be12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be1e:	4313      	orrs	r3, r2
 800be20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	699b      	ldr	r3, [r3, #24]
 800be2c:	041b      	lsls	r3, r3, #16
 800be2e:	4313      	orrs	r3, r2
 800be30:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	69db      	ldr	r3, [r3, #28]
 800be3c:	4313      	orrs	r3, r2
 800be3e:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	4a19      	ldr	r2, [pc, #100]	@ (800beac <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800be46:	4293      	cmp	r3, r2
 800be48:	d004      	beq.n	800be54 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	4a18      	ldr	r2, [pc, #96]	@ (800beb0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800be50:	4293      	cmp	r3, r2
 800be52:	d11c      	bne.n	800be8e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be5e:	051b      	lsls	r3, r3, #20
 800be60:	4313      	orrs	r3, r2
 800be62:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	6a1b      	ldr	r3, [r3, #32]
 800be6e:	4313      	orrs	r3, r2
 800be70:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be7c:	4313      	orrs	r3, r2
 800be7e:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be8a:	4313      	orrs	r3, r2
 800be8c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	68fa      	ldr	r2, [r7, #12]
 800be94:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2200      	movs	r2, #0
 800be9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800be9e:	2300      	movs	r3, #0
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3714      	adds	r7, #20
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr
 800beac:	40010000 	.word	0x40010000
 800beb0:	40010400 	.word	0x40010400

0800beb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800beb4:	b480      	push	{r7}
 800beb6:	b083      	sub	sp, #12
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bebc:	bf00      	nop
 800bebe:	370c      	adds	r7, #12
 800bec0:	46bd      	mov	sp, r7
 800bec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec6:	4770      	bx	lr

0800bec8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bec8:	b480      	push	{r7}
 800beca:	b083      	sub	sp, #12
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bed0:	bf00      	nop
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bedc:	b480      	push	{r7}
 800bede:	b083      	sub	sp, #12
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bee4:	bf00      	nop
 800bee6:	370c      	adds	r7, #12
 800bee8:	46bd      	mov	sp, r7
 800beea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beee:	4770      	bx	lr

0800bef0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b082      	sub	sp, #8
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d101      	bne.n	800bf02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800befe:	2301      	movs	r3, #1
 800bf00:	e042      	b.n	800bf88 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d106      	bne.n	800bf1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f7f5 fe87 	bl	8001c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2224      	movs	r2, #36	@ 0x24
 800bf1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	681a      	ldr	r2, [r3, #0]
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f022 0201 	bic.w	r2, r2, #1
 800bf30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d002      	beq.n	800bf40 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800bf3a:	6878      	ldr	r0, [r7, #4]
 800bf3c:	f001 fa8a 	bl	800d454 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f000 fc1b 	bl	800c77c <UART_SetConfig>
 800bf46:	4603      	mov	r3, r0
 800bf48:	2b01      	cmp	r3, #1
 800bf4a:	d101      	bne.n	800bf50 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	e01b      	b.n	800bf88 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	685a      	ldr	r2, [r3, #4]
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bf5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	689a      	ldr	r2, [r3, #8]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bf6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	681a      	ldr	r2, [r3, #0]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f042 0201 	orr.w	r2, r2, #1
 800bf7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bf80:	6878      	ldr	r0, [r7, #4]
 800bf82:	f001 fb09 	bl	800d598 <UART_CheckIdleState>
 800bf86:	4603      	mov	r3, r0
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3708      	adds	r7, #8
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}

0800bf90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b0ba      	sub	sp, #232	@ 0xe8
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	69db      	ldr	r3, [r3, #28]
 800bf9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	689b      	ldr	r3, [r3, #8]
 800bfb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bfb6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800bfba:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bfbe:	4013      	ands	r3, r2
 800bfc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800bfc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d11b      	bne.n	800c004 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bfcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfd0:	f003 0320 	and.w	r3, r3, #32
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d015      	beq.n	800c004 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bfd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfdc:	f003 0320 	and.w	r3, r3, #32
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d105      	bne.n	800bff0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bfe4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bfe8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d009      	beq.n	800c004 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	f000 8393 	beq.w	800c720 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	4798      	blx	r3
      }
      return;
 800c002:	e38d      	b.n	800c720 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c004:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f000 8123 	beq.w	800c254 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c00e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c012:	4b8d      	ldr	r3, [pc, #564]	@ (800c248 <HAL_UART_IRQHandler+0x2b8>)
 800c014:	4013      	ands	r3, r2
 800c016:	2b00      	cmp	r3, #0
 800c018:	d106      	bne.n	800c028 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c01a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c01e:	4b8b      	ldr	r3, [pc, #556]	@ (800c24c <HAL_UART_IRQHandler+0x2bc>)
 800c020:	4013      	ands	r3, r2
 800c022:	2b00      	cmp	r3, #0
 800c024:	f000 8116 	beq.w	800c254 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c02c:	f003 0301 	and.w	r3, r3, #1
 800c030:	2b00      	cmp	r3, #0
 800c032:	d011      	beq.n	800c058 <HAL_UART_IRQHandler+0xc8>
 800c034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d00b      	beq.n	800c058 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	2201      	movs	r2, #1
 800c046:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c04e:	f043 0201 	orr.w	r2, r3, #1
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c05c:	f003 0302 	and.w	r3, r3, #2
 800c060:	2b00      	cmp	r3, #0
 800c062:	d011      	beq.n	800c088 <HAL_UART_IRQHandler+0xf8>
 800c064:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c068:	f003 0301 	and.w	r3, r3, #1
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d00b      	beq.n	800c088 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	2202      	movs	r2, #2
 800c076:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c07e:	f043 0204 	orr.w	r2, r3, #4
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c08c:	f003 0304 	and.w	r3, r3, #4
 800c090:	2b00      	cmp	r3, #0
 800c092:	d011      	beq.n	800c0b8 <HAL_UART_IRQHandler+0x128>
 800c094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c098:	f003 0301 	and.w	r3, r3, #1
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d00b      	beq.n	800c0b8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	2204      	movs	r2, #4
 800c0a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0ae:	f043 0202 	orr.w	r2, r3, #2
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c0b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0bc:	f003 0308 	and.w	r3, r3, #8
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d017      	beq.n	800c0f4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c0c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c0c8:	f003 0320 	and.w	r3, r3, #32
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d105      	bne.n	800c0dc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c0d0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c0d4:	4b5c      	ldr	r3, [pc, #368]	@ (800c248 <HAL_UART_IRQHandler+0x2b8>)
 800c0d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d00b      	beq.n	800c0f4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	2208      	movs	r2, #8
 800c0e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0ea:	f043 0208 	orr.w	r2, r3, #8
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c0f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d012      	beq.n	800c126 <HAL_UART_IRQHandler+0x196>
 800c100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c104:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d00c      	beq.n	800c126 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c114:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c11c:	f043 0220 	orr.w	r2, r3, #32
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	f000 82f9 	beq.w	800c724 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c136:	f003 0320 	and.w	r3, r3, #32
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d013      	beq.n	800c166 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c13e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c142:	f003 0320 	and.w	r3, r3, #32
 800c146:	2b00      	cmp	r3, #0
 800c148:	d105      	bne.n	800c156 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c14a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c14e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c152:	2b00      	cmp	r3, #0
 800c154:	d007      	beq.n	800c166 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d003      	beq.n	800c166 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c162:	6878      	ldr	r0, [r7, #4]
 800c164:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c16c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	689b      	ldr	r3, [r3, #8]
 800c176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c17a:	2b40      	cmp	r3, #64	@ 0x40
 800c17c:	d005      	beq.n	800c18a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c17e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c182:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c186:	2b00      	cmp	r3, #0
 800c188:	d054      	beq.n	800c234 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f001 fb1c 	bl	800d7c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c19a:	2b40      	cmp	r3, #64	@ 0x40
 800c19c:	d146      	bne.n	800c22c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	3308      	adds	r3, #8
 800c1a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c1ac:	e853 3f00 	ldrex	r3, [r3]
 800c1b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c1b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c1b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c1bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	3308      	adds	r3, #8
 800c1c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c1ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c1ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c1d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c1da:	e841 2300 	strex	r3, r2, [r1]
 800c1de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c1e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d1d9      	bne.n	800c19e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d017      	beq.n	800c224 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c1fa:	4a15      	ldr	r2, [pc, #84]	@ (800c250 <HAL_UART_IRQHandler+0x2c0>)
 800c1fc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c204:	4618      	mov	r0, r3
 800c206:	f7f7 fd73 	bl	8003cf0 <HAL_DMA_Abort_IT>
 800c20a:	4603      	mov	r3, r0
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d019      	beq.n	800c244 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c218:	687a      	ldr	r2, [r7, #4]
 800c21a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c21e:	4610      	mov	r0, r2
 800c220:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c222:	e00f      	b.n	800c244 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c224:	6878      	ldr	r0, [r7, #4]
 800c226:	f000 fa93 	bl	800c750 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c22a:	e00b      	b.n	800c244 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f000 fa8f 	bl	800c750 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c232:	e007      	b.n	800c244 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f000 fa8b 	bl	800c750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2200      	movs	r2, #0
 800c23e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c242:	e26f      	b.n	800c724 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c244:	bf00      	nop
    return;
 800c246:	e26d      	b.n	800c724 <HAL_UART_IRQHandler+0x794>
 800c248:	10000001 	.word	0x10000001
 800c24c:	04000120 	.word	0x04000120
 800c250:	0800d895 	.word	0x0800d895

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c258:	2b01      	cmp	r3, #1
 800c25a:	f040 8203 	bne.w	800c664 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c25e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c262:	f003 0310 	and.w	r3, r3, #16
 800c266:	2b00      	cmp	r3, #0
 800c268:	f000 81fc 	beq.w	800c664 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c26c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c270:	f003 0310 	and.w	r3, r3, #16
 800c274:	2b00      	cmp	r3, #0
 800c276:	f000 81f5 	beq.w	800c664 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	2210      	movs	r2, #16
 800c280:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	689b      	ldr	r3, [r3, #8]
 800c288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c28c:	2b40      	cmp	r3, #64	@ 0x40
 800c28e:	f040 816d 	bne.w	800c56c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4aa4      	ldr	r2, [pc, #656]	@ (800c52c <HAL_UART_IRQHandler+0x59c>)
 800c29c:	4293      	cmp	r3, r2
 800c29e:	d068      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	4aa1      	ldr	r2, [pc, #644]	@ (800c530 <HAL_UART_IRQHandler+0x5a0>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d061      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	4a9f      	ldr	r2, [pc, #636]	@ (800c534 <HAL_UART_IRQHandler+0x5a4>)
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	d05a      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	4a9c      	ldr	r2, [pc, #624]	@ (800c538 <HAL_UART_IRQHandler+0x5a8>)
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	d053      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	4a9a      	ldr	r2, [pc, #616]	@ (800c53c <HAL_UART_IRQHandler+0x5ac>)
 800c2d4:	4293      	cmp	r3, r2
 800c2d6:	d04c      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4a97      	ldr	r2, [pc, #604]	@ (800c540 <HAL_UART_IRQHandler+0x5b0>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d045      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	4a95      	ldr	r2, [pc, #596]	@ (800c544 <HAL_UART_IRQHandler+0x5b4>)
 800c2f0:	4293      	cmp	r3, r2
 800c2f2:	d03e      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	4a92      	ldr	r2, [pc, #584]	@ (800c548 <HAL_UART_IRQHandler+0x5b8>)
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d037      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	4a90      	ldr	r2, [pc, #576]	@ (800c54c <HAL_UART_IRQHandler+0x5bc>)
 800c30c:	4293      	cmp	r3, r2
 800c30e:	d030      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	4a8d      	ldr	r2, [pc, #564]	@ (800c550 <HAL_UART_IRQHandler+0x5c0>)
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d029      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	4a8b      	ldr	r2, [pc, #556]	@ (800c554 <HAL_UART_IRQHandler+0x5c4>)
 800c328:	4293      	cmp	r3, r2
 800c32a:	d022      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	4a88      	ldr	r2, [pc, #544]	@ (800c558 <HAL_UART_IRQHandler+0x5c8>)
 800c336:	4293      	cmp	r3, r2
 800c338:	d01b      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a86      	ldr	r2, [pc, #536]	@ (800c55c <HAL_UART_IRQHandler+0x5cc>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d014      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	4a83      	ldr	r2, [pc, #524]	@ (800c560 <HAL_UART_IRQHandler+0x5d0>)
 800c352:	4293      	cmp	r3, r2
 800c354:	d00d      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	4a81      	ldr	r2, [pc, #516]	@ (800c564 <HAL_UART_IRQHandler+0x5d4>)
 800c360:	4293      	cmp	r3, r2
 800c362:	d006      	beq.n	800c372 <HAL_UART_IRQHandler+0x3e2>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	4a7e      	ldr	r2, [pc, #504]	@ (800c568 <HAL_UART_IRQHandler+0x5d8>)
 800c36e:	4293      	cmp	r3, r2
 800c370:	d106      	bne.n	800c380 <HAL_UART_IRQHandler+0x3f0>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	685b      	ldr	r3, [r3, #4]
 800c37c:	b29b      	uxth	r3, r3
 800c37e:	e005      	b.n	800c38c <HAL_UART_IRQHandler+0x3fc>
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	685b      	ldr	r3, [r3, #4]
 800c38a:	b29b      	uxth	r3, r3
 800c38c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c390:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c394:	2b00      	cmp	r3, #0
 800c396:	f000 80ad 	beq.w	800c4f4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c3a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c3a4:	429a      	cmp	r2, r3
 800c3a6:	f080 80a5 	bcs.w	800c4f4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c3b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3ba:	69db      	ldr	r3, [r3, #28]
 800c3bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3c0:	f000 8087 	beq.w	800c4d2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c3d0:	e853 3f00 	ldrex	r3, [r3]
 800c3d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c3d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c3e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	461a      	mov	r2, r3
 800c3ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c3ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c3f2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c3fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c3fe:	e841 2300 	strex	r3, r2, [r1]
 800c402:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c406:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d1da      	bne.n	800c3c4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	3308      	adds	r3, #8
 800c414:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c416:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c418:	e853 3f00 	ldrex	r3, [r3]
 800c41c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c41e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c420:	f023 0301 	bic.w	r3, r3, #1
 800c424:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	3308      	adds	r3, #8
 800c42e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c432:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c436:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c438:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c43a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c43e:	e841 2300 	strex	r3, r2, [r1]
 800c442:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c444:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c446:	2b00      	cmp	r3, #0
 800c448:	d1e1      	bne.n	800c40e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	3308      	adds	r3, #8
 800c450:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c454:	e853 3f00 	ldrex	r3, [r3]
 800c458:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c45a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c45c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c460:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	3308      	adds	r3, #8
 800c46a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c46e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c470:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c472:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c474:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c476:	e841 2300 	strex	r3, r2, [r1]
 800c47a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c47c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d1e3      	bne.n	800c44a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2220      	movs	r2, #32
 800c486:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	2200      	movs	r2, #0
 800c48e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c496:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c498:	e853 3f00 	ldrex	r3, [r3]
 800c49c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c49e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4a0:	f023 0310 	bic.w	r3, r3, #16
 800c4a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	461a      	mov	r2, r3
 800c4ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c4b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c4b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c4ba:	e841 2300 	strex	r3, r2, [r1]
 800c4be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c4c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d1e4      	bne.n	800c490 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f7f7 f8f1 	bl	80036b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2202      	movs	r2, #2
 800c4d6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	1ad3      	subs	r3, r2, r3
 800c4e8:	b29b      	uxth	r3, r3
 800c4ea:	4619      	mov	r1, r3
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f000 f939 	bl	800c764 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c4f2:	e119      	b.n	800c728 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c4fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c4fe:	429a      	cmp	r2, r3
 800c500:	f040 8112 	bne.w	800c728 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c50a:	69db      	ldr	r3, [r3, #28]
 800c50c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c510:	f040 810a 	bne.w	800c728 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	2202      	movs	r2, #2
 800c518:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c520:	4619      	mov	r1, r3
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f000 f91e 	bl	800c764 <HAL_UARTEx_RxEventCallback>
      return;
 800c528:	e0fe      	b.n	800c728 <HAL_UART_IRQHandler+0x798>
 800c52a:	bf00      	nop
 800c52c:	40020010 	.word	0x40020010
 800c530:	40020028 	.word	0x40020028
 800c534:	40020040 	.word	0x40020040
 800c538:	40020058 	.word	0x40020058
 800c53c:	40020070 	.word	0x40020070
 800c540:	40020088 	.word	0x40020088
 800c544:	400200a0 	.word	0x400200a0
 800c548:	400200b8 	.word	0x400200b8
 800c54c:	40020410 	.word	0x40020410
 800c550:	40020428 	.word	0x40020428
 800c554:	40020440 	.word	0x40020440
 800c558:	40020458 	.word	0x40020458
 800c55c:	40020470 	.word	0x40020470
 800c560:	40020488 	.word	0x40020488
 800c564:	400204a0 	.word	0x400204a0
 800c568:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c578:	b29b      	uxth	r3, r3
 800c57a:	1ad3      	subs	r3, r2, r3
 800c57c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c586:	b29b      	uxth	r3, r3
 800c588:	2b00      	cmp	r3, #0
 800c58a:	f000 80cf 	beq.w	800c72c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800c58e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c592:	2b00      	cmp	r3, #0
 800c594:	f000 80ca 	beq.w	800c72c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c59e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a0:	e853 3f00 	ldrex	r3, [r3]
 800c5a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c5a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c5ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c5ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5bc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c5c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c5c2:	e841 2300 	strex	r3, r2, [r1]
 800c5c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c5c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d1e4      	bne.n	800c598 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	3308      	adds	r3, #8
 800c5d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5d8:	e853 3f00 	ldrex	r3, [r3]
 800c5dc:	623b      	str	r3, [r7, #32]
   return(result);
 800c5de:	6a3a      	ldr	r2, [r7, #32]
 800c5e0:	4b55      	ldr	r3, [pc, #340]	@ (800c738 <HAL_UART_IRQHandler+0x7a8>)
 800c5e2:	4013      	ands	r3, r2
 800c5e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	3308      	adds	r3, #8
 800c5ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c5f2:	633a      	str	r2, [r7, #48]	@ 0x30
 800c5f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c5f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5fa:	e841 2300 	strex	r3, r2, [r1]
 800c5fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c602:	2b00      	cmp	r3, #0
 800c604:	d1e3      	bne.n	800c5ce <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2220      	movs	r2, #32
 800c60a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2200      	movs	r2, #0
 800c612:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2200      	movs	r2, #0
 800c618:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c620:	693b      	ldr	r3, [r7, #16]
 800c622:	e853 3f00 	ldrex	r3, [r3]
 800c626:	60fb      	str	r3, [r7, #12]
   return(result);
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	f023 0310 	bic.w	r3, r3, #16
 800c62e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	461a      	mov	r2, r3
 800c638:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c63c:	61fb      	str	r3, [r7, #28]
 800c63e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c640:	69b9      	ldr	r1, [r7, #24]
 800c642:	69fa      	ldr	r2, [r7, #28]
 800c644:	e841 2300 	strex	r3, r2, [r1]
 800c648:	617b      	str	r3, [r7, #20]
   return(result);
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d1e4      	bne.n	800c61a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2202      	movs	r2, #2
 800c654:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c656:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c65a:	4619      	mov	r1, r3
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f000 f881 	bl	800c764 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c662:	e063      	b.n	800c72c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c668:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d00e      	beq.n	800c68e <HAL_UART_IRQHandler+0x6fe>
 800c670:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c674:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d008      	beq.n	800c68e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c684:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f001 f941 	bl	800d90e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c68c:	e051      	b.n	800c732 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c68e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c696:	2b00      	cmp	r3, #0
 800c698:	d014      	beq.n	800c6c4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c69a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c69e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d105      	bne.n	800c6b2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c6a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c6aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d008      	beq.n	800c6c4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d03a      	beq.n	800c730 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c6be:	6878      	ldr	r0, [r7, #4]
 800c6c0:	4798      	blx	r3
    }
    return;
 800c6c2:	e035      	b.n	800c730 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c6c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d009      	beq.n	800c6e4 <HAL_UART_IRQHandler+0x754>
 800c6d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d003      	beq.n	800c6e4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f001 f8eb 	bl	800d8b8 <UART_EndTransmit_IT>
    return;
 800c6e2:	e026      	b.n	800c732 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c6e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d009      	beq.n	800c704 <HAL_UART_IRQHandler+0x774>
 800c6f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d003      	beq.n	800c704 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f001 f91a 	bl	800d936 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c702:	e016      	b.n	800c732 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c708:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d010      	beq.n	800c732 <HAL_UART_IRQHandler+0x7a2>
 800c710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c714:	2b00      	cmp	r3, #0
 800c716:	da0c      	bge.n	800c732 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f001 f902 	bl	800d922 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c71e:	e008      	b.n	800c732 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c720:	bf00      	nop
 800c722:	e006      	b.n	800c732 <HAL_UART_IRQHandler+0x7a2>
    return;
 800c724:	bf00      	nop
 800c726:	e004      	b.n	800c732 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c728:	bf00      	nop
 800c72a:	e002      	b.n	800c732 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c72c:	bf00      	nop
 800c72e:	e000      	b.n	800c732 <HAL_UART_IRQHandler+0x7a2>
    return;
 800c730:	bf00      	nop
  }
}
 800c732:	37e8      	adds	r7, #232	@ 0xe8
 800c734:	46bd      	mov	sp, r7
 800c736:	bd80      	pop	{r7, pc}
 800c738:	effffffe 	.word	0xeffffffe

0800c73c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c73c:	b480      	push	{r7}
 800c73e:	b083      	sub	sp, #12
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c744:	bf00      	nop
 800c746:	370c      	adds	r7, #12
 800c748:	46bd      	mov	sp, r7
 800c74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74e:	4770      	bx	lr

0800c750 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c750:	b480      	push	{r7}
 800c752:	b083      	sub	sp, #12
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c758:	bf00      	nop
 800c75a:	370c      	adds	r7, #12
 800c75c:	46bd      	mov	sp, r7
 800c75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c762:	4770      	bx	lr

0800c764 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c764:	b480      	push	{r7}
 800c766:	b083      	sub	sp, #12
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
 800c76c:	460b      	mov	r3, r1
 800c76e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c770:	bf00      	nop
 800c772:	370c      	adds	r7, #12
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr

0800c77c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c77c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c780:	b092      	sub	sp, #72	@ 0x48
 800c782:	af00      	add	r7, sp, #0
 800c784:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c786:	2300      	movs	r3, #0
 800c788:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	689a      	ldr	r2, [r3, #8]
 800c790:	697b      	ldr	r3, [r7, #20]
 800c792:	691b      	ldr	r3, [r3, #16]
 800c794:	431a      	orrs	r2, r3
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	695b      	ldr	r3, [r3, #20]
 800c79a:	431a      	orrs	r2, r3
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	69db      	ldr	r3, [r3, #28]
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	681a      	ldr	r2, [r3, #0]
 800c7aa:	4bbe      	ldr	r3, [pc, #760]	@ (800caa4 <UART_SetConfig+0x328>)
 800c7ac:	4013      	ands	r3, r2
 800c7ae:	697a      	ldr	r2, [r7, #20]
 800c7b0:	6812      	ldr	r2, [r2, #0]
 800c7b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c7b4:	430b      	orrs	r3, r1
 800c7b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c7b8:	697b      	ldr	r3, [r7, #20]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	685b      	ldr	r3, [r3, #4]
 800c7be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	68da      	ldr	r2, [r3, #12]
 800c7c6:	697b      	ldr	r3, [r7, #20]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	430a      	orrs	r2, r1
 800c7cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c7ce:	697b      	ldr	r3, [r7, #20]
 800c7d0:	699b      	ldr	r3, [r3, #24]
 800c7d2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c7d4:	697b      	ldr	r3, [r7, #20]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4ab3      	ldr	r2, [pc, #716]	@ (800caa8 <UART_SetConfig+0x32c>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d004      	beq.n	800c7e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c7de:	697b      	ldr	r3, [r7, #20]
 800c7e0:	6a1b      	ldr	r3, [r3, #32]
 800c7e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	689a      	ldr	r2, [r3, #8]
 800c7ee:	4baf      	ldr	r3, [pc, #700]	@ (800caac <UART_SetConfig+0x330>)
 800c7f0:	4013      	ands	r3, r2
 800c7f2:	697a      	ldr	r2, [r7, #20]
 800c7f4:	6812      	ldr	r2, [r2, #0]
 800c7f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c7f8:	430b      	orrs	r3, r1
 800c7fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c7fc:	697b      	ldr	r3, [r7, #20]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c802:	f023 010f 	bic.w	r1, r3, #15
 800c806:	697b      	ldr	r3, [r7, #20]
 800c808:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	430a      	orrs	r2, r1
 800c810:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c812:	697b      	ldr	r3, [r7, #20]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4aa6      	ldr	r2, [pc, #664]	@ (800cab0 <UART_SetConfig+0x334>)
 800c818:	4293      	cmp	r3, r2
 800c81a:	d177      	bne.n	800c90c <UART_SetConfig+0x190>
 800c81c:	4ba5      	ldr	r3, [pc, #660]	@ (800cab4 <UART_SetConfig+0x338>)
 800c81e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c820:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c824:	2b28      	cmp	r3, #40	@ 0x28
 800c826:	d86d      	bhi.n	800c904 <UART_SetConfig+0x188>
 800c828:	a201      	add	r2, pc, #4	@ (adr r2, 800c830 <UART_SetConfig+0xb4>)
 800c82a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c82e:	bf00      	nop
 800c830:	0800c8d5 	.word	0x0800c8d5
 800c834:	0800c905 	.word	0x0800c905
 800c838:	0800c905 	.word	0x0800c905
 800c83c:	0800c905 	.word	0x0800c905
 800c840:	0800c905 	.word	0x0800c905
 800c844:	0800c905 	.word	0x0800c905
 800c848:	0800c905 	.word	0x0800c905
 800c84c:	0800c905 	.word	0x0800c905
 800c850:	0800c8dd 	.word	0x0800c8dd
 800c854:	0800c905 	.word	0x0800c905
 800c858:	0800c905 	.word	0x0800c905
 800c85c:	0800c905 	.word	0x0800c905
 800c860:	0800c905 	.word	0x0800c905
 800c864:	0800c905 	.word	0x0800c905
 800c868:	0800c905 	.word	0x0800c905
 800c86c:	0800c905 	.word	0x0800c905
 800c870:	0800c8e5 	.word	0x0800c8e5
 800c874:	0800c905 	.word	0x0800c905
 800c878:	0800c905 	.word	0x0800c905
 800c87c:	0800c905 	.word	0x0800c905
 800c880:	0800c905 	.word	0x0800c905
 800c884:	0800c905 	.word	0x0800c905
 800c888:	0800c905 	.word	0x0800c905
 800c88c:	0800c905 	.word	0x0800c905
 800c890:	0800c8ed 	.word	0x0800c8ed
 800c894:	0800c905 	.word	0x0800c905
 800c898:	0800c905 	.word	0x0800c905
 800c89c:	0800c905 	.word	0x0800c905
 800c8a0:	0800c905 	.word	0x0800c905
 800c8a4:	0800c905 	.word	0x0800c905
 800c8a8:	0800c905 	.word	0x0800c905
 800c8ac:	0800c905 	.word	0x0800c905
 800c8b0:	0800c8f5 	.word	0x0800c8f5
 800c8b4:	0800c905 	.word	0x0800c905
 800c8b8:	0800c905 	.word	0x0800c905
 800c8bc:	0800c905 	.word	0x0800c905
 800c8c0:	0800c905 	.word	0x0800c905
 800c8c4:	0800c905 	.word	0x0800c905
 800c8c8:	0800c905 	.word	0x0800c905
 800c8cc:	0800c905 	.word	0x0800c905
 800c8d0:	0800c8fd 	.word	0x0800c8fd
 800c8d4:	2301      	movs	r3, #1
 800c8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8da:	e326      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c8dc:	2304      	movs	r3, #4
 800c8de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8e2:	e322      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c8e4:	2308      	movs	r3, #8
 800c8e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8ea:	e31e      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c8ec:	2310      	movs	r3, #16
 800c8ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8f2:	e31a      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c8f4:	2320      	movs	r3, #32
 800c8f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8fa:	e316      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c8fc:	2340      	movs	r3, #64	@ 0x40
 800c8fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c902:	e312      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c904:	2380      	movs	r3, #128	@ 0x80
 800c906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c90a:	e30e      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	4a69      	ldr	r2, [pc, #420]	@ (800cab8 <UART_SetConfig+0x33c>)
 800c912:	4293      	cmp	r3, r2
 800c914:	d130      	bne.n	800c978 <UART_SetConfig+0x1fc>
 800c916:	4b67      	ldr	r3, [pc, #412]	@ (800cab4 <UART_SetConfig+0x338>)
 800c918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c91a:	f003 0307 	and.w	r3, r3, #7
 800c91e:	2b05      	cmp	r3, #5
 800c920:	d826      	bhi.n	800c970 <UART_SetConfig+0x1f4>
 800c922:	a201      	add	r2, pc, #4	@ (adr r2, 800c928 <UART_SetConfig+0x1ac>)
 800c924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c928:	0800c941 	.word	0x0800c941
 800c92c:	0800c949 	.word	0x0800c949
 800c930:	0800c951 	.word	0x0800c951
 800c934:	0800c959 	.word	0x0800c959
 800c938:	0800c961 	.word	0x0800c961
 800c93c:	0800c969 	.word	0x0800c969
 800c940:	2300      	movs	r3, #0
 800c942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c946:	e2f0      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c948:	2304      	movs	r3, #4
 800c94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c94e:	e2ec      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c950:	2308      	movs	r3, #8
 800c952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c956:	e2e8      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c958:	2310      	movs	r3, #16
 800c95a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c95e:	e2e4      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c960:	2320      	movs	r3, #32
 800c962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c966:	e2e0      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c968:	2340      	movs	r3, #64	@ 0x40
 800c96a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c96e:	e2dc      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c970:	2380      	movs	r3, #128	@ 0x80
 800c972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c976:	e2d8      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	4a4f      	ldr	r2, [pc, #316]	@ (800cabc <UART_SetConfig+0x340>)
 800c97e:	4293      	cmp	r3, r2
 800c980:	d130      	bne.n	800c9e4 <UART_SetConfig+0x268>
 800c982:	4b4c      	ldr	r3, [pc, #304]	@ (800cab4 <UART_SetConfig+0x338>)
 800c984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c986:	f003 0307 	and.w	r3, r3, #7
 800c98a:	2b05      	cmp	r3, #5
 800c98c:	d826      	bhi.n	800c9dc <UART_SetConfig+0x260>
 800c98e:	a201      	add	r2, pc, #4	@ (adr r2, 800c994 <UART_SetConfig+0x218>)
 800c990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c994:	0800c9ad 	.word	0x0800c9ad
 800c998:	0800c9b5 	.word	0x0800c9b5
 800c99c:	0800c9bd 	.word	0x0800c9bd
 800c9a0:	0800c9c5 	.word	0x0800c9c5
 800c9a4:	0800c9cd 	.word	0x0800c9cd
 800c9a8:	0800c9d5 	.word	0x0800c9d5
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9b2:	e2ba      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c9b4:	2304      	movs	r3, #4
 800c9b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9ba:	e2b6      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c9bc:	2308      	movs	r3, #8
 800c9be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9c2:	e2b2      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c9c4:	2310      	movs	r3, #16
 800c9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9ca:	e2ae      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c9cc:	2320      	movs	r3, #32
 800c9ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9d2:	e2aa      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c9d4:	2340      	movs	r3, #64	@ 0x40
 800c9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9da:	e2a6      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c9dc:	2380      	movs	r3, #128	@ 0x80
 800c9de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9e2:	e2a2      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800c9e4:	697b      	ldr	r3, [r7, #20]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4a35      	ldr	r2, [pc, #212]	@ (800cac0 <UART_SetConfig+0x344>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d130      	bne.n	800ca50 <UART_SetConfig+0x2d4>
 800c9ee:	4b31      	ldr	r3, [pc, #196]	@ (800cab4 <UART_SetConfig+0x338>)
 800c9f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9f2:	f003 0307 	and.w	r3, r3, #7
 800c9f6:	2b05      	cmp	r3, #5
 800c9f8:	d826      	bhi.n	800ca48 <UART_SetConfig+0x2cc>
 800c9fa:	a201      	add	r2, pc, #4	@ (adr r2, 800ca00 <UART_SetConfig+0x284>)
 800c9fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca00:	0800ca19 	.word	0x0800ca19
 800ca04:	0800ca21 	.word	0x0800ca21
 800ca08:	0800ca29 	.word	0x0800ca29
 800ca0c:	0800ca31 	.word	0x0800ca31
 800ca10:	0800ca39 	.word	0x0800ca39
 800ca14:	0800ca41 	.word	0x0800ca41
 800ca18:	2300      	movs	r3, #0
 800ca1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca1e:	e284      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca20:	2304      	movs	r3, #4
 800ca22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca26:	e280      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca28:	2308      	movs	r3, #8
 800ca2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca2e:	e27c      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca30:	2310      	movs	r3, #16
 800ca32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca36:	e278      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca38:	2320      	movs	r3, #32
 800ca3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca3e:	e274      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca40:	2340      	movs	r3, #64	@ 0x40
 800ca42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca46:	e270      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca48:	2380      	movs	r3, #128	@ 0x80
 800ca4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca4e:	e26c      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4a1b      	ldr	r2, [pc, #108]	@ (800cac4 <UART_SetConfig+0x348>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d142      	bne.n	800cae0 <UART_SetConfig+0x364>
 800ca5a:	4b16      	ldr	r3, [pc, #88]	@ (800cab4 <UART_SetConfig+0x338>)
 800ca5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca5e:	f003 0307 	and.w	r3, r3, #7
 800ca62:	2b05      	cmp	r3, #5
 800ca64:	d838      	bhi.n	800cad8 <UART_SetConfig+0x35c>
 800ca66:	a201      	add	r2, pc, #4	@ (adr r2, 800ca6c <UART_SetConfig+0x2f0>)
 800ca68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca6c:	0800ca85 	.word	0x0800ca85
 800ca70:	0800ca8d 	.word	0x0800ca8d
 800ca74:	0800ca95 	.word	0x0800ca95
 800ca78:	0800ca9d 	.word	0x0800ca9d
 800ca7c:	0800cac9 	.word	0x0800cac9
 800ca80:	0800cad1 	.word	0x0800cad1
 800ca84:	2300      	movs	r3, #0
 800ca86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca8a:	e24e      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca8c:	2304      	movs	r3, #4
 800ca8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca92:	e24a      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca94:	2308      	movs	r3, #8
 800ca96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca9a:	e246      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ca9c:	2310      	movs	r3, #16
 800ca9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caa2:	e242      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800caa4:	cfff69f3 	.word	0xcfff69f3
 800caa8:	58000c00 	.word	0x58000c00
 800caac:	11fff4ff 	.word	0x11fff4ff
 800cab0:	40011000 	.word	0x40011000
 800cab4:	58024400 	.word	0x58024400
 800cab8:	40004400 	.word	0x40004400
 800cabc:	40004800 	.word	0x40004800
 800cac0:	40004c00 	.word	0x40004c00
 800cac4:	40005000 	.word	0x40005000
 800cac8:	2320      	movs	r3, #32
 800caca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cace:	e22c      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cad0:	2340      	movs	r3, #64	@ 0x40
 800cad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cad6:	e228      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cad8:	2380      	movs	r3, #128	@ 0x80
 800cada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cade:	e224      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	4ab1      	ldr	r2, [pc, #708]	@ (800cdac <UART_SetConfig+0x630>)
 800cae6:	4293      	cmp	r3, r2
 800cae8:	d176      	bne.n	800cbd8 <UART_SetConfig+0x45c>
 800caea:	4bb1      	ldr	r3, [pc, #708]	@ (800cdb0 <UART_SetConfig+0x634>)
 800caec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800caee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800caf2:	2b28      	cmp	r3, #40	@ 0x28
 800caf4:	d86c      	bhi.n	800cbd0 <UART_SetConfig+0x454>
 800caf6:	a201      	add	r2, pc, #4	@ (adr r2, 800cafc <UART_SetConfig+0x380>)
 800caf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cafc:	0800cba1 	.word	0x0800cba1
 800cb00:	0800cbd1 	.word	0x0800cbd1
 800cb04:	0800cbd1 	.word	0x0800cbd1
 800cb08:	0800cbd1 	.word	0x0800cbd1
 800cb0c:	0800cbd1 	.word	0x0800cbd1
 800cb10:	0800cbd1 	.word	0x0800cbd1
 800cb14:	0800cbd1 	.word	0x0800cbd1
 800cb18:	0800cbd1 	.word	0x0800cbd1
 800cb1c:	0800cba9 	.word	0x0800cba9
 800cb20:	0800cbd1 	.word	0x0800cbd1
 800cb24:	0800cbd1 	.word	0x0800cbd1
 800cb28:	0800cbd1 	.word	0x0800cbd1
 800cb2c:	0800cbd1 	.word	0x0800cbd1
 800cb30:	0800cbd1 	.word	0x0800cbd1
 800cb34:	0800cbd1 	.word	0x0800cbd1
 800cb38:	0800cbd1 	.word	0x0800cbd1
 800cb3c:	0800cbb1 	.word	0x0800cbb1
 800cb40:	0800cbd1 	.word	0x0800cbd1
 800cb44:	0800cbd1 	.word	0x0800cbd1
 800cb48:	0800cbd1 	.word	0x0800cbd1
 800cb4c:	0800cbd1 	.word	0x0800cbd1
 800cb50:	0800cbd1 	.word	0x0800cbd1
 800cb54:	0800cbd1 	.word	0x0800cbd1
 800cb58:	0800cbd1 	.word	0x0800cbd1
 800cb5c:	0800cbb9 	.word	0x0800cbb9
 800cb60:	0800cbd1 	.word	0x0800cbd1
 800cb64:	0800cbd1 	.word	0x0800cbd1
 800cb68:	0800cbd1 	.word	0x0800cbd1
 800cb6c:	0800cbd1 	.word	0x0800cbd1
 800cb70:	0800cbd1 	.word	0x0800cbd1
 800cb74:	0800cbd1 	.word	0x0800cbd1
 800cb78:	0800cbd1 	.word	0x0800cbd1
 800cb7c:	0800cbc1 	.word	0x0800cbc1
 800cb80:	0800cbd1 	.word	0x0800cbd1
 800cb84:	0800cbd1 	.word	0x0800cbd1
 800cb88:	0800cbd1 	.word	0x0800cbd1
 800cb8c:	0800cbd1 	.word	0x0800cbd1
 800cb90:	0800cbd1 	.word	0x0800cbd1
 800cb94:	0800cbd1 	.word	0x0800cbd1
 800cb98:	0800cbd1 	.word	0x0800cbd1
 800cb9c:	0800cbc9 	.word	0x0800cbc9
 800cba0:	2301      	movs	r3, #1
 800cba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cba6:	e1c0      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cba8:	2304      	movs	r3, #4
 800cbaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbae:	e1bc      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cbb0:	2308      	movs	r3, #8
 800cbb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbb6:	e1b8      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cbb8:	2310      	movs	r3, #16
 800cbba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbbe:	e1b4      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cbc0:	2320      	movs	r3, #32
 800cbc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbc6:	e1b0      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cbc8:	2340      	movs	r3, #64	@ 0x40
 800cbca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbce:	e1ac      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cbd0:	2380      	movs	r3, #128	@ 0x80
 800cbd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbd6:	e1a8      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cbd8:	697b      	ldr	r3, [r7, #20]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a75      	ldr	r2, [pc, #468]	@ (800cdb4 <UART_SetConfig+0x638>)
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	d130      	bne.n	800cc44 <UART_SetConfig+0x4c8>
 800cbe2:	4b73      	ldr	r3, [pc, #460]	@ (800cdb0 <UART_SetConfig+0x634>)
 800cbe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbe6:	f003 0307 	and.w	r3, r3, #7
 800cbea:	2b05      	cmp	r3, #5
 800cbec:	d826      	bhi.n	800cc3c <UART_SetConfig+0x4c0>
 800cbee:	a201      	add	r2, pc, #4	@ (adr r2, 800cbf4 <UART_SetConfig+0x478>)
 800cbf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbf4:	0800cc0d 	.word	0x0800cc0d
 800cbf8:	0800cc15 	.word	0x0800cc15
 800cbfc:	0800cc1d 	.word	0x0800cc1d
 800cc00:	0800cc25 	.word	0x0800cc25
 800cc04:	0800cc2d 	.word	0x0800cc2d
 800cc08:	0800cc35 	.word	0x0800cc35
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc12:	e18a      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc14:	2304      	movs	r3, #4
 800cc16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc1a:	e186      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc1c:	2308      	movs	r3, #8
 800cc1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc22:	e182      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc24:	2310      	movs	r3, #16
 800cc26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc2a:	e17e      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc2c:	2320      	movs	r3, #32
 800cc2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc32:	e17a      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc34:	2340      	movs	r3, #64	@ 0x40
 800cc36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc3a:	e176      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc3c:	2380      	movs	r3, #128	@ 0x80
 800cc3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc42:	e172      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc44:	697b      	ldr	r3, [r7, #20]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	4a5b      	ldr	r2, [pc, #364]	@ (800cdb8 <UART_SetConfig+0x63c>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	d130      	bne.n	800ccb0 <UART_SetConfig+0x534>
 800cc4e:	4b58      	ldr	r3, [pc, #352]	@ (800cdb0 <UART_SetConfig+0x634>)
 800cc50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc52:	f003 0307 	and.w	r3, r3, #7
 800cc56:	2b05      	cmp	r3, #5
 800cc58:	d826      	bhi.n	800cca8 <UART_SetConfig+0x52c>
 800cc5a:	a201      	add	r2, pc, #4	@ (adr r2, 800cc60 <UART_SetConfig+0x4e4>)
 800cc5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc60:	0800cc79 	.word	0x0800cc79
 800cc64:	0800cc81 	.word	0x0800cc81
 800cc68:	0800cc89 	.word	0x0800cc89
 800cc6c:	0800cc91 	.word	0x0800cc91
 800cc70:	0800cc99 	.word	0x0800cc99
 800cc74:	0800cca1 	.word	0x0800cca1
 800cc78:	2300      	movs	r3, #0
 800cc7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc7e:	e154      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc80:	2304      	movs	r3, #4
 800cc82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc86:	e150      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc88:	2308      	movs	r3, #8
 800cc8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc8e:	e14c      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc90:	2310      	movs	r3, #16
 800cc92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc96:	e148      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cc98:	2320      	movs	r3, #32
 800cc9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc9e:	e144      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cca0:	2340      	movs	r3, #64	@ 0x40
 800cca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cca6:	e140      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cca8:	2380      	movs	r3, #128	@ 0x80
 800ccaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ccae:	e13c      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	4a41      	ldr	r2, [pc, #260]	@ (800cdbc <UART_SetConfig+0x640>)
 800ccb6:	4293      	cmp	r3, r2
 800ccb8:	f040 8082 	bne.w	800cdc0 <UART_SetConfig+0x644>
 800ccbc:	4b3c      	ldr	r3, [pc, #240]	@ (800cdb0 <UART_SetConfig+0x634>)
 800ccbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccc0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ccc4:	2b28      	cmp	r3, #40	@ 0x28
 800ccc6:	d86d      	bhi.n	800cda4 <UART_SetConfig+0x628>
 800ccc8:	a201      	add	r2, pc, #4	@ (adr r2, 800ccd0 <UART_SetConfig+0x554>)
 800ccca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccce:	bf00      	nop
 800ccd0:	0800cd75 	.word	0x0800cd75
 800ccd4:	0800cda5 	.word	0x0800cda5
 800ccd8:	0800cda5 	.word	0x0800cda5
 800ccdc:	0800cda5 	.word	0x0800cda5
 800cce0:	0800cda5 	.word	0x0800cda5
 800cce4:	0800cda5 	.word	0x0800cda5
 800cce8:	0800cda5 	.word	0x0800cda5
 800ccec:	0800cda5 	.word	0x0800cda5
 800ccf0:	0800cd7d 	.word	0x0800cd7d
 800ccf4:	0800cda5 	.word	0x0800cda5
 800ccf8:	0800cda5 	.word	0x0800cda5
 800ccfc:	0800cda5 	.word	0x0800cda5
 800cd00:	0800cda5 	.word	0x0800cda5
 800cd04:	0800cda5 	.word	0x0800cda5
 800cd08:	0800cda5 	.word	0x0800cda5
 800cd0c:	0800cda5 	.word	0x0800cda5
 800cd10:	0800cd85 	.word	0x0800cd85
 800cd14:	0800cda5 	.word	0x0800cda5
 800cd18:	0800cda5 	.word	0x0800cda5
 800cd1c:	0800cda5 	.word	0x0800cda5
 800cd20:	0800cda5 	.word	0x0800cda5
 800cd24:	0800cda5 	.word	0x0800cda5
 800cd28:	0800cda5 	.word	0x0800cda5
 800cd2c:	0800cda5 	.word	0x0800cda5
 800cd30:	0800cd8d 	.word	0x0800cd8d
 800cd34:	0800cda5 	.word	0x0800cda5
 800cd38:	0800cda5 	.word	0x0800cda5
 800cd3c:	0800cda5 	.word	0x0800cda5
 800cd40:	0800cda5 	.word	0x0800cda5
 800cd44:	0800cda5 	.word	0x0800cda5
 800cd48:	0800cda5 	.word	0x0800cda5
 800cd4c:	0800cda5 	.word	0x0800cda5
 800cd50:	0800cd95 	.word	0x0800cd95
 800cd54:	0800cda5 	.word	0x0800cda5
 800cd58:	0800cda5 	.word	0x0800cda5
 800cd5c:	0800cda5 	.word	0x0800cda5
 800cd60:	0800cda5 	.word	0x0800cda5
 800cd64:	0800cda5 	.word	0x0800cda5
 800cd68:	0800cda5 	.word	0x0800cda5
 800cd6c:	0800cda5 	.word	0x0800cda5
 800cd70:	0800cd9d 	.word	0x0800cd9d
 800cd74:	2301      	movs	r3, #1
 800cd76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd7a:	e0d6      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cd7c:	2304      	movs	r3, #4
 800cd7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd82:	e0d2      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cd84:	2308      	movs	r3, #8
 800cd86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd8a:	e0ce      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cd8c:	2310      	movs	r3, #16
 800cd8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd92:	e0ca      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cd94:	2320      	movs	r3, #32
 800cd96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd9a:	e0c6      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cd9c:	2340      	movs	r3, #64	@ 0x40
 800cd9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cda2:	e0c2      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cda4:	2380      	movs	r3, #128	@ 0x80
 800cda6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdaa:	e0be      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cdac:	40011400 	.word	0x40011400
 800cdb0:	58024400 	.word	0x58024400
 800cdb4:	40007800 	.word	0x40007800
 800cdb8:	40007c00 	.word	0x40007c00
 800cdbc:	40011800 	.word	0x40011800
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	4aad      	ldr	r2, [pc, #692]	@ (800d07c <UART_SetConfig+0x900>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	d176      	bne.n	800ceb8 <UART_SetConfig+0x73c>
 800cdca:	4bad      	ldr	r3, [pc, #692]	@ (800d080 <UART_SetConfig+0x904>)
 800cdcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cdd2:	2b28      	cmp	r3, #40	@ 0x28
 800cdd4:	d86c      	bhi.n	800ceb0 <UART_SetConfig+0x734>
 800cdd6:	a201      	add	r2, pc, #4	@ (adr r2, 800cddc <UART_SetConfig+0x660>)
 800cdd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cddc:	0800ce81 	.word	0x0800ce81
 800cde0:	0800ceb1 	.word	0x0800ceb1
 800cde4:	0800ceb1 	.word	0x0800ceb1
 800cde8:	0800ceb1 	.word	0x0800ceb1
 800cdec:	0800ceb1 	.word	0x0800ceb1
 800cdf0:	0800ceb1 	.word	0x0800ceb1
 800cdf4:	0800ceb1 	.word	0x0800ceb1
 800cdf8:	0800ceb1 	.word	0x0800ceb1
 800cdfc:	0800ce89 	.word	0x0800ce89
 800ce00:	0800ceb1 	.word	0x0800ceb1
 800ce04:	0800ceb1 	.word	0x0800ceb1
 800ce08:	0800ceb1 	.word	0x0800ceb1
 800ce0c:	0800ceb1 	.word	0x0800ceb1
 800ce10:	0800ceb1 	.word	0x0800ceb1
 800ce14:	0800ceb1 	.word	0x0800ceb1
 800ce18:	0800ceb1 	.word	0x0800ceb1
 800ce1c:	0800ce91 	.word	0x0800ce91
 800ce20:	0800ceb1 	.word	0x0800ceb1
 800ce24:	0800ceb1 	.word	0x0800ceb1
 800ce28:	0800ceb1 	.word	0x0800ceb1
 800ce2c:	0800ceb1 	.word	0x0800ceb1
 800ce30:	0800ceb1 	.word	0x0800ceb1
 800ce34:	0800ceb1 	.word	0x0800ceb1
 800ce38:	0800ceb1 	.word	0x0800ceb1
 800ce3c:	0800ce99 	.word	0x0800ce99
 800ce40:	0800ceb1 	.word	0x0800ceb1
 800ce44:	0800ceb1 	.word	0x0800ceb1
 800ce48:	0800ceb1 	.word	0x0800ceb1
 800ce4c:	0800ceb1 	.word	0x0800ceb1
 800ce50:	0800ceb1 	.word	0x0800ceb1
 800ce54:	0800ceb1 	.word	0x0800ceb1
 800ce58:	0800ceb1 	.word	0x0800ceb1
 800ce5c:	0800cea1 	.word	0x0800cea1
 800ce60:	0800ceb1 	.word	0x0800ceb1
 800ce64:	0800ceb1 	.word	0x0800ceb1
 800ce68:	0800ceb1 	.word	0x0800ceb1
 800ce6c:	0800ceb1 	.word	0x0800ceb1
 800ce70:	0800ceb1 	.word	0x0800ceb1
 800ce74:	0800ceb1 	.word	0x0800ceb1
 800ce78:	0800ceb1 	.word	0x0800ceb1
 800ce7c:	0800cea9 	.word	0x0800cea9
 800ce80:	2301      	movs	r3, #1
 800ce82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce86:	e050      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ce88:	2304      	movs	r3, #4
 800ce8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce8e:	e04c      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ce90:	2308      	movs	r3, #8
 800ce92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce96:	e048      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ce98:	2310      	movs	r3, #16
 800ce9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce9e:	e044      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cea0:	2320      	movs	r3, #32
 800cea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cea6:	e040      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cea8:	2340      	movs	r3, #64	@ 0x40
 800ceaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceae:	e03c      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ceb0:	2380      	movs	r3, #128	@ 0x80
 800ceb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceb6:	e038      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	4a71      	ldr	r2, [pc, #452]	@ (800d084 <UART_SetConfig+0x908>)
 800cebe:	4293      	cmp	r3, r2
 800cec0:	d130      	bne.n	800cf24 <UART_SetConfig+0x7a8>
 800cec2:	4b6f      	ldr	r3, [pc, #444]	@ (800d080 <UART_SetConfig+0x904>)
 800cec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cec6:	f003 0307 	and.w	r3, r3, #7
 800ceca:	2b05      	cmp	r3, #5
 800cecc:	d826      	bhi.n	800cf1c <UART_SetConfig+0x7a0>
 800cece:	a201      	add	r2, pc, #4	@ (adr r2, 800ced4 <UART_SetConfig+0x758>)
 800ced0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ced4:	0800ceed 	.word	0x0800ceed
 800ced8:	0800cef5 	.word	0x0800cef5
 800cedc:	0800cefd 	.word	0x0800cefd
 800cee0:	0800cf05 	.word	0x0800cf05
 800cee4:	0800cf0d 	.word	0x0800cf0d
 800cee8:	0800cf15 	.word	0x0800cf15
 800ceec:	2302      	movs	r3, #2
 800ceee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cef2:	e01a      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cef4:	2304      	movs	r3, #4
 800cef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cefa:	e016      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cefc:	2308      	movs	r3, #8
 800cefe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf02:	e012      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cf04:	2310      	movs	r3, #16
 800cf06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf0a:	e00e      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cf0c:	2320      	movs	r3, #32
 800cf0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf12:	e00a      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cf14:	2340      	movs	r3, #64	@ 0x40
 800cf16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf1a:	e006      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cf1c:	2380      	movs	r3, #128	@ 0x80
 800cf1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf22:	e002      	b.n	800cf2a <UART_SetConfig+0x7ae>
 800cf24:	2380      	movs	r3, #128	@ 0x80
 800cf26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	4a55      	ldr	r2, [pc, #340]	@ (800d084 <UART_SetConfig+0x908>)
 800cf30:	4293      	cmp	r3, r2
 800cf32:	f040 80f8 	bne.w	800d126 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cf36:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cf3a:	2b20      	cmp	r3, #32
 800cf3c:	dc46      	bgt.n	800cfcc <UART_SetConfig+0x850>
 800cf3e:	2b02      	cmp	r3, #2
 800cf40:	db75      	blt.n	800d02e <UART_SetConfig+0x8b2>
 800cf42:	3b02      	subs	r3, #2
 800cf44:	2b1e      	cmp	r3, #30
 800cf46:	d872      	bhi.n	800d02e <UART_SetConfig+0x8b2>
 800cf48:	a201      	add	r2, pc, #4	@ (adr r2, 800cf50 <UART_SetConfig+0x7d4>)
 800cf4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf4e:	bf00      	nop
 800cf50:	0800cfd3 	.word	0x0800cfd3
 800cf54:	0800d02f 	.word	0x0800d02f
 800cf58:	0800cfdb 	.word	0x0800cfdb
 800cf5c:	0800d02f 	.word	0x0800d02f
 800cf60:	0800d02f 	.word	0x0800d02f
 800cf64:	0800d02f 	.word	0x0800d02f
 800cf68:	0800cfeb 	.word	0x0800cfeb
 800cf6c:	0800d02f 	.word	0x0800d02f
 800cf70:	0800d02f 	.word	0x0800d02f
 800cf74:	0800d02f 	.word	0x0800d02f
 800cf78:	0800d02f 	.word	0x0800d02f
 800cf7c:	0800d02f 	.word	0x0800d02f
 800cf80:	0800d02f 	.word	0x0800d02f
 800cf84:	0800d02f 	.word	0x0800d02f
 800cf88:	0800cffb 	.word	0x0800cffb
 800cf8c:	0800d02f 	.word	0x0800d02f
 800cf90:	0800d02f 	.word	0x0800d02f
 800cf94:	0800d02f 	.word	0x0800d02f
 800cf98:	0800d02f 	.word	0x0800d02f
 800cf9c:	0800d02f 	.word	0x0800d02f
 800cfa0:	0800d02f 	.word	0x0800d02f
 800cfa4:	0800d02f 	.word	0x0800d02f
 800cfa8:	0800d02f 	.word	0x0800d02f
 800cfac:	0800d02f 	.word	0x0800d02f
 800cfb0:	0800d02f 	.word	0x0800d02f
 800cfb4:	0800d02f 	.word	0x0800d02f
 800cfb8:	0800d02f 	.word	0x0800d02f
 800cfbc:	0800d02f 	.word	0x0800d02f
 800cfc0:	0800d02f 	.word	0x0800d02f
 800cfc4:	0800d02f 	.word	0x0800d02f
 800cfc8:	0800d021 	.word	0x0800d021
 800cfcc:	2b40      	cmp	r3, #64	@ 0x40
 800cfce:	d02a      	beq.n	800d026 <UART_SetConfig+0x8aa>
 800cfd0:	e02d      	b.n	800d02e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800cfd2:	f7fb f9c1 	bl	8008358 <HAL_RCCEx_GetD3PCLK1Freq>
 800cfd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cfd8:	e02f      	b.n	800d03a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cfda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7fb f9d0 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cfe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfe8:	e027      	b.n	800d03a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cfea:	f107 0318 	add.w	r3, r7, #24
 800cfee:	4618      	mov	r0, r3
 800cff0:	f7fb fb1c 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cff4:	69fb      	ldr	r3, [r7, #28]
 800cff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cff8:	e01f      	b.n	800d03a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cffa:	4b21      	ldr	r3, [pc, #132]	@ (800d080 <UART_SetConfig+0x904>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	f003 0320 	and.w	r3, r3, #32
 800d002:	2b00      	cmp	r3, #0
 800d004:	d009      	beq.n	800d01a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d006:	4b1e      	ldr	r3, [pc, #120]	@ (800d080 <UART_SetConfig+0x904>)
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	08db      	lsrs	r3, r3, #3
 800d00c:	f003 0303 	and.w	r3, r3, #3
 800d010:	4a1d      	ldr	r2, [pc, #116]	@ (800d088 <UART_SetConfig+0x90c>)
 800d012:	fa22 f303 	lsr.w	r3, r2, r3
 800d016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d018:	e00f      	b.n	800d03a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d01a:	4b1b      	ldr	r3, [pc, #108]	@ (800d088 <UART_SetConfig+0x90c>)
 800d01c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d01e:	e00c      	b.n	800d03a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d020:	4b1a      	ldr	r3, [pc, #104]	@ (800d08c <UART_SetConfig+0x910>)
 800d022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d024:	e009      	b.n	800d03a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d02c:	e005      	b.n	800d03a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d02e:	2300      	movs	r3, #0
 800d030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d032:	2301      	movs	r3, #1
 800d034:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d038:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d03a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	f000 81ee 	beq.w	800d41e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d042:	697b      	ldr	r3, [r7, #20]
 800d044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d046:	4a12      	ldr	r2, [pc, #72]	@ (800d090 <UART_SetConfig+0x914>)
 800d048:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d04c:	461a      	mov	r2, r3
 800d04e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d050:	fbb3 f3f2 	udiv	r3, r3, r2
 800d054:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d056:	697b      	ldr	r3, [r7, #20]
 800d058:	685a      	ldr	r2, [r3, #4]
 800d05a:	4613      	mov	r3, r2
 800d05c:	005b      	lsls	r3, r3, #1
 800d05e:	4413      	add	r3, r2
 800d060:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d062:	429a      	cmp	r2, r3
 800d064:	d305      	bcc.n	800d072 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	685b      	ldr	r3, [r3, #4]
 800d06a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d06c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d06e:	429a      	cmp	r2, r3
 800d070:	d910      	bls.n	800d094 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800d072:	2301      	movs	r3, #1
 800d074:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d078:	e1d1      	b.n	800d41e <UART_SetConfig+0xca2>
 800d07a:	bf00      	nop
 800d07c:	40011c00 	.word	0x40011c00
 800d080:	58024400 	.word	0x58024400
 800d084:	58000c00 	.word	0x58000c00
 800d088:	03d09000 	.word	0x03d09000
 800d08c:	003d0900 	.word	0x003d0900
 800d090:	08011da4 	.word	0x08011da4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d096:	2200      	movs	r2, #0
 800d098:	60bb      	str	r3, [r7, #8]
 800d09a:	60fa      	str	r2, [r7, #12]
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0a0:	4ac0      	ldr	r2, [pc, #768]	@ (800d3a4 <UART_SetConfig+0xc28>)
 800d0a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0a6:	b29b      	uxth	r3, r3
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	603b      	str	r3, [r7, #0]
 800d0ac:	607a      	str	r2, [r7, #4]
 800d0ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d0b6:	f7f3 f92b 	bl	8000310 <__aeabi_uldivmod>
 800d0ba:	4602      	mov	r2, r0
 800d0bc:	460b      	mov	r3, r1
 800d0be:	4610      	mov	r0, r2
 800d0c0:	4619      	mov	r1, r3
 800d0c2:	f04f 0200 	mov.w	r2, #0
 800d0c6:	f04f 0300 	mov.w	r3, #0
 800d0ca:	020b      	lsls	r3, r1, #8
 800d0cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d0d0:	0202      	lsls	r2, r0, #8
 800d0d2:	6979      	ldr	r1, [r7, #20]
 800d0d4:	6849      	ldr	r1, [r1, #4]
 800d0d6:	0849      	lsrs	r1, r1, #1
 800d0d8:	2000      	movs	r0, #0
 800d0da:	460c      	mov	r4, r1
 800d0dc:	4605      	mov	r5, r0
 800d0de:	eb12 0804 	adds.w	r8, r2, r4
 800d0e2:	eb43 0905 	adc.w	r9, r3, r5
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	469a      	mov	sl, r3
 800d0ee:	4693      	mov	fp, r2
 800d0f0:	4652      	mov	r2, sl
 800d0f2:	465b      	mov	r3, fp
 800d0f4:	4640      	mov	r0, r8
 800d0f6:	4649      	mov	r1, r9
 800d0f8:	f7f3 f90a 	bl	8000310 <__aeabi_uldivmod>
 800d0fc:	4602      	mov	r2, r0
 800d0fe:	460b      	mov	r3, r1
 800d100:	4613      	mov	r3, r2
 800d102:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d106:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d10a:	d308      	bcc.n	800d11e <UART_SetConfig+0x9a2>
 800d10c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d10e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d112:	d204      	bcs.n	800d11e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800d114:	697b      	ldr	r3, [r7, #20]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d11a:	60da      	str	r2, [r3, #12]
 800d11c:	e17f      	b.n	800d41e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800d11e:	2301      	movs	r3, #1
 800d120:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d124:	e17b      	b.n	800d41e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d126:	697b      	ldr	r3, [r7, #20]
 800d128:	69db      	ldr	r3, [r3, #28]
 800d12a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d12e:	f040 80bd 	bne.w	800d2ac <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800d132:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d136:	2b20      	cmp	r3, #32
 800d138:	dc48      	bgt.n	800d1cc <UART_SetConfig+0xa50>
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	db7b      	blt.n	800d236 <UART_SetConfig+0xaba>
 800d13e:	2b20      	cmp	r3, #32
 800d140:	d879      	bhi.n	800d236 <UART_SetConfig+0xaba>
 800d142:	a201      	add	r2, pc, #4	@ (adr r2, 800d148 <UART_SetConfig+0x9cc>)
 800d144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d148:	0800d1d3 	.word	0x0800d1d3
 800d14c:	0800d1db 	.word	0x0800d1db
 800d150:	0800d237 	.word	0x0800d237
 800d154:	0800d237 	.word	0x0800d237
 800d158:	0800d1e3 	.word	0x0800d1e3
 800d15c:	0800d237 	.word	0x0800d237
 800d160:	0800d237 	.word	0x0800d237
 800d164:	0800d237 	.word	0x0800d237
 800d168:	0800d1f3 	.word	0x0800d1f3
 800d16c:	0800d237 	.word	0x0800d237
 800d170:	0800d237 	.word	0x0800d237
 800d174:	0800d237 	.word	0x0800d237
 800d178:	0800d237 	.word	0x0800d237
 800d17c:	0800d237 	.word	0x0800d237
 800d180:	0800d237 	.word	0x0800d237
 800d184:	0800d237 	.word	0x0800d237
 800d188:	0800d203 	.word	0x0800d203
 800d18c:	0800d237 	.word	0x0800d237
 800d190:	0800d237 	.word	0x0800d237
 800d194:	0800d237 	.word	0x0800d237
 800d198:	0800d237 	.word	0x0800d237
 800d19c:	0800d237 	.word	0x0800d237
 800d1a0:	0800d237 	.word	0x0800d237
 800d1a4:	0800d237 	.word	0x0800d237
 800d1a8:	0800d237 	.word	0x0800d237
 800d1ac:	0800d237 	.word	0x0800d237
 800d1b0:	0800d237 	.word	0x0800d237
 800d1b4:	0800d237 	.word	0x0800d237
 800d1b8:	0800d237 	.word	0x0800d237
 800d1bc:	0800d237 	.word	0x0800d237
 800d1c0:	0800d237 	.word	0x0800d237
 800d1c4:	0800d237 	.word	0x0800d237
 800d1c8:	0800d229 	.word	0x0800d229
 800d1cc:	2b40      	cmp	r3, #64	@ 0x40
 800d1ce:	d02e      	beq.n	800d22e <UART_SetConfig+0xab2>
 800d1d0:	e031      	b.n	800d236 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d1d2:	f7f9 fa23 	bl	800661c <HAL_RCC_GetPCLK1Freq>
 800d1d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d1d8:	e033      	b.n	800d242 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d1da:	f7f9 fa35 	bl	8006648 <HAL_RCC_GetPCLK2Freq>
 800d1de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d1e0:	e02f      	b.n	800d242 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d1e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f7fb f8cc 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d1ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1f0:	e027      	b.n	800d242 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d1f2:	f107 0318 	add.w	r3, r7, #24
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7fb fa18 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d1fc:	69fb      	ldr	r3, [r7, #28]
 800d1fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d200:	e01f      	b.n	800d242 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d202:	4b69      	ldr	r3, [pc, #420]	@ (800d3a8 <UART_SetConfig+0xc2c>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f003 0320 	and.w	r3, r3, #32
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d009      	beq.n	800d222 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d20e:	4b66      	ldr	r3, [pc, #408]	@ (800d3a8 <UART_SetConfig+0xc2c>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	08db      	lsrs	r3, r3, #3
 800d214:	f003 0303 	and.w	r3, r3, #3
 800d218:	4a64      	ldr	r2, [pc, #400]	@ (800d3ac <UART_SetConfig+0xc30>)
 800d21a:	fa22 f303 	lsr.w	r3, r2, r3
 800d21e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d220:	e00f      	b.n	800d242 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800d222:	4b62      	ldr	r3, [pc, #392]	@ (800d3ac <UART_SetConfig+0xc30>)
 800d224:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d226:	e00c      	b.n	800d242 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d228:	4b61      	ldr	r3, [pc, #388]	@ (800d3b0 <UART_SetConfig+0xc34>)
 800d22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d22c:	e009      	b.n	800d242 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d22e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d234:	e005      	b.n	800d242 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800d236:	2300      	movs	r3, #0
 800d238:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d23a:	2301      	movs	r3, #1
 800d23c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d240:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d244:	2b00      	cmp	r3, #0
 800d246:	f000 80ea 	beq.w	800d41e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d24e:	4a55      	ldr	r2, [pc, #340]	@ (800d3a4 <UART_SetConfig+0xc28>)
 800d250:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d254:	461a      	mov	r2, r3
 800d256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d258:	fbb3 f3f2 	udiv	r3, r3, r2
 800d25c:	005a      	lsls	r2, r3, #1
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	685b      	ldr	r3, [r3, #4]
 800d262:	085b      	lsrs	r3, r3, #1
 800d264:	441a      	add	r2, r3
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	685b      	ldr	r3, [r3, #4]
 800d26a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d26e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d272:	2b0f      	cmp	r3, #15
 800d274:	d916      	bls.n	800d2a4 <UART_SetConfig+0xb28>
 800d276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d27c:	d212      	bcs.n	800d2a4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d27e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d280:	b29b      	uxth	r3, r3
 800d282:	f023 030f 	bic.w	r3, r3, #15
 800d286:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d28a:	085b      	lsrs	r3, r3, #1
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	f003 0307 	and.w	r3, r3, #7
 800d292:	b29a      	uxth	r2, r3
 800d294:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d296:	4313      	orrs	r3, r2
 800d298:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d29a:	697b      	ldr	r3, [r7, #20]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d2a0:	60da      	str	r2, [r3, #12]
 800d2a2:	e0bc      	b.n	800d41e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d2aa:	e0b8      	b.n	800d41e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d2ac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d2b0:	2b20      	cmp	r3, #32
 800d2b2:	dc4b      	bgt.n	800d34c <UART_SetConfig+0xbd0>
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	f2c0 8087 	blt.w	800d3c8 <UART_SetConfig+0xc4c>
 800d2ba:	2b20      	cmp	r3, #32
 800d2bc:	f200 8084 	bhi.w	800d3c8 <UART_SetConfig+0xc4c>
 800d2c0:	a201      	add	r2, pc, #4	@ (adr r2, 800d2c8 <UART_SetConfig+0xb4c>)
 800d2c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2c6:	bf00      	nop
 800d2c8:	0800d353 	.word	0x0800d353
 800d2cc:	0800d35b 	.word	0x0800d35b
 800d2d0:	0800d3c9 	.word	0x0800d3c9
 800d2d4:	0800d3c9 	.word	0x0800d3c9
 800d2d8:	0800d363 	.word	0x0800d363
 800d2dc:	0800d3c9 	.word	0x0800d3c9
 800d2e0:	0800d3c9 	.word	0x0800d3c9
 800d2e4:	0800d3c9 	.word	0x0800d3c9
 800d2e8:	0800d373 	.word	0x0800d373
 800d2ec:	0800d3c9 	.word	0x0800d3c9
 800d2f0:	0800d3c9 	.word	0x0800d3c9
 800d2f4:	0800d3c9 	.word	0x0800d3c9
 800d2f8:	0800d3c9 	.word	0x0800d3c9
 800d2fc:	0800d3c9 	.word	0x0800d3c9
 800d300:	0800d3c9 	.word	0x0800d3c9
 800d304:	0800d3c9 	.word	0x0800d3c9
 800d308:	0800d383 	.word	0x0800d383
 800d30c:	0800d3c9 	.word	0x0800d3c9
 800d310:	0800d3c9 	.word	0x0800d3c9
 800d314:	0800d3c9 	.word	0x0800d3c9
 800d318:	0800d3c9 	.word	0x0800d3c9
 800d31c:	0800d3c9 	.word	0x0800d3c9
 800d320:	0800d3c9 	.word	0x0800d3c9
 800d324:	0800d3c9 	.word	0x0800d3c9
 800d328:	0800d3c9 	.word	0x0800d3c9
 800d32c:	0800d3c9 	.word	0x0800d3c9
 800d330:	0800d3c9 	.word	0x0800d3c9
 800d334:	0800d3c9 	.word	0x0800d3c9
 800d338:	0800d3c9 	.word	0x0800d3c9
 800d33c:	0800d3c9 	.word	0x0800d3c9
 800d340:	0800d3c9 	.word	0x0800d3c9
 800d344:	0800d3c9 	.word	0x0800d3c9
 800d348:	0800d3bb 	.word	0x0800d3bb
 800d34c:	2b40      	cmp	r3, #64	@ 0x40
 800d34e:	d037      	beq.n	800d3c0 <UART_SetConfig+0xc44>
 800d350:	e03a      	b.n	800d3c8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d352:	f7f9 f963 	bl	800661c <HAL_RCC_GetPCLK1Freq>
 800d356:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d358:	e03c      	b.n	800d3d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d35a:	f7f9 f975 	bl	8006648 <HAL_RCC_GetPCLK2Freq>
 800d35e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d360:	e038      	b.n	800d3d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d362:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d366:	4618      	mov	r0, r3
 800d368:	f7fb f80c 	bl	8008384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d36e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d370:	e030      	b.n	800d3d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d372:	f107 0318 	add.w	r3, r7, #24
 800d376:	4618      	mov	r0, r3
 800d378:	f7fb f958 	bl	800862c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d37c:	69fb      	ldr	r3, [r7, #28]
 800d37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d380:	e028      	b.n	800d3d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d382:	4b09      	ldr	r3, [pc, #36]	@ (800d3a8 <UART_SetConfig+0xc2c>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f003 0320 	and.w	r3, r3, #32
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d012      	beq.n	800d3b4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d38e:	4b06      	ldr	r3, [pc, #24]	@ (800d3a8 <UART_SetConfig+0xc2c>)
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	08db      	lsrs	r3, r3, #3
 800d394:	f003 0303 	and.w	r3, r3, #3
 800d398:	4a04      	ldr	r2, [pc, #16]	@ (800d3ac <UART_SetConfig+0xc30>)
 800d39a:	fa22 f303 	lsr.w	r3, r2, r3
 800d39e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d3a0:	e018      	b.n	800d3d4 <UART_SetConfig+0xc58>
 800d3a2:	bf00      	nop
 800d3a4:	08011da4 	.word	0x08011da4
 800d3a8:	58024400 	.word	0x58024400
 800d3ac:	03d09000 	.word	0x03d09000
 800d3b0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800d3b4:	4b24      	ldr	r3, [pc, #144]	@ (800d448 <UART_SetConfig+0xccc>)
 800d3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3b8:	e00c      	b.n	800d3d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d3ba:	4b24      	ldr	r3, [pc, #144]	@ (800d44c <UART_SetConfig+0xcd0>)
 800d3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3be:	e009      	b.n	800d3d4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d3c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d3c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3c6:	e005      	b.n	800d3d4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d3d2:	bf00      	nop
    }

    if (pclk != 0U)
 800d3d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d021      	beq.n	800d41e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3da:	697b      	ldr	r3, [r7, #20]
 800d3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3de:	4a1c      	ldr	r2, [pc, #112]	@ (800d450 <UART_SetConfig+0xcd4>)
 800d3e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d3e4:	461a      	mov	r2, r3
 800d3e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3e8:	fbb3 f2f2 	udiv	r2, r3, r2
 800d3ec:	697b      	ldr	r3, [r7, #20]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	085b      	lsrs	r3, r3, #1
 800d3f2:	441a      	add	r2, r3
 800d3f4:	697b      	ldr	r3, [r7, #20]
 800d3f6:	685b      	ldr	r3, [r3, #4]
 800d3f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d400:	2b0f      	cmp	r3, #15
 800d402:	d909      	bls.n	800d418 <UART_SetConfig+0xc9c>
 800d404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d406:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d40a:	d205      	bcs.n	800d418 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d40e:	b29a      	uxth	r2, r3
 800d410:	697b      	ldr	r3, [r7, #20]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	60da      	str	r2, [r3, #12]
 800d416:	e002      	b.n	800d41e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800d418:	2301      	movs	r3, #1
 800d41a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	2201      	movs	r2, #1
 800d422:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d426:	697b      	ldr	r3, [r7, #20]
 800d428:	2201      	movs	r2, #1
 800d42a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d42e:	697b      	ldr	r3, [r7, #20]
 800d430:	2200      	movs	r2, #0
 800d432:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d434:	697b      	ldr	r3, [r7, #20]
 800d436:	2200      	movs	r2, #0
 800d438:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d43a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3748      	adds	r7, #72	@ 0x48
 800d442:	46bd      	mov	sp, r7
 800d444:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d448:	03d09000 	.word	0x03d09000
 800d44c:	003d0900 	.word	0x003d0900
 800d450:	08011da4 	.word	0x08011da4

0800d454 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d454:	b480      	push	{r7}
 800d456:	b083      	sub	sp, #12
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d460:	f003 0308 	and.w	r3, r3, #8
 800d464:	2b00      	cmp	r3, #0
 800d466:	d00a      	beq.n	800d47e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	685b      	ldr	r3, [r3, #4]
 800d46e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	430a      	orrs	r2, r1
 800d47c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d482:	f003 0301 	and.w	r3, r3, #1
 800d486:	2b00      	cmp	r3, #0
 800d488:	d00a      	beq.n	800d4a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	685b      	ldr	r3, [r3, #4]
 800d490:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	430a      	orrs	r2, r1
 800d49e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4a4:	f003 0302 	and.w	r3, r3, #2
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d00a      	beq.n	800d4c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	685b      	ldr	r3, [r3, #4]
 800d4b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	430a      	orrs	r2, r1
 800d4c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4c6:	f003 0304 	and.w	r3, r3, #4
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d00a      	beq.n	800d4e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	685b      	ldr	r3, [r3, #4]
 800d4d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	430a      	orrs	r2, r1
 800d4e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4e8:	f003 0310 	and.w	r3, r3, #16
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d00a      	beq.n	800d506 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	689b      	ldr	r3, [r3, #8]
 800d4f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	430a      	orrs	r2, r1
 800d504:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d50a:	f003 0320 	and.w	r3, r3, #32
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d00a      	beq.n	800d528 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	689b      	ldr	r3, [r3, #8]
 800d518:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	430a      	orrs	r2, r1
 800d526:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d52c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d530:	2b00      	cmp	r3, #0
 800d532:	d01a      	beq.n	800d56a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	685b      	ldr	r3, [r3, #4]
 800d53a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	430a      	orrs	r2, r1
 800d548:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d54e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d552:	d10a      	bne.n	800d56a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	685b      	ldr	r3, [r3, #4]
 800d55a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	430a      	orrs	r2, r1
 800d568:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d56e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d572:	2b00      	cmp	r3, #0
 800d574:	d00a      	beq.n	800d58c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	685b      	ldr	r3, [r3, #4]
 800d57c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	430a      	orrs	r2, r1
 800d58a:	605a      	str	r2, [r3, #4]
  }
}
 800d58c:	bf00      	nop
 800d58e:	370c      	adds	r7, #12
 800d590:	46bd      	mov	sp, r7
 800d592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d596:	4770      	bx	lr

0800d598 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d598:	b580      	push	{r7, lr}
 800d59a:	b098      	sub	sp, #96	@ 0x60
 800d59c:	af02      	add	r7, sp, #8
 800d59e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d5a8:	f7f4 fcfa 	bl	8001fa0 <HAL_GetTick>
 800d5ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f003 0308 	and.w	r3, r3, #8
 800d5b8:	2b08      	cmp	r3, #8
 800d5ba:	d12f      	bne.n	800d61c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d5bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d5c0:	9300      	str	r3, [sp, #0]
 800d5c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d5ca:	6878      	ldr	r0, [r7, #4]
 800d5cc:	f000 f88e 	bl	800d6ec <UART_WaitOnFlagUntilTimeout>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d022      	beq.n	800d61c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5de:	e853 3f00 	ldrex	r3, [r3]
 800d5e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d5e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5ea:	653b      	str	r3, [r7, #80]	@ 0x50
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	461a      	mov	r2, r3
 800d5f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800d5f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d5fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d5fc:	e841 2300 	strex	r3, r2, [r1]
 800d600:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d604:	2b00      	cmp	r3, #0
 800d606:	d1e6      	bne.n	800d5d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	2220      	movs	r2, #32
 800d60c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2200      	movs	r2, #0
 800d614:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d618:	2303      	movs	r3, #3
 800d61a:	e063      	b.n	800d6e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	f003 0304 	and.w	r3, r3, #4
 800d626:	2b04      	cmp	r3, #4
 800d628:	d149      	bne.n	800d6be <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d62a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d62e:	9300      	str	r3, [sp, #0]
 800d630:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d632:	2200      	movs	r2, #0
 800d634:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d638:	6878      	ldr	r0, [r7, #4]
 800d63a:	f000 f857 	bl	800d6ec <UART_WaitOnFlagUntilTimeout>
 800d63e:	4603      	mov	r3, r0
 800d640:	2b00      	cmp	r3, #0
 800d642:	d03c      	beq.n	800d6be <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d64c:	e853 3f00 	ldrex	r3, [r3]
 800d650:	623b      	str	r3, [r7, #32]
   return(result);
 800d652:	6a3b      	ldr	r3, [r7, #32]
 800d654:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d658:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	461a      	mov	r2, r3
 800d660:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d662:	633b      	str	r3, [r7, #48]	@ 0x30
 800d664:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d666:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d668:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d66a:	e841 2300 	strex	r3, r2, [r1]
 800d66e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d672:	2b00      	cmp	r3, #0
 800d674:	d1e6      	bne.n	800d644 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	3308      	adds	r3, #8
 800d67c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d67e:	693b      	ldr	r3, [r7, #16]
 800d680:	e853 3f00 	ldrex	r3, [r3]
 800d684:	60fb      	str	r3, [r7, #12]
   return(result);
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	f023 0301 	bic.w	r3, r3, #1
 800d68c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	3308      	adds	r3, #8
 800d694:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d696:	61fa      	str	r2, [r7, #28]
 800d698:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d69a:	69b9      	ldr	r1, [r7, #24]
 800d69c:	69fa      	ldr	r2, [r7, #28]
 800d69e:	e841 2300 	strex	r3, r2, [r1]
 800d6a2:	617b      	str	r3, [r7, #20]
   return(result);
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d1e5      	bne.n	800d676 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	2220      	movs	r2, #32
 800d6ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d6ba:	2303      	movs	r3, #3
 800d6bc:	e012      	b.n	800d6e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	2220      	movs	r2, #32
 800d6c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	2220      	movs	r2, #32
 800d6ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	2200      	movs	r2, #0
 800d6de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d6e2:	2300      	movs	r3, #0
}
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	3758      	adds	r7, #88	@ 0x58
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b084      	sub	sp, #16
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	60f8      	str	r0, [r7, #12]
 800d6f4:	60b9      	str	r1, [r7, #8]
 800d6f6:	603b      	str	r3, [r7, #0]
 800d6f8:	4613      	mov	r3, r2
 800d6fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d6fc:	e04f      	b.n	800d79e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d6fe:	69bb      	ldr	r3, [r7, #24]
 800d700:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d704:	d04b      	beq.n	800d79e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d706:	f7f4 fc4b 	bl	8001fa0 <HAL_GetTick>
 800d70a:	4602      	mov	r2, r0
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	1ad3      	subs	r3, r2, r3
 800d710:	69ba      	ldr	r2, [r7, #24]
 800d712:	429a      	cmp	r2, r3
 800d714:	d302      	bcc.n	800d71c <UART_WaitOnFlagUntilTimeout+0x30>
 800d716:	69bb      	ldr	r3, [r7, #24]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d101      	bne.n	800d720 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d71c:	2303      	movs	r3, #3
 800d71e:	e04e      	b.n	800d7be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	f003 0304 	and.w	r3, r3, #4
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d037      	beq.n	800d79e <UART_WaitOnFlagUntilTimeout+0xb2>
 800d72e:	68bb      	ldr	r3, [r7, #8]
 800d730:	2b80      	cmp	r3, #128	@ 0x80
 800d732:	d034      	beq.n	800d79e <UART_WaitOnFlagUntilTimeout+0xb2>
 800d734:	68bb      	ldr	r3, [r7, #8]
 800d736:	2b40      	cmp	r3, #64	@ 0x40
 800d738:	d031      	beq.n	800d79e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	69db      	ldr	r3, [r3, #28]
 800d740:	f003 0308 	and.w	r3, r3, #8
 800d744:	2b08      	cmp	r3, #8
 800d746:	d110      	bne.n	800d76a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	2208      	movs	r2, #8
 800d74e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d750:	68f8      	ldr	r0, [r7, #12]
 800d752:	f000 f839 	bl	800d7c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	2208      	movs	r2, #8
 800d75a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	2200      	movs	r2, #0
 800d762:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d766:	2301      	movs	r3, #1
 800d768:	e029      	b.n	800d7be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	69db      	ldr	r3, [r3, #28]
 800d770:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d774:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d778:	d111      	bne.n	800d79e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d782:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d784:	68f8      	ldr	r0, [r7, #12]
 800d786:	f000 f81f 	bl	800d7c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	2220      	movs	r2, #32
 800d78e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	2200      	movs	r2, #0
 800d796:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d79a:	2303      	movs	r3, #3
 800d79c:	e00f      	b.n	800d7be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	69da      	ldr	r2, [r3, #28]
 800d7a4:	68bb      	ldr	r3, [r7, #8]
 800d7a6:	4013      	ands	r3, r2
 800d7a8:	68ba      	ldr	r2, [r7, #8]
 800d7aa:	429a      	cmp	r2, r3
 800d7ac:	bf0c      	ite	eq
 800d7ae:	2301      	moveq	r3, #1
 800d7b0:	2300      	movne	r3, #0
 800d7b2:	b2db      	uxtb	r3, r3
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	79fb      	ldrb	r3, [r7, #7]
 800d7b8:	429a      	cmp	r2, r3
 800d7ba:	d0a0      	beq.n	800d6fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d7bc:	2300      	movs	r3, #0
}
 800d7be:	4618      	mov	r0, r3
 800d7c0:	3710      	adds	r7, #16
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}
	...

0800d7c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d7c8:	b480      	push	{r7}
 800d7ca:	b095      	sub	sp, #84	@ 0x54
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7d8:	e853 3f00 	ldrex	r3, [r3]
 800d7dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d7e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	461a      	mov	r2, r3
 800d7ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800d7f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d7f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d7f6:	e841 2300 	strex	r3, r2, [r1]
 800d7fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d1e6      	bne.n	800d7d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	3308      	adds	r3, #8
 800d808:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d80a:	6a3b      	ldr	r3, [r7, #32]
 800d80c:	e853 3f00 	ldrex	r3, [r3]
 800d810:	61fb      	str	r3, [r7, #28]
   return(result);
 800d812:	69fa      	ldr	r2, [r7, #28]
 800d814:	4b1e      	ldr	r3, [pc, #120]	@ (800d890 <UART_EndRxTransfer+0xc8>)
 800d816:	4013      	ands	r3, r2
 800d818:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	3308      	adds	r3, #8
 800d820:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d822:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d824:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d826:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d828:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d82a:	e841 2300 	strex	r3, r2, [r1]
 800d82e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d832:	2b00      	cmp	r3, #0
 800d834:	d1e5      	bne.n	800d802 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d83a:	2b01      	cmp	r3, #1
 800d83c:	d118      	bne.n	800d870 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	e853 3f00 	ldrex	r3, [r3]
 800d84a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	f023 0310 	bic.w	r3, r3, #16
 800d852:	647b      	str	r3, [r7, #68]	@ 0x44
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	461a      	mov	r2, r3
 800d85a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d85c:	61bb      	str	r3, [r7, #24]
 800d85e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d860:	6979      	ldr	r1, [r7, #20]
 800d862:	69ba      	ldr	r2, [r7, #24]
 800d864:	e841 2300 	strex	r3, r2, [r1]
 800d868:	613b      	str	r3, [r7, #16]
   return(result);
 800d86a:	693b      	ldr	r3, [r7, #16]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d1e6      	bne.n	800d83e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2220      	movs	r2, #32
 800d874:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2200      	movs	r2, #0
 800d87c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2200      	movs	r2, #0
 800d882:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d884:	bf00      	nop
 800d886:	3754      	adds	r7, #84	@ 0x54
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr
 800d890:	effffffe 	.word	0xeffffffe

0800d894 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d8aa:	68f8      	ldr	r0, [r7, #12]
 800d8ac:	f7fe ff50 	bl	800c750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d8b0:	bf00      	nop
 800d8b2:	3710      	adds	r7, #16
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}

0800d8b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b088      	sub	sp, #32
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	e853 3f00 	ldrex	r3, [r3]
 800d8cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8ce:	68bb      	ldr	r3, [r7, #8]
 800d8d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8d4:	61fb      	str	r3, [r7, #28]
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	461a      	mov	r2, r3
 800d8dc:	69fb      	ldr	r3, [r7, #28]
 800d8de:	61bb      	str	r3, [r7, #24]
 800d8e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8e2:	6979      	ldr	r1, [r7, #20]
 800d8e4:	69ba      	ldr	r2, [r7, #24]
 800d8e6:	e841 2300 	strex	r3, r2, [r1]
 800d8ea:	613b      	str	r3, [r7, #16]
   return(result);
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d1e6      	bne.n	800d8c0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2220      	movs	r2, #32
 800d8f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d900:	6878      	ldr	r0, [r7, #4]
 800d902:	f7fe ff1b 	bl	800c73c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d906:	bf00      	nop
 800d908:	3720      	adds	r7, #32
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bd80      	pop	{r7, pc}

0800d90e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d90e:	b480      	push	{r7}
 800d910:	b083      	sub	sp, #12
 800d912:	af00      	add	r7, sp, #0
 800d914:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d916:	bf00      	nop
 800d918:	370c      	adds	r7, #12
 800d91a:	46bd      	mov	sp, r7
 800d91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d920:	4770      	bx	lr

0800d922 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d922:	b480      	push	{r7}
 800d924:	b083      	sub	sp, #12
 800d926:	af00      	add	r7, sp, #0
 800d928:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d92a:	bf00      	nop
 800d92c:	370c      	adds	r7, #12
 800d92e:	46bd      	mov	sp, r7
 800d930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d934:	4770      	bx	lr

0800d936 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d936:	b480      	push	{r7}
 800d938:	b083      	sub	sp, #12
 800d93a:	af00      	add	r7, sp, #0
 800d93c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d93e:	bf00      	nop
 800d940:	370c      	adds	r7, #12
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr

0800d94a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d94a:	b480      	push	{r7}
 800d94c:	b085      	sub	sp, #20
 800d94e:	af00      	add	r7, sp, #0
 800d950:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d958:	2b01      	cmp	r3, #1
 800d95a:	d101      	bne.n	800d960 <HAL_UARTEx_DisableFifoMode+0x16>
 800d95c:	2302      	movs	r3, #2
 800d95e:	e027      	b.n	800d9b0 <HAL_UARTEx_DisableFifoMode+0x66>
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2201      	movs	r2, #1
 800d964:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	2224      	movs	r2, #36	@ 0x24
 800d96c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	681a      	ldr	r2, [r3, #0]
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	f022 0201 	bic.w	r2, r2, #1
 800d986:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d98e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2200      	movs	r2, #0
 800d994:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	68fa      	ldr	r2, [r7, #12]
 800d99c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2220      	movs	r2, #32
 800d9a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d9ae:	2300      	movs	r3, #0
}
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	3714      	adds	r7, #20
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ba:	4770      	bx	lr

0800d9bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d9cc:	2b01      	cmp	r3, #1
 800d9ce:	d101      	bne.n	800d9d4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d9d0:	2302      	movs	r3, #2
 800d9d2:	e02d      	b.n	800da30 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	2201      	movs	r2, #1
 800d9d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2224      	movs	r2, #36	@ 0x24
 800d9e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	681a      	ldr	r2, [r3, #0]
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	f022 0201 	bic.w	r2, r2, #1
 800d9fa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	689b      	ldr	r3, [r3, #8]
 800da02:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	683a      	ldr	r2, [r7, #0]
 800da0c:	430a      	orrs	r2, r1
 800da0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800da10:	6878      	ldr	r0, [r7, #4]
 800da12:	f000 f84f 	bl	800dab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	68fa      	ldr	r2, [r7, #12]
 800da1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2220      	movs	r2, #32
 800da22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2200      	movs	r2, #0
 800da2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800da2e:	2300      	movs	r3, #0
}
 800da30:	4618      	mov	r0, r3
 800da32:	3710      	adds	r7, #16
 800da34:	46bd      	mov	sp, r7
 800da36:	bd80      	pop	{r7, pc}

0800da38 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b084      	sub	sp, #16
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	6078      	str	r0, [r7, #4]
 800da40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800da48:	2b01      	cmp	r3, #1
 800da4a:	d101      	bne.n	800da50 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800da4c:	2302      	movs	r3, #2
 800da4e:	e02d      	b.n	800daac <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	2201      	movs	r2, #1
 800da54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2224      	movs	r2, #36	@ 0x24
 800da5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	681a      	ldr	r2, [r3, #0]
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	f022 0201 	bic.w	r2, r2, #1
 800da76:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	689b      	ldr	r3, [r3, #8]
 800da7e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	683a      	ldr	r2, [r7, #0]
 800da88:	430a      	orrs	r2, r1
 800da8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800da8c:	6878      	ldr	r0, [r7, #4]
 800da8e:	f000 f811 	bl	800dab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	68fa      	ldr	r2, [r7, #12]
 800da98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	2220      	movs	r2, #32
 800da9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2200      	movs	r2, #0
 800daa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800daaa:	2300      	movs	r3, #0
}
 800daac:	4618      	mov	r0, r3
 800daae:	3710      	adds	r7, #16
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b085      	sub	sp, #20
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d108      	bne.n	800dad6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	2201      	movs	r2, #1
 800dac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2201      	movs	r2, #1
 800dad0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dad4:	e031      	b.n	800db3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dad6:	2310      	movs	r3, #16
 800dad8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800dada:	2310      	movs	r3, #16
 800dadc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	689b      	ldr	r3, [r3, #8]
 800dae4:	0e5b      	lsrs	r3, r3, #25
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	f003 0307 	and.w	r3, r3, #7
 800daec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	689b      	ldr	r3, [r3, #8]
 800daf4:	0f5b      	lsrs	r3, r3, #29
 800daf6:	b2db      	uxtb	r3, r3
 800daf8:	f003 0307 	and.w	r3, r3, #7
 800dafc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dafe:	7bbb      	ldrb	r3, [r7, #14]
 800db00:	7b3a      	ldrb	r2, [r7, #12]
 800db02:	4911      	ldr	r1, [pc, #68]	@ (800db48 <UARTEx_SetNbDataToProcess+0x94>)
 800db04:	5c8a      	ldrb	r2, [r1, r2]
 800db06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800db0a:	7b3a      	ldrb	r2, [r7, #12]
 800db0c:	490f      	ldr	r1, [pc, #60]	@ (800db4c <UARTEx_SetNbDataToProcess+0x98>)
 800db0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800db10:	fb93 f3f2 	sdiv	r3, r3, r2
 800db14:	b29a      	uxth	r2, r3
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800db1c:	7bfb      	ldrb	r3, [r7, #15]
 800db1e:	7b7a      	ldrb	r2, [r7, #13]
 800db20:	4909      	ldr	r1, [pc, #36]	@ (800db48 <UARTEx_SetNbDataToProcess+0x94>)
 800db22:	5c8a      	ldrb	r2, [r1, r2]
 800db24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800db28:	7b7a      	ldrb	r2, [r7, #13]
 800db2a:	4908      	ldr	r1, [pc, #32]	@ (800db4c <UARTEx_SetNbDataToProcess+0x98>)
 800db2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800db2e:	fb93 f3f2 	sdiv	r3, r3, r2
 800db32:	b29a      	uxth	r2, r3
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800db3a:	bf00      	nop
 800db3c:	3714      	adds	r7, #20
 800db3e:	46bd      	mov	sp, r7
 800db40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db44:	4770      	bx	lr
 800db46:	bf00      	nop
 800db48:	08011dbc 	.word	0x08011dbc
 800db4c:	08011dc4 	.word	0x08011dc4

0800db50 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800db50:	b084      	sub	sp, #16
 800db52:	b480      	push	{r7}
 800db54:	b085      	sub	sp, #20
 800db56:	af00      	add	r7, sp, #0
 800db58:	6078      	str	r0, [r7, #4]
 800db5a:	f107 001c 	add.w	r0, r7, #28
 800db5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800db62:	2300      	movs	r3, #0
 800db64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800db66:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800db68:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800db6a:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800db6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800db6e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800db70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800db72:	431a      	orrs	r2, r3
             Init.ClockDiv
 800db74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800db76:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800db78:	68fa      	ldr	r2, [r7, #12]
 800db7a:	4313      	orrs	r3, r2
 800db7c:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	685a      	ldr	r2, [r3, #4]
 800db82:	4b07      	ldr	r3, [pc, #28]	@ (800dba0 <SDMMC_Init+0x50>)
 800db84:	4013      	ands	r3, r2
 800db86:	68fa      	ldr	r2, [r7, #12]
 800db88:	431a      	orrs	r2, r3
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800db8e:	2300      	movs	r3, #0
}
 800db90:	4618      	mov	r0, r3
 800db92:	3714      	adds	r7, #20
 800db94:	46bd      	mov	sp, r7
 800db96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9a:	b004      	add	sp, #16
 800db9c:	4770      	bx	lr
 800db9e:	bf00      	nop
 800dba0:	ffc02c00 	.word	0xffc02c00

0800dba4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800dba4:	b480      	push	{r7}
 800dba6:	b083      	sub	sp, #12
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	370c      	adds	r7, #12
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbbc:	4770      	bx	lr

0800dbbe <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800dbbe:	b480      	push	{r7}
 800dbc0:	b083      	sub	sp, #12
 800dbc2:	af00      	add	r7, sp, #0
 800dbc4:	6078      	str	r0, [r7, #4]
 800dbc6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	681a      	ldr	r2, [r3, #0]
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800dbd2:	2300      	movs	r3, #0
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	370c      	adds	r7, #12
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbde:	4770      	bx	lr

0800dbe0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	b083      	sub	sp, #12
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	f043 0203 	orr.w	r2, r3, #3
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800dbf4:	2300      	movs	r3, #0
}
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	370c      	adds	r7, #12
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc00:	4770      	bx	lr

0800dc02 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800dc02:	b480      	push	{r7}
 800dc04:	b083      	sub	sp, #12
 800dc06:	af00      	add	r7, sp, #0
 800dc08:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	f003 0303 	and.w	r3, r3, #3
}
 800dc12:	4618      	mov	r0, r3
 800dc14:	370c      	adds	r7, #12
 800dc16:	46bd      	mov	sp, r7
 800dc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1c:	4770      	bx	lr
	...

0800dc20 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800dc20:	b480      	push	{r7}
 800dc22:	b085      	sub	sp, #20
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	6078      	str	r0, [r7, #4]
 800dc28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	681a      	ldr	r2, [r3, #0]
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800dc3e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800dc44:	431a      	orrs	r2, r3
                       Command->CPSM);
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800dc4a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800dc4c:	68fa      	ldr	r2, [r7, #12]
 800dc4e:	4313      	orrs	r3, r2
 800dc50:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	68da      	ldr	r2, [r3, #12]
 800dc56:	4b06      	ldr	r3, [pc, #24]	@ (800dc70 <SDMMC_SendCommand+0x50>)
 800dc58:	4013      	ands	r3, r2
 800dc5a:	68fa      	ldr	r2, [r7, #12]
 800dc5c:	431a      	orrs	r2, r3
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800dc62:	2300      	movs	r3, #0
}
 800dc64:	4618      	mov	r0, r3
 800dc66:	3714      	adds	r7, #20
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6e:	4770      	bx	lr
 800dc70:	fffee0c0 	.word	0xfffee0c0

0800dc74 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800dc74:	b480      	push	{r7}
 800dc76:	b083      	sub	sp, #12
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	691b      	ldr	r3, [r3, #16]
 800dc80:	b2db      	uxtb	r3, r3
}
 800dc82:	4618      	mov	r0, r3
 800dc84:	370c      	adds	r7, #12
 800dc86:	46bd      	mov	sp, r7
 800dc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc8c:	4770      	bx	lr

0800dc8e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800dc8e:	b480      	push	{r7}
 800dc90:	b085      	sub	sp, #20
 800dc92:	af00      	add	r7, sp, #0
 800dc94:	6078      	str	r0, [r7, #4]
 800dc96:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	3314      	adds	r3, #20
 800dc9c:	461a      	mov	r2, r3
 800dc9e:	683b      	ldr	r3, [r7, #0]
 800dca0:	4413      	add	r3, r2
 800dca2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	681b      	ldr	r3, [r3, #0]
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3714      	adds	r7, #20
 800dcac:	46bd      	mov	sp, r7
 800dcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb2:	4770      	bx	lr

0800dcb4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b085      	sub	sp, #20
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
 800dcbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	681a      	ldr	r2, [r3, #0]
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	685a      	ldr	r2, [r3, #4]
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800dcd6:	683b      	ldr	r3, [r7, #0]
 800dcd8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800dcda:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800dce0:	431a      	orrs	r2, r3
                       Data->DPSM);
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800dce6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800dce8:	68fa      	ldr	r2, [r7, #12]
 800dcea:	4313      	orrs	r3, r2
 800dcec:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcf2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	431a      	orrs	r2, r3
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800dcfe:	2300      	movs	r3, #0

}
 800dd00:	4618      	mov	r0, r3
 800dd02:	3714      	adds	r7, #20
 800dd04:	46bd      	mov	sp, r7
 800dd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0a:	4770      	bx	lr

0800dd0c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	b088      	sub	sp, #32
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
 800dd14:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800dd1a:	2310      	movs	r3, #16
 800dd1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dd1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dd22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dd24:	2300      	movs	r3, #0
 800dd26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dd28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dd2c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dd2e:	f107 0308 	add.w	r3, r7, #8
 800dd32:	4619      	mov	r1, r3
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f7ff ff73 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800dd3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd3e:	2110      	movs	r1, #16
 800dd40:	6878      	ldr	r0, [r7, #4]
 800dd42:	f000 f9d3 	bl	800e0ec <SDMMC_GetCmdResp1>
 800dd46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dd48:	69fb      	ldr	r3, [r7, #28]
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	3720      	adds	r7, #32
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
	...

0800dd54 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b088      	sub	sp, #32
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800dd60:	230c      	movs	r3, #12
 800dd62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dd64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dd68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dd6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dd72:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	68db      	ldr	r3, [r3, #12]
 800dd78:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	68db      	ldr	r3, [r3, #12]
 800dd84:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dd8c:	f107 0308 	add.w	r3, r7, #8
 800dd90:	4619      	mov	r1, r3
 800dd92:	6878      	ldr	r0, [r7, #4]
 800dd94:	f7ff ff44 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800dd98:	4a0b      	ldr	r2, [pc, #44]	@ (800ddc8 <SDMMC_CmdStopTransfer+0x74>)
 800dd9a:	210c      	movs	r1, #12
 800dd9c:	6878      	ldr	r0, [r7, #4]
 800dd9e:	f000 f9a5 	bl	800e0ec <SDMMC_GetCmdResp1>
 800dda2:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	68db      	ldr	r3, [r3, #12]
 800dda8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800ddb0:	69fb      	ldr	r3, [r7, #28]
 800ddb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ddb6:	d101      	bne.n	800ddbc <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800ddb8:	2300      	movs	r3, #0
 800ddba:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800ddbc:	69fb      	ldr	r3, [r7, #28]
}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	3720      	adds	r7, #32
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}
 800ddc6:	bf00      	nop
 800ddc8:	05f5e100 	.word	0x05f5e100

0800ddcc <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b088      	sub	sp, #32
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
 800ddd4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ddd6:	683b      	ldr	r3, [r7, #0]
 800ddd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ddda:	2307      	movs	r3, #7
 800dddc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ddde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dde2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dde4:	2300      	movs	r3, #0
 800dde6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dde8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ddec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ddee:	f107 0308 	add.w	r3, r7, #8
 800ddf2:	4619      	mov	r1, r3
 800ddf4:	6878      	ldr	r0, [r7, #4]
 800ddf6:	f7ff ff13 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800ddfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ddfe:	2107      	movs	r1, #7
 800de00:	6878      	ldr	r0, [r7, #4]
 800de02:	f000 f973 	bl	800e0ec <SDMMC_GetCmdResp1>
 800de06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de08:	69fb      	ldr	r3, [r7, #28]
}
 800de0a:	4618      	mov	r0, r3
 800de0c:	3720      	adds	r7, #32
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd80      	pop	{r7, pc}

0800de12 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800de12:	b580      	push	{r7, lr}
 800de14:	b088      	sub	sp, #32
 800de16:	af00      	add	r7, sp, #0
 800de18:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800de1a:	2300      	movs	r3, #0
 800de1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800de1e:	2300      	movs	r3, #0
 800de20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800de22:	2300      	movs	r3, #0
 800de24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800de26:	2300      	movs	r3, #0
 800de28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800de2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800de2e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800de30:	f107 0308 	add.w	r3, r7, #8
 800de34:	4619      	mov	r1, r3
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f7ff fef2 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800de3c:	6878      	ldr	r0, [r7, #4]
 800de3e:	f000 fb97 	bl	800e570 <SDMMC_GetCmdError>
 800de42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de44:	69fb      	ldr	r3, [r7, #28]
}
 800de46:	4618      	mov	r0, r3
 800de48:	3720      	adds	r7, #32
 800de4a:	46bd      	mov	sp, r7
 800de4c:	bd80      	pop	{r7, pc}

0800de4e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800de4e:	b580      	push	{r7, lr}
 800de50:	b088      	sub	sp, #32
 800de52:	af00      	add	r7, sp, #0
 800de54:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800de56:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800de5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800de5c:	2308      	movs	r3, #8
 800de5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800de60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800de64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800de66:	2300      	movs	r3, #0
 800de68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800de6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800de6e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800de70:	f107 0308 	add.w	r3, r7, #8
 800de74:	4619      	mov	r1, r3
 800de76:	6878      	ldr	r0, [r7, #4]
 800de78:	f7ff fed2 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f000 fb29 	bl	800e4d4 <SDMMC_GetCmdResp7>
 800de82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800de84:	69fb      	ldr	r3, [r7, #28]
}
 800de86:	4618      	mov	r0, r3
 800de88:	3720      	adds	r7, #32
 800de8a:	46bd      	mov	sp, r7
 800de8c:	bd80      	pop	{r7, pc}

0800de8e <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800de8e:	b580      	push	{r7, lr}
 800de90:	b088      	sub	sp, #32
 800de92:	af00      	add	r7, sp, #0
 800de94:	6078      	str	r0, [r7, #4]
 800de96:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800de98:	683b      	ldr	r3, [r7, #0]
 800de9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800de9c:	2337      	movs	r3, #55	@ 0x37
 800de9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dea0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dea4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dea6:	2300      	movs	r3, #0
 800dea8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800deaa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800deae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800deb0:	f107 0308 	add.w	r3, r7, #8
 800deb4:	4619      	mov	r1, r3
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f7ff feb2 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800debc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dec0:	2137      	movs	r1, #55	@ 0x37
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f000 f912 	bl	800e0ec <SDMMC_GetCmdResp1>
 800dec8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800deca:	69fb      	ldr	r3, [r7, #28]
}
 800decc:	4618      	mov	r0, r3
 800dece:	3720      	adds	r7, #32
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ded4:	b580      	push	{r7, lr}
 800ded6:	b088      	sub	sp, #32
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
 800dedc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800dede:	683b      	ldr	r3, [r7, #0]
 800dee0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800dee2:	2329      	movs	r3, #41	@ 0x29
 800dee4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dee6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800deea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800deec:	2300      	movs	r3, #0
 800deee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800def0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800def4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800def6:	f107 0308 	add.w	r3, r7, #8
 800defa:	4619      	mov	r1, r3
 800defc:	6878      	ldr	r0, [r7, #4]
 800defe:	f7ff fe8f 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800df02:	6878      	ldr	r0, [r7, #4]
 800df04:	f000 fa2e 	bl	800e364 <SDMMC_GetCmdResp3>
 800df08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800df0a:	69fb      	ldr	r3, [r7, #28]
}
 800df0c:	4618      	mov	r0, r3
 800df0e:	3720      	adds	r7, #32
 800df10:	46bd      	mov	sp, r7
 800df12:	bd80      	pop	{r7, pc}

0800df14 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b088      	sub	sp, #32
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
 800df1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800df1e:	683b      	ldr	r3, [r7, #0]
 800df20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800df22:	2306      	movs	r3, #6
 800df24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800df26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800df2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800df2c:	2300      	movs	r3, #0
 800df2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800df30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800df34:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800df36:	f107 0308 	add.w	r3, r7, #8
 800df3a:	4619      	mov	r1, r3
 800df3c:	6878      	ldr	r0, [r7, #4]
 800df3e:	f7ff fe6f 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800df42:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df46:	2106      	movs	r1, #6
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f000 f8cf 	bl	800e0ec <SDMMC_GetCmdResp1>
 800df4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800df50:	69fb      	ldr	r3, [r7, #28]
}
 800df52:	4618      	mov	r0, r3
 800df54:	3720      	adds	r7, #32
 800df56:	46bd      	mov	sp, r7
 800df58:	bd80      	pop	{r7, pc}

0800df5a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800df5a:	b580      	push	{r7, lr}
 800df5c:	b088      	sub	sp, #32
 800df5e:	af00      	add	r7, sp, #0
 800df60:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800df62:	2300      	movs	r3, #0
 800df64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800df66:	2333      	movs	r3, #51	@ 0x33
 800df68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800df6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800df6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800df70:	2300      	movs	r3, #0
 800df72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800df74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800df78:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800df7a:	f107 0308 	add.w	r3, r7, #8
 800df7e:	4619      	mov	r1, r3
 800df80:	6878      	ldr	r0, [r7, #4]
 800df82:	f7ff fe4d 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800df86:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df8a:	2133      	movs	r1, #51	@ 0x33
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f000 f8ad 	bl	800e0ec <SDMMC_GetCmdResp1>
 800df92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800df94:	69fb      	ldr	r3, [r7, #28]
}
 800df96:	4618      	mov	r0, r3
 800df98:	3720      	adds	r7, #32
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd80      	pop	{r7, pc}

0800df9e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800df9e:	b580      	push	{r7, lr}
 800dfa0:	b088      	sub	sp, #32
 800dfa2:	af00      	add	r7, sp, #0
 800dfa4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800dfaa:	2302      	movs	r3, #2
 800dfac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800dfae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800dfb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dfb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dfbc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dfbe:	f107 0308 	add.w	r3, r7, #8
 800dfc2:	4619      	mov	r1, r3
 800dfc4:	6878      	ldr	r0, [r7, #4]
 800dfc6:	f7ff fe2b 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f000 f980 	bl	800e2d0 <SDMMC_GetCmdResp2>
 800dfd0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dfd2:	69fb      	ldr	r3, [r7, #28]
}
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	3720      	adds	r7, #32
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b088      	sub	sp, #32
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
 800dfe4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800dfe6:	683b      	ldr	r3, [r7, #0]
 800dfe8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800dfea:	2309      	movs	r3, #9
 800dfec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800dfee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800dff2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dff4:	2300      	movs	r3, #0
 800dff6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dff8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dffc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dffe:	f107 0308 	add.w	r3, r7, #8
 800e002:	4619      	mov	r1, r3
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f7ff fe0b 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e00a:	6878      	ldr	r0, [r7, #4]
 800e00c:	f000 f960 	bl	800e2d0 <SDMMC_GetCmdResp2>
 800e010:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e012:	69fb      	ldr	r3, [r7, #28]
}
 800e014:	4618      	mov	r0, r3
 800e016:	3720      	adds	r7, #32
 800e018:	46bd      	mov	sp, r7
 800e01a:	bd80      	pop	{r7, pc}

0800e01c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b088      	sub	sp, #32
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]
 800e024:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e026:	2300      	movs	r3, #0
 800e028:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e02a:	2303      	movs	r3, #3
 800e02c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e02e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e032:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e034:	2300      	movs	r3, #0
 800e036:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e038:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e03c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e03e:	f107 0308 	add.w	r3, r7, #8
 800e042:	4619      	mov	r1, r3
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f7ff fdeb 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e04a:	683a      	ldr	r2, [r7, #0]
 800e04c:	2103      	movs	r1, #3
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f000 f9c8 	bl	800e3e4 <SDMMC_GetCmdResp6>
 800e054:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e056:	69fb      	ldr	r3, [r7, #28]
}
 800e058:	4618      	mov	r0, r3
 800e05a:	3720      	adds	r7, #32
 800e05c:	46bd      	mov	sp, r7
 800e05e:	bd80      	pop	{r7, pc}

0800e060 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b088      	sub	sp, #32
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
 800e068:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800e06a:	683b      	ldr	r3, [r7, #0]
 800e06c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e06e:	230d      	movs	r3, #13
 800e070:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e072:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e076:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e078:	2300      	movs	r3, #0
 800e07a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e07c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e080:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e082:	f107 0308 	add.w	r3, r7, #8
 800e086:	4619      	mov	r1, r3
 800e088:	6878      	ldr	r0, [r7, #4]
 800e08a:	f7ff fdc9 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800e08e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e092:	210d      	movs	r1, #13
 800e094:	6878      	ldr	r0, [r7, #4]
 800e096:	f000 f829 	bl	800e0ec <SDMMC_GetCmdResp1>
 800e09a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e09c:	69fb      	ldr	r3, [r7, #28]
}
 800e09e:	4618      	mov	r0, r3
 800e0a0:	3720      	adds	r7, #32
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}

0800e0a6 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800e0a6:	b580      	push	{r7, lr}
 800e0a8:	b088      	sub	sp, #32
 800e0aa:	af00      	add	r7, sp, #0
 800e0ac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800e0b2:	230d      	movs	r3, #13
 800e0b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e0b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e0ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e0bc:	2300      	movs	r3, #0
 800e0be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e0c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e0c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e0c6:	f107 0308 	add.w	r3, r7, #8
 800e0ca:	4619      	mov	r1, r3
 800e0cc:	6878      	ldr	r0, [r7, #4]
 800e0ce:	f7ff fda7 	bl	800dc20 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800e0d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e0d6:	210d      	movs	r1, #13
 800e0d8:	6878      	ldr	r0, [r7, #4]
 800e0da:	f000 f807 	bl	800e0ec <SDMMC_GetCmdResp1>
 800e0de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e0e0:	69fb      	ldr	r3, [r7, #28]
}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	3720      	adds	r7, #32
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	bd80      	pop	{r7, pc}
	...

0800e0ec <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b088      	sub	sp, #32
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	60f8      	str	r0, [r7, #12]
 800e0f4:	460b      	mov	r3, r1
 800e0f6:	607a      	str	r2, [r7, #4]
 800e0f8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800e0fa:	4b70      	ldr	r3, [pc, #448]	@ (800e2bc <SDMMC_GetCmdResp1+0x1d0>)
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	4a70      	ldr	r2, [pc, #448]	@ (800e2c0 <SDMMC_GetCmdResp1+0x1d4>)
 800e100:	fba2 2303 	umull	r2, r3, r2, r3
 800e104:	0a5a      	lsrs	r2, r3, #9
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	fb02 f303 	mul.w	r3, r2, r3
 800e10c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800e10e:	69fb      	ldr	r3, [r7, #28]
 800e110:	1e5a      	subs	r2, r3, #1
 800e112:	61fa      	str	r2, [r7, #28]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d102      	bne.n	800e11e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e118:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e11c:	e0c9      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e122:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800e124:	69ba      	ldr	r2, [r7, #24]
 800e126:	4b67      	ldr	r3, [pc, #412]	@ (800e2c4 <SDMMC_GetCmdResp1+0x1d8>)
 800e128:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d0ef      	beq.n	800e10e <SDMMC_GetCmdResp1+0x22>
 800e12e:	69bb      	ldr	r3, [r7, #24]
 800e130:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e134:	2b00      	cmp	r3, #0
 800e136:	d1ea      	bne.n	800e10e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e13c:	f003 0304 	and.w	r3, r3, #4
 800e140:	2b00      	cmp	r3, #0
 800e142:	d004      	beq.n	800e14e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	2204      	movs	r2, #4
 800e148:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e14a:	2304      	movs	r3, #4
 800e14c:	e0b1      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e152:	f003 0301 	and.w	r3, r3, #1
 800e156:	2b00      	cmp	r3, #0
 800e158:	d004      	beq.n	800e164 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	2201      	movs	r2, #1
 800e15e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e160:	2301      	movs	r3, #1
 800e162:	e0a6      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	4a58      	ldr	r2, [pc, #352]	@ (800e2c8 <SDMMC_GetCmdResp1+0x1dc>)
 800e168:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e16a:	68f8      	ldr	r0, [r7, #12]
 800e16c:	f7ff fd82 	bl	800dc74 <SDMMC_GetCommandResponse>
 800e170:	4603      	mov	r3, r0
 800e172:	461a      	mov	r2, r3
 800e174:	7afb      	ldrb	r3, [r7, #11]
 800e176:	4293      	cmp	r3, r2
 800e178:	d001      	beq.n	800e17e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e17a:	2301      	movs	r3, #1
 800e17c:	e099      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e17e:	2100      	movs	r1, #0
 800e180:	68f8      	ldr	r0, [r7, #12]
 800e182:	f7ff fd84 	bl	800dc8e <SDMMC_GetResponse>
 800e186:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e188:	697a      	ldr	r2, [r7, #20]
 800e18a:	4b50      	ldr	r3, [pc, #320]	@ (800e2cc <SDMMC_GetCmdResp1+0x1e0>)
 800e18c:	4013      	ands	r3, r2
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d101      	bne.n	800e196 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800e192:	2300      	movs	r3, #0
 800e194:	e08d      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	da02      	bge.n	800e1a2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e19c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e1a0:	e087      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d001      	beq.n	800e1b0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e1ac:	2340      	movs	r3, #64	@ 0x40
 800e1ae:	e080      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e1b0:	697b      	ldr	r3, [r7, #20]
 800e1b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d001      	beq.n	800e1be <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e1ba:	2380      	movs	r3, #128	@ 0x80
 800e1bc:	e079      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e1be:	697b      	ldr	r3, [r7, #20]
 800e1c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d002      	beq.n	800e1ce <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e1c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e1cc:	e071      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e1ce:	697b      	ldr	r3, [r7, #20]
 800e1d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d002      	beq.n	800e1de <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e1d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e1dc:	e069      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d002      	beq.n	800e1ee <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e1e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e1ec:	e061      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e1ee:	697b      	ldr	r3, [r7, #20]
 800e1f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d002      	beq.n	800e1fe <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e1f8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e1fc:	e059      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e1fe:	697b      	ldr	r3, [r7, #20]
 800e200:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e204:	2b00      	cmp	r3, #0
 800e206:	d002      	beq.n	800e20e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e208:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e20c:	e051      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e214:	2b00      	cmp	r3, #0
 800e216:	d002      	beq.n	800e21e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e218:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e21c:	e049      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e21e:	697b      	ldr	r3, [r7, #20]
 800e220:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e224:	2b00      	cmp	r3, #0
 800e226:	d002      	beq.n	800e22e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e228:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e22c:	e041      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e22e:	697b      	ldr	r3, [r7, #20]
 800e230:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e234:	2b00      	cmp	r3, #0
 800e236:	d002      	beq.n	800e23e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800e238:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e23c:	e039      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e244:	2b00      	cmp	r3, #0
 800e246:	d002      	beq.n	800e24e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e248:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e24c:	e031      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e24e:	697b      	ldr	r3, [r7, #20]
 800e250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e254:	2b00      	cmp	r3, #0
 800e256:	d002      	beq.n	800e25e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e258:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800e25c:	e029      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e25e:	697b      	ldr	r3, [r7, #20]
 800e260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e264:	2b00      	cmp	r3, #0
 800e266:	d002      	beq.n	800e26e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e268:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e26c:	e021      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e26e:	697b      	ldr	r3, [r7, #20]
 800e270:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e274:	2b00      	cmp	r3, #0
 800e276:	d002      	beq.n	800e27e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e278:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e27c:	e019      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e284:	2b00      	cmp	r3, #0
 800e286:	d002      	beq.n	800e28e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e288:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e28c:	e011      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e28e:	697b      	ldr	r3, [r7, #20]
 800e290:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e294:	2b00      	cmp	r3, #0
 800e296:	d002      	beq.n	800e29e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e298:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e29c:	e009      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e29e:	697b      	ldr	r3, [r7, #20]
 800e2a0:	f003 0308 	and.w	r3, r3, #8
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d002      	beq.n	800e2ae <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e2a8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800e2ac:	e001      	b.n	800e2b2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e2ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	3720      	adds	r7, #32
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	bd80      	pop	{r7, pc}
 800e2ba:	bf00      	nop
 800e2bc:	24000000 	.word	0x24000000
 800e2c0:	10624dd3 	.word	0x10624dd3
 800e2c4:	00200045 	.word	0x00200045
 800e2c8:	002000c5 	.word	0x002000c5
 800e2cc:	fdffe008 	.word	0xfdffe008

0800e2d0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800e2d0:	b480      	push	{r7}
 800e2d2:	b085      	sub	sp, #20
 800e2d4:	af00      	add	r7, sp, #0
 800e2d6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e2d8:	4b1f      	ldr	r3, [pc, #124]	@ (800e358 <SDMMC_GetCmdResp2+0x88>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	4a1f      	ldr	r2, [pc, #124]	@ (800e35c <SDMMC_GetCmdResp2+0x8c>)
 800e2de:	fba2 2303 	umull	r2, r3, r2, r3
 800e2e2:	0a5b      	lsrs	r3, r3, #9
 800e2e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e2e8:	fb02 f303 	mul.w	r3, r2, r3
 800e2ec:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	1e5a      	subs	r2, r3, #1
 800e2f2:	60fa      	str	r2, [r7, #12]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d102      	bne.n	800e2fe <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e2f8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e2fc:	e026      	b.n	800e34c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e302:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e304:	68bb      	ldr	r3, [r7, #8]
 800e306:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d0ef      	beq.n	800e2ee <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e30e:	68bb      	ldr	r3, [r7, #8]
 800e310:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e314:	2b00      	cmp	r3, #0
 800e316:	d1ea      	bne.n	800e2ee <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e31c:	f003 0304 	and.w	r3, r3, #4
 800e320:	2b00      	cmp	r3, #0
 800e322:	d004      	beq.n	800e32e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	2204      	movs	r2, #4
 800e328:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e32a:	2304      	movs	r3, #4
 800e32c:	e00e      	b.n	800e34c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e332:	f003 0301 	and.w	r3, r3, #1
 800e336:	2b00      	cmp	r3, #0
 800e338:	d004      	beq.n	800e344 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2201      	movs	r2, #1
 800e33e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e340:	2301      	movs	r3, #1
 800e342:	e003      	b.n	800e34c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	4a06      	ldr	r2, [pc, #24]	@ (800e360 <SDMMC_GetCmdResp2+0x90>)
 800e348:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e34a:	2300      	movs	r3, #0
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	3714      	adds	r7, #20
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr
 800e358:	24000000 	.word	0x24000000
 800e35c:	10624dd3 	.word	0x10624dd3
 800e360:	002000c5 	.word	0x002000c5

0800e364 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800e364:	b480      	push	{r7}
 800e366:	b085      	sub	sp, #20
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e36c:	4b1a      	ldr	r3, [pc, #104]	@ (800e3d8 <SDMMC_GetCmdResp3+0x74>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	4a1a      	ldr	r2, [pc, #104]	@ (800e3dc <SDMMC_GetCmdResp3+0x78>)
 800e372:	fba2 2303 	umull	r2, r3, r2, r3
 800e376:	0a5b      	lsrs	r3, r3, #9
 800e378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e37c:	fb02 f303 	mul.w	r3, r2, r3
 800e380:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	1e5a      	subs	r2, r3, #1
 800e386:	60fa      	str	r2, [r7, #12]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d102      	bne.n	800e392 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e38c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e390:	e01b      	b.n	800e3ca <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e396:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e398:	68bb      	ldr	r3, [r7, #8]
 800e39a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d0ef      	beq.n	800e382 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e3a2:	68bb      	ldr	r3, [r7, #8]
 800e3a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d1ea      	bne.n	800e382 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3b0:	f003 0304 	and.w	r3, r3, #4
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d004      	beq.n	800e3c2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	2204      	movs	r2, #4
 800e3bc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e3be:	2304      	movs	r3, #4
 800e3c0:	e003      	b.n	800e3ca <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	4a06      	ldr	r2, [pc, #24]	@ (800e3e0 <SDMMC_GetCmdResp3+0x7c>)
 800e3c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e3c8:	2300      	movs	r3, #0
}
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	3714      	adds	r7, #20
 800e3ce:	46bd      	mov	sp, r7
 800e3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d4:	4770      	bx	lr
 800e3d6:	bf00      	nop
 800e3d8:	24000000 	.word	0x24000000
 800e3dc:	10624dd3 	.word	0x10624dd3
 800e3e0:	002000c5 	.word	0x002000c5

0800e3e4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b088      	sub	sp, #32
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	60f8      	str	r0, [r7, #12]
 800e3ec:	460b      	mov	r3, r1
 800e3ee:	607a      	str	r2, [r7, #4]
 800e3f0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e3f2:	4b35      	ldr	r3, [pc, #212]	@ (800e4c8 <SDMMC_GetCmdResp6+0xe4>)
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	4a35      	ldr	r2, [pc, #212]	@ (800e4cc <SDMMC_GetCmdResp6+0xe8>)
 800e3f8:	fba2 2303 	umull	r2, r3, r2, r3
 800e3fc:	0a5b      	lsrs	r3, r3, #9
 800e3fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e402:	fb02 f303 	mul.w	r3, r2, r3
 800e406:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800e408:	69fb      	ldr	r3, [r7, #28]
 800e40a:	1e5a      	subs	r2, r3, #1
 800e40c:	61fa      	str	r2, [r7, #28]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d102      	bne.n	800e418 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e412:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e416:	e052      	b.n	800e4be <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e41c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e41e:	69bb      	ldr	r3, [r7, #24]
 800e420:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e424:	2b00      	cmp	r3, #0
 800e426:	d0ef      	beq.n	800e408 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e428:	69bb      	ldr	r3, [r7, #24]
 800e42a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d1ea      	bne.n	800e408 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e436:	f003 0304 	and.w	r3, r3, #4
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d004      	beq.n	800e448 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	2204      	movs	r2, #4
 800e442:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e444:	2304      	movs	r3, #4
 800e446:	e03a      	b.n	800e4be <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e44c:	f003 0301 	and.w	r3, r3, #1
 800e450:	2b00      	cmp	r3, #0
 800e452:	d004      	beq.n	800e45e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	2201      	movs	r2, #1
 800e458:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e45a:	2301      	movs	r3, #1
 800e45c:	e02f      	b.n	800e4be <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e45e:	68f8      	ldr	r0, [r7, #12]
 800e460:	f7ff fc08 	bl	800dc74 <SDMMC_GetCommandResponse>
 800e464:	4603      	mov	r3, r0
 800e466:	461a      	mov	r2, r3
 800e468:	7afb      	ldrb	r3, [r7, #11]
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d001      	beq.n	800e472 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e46e:	2301      	movs	r3, #1
 800e470:	e025      	b.n	800e4be <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	4a16      	ldr	r2, [pc, #88]	@ (800e4d0 <SDMMC_GetCmdResp6+0xec>)
 800e476:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e478:	2100      	movs	r1, #0
 800e47a:	68f8      	ldr	r0, [r7, #12]
 800e47c:	f7ff fc07 	bl	800dc8e <SDMMC_GetResponse>
 800e480:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800e482:	697b      	ldr	r3, [r7, #20]
 800e484:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d106      	bne.n	800e49a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	0c1b      	lsrs	r3, r3, #16
 800e490:	b29a      	uxth	r2, r3
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800e496:	2300      	movs	r3, #0
 800e498:	e011      	b.n	800e4be <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e49a:	697b      	ldr	r3, [r7, #20]
 800e49c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d002      	beq.n	800e4aa <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e4a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e4a8:	e009      	b.n	800e4be <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e4aa:	697b      	ldr	r3, [r7, #20]
 800e4ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d002      	beq.n	800e4ba <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e4b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e4b8:	e001      	b.n	800e4be <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e4ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e4be:	4618      	mov	r0, r3
 800e4c0:	3720      	adds	r7, #32
 800e4c2:	46bd      	mov	sp, r7
 800e4c4:	bd80      	pop	{r7, pc}
 800e4c6:	bf00      	nop
 800e4c8:	24000000 	.word	0x24000000
 800e4cc:	10624dd3 	.word	0x10624dd3
 800e4d0:	002000c5 	.word	0x002000c5

0800e4d4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800e4d4:	b480      	push	{r7}
 800e4d6:	b085      	sub	sp, #20
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e4dc:	4b22      	ldr	r3, [pc, #136]	@ (800e568 <SDMMC_GetCmdResp7+0x94>)
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	4a22      	ldr	r2, [pc, #136]	@ (800e56c <SDMMC_GetCmdResp7+0x98>)
 800e4e2:	fba2 2303 	umull	r2, r3, r2, r3
 800e4e6:	0a5b      	lsrs	r3, r3, #9
 800e4e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e4ec:	fb02 f303 	mul.w	r3, r2, r3
 800e4f0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	1e5a      	subs	r2, r3, #1
 800e4f6:	60fa      	str	r2, [r7, #12]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d102      	bne.n	800e502 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e4fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e500:	e02c      	b.n	800e55c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e506:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e508:	68bb      	ldr	r3, [r7, #8]
 800e50a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d0ef      	beq.n	800e4f2 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e512:	68bb      	ldr	r3, [r7, #8]
 800e514:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d1ea      	bne.n	800e4f2 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e520:	f003 0304 	and.w	r3, r3, #4
 800e524:	2b00      	cmp	r3, #0
 800e526:	d004      	beq.n	800e532 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	2204      	movs	r2, #4
 800e52c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e52e:	2304      	movs	r3, #4
 800e530:	e014      	b.n	800e55c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e536:	f003 0301 	and.w	r3, r3, #1
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d004      	beq.n	800e548 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2201      	movs	r2, #1
 800e542:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e544:	2301      	movs	r3, #1
 800e546:	e009      	b.n	800e55c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e54c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e550:	2b00      	cmp	r3, #0
 800e552:	d002      	beq.n	800e55a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	2240      	movs	r2, #64	@ 0x40
 800e558:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e55a:	2300      	movs	r3, #0

}
 800e55c:	4618      	mov	r0, r3
 800e55e:	3714      	adds	r7, #20
 800e560:	46bd      	mov	sp, r7
 800e562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e566:	4770      	bx	lr
 800e568:	24000000 	.word	0x24000000
 800e56c:	10624dd3 	.word	0x10624dd3

0800e570 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800e570:	b480      	push	{r7}
 800e572:	b085      	sub	sp, #20
 800e574:	af00      	add	r7, sp, #0
 800e576:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e578:	4b11      	ldr	r3, [pc, #68]	@ (800e5c0 <SDMMC_GetCmdError+0x50>)
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	4a11      	ldr	r2, [pc, #68]	@ (800e5c4 <SDMMC_GetCmdError+0x54>)
 800e57e:	fba2 2303 	umull	r2, r3, r2, r3
 800e582:	0a5b      	lsrs	r3, r3, #9
 800e584:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e588:	fb02 f303 	mul.w	r3, r2, r3
 800e58c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	1e5a      	subs	r2, r3, #1
 800e592:	60fa      	str	r2, [r7, #12]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d102      	bne.n	800e59e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e598:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e59c:	e009      	b.n	800e5b2 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d0f1      	beq.n	800e58e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	4a06      	ldr	r2, [pc, #24]	@ (800e5c8 <SDMMC_GetCmdError+0x58>)
 800e5ae:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800e5b0:	2300      	movs	r3, #0
}
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	3714      	adds	r7, #20
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5bc:	4770      	bx	lr
 800e5be:	bf00      	nop
 800e5c0:	24000000 	.word	0x24000000
 800e5c4:	10624dd3 	.word	0x10624dd3
 800e5c8:	002000c5 	.word	0x002000c5

0800e5cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e5cc:	b084      	sub	sp, #16
 800e5ce:	b580      	push	{r7, lr}
 800e5d0:	b084      	sub	sp, #16
 800e5d2:	af00      	add	r7, sp, #0
 800e5d4:	6078      	str	r0, [r7, #4]
 800e5d6:	f107 001c 	add.w	r0, r7, #28
 800e5da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e5de:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e5e2:	2b01      	cmp	r3, #1
 800e5e4:	d121      	bne.n	800e62a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	68da      	ldr	r2, [r3, #12]
 800e5f6:	4b2c      	ldr	r3, [pc, #176]	@ (800e6a8 <USB_CoreInit+0xdc>)
 800e5f8:	4013      	ands	r3, r2
 800e5fa:	687a      	ldr	r2, [r7, #4]
 800e5fc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	68db      	ldr	r3, [r3, #12]
 800e602:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e60a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e60e:	2b01      	cmp	r3, #1
 800e610:	d105      	bne.n	800e61e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	68db      	ldr	r3, [r3, #12]
 800e616:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f000 faaa 	bl	800eb78 <USB_CoreReset>
 800e624:	4603      	mov	r3, r0
 800e626:	73fb      	strb	r3, [r7, #15]
 800e628:	e01b      	b.n	800e662 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	68db      	ldr	r3, [r3, #12]
 800e62e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e636:	6878      	ldr	r0, [r7, #4]
 800e638:	f000 fa9e 	bl	800eb78 <USB_CoreReset>
 800e63c:	4603      	mov	r3, r0
 800e63e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e640:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e644:	2b00      	cmp	r3, #0
 800e646:	d106      	bne.n	800e656 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e64c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	639a      	str	r2, [r3, #56]	@ 0x38
 800e654:	e005      	b.n	800e662 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e65a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e662:	7fbb      	ldrb	r3, [r7, #30]
 800e664:	2b01      	cmp	r3, #1
 800e666:	d116      	bne.n	800e696 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e66c:	b29a      	uxth	r2, r3
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e676:	4b0d      	ldr	r3, [pc, #52]	@ (800e6ac <USB_CoreInit+0xe0>)
 800e678:	4313      	orrs	r3, r2
 800e67a:	687a      	ldr	r2, [r7, #4]
 800e67c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	689b      	ldr	r3, [r3, #8]
 800e682:	f043 0206 	orr.w	r2, r3, #6
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	689b      	ldr	r3, [r3, #8]
 800e68e:	f043 0220 	orr.w	r2, r3, #32
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e696:	7bfb      	ldrb	r3, [r7, #15]
}
 800e698:	4618      	mov	r0, r3
 800e69a:	3710      	adds	r7, #16
 800e69c:	46bd      	mov	sp, r7
 800e69e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e6a2:	b004      	add	sp, #16
 800e6a4:	4770      	bx	lr
 800e6a6:	bf00      	nop
 800e6a8:	ffbdffbf 	.word	0xffbdffbf
 800e6ac:	03ee0000 	.word	0x03ee0000

0800e6b0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e6b0:	b480      	push	{r7}
 800e6b2:	b083      	sub	sp, #12
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	689b      	ldr	r3, [r3, #8]
 800e6bc:	f023 0201 	bic.w	r2, r3, #1
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e6c4:	2300      	movs	r3, #0
}
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	370c      	adds	r7, #12
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d0:	4770      	bx	lr

0800e6d2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e6d2:	b580      	push	{r7, lr}
 800e6d4:	b084      	sub	sp, #16
 800e6d6:	af00      	add	r7, sp, #0
 800e6d8:	6078      	str	r0, [r7, #4]
 800e6da:	460b      	mov	r3, r1
 800e6dc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e6de:	2300      	movs	r3, #0
 800e6e0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	68db      	ldr	r3, [r3, #12]
 800e6e6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e6ee:	78fb      	ldrb	r3, [r7, #3]
 800e6f0:	2b01      	cmp	r3, #1
 800e6f2:	d115      	bne.n	800e720 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	68db      	ldr	r3, [r3, #12]
 800e6f8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e700:	200a      	movs	r0, #10
 800e702:	f7f3 fc59 	bl	8001fb8 <HAL_Delay>
      ms += 10U;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	330a      	adds	r3, #10
 800e70a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e70c:	6878      	ldr	r0, [r7, #4]
 800e70e:	f000 fa25 	bl	800eb5c <USB_GetMode>
 800e712:	4603      	mov	r3, r0
 800e714:	2b01      	cmp	r3, #1
 800e716:	d01e      	beq.n	800e756 <USB_SetCurrentMode+0x84>
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	2bc7      	cmp	r3, #199	@ 0xc7
 800e71c:	d9f0      	bls.n	800e700 <USB_SetCurrentMode+0x2e>
 800e71e:	e01a      	b.n	800e756 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e720:	78fb      	ldrb	r3, [r7, #3]
 800e722:	2b00      	cmp	r3, #0
 800e724:	d115      	bne.n	800e752 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	68db      	ldr	r3, [r3, #12]
 800e72a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e732:	200a      	movs	r0, #10
 800e734:	f7f3 fc40 	bl	8001fb8 <HAL_Delay>
      ms += 10U;
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	330a      	adds	r3, #10
 800e73c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e73e:	6878      	ldr	r0, [r7, #4]
 800e740:	f000 fa0c 	bl	800eb5c <USB_GetMode>
 800e744:	4603      	mov	r3, r0
 800e746:	2b00      	cmp	r3, #0
 800e748:	d005      	beq.n	800e756 <USB_SetCurrentMode+0x84>
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	2bc7      	cmp	r3, #199	@ 0xc7
 800e74e:	d9f0      	bls.n	800e732 <USB_SetCurrentMode+0x60>
 800e750:	e001      	b.n	800e756 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800e752:	2301      	movs	r3, #1
 800e754:	e005      	b.n	800e762 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	2bc8      	cmp	r3, #200	@ 0xc8
 800e75a:	d101      	bne.n	800e760 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800e75c:	2301      	movs	r3, #1
 800e75e:	e000      	b.n	800e762 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800e760:	2300      	movs	r3, #0
}
 800e762:	4618      	mov	r0, r3
 800e764:	3710      	adds	r7, #16
 800e766:	46bd      	mov	sp, r7
 800e768:	bd80      	pop	{r7, pc}
	...

0800e76c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e76c:	b084      	sub	sp, #16
 800e76e:	b580      	push	{r7, lr}
 800e770:	b086      	sub	sp, #24
 800e772:	af00      	add	r7, sp, #0
 800e774:	6078      	str	r0, [r7, #4]
 800e776:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e77a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e77e:	2300      	movs	r3, #0
 800e780:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e786:	2300      	movs	r3, #0
 800e788:	613b      	str	r3, [r7, #16]
 800e78a:	e009      	b.n	800e7a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e78c:	687a      	ldr	r2, [r7, #4]
 800e78e:	693b      	ldr	r3, [r7, #16]
 800e790:	3340      	adds	r3, #64	@ 0x40
 800e792:	009b      	lsls	r3, r3, #2
 800e794:	4413      	add	r3, r2
 800e796:	2200      	movs	r2, #0
 800e798:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e79a:	693b      	ldr	r3, [r7, #16]
 800e79c:	3301      	adds	r3, #1
 800e79e:	613b      	str	r3, [r7, #16]
 800e7a0:	693b      	ldr	r3, [r7, #16]
 800e7a2:	2b0e      	cmp	r3, #14
 800e7a4:	d9f2      	bls.n	800e78c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e7a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d11c      	bne.n	800e7e8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e7b4:	685b      	ldr	r3, [r3, #4]
 800e7b6:	68fa      	ldr	r2, [r7, #12]
 800e7b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e7bc:	f043 0302 	orr.w	r3, r3, #2
 800e7c0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7c6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	601a      	str	r2, [r3, #0]
 800e7e6:	e005      	b.n	800e7f4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7ec:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e800:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800e804:	2b01      	cmp	r3, #1
 800e806:	d10d      	bne.n	800e824 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e808:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d104      	bne.n	800e81a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e810:	2100      	movs	r1, #0
 800e812:	6878      	ldr	r0, [r7, #4]
 800e814:	f000 f968 	bl	800eae8 <USB_SetDevSpeed>
 800e818:	e008      	b.n	800e82c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e81a:	2101      	movs	r1, #1
 800e81c:	6878      	ldr	r0, [r7, #4]
 800e81e:	f000 f963 	bl	800eae8 <USB_SetDevSpeed>
 800e822:	e003      	b.n	800e82c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e824:	2103      	movs	r1, #3
 800e826:	6878      	ldr	r0, [r7, #4]
 800e828:	f000 f95e 	bl	800eae8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e82c:	2110      	movs	r1, #16
 800e82e:	6878      	ldr	r0, [r7, #4]
 800e830:	f000 f8fa 	bl	800ea28 <USB_FlushTxFifo>
 800e834:	4603      	mov	r3, r0
 800e836:	2b00      	cmp	r3, #0
 800e838:	d001      	beq.n	800e83e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800e83a:	2301      	movs	r3, #1
 800e83c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e83e:	6878      	ldr	r0, [r7, #4]
 800e840:	f000 f924 	bl	800ea8c <USB_FlushRxFifo>
 800e844:	4603      	mov	r3, r0
 800e846:	2b00      	cmp	r3, #0
 800e848:	d001      	beq.n	800e84e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800e84a:	2301      	movs	r3, #1
 800e84c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e854:	461a      	mov	r2, r3
 800e856:	2300      	movs	r3, #0
 800e858:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e860:	461a      	mov	r2, r3
 800e862:	2300      	movs	r3, #0
 800e864:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e86c:	461a      	mov	r2, r3
 800e86e:	2300      	movs	r3, #0
 800e870:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e872:	2300      	movs	r3, #0
 800e874:	613b      	str	r3, [r7, #16]
 800e876:	e043      	b.n	800e900 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e878:	693b      	ldr	r3, [r7, #16]
 800e87a:	015a      	lsls	r2, r3, #5
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	4413      	add	r3, r2
 800e880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e88a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e88e:	d118      	bne.n	800e8c2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800e890:	693b      	ldr	r3, [r7, #16]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d10a      	bne.n	800e8ac <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e896:	693b      	ldr	r3, [r7, #16]
 800e898:	015a      	lsls	r2, r3, #5
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	4413      	add	r3, r2
 800e89e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e8a2:	461a      	mov	r2, r3
 800e8a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e8a8:	6013      	str	r3, [r2, #0]
 800e8aa:	e013      	b.n	800e8d4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e8ac:	693b      	ldr	r3, [r7, #16]
 800e8ae:	015a      	lsls	r2, r3, #5
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	4413      	add	r3, r2
 800e8b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e8b8:	461a      	mov	r2, r3
 800e8ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e8be:	6013      	str	r3, [r2, #0]
 800e8c0:	e008      	b.n	800e8d4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e8c2:	693b      	ldr	r3, [r7, #16]
 800e8c4:	015a      	lsls	r2, r3, #5
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	4413      	add	r3, r2
 800e8ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e8ce:	461a      	mov	r2, r3
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	015a      	lsls	r2, r3, #5
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	4413      	add	r3, r2
 800e8dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e8e0:	461a      	mov	r2, r3
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e8e6:	693b      	ldr	r3, [r7, #16]
 800e8e8:	015a      	lsls	r2, r3, #5
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	4413      	add	r3, r2
 800e8ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e8f2:	461a      	mov	r2, r3
 800e8f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e8f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e8fa:	693b      	ldr	r3, [r7, #16]
 800e8fc:	3301      	adds	r3, #1
 800e8fe:	613b      	str	r3, [r7, #16]
 800e900:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e904:	461a      	mov	r2, r3
 800e906:	693b      	ldr	r3, [r7, #16]
 800e908:	4293      	cmp	r3, r2
 800e90a:	d3b5      	bcc.n	800e878 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e90c:	2300      	movs	r3, #0
 800e90e:	613b      	str	r3, [r7, #16]
 800e910:	e043      	b.n	800e99a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e912:	693b      	ldr	r3, [r7, #16]
 800e914:	015a      	lsls	r2, r3, #5
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	4413      	add	r3, r2
 800e91a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e924:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e928:	d118      	bne.n	800e95c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800e92a:	693b      	ldr	r3, [r7, #16]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d10a      	bne.n	800e946 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	015a      	lsls	r2, r3, #5
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	4413      	add	r3, r2
 800e938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e93c:	461a      	mov	r2, r3
 800e93e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e942:	6013      	str	r3, [r2, #0]
 800e944:	e013      	b.n	800e96e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	015a      	lsls	r2, r3, #5
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	4413      	add	r3, r2
 800e94e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e952:	461a      	mov	r2, r3
 800e954:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e958:	6013      	str	r3, [r2, #0]
 800e95a:	e008      	b.n	800e96e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e95c:	693b      	ldr	r3, [r7, #16]
 800e95e:	015a      	lsls	r2, r3, #5
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	4413      	add	r3, r2
 800e964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e968:	461a      	mov	r2, r3
 800e96a:	2300      	movs	r3, #0
 800e96c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e96e:	693b      	ldr	r3, [r7, #16]
 800e970:	015a      	lsls	r2, r3, #5
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	4413      	add	r3, r2
 800e976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e97a:	461a      	mov	r2, r3
 800e97c:	2300      	movs	r3, #0
 800e97e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e980:	693b      	ldr	r3, [r7, #16]
 800e982:	015a      	lsls	r2, r3, #5
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	4413      	add	r3, r2
 800e988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e98c:	461a      	mov	r2, r3
 800e98e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e992:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e994:	693b      	ldr	r3, [r7, #16]
 800e996:	3301      	adds	r3, #1
 800e998:	613b      	str	r3, [r7, #16]
 800e99a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e99e:	461a      	mov	r2, r3
 800e9a0:	693b      	ldr	r3, [r7, #16]
 800e9a2:	4293      	cmp	r3, r2
 800e9a4:	d3b5      	bcc.n	800e912 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e9ac:	691b      	ldr	r3, [r3, #16]
 800e9ae:	68fa      	ldr	r2, [r7, #12]
 800e9b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e9b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e9b8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800e9c6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e9c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d105      	bne.n	800e9dc <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	699b      	ldr	r3, [r3, #24]
 800e9d4:	f043 0210 	orr.w	r2, r3, #16
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	699a      	ldr	r2, [r3, #24]
 800e9e0:	4b0f      	ldr	r3, [pc, #60]	@ (800ea20 <USB_DevInit+0x2b4>)
 800e9e2:	4313      	orrs	r3, r2
 800e9e4:	687a      	ldr	r2, [r7, #4]
 800e9e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e9e8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d005      	beq.n	800e9fc <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	699b      	ldr	r3, [r3, #24]
 800e9f4:	f043 0208 	orr.w	r2, r3, #8
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e9fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ea00:	2b01      	cmp	r3, #1
 800ea02:	d105      	bne.n	800ea10 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	699a      	ldr	r2, [r3, #24]
 800ea08:	4b06      	ldr	r3, [pc, #24]	@ (800ea24 <USB_DevInit+0x2b8>)
 800ea0a:	4313      	orrs	r3, r2
 800ea0c:	687a      	ldr	r2, [r7, #4]
 800ea0e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ea10:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3718      	adds	r7, #24
 800ea16:	46bd      	mov	sp, r7
 800ea18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ea1c:	b004      	add	sp, #16
 800ea1e:	4770      	bx	lr
 800ea20:	803c3800 	.word	0x803c3800
 800ea24:	40000004 	.word	0x40000004

0800ea28 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ea28:	b480      	push	{r7}
 800ea2a:	b085      	sub	sp, #20
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ea32:	2300      	movs	r3, #0
 800ea34:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	3301      	adds	r3, #1
 800ea3a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ea42:	d901      	bls.n	800ea48 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ea44:	2303      	movs	r3, #3
 800ea46:	e01b      	b.n	800ea80 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	691b      	ldr	r3, [r3, #16]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	daf2      	bge.n	800ea36 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ea50:	2300      	movs	r3, #0
 800ea52:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ea54:	683b      	ldr	r3, [r7, #0]
 800ea56:	019b      	lsls	r3, r3, #6
 800ea58:	f043 0220 	orr.w	r2, r3, #32
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	3301      	adds	r3, #1
 800ea64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ea6c:	d901      	bls.n	800ea72 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ea6e:	2303      	movs	r3, #3
 800ea70:	e006      	b.n	800ea80 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	691b      	ldr	r3, [r3, #16]
 800ea76:	f003 0320 	and.w	r3, r3, #32
 800ea7a:	2b20      	cmp	r3, #32
 800ea7c:	d0f0      	beq.n	800ea60 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ea7e:	2300      	movs	r3, #0
}
 800ea80:	4618      	mov	r0, r3
 800ea82:	3714      	adds	r7, #20
 800ea84:	46bd      	mov	sp, r7
 800ea86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8a:	4770      	bx	lr

0800ea8c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ea8c:	b480      	push	{r7}
 800ea8e:	b085      	sub	sp, #20
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ea94:	2300      	movs	r3, #0
 800ea96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	3301      	adds	r3, #1
 800ea9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800eaa4:	d901      	bls.n	800eaaa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800eaa6:	2303      	movs	r3, #3
 800eaa8:	e018      	b.n	800eadc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	691b      	ldr	r3, [r3, #16]
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	daf2      	bge.n	800ea98 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800eab2:	2300      	movs	r3, #0
 800eab4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2210      	movs	r2, #16
 800eaba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	3301      	adds	r3, #1
 800eac0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800eac8:	d901      	bls.n	800eace <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800eaca:	2303      	movs	r3, #3
 800eacc:	e006      	b.n	800eadc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	691b      	ldr	r3, [r3, #16]
 800ead2:	f003 0310 	and.w	r3, r3, #16
 800ead6:	2b10      	cmp	r3, #16
 800ead8:	d0f0      	beq.n	800eabc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800eada:	2300      	movs	r3, #0
}
 800eadc:	4618      	mov	r0, r3
 800eade:	3714      	adds	r7, #20
 800eae0:	46bd      	mov	sp, r7
 800eae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae6:	4770      	bx	lr

0800eae8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800eae8:	b480      	push	{r7}
 800eaea:	b085      	sub	sp, #20
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	6078      	str	r0, [r7, #4]
 800eaf0:	460b      	mov	r3, r1
 800eaf2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eafe:	681a      	ldr	r2, [r3, #0]
 800eb00:	78fb      	ldrb	r3, [r7, #3]
 800eb02:	68f9      	ldr	r1, [r7, #12]
 800eb04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eb08:	4313      	orrs	r3, r2
 800eb0a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800eb0c:	2300      	movs	r3, #0
}
 800eb0e:	4618      	mov	r0, r3
 800eb10:	3714      	adds	r7, #20
 800eb12:	46bd      	mov	sp, r7
 800eb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb18:	4770      	bx	lr

0800eb1a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800eb1a:	b480      	push	{r7}
 800eb1c:	b085      	sub	sp, #20
 800eb1e:	af00      	add	r7, sp, #0
 800eb20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	68fa      	ldr	r2, [r7, #12]
 800eb30:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800eb34:	f023 0303 	bic.w	r3, r3, #3
 800eb38:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb40:	685b      	ldr	r3, [r3, #4]
 800eb42:	68fa      	ldr	r2, [r7, #12]
 800eb44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800eb48:	f043 0302 	orr.w	r3, r3, #2
 800eb4c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800eb4e:	2300      	movs	r3, #0
}
 800eb50:	4618      	mov	r0, r3
 800eb52:	3714      	adds	r7, #20
 800eb54:	46bd      	mov	sp, r7
 800eb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb5a:	4770      	bx	lr

0800eb5c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800eb5c:	b480      	push	{r7}
 800eb5e:	b083      	sub	sp, #12
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	695b      	ldr	r3, [r3, #20]
 800eb68:	f003 0301 	and.w	r3, r3, #1
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	370c      	adds	r7, #12
 800eb70:	46bd      	mov	sp, r7
 800eb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb76:	4770      	bx	lr

0800eb78 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800eb78:	b480      	push	{r7}
 800eb7a:	b085      	sub	sp, #20
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800eb80:	2300      	movs	r3, #0
 800eb82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	3301      	adds	r3, #1
 800eb88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800eb90:	d901      	bls.n	800eb96 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800eb92:	2303      	movs	r3, #3
 800eb94:	e01b      	b.n	800ebce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	691b      	ldr	r3, [r3, #16]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	daf2      	bge.n	800eb84 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800eb9e:	2300      	movs	r3, #0
 800eba0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	691b      	ldr	r3, [r3, #16]
 800eba6:	f043 0201 	orr.w	r2, r3, #1
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	3301      	adds	r3, #1
 800ebb2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ebba:	d901      	bls.n	800ebc0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ebbc:	2303      	movs	r3, #3
 800ebbe:	e006      	b.n	800ebce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	691b      	ldr	r3, [r3, #16]
 800ebc4:	f003 0301 	and.w	r3, r3, #1
 800ebc8:	2b01      	cmp	r3, #1
 800ebca:	d0f0      	beq.n	800ebae <USB_CoreReset+0x36>

  return HAL_OK;
 800ebcc:	2300      	movs	r3, #0
}
 800ebce:	4618      	mov	r0, r3
 800ebd0:	3714      	adds	r7, #20
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd8:	4770      	bx	lr
	...

0800ebdc <__NVIC_SetPriority>:
{
 800ebdc:	b480      	push	{r7}
 800ebde:	b083      	sub	sp, #12
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	4603      	mov	r3, r0
 800ebe4:	6039      	str	r1, [r7, #0]
 800ebe6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800ebe8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	db0a      	blt.n	800ec06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	b2da      	uxtb	r2, r3
 800ebf4:	490c      	ldr	r1, [pc, #48]	@ (800ec28 <__NVIC_SetPriority+0x4c>)
 800ebf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ebfa:	0112      	lsls	r2, r2, #4
 800ebfc:	b2d2      	uxtb	r2, r2
 800ebfe:	440b      	add	r3, r1
 800ec00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ec04:	e00a      	b.n	800ec1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ec06:	683b      	ldr	r3, [r7, #0]
 800ec08:	b2da      	uxtb	r2, r3
 800ec0a:	4908      	ldr	r1, [pc, #32]	@ (800ec2c <__NVIC_SetPriority+0x50>)
 800ec0c:	88fb      	ldrh	r3, [r7, #6]
 800ec0e:	f003 030f 	and.w	r3, r3, #15
 800ec12:	3b04      	subs	r3, #4
 800ec14:	0112      	lsls	r2, r2, #4
 800ec16:	b2d2      	uxtb	r2, r2
 800ec18:	440b      	add	r3, r1
 800ec1a:	761a      	strb	r2, [r3, #24]
}
 800ec1c:	bf00      	nop
 800ec1e:	370c      	adds	r7, #12
 800ec20:	46bd      	mov	sp, r7
 800ec22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec26:	4770      	bx	lr
 800ec28:	e000e100 	.word	0xe000e100
 800ec2c:	e000ed00 	.word	0xe000ed00

0800ec30 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ec30:	b580      	push	{r7, lr}
 800ec32:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ec34:	2100      	movs	r1, #0
 800ec36:	f06f 0004 	mvn.w	r0, #4
 800ec3a:	f7ff ffcf 	bl	800ebdc <__NVIC_SetPriority>
#endif
}
 800ec3e:	bf00      	nop
 800ec40:	bd80      	pop	{r7, pc}
	...

0800ec44 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ec44:	b480      	push	{r7}
 800ec46:	b083      	sub	sp, #12
 800ec48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec4a:	f3ef 8305 	mrs	r3, IPSR
 800ec4e:	603b      	str	r3, [r7, #0]
  return(result);
 800ec50:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d003      	beq.n	800ec5e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ec56:	f06f 0305 	mvn.w	r3, #5
 800ec5a:	607b      	str	r3, [r7, #4]
 800ec5c:	e00c      	b.n	800ec78 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ec5e:	4b0a      	ldr	r3, [pc, #40]	@ (800ec88 <osKernelInitialize+0x44>)
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d105      	bne.n	800ec72 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ec66:	4b08      	ldr	r3, [pc, #32]	@ (800ec88 <osKernelInitialize+0x44>)
 800ec68:	2201      	movs	r2, #1
 800ec6a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	607b      	str	r3, [r7, #4]
 800ec70:	e002      	b.n	800ec78 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ec72:	f04f 33ff 	mov.w	r3, #4294967295
 800ec76:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ec78:	687b      	ldr	r3, [r7, #4]
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	370c      	adds	r7, #12
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec84:	4770      	bx	lr
 800ec86:	bf00      	nop
 800ec88:	24000a10 	.word	0x24000a10

0800ec8c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b082      	sub	sp, #8
 800ec90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec92:	f3ef 8305 	mrs	r3, IPSR
 800ec96:	603b      	str	r3, [r7, #0]
  return(result);
 800ec98:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d003      	beq.n	800eca6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ec9e:	f06f 0305 	mvn.w	r3, #5
 800eca2:	607b      	str	r3, [r7, #4]
 800eca4:	e010      	b.n	800ecc8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800eca6:	4b0b      	ldr	r3, [pc, #44]	@ (800ecd4 <osKernelStart+0x48>)
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	2b01      	cmp	r3, #1
 800ecac:	d109      	bne.n	800ecc2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ecae:	f7ff ffbf 	bl	800ec30 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ecb2:	4b08      	ldr	r3, [pc, #32]	@ (800ecd4 <osKernelStart+0x48>)
 800ecb4:	2202      	movs	r2, #2
 800ecb6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ecb8:	f001 f9a0 	bl	800fffc <vTaskStartScheduler>
      stat = osOK;
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	607b      	str	r3, [r7, #4]
 800ecc0:	e002      	b.n	800ecc8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ecc2:	f04f 33ff 	mov.w	r3, #4294967295
 800ecc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ecc8:	687b      	ldr	r3, [r7, #4]
}
 800ecca:	4618      	mov	r0, r3
 800eccc:	3708      	adds	r7, #8
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	bd80      	pop	{r7, pc}
 800ecd2:	bf00      	nop
 800ecd4:	24000a10 	.word	0x24000a10

0800ecd8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b08e      	sub	sp, #56	@ 0x38
 800ecdc:	af04      	add	r7, sp, #16
 800ecde:	60f8      	str	r0, [r7, #12]
 800ece0:	60b9      	str	r1, [r7, #8]
 800ece2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ece4:	2300      	movs	r3, #0
 800ece6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ece8:	f3ef 8305 	mrs	r3, IPSR
 800ecec:	617b      	str	r3, [r7, #20]
  return(result);
 800ecee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d17e      	bne.n	800edf2 <osThreadNew+0x11a>
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d07b      	beq.n	800edf2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ecfa:	2380      	movs	r3, #128	@ 0x80
 800ecfc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ecfe:	2318      	movs	r3, #24
 800ed00:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ed02:	2300      	movs	r3, #0
 800ed04:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ed06:	f04f 33ff 	mov.w	r3, #4294967295
 800ed0a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d045      	beq.n	800ed9e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d002      	beq.n	800ed20 <osThreadNew+0x48>
        name = attr->name;
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	699b      	ldr	r3, [r3, #24]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d002      	beq.n	800ed2e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	699b      	ldr	r3, [r3, #24]
 800ed2c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ed2e:	69fb      	ldr	r3, [r7, #28]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d008      	beq.n	800ed46 <osThreadNew+0x6e>
 800ed34:	69fb      	ldr	r3, [r7, #28]
 800ed36:	2b38      	cmp	r3, #56	@ 0x38
 800ed38:	d805      	bhi.n	800ed46 <osThreadNew+0x6e>
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	685b      	ldr	r3, [r3, #4]
 800ed3e:	f003 0301 	and.w	r3, r3, #1
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d001      	beq.n	800ed4a <osThreadNew+0x72>
        return (NULL);
 800ed46:	2300      	movs	r3, #0
 800ed48:	e054      	b.n	800edf4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	695b      	ldr	r3, [r3, #20]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d003      	beq.n	800ed5a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	695b      	ldr	r3, [r3, #20]
 800ed56:	089b      	lsrs	r3, r3, #2
 800ed58:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	689b      	ldr	r3, [r3, #8]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d00e      	beq.n	800ed80 <osThreadNew+0xa8>
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	68db      	ldr	r3, [r3, #12]
 800ed66:	2ba7      	cmp	r3, #167	@ 0xa7
 800ed68:	d90a      	bls.n	800ed80 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d006      	beq.n	800ed80 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	695b      	ldr	r3, [r3, #20]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d002      	beq.n	800ed80 <osThreadNew+0xa8>
        mem = 1;
 800ed7a:	2301      	movs	r3, #1
 800ed7c:	61bb      	str	r3, [r7, #24]
 800ed7e:	e010      	b.n	800eda2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	689b      	ldr	r3, [r3, #8]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d10c      	bne.n	800eda2 <osThreadNew+0xca>
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	68db      	ldr	r3, [r3, #12]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d108      	bne.n	800eda2 <osThreadNew+0xca>
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	691b      	ldr	r3, [r3, #16]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d104      	bne.n	800eda2 <osThreadNew+0xca>
          mem = 0;
 800ed98:	2300      	movs	r3, #0
 800ed9a:	61bb      	str	r3, [r7, #24]
 800ed9c:	e001      	b.n	800eda2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800eda2:	69bb      	ldr	r3, [r7, #24]
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	d110      	bne.n	800edca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800edac:	687a      	ldr	r2, [r7, #4]
 800edae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800edb0:	9202      	str	r2, [sp, #8]
 800edb2:	9301      	str	r3, [sp, #4]
 800edb4:	69fb      	ldr	r3, [r7, #28]
 800edb6:	9300      	str	r3, [sp, #0]
 800edb8:	68bb      	ldr	r3, [r7, #8]
 800edba:	6a3a      	ldr	r2, [r7, #32]
 800edbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800edbe:	68f8      	ldr	r0, [r7, #12]
 800edc0:	f000 ff28 	bl	800fc14 <xTaskCreateStatic>
 800edc4:	4603      	mov	r3, r0
 800edc6:	613b      	str	r3, [r7, #16]
 800edc8:	e013      	b.n	800edf2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800edca:	69bb      	ldr	r3, [r7, #24]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d110      	bne.n	800edf2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800edd0:	6a3b      	ldr	r3, [r7, #32]
 800edd2:	b29a      	uxth	r2, r3
 800edd4:	f107 0310 	add.w	r3, r7, #16
 800edd8:	9301      	str	r3, [sp, #4]
 800edda:	69fb      	ldr	r3, [r7, #28]
 800eddc:	9300      	str	r3, [sp, #0]
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ede2:	68f8      	ldr	r0, [r7, #12]
 800ede4:	f000 ff76 	bl	800fcd4 <xTaskCreate>
 800ede8:	4603      	mov	r3, r0
 800edea:	2b01      	cmp	r3, #1
 800edec:	d001      	beq.n	800edf2 <osThreadNew+0x11a>
            hTask = NULL;
 800edee:	2300      	movs	r3, #0
 800edf0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800edf2:	693b      	ldr	r3, [r7, #16]
}
 800edf4:	4618      	mov	r0, r3
 800edf6:	3728      	adds	r7, #40	@ 0x28
 800edf8:	46bd      	mov	sp, r7
 800edfa:	bd80      	pop	{r7, pc}

0800edfc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800edfc:	b580      	push	{r7, lr}
 800edfe:	b084      	sub	sp, #16
 800ee00:	af00      	add	r7, sp, #0
 800ee02:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee04:	f3ef 8305 	mrs	r3, IPSR
 800ee08:	60bb      	str	r3, [r7, #8]
  return(result);
 800ee0a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d003      	beq.n	800ee18 <osDelay+0x1c>
    stat = osErrorISR;
 800ee10:	f06f 0305 	mvn.w	r3, #5
 800ee14:	60fb      	str	r3, [r7, #12]
 800ee16:	e007      	b.n	800ee28 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ee18:	2300      	movs	r3, #0
 800ee1a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d002      	beq.n	800ee28 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ee22:	6878      	ldr	r0, [r7, #4]
 800ee24:	f001 f8b4 	bl	800ff90 <vTaskDelay>
    }
  }

  return (stat);
 800ee28:	68fb      	ldr	r3, [r7, #12]
}
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	3710      	adds	r7, #16
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}

0800ee32 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ee32:	b580      	push	{r7, lr}
 800ee34:	b08a      	sub	sp, #40	@ 0x28
 800ee36:	af02      	add	r7, sp, #8
 800ee38:	60f8      	str	r0, [r7, #12]
 800ee3a:	60b9      	str	r1, [r7, #8]
 800ee3c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ee3e:	2300      	movs	r3, #0
 800ee40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee42:	f3ef 8305 	mrs	r3, IPSR
 800ee46:	613b      	str	r3, [r7, #16]
  return(result);
 800ee48:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d15f      	bne.n	800ef0e <osMessageQueueNew+0xdc>
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d05c      	beq.n	800ef0e <osMessageQueueNew+0xdc>
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d059      	beq.n	800ef0e <osMessageQueueNew+0xdc>
    mem = -1;
 800ee5a:	f04f 33ff 	mov.w	r3, #4294967295
 800ee5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d029      	beq.n	800eeba <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	689b      	ldr	r3, [r3, #8]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d012      	beq.n	800ee94 <osMessageQueueNew+0x62>
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	68db      	ldr	r3, [r3, #12]
 800ee72:	2b4f      	cmp	r3, #79	@ 0x4f
 800ee74:	d90e      	bls.n	800ee94 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d00a      	beq.n	800ee94 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	695a      	ldr	r2, [r3, #20]
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	68b9      	ldr	r1, [r7, #8]
 800ee86:	fb01 f303 	mul.w	r3, r1, r3
 800ee8a:	429a      	cmp	r2, r3
 800ee8c:	d302      	bcc.n	800ee94 <osMessageQueueNew+0x62>
        mem = 1;
 800ee8e:	2301      	movs	r3, #1
 800ee90:	61bb      	str	r3, [r7, #24]
 800ee92:	e014      	b.n	800eebe <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	689b      	ldr	r3, [r3, #8]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d110      	bne.n	800eebe <osMessageQueueNew+0x8c>
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	68db      	ldr	r3, [r3, #12]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d10c      	bne.n	800eebe <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d108      	bne.n	800eebe <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	695b      	ldr	r3, [r3, #20]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d104      	bne.n	800eebe <osMessageQueueNew+0x8c>
          mem = 0;
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	61bb      	str	r3, [r7, #24]
 800eeb8:	e001      	b.n	800eebe <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800eeba:	2300      	movs	r3, #0
 800eebc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800eebe:	69bb      	ldr	r3, [r7, #24]
 800eec0:	2b01      	cmp	r3, #1
 800eec2:	d10b      	bne.n	800eedc <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	691a      	ldr	r2, [r3, #16]
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	689b      	ldr	r3, [r3, #8]
 800eecc:	2100      	movs	r1, #0
 800eece:	9100      	str	r1, [sp, #0]
 800eed0:	68b9      	ldr	r1, [r7, #8]
 800eed2:	68f8      	ldr	r0, [r7, #12]
 800eed4:	f000 f9d2 	bl	800f27c <xQueueGenericCreateStatic>
 800eed8:	61f8      	str	r0, [r7, #28]
 800eeda:	e008      	b.n	800eeee <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800eedc:	69bb      	ldr	r3, [r7, #24]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d105      	bne.n	800eeee <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800eee2:	2200      	movs	r2, #0
 800eee4:	68b9      	ldr	r1, [r7, #8]
 800eee6:	68f8      	ldr	r0, [r7, #12]
 800eee8:	f000 fa45 	bl	800f376 <xQueueGenericCreate>
 800eeec:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800eeee:	69fb      	ldr	r3, [r7, #28]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d00c      	beq.n	800ef0e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d003      	beq.n	800ef02 <osMessageQueueNew+0xd0>
        name = attr->name;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	617b      	str	r3, [r7, #20]
 800ef00:	e001      	b.n	800ef06 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800ef02:	2300      	movs	r3, #0
 800ef04:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ef06:	6979      	ldr	r1, [r7, #20]
 800ef08:	69f8      	ldr	r0, [r7, #28]
 800ef0a:	f000 fe25 	bl	800fb58 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ef0e:	69fb      	ldr	r3, [r7, #28]
}
 800ef10:	4618      	mov	r0, r3
 800ef12:	3720      	adds	r7, #32
 800ef14:	46bd      	mov	sp, r7
 800ef16:	bd80      	pop	{r7, pc}

0800ef18 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b088      	sub	sp, #32
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	60f8      	str	r0, [r7, #12]
 800ef20:	60b9      	str	r1, [r7, #8]
 800ef22:	603b      	str	r3, [r7, #0]
 800ef24:	4613      	mov	r3, r2
 800ef26:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef30:	f3ef 8305 	mrs	r3, IPSR
 800ef34:	617b      	str	r3, [r7, #20]
  return(result);
 800ef36:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d028      	beq.n	800ef8e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ef3c:	69bb      	ldr	r3, [r7, #24]
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d005      	beq.n	800ef4e <osMessageQueuePut+0x36>
 800ef42:	68bb      	ldr	r3, [r7, #8]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d002      	beq.n	800ef4e <osMessageQueuePut+0x36>
 800ef48:	683b      	ldr	r3, [r7, #0]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d003      	beq.n	800ef56 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800ef4e:	f06f 0303 	mvn.w	r3, #3
 800ef52:	61fb      	str	r3, [r7, #28]
 800ef54:	e038      	b.n	800efc8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800ef56:	2300      	movs	r3, #0
 800ef58:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ef5a:	f107 0210 	add.w	r2, r7, #16
 800ef5e:	2300      	movs	r3, #0
 800ef60:	68b9      	ldr	r1, [r7, #8]
 800ef62:	69b8      	ldr	r0, [r7, #24]
 800ef64:	f000 fb68 	bl	800f638 <xQueueGenericSendFromISR>
 800ef68:	4603      	mov	r3, r0
 800ef6a:	2b01      	cmp	r3, #1
 800ef6c:	d003      	beq.n	800ef76 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800ef6e:	f06f 0302 	mvn.w	r3, #2
 800ef72:	61fb      	str	r3, [r7, #28]
 800ef74:	e028      	b.n	800efc8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800ef76:	693b      	ldr	r3, [r7, #16]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d025      	beq.n	800efc8 <osMessageQueuePut+0xb0>
 800ef7c:	4b15      	ldr	r3, [pc, #84]	@ (800efd4 <osMessageQueuePut+0xbc>)
 800ef7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef82:	601a      	str	r2, [r3, #0]
 800ef84:	f3bf 8f4f 	dsb	sy
 800ef88:	f3bf 8f6f 	isb	sy
 800ef8c:	e01c      	b.n	800efc8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ef8e:	69bb      	ldr	r3, [r7, #24]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d002      	beq.n	800ef9a <osMessageQueuePut+0x82>
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d103      	bne.n	800efa2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ef9a:	f06f 0303 	mvn.w	r3, #3
 800ef9e:	61fb      	str	r3, [r7, #28]
 800efa0:	e012      	b.n	800efc8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800efa2:	2300      	movs	r3, #0
 800efa4:	683a      	ldr	r2, [r7, #0]
 800efa6:	68b9      	ldr	r1, [r7, #8]
 800efa8:	69b8      	ldr	r0, [r7, #24]
 800efaa:	f000 fa43 	bl	800f434 <xQueueGenericSend>
 800efae:	4603      	mov	r3, r0
 800efb0:	2b01      	cmp	r3, #1
 800efb2:	d009      	beq.n	800efc8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800efb4:	683b      	ldr	r3, [r7, #0]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d003      	beq.n	800efc2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800efba:	f06f 0301 	mvn.w	r3, #1
 800efbe:	61fb      	str	r3, [r7, #28]
 800efc0:	e002      	b.n	800efc8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800efc2:	f06f 0302 	mvn.w	r3, #2
 800efc6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800efc8:	69fb      	ldr	r3, [r7, #28]
}
 800efca:	4618      	mov	r0, r3
 800efcc:	3720      	adds	r7, #32
 800efce:	46bd      	mov	sp, r7
 800efd0:	bd80      	pop	{r7, pc}
 800efd2:	bf00      	nop
 800efd4:	e000ed04 	.word	0xe000ed04

0800efd8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800efd8:	b480      	push	{r7}
 800efda:	b085      	sub	sp, #20
 800efdc:	af00      	add	r7, sp, #0
 800efde:	60f8      	str	r0, [r7, #12]
 800efe0:	60b9      	str	r1, [r7, #8]
 800efe2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	4a07      	ldr	r2, [pc, #28]	@ (800f004 <vApplicationGetIdleTaskMemory+0x2c>)
 800efe8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	4a06      	ldr	r2, [pc, #24]	@ (800f008 <vApplicationGetIdleTaskMemory+0x30>)
 800efee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2280      	movs	r2, #128	@ 0x80
 800eff4:	601a      	str	r2, [r3, #0]
}
 800eff6:	bf00      	nop
 800eff8:	3714      	adds	r7, #20
 800effa:	46bd      	mov	sp, r7
 800effc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f000:	4770      	bx	lr
 800f002:	bf00      	nop
 800f004:	24000a14 	.word	0x24000a14
 800f008:	24000abc 	.word	0x24000abc

0800f00c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f00c:	b480      	push	{r7}
 800f00e:	b085      	sub	sp, #20
 800f010:	af00      	add	r7, sp, #0
 800f012:	60f8      	str	r0, [r7, #12]
 800f014:	60b9      	str	r1, [r7, #8]
 800f016:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	4a07      	ldr	r2, [pc, #28]	@ (800f038 <vApplicationGetTimerTaskMemory+0x2c>)
 800f01c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f01e:	68bb      	ldr	r3, [r7, #8]
 800f020:	4a06      	ldr	r2, [pc, #24]	@ (800f03c <vApplicationGetTimerTaskMemory+0x30>)
 800f022:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f02a:	601a      	str	r2, [r3, #0]
}
 800f02c:	bf00      	nop
 800f02e:	3714      	adds	r7, #20
 800f030:	46bd      	mov	sp, r7
 800f032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f036:	4770      	bx	lr
 800f038:	24000cbc 	.word	0x24000cbc
 800f03c:	24000d64 	.word	0x24000d64

0800f040 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f040:	b480      	push	{r7}
 800f042:	b083      	sub	sp, #12
 800f044:	af00      	add	r7, sp, #0
 800f046:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f103 0208 	add.w	r2, r3, #8
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	f04f 32ff 	mov.w	r2, #4294967295
 800f058:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f103 0208 	add.w	r2, r3, #8
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	f103 0208 	add.w	r2, r3, #8
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	2200      	movs	r2, #0
 800f072:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f074:	bf00      	nop
 800f076:	370c      	adds	r7, #12
 800f078:	46bd      	mov	sp, r7
 800f07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07e:	4770      	bx	lr

0800f080 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f080:	b480      	push	{r7}
 800f082:	b083      	sub	sp, #12
 800f084:	af00      	add	r7, sp, #0
 800f086:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	2200      	movs	r2, #0
 800f08c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f08e:	bf00      	nop
 800f090:	370c      	adds	r7, #12
 800f092:	46bd      	mov	sp, r7
 800f094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f098:	4770      	bx	lr

0800f09a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f09a:	b480      	push	{r7}
 800f09c:	b085      	sub	sp, #20
 800f09e:	af00      	add	r7, sp, #0
 800f0a0:	6078      	str	r0, [r7, #4]
 800f0a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	685b      	ldr	r3, [r3, #4]
 800f0a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	68fa      	ldr	r2, [r7, #12]
 800f0ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	689a      	ldr	r2, [r3, #8]
 800f0b4:	683b      	ldr	r3, [r7, #0]
 800f0b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	689b      	ldr	r3, [r3, #8]
 800f0bc:	683a      	ldr	r2, [r7, #0]
 800f0be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	683a      	ldr	r2, [r7, #0]
 800f0c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	687a      	ldr	r2, [r7, #4]
 800f0ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	1c5a      	adds	r2, r3, #1
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	601a      	str	r2, [r3, #0]
}
 800f0d6:	bf00      	nop
 800f0d8:	3714      	adds	r7, #20
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e0:	4770      	bx	lr

0800f0e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f0e2:	b480      	push	{r7}
 800f0e4:	b085      	sub	sp, #20
 800f0e6:	af00      	add	r7, sp, #0
 800f0e8:	6078      	str	r0, [r7, #4]
 800f0ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f0f2:	68bb      	ldr	r3, [r7, #8]
 800f0f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0f8:	d103      	bne.n	800f102 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	691b      	ldr	r3, [r3, #16]
 800f0fe:	60fb      	str	r3, [r7, #12]
 800f100:	e00c      	b.n	800f11c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	3308      	adds	r3, #8
 800f106:	60fb      	str	r3, [r7, #12]
 800f108:	e002      	b.n	800f110 <vListInsert+0x2e>
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	685b      	ldr	r3, [r3, #4]
 800f10e:	60fb      	str	r3, [r7, #12]
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	685b      	ldr	r3, [r3, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	68ba      	ldr	r2, [r7, #8]
 800f118:	429a      	cmp	r2, r3
 800f11a:	d2f6      	bcs.n	800f10a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	685a      	ldr	r2, [r3, #4]
 800f120:	683b      	ldr	r3, [r7, #0]
 800f122:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	685b      	ldr	r3, [r3, #4]
 800f128:	683a      	ldr	r2, [r7, #0]
 800f12a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f12c:	683b      	ldr	r3, [r7, #0]
 800f12e:	68fa      	ldr	r2, [r7, #12]
 800f130:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	683a      	ldr	r2, [r7, #0]
 800f136:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	687a      	ldr	r2, [r7, #4]
 800f13c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	1c5a      	adds	r2, r3, #1
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	601a      	str	r2, [r3, #0]
}
 800f148:	bf00      	nop
 800f14a:	3714      	adds	r7, #20
 800f14c:	46bd      	mov	sp, r7
 800f14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f152:	4770      	bx	lr

0800f154 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f154:	b480      	push	{r7}
 800f156:	b085      	sub	sp, #20
 800f158:	af00      	add	r7, sp, #0
 800f15a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	691b      	ldr	r3, [r3, #16]
 800f160:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	685b      	ldr	r3, [r3, #4]
 800f166:	687a      	ldr	r2, [r7, #4]
 800f168:	6892      	ldr	r2, [r2, #8]
 800f16a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	689b      	ldr	r3, [r3, #8]
 800f170:	687a      	ldr	r2, [r7, #4]
 800f172:	6852      	ldr	r2, [r2, #4]
 800f174:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	685b      	ldr	r3, [r3, #4]
 800f17a:	687a      	ldr	r2, [r7, #4]
 800f17c:	429a      	cmp	r2, r3
 800f17e:	d103      	bne.n	800f188 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	689a      	ldr	r2, [r3, #8]
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	2200      	movs	r2, #0
 800f18c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	1e5a      	subs	r2, r3, #1
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	681b      	ldr	r3, [r3, #0]
}
 800f19c:	4618      	mov	r0, r3
 800f19e:	3714      	adds	r7, #20
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a6:	4770      	bx	lr

0800f1a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b084      	sub	sp, #16
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
 800f1b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d10b      	bne.n	800f1d4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f1bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1c0:	f383 8811 	msr	BASEPRI, r3
 800f1c4:	f3bf 8f6f 	isb	sy
 800f1c8:	f3bf 8f4f 	dsb	sy
 800f1cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f1ce:	bf00      	nop
 800f1d0:	bf00      	nop
 800f1d2:	e7fd      	b.n	800f1d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f1d4:	f002 f8e0 	bl	8011398 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	681a      	ldr	r2, [r3, #0]
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f1e0:	68f9      	ldr	r1, [r7, #12]
 800f1e2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f1e4:	fb01 f303 	mul.w	r3, r1, r3
 800f1e8:	441a      	add	r2, r3
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	2200      	movs	r2, #0
 800f1f2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	681a      	ldr	r2, [r3, #0]
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	681a      	ldr	r2, [r3, #0]
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f204:	3b01      	subs	r3, #1
 800f206:	68f9      	ldr	r1, [r7, #12]
 800f208:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f20a:	fb01 f303 	mul.w	r3, r1, r3
 800f20e:	441a      	add	r2, r3
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	22ff      	movs	r2, #255	@ 0xff
 800f218:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	22ff      	movs	r2, #255	@ 0xff
 800f220:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d114      	bne.n	800f254 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	691b      	ldr	r3, [r3, #16]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d01a      	beq.n	800f268 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	3310      	adds	r3, #16
 800f236:	4618      	mov	r0, r3
 800f238:	f001 f97e 	bl	8010538 <xTaskRemoveFromEventList>
 800f23c:	4603      	mov	r3, r0
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d012      	beq.n	800f268 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f242:	4b0d      	ldr	r3, [pc, #52]	@ (800f278 <xQueueGenericReset+0xd0>)
 800f244:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f248:	601a      	str	r2, [r3, #0]
 800f24a:	f3bf 8f4f 	dsb	sy
 800f24e:	f3bf 8f6f 	isb	sy
 800f252:	e009      	b.n	800f268 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	3310      	adds	r3, #16
 800f258:	4618      	mov	r0, r3
 800f25a:	f7ff fef1 	bl	800f040 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	3324      	adds	r3, #36	@ 0x24
 800f262:	4618      	mov	r0, r3
 800f264:	f7ff feec 	bl	800f040 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f268:	f002 f8c8 	bl	80113fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f26c:	2301      	movs	r3, #1
}
 800f26e:	4618      	mov	r0, r3
 800f270:	3710      	adds	r7, #16
 800f272:	46bd      	mov	sp, r7
 800f274:	bd80      	pop	{r7, pc}
 800f276:	bf00      	nop
 800f278:	e000ed04 	.word	0xe000ed04

0800f27c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b08e      	sub	sp, #56	@ 0x38
 800f280:	af02      	add	r7, sp, #8
 800f282:	60f8      	str	r0, [r7, #12]
 800f284:	60b9      	str	r1, [r7, #8]
 800f286:	607a      	str	r2, [r7, #4]
 800f288:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d10b      	bne.n	800f2a8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f294:	f383 8811 	msr	BASEPRI, r3
 800f298:	f3bf 8f6f 	isb	sy
 800f29c:	f3bf 8f4f 	dsb	sy
 800f2a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f2a2:	bf00      	nop
 800f2a4:	bf00      	nop
 800f2a6:	e7fd      	b.n	800f2a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d10b      	bne.n	800f2c6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f2ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2b2:	f383 8811 	msr	BASEPRI, r3
 800f2b6:	f3bf 8f6f 	isb	sy
 800f2ba:	f3bf 8f4f 	dsb	sy
 800f2be:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f2c0:	bf00      	nop
 800f2c2:	bf00      	nop
 800f2c4:	e7fd      	b.n	800f2c2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d002      	beq.n	800f2d2 <xQueueGenericCreateStatic+0x56>
 800f2cc:	68bb      	ldr	r3, [r7, #8]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d001      	beq.n	800f2d6 <xQueueGenericCreateStatic+0x5a>
 800f2d2:	2301      	movs	r3, #1
 800f2d4:	e000      	b.n	800f2d8 <xQueueGenericCreateStatic+0x5c>
 800f2d6:	2300      	movs	r3, #0
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d10b      	bne.n	800f2f4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f2dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2e0:	f383 8811 	msr	BASEPRI, r3
 800f2e4:	f3bf 8f6f 	isb	sy
 800f2e8:	f3bf 8f4f 	dsb	sy
 800f2ec:	623b      	str	r3, [r7, #32]
}
 800f2ee:	bf00      	nop
 800f2f0:	bf00      	nop
 800f2f2:	e7fd      	b.n	800f2f0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d102      	bne.n	800f300 <xQueueGenericCreateStatic+0x84>
 800f2fa:	68bb      	ldr	r3, [r7, #8]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d101      	bne.n	800f304 <xQueueGenericCreateStatic+0x88>
 800f300:	2301      	movs	r3, #1
 800f302:	e000      	b.n	800f306 <xQueueGenericCreateStatic+0x8a>
 800f304:	2300      	movs	r3, #0
 800f306:	2b00      	cmp	r3, #0
 800f308:	d10b      	bne.n	800f322 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f30a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f30e:	f383 8811 	msr	BASEPRI, r3
 800f312:	f3bf 8f6f 	isb	sy
 800f316:	f3bf 8f4f 	dsb	sy
 800f31a:	61fb      	str	r3, [r7, #28]
}
 800f31c:	bf00      	nop
 800f31e:	bf00      	nop
 800f320:	e7fd      	b.n	800f31e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f322:	2350      	movs	r3, #80	@ 0x50
 800f324:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f326:	697b      	ldr	r3, [r7, #20]
 800f328:	2b50      	cmp	r3, #80	@ 0x50
 800f32a:	d00b      	beq.n	800f344 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f32c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f330:	f383 8811 	msr	BASEPRI, r3
 800f334:	f3bf 8f6f 	isb	sy
 800f338:	f3bf 8f4f 	dsb	sy
 800f33c:	61bb      	str	r3, [r7, #24]
}
 800f33e:	bf00      	nop
 800f340:	bf00      	nop
 800f342:	e7fd      	b.n	800f340 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f344:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f346:	683b      	ldr	r3, [r7, #0]
 800f348:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f34a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d00d      	beq.n	800f36c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f352:	2201      	movs	r2, #1
 800f354:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f358:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f35e:	9300      	str	r3, [sp, #0]
 800f360:	4613      	mov	r3, r2
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	68b9      	ldr	r1, [r7, #8]
 800f366:	68f8      	ldr	r0, [r7, #12]
 800f368:	f000 f840 	bl	800f3ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f36e:	4618      	mov	r0, r3
 800f370:	3730      	adds	r7, #48	@ 0x30
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}

0800f376 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f376:	b580      	push	{r7, lr}
 800f378:	b08a      	sub	sp, #40	@ 0x28
 800f37a:	af02      	add	r7, sp, #8
 800f37c:	60f8      	str	r0, [r7, #12]
 800f37e:	60b9      	str	r1, [r7, #8]
 800f380:	4613      	mov	r3, r2
 800f382:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d10b      	bne.n	800f3a2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800f38a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f38e:	f383 8811 	msr	BASEPRI, r3
 800f392:	f3bf 8f6f 	isb	sy
 800f396:	f3bf 8f4f 	dsb	sy
 800f39a:	613b      	str	r3, [r7, #16]
}
 800f39c:	bf00      	nop
 800f39e:	bf00      	nop
 800f3a0:	e7fd      	b.n	800f39e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	68ba      	ldr	r2, [r7, #8]
 800f3a6:	fb02 f303 	mul.w	r3, r2, r3
 800f3aa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f3ac:	69fb      	ldr	r3, [r7, #28]
 800f3ae:	3350      	adds	r3, #80	@ 0x50
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f002 f913 	bl	80115dc <pvPortMalloc>
 800f3b6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f3b8:	69bb      	ldr	r3, [r7, #24]
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d011      	beq.n	800f3e2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f3be:	69bb      	ldr	r3, [r7, #24]
 800f3c0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f3c2:	697b      	ldr	r3, [r7, #20]
 800f3c4:	3350      	adds	r3, #80	@ 0x50
 800f3c6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f3c8:	69bb      	ldr	r3, [r7, #24]
 800f3ca:	2200      	movs	r2, #0
 800f3cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f3d0:	79fa      	ldrb	r2, [r7, #7]
 800f3d2:	69bb      	ldr	r3, [r7, #24]
 800f3d4:	9300      	str	r3, [sp, #0]
 800f3d6:	4613      	mov	r3, r2
 800f3d8:	697a      	ldr	r2, [r7, #20]
 800f3da:	68b9      	ldr	r1, [r7, #8]
 800f3dc:	68f8      	ldr	r0, [r7, #12]
 800f3de:	f000 f805 	bl	800f3ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f3e2:	69bb      	ldr	r3, [r7, #24]
	}
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	3720      	adds	r7, #32
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	bd80      	pop	{r7, pc}

0800f3ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b084      	sub	sp, #16
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	60f8      	str	r0, [r7, #12]
 800f3f4:	60b9      	str	r1, [r7, #8]
 800f3f6:	607a      	str	r2, [r7, #4]
 800f3f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d103      	bne.n	800f408 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f400:	69bb      	ldr	r3, [r7, #24]
 800f402:	69ba      	ldr	r2, [r7, #24]
 800f404:	601a      	str	r2, [r3, #0]
 800f406:	e002      	b.n	800f40e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f408:	69bb      	ldr	r3, [r7, #24]
 800f40a:	687a      	ldr	r2, [r7, #4]
 800f40c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f40e:	69bb      	ldr	r3, [r7, #24]
 800f410:	68fa      	ldr	r2, [r7, #12]
 800f412:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f414:	69bb      	ldr	r3, [r7, #24]
 800f416:	68ba      	ldr	r2, [r7, #8]
 800f418:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f41a:	2101      	movs	r1, #1
 800f41c:	69b8      	ldr	r0, [r7, #24]
 800f41e:	f7ff fec3 	bl	800f1a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f422:	69bb      	ldr	r3, [r7, #24]
 800f424:	78fa      	ldrb	r2, [r7, #3]
 800f426:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f42a:	bf00      	nop
 800f42c:	3710      	adds	r7, #16
 800f42e:	46bd      	mov	sp, r7
 800f430:	bd80      	pop	{r7, pc}
	...

0800f434 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b08e      	sub	sp, #56	@ 0x38
 800f438:	af00      	add	r7, sp, #0
 800f43a:	60f8      	str	r0, [r7, #12]
 800f43c:	60b9      	str	r1, [r7, #8]
 800f43e:	607a      	str	r2, [r7, #4]
 800f440:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f442:	2300      	movs	r3, #0
 800f444:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d10b      	bne.n	800f468 <xQueueGenericSend+0x34>
	__asm volatile
 800f450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f454:	f383 8811 	msr	BASEPRI, r3
 800f458:	f3bf 8f6f 	isb	sy
 800f45c:	f3bf 8f4f 	dsb	sy
 800f460:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f462:	bf00      	nop
 800f464:	bf00      	nop
 800f466:	e7fd      	b.n	800f464 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f468:	68bb      	ldr	r3, [r7, #8]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d103      	bne.n	800f476 <xQueueGenericSend+0x42>
 800f46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f472:	2b00      	cmp	r3, #0
 800f474:	d101      	bne.n	800f47a <xQueueGenericSend+0x46>
 800f476:	2301      	movs	r3, #1
 800f478:	e000      	b.n	800f47c <xQueueGenericSend+0x48>
 800f47a:	2300      	movs	r3, #0
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d10b      	bne.n	800f498 <xQueueGenericSend+0x64>
	__asm volatile
 800f480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f484:	f383 8811 	msr	BASEPRI, r3
 800f488:	f3bf 8f6f 	isb	sy
 800f48c:	f3bf 8f4f 	dsb	sy
 800f490:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f492:	bf00      	nop
 800f494:	bf00      	nop
 800f496:	e7fd      	b.n	800f494 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	2b02      	cmp	r3, #2
 800f49c:	d103      	bne.n	800f4a6 <xQueueGenericSend+0x72>
 800f49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f4a2:	2b01      	cmp	r3, #1
 800f4a4:	d101      	bne.n	800f4aa <xQueueGenericSend+0x76>
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	e000      	b.n	800f4ac <xQueueGenericSend+0x78>
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d10b      	bne.n	800f4c8 <xQueueGenericSend+0x94>
	__asm volatile
 800f4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4b4:	f383 8811 	msr	BASEPRI, r3
 800f4b8:	f3bf 8f6f 	isb	sy
 800f4bc:	f3bf 8f4f 	dsb	sy
 800f4c0:	623b      	str	r3, [r7, #32]
}
 800f4c2:	bf00      	nop
 800f4c4:	bf00      	nop
 800f4c6:	e7fd      	b.n	800f4c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f4c8:	f001 f9fc 	bl	80108c4 <xTaskGetSchedulerState>
 800f4cc:	4603      	mov	r3, r0
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d102      	bne.n	800f4d8 <xQueueGenericSend+0xa4>
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d101      	bne.n	800f4dc <xQueueGenericSend+0xa8>
 800f4d8:	2301      	movs	r3, #1
 800f4da:	e000      	b.n	800f4de <xQueueGenericSend+0xaa>
 800f4dc:	2300      	movs	r3, #0
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d10b      	bne.n	800f4fa <xQueueGenericSend+0xc6>
	__asm volatile
 800f4e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4e6:	f383 8811 	msr	BASEPRI, r3
 800f4ea:	f3bf 8f6f 	isb	sy
 800f4ee:	f3bf 8f4f 	dsb	sy
 800f4f2:	61fb      	str	r3, [r7, #28]
}
 800f4f4:	bf00      	nop
 800f4f6:	bf00      	nop
 800f4f8:	e7fd      	b.n	800f4f6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f4fa:	f001 ff4d 	bl	8011398 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f500:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f506:	429a      	cmp	r2, r3
 800f508:	d302      	bcc.n	800f510 <xQueueGenericSend+0xdc>
 800f50a:	683b      	ldr	r3, [r7, #0]
 800f50c:	2b02      	cmp	r3, #2
 800f50e:	d129      	bne.n	800f564 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f510:	683a      	ldr	r2, [r7, #0]
 800f512:	68b9      	ldr	r1, [r7, #8]
 800f514:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f516:	f000 fa0f 	bl	800f938 <prvCopyDataToQueue>
 800f51a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f51e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f520:	2b00      	cmp	r3, #0
 800f522:	d010      	beq.n	800f546 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f526:	3324      	adds	r3, #36	@ 0x24
 800f528:	4618      	mov	r0, r3
 800f52a:	f001 f805 	bl	8010538 <xTaskRemoveFromEventList>
 800f52e:	4603      	mov	r3, r0
 800f530:	2b00      	cmp	r3, #0
 800f532:	d013      	beq.n	800f55c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f534:	4b3f      	ldr	r3, [pc, #252]	@ (800f634 <xQueueGenericSend+0x200>)
 800f536:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f53a:	601a      	str	r2, [r3, #0]
 800f53c:	f3bf 8f4f 	dsb	sy
 800f540:	f3bf 8f6f 	isb	sy
 800f544:	e00a      	b.n	800f55c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d007      	beq.n	800f55c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f54c:	4b39      	ldr	r3, [pc, #228]	@ (800f634 <xQueueGenericSend+0x200>)
 800f54e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f552:	601a      	str	r2, [r3, #0]
 800f554:	f3bf 8f4f 	dsb	sy
 800f558:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f55c:	f001 ff4e 	bl	80113fc <vPortExitCritical>
				return pdPASS;
 800f560:	2301      	movs	r3, #1
 800f562:	e063      	b.n	800f62c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d103      	bne.n	800f572 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f56a:	f001 ff47 	bl	80113fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f56e:	2300      	movs	r3, #0
 800f570:	e05c      	b.n	800f62c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f574:	2b00      	cmp	r3, #0
 800f576:	d106      	bne.n	800f586 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f578:	f107 0314 	add.w	r3, r7, #20
 800f57c:	4618      	mov	r0, r3
 800f57e:	f001 f83f 	bl	8010600 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f582:	2301      	movs	r3, #1
 800f584:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f586:	f001 ff39 	bl	80113fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f58a:	f000 fda7 	bl	80100dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f58e:	f001 ff03 	bl	8011398 <vPortEnterCritical>
 800f592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f594:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f598:	b25b      	sxtb	r3, r3
 800f59a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f59e:	d103      	bne.n	800f5a8 <xQueueGenericSend+0x174>
 800f5a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f5a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f5ae:	b25b      	sxtb	r3, r3
 800f5b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5b4:	d103      	bne.n	800f5be <xQueueGenericSend+0x18a>
 800f5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f5be:	f001 ff1d 	bl	80113fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f5c2:	1d3a      	adds	r2, r7, #4
 800f5c4:	f107 0314 	add.w	r3, r7, #20
 800f5c8:	4611      	mov	r1, r2
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	f001 f82e 	bl	801062c <xTaskCheckForTimeOut>
 800f5d0:	4603      	mov	r3, r0
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d124      	bne.n	800f620 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f5d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f5d8:	f000 faa6 	bl	800fb28 <prvIsQueueFull>
 800f5dc:	4603      	mov	r3, r0
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d018      	beq.n	800f614 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f5e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5e4:	3310      	adds	r3, #16
 800f5e6:	687a      	ldr	r2, [r7, #4]
 800f5e8:	4611      	mov	r1, r2
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	f000 ff52 	bl	8010494 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f5f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f5f2:	f000 fa31 	bl	800fa58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f5f6:	f000 fd7f 	bl	80100f8 <xTaskResumeAll>
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	f47f af7c 	bne.w	800f4fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f602:	4b0c      	ldr	r3, [pc, #48]	@ (800f634 <xQueueGenericSend+0x200>)
 800f604:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f608:	601a      	str	r2, [r3, #0]
 800f60a:	f3bf 8f4f 	dsb	sy
 800f60e:	f3bf 8f6f 	isb	sy
 800f612:	e772      	b.n	800f4fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f614:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f616:	f000 fa1f 	bl	800fa58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f61a:	f000 fd6d 	bl	80100f8 <xTaskResumeAll>
 800f61e:	e76c      	b.n	800f4fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f620:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f622:	f000 fa19 	bl	800fa58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f626:	f000 fd67 	bl	80100f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f62a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f62c:	4618      	mov	r0, r3
 800f62e:	3738      	adds	r7, #56	@ 0x38
 800f630:	46bd      	mov	sp, r7
 800f632:	bd80      	pop	{r7, pc}
 800f634:	e000ed04 	.word	0xe000ed04

0800f638 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b090      	sub	sp, #64	@ 0x40
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	60f8      	str	r0, [r7, #12]
 800f640:	60b9      	str	r1, [r7, #8]
 800f642:	607a      	str	r2, [r7, #4]
 800f644:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d10b      	bne.n	800f668 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f654:	f383 8811 	msr	BASEPRI, r3
 800f658:	f3bf 8f6f 	isb	sy
 800f65c:	f3bf 8f4f 	dsb	sy
 800f660:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f662:	bf00      	nop
 800f664:	bf00      	nop
 800f666:	e7fd      	b.n	800f664 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f668:	68bb      	ldr	r3, [r7, #8]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d103      	bne.n	800f676 <xQueueGenericSendFromISR+0x3e>
 800f66e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f672:	2b00      	cmp	r3, #0
 800f674:	d101      	bne.n	800f67a <xQueueGenericSendFromISR+0x42>
 800f676:	2301      	movs	r3, #1
 800f678:	e000      	b.n	800f67c <xQueueGenericSendFromISR+0x44>
 800f67a:	2300      	movs	r3, #0
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d10b      	bne.n	800f698 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f684:	f383 8811 	msr	BASEPRI, r3
 800f688:	f3bf 8f6f 	isb	sy
 800f68c:	f3bf 8f4f 	dsb	sy
 800f690:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f692:	bf00      	nop
 800f694:	bf00      	nop
 800f696:	e7fd      	b.n	800f694 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f698:	683b      	ldr	r3, [r7, #0]
 800f69a:	2b02      	cmp	r3, #2
 800f69c:	d103      	bne.n	800f6a6 <xQueueGenericSendFromISR+0x6e>
 800f69e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6a2:	2b01      	cmp	r3, #1
 800f6a4:	d101      	bne.n	800f6aa <xQueueGenericSendFromISR+0x72>
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	e000      	b.n	800f6ac <xQueueGenericSendFromISR+0x74>
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d10b      	bne.n	800f6c8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f6b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6b4:	f383 8811 	msr	BASEPRI, r3
 800f6b8:	f3bf 8f6f 	isb	sy
 800f6bc:	f3bf 8f4f 	dsb	sy
 800f6c0:	623b      	str	r3, [r7, #32]
}
 800f6c2:	bf00      	nop
 800f6c4:	bf00      	nop
 800f6c6:	e7fd      	b.n	800f6c4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f6c8:	f001 ff46 	bl	8011558 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f6cc:	f3ef 8211 	mrs	r2, BASEPRI
 800f6d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6d4:	f383 8811 	msr	BASEPRI, r3
 800f6d8:	f3bf 8f6f 	isb	sy
 800f6dc:	f3bf 8f4f 	dsb	sy
 800f6e0:	61fa      	str	r2, [r7, #28]
 800f6e2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f6e4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f6e6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f6e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6f0:	429a      	cmp	r2, r3
 800f6f2:	d302      	bcc.n	800f6fa <xQueueGenericSendFromISR+0xc2>
 800f6f4:	683b      	ldr	r3, [r7, #0]
 800f6f6:	2b02      	cmp	r3, #2
 800f6f8:	d12f      	bne.n	800f75a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f700:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f708:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f70a:	683a      	ldr	r2, [r7, #0]
 800f70c:	68b9      	ldr	r1, [r7, #8]
 800f70e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f710:	f000 f912 	bl	800f938 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f714:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f71c:	d112      	bne.n	800f744 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f71e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f722:	2b00      	cmp	r3, #0
 800f724:	d016      	beq.n	800f754 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f728:	3324      	adds	r3, #36	@ 0x24
 800f72a:	4618      	mov	r0, r3
 800f72c:	f000 ff04 	bl	8010538 <xTaskRemoveFromEventList>
 800f730:	4603      	mov	r3, r0
 800f732:	2b00      	cmp	r3, #0
 800f734:	d00e      	beq.n	800f754 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d00b      	beq.n	800f754 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	2201      	movs	r2, #1
 800f740:	601a      	str	r2, [r3, #0]
 800f742:	e007      	b.n	800f754 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f744:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f748:	3301      	adds	r3, #1
 800f74a:	b2db      	uxtb	r3, r3
 800f74c:	b25a      	sxtb	r2, r3
 800f74e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f750:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f754:	2301      	movs	r3, #1
 800f756:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f758:	e001      	b.n	800f75e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f75a:	2300      	movs	r3, #0
 800f75c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f75e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f760:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f762:	697b      	ldr	r3, [r7, #20]
 800f764:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f768:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f76a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f76c:	4618      	mov	r0, r3
 800f76e:	3740      	adds	r7, #64	@ 0x40
 800f770:	46bd      	mov	sp, r7
 800f772:	bd80      	pop	{r7, pc}

0800f774 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f774:	b580      	push	{r7, lr}
 800f776:	b08c      	sub	sp, #48	@ 0x30
 800f778:	af00      	add	r7, sp, #0
 800f77a:	60f8      	str	r0, [r7, #12]
 800f77c:	60b9      	str	r1, [r7, #8]
 800f77e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f780:	2300      	movs	r3, #0
 800f782:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d10b      	bne.n	800f7a6 <xQueueReceive+0x32>
	__asm volatile
 800f78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f792:	f383 8811 	msr	BASEPRI, r3
 800f796:	f3bf 8f6f 	isb	sy
 800f79a:	f3bf 8f4f 	dsb	sy
 800f79e:	623b      	str	r3, [r7, #32]
}
 800f7a0:	bf00      	nop
 800f7a2:	bf00      	nop
 800f7a4:	e7fd      	b.n	800f7a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f7a6:	68bb      	ldr	r3, [r7, #8]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d103      	bne.n	800f7b4 <xQueueReceive+0x40>
 800f7ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d101      	bne.n	800f7b8 <xQueueReceive+0x44>
 800f7b4:	2301      	movs	r3, #1
 800f7b6:	e000      	b.n	800f7ba <xQueueReceive+0x46>
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d10b      	bne.n	800f7d6 <xQueueReceive+0x62>
	__asm volatile
 800f7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7c2:	f383 8811 	msr	BASEPRI, r3
 800f7c6:	f3bf 8f6f 	isb	sy
 800f7ca:	f3bf 8f4f 	dsb	sy
 800f7ce:	61fb      	str	r3, [r7, #28]
}
 800f7d0:	bf00      	nop
 800f7d2:	bf00      	nop
 800f7d4:	e7fd      	b.n	800f7d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f7d6:	f001 f875 	bl	80108c4 <xTaskGetSchedulerState>
 800f7da:	4603      	mov	r3, r0
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d102      	bne.n	800f7e6 <xQueueReceive+0x72>
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d101      	bne.n	800f7ea <xQueueReceive+0x76>
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	e000      	b.n	800f7ec <xQueueReceive+0x78>
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d10b      	bne.n	800f808 <xQueueReceive+0x94>
	__asm volatile
 800f7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7f4:	f383 8811 	msr	BASEPRI, r3
 800f7f8:	f3bf 8f6f 	isb	sy
 800f7fc:	f3bf 8f4f 	dsb	sy
 800f800:	61bb      	str	r3, [r7, #24]
}
 800f802:	bf00      	nop
 800f804:	bf00      	nop
 800f806:	e7fd      	b.n	800f804 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f808:	f001 fdc6 	bl	8011398 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f80c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f80e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f810:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f814:	2b00      	cmp	r3, #0
 800f816:	d01f      	beq.n	800f858 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f818:	68b9      	ldr	r1, [r7, #8]
 800f81a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f81c:	f000 f8f6 	bl	800fa0c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f822:	1e5a      	subs	r2, r3, #1
 800f824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f826:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f82a:	691b      	ldr	r3, [r3, #16]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d00f      	beq.n	800f850 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f832:	3310      	adds	r3, #16
 800f834:	4618      	mov	r0, r3
 800f836:	f000 fe7f 	bl	8010538 <xTaskRemoveFromEventList>
 800f83a:	4603      	mov	r3, r0
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d007      	beq.n	800f850 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f840:	4b3c      	ldr	r3, [pc, #240]	@ (800f934 <xQueueReceive+0x1c0>)
 800f842:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f846:	601a      	str	r2, [r3, #0]
 800f848:	f3bf 8f4f 	dsb	sy
 800f84c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f850:	f001 fdd4 	bl	80113fc <vPortExitCritical>
				return pdPASS;
 800f854:	2301      	movs	r3, #1
 800f856:	e069      	b.n	800f92c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d103      	bne.n	800f866 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f85e:	f001 fdcd 	bl	80113fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f862:	2300      	movs	r3, #0
 800f864:	e062      	b.n	800f92c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d106      	bne.n	800f87a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f86c:	f107 0310 	add.w	r3, r7, #16
 800f870:	4618      	mov	r0, r3
 800f872:	f000 fec5 	bl	8010600 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f876:	2301      	movs	r3, #1
 800f878:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f87a:	f001 fdbf 	bl	80113fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f87e:	f000 fc2d 	bl	80100dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f882:	f001 fd89 	bl	8011398 <vPortEnterCritical>
 800f886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f888:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f88c:	b25b      	sxtb	r3, r3
 800f88e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f892:	d103      	bne.n	800f89c <xQueueReceive+0x128>
 800f894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f896:	2200      	movs	r2, #0
 800f898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f89e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f8a2:	b25b      	sxtb	r3, r3
 800f8a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8a8:	d103      	bne.n	800f8b2 <xQueueReceive+0x13e>
 800f8aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f8b2:	f001 fda3 	bl	80113fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f8b6:	1d3a      	adds	r2, r7, #4
 800f8b8:	f107 0310 	add.w	r3, r7, #16
 800f8bc:	4611      	mov	r1, r2
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f000 feb4 	bl	801062c <xTaskCheckForTimeOut>
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d123      	bne.n	800f912 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f8ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f8cc:	f000 f916 	bl	800fafc <prvIsQueueEmpty>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d017      	beq.n	800f906 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f8d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8d8:	3324      	adds	r3, #36	@ 0x24
 800f8da:	687a      	ldr	r2, [r7, #4]
 800f8dc:	4611      	mov	r1, r2
 800f8de:	4618      	mov	r0, r3
 800f8e0:	f000 fdd8 	bl	8010494 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f8e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f8e6:	f000 f8b7 	bl	800fa58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f8ea:	f000 fc05 	bl	80100f8 <xTaskResumeAll>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d189      	bne.n	800f808 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f8f4:	4b0f      	ldr	r3, [pc, #60]	@ (800f934 <xQueueReceive+0x1c0>)
 800f8f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8fa:	601a      	str	r2, [r3, #0]
 800f8fc:	f3bf 8f4f 	dsb	sy
 800f900:	f3bf 8f6f 	isb	sy
 800f904:	e780      	b.n	800f808 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f906:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f908:	f000 f8a6 	bl	800fa58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f90c:	f000 fbf4 	bl	80100f8 <xTaskResumeAll>
 800f910:	e77a      	b.n	800f808 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f912:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f914:	f000 f8a0 	bl	800fa58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f918:	f000 fbee 	bl	80100f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f91c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f91e:	f000 f8ed 	bl	800fafc <prvIsQueueEmpty>
 800f922:	4603      	mov	r3, r0
 800f924:	2b00      	cmp	r3, #0
 800f926:	f43f af6f 	beq.w	800f808 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f92a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f92c:	4618      	mov	r0, r3
 800f92e:	3730      	adds	r7, #48	@ 0x30
 800f930:	46bd      	mov	sp, r7
 800f932:	bd80      	pop	{r7, pc}
 800f934:	e000ed04 	.word	0xe000ed04

0800f938 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b086      	sub	sp, #24
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	60f8      	str	r0, [r7, #12]
 800f940:	60b9      	str	r1, [r7, #8]
 800f942:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f944:	2300      	movs	r3, #0
 800f946:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f94c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f952:	2b00      	cmp	r3, #0
 800f954:	d10d      	bne.n	800f972 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d14d      	bne.n	800f9fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	689b      	ldr	r3, [r3, #8]
 800f962:	4618      	mov	r0, r3
 800f964:	f000 ffcc 	bl	8010900 <xTaskPriorityDisinherit>
 800f968:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	2200      	movs	r2, #0
 800f96e:	609a      	str	r2, [r3, #8]
 800f970:	e043      	b.n	800f9fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	2b00      	cmp	r3, #0
 800f976:	d119      	bne.n	800f9ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	6858      	ldr	r0, [r3, #4]
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f980:	461a      	mov	r2, r3
 800f982:	68b9      	ldr	r1, [r7, #8]
 800f984:	f002 f8a4 	bl	8011ad0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	685a      	ldr	r2, [r3, #4]
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f990:	441a      	add	r2, r3
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	685a      	ldr	r2, [r3, #4]
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	689b      	ldr	r3, [r3, #8]
 800f99e:	429a      	cmp	r2, r3
 800f9a0:	d32b      	bcc.n	800f9fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	681a      	ldr	r2, [r3, #0]
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	605a      	str	r2, [r3, #4]
 800f9aa:	e026      	b.n	800f9fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	68d8      	ldr	r0, [r3, #12]
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9b4:	461a      	mov	r2, r3
 800f9b6:	68b9      	ldr	r1, [r7, #8]
 800f9b8:	f002 f88a 	bl	8011ad0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	68da      	ldr	r2, [r3, #12]
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9c4:	425b      	negs	r3, r3
 800f9c6:	441a      	add	r2, r3
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	68da      	ldr	r2, [r3, #12]
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	429a      	cmp	r2, r3
 800f9d6:	d207      	bcs.n	800f9e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	689a      	ldr	r2, [r3, #8]
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9e0:	425b      	negs	r3, r3
 800f9e2:	441a      	add	r2, r3
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	2b02      	cmp	r3, #2
 800f9ec:	d105      	bne.n	800f9fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f9ee:	693b      	ldr	r3, [r7, #16]
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d002      	beq.n	800f9fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f9f4:	693b      	ldr	r3, [r7, #16]
 800f9f6:	3b01      	subs	r3, #1
 800f9f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f9fa:	693b      	ldr	r3, [r7, #16]
 800f9fc:	1c5a      	adds	r2, r3, #1
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fa02:	697b      	ldr	r3, [r7, #20]
}
 800fa04:	4618      	mov	r0, r3
 800fa06:	3718      	adds	r7, #24
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	bd80      	pop	{r7, pc}

0800fa0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fa0c:	b580      	push	{r7, lr}
 800fa0e:	b082      	sub	sp, #8
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	6078      	str	r0, [r7, #4]
 800fa14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d018      	beq.n	800fa50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	68da      	ldr	r2, [r3, #12]
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa26:	441a      	add	r2, r3
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	68da      	ldr	r2, [r3, #12]
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	689b      	ldr	r3, [r3, #8]
 800fa34:	429a      	cmp	r2, r3
 800fa36:	d303      	bcc.n	800fa40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	681a      	ldr	r2, [r3, #0]
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	68d9      	ldr	r1, [r3, #12]
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa48:	461a      	mov	r2, r3
 800fa4a:	6838      	ldr	r0, [r7, #0]
 800fa4c:	f002 f840 	bl	8011ad0 <memcpy>
	}
}
 800fa50:	bf00      	nop
 800fa52:	3708      	adds	r7, #8
 800fa54:	46bd      	mov	sp, r7
 800fa56:	bd80      	pop	{r7, pc}

0800fa58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fa58:	b580      	push	{r7, lr}
 800fa5a:	b084      	sub	sp, #16
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fa60:	f001 fc9a 	bl	8011398 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fa6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fa6c:	e011      	b.n	800fa92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d012      	beq.n	800fa9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	3324      	adds	r3, #36	@ 0x24
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	f000 fd5c 	bl	8010538 <xTaskRemoveFromEventList>
 800fa80:	4603      	mov	r3, r0
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d001      	beq.n	800fa8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fa86:	f000 fe35 	bl	80106f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fa8a:	7bfb      	ldrb	r3, [r7, #15]
 800fa8c:	3b01      	subs	r3, #1
 800fa8e:	b2db      	uxtb	r3, r3
 800fa90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fa92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	dce9      	bgt.n	800fa6e <prvUnlockQueue+0x16>
 800fa9a:	e000      	b.n	800fa9e <prvUnlockQueue+0x46>
					break;
 800fa9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	22ff      	movs	r2, #255	@ 0xff
 800faa2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800faa6:	f001 fca9 	bl	80113fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800faaa:	f001 fc75 	bl	8011398 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fab4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fab6:	e011      	b.n	800fadc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	691b      	ldr	r3, [r3, #16]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d012      	beq.n	800fae6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	3310      	adds	r3, #16
 800fac4:	4618      	mov	r0, r3
 800fac6:	f000 fd37 	bl	8010538 <xTaskRemoveFromEventList>
 800faca:	4603      	mov	r3, r0
 800facc:	2b00      	cmp	r3, #0
 800face:	d001      	beq.n	800fad4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fad0:	f000 fe10 	bl	80106f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fad4:	7bbb      	ldrb	r3, [r7, #14]
 800fad6:	3b01      	subs	r3, #1
 800fad8:	b2db      	uxtb	r3, r3
 800fada:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fadc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	dce9      	bgt.n	800fab8 <prvUnlockQueue+0x60>
 800fae4:	e000      	b.n	800fae8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fae6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	22ff      	movs	r2, #255	@ 0xff
 800faec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800faf0:	f001 fc84 	bl	80113fc <vPortExitCritical>
}
 800faf4:	bf00      	nop
 800faf6:	3710      	adds	r7, #16
 800faf8:	46bd      	mov	sp, r7
 800fafa:	bd80      	pop	{r7, pc}

0800fafc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b084      	sub	sp, #16
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fb04:	f001 fc48 	bl	8011398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d102      	bne.n	800fb16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fb10:	2301      	movs	r3, #1
 800fb12:	60fb      	str	r3, [r7, #12]
 800fb14:	e001      	b.n	800fb1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fb16:	2300      	movs	r3, #0
 800fb18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fb1a:	f001 fc6f 	bl	80113fc <vPortExitCritical>

	return xReturn;
 800fb1e:	68fb      	ldr	r3, [r7, #12]
}
 800fb20:	4618      	mov	r0, r3
 800fb22:	3710      	adds	r7, #16
 800fb24:	46bd      	mov	sp, r7
 800fb26:	bd80      	pop	{r7, pc}

0800fb28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fb28:	b580      	push	{r7, lr}
 800fb2a:	b084      	sub	sp, #16
 800fb2c:	af00      	add	r7, sp, #0
 800fb2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fb30:	f001 fc32 	bl	8011398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb3c:	429a      	cmp	r2, r3
 800fb3e:	d102      	bne.n	800fb46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fb40:	2301      	movs	r3, #1
 800fb42:	60fb      	str	r3, [r7, #12]
 800fb44:	e001      	b.n	800fb4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fb46:	2300      	movs	r3, #0
 800fb48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fb4a:	f001 fc57 	bl	80113fc <vPortExitCritical>

	return xReturn;
 800fb4e:	68fb      	ldr	r3, [r7, #12]
}
 800fb50:	4618      	mov	r0, r3
 800fb52:	3710      	adds	r7, #16
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd80      	pop	{r7, pc}

0800fb58 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fb58:	b480      	push	{r7}
 800fb5a:	b085      	sub	sp, #20
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
 800fb60:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fb62:	2300      	movs	r3, #0
 800fb64:	60fb      	str	r3, [r7, #12]
 800fb66:	e014      	b.n	800fb92 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fb68:	4a0f      	ldr	r2, [pc, #60]	@ (800fba8 <vQueueAddToRegistry+0x50>)
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d10b      	bne.n	800fb8c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fb74:	490c      	ldr	r1, [pc, #48]	@ (800fba8 <vQueueAddToRegistry+0x50>)
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	683a      	ldr	r2, [r7, #0]
 800fb7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fb7e:	4a0a      	ldr	r2, [pc, #40]	@ (800fba8 <vQueueAddToRegistry+0x50>)
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	00db      	lsls	r3, r3, #3
 800fb84:	4413      	add	r3, r2
 800fb86:	687a      	ldr	r2, [r7, #4]
 800fb88:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fb8a:	e006      	b.n	800fb9a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	3301      	adds	r3, #1
 800fb90:	60fb      	str	r3, [r7, #12]
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	2b07      	cmp	r3, #7
 800fb96:	d9e7      	bls.n	800fb68 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fb98:	bf00      	nop
 800fb9a:	bf00      	nop
 800fb9c:	3714      	adds	r7, #20
 800fb9e:	46bd      	mov	sp, r7
 800fba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba4:	4770      	bx	lr
 800fba6:	bf00      	nop
 800fba8:	24001164 	.word	0x24001164

0800fbac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b086      	sub	sp, #24
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	60f8      	str	r0, [r7, #12]
 800fbb4:	60b9      	str	r1, [r7, #8]
 800fbb6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fbbc:	f001 fbec 	bl	8011398 <vPortEnterCritical>
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fbc6:	b25b      	sxtb	r3, r3
 800fbc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbcc:	d103      	bne.n	800fbd6 <vQueueWaitForMessageRestricted+0x2a>
 800fbce:	697b      	ldr	r3, [r7, #20]
 800fbd0:	2200      	movs	r2, #0
 800fbd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fbd6:	697b      	ldr	r3, [r7, #20]
 800fbd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fbdc:	b25b      	sxtb	r3, r3
 800fbde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbe2:	d103      	bne.n	800fbec <vQueueWaitForMessageRestricted+0x40>
 800fbe4:	697b      	ldr	r3, [r7, #20]
 800fbe6:	2200      	movs	r2, #0
 800fbe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fbec:	f001 fc06 	bl	80113fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d106      	bne.n	800fc06 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	3324      	adds	r3, #36	@ 0x24
 800fbfc:	687a      	ldr	r2, [r7, #4]
 800fbfe:	68b9      	ldr	r1, [r7, #8]
 800fc00:	4618      	mov	r0, r3
 800fc02:	f000 fc6d 	bl	80104e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fc06:	6978      	ldr	r0, [r7, #20]
 800fc08:	f7ff ff26 	bl	800fa58 <prvUnlockQueue>
	}
 800fc0c:	bf00      	nop
 800fc0e:	3718      	adds	r7, #24
 800fc10:	46bd      	mov	sp, r7
 800fc12:	bd80      	pop	{r7, pc}

0800fc14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fc14:	b580      	push	{r7, lr}
 800fc16:	b08e      	sub	sp, #56	@ 0x38
 800fc18:	af04      	add	r7, sp, #16
 800fc1a:	60f8      	str	r0, [r7, #12]
 800fc1c:	60b9      	str	r1, [r7, #8]
 800fc1e:	607a      	str	r2, [r7, #4]
 800fc20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fc22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d10b      	bne.n	800fc40 <xTaskCreateStatic+0x2c>
	__asm volatile
 800fc28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc2c:	f383 8811 	msr	BASEPRI, r3
 800fc30:	f3bf 8f6f 	isb	sy
 800fc34:	f3bf 8f4f 	dsb	sy
 800fc38:	623b      	str	r3, [r7, #32]
}
 800fc3a:	bf00      	nop
 800fc3c:	bf00      	nop
 800fc3e:	e7fd      	b.n	800fc3c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fc40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d10b      	bne.n	800fc5e <xTaskCreateStatic+0x4a>
	__asm volatile
 800fc46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc4a:	f383 8811 	msr	BASEPRI, r3
 800fc4e:	f3bf 8f6f 	isb	sy
 800fc52:	f3bf 8f4f 	dsb	sy
 800fc56:	61fb      	str	r3, [r7, #28]
}
 800fc58:	bf00      	nop
 800fc5a:	bf00      	nop
 800fc5c:	e7fd      	b.n	800fc5a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fc5e:	23a8      	movs	r3, #168	@ 0xa8
 800fc60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fc62:	693b      	ldr	r3, [r7, #16]
 800fc64:	2ba8      	cmp	r3, #168	@ 0xa8
 800fc66:	d00b      	beq.n	800fc80 <xTaskCreateStatic+0x6c>
	__asm volatile
 800fc68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc6c:	f383 8811 	msr	BASEPRI, r3
 800fc70:	f3bf 8f6f 	isb	sy
 800fc74:	f3bf 8f4f 	dsb	sy
 800fc78:	61bb      	str	r3, [r7, #24]
}
 800fc7a:	bf00      	nop
 800fc7c:	bf00      	nop
 800fc7e:	e7fd      	b.n	800fc7c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fc80:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fc82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d01e      	beq.n	800fcc6 <xTaskCreateStatic+0xb2>
 800fc88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d01b      	beq.n	800fcc6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fc8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc90:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fc92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc96:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fc98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9a:	2202      	movs	r2, #2
 800fc9c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fca0:	2300      	movs	r3, #0
 800fca2:	9303      	str	r3, [sp, #12]
 800fca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca6:	9302      	str	r3, [sp, #8]
 800fca8:	f107 0314 	add.w	r3, r7, #20
 800fcac:	9301      	str	r3, [sp, #4]
 800fcae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcb0:	9300      	str	r3, [sp, #0]
 800fcb2:	683b      	ldr	r3, [r7, #0]
 800fcb4:	687a      	ldr	r2, [r7, #4]
 800fcb6:	68b9      	ldr	r1, [r7, #8]
 800fcb8:	68f8      	ldr	r0, [r7, #12]
 800fcba:	f000 f851 	bl	800fd60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fcbe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800fcc0:	f000 f8f6 	bl	800feb0 <prvAddNewTaskToReadyList>
 800fcc4:	e001      	b.n	800fcca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fcca:	697b      	ldr	r3, [r7, #20]
	}
 800fccc:	4618      	mov	r0, r3
 800fcce:	3728      	adds	r7, #40	@ 0x28
 800fcd0:	46bd      	mov	sp, r7
 800fcd2:	bd80      	pop	{r7, pc}

0800fcd4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fcd4:	b580      	push	{r7, lr}
 800fcd6:	b08c      	sub	sp, #48	@ 0x30
 800fcd8:	af04      	add	r7, sp, #16
 800fcda:	60f8      	str	r0, [r7, #12]
 800fcdc:	60b9      	str	r1, [r7, #8]
 800fcde:	603b      	str	r3, [r7, #0]
 800fce0:	4613      	mov	r3, r2
 800fce2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fce4:	88fb      	ldrh	r3, [r7, #6]
 800fce6:	009b      	lsls	r3, r3, #2
 800fce8:	4618      	mov	r0, r3
 800fcea:	f001 fc77 	bl	80115dc <pvPortMalloc>
 800fcee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fcf0:	697b      	ldr	r3, [r7, #20]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d00e      	beq.n	800fd14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fcf6:	20a8      	movs	r0, #168	@ 0xa8
 800fcf8:	f001 fc70 	bl	80115dc <pvPortMalloc>
 800fcfc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fcfe:	69fb      	ldr	r3, [r7, #28]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d003      	beq.n	800fd0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fd04:	69fb      	ldr	r3, [r7, #28]
 800fd06:	697a      	ldr	r2, [r7, #20]
 800fd08:	631a      	str	r2, [r3, #48]	@ 0x30
 800fd0a:	e005      	b.n	800fd18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fd0c:	6978      	ldr	r0, [r7, #20]
 800fd0e:	f001 fd33 	bl	8011778 <vPortFree>
 800fd12:	e001      	b.n	800fd18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fd14:	2300      	movs	r3, #0
 800fd16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fd18:	69fb      	ldr	r3, [r7, #28]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d017      	beq.n	800fd4e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fd1e:	69fb      	ldr	r3, [r7, #28]
 800fd20:	2200      	movs	r2, #0
 800fd22:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fd26:	88fa      	ldrh	r2, [r7, #6]
 800fd28:	2300      	movs	r3, #0
 800fd2a:	9303      	str	r3, [sp, #12]
 800fd2c:	69fb      	ldr	r3, [r7, #28]
 800fd2e:	9302      	str	r3, [sp, #8]
 800fd30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd32:	9301      	str	r3, [sp, #4]
 800fd34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd36:	9300      	str	r3, [sp, #0]
 800fd38:	683b      	ldr	r3, [r7, #0]
 800fd3a:	68b9      	ldr	r1, [r7, #8]
 800fd3c:	68f8      	ldr	r0, [r7, #12]
 800fd3e:	f000 f80f 	bl	800fd60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fd42:	69f8      	ldr	r0, [r7, #28]
 800fd44:	f000 f8b4 	bl	800feb0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fd48:	2301      	movs	r3, #1
 800fd4a:	61bb      	str	r3, [r7, #24]
 800fd4c:	e002      	b.n	800fd54 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fd4e:	f04f 33ff 	mov.w	r3, #4294967295
 800fd52:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fd54:	69bb      	ldr	r3, [r7, #24]
	}
 800fd56:	4618      	mov	r0, r3
 800fd58:	3720      	adds	r7, #32
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	bd80      	pop	{r7, pc}
	...

0800fd60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b088      	sub	sp, #32
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	60f8      	str	r0, [r7, #12]
 800fd68:	60b9      	str	r1, [r7, #8]
 800fd6a:	607a      	str	r2, [r7, #4]
 800fd6c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fd6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd70:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	009b      	lsls	r3, r3, #2
 800fd76:	461a      	mov	r2, r3
 800fd78:	21a5      	movs	r1, #165	@ 0xa5
 800fd7a:	f001 fe1d 	bl	80119b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd82:	6879      	ldr	r1, [r7, #4]
 800fd84:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800fd88:	440b      	add	r3, r1
 800fd8a:	009b      	lsls	r3, r3, #2
 800fd8c:	4413      	add	r3, r2
 800fd8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fd90:	69bb      	ldr	r3, [r7, #24]
 800fd92:	f023 0307 	bic.w	r3, r3, #7
 800fd96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fd98:	69bb      	ldr	r3, [r7, #24]
 800fd9a:	f003 0307 	and.w	r3, r3, #7
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d00b      	beq.n	800fdba <prvInitialiseNewTask+0x5a>
	__asm volatile
 800fda2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fda6:	f383 8811 	msr	BASEPRI, r3
 800fdaa:	f3bf 8f6f 	isb	sy
 800fdae:	f3bf 8f4f 	dsb	sy
 800fdb2:	617b      	str	r3, [r7, #20]
}
 800fdb4:	bf00      	nop
 800fdb6:	bf00      	nop
 800fdb8:	e7fd      	b.n	800fdb6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fdba:	68bb      	ldr	r3, [r7, #8]
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d01f      	beq.n	800fe00 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	61fb      	str	r3, [r7, #28]
 800fdc4:	e012      	b.n	800fdec <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fdc6:	68ba      	ldr	r2, [r7, #8]
 800fdc8:	69fb      	ldr	r3, [r7, #28]
 800fdca:	4413      	add	r3, r2
 800fdcc:	7819      	ldrb	r1, [r3, #0]
 800fdce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fdd0:	69fb      	ldr	r3, [r7, #28]
 800fdd2:	4413      	add	r3, r2
 800fdd4:	3334      	adds	r3, #52	@ 0x34
 800fdd6:	460a      	mov	r2, r1
 800fdd8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fdda:	68ba      	ldr	r2, [r7, #8]
 800fddc:	69fb      	ldr	r3, [r7, #28]
 800fdde:	4413      	add	r3, r2
 800fde0:	781b      	ldrb	r3, [r3, #0]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d006      	beq.n	800fdf4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fde6:	69fb      	ldr	r3, [r7, #28]
 800fde8:	3301      	adds	r3, #1
 800fdea:	61fb      	str	r3, [r7, #28]
 800fdec:	69fb      	ldr	r3, [r7, #28]
 800fdee:	2b0f      	cmp	r3, #15
 800fdf0:	d9e9      	bls.n	800fdc6 <prvInitialiseNewTask+0x66>
 800fdf2:	e000      	b.n	800fdf6 <prvInitialiseNewTask+0x96>
			{
				break;
 800fdf4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fdf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fdfe:	e003      	b.n	800fe08 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fe00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe02:	2200      	movs	r2, #0
 800fe04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fe08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe0a:	2b37      	cmp	r3, #55	@ 0x37
 800fe0c:	d901      	bls.n	800fe12 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fe0e:	2337      	movs	r3, #55	@ 0x37
 800fe10:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fe12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe16:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fe18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe1c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fe1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe20:	2200      	movs	r2, #0
 800fe22:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fe24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe26:	3304      	adds	r3, #4
 800fe28:	4618      	mov	r0, r3
 800fe2a:	f7ff f929 	bl	800f080 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fe2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe30:	3318      	adds	r3, #24
 800fe32:	4618      	mov	r0, r3
 800fe34:	f7ff f924 	bl	800f080 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fe38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe3c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe40:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fe44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe46:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fe48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe4c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fe4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe50:	2200      	movs	r2, #0
 800fe52:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fe56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe58:	2200      	movs	r2, #0
 800fe5a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800fe5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe60:	3354      	adds	r3, #84	@ 0x54
 800fe62:	224c      	movs	r2, #76	@ 0x4c
 800fe64:	2100      	movs	r1, #0
 800fe66:	4618      	mov	r0, r3
 800fe68:	f001 fda6 	bl	80119b8 <memset>
 800fe6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe6e:	4a0d      	ldr	r2, [pc, #52]	@ (800fea4 <prvInitialiseNewTask+0x144>)
 800fe70:	659a      	str	r2, [r3, #88]	@ 0x58
 800fe72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe74:	4a0c      	ldr	r2, [pc, #48]	@ (800fea8 <prvInitialiseNewTask+0x148>)
 800fe76:	65da      	str	r2, [r3, #92]	@ 0x5c
 800fe78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe7a:	4a0c      	ldr	r2, [pc, #48]	@ (800feac <prvInitialiseNewTask+0x14c>)
 800fe7c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fe7e:	683a      	ldr	r2, [r7, #0]
 800fe80:	68f9      	ldr	r1, [r7, #12]
 800fe82:	69b8      	ldr	r0, [r7, #24]
 800fe84:	f001 f95a 	bl	801113c <pxPortInitialiseStack>
 800fe88:	4602      	mov	r2, r0
 800fe8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe8c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fe8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d002      	beq.n	800fe9a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fe94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fe9a:	bf00      	nop
 800fe9c:	3720      	adds	r7, #32
 800fe9e:	46bd      	mov	sp, r7
 800fea0:	bd80      	pop	{r7, pc}
 800fea2:	bf00      	nop
 800fea4:	240053f8 	.word	0x240053f8
 800fea8:	24005460 	.word	0x24005460
 800feac:	240054c8 	.word	0x240054c8

0800feb0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b082      	sub	sp, #8
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800feb8:	f001 fa6e 	bl	8011398 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800febc:	4b2d      	ldr	r3, [pc, #180]	@ (800ff74 <prvAddNewTaskToReadyList+0xc4>)
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	3301      	adds	r3, #1
 800fec2:	4a2c      	ldr	r2, [pc, #176]	@ (800ff74 <prvAddNewTaskToReadyList+0xc4>)
 800fec4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fec6:	4b2c      	ldr	r3, [pc, #176]	@ (800ff78 <prvAddNewTaskToReadyList+0xc8>)
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d109      	bne.n	800fee2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fece:	4a2a      	ldr	r2, [pc, #168]	@ (800ff78 <prvAddNewTaskToReadyList+0xc8>)
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fed4:	4b27      	ldr	r3, [pc, #156]	@ (800ff74 <prvAddNewTaskToReadyList+0xc4>)
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	2b01      	cmp	r3, #1
 800feda:	d110      	bne.n	800fefe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fedc:	f000 fc2e 	bl	801073c <prvInitialiseTaskLists>
 800fee0:	e00d      	b.n	800fefe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fee2:	4b26      	ldr	r3, [pc, #152]	@ (800ff7c <prvAddNewTaskToReadyList+0xcc>)
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d109      	bne.n	800fefe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800feea:	4b23      	ldr	r3, [pc, #140]	@ (800ff78 <prvAddNewTaskToReadyList+0xc8>)
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fef4:	429a      	cmp	r2, r3
 800fef6:	d802      	bhi.n	800fefe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fef8:	4a1f      	ldr	r2, [pc, #124]	@ (800ff78 <prvAddNewTaskToReadyList+0xc8>)
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fefe:	4b20      	ldr	r3, [pc, #128]	@ (800ff80 <prvAddNewTaskToReadyList+0xd0>)
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	3301      	adds	r3, #1
 800ff04:	4a1e      	ldr	r2, [pc, #120]	@ (800ff80 <prvAddNewTaskToReadyList+0xd0>)
 800ff06:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ff08:	4b1d      	ldr	r3, [pc, #116]	@ (800ff80 <prvAddNewTaskToReadyList+0xd0>)
 800ff0a:	681a      	ldr	r2, [r3, #0]
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff14:	4b1b      	ldr	r3, [pc, #108]	@ (800ff84 <prvAddNewTaskToReadyList+0xd4>)
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	429a      	cmp	r2, r3
 800ff1a:	d903      	bls.n	800ff24 <prvAddNewTaskToReadyList+0x74>
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff20:	4a18      	ldr	r2, [pc, #96]	@ (800ff84 <prvAddNewTaskToReadyList+0xd4>)
 800ff22:	6013      	str	r3, [r2, #0]
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff28:	4613      	mov	r3, r2
 800ff2a:	009b      	lsls	r3, r3, #2
 800ff2c:	4413      	add	r3, r2
 800ff2e:	009b      	lsls	r3, r3, #2
 800ff30:	4a15      	ldr	r2, [pc, #84]	@ (800ff88 <prvAddNewTaskToReadyList+0xd8>)
 800ff32:	441a      	add	r2, r3
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	3304      	adds	r3, #4
 800ff38:	4619      	mov	r1, r3
 800ff3a:	4610      	mov	r0, r2
 800ff3c:	f7ff f8ad 	bl	800f09a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ff40:	f001 fa5c 	bl	80113fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ff44:	4b0d      	ldr	r3, [pc, #52]	@ (800ff7c <prvAddNewTaskToReadyList+0xcc>)
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d00e      	beq.n	800ff6a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ff4c:	4b0a      	ldr	r3, [pc, #40]	@ (800ff78 <prvAddNewTaskToReadyList+0xc8>)
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff56:	429a      	cmp	r2, r3
 800ff58:	d207      	bcs.n	800ff6a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ff5a:	4b0c      	ldr	r3, [pc, #48]	@ (800ff8c <prvAddNewTaskToReadyList+0xdc>)
 800ff5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff60:	601a      	str	r2, [r3, #0]
 800ff62:	f3bf 8f4f 	dsb	sy
 800ff66:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ff6a:	bf00      	nop
 800ff6c:	3708      	adds	r7, #8
 800ff6e:	46bd      	mov	sp, r7
 800ff70:	bd80      	pop	{r7, pc}
 800ff72:	bf00      	nop
 800ff74:	24001678 	.word	0x24001678
 800ff78:	240011a4 	.word	0x240011a4
 800ff7c:	24001684 	.word	0x24001684
 800ff80:	24001694 	.word	0x24001694
 800ff84:	24001680 	.word	0x24001680
 800ff88:	240011a8 	.word	0x240011a8
 800ff8c:	e000ed04 	.word	0xe000ed04

0800ff90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ff90:	b580      	push	{r7, lr}
 800ff92:	b084      	sub	sp, #16
 800ff94:	af00      	add	r7, sp, #0
 800ff96:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ff98:	2300      	movs	r3, #0
 800ff9a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d018      	beq.n	800ffd4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ffa2:	4b14      	ldr	r3, [pc, #80]	@ (800fff4 <vTaskDelay+0x64>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d00b      	beq.n	800ffc2 <vTaskDelay+0x32>
	__asm volatile
 800ffaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffae:	f383 8811 	msr	BASEPRI, r3
 800ffb2:	f3bf 8f6f 	isb	sy
 800ffb6:	f3bf 8f4f 	dsb	sy
 800ffba:	60bb      	str	r3, [r7, #8]
}
 800ffbc:	bf00      	nop
 800ffbe:	bf00      	nop
 800ffc0:	e7fd      	b.n	800ffbe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ffc2:	f000 f88b 	bl	80100dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ffc6:	2100      	movs	r1, #0
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f000 fd09 	bl	80109e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ffce:	f000 f893 	bl	80100f8 <xTaskResumeAll>
 800ffd2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d107      	bne.n	800ffea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ffda:	4b07      	ldr	r3, [pc, #28]	@ (800fff8 <vTaskDelay+0x68>)
 800ffdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffe0:	601a      	str	r2, [r3, #0]
 800ffe2:	f3bf 8f4f 	dsb	sy
 800ffe6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ffea:	bf00      	nop
 800ffec:	3710      	adds	r7, #16
 800ffee:	46bd      	mov	sp, r7
 800fff0:	bd80      	pop	{r7, pc}
 800fff2:	bf00      	nop
 800fff4:	240016a0 	.word	0x240016a0
 800fff8:	e000ed04 	.word	0xe000ed04

0800fffc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b08a      	sub	sp, #40	@ 0x28
 8010000:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010002:	2300      	movs	r3, #0
 8010004:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010006:	2300      	movs	r3, #0
 8010008:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801000a:	463a      	mov	r2, r7
 801000c:	1d39      	adds	r1, r7, #4
 801000e:	f107 0308 	add.w	r3, r7, #8
 8010012:	4618      	mov	r0, r3
 8010014:	f7fe ffe0 	bl	800efd8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010018:	6839      	ldr	r1, [r7, #0]
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	68ba      	ldr	r2, [r7, #8]
 801001e:	9202      	str	r2, [sp, #8]
 8010020:	9301      	str	r3, [sp, #4]
 8010022:	2300      	movs	r3, #0
 8010024:	9300      	str	r3, [sp, #0]
 8010026:	2300      	movs	r3, #0
 8010028:	460a      	mov	r2, r1
 801002a:	4924      	ldr	r1, [pc, #144]	@ (80100bc <vTaskStartScheduler+0xc0>)
 801002c:	4824      	ldr	r0, [pc, #144]	@ (80100c0 <vTaskStartScheduler+0xc4>)
 801002e:	f7ff fdf1 	bl	800fc14 <xTaskCreateStatic>
 8010032:	4603      	mov	r3, r0
 8010034:	4a23      	ldr	r2, [pc, #140]	@ (80100c4 <vTaskStartScheduler+0xc8>)
 8010036:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010038:	4b22      	ldr	r3, [pc, #136]	@ (80100c4 <vTaskStartScheduler+0xc8>)
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d002      	beq.n	8010046 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010040:	2301      	movs	r3, #1
 8010042:	617b      	str	r3, [r7, #20]
 8010044:	e001      	b.n	801004a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010046:	2300      	movs	r3, #0
 8010048:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801004a:	697b      	ldr	r3, [r7, #20]
 801004c:	2b01      	cmp	r3, #1
 801004e:	d102      	bne.n	8010056 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010050:	f000 fd1a 	bl	8010a88 <xTimerCreateTimerTask>
 8010054:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010056:	697b      	ldr	r3, [r7, #20]
 8010058:	2b01      	cmp	r3, #1
 801005a:	d11b      	bne.n	8010094 <vTaskStartScheduler+0x98>
	__asm volatile
 801005c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010060:	f383 8811 	msr	BASEPRI, r3
 8010064:	f3bf 8f6f 	isb	sy
 8010068:	f3bf 8f4f 	dsb	sy
 801006c:	613b      	str	r3, [r7, #16]
}
 801006e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010070:	4b15      	ldr	r3, [pc, #84]	@ (80100c8 <vTaskStartScheduler+0xcc>)
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	3354      	adds	r3, #84	@ 0x54
 8010076:	4a15      	ldr	r2, [pc, #84]	@ (80100cc <vTaskStartScheduler+0xd0>)
 8010078:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801007a:	4b15      	ldr	r3, [pc, #84]	@ (80100d0 <vTaskStartScheduler+0xd4>)
 801007c:	f04f 32ff 	mov.w	r2, #4294967295
 8010080:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010082:	4b14      	ldr	r3, [pc, #80]	@ (80100d4 <vTaskStartScheduler+0xd8>)
 8010084:	2201      	movs	r2, #1
 8010086:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010088:	4b13      	ldr	r3, [pc, #76]	@ (80100d8 <vTaskStartScheduler+0xdc>)
 801008a:	2200      	movs	r2, #0
 801008c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801008e:	f001 f8df 	bl	8011250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010092:	e00f      	b.n	80100b4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010094:	697b      	ldr	r3, [r7, #20]
 8010096:	f1b3 3fff 	cmp.w	r3, #4294967295
 801009a:	d10b      	bne.n	80100b4 <vTaskStartScheduler+0xb8>
	__asm volatile
 801009c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a0:	f383 8811 	msr	BASEPRI, r3
 80100a4:	f3bf 8f6f 	isb	sy
 80100a8:	f3bf 8f4f 	dsb	sy
 80100ac:	60fb      	str	r3, [r7, #12]
}
 80100ae:	bf00      	nop
 80100b0:	bf00      	nop
 80100b2:	e7fd      	b.n	80100b0 <vTaskStartScheduler+0xb4>
}
 80100b4:	bf00      	nop
 80100b6:	3718      	adds	r7, #24
 80100b8:	46bd      	mov	sp, r7
 80100ba:	bd80      	pop	{r7, pc}
 80100bc:	08011c70 	.word	0x08011c70
 80100c0:	0801070d 	.word	0x0801070d
 80100c4:	2400169c 	.word	0x2400169c
 80100c8:	240011a4 	.word	0x240011a4
 80100cc:	24000014 	.word	0x24000014
 80100d0:	24001698 	.word	0x24001698
 80100d4:	24001684 	.word	0x24001684
 80100d8:	2400167c 	.word	0x2400167c

080100dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80100dc:	b480      	push	{r7}
 80100de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80100e0:	4b04      	ldr	r3, [pc, #16]	@ (80100f4 <vTaskSuspendAll+0x18>)
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	3301      	adds	r3, #1
 80100e6:	4a03      	ldr	r2, [pc, #12]	@ (80100f4 <vTaskSuspendAll+0x18>)
 80100e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80100ea:	bf00      	nop
 80100ec:	46bd      	mov	sp, r7
 80100ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f2:	4770      	bx	lr
 80100f4:	240016a0 	.word	0x240016a0

080100f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b084      	sub	sp, #16
 80100fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80100fe:	2300      	movs	r3, #0
 8010100:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010102:	2300      	movs	r3, #0
 8010104:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010106:	4b42      	ldr	r3, [pc, #264]	@ (8010210 <xTaskResumeAll+0x118>)
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d10b      	bne.n	8010126 <xTaskResumeAll+0x2e>
	__asm volatile
 801010e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010112:	f383 8811 	msr	BASEPRI, r3
 8010116:	f3bf 8f6f 	isb	sy
 801011a:	f3bf 8f4f 	dsb	sy
 801011e:	603b      	str	r3, [r7, #0]
}
 8010120:	bf00      	nop
 8010122:	bf00      	nop
 8010124:	e7fd      	b.n	8010122 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010126:	f001 f937 	bl	8011398 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801012a:	4b39      	ldr	r3, [pc, #228]	@ (8010210 <xTaskResumeAll+0x118>)
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	3b01      	subs	r3, #1
 8010130:	4a37      	ldr	r2, [pc, #220]	@ (8010210 <xTaskResumeAll+0x118>)
 8010132:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010134:	4b36      	ldr	r3, [pc, #216]	@ (8010210 <xTaskResumeAll+0x118>)
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d162      	bne.n	8010202 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801013c:	4b35      	ldr	r3, [pc, #212]	@ (8010214 <xTaskResumeAll+0x11c>)
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d05e      	beq.n	8010202 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010144:	e02f      	b.n	80101a6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010146:	4b34      	ldr	r3, [pc, #208]	@ (8010218 <xTaskResumeAll+0x120>)
 8010148:	68db      	ldr	r3, [r3, #12]
 801014a:	68db      	ldr	r3, [r3, #12]
 801014c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	3318      	adds	r3, #24
 8010152:	4618      	mov	r0, r3
 8010154:	f7fe fffe 	bl	800f154 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	3304      	adds	r3, #4
 801015c:	4618      	mov	r0, r3
 801015e:	f7fe fff9 	bl	800f154 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010166:	4b2d      	ldr	r3, [pc, #180]	@ (801021c <xTaskResumeAll+0x124>)
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	429a      	cmp	r2, r3
 801016c:	d903      	bls.n	8010176 <xTaskResumeAll+0x7e>
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010172:	4a2a      	ldr	r2, [pc, #168]	@ (801021c <xTaskResumeAll+0x124>)
 8010174:	6013      	str	r3, [r2, #0]
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801017a:	4613      	mov	r3, r2
 801017c:	009b      	lsls	r3, r3, #2
 801017e:	4413      	add	r3, r2
 8010180:	009b      	lsls	r3, r3, #2
 8010182:	4a27      	ldr	r2, [pc, #156]	@ (8010220 <xTaskResumeAll+0x128>)
 8010184:	441a      	add	r2, r3
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	3304      	adds	r3, #4
 801018a:	4619      	mov	r1, r3
 801018c:	4610      	mov	r0, r2
 801018e:	f7fe ff84 	bl	800f09a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010196:	4b23      	ldr	r3, [pc, #140]	@ (8010224 <xTaskResumeAll+0x12c>)
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801019c:	429a      	cmp	r2, r3
 801019e:	d302      	bcc.n	80101a6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80101a0:	4b21      	ldr	r3, [pc, #132]	@ (8010228 <xTaskResumeAll+0x130>)
 80101a2:	2201      	movs	r2, #1
 80101a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80101a6:	4b1c      	ldr	r3, [pc, #112]	@ (8010218 <xTaskResumeAll+0x120>)
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d1cb      	bne.n	8010146 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d001      	beq.n	80101b8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80101b4:	f000 fb66 	bl	8010884 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80101b8:	4b1c      	ldr	r3, [pc, #112]	@ (801022c <xTaskResumeAll+0x134>)
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d010      	beq.n	80101e6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80101c4:	f000 f846 	bl	8010254 <xTaskIncrementTick>
 80101c8:	4603      	mov	r3, r0
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d002      	beq.n	80101d4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80101ce:	4b16      	ldr	r3, [pc, #88]	@ (8010228 <xTaskResumeAll+0x130>)
 80101d0:	2201      	movs	r2, #1
 80101d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	3b01      	subs	r3, #1
 80101d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d1f1      	bne.n	80101c4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80101e0:	4b12      	ldr	r3, [pc, #72]	@ (801022c <xTaskResumeAll+0x134>)
 80101e2:	2200      	movs	r2, #0
 80101e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80101e6:	4b10      	ldr	r3, [pc, #64]	@ (8010228 <xTaskResumeAll+0x130>)
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d009      	beq.n	8010202 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80101ee:	2301      	movs	r3, #1
 80101f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80101f2:	4b0f      	ldr	r3, [pc, #60]	@ (8010230 <xTaskResumeAll+0x138>)
 80101f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80101f8:	601a      	str	r2, [r3, #0]
 80101fa:	f3bf 8f4f 	dsb	sy
 80101fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010202:	f001 f8fb 	bl	80113fc <vPortExitCritical>

	return xAlreadyYielded;
 8010206:	68bb      	ldr	r3, [r7, #8]
}
 8010208:	4618      	mov	r0, r3
 801020a:	3710      	adds	r7, #16
 801020c:	46bd      	mov	sp, r7
 801020e:	bd80      	pop	{r7, pc}
 8010210:	240016a0 	.word	0x240016a0
 8010214:	24001678 	.word	0x24001678
 8010218:	24001638 	.word	0x24001638
 801021c:	24001680 	.word	0x24001680
 8010220:	240011a8 	.word	0x240011a8
 8010224:	240011a4 	.word	0x240011a4
 8010228:	2400168c 	.word	0x2400168c
 801022c:	24001688 	.word	0x24001688
 8010230:	e000ed04 	.word	0xe000ed04

08010234 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010234:	b480      	push	{r7}
 8010236:	b083      	sub	sp, #12
 8010238:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801023a:	4b05      	ldr	r3, [pc, #20]	@ (8010250 <xTaskGetTickCount+0x1c>)
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010240:	687b      	ldr	r3, [r7, #4]
}
 8010242:	4618      	mov	r0, r3
 8010244:	370c      	adds	r7, #12
 8010246:	46bd      	mov	sp, r7
 8010248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801024c:	4770      	bx	lr
 801024e:	bf00      	nop
 8010250:	2400167c 	.word	0x2400167c

08010254 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010254:	b580      	push	{r7, lr}
 8010256:	b086      	sub	sp, #24
 8010258:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801025a:	2300      	movs	r3, #0
 801025c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801025e:	4b4f      	ldr	r3, [pc, #316]	@ (801039c <xTaskIncrementTick+0x148>)
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	2b00      	cmp	r3, #0
 8010264:	f040 8090 	bne.w	8010388 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010268:	4b4d      	ldr	r3, [pc, #308]	@ (80103a0 <xTaskIncrementTick+0x14c>)
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	3301      	adds	r3, #1
 801026e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010270:	4a4b      	ldr	r2, [pc, #300]	@ (80103a0 <xTaskIncrementTick+0x14c>)
 8010272:	693b      	ldr	r3, [r7, #16]
 8010274:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010276:	693b      	ldr	r3, [r7, #16]
 8010278:	2b00      	cmp	r3, #0
 801027a:	d121      	bne.n	80102c0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801027c:	4b49      	ldr	r3, [pc, #292]	@ (80103a4 <xTaskIncrementTick+0x150>)
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	2b00      	cmp	r3, #0
 8010284:	d00b      	beq.n	801029e <xTaskIncrementTick+0x4a>
	__asm volatile
 8010286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801028a:	f383 8811 	msr	BASEPRI, r3
 801028e:	f3bf 8f6f 	isb	sy
 8010292:	f3bf 8f4f 	dsb	sy
 8010296:	603b      	str	r3, [r7, #0]
}
 8010298:	bf00      	nop
 801029a:	bf00      	nop
 801029c:	e7fd      	b.n	801029a <xTaskIncrementTick+0x46>
 801029e:	4b41      	ldr	r3, [pc, #260]	@ (80103a4 <xTaskIncrementTick+0x150>)
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	60fb      	str	r3, [r7, #12]
 80102a4:	4b40      	ldr	r3, [pc, #256]	@ (80103a8 <xTaskIncrementTick+0x154>)
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	4a3e      	ldr	r2, [pc, #248]	@ (80103a4 <xTaskIncrementTick+0x150>)
 80102aa:	6013      	str	r3, [r2, #0]
 80102ac:	4a3e      	ldr	r2, [pc, #248]	@ (80103a8 <xTaskIncrementTick+0x154>)
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	6013      	str	r3, [r2, #0]
 80102b2:	4b3e      	ldr	r3, [pc, #248]	@ (80103ac <xTaskIncrementTick+0x158>)
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	3301      	adds	r3, #1
 80102b8:	4a3c      	ldr	r2, [pc, #240]	@ (80103ac <xTaskIncrementTick+0x158>)
 80102ba:	6013      	str	r3, [r2, #0]
 80102bc:	f000 fae2 	bl	8010884 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80102c0:	4b3b      	ldr	r3, [pc, #236]	@ (80103b0 <xTaskIncrementTick+0x15c>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	693a      	ldr	r2, [r7, #16]
 80102c6:	429a      	cmp	r2, r3
 80102c8:	d349      	bcc.n	801035e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80102ca:	4b36      	ldr	r3, [pc, #216]	@ (80103a4 <xTaskIncrementTick+0x150>)
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d104      	bne.n	80102de <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80102d4:	4b36      	ldr	r3, [pc, #216]	@ (80103b0 <xTaskIncrementTick+0x15c>)
 80102d6:	f04f 32ff 	mov.w	r2, #4294967295
 80102da:	601a      	str	r2, [r3, #0]
					break;
 80102dc:	e03f      	b.n	801035e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80102de:	4b31      	ldr	r3, [pc, #196]	@ (80103a4 <xTaskIncrementTick+0x150>)
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	68db      	ldr	r3, [r3, #12]
 80102e4:	68db      	ldr	r3, [r3, #12]
 80102e6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80102e8:	68bb      	ldr	r3, [r7, #8]
 80102ea:	685b      	ldr	r3, [r3, #4]
 80102ec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80102ee:	693a      	ldr	r2, [r7, #16]
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	429a      	cmp	r2, r3
 80102f4:	d203      	bcs.n	80102fe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80102f6:	4a2e      	ldr	r2, [pc, #184]	@ (80103b0 <xTaskIncrementTick+0x15c>)
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80102fc:	e02f      	b.n	801035e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80102fe:	68bb      	ldr	r3, [r7, #8]
 8010300:	3304      	adds	r3, #4
 8010302:	4618      	mov	r0, r3
 8010304:	f7fe ff26 	bl	800f154 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010308:	68bb      	ldr	r3, [r7, #8]
 801030a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801030c:	2b00      	cmp	r3, #0
 801030e:	d004      	beq.n	801031a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010310:	68bb      	ldr	r3, [r7, #8]
 8010312:	3318      	adds	r3, #24
 8010314:	4618      	mov	r0, r3
 8010316:	f7fe ff1d 	bl	800f154 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801031a:	68bb      	ldr	r3, [r7, #8]
 801031c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801031e:	4b25      	ldr	r3, [pc, #148]	@ (80103b4 <xTaskIncrementTick+0x160>)
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	429a      	cmp	r2, r3
 8010324:	d903      	bls.n	801032e <xTaskIncrementTick+0xda>
 8010326:	68bb      	ldr	r3, [r7, #8]
 8010328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801032a:	4a22      	ldr	r2, [pc, #136]	@ (80103b4 <xTaskIncrementTick+0x160>)
 801032c:	6013      	str	r3, [r2, #0]
 801032e:	68bb      	ldr	r3, [r7, #8]
 8010330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010332:	4613      	mov	r3, r2
 8010334:	009b      	lsls	r3, r3, #2
 8010336:	4413      	add	r3, r2
 8010338:	009b      	lsls	r3, r3, #2
 801033a:	4a1f      	ldr	r2, [pc, #124]	@ (80103b8 <xTaskIncrementTick+0x164>)
 801033c:	441a      	add	r2, r3
 801033e:	68bb      	ldr	r3, [r7, #8]
 8010340:	3304      	adds	r3, #4
 8010342:	4619      	mov	r1, r3
 8010344:	4610      	mov	r0, r2
 8010346:	f7fe fea8 	bl	800f09a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801034a:	68bb      	ldr	r3, [r7, #8]
 801034c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801034e:	4b1b      	ldr	r3, [pc, #108]	@ (80103bc <xTaskIncrementTick+0x168>)
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010354:	429a      	cmp	r2, r3
 8010356:	d3b8      	bcc.n	80102ca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010358:	2301      	movs	r3, #1
 801035a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801035c:	e7b5      	b.n	80102ca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801035e:	4b17      	ldr	r3, [pc, #92]	@ (80103bc <xTaskIncrementTick+0x168>)
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010364:	4914      	ldr	r1, [pc, #80]	@ (80103b8 <xTaskIncrementTick+0x164>)
 8010366:	4613      	mov	r3, r2
 8010368:	009b      	lsls	r3, r3, #2
 801036a:	4413      	add	r3, r2
 801036c:	009b      	lsls	r3, r3, #2
 801036e:	440b      	add	r3, r1
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	2b01      	cmp	r3, #1
 8010374:	d901      	bls.n	801037a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8010376:	2301      	movs	r3, #1
 8010378:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801037a:	4b11      	ldr	r3, [pc, #68]	@ (80103c0 <xTaskIncrementTick+0x16c>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d007      	beq.n	8010392 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8010382:	2301      	movs	r3, #1
 8010384:	617b      	str	r3, [r7, #20]
 8010386:	e004      	b.n	8010392 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010388:	4b0e      	ldr	r3, [pc, #56]	@ (80103c4 <xTaskIncrementTick+0x170>)
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	3301      	adds	r3, #1
 801038e:	4a0d      	ldr	r2, [pc, #52]	@ (80103c4 <xTaskIncrementTick+0x170>)
 8010390:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010392:	697b      	ldr	r3, [r7, #20]
}
 8010394:	4618      	mov	r0, r3
 8010396:	3718      	adds	r7, #24
 8010398:	46bd      	mov	sp, r7
 801039a:	bd80      	pop	{r7, pc}
 801039c:	240016a0 	.word	0x240016a0
 80103a0:	2400167c 	.word	0x2400167c
 80103a4:	24001630 	.word	0x24001630
 80103a8:	24001634 	.word	0x24001634
 80103ac:	24001690 	.word	0x24001690
 80103b0:	24001698 	.word	0x24001698
 80103b4:	24001680 	.word	0x24001680
 80103b8:	240011a8 	.word	0x240011a8
 80103bc:	240011a4 	.word	0x240011a4
 80103c0:	2400168c 	.word	0x2400168c
 80103c4:	24001688 	.word	0x24001688

080103c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80103c8:	b480      	push	{r7}
 80103ca:	b085      	sub	sp, #20
 80103cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80103ce:	4b2b      	ldr	r3, [pc, #172]	@ (801047c <vTaskSwitchContext+0xb4>)
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d003      	beq.n	80103de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80103d6:	4b2a      	ldr	r3, [pc, #168]	@ (8010480 <vTaskSwitchContext+0xb8>)
 80103d8:	2201      	movs	r2, #1
 80103da:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80103dc:	e047      	b.n	801046e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80103de:	4b28      	ldr	r3, [pc, #160]	@ (8010480 <vTaskSwitchContext+0xb8>)
 80103e0:	2200      	movs	r2, #0
 80103e2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80103e4:	4b27      	ldr	r3, [pc, #156]	@ (8010484 <vTaskSwitchContext+0xbc>)
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	60fb      	str	r3, [r7, #12]
 80103ea:	e011      	b.n	8010410 <vTaskSwitchContext+0x48>
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d10b      	bne.n	801040a <vTaskSwitchContext+0x42>
	__asm volatile
 80103f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103f6:	f383 8811 	msr	BASEPRI, r3
 80103fa:	f3bf 8f6f 	isb	sy
 80103fe:	f3bf 8f4f 	dsb	sy
 8010402:	607b      	str	r3, [r7, #4]
}
 8010404:	bf00      	nop
 8010406:	bf00      	nop
 8010408:	e7fd      	b.n	8010406 <vTaskSwitchContext+0x3e>
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	3b01      	subs	r3, #1
 801040e:	60fb      	str	r3, [r7, #12]
 8010410:	491d      	ldr	r1, [pc, #116]	@ (8010488 <vTaskSwitchContext+0xc0>)
 8010412:	68fa      	ldr	r2, [r7, #12]
 8010414:	4613      	mov	r3, r2
 8010416:	009b      	lsls	r3, r3, #2
 8010418:	4413      	add	r3, r2
 801041a:	009b      	lsls	r3, r3, #2
 801041c:	440b      	add	r3, r1
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d0e3      	beq.n	80103ec <vTaskSwitchContext+0x24>
 8010424:	68fa      	ldr	r2, [r7, #12]
 8010426:	4613      	mov	r3, r2
 8010428:	009b      	lsls	r3, r3, #2
 801042a:	4413      	add	r3, r2
 801042c:	009b      	lsls	r3, r3, #2
 801042e:	4a16      	ldr	r2, [pc, #88]	@ (8010488 <vTaskSwitchContext+0xc0>)
 8010430:	4413      	add	r3, r2
 8010432:	60bb      	str	r3, [r7, #8]
 8010434:	68bb      	ldr	r3, [r7, #8]
 8010436:	685b      	ldr	r3, [r3, #4]
 8010438:	685a      	ldr	r2, [r3, #4]
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	605a      	str	r2, [r3, #4]
 801043e:	68bb      	ldr	r3, [r7, #8]
 8010440:	685a      	ldr	r2, [r3, #4]
 8010442:	68bb      	ldr	r3, [r7, #8]
 8010444:	3308      	adds	r3, #8
 8010446:	429a      	cmp	r2, r3
 8010448:	d104      	bne.n	8010454 <vTaskSwitchContext+0x8c>
 801044a:	68bb      	ldr	r3, [r7, #8]
 801044c:	685b      	ldr	r3, [r3, #4]
 801044e:	685a      	ldr	r2, [r3, #4]
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	605a      	str	r2, [r3, #4]
 8010454:	68bb      	ldr	r3, [r7, #8]
 8010456:	685b      	ldr	r3, [r3, #4]
 8010458:	68db      	ldr	r3, [r3, #12]
 801045a:	4a0c      	ldr	r2, [pc, #48]	@ (801048c <vTaskSwitchContext+0xc4>)
 801045c:	6013      	str	r3, [r2, #0]
 801045e:	4a09      	ldr	r2, [pc, #36]	@ (8010484 <vTaskSwitchContext+0xbc>)
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010464:	4b09      	ldr	r3, [pc, #36]	@ (801048c <vTaskSwitchContext+0xc4>)
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	3354      	adds	r3, #84	@ 0x54
 801046a:	4a09      	ldr	r2, [pc, #36]	@ (8010490 <vTaskSwitchContext+0xc8>)
 801046c:	6013      	str	r3, [r2, #0]
}
 801046e:	bf00      	nop
 8010470:	3714      	adds	r7, #20
 8010472:	46bd      	mov	sp, r7
 8010474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010478:	4770      	bx	lr
 801047a:	bf00      	nop
 801047c:	240016a0 	.word	0x240016a0
 8010480:	2400168c 	.word	0x2400168c
 8010484:	24001680 	.word	0x24001680
 8010488:	240011a8 	.word	0x240011a8
 801048c:	240011a4 	.word	0x240011a4
 8010490:	24000014 	.word	0x24000014

08010494 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010494:	b580      	push	{r7, lr}
 8010496:	b084      	sub	sp, #16
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
 801049c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d10b      	bne.n	80104bc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80104a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104a8:	f383 8811 	msr	BASEPRI, r3
 80104ac:	f3bf 8f6f 	isb	sy
 80104b0:	f3bf 8f4f 	dsb	sy
 80104b4:	60fb      	str	r3, [r7, #12]
}
 80104b6:	bf00      	nop
 80104b8:	bf00      	nop
 80104ba:	e7fd      	b.n	80104b8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80104bc:	4b07      	ldr	r3, [pc, #28]	@ (80104dc <vTaskPlaceOnEventList+0x48>)
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	3318      	adds	r3, #24
 80104c2:	4619      	mov	r1, r3
 80104c4:	6878      	ldr	r0, [r7, #4]
 80104c6:	f7fe fe0c 	bl	800f0e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80104ca:	2101      	movs	r1, #1
 80104cc:	6838      	ldr	r0, [r7, #0]
 80104ce:	f000 fa87 	bl	80109e0 <prvAddCurrentTaskToDelayedList>
}
 80104d2:	bf00      	nop
 80104d4:	3710      	adds	r7, #16
 80104d6:	46bd      	mov	sp, r7
 80104d8:	bd80      	pop	{r7, pc}
 80104da:	bf00      	nop
 80104dc:	240011a4 	.word	0x240011a4

080104e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	b086      	sub	sp, #24
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	60f8      	str	r0, [r7, #12]
 80104e8:	60b9      	str	r1, [r7, #8]
 80104ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d10b      	bne.n	801050a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80104f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104f6:	f383 8811 	msr	BASEPRI, r3
 80104fa:	f3bf 8f6f 	isb	sy
 80104fe:	f3bf 8f4f 	dsb	sy
 8010502:	617b      	str	r3, [r7, #20]
}
 8010504:	bf00      	nop
 8010506:	bf00      	nop
 8010508:	e7fd      	b.n	8010506 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801050a:	4b0a      	ldr	r3, [pc, #40]	@ (8010534 <vTaskPlaceOnEventListRestricted+0x54>)
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	3318      	adds	r3, #24
 8010510:	4619      	mov	r1, r3
 8010512:	68f8      	ldr	r0, [r7, #12]
 8010514:	f7fe fdc1 	bl	800f09a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d002      	beq.n	8010524 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801051e:	f04f 33ff 	mov.w	r3, #4294967295
 8010522:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010524:	6879      	ldr	r1, [r7, #4]
 8010526:	68b8      	ldr	r0, [r7, #8]
 8010528:	f000 fa5a 	bl	80109e0 <prvAddCurrentTaskToDelayedList>
	}
 801052c:	bf00      	nop
 801052e:	3718      	adds	r7, #24
 8010530:	46bd      	mov	sp, r7
 8010532:	bd80      	pop	{r7, pc}
 8010534:	240011a4 	.word	0x240011a4

08010538 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b086      	sub	sp, #24
 801053c:	af00      	add	r7, sp, #0
 801053e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	68db      	ldr	r3, [r3, #12]
 8010544:	68db      	ldr	r3, [r3, #12]
 8010546:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010548:	693b      	ldr	r3, [r7, #16]
 801054a:	2b00      	cmp	r3, #0
 801054c:	d10b      	bne.n	8010566 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801054e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010552:	f383 8811 	msr	BASEPRI, r3
 8010556:	f3bf 8f6f 	isb	sy
 801055a:	f3bf 8f4f 	dsb	sy
 801055e:	60fb      	str	r3, [r7, #12]
}
 8010560:	bf00      	nop
 8010562:	bf00      	nop
 8010564:	e7fd      	b.n	8010562 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010566:	693b      	ldr	r3, [r7, #16]
 8010568:	3318      	adds	r3, #24
 801056a:	4618      	mov	r0, r3
 801056c:	f7fe fdf2 	bl	800f154 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010570:	4b1d      	ldr	r3, [pc, #116]	@ (80105e8 <xTaskRemoveFromEventList+0xb0>)
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d11d      	bne.n	80105b4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010578:	693b      	ldr	r3, [r7, #16]
 801057a:	3304      	adds	r3, #4
 801057c:	4618      	mov	r0, r3
 801057e:	f7fe fde9 	bl	800f154 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010582:	693b      	ldr	r3, [r7, #16]
 8010584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010586:	4b19      	ldr	r3, [pc, #100]	@ (80105ec <xTaskRemoveFromEventList+0xb4>)
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	429a      	cmp	r2, r3
 801058c:	d903      	bls.n	8010596 <xTaskRemoveFromEventList+0x5e>
 801058e:	693b      	ldr	r3, [r7, #16]
 8010590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010592:	4a16      	ldr	r2, [pc, #88]	@ (80105ec <xTaskRemoveFromEventList+0xb4>)
 8010594:	6013      	str	r3, [r2, #0]
 8010596:	693b      	ldr	r3, [r7, #16]
 8010598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801059a:	4613      	mov	r3, r2
 801059c:	009b      	lsls	r3, r3, #2
 801059e:	4413      	add	r3, r2
 80105a0:	009b      	lsls	r3, r3, #2
 80105a2:	4a13      	ldr	r2, [pc, #76]	@ (80105f0 <xTaskRemoveFromEventList+0xb8>)
 80105a4:	441a      	add	r2, r3
 80105a6:	693b      	ldr	r3, [r7, #16]
 80105a8:	3304      	adds	r3, #4
 80105aa:	4619      	mov	r1, r3
 80105ac:	4610      	mov	r0, r2
 80105ae:	f7fe fd74 	bl	800f09a <vListInsertEnd>
 80105b2:	e005      	b.n	80105c0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80105b4:	693b      	ldr	r3, [r7, #16]
 80105b6:	3318      	adds	r3, #24
 80105b8:	4619      	mov	r1, r3
 80105ba:	480e      	ldr	r0, [pc, #56]	@ (80105f4 <xTaskRemoveFromEventList+0xbc>)
 80105bc:	f7fe fd6d 	bl	800f09a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80105c0:	693b      	ldr	r3, [r7, #16]
 80105c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105c4:	4b0c      	ldr	r3, [pc, #48]	@ (80105f8 <xTaskRemoveFromEventList+0xc0>)
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105ca:	429a      	cmp	r2, r3
 80105cc:	d905      	bls.n	80105da <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80105ce:	2301      	movs	r3, #1
 80105d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80105d2:	4b0a      	ldr	r3, [pc, #40]	@ (80105fc <xTaskRemoveFromEventList+0xc4>)
 80105d4:	2201      	movs	r2, #1
 80105d6:	601a      	str	r2, [r3, #0]
 80105d8:	e001      	b.n	80105de <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80105da:	2300      	movs	r3, #0
 80105dc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80105de:	697b      	ldr	r3, [r7, #20]
}
 80105e0:	4618      	mov	r0, r3
 80105e2:	3718      	adds	r7, #24
 80105e4:	46bd      	mov	sp, r7
 80105e6:	bd80      	pop	{r7, pc}
 80105e8:	240016a0 	.word	0x240016a0
 80105ec:	24001680 	.word	0x24001680
 80105f0:	240011a8 	.word	0x240011a8
 80105f4:	24001638 	.word	0x24001638
 80105f8:	240011a4 	.word	0x240011a4
 80105fc:	2400168c 	.word	0x2400168c

08010600 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010600:	b480      	push	{r7}
 8010602:	b083      	sub	sp, #12
 8010604:	af00      	add	r7, sp, #0
 8010606:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010608:	4b06      	ldr	r3, [pc, #24]	@ (8010624 <vTaskInternalSetTimeOutState+0x24>)
 801060a:	681a      	ldr	r2, [r3, #0]
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010610:	4b05      	ldr	r3, [pc, #20]	@ (8010628 <vTaskInternalSetTimeOutState+0x28>)
 8010612:	681a      	ldr	r2, [r3, #0]
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	605a      	str	r2, [r3, #4]
}
 8010618:	bf00      	nop
 801061a:	370c      	adds	r7, #12
 801061c:	46bd      	mov	sp, r7
 801061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010622:	4770      	bx	lr
 8010624:	24001690 	.word	0x24001690
 8010628:	2400167c 	.word	0x2400167c

0801062c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801062c:	b580      	push	{r7, lr}
 801062e:	b088      	sub	sp, #32
 8010630:	af00      	add	r7, sp, #0
 8010632:	6078      	str	r0, [r7, #4]
 8010634:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d10b      	bne.n	8010654 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801063c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010640:	f383 8811 	msr	BASEPRI, r3
 8010644:	f3bf 8f6f 	isb	sy
 8010648:	f3bf 8f4f 	dsb	sy
 801064c:	613b      	str	r3, [r7, #16]
}
 801064e:	bf00      	nop
 8010650:	bf00      	nop
 8010652:	e7fd      	b.n	8010650 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010654:	683b      	ldr	r3, [r7, #0]
 8010656:	2b00      	cmp	r3, #0
 8010658:	d10b      	bne.n	8010672 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801065a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801065e:	f383 8811 	msr	BASEPRI, r3
 8010662:	f3bf 8f6f 	isb	sy
 8010666:	f3bf 8f4f 	dsb	sy
 801066a:	60fb      	str	r3, [r7, #12]
}
 801066c:	bf00      	nop
 801066e:	bf00      	nop
 8010670:	e7fd      	b.n	801066e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010672:	f000 fe91 	bl	8011398 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010676:	4b1d      	ldr	r3, [pc, #116]	@ (80106ec <xTaskCheckForTimeOut+0xc0>)
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	685b      	ldr	r3, [r3, #4]
 8010680:	69ba      	ldr	r2, [r7, #24]
 8010682:	1ad3      	subs	r3, r2, r3
 8010684:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801068e:	d102      	bne.n	8010696 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010690:	2300      	movs	r3, #0
 8010692:	61fb      	str	r3, [r7, #28]
 8010694:	e023      	b.n	80106de <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	681a      	ldr	r2, [r3, #0]
 801069a:	4b15      	ldr	r3, [pc, #84]	@ (80106f0 <xTaskCheckForTimeOut+0xc4>)
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	429a      	cmp	r2, r3
 80106a0:	d007      	beq.n	80106b2 <xTaskCheckForTimeOut+0x86>
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	685b      	ldr	r3, [r3, #4]
 80106a6:	69ba      	ldr	r2, [r7, #24]
 80106a8:	429a      	cmp	r2, r3
 80106aa:	d302      	bcc.n	80106b2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80106ac:	2301      	movs	r3, #1
 80106ae:	61fb      	str	r3, [r7, #28]
 80106b0:	e015      	b.n	80106de <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80106b2:	683b      	ldr	r3, [r7, #0]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	697a      	ldr	r2, [r7, #20]
 80106b8:	429a      	cmp	r2, r3
 80106ba:	d20b      	bcs.n	80106d4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80106bc:	683b      	ldr	r3, [r7, #0]
 80106be:	681a      	ldr	r2, [r3, #0]
 80106c0:	697b      	ldr	r3, [r7, #20]
 80106c2:	1ad2      	subs	r2, r2, r3
 80106c4:	683b      	ldr	r3, [r7, #0]
 80106c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80106c8:	6878      	ldr	r0, [r7, #4]
 80106ca:	f7ff ff99 	bl	8010600 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80106ce:	2300      	movs	r3, #0
 80106d0:	61fb      	str	r3, [r7, #28]
 80106d2:	e004      	b.n	80106de <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80106d4:	683b      	ldr	r3, [r7, #0]
 80106d6:	2200      	movs	r2, #0
 80106d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80106da:	2301      	movs	r3, #1
 80106dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80106de:	f000 fe8d 	bl	80113fc <vPortExitCritical>

	return xReturn;
 80106e2:	69fb      	ldr	r3, [r7, #28]
}
 80106e4:	4618      	mov	r0, r3
 80106e6:	3720      	adds	r7, #32
 80106e8:	46bd      	mov	sp, r7
 80106ea:	bd80      	pop	{r7, pc}
 80106ec:	2400167c 	.word	0x2400167c
 80106f0:	24001690 	.word	0x24001690

080106f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80106f4:	b480      	push	{r7}
 80106f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80106f8:	4b03      	ldr	r3, [pc, #12]	@ (8010708 <vTaskMissedYield+0x14>)
 80106fa:	2201      	movs	r2, #1
 80106fc:	601a      	str	r2, [r3, #0]
}
 80106fe:	bf00      	nop
 8010700:	46bd      	mov	sp, r7
 8010702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010706:	4770      	bx	lr
 8010708:	2400168c 	.word	0x2400168c

0801070c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b082      	sub	sp, #8
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010714:	f000 f852 	bl	80107bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010718:	4b06      	ldr	r3, [pc, #24]	@ (8010734 <prvIdleTask+0x28>)
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	2b01      	cmp	r3, #1
 801071e:	d9f9      	bls.n	8010714 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010720:	4b05      	ldr	r3, [pc, #20]	@ (8010738 <prvIdleTask+0x2c>)
 8010722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010726:	601a      	str	r2, [r3, #0]
 8010728:	f3bf 8f4f 	dsb	sy
 801072c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010730:	e7f0      	b.n	8010714 <prvIdleTask+0x8>
 8010732:	bf00      	nop
 8010734:	240011a8 	.word	0x240011a8
 8010738:	e000ed04 	.word	0xe000ed04

0801073c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801073c:	b580      	push	{r7, lr}
 801073e:	b082      	sub	sp, #8
 8010740:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010742:	2300      	movs	r3, #0
 8010744:	607b      	str	r3, [r7, #4]
 8010746:	e00c      	b.n	8010762 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010748:	687a      	ldr	r2, [r7, #4]
 801074a:	4613      	mov	r3, r2
 801074c:	009b      	lsls	r3, r3, #2
 801074e:	4413      	add	r3, r2
 8010750:	009b      	lsls	r3, r3, #2
 8010752:	4a12      	ldr	r2, [pc, #72]	@ (801079c <prvInitialiseTaskLists+0x60>)
 8010754:	4413      	add	r3, r2
 8010756:	4618      	mov	r0, r3
 8010758:	f7fe fc72 	bl	800f040 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	3301      	adds	r3, #1
 8010760:	607b      	str	r3, [r7, #4]
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	2b37      	cmp	r3, #55	@ 0x37
 8010766:	d9ef      	bls.n	8010748 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010768:	480d      	ldr	r0, [pc, #52]	@ (80107a0 <prvInitialiseTaskLists+0x64>)
 801076a:	f7fe fc69 	bl	800f040 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801076e:	480d      	ldr	r0, [pc, #52]	@ (80107a4 <prvInitialiseTaskLists+0x68>)
 8010770:	f7fe fc66 	bl	800f040 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010774:	480c      	ldr	r0, [pc, #48]	@ (80107a8 <prvInitialiseTaskLists+0x6c>)
 8010776:	f7fe fc63 	bl	800f040 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801077a:	480c      	ldr	r0, [pc, #48]	@ (80107ac <prvInitialiseTaskLists+0x70>)
 801077c:	f7fe fc60 	bl	800f040 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010780:	480b      	ldr	r0, [pc, #44]	@ (80107b0 <prvInitialiseTaskLists+0x74>)
 8010782:	f7fe fc5d 	bl	800f040 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010786:	4b0b      	ldr	r3, [pc, #44]	@ (80107b4 <prvInitialiseTaskLists+0x78>)
 8010788:	4a05      	ldr	r2, [pc, #20]	@ (80107a0 <prvInitialiseTaskLists+0x64>)
 801078a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801078c:	4b0a      	ldr	r3, [pc, #40]	@ (80107b8 <prvInitialiseTaskLists+0x7c>)
 801078e:	4a05      	ldr	r2, [pc, #20]	@ (80107a4 <prvInitialiseTaskLists+0x68>)
 8010790:	601a      	str	r2, [r3, #0]
}
 8010792:	bf00      	nop
 8010794:	3708      	adds	r7, #8
 8010796:	46bd      	mov	sp, r7
 8010798:	bd80      	pop	{r7, pc}
 801079a:	bf00      	nop
 801079c:	240011a8 	.word	0x240011a8
 80107a0:	24001608 	.word	0x24001608
 80107a4:	2400161c 	.word	0x2400161c
 80107a8:	24001638 	.word	0x24001638
 80107ac:	2400164c 	.word	0x2400164c
 80107b0:	24001664 	.word	0x24001664
 80107b4:	24001630 	.word	0x24001630
 80107b8:	24001634 	.word	0x24001634

080107bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80107bc:	b580      	push	{r7, lr}
 80107be:	b082      	sub	sp, #8
 80107c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80107c2:	e019      	b.n	80107f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80107c4:	f000 fde8 	bl	8011398 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80107c8:	4b10      	ldr	r3, [pc, #64]	@ (801080c <prvCheckTasksWaitingTermination+0x50>)
 80107ca:	68db      	ldr	r3, [r3, #12]
 80107cc:	68db      	ldr	r3, [r3, #12]
 80107ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	3304      	adds	r3, #4
 80107d4:	4618      	mov	r0, r3
 80107d6:	f7fe fcbd 	bl	800f154 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80107da:	4b0d      	ldr	r3, [pc, #52]	@ (8010810 <prvCheckTasksWaitingTermination+0x54>)
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	3b01      	subs	r3, #1
 80107e0:	4a0b      	ldr	r2, [pc, #44]	@ (8010810 <prvCheckTasksWaitingTermination+0x54>)
 80107e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80107e4:	4b0b      	ldr	r3, [pc, #44]	@ (8010814 <prvCheckTasksWaitingTermination+0x58>)
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	3b01      	subs	r3, #1
 80107ea:	4a0a      	ldr	r2, [pc, #40]	@ (8010814 <prvCheckTasksWaitingTermination+0x58>)
 80107ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80107ee:	f000 fe05 	bl	80113fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80107f2:	6878      	ldr	r0, [r7, #4]
 80107f4:	f000 f810 	bl	8010818 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80107f8:	4b06      	ldr	r3, [pc, #24]	@ (8010814 <prvCheckTasksWaitingTermination+0x58>)
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d1e1      	bne.n	80107c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010800:	bf00      	nop
 8010802:	bf00      	nop
 8010804:	3708      	adds	r7, #8
 8010806:	46bd      	mov	sp, r7
 8010808:	bd80      	pop	{r7, pc}
 801080a:	bf00      	nop
 801080c:	2400164c 	.word	0x2400164c
 8010810:	24001678 	.word	0x24001678
 8010814:	24001660 	.word	0x24001660

08010818 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010818:	b580      	push	{r7, lr}
 801081a:	b084      	sub	sp, #16
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	3354      	adds	r3, #84	@ 0x54
 8010824:	4618      	mov	r0, r3
 8010826:	f001 f8cf 	bl	80119c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010830:	2b00      	cmp	r3, #0
 8010832:	d108      	bne.n	8010846 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010838:	4618      	mov	r0, r3
 801083a:	f000 ff9d 	bl	8011778 <vPortFree>
				vPortFree( pxTCB );
 801083e:	6878      	ldr	r0, [r7, #4]
 8010840:	f000 ff9a 	bl	8011778 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010844:	e019      	b.n	801087a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801084c:	2b01      	cmp	r3, #1
 801084e:	d103      	bne.n	8010858 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010850:	6878      	ldr	r0, [r7, #4]
 8010852:	f000 ff91 	bl	8011778 <vPortFree>
	}
 8010856:	e010      	b.n	801087a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801085e:	2b02      	cmp	r3, #2
 8010860:	d00b      	beq.n	801087a <prvDeleteTCB+0x62>
	__asm volatile
 8010862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010866:	f383 8811 	msr	BASEPRI, r3
 801086a:	f3bf 8f6f 	isb	sy
 801086e:	f3bf 8f4f 	dsb	sy
 8010872:	60fb      	str	r3, [r7, #12]
}
 8010874:	bf00      	nop
 8010876:	bf00      	nop
 8010878:	e7fd      	b.n	8010876 <prvDeleteTCB+0x5e>
	}
 801087a:	bf00      	nop
 801087c:	3710      	adds	r7, #16
 801087e:	46bd      	mov	sp, r7
 8010880:	bd80      	pop	{r7, pc}
	...

08010884 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010884:	b480      	push	{r7}
 8010886:	b083      	sub	sp, #12
 8010888:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801088a:	4b0c      	ldr	r3, [pc, #48]	@ (80108bc <prvResetNextTaskUnblockTime+0x38>)
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	2b00      	cmp	r3, #0
 8010892:	d104      	bne.n	801089e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010894:	4b0a      	ldr	r3, [pc, #40]	@ (80108c0 <prvResetNextTaskUnblockTime+0x3c>)
 8010896:	f04f 32ff 	mov.w	r2, #4294967295
 801089a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801089c:	e008      	b.n	80108b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801089e:	4b07      	ldr	r3, [pc, #28]	@ (80108bc <prvResetNextTaskUnblockTime+0x38>)
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	68db      	ldr	r3, [r3, #12]
 80108a4:	68db      	ldr	r3, [r3, #12]
 80108a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	685b      	ldr	r3, [r3, #4]
 80108ac:	4a04      	ldr	r2, [pc, #16]	@ (80108c0 <prvResetNextTaskUnblockTime+0x3c>)
 80108ae:	6013      	str	r3, [r2, #0]
}
 80108b0:	bf00      	nop
 80108b2:	370c      	adds	r7, #12
 80108b4:	46bd      	mov	sp, r7
 80108b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ba:	4770      	bx	lr
 80108bc:	24001630 	.word	0x24001630
 80108c0:	24001698 	.word	0x24001698

080108c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80108c4:	b480      	push	{r7}
 80108c6:	b083      	sub	sp, #12
 80108c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80108ca:	4b0b      	ldr	r3, [pc, #44]	@ (80108f8 <xTaskGetSchedulerState+0x34>)
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d102      	bne.n	80108d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80108d2:	2301      	movs	r3, #1
 80108d4:	607b      	str	r3, [r7, #4]
 80108d6:	e008      	b.n	80108ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80108d8:	4b08      	ldr	r3, [pc, #32]	@ (80108fc <xTaskGetSchedulerState+0x38>)
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d102      	bne.n	80108e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80108e0:	2302      	movs	r3, #2
 80108e2:	607b      	str	r3, [r7, #4]
 80108e4:	e001      	b.n	80108ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80108e6:	2300      	movs	r3, #0
 80108e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80108ea:	687b      	ldr	r3, [r7, #4]
	}
 80108ec:	4618      	mov	r0, r3
 80108ee:	370c      	adds	r7, #12
 80108f0:	46bd      	mov	sp, r7
 80108f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f6:	4770      	bx	lr
 80108f8:	24001684 	.word	0x24001684
 80108fc:	240016a0 	.word	0x240016a0

08010900 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010900:	b580      	push	{r7, lr}
 8010902:	b086      	sub	sp, #24
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801090c:	2300      	movs	r3, #0
 801090e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	2b00      	cmp	r3, #0
 8010914:	d058      	beq.n	80109c8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010916:	4b2f      	ldr	r3, [pc, #188]	@ (80109d4 <xTaskPriorityDisinherit+0xd4>)
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	693a      	ldr	r2, [r7, #16]
 801091c:	429a      	cmp	r2, r3
 801091e:	d00b      	beq.n	8010938 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010924:	f383 8811 	msr	BASEPRI, r3
 8010928:	f3bf 8f6f 	isb	sy
 801092c:	f3bf 8f4f 	dsb	sy
 8010930:	60fb      	str	r3, [r7, #12]
}
 8010932:	bf00      	nop
 8010934:	bf00      	nop
 8010936:	e7fd      	b.n	8010934 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801093c:	2b00      	cmp	r3, #0
 801093e:	d10b      	bne.n	8010958 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010944:	f383 8811 	msr	BASEPRI, r3
 8010948:	f3bf 8f6f 	isb	sy
 801094c:	f3bf 8f4f 	dsb	sy
 8010950:	60bb      	str	r3, [r7, #8]
}
 8010952:	bf00      	nop
 8010954:	bf00      	nop
 8010956:	e7fd      	b.n	8010954 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010958:	693b      	ldr	r3, [r7, #16]
 801095a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801095c:	1e5a      	subs	r2, r3, #1
 801095e:	693b      	ldr	r3, [r7, #16]
 8010960:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010962:	693b      	ldr	r3, [r7, #16]
 8010964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010966:	693b      	ldr	r3, [r7, #16]
 8010968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801096a:	429a      	cmp	r2, r3
 801096c:	d02c      	beq.n	80109c8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801096e:	693b      	ldr	r3, [r7, #16]
 8010970:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010972:	2b00      	cmp	r3, #0
 8010974:	d128      	bne.n	80109c8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010976:	693b      	ldr	r3, [r7, #16]
 8010978:	3304      	adds	r3, #4
 801097a:	4618      	mov	r0, r3
 801097c:	f7fe fbea 	bl	800f154 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010980:	693b      	ldr	r3, [r7, #16]
 8010982:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010984:	693b      	ldr	r3, [r7, #16]
 8010986:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010988:	693b      	ldr	r3, [r7, #16]
 801098a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801098c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010990:	693b      	ldr	r3, [r7, #16]
 8010992:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010994:	693b      	ldr	r3, [r7, #16]
 8010996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010998:	4b0f      	ldr	r3, [pc, #60]	@ (80109d8 <xTaskPriorityDisinherit+0xd8>)
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	429a      	cmp	r2, r3
 801099e:	d903      	bls.n	80109a8 <xTaskPriorityDisinherit+0xa8>
 80109a0:	693b      	ldr	r3, [r7, #16]
 80109a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109a4:	4a0c      	ldr	r2, [pc, #48]	@ (80109d8 <xTaskPriorityDisinherit+0xd8>)
 80109a6:	6013      	str	r3, [r2, #0]
 80109a8:	693b      	ldr	r3, [r7, #16]
 80109aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109ac:	4613      	mov	r3, r2
 80109ae:	009b      	lsls	r3, r3, #2
 80109b0:	4413      	add	r3, r2
 80109b2:	009b      	lsls	r3, r3, #2
 80109b4:	4a09      	ldr	r2, [pc, #36]	@ (80109dc <xTaskPriorityDisinherit+0xdc>)
 80109b6:	441a      	add	r2, r3
 80109b8:	693b      	ldr	r3, [r7, #16]
 80109ba:	3304      	adds	r3, #4
 80109bc:	4619      	mov	r1, r3
 80109be:	4610      	mov	r0, r2
 80109c0:	f7fe fb6b 	bl	800f09a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80109c4:	2301      	movs	r3, #1
 80109c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80109c8:	697b      	ldr	r3, [r7, #20]
	}
 80109ca:	4618      	mov	r0, r3
 80109cc:	3718      	adds	r7, #24
 80109ce:	46bd      	mov	sp, r7
 80109d0:	bd80      	pop	{r7, pc}
 80109d2:	bf00      	nop
 80109d4:	240011a4 	.word	0x240011a4
 80109d8:	24001680 	.word	0x24001680
 80109dc:	240011a8 	.word	0x240011a8

080109e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b084      	sub	sp, #16
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	6078      	str	r0, [r7, #4]
 80109e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80109ea:	4b21      	ldr	r3, [pc, #132]	@ (8010a70 <prvAddCurrentTaskToDelayedList+0x90>)
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80109f0:	4b20      	ldr	r3, [pc, #128]	@ (8010a74 <prvAddCurrentTaskToDelayedList+0x94>)
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	3304      	adds	r3, #4
 80109f6:	4618      	mov	r0, r3
 80109f8:	f7fe fbac 	bl	800f154 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a02:	d10a      	bne.n	8010a1a <prvAddCurrentTaskToDelayedList+0x3a>
 8010a04:	683b      	ldr	r3, [r7, #0]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d007      	beq.n	8010a1a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8010a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	3304      	adds	r3, #4
 8010a10:	4619      	mov	r1, r3
 8010a12:	4819      	ldr	r0, [pc, #100]	@ (8010a78 <prvAddCurrentTaskToDelayedList+0x98>)
 8010a14:	f7fe fb41 	bl	800f09a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010a18:	e026      	b.n	8010a68 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010a1a:	68fa      	ldr	r2, [r7, #12]
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	4413      	add	r3, r2
 8010a20:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010a22:	4b14      	ldr	r3, [pc, #80]	@ (8010a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	68ba      	ldr	r2, [r7, #8]
 8010a28:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010a2a:	68ba      	ldr	r2, [r7, #8]
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	429a      	cmp	r2, r3
 8010a30:	d209      	bcs.n	8010a46 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010a32:	4b12      	ldr	r3, [pc, #72]	@ (8010a7c <prvAddCurrentTaskToDelayedList+0x9c>)
 8010a34:	681a      	ldr	r2, [r3, #0]
 8010a36:	4b0f      	ldr	r3, [pc, #60]	@ (8010a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	3304      	adds	r3, #4
 8010a3c:	4619      	mov	r1, r3
 8010a3e:	4610      	mov	r0, r2
 8010a40:	f7fe fb4f 	bl	800f0e2 <vListInsert>
}
 8010a44:	e010      	b.n	8010a68 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010a46:	4b0e      	ldr	r3, [pc, #56]	@ (8010a80 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010a48:	681a      	ldr	r2, [r3, #0]
 8010a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8010a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	3304      	adds	r3, #4
 8010a50:	4619      	mov	r1, r3
 8010a52:	4610      	mov	r0, r2
 8010a54:	f7fe fb45 	bl	800f0e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010a58:	4b0a      	ldr	r3, [pc, #40]	@ (8010a84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	68ba      	ldr	r2, [r7, #8]
 8010a5e:	429a      	cmp	r2, r3
 8010a60:	d202      	bcs.n	8010a68 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010a62:	4a08      	ldr	r2, [pc, #32]	@ (8010a84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010a64:	68bb      	ldr	r3, [r7, #8]
 8010a66:	6013      	str	r3, [r2, #0]
}
 8010a68:	bf00      	nop
 8010a6a:	3710      	adds	r7, #16
 8010a6c:	46bd      	mov	sp, r7
 8010a6e:	bd80      	pop	{r7, pc}
 8010a70:	2400167c 	.word	0x2400167c
 8010a74:	240011a4 	.word	0x240011a4
 8010a78:	24001664 	.word	0x24001664
 8010a7c:	24001634 	.word	0x24001634
 8010a80:	24001630 	.word	0x24001630
 8010a84:	24001698 	.word	0x24001698

08010a88 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010a88:	b580      	push	{r7, lr}
 8010a8a:	b08a      	sub	sp, #40	@ 0x28
 8010a8c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010a92:	f000 fb13 	bl	80110bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010a96:	4b1d      	ldr	r3, [pc, #116]	@ (8010b0c <xTimerCreateTimerTask+0x84>)
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d021      	beq.n	8010ae2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010a9e:	2300      	movs	r3, #0
 8010aa0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010aa6:	1d3a      	adds	r2, r7, #4
 8010aa8:	f107 0108 	add.w	r1, r7, #8
 8010aac:	f107 030c 	add.w	r3, r7, #12
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	f7fe faab 	bl	800f00c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010ab6:	6879      	ldr	r1, [r7, #4]
 8010ab8:	68bb      	ldr	r3, [r7, #8]
 8010aba:	68fa      	ldr	r2, [r7, #12]
 8010abc:	9202      	str	r2, [sp, #8]
 8010abe:	9301      	str	r3, [sp, #4]
 8010ac0:	2302      	movs	r3, #2
 8010ac2:	9300      	str	r3, [sp, #0]
 8010ac4:	2300      	movs	r3, #0
 8010ac6:	460a      	mov	r2, r1
 8010ac8:	4911      	ldr	r1, [pc, #68]	@ (8010b10 <xTimerCreateTimerTask+0x88>)
 8010aca:	4812      	ldr	r0, [pc, #72]	@ (8010b14 <xTimerCreateTimerTask+0x8c>)
 8010acc:	f7ff f8a2 	bl	800fc14 <xTaskCreateStatic>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	4a11      	ldr	r2, [pc, #68]	@ (8010b18 <xTimerCreateTimerTask+0x90>)
 8010ad4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010ad6:	4b10      	ldr	r3, [pc, #64]	@ (8010b18 <xTimerCreateTimerTask+0x90>)
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d001      	beq.n	8010ae2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010ade:	2301      	movs	r3, #1
 8010ae0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010ae2:	697b      	ldr	r3, [r7, #20]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d10b      	bne.n	8010b00 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aec:	f383 8811 	msr	BASEPRI, r3
 8010af0:	f3bf 8f6f 	isb	sy
 8010af4:	f3bf 8f4f 	dsb	sy
 8010af8:	613b      	str	r3, [r7, #16]
}
 8010afa:	bf00      	nop
 8010afc:	bf00      	nop
 8010afe:	e7fd      	b.n	8010afc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010b00:	697b      	ldr	r3, [r7, #20]
}
 8010b02:	4618      	mov	r0, r3
 8010b04:	3718      	adds	r7, #24
 8010b06:	46bd      	mov	sp, r7
 8010b08:	bd80      	pop	{r7, pc}
 8010b0a:	bf00      	nop
 8010b0c:	240016d4 	.word	0x240016d4
 8010b10:	08011c78 	.word	0x08011c78
 8010b14:	08010c55 	.word	0x08010c55
 8010b18:	240016d8 	.word	0x240016d8

08010b1c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010b1c:	b580      	push	{r7, lr}
 8010b1e:	b08a      	sub	sp, #40	@ 0x28
 8010b20:	af00      	add	r7, sp, #0
 8010b22:	60f8      	str	r0, [r7, #12]
 8010b24:	60b9      	str	r1, [r7, #8]
 8010b26:	607a      	str	r2, [r7, #4]
 8010b28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d10b      	bne.n	8010b4c <xTimerGenericCommand+0x30>
	__asm volatile
 8010b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b38:	f383 8811 	msr	BASEPRI, r3
 8010b3c:	f3bf 8f6f 	isb	sy
 8010b40:	f3bf 8f4f 	dsb	sy
 8010b44:	623b      	str	r3, [r7, #32]
}
 8010b46:	bf00      	nop
 8010b48:	bf00      	nop
 8010b4a:	e7fd      	b.n	8010b48 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010b4c:	4b19      	ldr	r3, [pc, #100]	@ (8010bb4 <xTimerGenericCommand+0x98>)
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d02a      	beq.n	8010baa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010b54:	68bb      	ldr	r3, [r7, #8]
 8010b56:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010b60:	68bb      	ldr	r3, [r7, #8]
 8010b62:	2b05      	cmp	r3, #5
 8010b64:	dc18      	bgt.n	8010b98 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010b66:	f7ff fead 	bl	80108c4 <xTaskGetSchedulerState>
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	2b02      	cmp	r3, #2
 8010b6e:	d109      	bne.n	8010b84 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010b70:	4b10      	ldr	r3, [pc, #64]	@ (8010bb4 <xTimerGenericCommand+0x98>)
 8010b72:	6818      	ldr	r0, [r3, #0]
 8010b74:	f107 0110 	add.w	r1, r7, #16
 8010b78:	2300      	movs	r3, #0
 8010b7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b7c:	f7fe fc5a 	bl	800f434 <xQueueGenericSend>
 8010b80:	6278      	str	r0, [r7, #36]	@ 0x24
 8010b82:	e012      	b.n	8010baa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010b84:	4b0b      	ldr	r3, [pc, #44]	@ (8010bb4 <xTimerGenericCommand+0x98>)
 8010b86:	6818      	ldr	r0, [r3, #0]
 8010b88:	f107 0110 	add.w	r1, r7, #16
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	2200      	movs	r2, #0
 8010b90:	f7fe fc50 	bl	800f434 <xQueueGenericSend>
 8010b94:	6278      	str	r0, [r7, #36]	@ 0x24
 8010b96:	e008      	b.n	8010baa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010b98:	4b06      	ldr	r3, [pc, #24]	@ (8010bb4 <xTimerGenericCommand+0x98>)
 8010b9a:	6818      	ldr	r0, [r3, #0]
 8010b9c:	f107 0110 	add.w	r1, r7, #16
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	683a      	ldr	r2, [r7, #0]
 8010ba4:	f7fe fd48 	bl	800f638 <xQueueGenericSendFromISR>
 8010ba8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010bac:	4618      	mov	r0, r3
 8010bae:	3728      	adds	r7, #40	@ 0x28
 8010bb0:	46bd      	mov	sp, r7
 8010bb2:	bd80      	pop	{r7, pc}
 8010bb4:	240016d4 	.word	0x240016d4

08010bb8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b088      	sub	sp, #32
 8010bbc:	af02      	add	r7, sp, #8
 8010bbe:	6078      	str	r0, [r7, #4]
 8010bc0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010bc2:	4b23      	ldr	r3, [pc, #140]	@ (8010c50 <prvProcessExpiredTimer+0x98>)
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	68db      	ldr	r3, [r3, #12]
 8010bc8:	68db      	ldr	r3, [r3, #12]
 8010bca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	3304      	adds	r3, #4
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f7fe fabf 	bl	800f154 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010bd6:	697b      	ldr	r3, [r7, #20]
 8010bd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010bdc:	f003 0304 	and.w	r3, r3, #4
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d023      	beq.n	8010c2c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010be4:	697b      	ldr	r3, [r7, #20]
 8010be6:	699a      	ldr	r2, [r3, #24]
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	18d1      	adds	r1, r2, r3
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	683a      	ldr	r2, [r7, #0]
 8010bf0:	6978      	ldr	r0, [r7, #20]
 8010bf2:	f000 f8d5 	bl	8010da0 <prvInsertTimerInActiveList>
 8010bf6:	4603      	mov	r3, r0
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d020      	beq.n	8010c3e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010bfc:	2300      	movs	r3, #0
 8010bfe:	9300      	str	r3, [sp, #0]
 8010c00:	2300      	movs	r3, #0
 8010c02:	687a      	ldr	r2, [r7, #4]
 8010c04:	2100      	movs	r1, #0
 8010c06:	6978      	ldr	r0, [r7, #20]
 8010c08:	f7ff ff88 	bl	8010b1c <xTimerGenericCommand>
 8010c0c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010c0e:	693b      	ldr	r3, [r7, #16]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d114      	bne.n	8010c3e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c18:	f383 8811 	msr	BASEPRI, r3
 8010c1c:	f3bf 8f6f 	isb	sy
 8010c20:	f3bf 8f4f 	dsb	sy
 8010c24:	60fb      	str	r3, [r7, #12]
}
 8010c26:	bf00      	nop
 8010c28:	bf00      	nop
 8010c2a:	e7fd      	b.n	8010c28 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010c2c:	697b      	ldr	r3, [r7, #20]
 8010c2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010c32:	f023 0301 	bic.w	r3, r3, #1
 8010c36:	b2da      	uxtb	r2, r3
 8010c38:	697b      	ldr	r3, [r7, #20]
 8010c3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010c3e:	697b      	ldr	r3, [r7, #20]
 8010c40:	6a1b      	ldr	r3, [r3, #32]
 8010c42:	6978      	ldr	r0, [r7, #20]
 8010c44:	4798      	blx	r3
}
 8010c46:	bf00      	nop
 8010c48:	3718      	adds	r7, #24
 8010c4a:	46bd      	mov	sp, r7
 8010c4c:	bd80      	pop	{r7, pc}
 8010c4e:	bf00      	nop
 8010c50:	240016cc 	.word	0x240016cc

08010c54 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	b084      	sub	sp, #16
 8010c58:	af00      	add	r7, sp, #0
 8010c5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010c5c:	f107 0308 	add.w	r3, r7, #8
 8010c60:	4618      	mov	r0, r3
 8010c62:	f000 f859 	bl	8010d18 <prvGetNextExpireTime>
 8010c66:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010c68:	68bb      	ldr	r3, [r7, #8]
 8010c6a:	4619      	mov	r1, r3
 8010c6c:	68f8      	ldr	r0, [r7, #12]
 8010c6e:	f000 f805 	bl	8010c7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010c72:	f000 f8d7 	bl	8010e24 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010c76:	bf00      	nop
 8010c78:	e7f0      	b.n	8010c5c <prvTimerTask+0x8>
	...

08010c7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010c7c:	b580      	push	{r7, lr}
 8010c7e:	b084      	sub	sp, #16
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	6078      	str	r0, [r7, #4]
 8010c84:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010c86:	f7ff fa29 	bl	80100dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010c8a:	f107 0308 	add.w	r3, r7, #8
 8010c8e:	4618      	mov	r0, r3
 8010c90:	f000 f866 	bl	8010d60 <prvSampleTimeNow>
 8010c94:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d130      	bne.n	8010cfe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010c9c:	683b      	ldr	r3, [r7, #0]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d10a      	bne.n	8010cb8 <prvProcessTimerOrBlockTask+0x3c>
 8010ca2:	687a      	ldr	r2, [r7, #4]
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	429a      	cmp	r2, r3
 8010ca8:	d806      	bhi.n	8010cb8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010caa:	f7ff fa25 	bl	80100f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010cae:	68f9      	ldr	r1, [r7, #12]
 8010cb0:	6878      	ldr	r0, [r7, #4]
 8010cb2:	f7ff ff81 	bl	8010bb8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010cb6:	e024      	b.n	8010d02 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010cb8:	683b      	ldr	r3, [r7, #0]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d008      	beq.n	8010cd0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010cbe:	4b13      	ldr	r3, [pc, #76]	@ (8010d0c <prvProcessTimerOrBlockTask+0x90>)
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d101      	bne.n	8010ccc <prvProcessTimerOrBlockTask+0x50>
 8010cc8:	2301      	movs	r3, #1
 8010cca:	e000      	b.n	8010cce <prvProcessTimerOrBlockTask+0x52>
 8010ccc:	2300      	movs	r3, #0
 8010cce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8010d10 <prvProcessTimerOrBlockTask+0x94>)
 8010cd2:	6818      	ldr	r0, [r3, #0]
 8010cd4:	687a      	ldr	r2, [r7, #4]
 8010cd6:	68fb      	ldr	r3, [r7, #12]
 8010cd8:	1ad3      	subs	r3, r2, r3
 8010cda:	683a      	ldr	r2, [r7, #0]
 8010cdc:	4619      	mov	r1, r3
 8010cde:	f7fe ff65 	bl	800fbac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010ce2:	f7ff fa09 	bl	80100f8 <xTaskResumeAll>
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d10a      	bne.n	8010d02 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010cec:	4b09      	ldr	r3, [pc, #36]	@ (8010d14 <prvProcessTimerOrBlockTask+0x98>)
 8010cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010cf2:	601a      	str	r2, [r3, #0]
 8010cf4:	f3bf 8f4f 	dsb	sy
 8010cf8:	f3bf 8f6f 	isb	sy
}
 8010cfc:	e001      	b.n	8010d02 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010cfe:	f7ff f9fb 	bl	80100f8 <xTaskResumeAll>
}
 8010d02:	bf00      	nop
 8010d04:	3710      	adds	r7, #16
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	240016d0 	.word	0x240016d0
 8010d10:	240016d4 	.word	0x240016d4
 8010d14:	e000ed04 	.word	0xe000ed04

08010d18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010d18:	b480      	push	{r7}
 8010d1a:	b085      	sub	sp, #20
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010d20:	4b0e      	ldr	r3, [pc, #56]	@ (8010d5c <prvGetNextExpireTime+0x44>)
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d101      	bne.n	8010d2e <prvGetNextExpireTime+0x16>
 8010d2a:	2201      	movs	r2, #1
 8010d2c:	e000      	b.n	8010d30 <prvGetNextExpireTime+0x18>
 8010d2e:	2200      	movs	r2, #0
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d105      	bne.n	8010d48 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010d3c:	4b07      	ldr	r3, [pc, #28]	@ (8010d5c <prvGetNextExpireTime+0x44>)
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	68db      	ldr	r3, [r3, #12]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	60fb      	str	r3, [r7, #12]
 8010d46:	e001      	b.n	8010d4c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010d48:	2300      	movs	r3, #0
 8010d4a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010d4c:	68fb      	ldr	r3, [r7, #12]
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	3714      	adds	r7, #20
 8010d52:	46bd      	mov	sp, r7
 8010d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d58:	4770      	bx	lr
 8010d5a:	bf00      	nop
 8010d5c:	240016cc 	.word	0x240016cc

08010d60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b084      	sub	sp, #16
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010d68:	f7ff fa64 	bl	8010234 <xTaskGetTickCount>
 8010d6c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8010d9c <prvSampleTimeNow+0x3c>)
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	68fa      	ldr	r2, [r7, #12]
 8010d74:	429a      	cmp	r2, r3
 8010d76:	d205      	bcs.n	8010d84 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010d78:	f000 f93a 	bl	8010ff0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	2201      	movs	r2, #1
 8010d80:	601a      	str	r2, [r3, #0]
 8010d82:	e002      	b.n	8010d8a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	2200      	movs	r2, #0
 8010d88:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010d8a:	4a04      	ldr	r2, [pc, #16]	@ (8010d9c <prvSampleTimeNow+0x3c>)
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010d90:	68fb      	ldr	r3, [r7, #12]
}
 8010d92:	4618      	mov	r0, r3
 8010d94:	3710      	adds	r7, #16
 8010d96:	46bd      	mov	sp, r7
 8010d98:	bd80      	pop	{r7, pc}
 8010d9a:	bf00      	nop
 8010d9c:	240016dc 	.word	0x240016dc

08010da0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b086      	sub	sp, #24
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	60f8      	str	r0, [r7, #12]
 8010da8:	60b9      	str	r1, [r7, #8]
 8010daa:	607a      	str	r2, [r7, #4]
 8010dac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010dae:	2300      	movs	r3, #0
 8010db0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	68ba      	ldr	r2, [r7, #8]
 8010db6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	68fa      	ldr	r2, [r7, #12]
 8010dbc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010dbe:	68ba      	ldr	r2, [r7, #8]
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	429a      	cmp	r2, r3
 8010dc4:	d812      	bhi.n	8010dec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010dc6:	687a      	ldr	r2, [r7, #4]
 8010dc8:	683b      	ldr	r3, [r7, #0]
 8010dca:	1ad2      	subs	r2, r2, r3
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	699b      	ldr	r3, [r3, #24]
 8010dd0:	429a      	cmp	r2, r3
 8010dd2:	d302      	bcc.n	8010dda <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	617b      	str	r3, [r7, #20]
 8010dd8:	e01b      	b.n	8010e12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010dda:	4b10      	ldr	r3, [pc, #64]	@ (8010e1c <prvInsertTimerInActiveList+0x7c>)
 8010ddc:	681a      	ldr	r2, [r3, #0]
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	3304      	adds	r3, #4
 8010de2:	4619      	mov	r1, r3
 8010de4:	4610      	mov	r0, r2
 8010de6:	f7fe f97c 	bl	800f0e2 <vListInsert>
 8010dea:	e012      	b.n	8010e12 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010dec:	687a      	ldr	r2, [r7, #4]
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	429a      	cmp	r2, r3
 8010df2:	d206      	bcs.n	8010e02 <prvInsertTimerInActiveList+0x62>
 8010df4:	68ba      	ldr	r2, [r7, #8]
 8010df6:	683b      	ldr	r3, [r7, #0]
 8010df8:	429a      	cmp	r2, r3
 8010dfa:	d302      	bcc.n	8010e02 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010dfc:	2301      	movs	r3, #1
 8010dfe:	617b      	str	r3, [r7, #20]
 8010e00:	e007      	b.n	8010e12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010e02:	4b07      	ldr	r3, [pc, #28]	@ (8010e20 <prvInsertTimerInActiveList+0x80>)
 8010e04:	681a      	ldr	r2, [r3, #0]
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	3304      	adds	r3, #4
 8010e0a:	4619      	mov	r1, r3
 8010e0c:	4610      	mov	r0, r2
 8010e0e:	f7fe f968 	bl	800f0e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010e12:	697b      	ldr	r3, [r7, #20]
}
 8010e14:	4618      	mov	r0, r3
 8010e16:	3718      	adds	r7, #24
 8010e18:	46bd      	mov	sp, r7
 8010e1a:	bd80      	pop	{r7, pc}
 8010e1c:	240016d0 	.word	0x240016d0
 8010e20:	240016cc 	.word	0x240016cc

08010e24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b08e      	sub	sp, #56	@ 0x38
 8010e28:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010e2a:	e0ce      	b.n	8010fca <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	da19      	bge.n	8010e66 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010e32:	1d3b      	adds	r3, r7, #4
 8010e34:	3304      	adds	r3, #4
 8010e36:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d10b      	bne.n	8010e56 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8010e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e42:	f383 8811 	msr	BASEPRI, r3
 8010e46:	f3bf 8f6f 	isb	sy
 8010e4a:	f3bf 8f4f 	dsb	sy
 8010e4e:	61fb      	str	r3, [r7, #28]
}
 8010e50:	bf00      	nop
 8010e52:	bf00      	nop
 8010e54:	e7fd      	b.n	8010e52 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e5c:	6850      	ldr	r0, [r2, #4]
 8010e5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e60:	6892      	ldr	r2, [r2, #8]
 8010e62:	4611      	mov	r1, r2
 8010e64:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	f2c0 80ae 	blt.w	8010fca <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e74:	695b      	ldr	r3, [r3, #20]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d004      	beq.n	8010e84 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e7c:	3304      	adds	r3, #4
 8010e7e:	4618      	mov	r0, r3
 8010e80:	f7fe f968 	bl	800f154 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010e84:	463b      	mov	r3, r7
 8010e86:	4618      	mov	r0, r3
 8010e88:	f7ff ff6a 	bl	8010d60 <prvSampleTimeNow>
 8010e8c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	2b09      	cmp	r3, #9
 8010e92:	f200 8097 	bhi.w	8010fc4 <prvProcessReceivedCommands+0x1a0>
 8010e96:	a201      	add	r2, pc, #4	@ (adr r2, 8010e9c <prvProcessReceivedCommands+0x78>)
 8010e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e9c:	08010ec5 	.word	0x08010ec5
 8010ea0:	08010ec5 	.word	0x08010ec5
 8010ea4:	08010ec5 	.word	0x08010ec5
 8010ea8:	08010f3b 	.word	0x08010f3b
 8010eac:	08010f4f 	.word	0x08010f4f
 8010eb0:	08010f9b 	.word	0x08010f9b
 8010eb4:	08010ec5 	.word	0x08010ec5
 8010eb8:	08010ec5 	.word	0x08010ec5
 8010ebc:	08010f3b 	.word	0x08010f3b
 8010ec0:	08010f4f 	.word	0x08010f4f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ec6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010eca:	f043 0301 	orr.w	r3, r3, #1
 8010ece:	b2da      	uxtb	r2, r3
 8010ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010ed6:	68ba      	ldr	r2, [r7, #8]
 8010ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eda:	699b      	ldr	r3, [r3, #24]
 8010edc:	18d1      	adds	r1, r2, r3
 8010ede:	68bb      	ldr	r3, [r7, #8]
 8010ee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ee2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ee4:	f7ff ff5c 	bl	8010da0 <prvInsertTimerInActiveList>
 8010ee8:	4603      	mov	r3, r0
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d06c      	beq.n	8010fc8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef0:	6a1b      	ldr	r3, [r3, #32]
 8010ef2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ef4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010efc:	f003 0304 	and.w	r3, r3, #4
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d061      	beq.n	8010fc8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010f04:	68ba      	ldr	r2, [r7, #8]
 8010f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f08:	699b      	ldr	r3, [r3, #24]
 8010f0a:	441a      	add	r2, r3
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	9300      	str	r3, [sp, #0]
 8010f10:	2300      	movs	r3, #0
 8010f12:	2100      	movs	r1, #0
 8010f14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f16:	f7ff fe01 	bl	8010b1c <xTimerGenericCommand>
 8010f1a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010f1c:	6a3b      	ldr	r3, [r7, #32]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d152      	bne.n	8010fc8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8010f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f26:	f383 8811 	msr	BASEPRI, r3
 8010f2a:	f3bf 8f6f 	isb	sy
 8010f2e:	f3bf 8f4f 	dsb	sy
 8010f32:	61bb      	str	r3, [r7, #24]
}
 8010f34:	bf00      	nop
 8010f36:	bf00      	nop
 8010f38:	e7fd      	b.n	8010f36 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f40:	f023 0301 	bic.w	r3, r3, #1
 8010f44:	b2da      	uxtb	r2, r3
 8010f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010f4c:	e03d      	b.n	8010fca <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f54:	f043 0301 	orr.w	r3, r3, #1
 8010f58:	b2da      	uxtb	r2, r3
 8010f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010f60:	68ba      	ldr	r2, [r7, #8]
 8010f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f64:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f68:	699b      	ldr	r3, [r3, #24]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d10b      	bne.n	8010f86 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8010f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f72:	f383 8811 	msr	BASEPRI, r3
 8010f76:	f3bf 8f6f 	isb	sy
 8010f7a:	f3bf 8f4f 	dsb	sy
 8010f7e:	617b      	str	r3, [r7, #20]
}
 8010f80:	bf00      	nop
 8010f82:	bf00      	nop
 8010f84:	e7fd      	b.n	8010f82 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f88:	699a      	ldr	r2, [r3, #24]
 8010f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f8c:	18d1      	adds	r1, r2, r3
 8010f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f94:	f7ff ff04 	bl	8010da0 <prvInsertTimerInActiveList>
					break;
 8010f98:	e017      	b.n	8010fca <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010fa0:	f003 0302 	and.w	r3, r3, #2
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d103      	bne.n	8010fb0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010fa8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010faa:	f000 fbe5 	bl	8011778 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010fae:	e00c      	b.n	8010fca <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010fb6:	f023 0301 	bic.w	r3, r3, #1
 8010fba:	b2da      	uxtb	r2, r3
 8010fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010fc2:	e002      	b.n	8010fca <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010fc4:	bf00      	nop
 8010fc6:	e000      	b.n	8010fca <prvProcessReceivedCommands+0x1a6>
					break;
 8010fc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010fca:	4b08      	ldr	r3, [pc, #32]	@ (8010fec <prvProcessReceivedCommands+0x1c8>)
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	1d39      	adds	r1, r7, #4
 8010fd0:	2200      	movs	r2, #0
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	f7fe fbce 	bl	800f774 <xQueueReceive>
 8010fd8:	4603      	mov	r3, r0
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	f47f af26 	bne.w	8010e2c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010fe0:	bf00      	nop
 8010fe2:	bf00      	nop
 8010fe4:	3730      	adds	r7, #48	@ 0x30
 8010fe6:	46bd      	mov	sp, r7
 8010fe8:	bd80      	pop	{r7, pc}
 8010fea:	bf00      	nop
 8010fec:	240016d4 	.word	0x240016d4

08010ff0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010ff0:	b580      	push	{r7, lr}
 8010ff2:	b088      	sub	sp, #32
 8010ff4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010ff6:	e049      	b.n	801108c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80110b4 <prvSwitchTimerLists+0xc4>)
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	68db      	ldr	r3, [r3, #12]
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011002:	4b2c      	ldr	r3, [pc, #176]	@ (80110b4 <prvSwitchTimerLists+0xc4>)
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	68db      	ldr	r3, [r3, #12]
 8011008:	68db      	ldr	r3, [r3, #12]
 801100a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	3304      	adds	r3, #4
 8011010:	4618      	mov	r0, r3
 8011012:	f7fe f89f 	bl	800f154 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	6a1b      	ldr	r3, [r3, #32]
 801101a:	68f8      	ldr	r0, [r7, #12]
 801101c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011024:	f003 0304 	and.w	r3, r3, #4
 8011028:	2b00      	cmp	r3, #0
 801102a:	d02f      	beq.n	801108c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	699b      	ldr	r3, [r3, #24]
 8011030:	693a      	ldr	r2, [r7, #16]
 8011032:	4413      	add	r3, r2
 8011034:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011036:	68ba      	ldr	r2, [r7, #8]
 8011038:	693b      	ldr	r3, [r7, #16]
 801103a:	429a      	cmp	r2, r3
 801103c:	d90e      	bls.n	801105c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801103e:	68fb      	ldr	r3, [r7, #12]
 8011040:	68ba      	ldr	r2, [r7, #8]
 8011042:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	68fa      	ldr	r2, [r7, #12]
 8011048:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801104a:	4b1a      	ldr	r3, [pc, #104]	@ (80110b4 <prvSwitchTimerLists+0xc4>)
 801104c:	681a      	ldr	r2, [r3, #0]
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	3304      	adds	r3, #4
 8011052:	4619      	mov	r1, r3
 8011054:	4610      	mov	r0, r2
 8011056:	f7fe f844 	bl	800f0e2 <vListInsert>
 801105a:	e017      	b.n	801108c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801105c:	2300      	movs	r3, #0
 801105e:	9300      	str	r3, [sp, #0]
 8011060:	2300      	movs	r3, #0
 8011062:	693a      	ldr	r2, [r7, #16]
 8011064:	2100      	movs	r1, #0
 8011066:	68f8      	ldr	r0, [r7, #12]
 8011068:	f7ff fd58 	bl	8010b1c <xTimerGenericCommand>
 801106c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d10b      	bne.n	801108c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8011074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011078:	f383 8811 	msr	BASEPRI, r3
 801107c:	f3bf 8f6f 	isb	sy
 8011080:	f3bf 8f4f 	dsb	sy
 8011084:	603b      	str	r3, [r7, #0]
}
 8011086:	bf00      	nop
 8011088:	bf00      	nop
 801108a:	e7fd      	b.n	8011088 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801108c:	4b09      	ldr	r3, [pc, #36]	@ (80110b4 <prvSwitchTimerLists+0xc4>)
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d1b0      	bne.n	8010ff8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011096:	4b07      	ldr	r3, [pc, #28]	@ (80110b4 <prvSwitchTimerLists+0xc4>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801109c:	4b06      	ldr	r3, [pc, #24]	@ (80110b8 <prvSwitchTimerLists+0xc8>)
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	4a04      	ldr	r2, [pc, #16]	@ (80110b4 <prvSwitchTimerLists+0xc4>)
 80110a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80110a4:	4a04      	ldr	r2, [pc, #16]	@ (80110b8 <prvSwitchTimerLists+0xc8>)
 80110a6:	697b      	ldr	r3, [r7, #20]
 80110a8:	6013      	str	r3, [r2, #0]
}
 80110aa:	bf00      	nop
 80110ac:	3718      	adds	r7, #24
 80110ae:	46bd      	mov	sp, r7
 80110b0:	bd80      	pop	{r7, pc}
 80110b2:	bf00      	nop
 80110b4:	240016cc 	.word	0x240016cc
 80110b8:	240016d0 	.word	0x240016d0

080110bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b082      	sub	sp, #8
 80110c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80110c2:	f000 f969 	bl	8011398 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80110c6:	4b15      	ldr	r3, [pc, #84]	@ (801111c <prvCheckForValidListAndQueue+0x60>)
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d120      	bne.n	8011110 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80110ce:	4814      	ldr	r0, [pc, #80]	@ (8011120 <prvCheckForValidListAndQueue+0x64>)
 80110d0:	f7fd ffb6 	bl	800f040 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80110d4:	4813      	ldr	r0, [pc, #76]	@ (8011124 <prvCheckForValidListAndQueue+0x68>)
 80110d6:	f7fd ffb3 	bl	800f040 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80110da:	4b13      	ldr	r3, [pc, #76]	@ (8011128 <prvCheckForValidListAndQueue+0x6c>)
 80110dc:	4a10      	ldr	r2, [pc, #64]	@ (8011120 <prvCheckForValidListAndQueue+0x64>)
 80110de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80110e0:	4b12      	ldr	r3, [pc, #72]	@ (801112c <prvCheckForValidListAndQueue+0x70>)
 80110e2:	4a10      	ldr	r2, [pc, #64]	@ (8011124 <prvCheckForValidListAndQueue+0x68>)
 80110e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80110e6:	2300      	movs	r3, #0
 80110e8:	9300      	str	r3, [sp, #0]
 80110ea:	4b11      	ldr	r3, [pc, #68]	@ (8011130 <prvCheckForValidListAndQueue+0x74>)
 80110ec:	4a11      	ldr	r2, [pc, #68]	@ (8011134 <prvCheckForValidListAndQueue+0x78>)
 80110ee:	2110      	movs	r1, #16
 80110f0:	200a      	movs	r0, #10
 80110f2:	f7fe f8c3 	bl	800f27c <xQueueGenericCreateStatic>
 80110f6:	4603      	mov	r3, r0
 80110f8:	4a08      	ldr	r2, [pc, #32]	@ (801111c <prvCheckForValidListAndQueue+0x60>)
 80110fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80110fc:	4b07      	ldr	r3, [pc, #28]	@ (801111c <prvCheckForValidListAndQueue+0x60>)
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	2b00      	cmp	r3, #0
 8011102:	d005      	beq.n	8011110 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011104:	4b05      	ldr	r3, [pc, #20]	@ (801111c <prvCheckForValidListAndQueue+0x60>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	490b      	ldr	r1, [pc, #44]	@ (8011138 <prvCheckForValidListAndQueue+0x7c>)
 801110a:	4618      	mov	r0, r3
 801110c:	f7fe fd24 	bl	800fb58 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011110:	f000 f974 	bl	80113fc <vPortExitCritical>
}
 8011114:	bf00      	nop
 8011116:	46bd      	mov	sp, r7
 8011118:	bd80      	pop	{r7, pc}
 801111a:	bf00      	nop
 801111c:	240016d4 	.word	0x240016d4
 8011120:	240016a4 	.word	0x240016a4
 8011124:	240016b8 	.word	0x240016b8
 8011128:	240016cc 	.word	0x240016cc
 801112c:	240016d0 	.word	0x240016d0
 8011130:	24001780 	.word	0x24001780
 8011134:	240016e0 	.word	0x240016e0
 8011138:	08011c80 	.word	0x08011c80

0801113c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801113c:	b480      	push	{r7}
 801113e:	b085      	sub	sp, #20
 8011140:	af00      	add	r7, sp, #0
 8011142:	60f8      	str	r0, [r7, #12]
 8011144:	60b9      	str	r1, [r7, #8]
 8011146:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	3b04      	subs	r3, #4
 801114c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011154:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	3b04      	subs	r3, #4
 801115a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801115c:	68bb      	ldr	r3, [r7, #8]
 801115e:	f023 0201 	bic.w	r2, r3, #1
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	3b04      	subs	r3, #4
 801116a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801116c:	4a0c      	ldr	r2, [pc, #48]	@ (80111a0 <pxPortInitialiseStack+0x64>)
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	3b14      	subs	r3, #20
 8011176:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011178:	687a      	ldr	r2, [r7, #4]
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	3b04      	subs	r3, #4
 8011182:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	f06f 0202 	mvn.w	r2, #2
 801118a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	3b20      	subs	r3, #32
 8011190:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011192:	68fb      	ldr	r3, [r7, #12]
}
 8011194:	4618      	mov	r0, r3
 8011196:	3714      	adds	r7, #20
 8011198:	46bd      	mov	sp, r7
 801119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119e:	4770      	bx	lr
 80111a0:	080111a5 	.word	0x080111a5

080111a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80111a4:	b480      	push	{r7}
 80111a6:	b085      	sub	sp, #20
 80111a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80111aa:	2300      	movs	r3, #0
 80111ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80111ae:	4b13      	ldr	r3, [pc, #76]	@ (80111fc <prvTaskExitError+0x58>)
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111b6:	d00b      	beq.n	80111d0 <prvTaskExitError+0x2c>
	__asm volatile
 80111b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111bc:	f383 8811 	msr	BASEPRI, r3
 80111c0:	f3bf 8f6f 	isb	sy
 80111c4:	f3bf 8f4f 	dsb	sy
 80111c8:	60fb      	str	r3, [r7, #12]
}
 80111ca:	bf00      	nop
 80111cc:	bf00      	nop
 80111ce:	e7fd      	b.n	80111cc <prvTaskExitError+0x28>
	__asm volatile
 80111d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111d4:	f383 8811 	msr	BASEPRI, r3
 80111d8:	f3bf 8f6f 	isb	sy
 80111dc:	f3bf 8f4f 	dsb	sy
 80111e0:	60bb      	str	r3, [r7, #8]
}
 80111e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80111e4:	bf00      	nop
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d0fc      	beq.n	80111e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80111ec:	bf00      	nop
 80111ee:	bf00      	nop
 80111f0:	3714      	adds	r7, #20
 80111f2:	46bd      	mov	sp, r7
 80111f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f8:	4770      	bx	lr
 80111fa:	bf00      	nop
 80111fc:	24000010 	.word	0x24000010

08011200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011200:	4b07      	ldr	r3, [pc, #28]	@ (8011220 <pxCurrentTCBConst2>)
 8011202:	6819      	ldr	r1, [r3, #0]
 8011204:	6808      	ldr	r0, [r1, #0]
 8011206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801120a:	f380 8809 	msr	PSP, r0
 801120e:	f3bf 8f6f 	isb	sy
 8011212:	f04f 0000 	mov.w	r0, #0
 8011216:	f380 8811 	msr	BASEPRI, r0
 801121a:	4770      	bx	lr
 801121c:	f3af 8000 	nop.w

08011220 <pxCurrentTCBConst2>:
 8011220:	240011a4 	.word	0x240011a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011224:	bf00      	nop
 8011226:	bf00      	nop

08011228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011228:	4808      	ldr	r0, [pc, #32]	@ (801124c <prvPortStartFirstTask+0x24>)
 801122a:	6800      	ldr	r0, [r0, #0]
 801122c:	6800      	ldr	r0, [r0, #0]
 801122e:	f380 8808 	msr	MSP, r0
 8011232:	f04f 0000 	mov.w	r0, #0
 8011236:	f380 8814 	msr	CONTROL, r0
 801123a:	b662      	cpsie	i
 801123c:	b661      	cpsie	f
 801123e:	f3bf 8f4f 	dsb	sy
 8011242:	f3bf 8f6f 	isb	sy
 8011246:	df00      	svc	0
 8011248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801124a:	bf00      	nop
 801124c:	e000ed08 	.word	0xe000ed08

08011250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b086      	sub	sp, #24
 8011254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011256:	4b47      	ldr	r3, [pc, #284]	@ (8011374 <xPortStartScheduler+0x124>)
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	4a47      	ldr	r2, [pc, #284]	@ (8011378 <xPortStartScheduler+0x128>)
 801125c:	4293      	cmp	r3, r2
 801125e:	d10b      	bne.n	8011278 <xPortStartScheduler+0x28>
	__asm volatile
 8011260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011264:	f383 8811 	msr	BASEPRI, r3
 8011268:	f3bf 8f6f 	isb	sy
 801126c:	f3bf 8f4f 	dsb	sy
 8011270:	60fb      	str	r3, [r7, #12]
}
 8011272:	bf00      	nop
 8011274:	bf00      	nop
 8011276:	e7fd      	b.n	8011274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011278:	4b3e      	ldr	r3, [pc, #248]	@ (8011374 <xPortStartScheduler+0x124>)
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	4a3f      	ldr	r2, [pc, #252]	@ (801137c <xPortStartScheduler+0x12c>)
 801127e:	4293      	cmp	r3, r2
 8011280:	d10b      	bne.n	801129a <xPortStartScheduler+0x4a>
	__asm volatile
 8011282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011286:	f383 8811 	msr	BASEPRI, r3
 801128a:	f3bf 8f6f 	isb	sy
 801128e:	f3bf 8f4f 	dsb	sy
 8011292:	613b      	str	r3, [r7, #16]
}
 8011294:	bf00      	nop
 8011296:	bf00      	nop
 8011298:	e7fd      	b.n	8011296 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801129a:	4b39      	ldr	r3, [pc, #228]	@ (8011380 <xPortStartScheduler+0x130>)
 801129c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801129e:	697b      	ldr	r3, [r7, #20]
 80112a0:	781b      	ldrb	r3, [r3, #0]
 80112a2:	b2db      	uxtb	r3, r3
 80112a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80112a6:	697b      	ldr	r3, [r7, #20]
 80112a8:	22ff      	movs	r2, #255	@ 0xff
 80112aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	781b      	ldrb	r3, [r3, #0]
 80112b0:	b2db      	uxtb	r3, r3
 80112b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80112b4:	78fb      	ldrb	r3, [r7, #3]
 80112b6:	b2db      	uxtb	r3, r3
 80112b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80112bc:	b2da      	uxtb	r2, r3
 80112be:	4b31      	ldr	r3, [pc, #196]	@ (8011384 <xPortStartScheduler+0x134>)
 80112c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80112c2:	4b31      	ldr	r3, [pc, #196]	@ (8011388 <xPortStartScheduler+0x138>)
 80112c4:	2207      	movs	r2, #7
 80112c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80112c8:	e009      	b.n	80112de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80112ca:	4b2f      	ldr	r3, [pc, #188]	@ (8011388 <xPortStartScheduler+0x138>)
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	3b01      	subs	r3, #1
 80112d0:	4a2d      	ldr	r2, [pc, #180]	@ (8011388 <xPortStartScheduler+0x138>)
 80112d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80112d4:	78fb      	ldrb	r3, [r7, #3]
 80112d6:	b2db      	uxtb	r3, r3
 80112d8:	005b      	lsls	r3, r3, #1
 80112da:	b2db      	uxtb	r3, r3
 80112dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80112de:	78fb      	ldrb	r3, [r7, #3]
 80112e0:	b2db      	uxtb	r3, r3
 80112e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80112e6:	2b80      	cmp	r3, #128	@ 0x80
 80112e8:	d0ef      	beq.n	80112ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80112ea:	4b27      	ldr	r3, [pc, #156]	@ (8011388 <xPortStartScheduler+0x138>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	f1c3 0307 	rsb	r3, r3, #7
 80112f2:	2b04      	cmp	r3, #4
 80112f4:	d00b      	beq.n	801130e <xPortStartScheduler+0xbe>
	__asm volatile
 80112f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112fa:	f383 8811 	msr	BASEPRI, r3
 80112fe:	f3bf 8f6f 	isb	sy
 8011302:	f3bf 8f4f 	dsb	sy
 8011306:	60bb      	str	r3, [r7, #8]
}
 8011308:	bf00      	nop
 801130a:	bf00      	nop
 801130c:	e7fd      	b.n	801130a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801130e:	4b1e      	ldr	r3, [pc, #120]	@ (8011388 <xPortStartScheduler+0x138>)
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	021b      	lsls	r3, r3, #8
 8011314:	4a1c      	ldr	r2, [pc, #112]	@ (8011388 <xPortStartScheduler+0x138>)
 8011316:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011318:	4b1b      	ldr	r3, [pc, #108]	@ (8011388 <xPortStartScheduler+0x138>)
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011320:	4a19      	ldr	r2, [pc, #100]	@ (8011388 <xPortStartScheduler+0x138>)
 8011322:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	b2da      	uxtb	r2, r3
 8011328:	697b      	ldr	r3, [r7, #20]
 801132a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801132c:	4b17      	ldr	r3, [pc, #92]	@ (801138c <xPortStartScheduler+0x13c>)
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	4a16      	ldr	r2, [pc, #88]	@ (801138c <xPortStartScheduler+0x13c>)
 8011332:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011336:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011338:	4b14      	ldr	r3, [pc, #80]	@ (801138c <xPortStartScheduler+0x13c>)
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	4a13      	ldr	r2, [pc, #76]	@ (801138c <xPortStartScheduler+0x13c>)
 801133e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011342:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011344:	f000 f8da 	bl	80114fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011348:	4b11      	ldr	r3, [pc, #68]	@ (8011390 <xPortStartScheduler+0x140>)
 801134a:	2200      	movs	r2, #0
 801134c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801134e:	f000 f8f9 	bl	8011544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011352:	4b10      	ldr	r3, [pc, #64]	@ (8011394 <xPortStartScheduler+0x144>)
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	4a0f      	ldr	r2, [pc, #60]	@ (8011394 <xPortStartScheduler+0x144>)
 8011358:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801135c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801135e:	f7ff ff63 	bl	8011228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011362:	f7ff f831 	bl	80103c8 <vTaskSwitchContext>
	prvTaskExitError();
 8011366:	f7ff ff1d 	bl	80111a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801136a:	2300      	movs	r3, #0
}
 801136c:	4618      	mov	r0, r3
 801136e:	3718      	adds	r7, #24
 8011370:	46bd      	mov	sp, r7
 8011372:	bd80      	pop	{r7, pc}
 8011374:	e000ed00 	.word	0xe000ed00
 8011378:	410fc271 	.word	0x410fc271
 801137c:	410fc270 	.word	0x410fc270
 8011380:	e000e400 	.word	0xe000e400
 8011384:	240017d0 	.word	0x240017d0
 8011388:	240017d4 	.word	0x240017d4
 801138c:	e000ed20 	.word	0xe000ed20
 8011390:	24000010 	.word	0x24000010
 8011394:	e000ef34 	.word	0xe000ef34

08011398 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011398:	b480      	push	{r7}
 801139a:	b083      	sub	sp, #12
 801139c:	af00      	add	r7, sp, #0
	__asm volatile
 801139e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113a2:	f383 8811 	msr	BASEPRI, r3
 80113a6:	f3bf 8f6f 	isb	sy
 80113aa:	f3bf 8f4f 	dsb	sy
 80113ae:	607b      	str	r3, [r7, #4]
}
 80113b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80113b2:	4b10      	ldr	r3, [pc, #64]	@ (80113f4 <vPortEnterCritical+0x5c>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	3301      	adds	r3, #1
 80113b8:	4a0e      	ldr	r2, [pc, #56]	@ (80113f4 <vPortEnterCritical+0x5c>)
 80113ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80113bc:	4b0d      	ldr	r3, [pc, #52]	@ (80113f4 <vPortEnterCritical+0x5c>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	2b01      	cmp	r3, #1
 80113c2:	d110      	bne.n	80113e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80113c4:	4b0c      	ldr	r3, [pc, #48]	@ (80113f8 <vPortEnterCritical+0x60>)
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	b2db      	uxtb	r3, r3
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d00b      	beq.n	80113e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80113ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113d2:	f383 8811 	msr	BASEPRI, r3
 80113d6:	f3bf 8f6f 	isb	sy
 80113da:	f3bf 8f4f 	dsb	sy
 80113de:	603b      	str	r3, [r7, #0]
}
 80113e0:	bf00      	nop
 80113e2:	bf00      	nop
 80113e4:	e7fd      	b.n	80113e2 <vPortEnterCritical+0x4a>
	}
}
 80113e6:	bf00      	nop
 80113e8:	370c      	adds	r7, #12
 80113ea:	46bd      	mov	sp, r7
 80113ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113f0:	4770      	bx	lr
 80113f2:	bf00      	nop
 80113f4:	24000010 	.word	0x24000010
 80113f8:	e000ed04 	.word	0xe000ed04

080113fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80113fc:	b480      	push	{r7}
 80113fe:	b083      	sub	sp, #12
 8011400:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011402:	4b12      	ldr	r3, [pc, #72]	@ (801144c <vPortExitCritical+0x50>)
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	2b00      	cmp	r3, #0
 8011408:	d10b      	bne.n	8011422 <vPortExitCritical+0x26>
	__asm volatile
 801140a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801140e:	f383 8811 	msr	BASEPRI, r3
 8011412:	f3bf 8f6f 	isb	sy
 8011416:	f3bf 8f4f 	dsb	sy
 801141a:	607b      	str	r3, [r7, #4]
}
 801141c:	bf00      	nop
 801141e:	bf00      	nop
 8011420:	e7fd      	b.n	801141e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011422:	4b0a      	ldr	r3, [pc, #40]	@ (801144c <vPortExitCritical+0x50>)
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	3b01      	subs	r3, #1
 8011428:	4a08      	ldr	r2, [pc, #32]	@ (801144c <vPortExitCritical+0x50>)
 801142a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801142c:	4b07      	ldr	r3, [pc, #28]	@ (801144c <vPortExitCritical+0x50>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d105      	bne.n	8011440 <vPortExitCritical+0x44>
 8011434:	2300      	movs	r3, #0
 8011436:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011438:	683b      	ldr	r3, [r7, #0]
 801143a:	f383 8811 	msr	BASEPRI, r3
}
 801143e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011440:	bf00      	nop
 8011442:	370c      	adds	r7, #12
 8011444:	46bd      	mov	sp, r7
 8011446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801144a:	4770      	bx	lr
 801144c:	24000010 	.word	0x24000010

08011450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011450:	f3ef 8009 	mrs	r0, PSP
 8011454:	f3bf 8f6f 	isb	sy
 8011458:	4b15      	ldr	r3, [pc, #84]	@ (80114b0 <pxCurrentTCBConst>)
 801145a:	681a      	ldr	r2, [r3, #0]
 801145c:	f01e 0f10 	tst.w	lr, #16
 8011460:	bf08      	it	eq
 8011462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801146a:	6010      	str	r0, [r2, #0]
 801146c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011470:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011474:	f380 8811 	msr	BASEPRI, r0
 8011478:	f3bf 8f4f 	dsb	sy
 801147c:	f3bf 8f6f 	isb	sy
 8011480:	f7fe ffa2 	bl	80103c8 <vTaskSwitchContext>
 8011484:	f04f 0000 	mov.w	r0, #0
 8011488:	f380 8811 	msr	BASEPRI, r0
 801148c:	bc09      	pop	{r0, r3}
 801148e:	6819      	ldr	r1, [r3, #0]
 8011490:	6808      	ldr	r0, [r1, #0]
 8011492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011496:	f01e 0f10 	tst.w	lr, #16
 801149a:	bf08      	it	eq
 801149c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80114a0:	f380 8809 	msr	PSP, r0
 80114a4:	f3bf 8f6f 	isb	sy
 80114a8:	4770      	bx	lr
 80114aa:	bf00      	nop
 80114ac:	f3af 8000 	nop.w

080114b0 <pxCurrentTCBConst>:
 80114b0:	240011a4 	.word	0x240011a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80114b4:	bf00      	nop
 80114b6:	bf00      	nop

080114b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b082      	sub	sp, #8
 80114bc:	af00      	add	r7, sp, #0
	__asm volatile
 80114be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114c2:	f383 8811 	msr	BASEPRI, r3
 80114c6:	f3bf 8f6f 	isb	sy
 80114ca:	f3bf 8f4f 	dsb	sy
 80114ce:	607b      	str	r3, [r7, #4]
}
 80114d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80114d2:	f7fe febf 	bl	8010254 <xTaskIncrementTick>
 80114d6:	4603      	mov	r3, r0
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d003      	beq.n	80114e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80114dc:	4b06      	ldr	r3, [pc, #24]	@ (80114f8 <xPortSysTickHandler+0x40>)
 80114de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80114e2:	601a      	str	r2, [r3, #0]
 80114e4:	2300      	movs	r3, #0
 80114e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	f383 8811 	msr	BASEPRI, r3
}
 80114ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80114f0:	bf00      	nop
 80114f2:	3708      	adds	r7, #8
 80114f4:	46bd      	mov	sp, r7
 80114f6:	bd80      	pop	{r7, pc}
 80114f8:	e000ed04 	.word	0xe000ed04

080114fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80114fc:	b480      	push	{r7}
 80114fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011500:	4b0b      	ldr	r3, [pc, #44]	@ (8011530 <vPortSetupTimerInterrupt+0x34>)
 8011502:	2200      	movs	r2, #0
 8011504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011506:	4b0b      	ldr	r3, [pc, #44]	@ (8011534 <vPortSetupTimerInterrupt+0x38>)
 8011508:	2200      	movs	r2, #0
 801150a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801150c:	4b0a      	ldr	r3, [pc, #40]	@ (8011538 <vPortSetupTimerInterrupt+0x3c>)
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	4a0a      	ldr	r2, [pc, #40]	@ (801153c <vPortSetupTimerInterrupt+0x40>)
 8011512:	fba2 2303 	umull	r2, r3, r2, r3
 8011516:	099b      	lsrs	r3, r3, #6
 8011518:	4a09      	ldr	r2, [pc, #36]	@ (8011540 <vPortSetupTimerInterrupt+0x44>)
 801151a:	3b01      	subs	r3, #1
 801151c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801151e:	4b04      	ldr	r3, [pc, #16]	@ (8011530 <vPortSetupTimerInterrupt+0x34>)
 8011520:	2207      	movs	r2, #7
 8011522:	601a      	str	r2, [r3, #0]
}
 8011524:	bf00      	nop
 8011526:	46bd      	mov	sp, r7
 8011528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801152c:	4770      	bx	lr
 801152e:	bf00      	nop
 8011530:	e000e010 	.word	0xe000e010
 8011534:	e000e018 	.word	0xe000e018
 8011538:	24000000 	.word	0x24000000
 801153c:	10624dd3 	.word	0x10624dd3
 8011540:	e000e014 	.word	0xe000e014

08011544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011544:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011554 <vPortEnableVFP+0x10>
 8011548:	6801      	ldr	r1, [r0, #0]
 801154a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801154e:	6001      	str	r1, [r0, #0]
 8011550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011552:	bf00      	nop
 8011554:	e000ed88 	.word	0xe000ed88

08011558 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011558:	b480      	push	{r7}
 801155a:	b085      	sub	sp, #20
 801155c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801155e:	f3ef 8305 	mrs	r3, IPSR
 8011562:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	2b0f      	cmp	r3, #15
 8011568:	d915      	bls.n	8011596 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801156a:	4a18      	ldr	r2, [pc, #96]	@ (80115cc <vPortValidateInterruptPriority+0x74>)
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	4413      	add	r3, r2
 8011570:	781b      	ldrb	r3, [r3, #0]
 8011572:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011574:	4b16      	ldr	r3, [pc, #88]	@ (80115d0 <vPortValidateInterruptPriority+0x78>)
 8011576:	781b      	ldrb	r3, [r3, #0]
 8011578:	7afa      	ldrb	r2, [r7, #11]
 801157a:	429a      	cmp	r2, r3
 801157c:	d20b      	bcs.n	8011596 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801157e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011582:	f383 8811 	msr	BASEPRI, r3
 8011586:	f3bf 8f6f 	isb	sy
 801158a:	f3bf 8f4f 	dsb	sy
 801158e:	607b      	str	r3, [r7, #4]
}
 8011590:	bf00      	nop
 8011592:	bf00      	nop
 8011594:	e7fd      	b.n	8011592 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011596:	4b0f      	ldr	r3, [pc, #60]	@ (80115d4 <vPortValidateInterruptPriority+0x7c>)
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801159e:	4b0e      	ldr	r3, [pc, #56]	@ (80115d8 <vPortValidateInterruptPriority+0x80>)
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	429a      	cmp	r2, r3
 80115a4:	d90b      	bls.n	80115be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80115a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115aa:	f383 8811 	msr	BASEPRI, r3
 80115ae:	f3bf 8f6f 	isb	sy
 80115b2:	f3bf 8f4f 	dsb	sy
 80115b6:	603b      	str	r3, [r7, #0]
}
 80115b8:	bf00      	nop
 80115ba:	bf00      	nop
 80115bc:	e7fd      	b.n	80115ba <vPortValidateInterruptPriority+0x62>
	}
 80115be:	bf00      	nop
 80115c0:	3714      	adds	r7, #20
 80115c2:	46bd      	mov	sp, r7
 80115c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c8:	4770      	bx	lr
 80115ca:	bf00      	nop
 80115cc:	e000e3f0 	.word	0xe000e3f0
 80115d0:	240017d0 	.word	0x240017d0
 80115d4:	e000ed0c 	.word	0xe000ed0c
 80115d8:	240017d4 	.word	0x240017d4

080115dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80115dc:	b580      	push	{r7, lr}
 80115de:	b08a      	sub	sp, #40	@ 0x28
 80115e0:	af00      	add	r7, sp, #0
 80115e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80115e4:	2300      	movs	r3, #0
 80115e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80115e8:	f7fe fd78 	bl	80100dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80115ec:	4b5c      	ldr	r3, [pc, #368]	@ (8011760 <pvPortMalloc+0x184>)
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d101      	bne.n	80115f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80115f4:	f000 f924 	bl	8011840 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80115f8:	4b5a      	ldr	r3, [pc, #360]	@ (8011764 <pvPortMalloc+0x188>)
 80115fa:	681a      	ldr	r2, [r3, #0]
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	4013      	ands	r3, r2
 8011600:	2b00      	cmp	r3, #0
 8011602:	f040 8095 	bne.w	8011730 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d01e      	beq.n	801164a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801160c:	2208      	movs	r2, #8
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	4413      	add	r3, r2
 8011612:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	f003 0307 	and.w	r3, r3, #7
 801161a:	2b00      	cmp	r3, #0
 801161c:	d015      	beq.n	801164a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	f023 0307 	bic.w	r3, r3, #7
 8011624:	3308      	adds	r3, #8
 8011626:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	f003 0307 	and.w	r3, r3, #7
 801162e:	2b00      	cmp	r3, #0
 8011630:	d00b      	beq.n	801164a <pvPortMalloc+0x6e>
	__asm volatile
 8011632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011636:	f383 8811 	msr	BASEPRI, r3
 801163a:	f3bf 8f6f 	isb	sy
 801163e:	f3bf 8f4f 	dsb	sy
 8011642:	617b      	str	r3, [r7, #20]
}
 8011644:	bf00      	nop
 8011646:	bf00      	nop
 8011648:	e7fd      	b.n	8011646 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	2b00      	cmp	r3, #0
 801164e:	d06f      	beq.n	8011730 <pvPortMalloc+0x154>
 8011650:	4b45      	ldr	r3, [pc, #276]	@ (8011768 <pvPortMalloc+0x18c>)
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	687a      	ldr	r2, [r7, #4]
 8011656:	429a      	cmp	r2, r3
 8011658:	d86a      	bhi.n	8011730 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801165a:	4b44      	ldr	r3, [pc, #272]	@ (801176c <pvPortMalloc+0x190>)
 801165c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801165e:	4b43      	ldr	r3, [pc, #268]	@ (801176c <pvPortMalloc+0x190>)
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011664:	e004      	b.n	8011670 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011668:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801166a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011672:	685b      	ldr	r3, [r3, #4]
 8011674:	687a      	ldr	r2, [r7, #4]
 8011676:	429a      	cmp	r2, r3
 8011678:	d903      	bls.n	8011682 <pvPortMalloc+0xa6>
 801167a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d1f1      	bne.n	8011666 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011682:	4b37      	ldr	r3, [pc, #220]	@ (8011760 <pvPortMalloc+0x184>)
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011688:	429a      	cmp	r2, r3
 801168a:	d051      	beq.n	8011730 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801168c:	6a3b      	ldr	r3, [r7, #32]
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	2208      	movs	r2, #8
 8011692:	4413      	add	r3, r2
 8011694:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011698:	681a      	ldr	r2, [r3, #0]
 801169a:	6a3b      	ldr	r3, [r7, #32]
 801169c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801169e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116a0:	685a      	ldr	r2, [r3, #4]
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	1ad2      	subs	r2, r2, r3
 80116a6:	2308      	movs	r3, #8
 80116a8:	005b      	lsls	r3, r3, #1
 80116aa:	429a      	cmp	r2, r3
 80116ac:	d920      	bls.n	80116f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80116ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	4413      	add	r3, r2
 80116b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80116b6:	69bb      	ldr	r3, [r7, #24]
 80116b8:	f003 0307 	and.w	r3, r3, #7
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d00b      	beq.n	80116d8 <pvPortMalloc+0xfc>
	__asm volatile
 80116c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116c4:	f383 8811 	msr	BASEPRI, r3
 80116c8:	f3bf 8f6f 	isb	sy
 80116cc:	f3bf 8f4f 	dsb	sy
 80116d0:	613b      	str	r3, [r7, #16]
}
 80116d2:	bf00      	nop
 80116d4:	bf00      	nop
 80116d6:	e7fd      	b.n	80116d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80116d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116da:	685a      	ldr	r2, [r3, #4]
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	1ad2      	subs	r2, r2, r3
 80116e0:	69bb      	ldr	r3, [r7, #24]
 80116e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80116e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e6:	687a      	ldr	r2, [r7, #4]
 80116e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80116ea:	69b8      	ldr	r0, [r7, #24]
 80116ec:	f000 f90a 	bl	8011904 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80116f0:	4b1d      	ldr	r3, [pc, #116]	@ (8011768 <pvPortMalloc+0x18c>)
 80116f2:	681a      	ldr	r2, [r3, #0]
 80116f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f6:	685b      	ldr	r3, [r3, #4]
 80116f8:	1ad3      	subs	r3, r2, r3
 80116fa:	4a1b      	ldr	r2, [pc, #108]	@ (8011768 <pvPortMalloc+0x18c>)
 80116fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80116fe:	4b1a      	ldr	r3, [pc, #104]	@ (8011768 <pvPortMalloc+0x18c>)
 8011700:	681a      	ldr	r2, [r3, #0]
 8011702:	4b1b      	ldr	r3, [pc, #108]	@ (8011770 <pvPortMalloc+0x194>)
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	429a      	cmp	r2, r3
 8011708:	d203      	bcs.n	8011712 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801170a:	4b17      	ldr	r3, [pc, #92]	@ (8011768 <pvPortMalloc+0x18c>)
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	4a18      	ldr	r2, [pc, #96]	@ (8011770 <pvPortMalloc+0x194>)
 8011710:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011714:	685a      	ldr	r2, [r3, #4]
 8011716:	4b13      	ldr	r3, [pc, #76]	@ (8011764 <pvPortMalloc+0x188>)
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	431a      	orrs	r2, r3
 801171c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801171e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011722:	2200      	movs	r2, #0
 8011724:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011726:	4b13      	ldr	r3, [pc, #76]	@ (8011774 <pvPortMalloc+0x198>)
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	3301      	adds	r3, #1
 801172c:	4a11      	ldr	r2, [pc, #68]	@ (8011774 <pvPortMalloc+0x198>)
 801172e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011730:	f7fe fce2 	bl	80100f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011734:	69fb      	ldr	r3, [r7, #28]
 8011736:	f003 0307 	and.w	r3, r3, #7
 801173a:	2b00      	cmp	r3, #0
 801173c:	d00b      	beq.n	8011756 <pvPortMalloc+0x17a>
	__asm volatile
 801173e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011742:	f383 8811 	msr	BASEPRI, r3
 8011746:	f3bf 8f6f 	isb	sy
 801174a:	f3bf 8f4f 	dsb	sy
 801174e:	60fb      	str	r3, [r7, #12]
}
 8011750:	bf00      	nop
 8011752:	bf00      	nop
 8011754:	e7fd      	b.n	8011752 <pvPortMalloc+0x176>
	return pvReturn;
 8011756:	69fb      	ldr	r3, [r7, #28]
}
 8011758:	4618      	mov	r0, r3
 801175a:	3728      	adds	r7, #40	@ 0x28
 801175c:	46bd      	mov	sp, r7
 801175e:	bd80      	pop	{r7, pc}
 8011760:	240053e0 	.word	0x240053e0
 8011764:	240053f4 	.word	0x240053f4
 8011768:	240053e4 	.word	0x240053e4
 801176c:	240053d8 	.word	0x240053d8
 8011770:	240053e8 	.word	0x240053e8
 8011774:	240053ec 	.word	0x240053ec

08011778 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b086      	sub	sp, #24
 801177c:	af00      	add	r7, sp, #0
 801177e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	2b00      	cmp	r3, #0
 8011788:	d04f      	beq.n	801182a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801178a:	2308      	movs	r3, #8
 801178c:	425b      	negs	r3, r3
 801178e:	697a      	ldr	r2, [r7, #20]
 8011790:	4413      	add	r3, r2
 8011792:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011794:	697b      	ldr	r3, [r7, #20]
 8011796:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011798:	693b      	ldr	r3, [r7, #16]
 801179a:	685a      	ldr	r2, [r3, #4]
 801179c:	4b25      	ldr	r3, [pc, #148]	@ (8011834 <vPortFree+0xbc>)
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	4013      	ands	r3, r2
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d10b      	bne.n	80117be <vPortFree+0x46>
	__asm volatile
 80117a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117aa:	f383 8811 	msr	BASEPRI, r3
 80117ae:	f3bf 8f6f 	isb	sy
 80117b2:	f3bf 8f4f 	dsb	sy
 80117b6:	60fb      	str	r3, [r7, #12]
}
 80117b8:	bf00      	nop
 80117ba:	bf00      	nop
 80117bc:	e7fd      	b.n	80117ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80117be:	693b      	ldr	r3, [r7, #16]
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d00b      	beq.n	80117de <vPortFree+0x66>
	__asm volatile
 80117c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117ca:	f383 8811 	msr	BASEPRI, r3
 80117ce:	f3bf 8f6f 	isb	sy
 80117d2:	f3bf 8f4f 	dsb	sy
 80117d6:	60bb      	str	r3, [r7, #8]
}
 80117d8:	bf00      	nop
 80117da:	bf00      	nop
 80117dc:	e7fd      	b.n	80117da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80117de:	693b      	ldr	r3, [r7, #16]
 80117e0:	685a      	ldr	r2, [r3, #4]
 80117e2:	4b14      	ldr	r3, [pc, #80]	@ (8011834 <vPortFree+0xbc>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	4013      	ands	r3, r2
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d01e      	beq.n	801182a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80117ec:	693b      	ldr	r3, [r7, #16]
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d11a      	bne.n	801182a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80117f4:	693b      	ldr	r3, [r7, #16]
 80117f6:	685a      	ldr	r2, [r3, #4]
 80117f8:	4b0e      	ldr	r3, [pc, #56]	@ (8011834 <vPortFree+0xbc>)
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	43db      	mvns	r3, r3
 80117fe:	401a      	ands	r2, r3
 8011800:	693b      	ldr	r3, [r7, #16]
 8011802:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011804:	f7fe fc6a 	bl	80100dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011808:	693b      	ldr	r3, [r7, #16]
 801180a:	685a      	ldr	r2, [r3, #4]
 801180c:	4b0a      	ldr	r3, [pc, #40]	@ (8011838 <vPortFree+0xc0>)
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	4413      	add	r3, r2
 8011812:	4a09      	ldr	r2, [pc, #36]	@ (8011838 <vPortFree+0xc0>)
 8011814:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011816:	6938      	ldr	r0, [r7, #16]
 8011818:	f000 f874 	bl	8011904 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801181c:	4b07      	ldr	r3, [pc, #28]	@ (801183c <vPortFree+0xc4>)
 801181e:	681b      	ldr	r3, [r3, #0]
 8011820:	3301      	adds	r3, #1
 8011822:	4a06      	ldr	r2, [pc, #24]	@ (801183c <vPortFree+0xc4>)
 8011824:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011826:	f7fe fc67 	bl	80100f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801182a:	bf00      	nop
 801182c:	3718      	adds	r7, #24
 801182e:	46bd      	mov	sp, r7
 8011830:	bd80      	pop	{r7, pc}
 8011832:	bf00      	nop
 8011834:	240053f4 	.word	0x240053f4
 8011838:	240053e4 	.word	0x240053e4
 801183c:	240053f0 	.word	0x240053f0

08011840 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011840:	b480      	push	{r7}
 8011842:	b085      	sub	sp, #20
 8011844:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011846:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801184a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801184c:	4b27      	ldr	r3, [pc, #156]	@ (80118ec <prvHeapInit+0xac>)
 801184e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	f003 0307 	and.w	r3, r3, #7
 8011856:	2b00      	cmp	r3, #0
 8011858:	d00c      	beq.n	8011874 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	3307      	adds	r3, #7
 801185e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011860:	68fb      	ldr	r3, [r7, #12]
 8011862:	f023 0307 	bic.w	r3, r3, #7
 8011866:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011868:	68ba      	ldr	r2, [r7, #8]
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	1ad3      	subs	r3, r2, r3
 801186e:	4a1f      	ldr	r2, [pc, #124]	@ (80118ec <prvHeapInit+0xac>)
 8011870:	4413      	add	r3, r2
 8011872:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011878:	4a1d      	ldr	r2, [pc, #116]	@ (80118f0 <prvHeapInit+0xb0>)
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801187e:	4b1c      	ldr	r3, [pc, #112]	@ (80118f0 <prvHeapInit+0xb0>)
 8011880:	2200      	movs	r2, #0
 8011882:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	68ba      	ldr	r2, [r7, #8]
 8011888:	4413      	add	r3, r2
 801188a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801188c:	2208      	movs	r2, #8
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	1a9b      	subs	r3, r3, r2
 8011892:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	f023 0307 	bic.w	r3, r3, #7
 801189a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	4a15      	ldr	r2, [pc, #84]	@ (80118f4 <prvHeapInit+0xb4>)
 80118a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80118a2:	4b14      	ldr	r3, [pc, #80]	@ (80118f4 <prvHeapInit+0xb4>)
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	2200      	movs	r2, #0
 80118a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80118aa:	4b12      	ldr	r3, [pc, #72]	@ (80118f4 <prvHeapInit+0xb4>)
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	2200      	movs	r2, #0
 80118b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80118b6:	683b      	ldr	r3, [r7, #0]
 80118b8:	68fa      	ldr	r2, [r7, #12]
 80118ba:	1ad2      	subs	r2, r2, r3
 80118bc:	683b      	ldr	r3, [r7, #0]
 80118be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80118c0:	4b0c      	ldr	r3, [pc, #48]	@ (80118f4 <prvHeapInit+0xb4>)
 80118c2:	681a      	ldr	r2, [r3, #0]
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80118c8:	683b      	ldr	r3, [r7, #0]
 80118ca:	685b      	ldr	r3, [r3, #4]
 80118cc:	4a0a      	ldr	r2, [pc, #40]	@ (80118f8 <prvHeapInit+0xb8>)
 80118ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80118d0:	683b      	ldr	r3, [r7, #0]
 80118d2:	685b      	ldr	r3, [r3, #4]
 80118d4:	4a09      	ldr	r2, [pc, #36]	@ (80118fc <prvHeapInit+0xbc>)
 80118d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80118d8:	4b09      	ldr	r3, [pc, #36]	@ (8011900 <prvHeapInit+0xc0>)
 80118da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80118de:	601a      	str	r2, [r3, #0]
}
 80118e0:	bf00      	nop
 80118e2:	3714      	adds	r7, #20
 80118e4:	46bd      	mov	sp, r7
 80118e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ea:	4770      	bx	lr
 80118ec:	240017d8 	.word	0x240017d8
 80118f0:	240053d8 	.word	0x240053d8
 80118f4:	240053e0 	.word	0x240053e0
 80118f8:	240053e8 	.word	0x240053e8
 80118fc:	240053e4 	.word	0x240053e4
 8011900:	240053f4 	.word	0x240053f4

08011904 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011904:	b480      	push	{r7}
 8011906:	b085      	sub	sp, #20
 8011908:	af00      	add	r7, sp, #0
 801190a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801190c:	4b28      	ldr	r3, [pc, #160]	@ (80119b0 <prvInsertBlockIntoFreeList+0xac>)
 801190e:	60fb      	str	r3, [r7, #12]
 8011910:	e002      	b.n	8011918 <prvInsertBlockIntoFreeList+0x14>
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	60fb      	str	r3, [r7, #12]
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	687a      	ldr	r2, [r7, #4]
 801191e:	429a      	cmp	r2, r3
 8011920:	d8f7      	bhi.n	8011912 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	685b      	ldr	r3, [r3, #4]
 801192a:	68ba      	ldr	r2, [r7, #8]
 801192c:	4413      	add	r3, r2
 801192e:	687a      	ldr	r2, [r7, #4]
 8011930:	429a      	cmp	r2, r3
 8011932:	d108      	bne.n	8011946 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	685a      	ldr	r2, [r3, #4]
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	685b      	ldr	r3, [r3, #4]
 801193c:	441a      	add	r2, r3
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	685b      	ldr	r3, [r3, #4]
 801194e:	68ba      	ldr	r2, [r7, #8]
 8011950:	441a      	add	r2, r3
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	429a      	cmp	r2, r3
 8011958:	d118      	bne.n	801198c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	681a      	ldr	r2, [r3, #0]
 801195e:	4b15      	ldr	r3, [pc, #84]	@ (80119b4 <prvInsertBlockIntoFreeList+0xb0>)
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	429a      	cmp	r2, r3
 8011964:	d00d      	beq.n	8011982 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	685a      	ldr	r2, [r3, #4]
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	685b      	ldr	r3, [r3, #4]
 8011970:	441a      	add	r2, r3
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	681a      	ldr	r2, [r3, #0]
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	601a      	str	r2, [r3, #0]
 8011980:	e008      	b.n	8011994 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011982:	4b0c      	ldr	r3, [pc, #48]	@ (80119b4 <prvInsertBlockIntoFreeList+0xb0>)
 8011984:	681a      	ldr	r2, [r3, #0]
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	601a      	str	r2, [r3, #0]
 801198a:	e003      	b.n	8011994 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	681a      	ldr	r2, [r3, #0]
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011994:	68fa      	ldr	r2, [r7, #12]
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	429a      	cmp	r2, r3
 801199a:	d002      	beq.n	80119a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	687a      	ldr	r2, [r7, #4]
 80119a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80119a2:	bf00      	nop
 80119a4:	3714      	adds	r7, #20
 80119a6:	46bd      	mov	sp, r7
 80119a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ac:	4770      	bx	lr
 80119ae:	bf00      	nop
 80119b0:	240053d8 	.word	0x240053d8
 80119b4:	240053e0 	.word	0x240053e0

080119b8 <memset>:
 80119b8:	4402      	add	r2, r0
 80119ba:	4603      	mov	r3, r0
 80119bc:	4293      	cmp	r3, r2
 80119be:	d100      	bne.n	80119c2 <memset+0xa>
 80119c0:	4770      	bx	lr
 80119c2:	f803 1b01 	strb.w	r1, [r3], #1
 80119c6:	e7f9      	b.n	80119bc <memset+0x4>

080119c8 <_reclaim_reent>:
 80119c8:	4b2d      	ldr	r3, [pc, #180]	@ (8011a80 <_reclaim_reent+0xb8>)
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	4283      	cmp	r3, r0
 80119ce:	b570      	push	{r4, r5, r6, lr}
 80119d0:	4604      	mov	r4, r0
 80119d2:	d053      	beq.n	8011a7c <_reclaim_reent+0xb4>
 80119d4:	69c3      	ldr	r3, [r0, #28]
 80119d6:	b31b      	cbz	r3, 8011a20 <_reclaim_reent+0x58>
 80119d8:	68db      	ldr	r3, [r3, #12]
 80119da:	b163      	cbz	r3, 80119f6 <_reclaim_reent+0x2e>
 80119dc:	2500      	movs	r5, #0
 80119de:	69e3      	ldr	r3, [r4, #28]
 80119e0:	68db      	ldr	r3, [r3, #12]
 80119e2:	5959      	ldr	r1, [r3, r5]
 80119e4:	b9b1      	cbnz	r1, 8011a14 <_reclaim_reent+0x4c>
 80119e6:	3504      	adds	r5, #4
 80119e8:	2d80      	cmp	r5, #128	@ 0x80
 80119ea:	d1f8      	bne.n	80119de <_reclaim_reent+0x16>
 80119ec:	69e3      	ldr	r3, [r4, #28]
 80119ee:	4620      	mov	r0, r4
 80119f0:	68d9      	ldr	r1, [r3, #12]
 80119f2:	f000 f87b 	bl	8011aec <_free_r>
 80119f6:	69e3      	ldr	r3, [r4, #28]
 80119f8:	6819      	ldr	r1, [r3, #0]
 80119fa:	b111      	cbz	r1, 8011a02 <_reclaim_reent+0x3a>
 80119fc:	4620      	mov	r0, r4
 80119fe:	f000 f875 	bl	8011aec <_free_r>
 8011a02:	69e3      	ldr	r3, [r4, #28]
 8011a04:	689d      	ldr	r5, [r3, #8]
 8011a06:	b15d      	cbz	r5, 8011a20 <_reclaim_reent+0x58>
 8011a08:	4629      	mov	r1, r5
 8011a0a:	4620      	mov	r0, r4
 8011a0c:	682d      	ldr	r5, [r5, #0]
 8011a0e:	f000 f86d 	bl	8011aec <_free_r>
 8011a12:	e7f8      	b.n	8011a06 <_reclaim_reent+0x3e>
 8011a14:	680e      	ldr	r6, [r1, #0]
 8011a16:	4620      	mov	r0, r4
 8011a18:	f000 f868 	bl	8011aec <_free_r>
 8011a1c:	4631      	mov	r1, r6
 8011a1e:	e7e1      	b.n	80119e4 <_reclaim_reent+0x1c>
 8011a20:	6961      	ldr	r1, [r4, #20]
 8011a22:	b111      	cbz	r1, 8011a2a <_reclaim_reent+0x62>
 8011a24:	4620      	mov	r0, r4
 8011a26:	f000 f861 	bl	8011aec <_free_r>
 8011a2a:	69e1      	ldr	r1, [r4, #28]
 8011a2c:	b111      	cbz	r1, 8011a34 <_reclaim_reent+0x6c>
 8011a2e:	4620      	mov	r0, r4
 8011a30:	f000 f85c 	bl	8011aec <_free_r>
 8011a34:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8011a36:	b111      	cbz	r1, 8011a3e <_reclaim_reent+0x76>
 8011a38:	4620      	mov	r0, r4
 8011a3a:	f000 f857 	bl	8011aec <_free_r>
 8011a3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011a40:	b111      	cbz	r1, 8011a48 <_reclaim_reent+0x80>
 8011a42:	4620      	mov	r0, r4
 8011a44:	f000 f852 	bl	8011aec <_free_r>
 8011a48:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8011a4a:	b111      	cbz	r1, 8011a52 <_reclaim_reent+0x8a>
 8011a4c:	4620      	mov	r0, r4
 8011a4e:	f000 f84d 	bl	8011aec <_free_r>
 8011a52:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8011a54:	b111      	cbz	r1, 8011a5c <_reclaim_reent+0x94>
 8011a56:	4620      	mov	r0, r4
 8011a58:	f000 f848 	bl	8011aec <_free_r>
 8011a5c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8011a5e:	b111      	cbz	r1, 8011a66 <_reclaim_reent+0x9e>
 8011a60:	4620      	mov	r0, r4
 8011a62:	f000 f843 	bl	8011aec <_free_r>
 8011a66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8011a68:	b111      	cbz	r1, 8011a70 <_reclaim_reent+0xa8>
 8011a6a:	4620      	mov	r0, r4
 8011a6c:	f000 f83e 	bl	8011aec <_free_r>
 8011a70:	6a23      	ldr	r3, [r4, #32]
 8011a72:	b11b      	cbz	r3, 8011a7c <_reclaim_reent+0xb4>
 8011a74:	4620      	mov	r0, r4
 8011a76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011a7a:	4718      	bx	r3
 8011a7c:	bd70      	pop	{r4, r5, r6, pc}
 8011a7e:	bf00      	nop
 8011a80:	24000014 	.word	0x24000014

08011a84 <__libc_init_array>:
 8011a84:	b570      	push	{r4, r5, r6, lr}
 8011a86:	4d0d      	ldr	r5, [pc, #52]	@ (8011abc <__libc_init_array+0x38>)
 8011a88:	4c0d      	ldr	r4, [pc, #52]	@ (8011ac0 <__libc_init_array+0x3c>)
 8011a8a:	1b64      	subs	r4, r4, r5
 8011a8c:	10a4      	asrs	r4, r4, #2
 8011a8e:	2600      	movs	r6, #0
 8011a90:	42a6      	cmp	r6, r4
 8011a92:	d109      	bne.n	8011aa8 <__libc_init_array+0x24>
 8011a94:	4d0b      	ldr	r5, [pc, #44]	@ (8011ac4 <__libc_init_array+0x40>)
 8011a96:	4c0c      	ldr	r4, [pc, #48]	@ (8011ac8 <__libc_init_array+0x44>)
 8011a98:	f000 f87e 	bl	8011b98 <_init>
 8011a9c:	1b64      	subs	r4, r4, r5
 8011a9e:	10a4      	asrs	r4, r4, #2
 8011aa0:	2600      	movs	r6, #0
 8011aa2:	42a6      	cmp	r6, r4
 8011aa4:	d105      	bne.n	8011ab2 <__libc_init_array+0x2e>
 8011aa6:	bd70      	pop	{r4, r5, r6, pc}
 8011aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8011aac:	4798      	blx	r3
 8011aae:	3601      	adds	r6, #1
 8011ab0:	e7ee      	b.n	8011a90 <__libc_init_array+0xc>
 8011ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ab6:	4798      	blx	r3
 8011ab8:	3601      	adds	r6, #1
 8011aba:	e7f2      	b.n	8011aa2 <__libc_init_array+0x1e>
 8011abc:	08011dd4 	.word	0x08011dd4
 8011ac0:	08011dd4 	.word	0x08011dd4
 8011ac4:	08011dd4 	.word	0x08011dd4
 8011ac8:	08011dd8 	.word	0x08011dd8

08011acc <__retarget_lock_acquire_recursive>:
 8011acc:	4770      	bx	lr

08011ace <__retarget_lock_release_recursive>:
 8011ace:	4770      	bx	lr

08011ad0 <memcpy>:
 8011ad0:	440a      	add	r2, r1
 8011ad2:	4291      	cmp	r1, r2
 8011ad4:	f100 33ff 	add.w	r3, r0, #4294967295
 8011ad8:	d100      	bne.n	8011adc <memcpy+0xc>
 8011ada:	4770      	bx	lr
 8011adc:	b510      	push	{r4, lr}
 8011ade:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ae2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011ae6:	4291      	cmp	r1, r2
 8011ae8:	d1f9      	bne.n	8011ade <memcpy+0xe>
 8011aea:	bd10      	pop	{r4, pc}

08011aec <_free_r>:
 8011aec:	b538      	push	{r3, r4, r5, lr}
 8011aee:	4605      	mov	r5, r0
 8011af0:	2900      	cmp	r1, #0
 8011af2:	d041      	beq.n	8011b78 <_free_r+0x8c>
 8011af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011af8:	1f0c      	subs	r4, r1, #4
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	bfb8      	it	lt
 8011afe:	18e4      	addlt	r4, r4, r3
 8011b00:	f000 f83e 	bl	8011b80 <__malloc_lock>
 8011b04:	4a1d      	ldr	r2, [pc, #116]	@ (8011b7c <_free_r+0x90>)
 8011b06:	6813      	ldr	r3, [r2, #0]
 8011b08:	b933      	cbnz	r3, 8011b18 <_free_r+0x2c>
 8011b0a:	6063      	str	r3, [r4, #4]
 8011b0c:	6014      	str	r4, [r2, #0]
 8011b0e:	4628      	mov	r0, r5
 8011b10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b14:	f000 b83a 	b.w	8011b8c <__malloc_unlock>
 8011b18:	42a3      	cmp	r3, r4
 8011b1a:	d908      	bls.n	8011b2e <_free_r+0x42>
 8011b1c:	6820      	ldr	r0, [r4, #0]
 8011b1e:	1821      	adds	r1, r4, r0
 8011b20:	428b      	cmp	r3, r1
 8011b22:	bf01      	itttt	eq
 8011b24:	6819      	ldreq	r1, [r3, #0]
 8011b26:	685b      	ldreq	r3, [r3, #4]
 8011b28:	1809      	addeq	r1, r1, r0
 8011b2a:	6021      	streq	r1, [r4, #0]
 8011b2c:	e7ed      	b.n	8011b0a <_free_r+0x1e>
 8011b2e:	461a      	mov	r2, r3
 8011b30:	685b      	ldr	r3, [r3, #4]
 8011b32:	b10b      	cbz	r3, 8011b38 <_free_r+0x4c>
 8011b34:	42a3      	cmp	r3, r4
 8011b36:	d9fa      	bls.n	8011b2e <_free_r+0x42>
 8011b38:	6811      	ldr	r1, [r2, #0]
 8011b3a:	1850      	adds	r0, r2, r1
 8011b3c:	42a0      	cmp	r0, r4
 8011b3e:	d10b      	bne.n	8011b58 <_free_r+0x6c>
 8011b40:	6820      	ldr	r0, [r4, #0]
 8011b42:	4401      	add	r1, r0
 8011b44:	1850      	adds	r0, r2, r1
 8011b46:	4283      	cmp	r3, r0
 8011b48:	6011      	str	r1, [r2, #0]
 8011b4a:	d1e0      	bne.n	8011b0e <_free_r+0x22>
 8011b4c:	6818      	ldr	r0, [r3, #0]
 8011b4e:	685b      	ldr	r3, [r3, #4]
 8011b50:	6053      	str	r3, [r2, #4]
 8011b52:	4408      	add	r0, r1
 8011b54:	6010      	str	r0, [r2, #0]
 8011b56:	e7da      	b.n	8011b0e <_free_r+0x22>
 8011b58:	d902      	bls.n	8011b60 <_free_r+0x74>
 8011b5a:	230c      	movs	r3, #12
 8011b5c:	602b      	str	r3, [r5, #0]
 8011b5e:	e7d6      	b.n	8011b0e <_free_r+0x22>
 8011b60:	6820      	ldr	r0, [r4, #0]
 8011b62:	1821      	adds	r1, r4, r0
 8011b64:	428b      	cmp	r3, r1
 8011b66:	bf04      	itt	eq
 8011b68:	6819      	ldreq	r1, [r3, #0]
 8011b6a:	685b      	ldreq	r3, [r3, #4]
 8011b6c:	6063      	str	r3, [r4, #4]
 8011b6e:	bf04      	itt	eq
 8011b70:	1809      	addeq	r1, r1, r0
 8011b72:	6021      	streq	r1, [r4, #0]
 8011b74:	6054      	str	r4, [r2, #4]
 8011b76:	e7ca      	b.n	8011b0e <_free_r+0x22>
 8011b78:	bd38      	pop	{r3, r4, r5, pc}
 8011b7a:	bf00      	nop
 8011b7c:	24005534 	.word	0x24005534

08011b80 <__malloc_lock>:
 8011b80:	4801      	ldr	r0, [pc, #4]	@ (8011b88 <__malloc_lock+0x8>)
 8011b82:	f7ff bfa3 	b.w	8011acc <__retarget_lock_acquire_recursive>
 8011b86:	bf00      	nop
 8011b88:	24005530 	.word	0x24005530

08011b8c <__malloc_unlock>:
 8011b8c:	4801      	ldr	r0, [pc, #4]	@ (8011b94 <__malloc_unlock+0x8>)
 8011b8e:	f7ff bf9e 	b.w	8011ace <__retarget_lock_release_recursive>
 8011b92:	bf00      	nop
 8011b94:	24005530 	.word	0x24005530

08011b98 <_init>:
 8011b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b9a:	bf00      	nop
 8011b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b9e:	bc08      	pop	{r3}
 8011ba0:	469e      	mov	lr, r3
 8011ba2:	4770      	bx	lr

08011ba4 <_fini>:
 8011ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ba6:	bf00      	nop
 8011ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011baa:	bc08      	pop	{r3}
 8011bac:	469e      	mov	lr, r3
 8011bae:	4770      	bx	lr
