
ARM_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dd8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08001f6c  08001f6c  00002f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002064  08002064  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002064  08002064  00003064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800206c  0800206c  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800206c  0800206c  0000306c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002070  08002070  00003070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002074  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000010  08002084  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08002084  00004038  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000468c  00000000  00000000  00004040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012b9  00000000  00000000  000086cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004f0  00000000  00000000  00009988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000395  00000000  00000000  00009e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000144c3  00000000  00000000  0000a20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005b06  00000000  00000000  0001e6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ee4e  00000000  00000000  000241d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a3024  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001204  00000000  00000000  000a3068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000a426c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001f54 	.word	0x08001f54

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	08001f54 	.word	0x08001f54

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <timer_arr>:
	        samples = (samples << 1) | READ_PIN(GPIOx, PinNumber);
	    }
	    return (samples == 0xFFFF);   // stable high for 16 readsads
}
void timer_arr(uint32_t delay)
  {
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
   while(delay>0)
 8000508:	e032      	b.n	8000570 <timer_arr+0x70>
   {
	 uint32_t temp=0;
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
	  if(delay>65535)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000514:	d303      	bcc.n	800051e <timer_arr+0x1e>
	  {
		  temp=65535;
 8000516:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	e001      	b.n	8000522 <timer_arr+0x22>

	  }
	  else
	  {
		  temp=delay;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	60fb      	str	r3, [r7, #12]

	  }
	  TIM3->PSC=16000-1;
 8000522:	4b18      	ldr	r3, [pc, #96]	@ (8000584 <timer_arr+0x84>)
 8000524:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000528:	629a      	str	r2, [r3, #40]	@ 0x28
	  TIM3->ARR=temp-1;
 800052a:	4a16      	ldr	r2, [pc, #88]	@ (8000584 <timer_arr+0x84>)
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	3b01      	subs	r3, #1
 8000530:	62d3      	str	r3, [r2, #44]	@ 0x2c
	  TIM3->CNT=0;
 8000532:	4b14      	ldr	r3, [pc, #80]	@ (8000584 <timer_arr+0x84>)
 8000534:	2200      	movs	r2, #0
 8000536:	625a      	str	r2, [r3, #36]	@ 0x24
	  TIM3->EGR=TIM_EGR_UG;
 8000538:	4b12      	ldr	r3, [pc, #72]	@ (8000584 <timer_arr+0x84>)
 800053a:	2201      	movs	r2, #1
 800053c:	615a      	str	r2, [r3, #20]
	  TIM3->SR=0x0000;
 800053e:	4b11      	ldr	r3, [pc, #68]	@ (8000584 <timer_arr+0x84>)
 8000540:	2200      	movs	r2, #0
 8000542:	611a      	str	r2, [r3, #16]
	  TIM3->CR1=TIM_CR1_CEN;
 8000544:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <timer_arr+0x84>)
 8000546:	2201      	movs	r2, #1
 8000548:	601a      	str	r2, [r3, #0]
	  while(!(TIM3->SR&(0X0001)));
 800054a:	bf00      	nop
 800054c:	4b0d      	ldr	r3, [pc, #52]	@ (8000584 <timer_arr+0x84>)
 800054e:	691b      	ldr	r3, [r3, #16]
 8000550:	f003 0301 	and.w	r3, r3, #1
 8000554:	2b00      	cmp	r3, #0
 8000556:	d0f9      	beq.n	800054c <timer_arr+0x4c>
	  TIM3->SR|=0x0000;
 8000558:	4b0a      	ldr	r3, [pc, #40]	@ (8000584 <timer_arr+0x84>)
 800055a:	4a0a      	ldr	r2, [pc, #40]	@ (8000584 <timer_arr+0x84>)
 800055c:	691b      	ldr	r3, [r3, #16]
 800055e:	6113      	str	r3, [r2, #16]
	  TIM3->CR1|=0x0000;
 8000560:	4b08      	ldr	r3, [pc, #32]	@ (8000584 <timer_arr+0x84>)
 8000562:	4a08      	ldr	r2, [pc, #32]	@ (8000584 <timer_arr+0x84>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	6013      	str	r3, [r2, #0]
      delay=delay-temp;
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	607b      	str	r3, [r7, #4]
   while(delay>0)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d1c9      	bne.n	800050a <timer_arr+0xa>

   }
  }
 8000576:	bf00      	nop
 8000578:	bf00      	nop
 800057a:	3714      	adds	r7, #20
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr
 8000584:	40000400 	.word	0x40000400

08000588 <timer>:
/**
 * @brief The timer() is used to call the time delay function
 * @param a the time delay in milli-seconds to be created
 */
void timer(uint32_t a){
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
	  RCC->APB1ENR|=0X00000002;
 8000590:	4b08      	ldr	r3, [pc, #32]	@ (80005b4 <timer+0x2c>)
 8000592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000594:	4a07      	ldr	r2, [pc, #28]	@ (80005b4 <timer+0x2c>)
 8000596:	f043 0302 	orr.w	r3, r3, #2
 800059a:	6413      	str	r3, [r2, #64]	@ 0x40
	  TIM3->CR1|=0x0000;
 800059c:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <timer+0x30>)
 800059e:	4a06      	ldr	r2, [pc, #24]	@ (80005b8 <timer+0x30>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	6013      	str	r3, [r2, #0]
	  timer_arr(a);
 80005a4:	6878      	ldr	r0, [r7, #4]
 80005a6:	f7ff ffab 	bl	8000500 <timer_arr>

}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40023800 	.word	0x40023800
 80005b8:	40000400 	.word	0x40000400

080005bc <read_btn_pa4>:

uint8_t drip_time = 10;      // 10 or 15
uint8_t fan_mode = 0;        // 0 = auto, 1 = manual

// ------------------ BUTTON READ -------------------
uint8_t read_btn_pa4() { return (GPIOA->IDR & (1<<4)) != 0; }
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
 80005c0:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <read_btn_pa4+0x20>)
 80005c2:	691b      	ldr	r3, [r3, #16]
 80005c4:	f003 0310 	and.w	r3, r3, #16
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	bf14      	ite	ne
 80005cc:	2301      	movne	r3, #1
 80005ce:	2300      	moveq	r3, #0
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	4618      	mov	r0, r3
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	40020000 	.word	0x40020000

080005e0 <read_btn_pa5>:
uint8_t read_btn_pa5() { return (GPIOA->IDR & (1<<6)) != 0; }
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <read_btn_pa5+0x20>)
 80005e6:	691b      	ldr	r3, [r3, #16]
 80005e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	bf14      	ite	ne
 80005f0:	2301      	movne	r3, #1
 80005f2:	2300      	moveq	r3, #0
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr
 8000600:	40020000 	.word	0x40020000

08000604 <delay_ms>:
        return 1;
    }
    last_btn_pa5 = state;
    return 0;
}
void delay_ms(uint32_t ms) {
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t i = 0; i < ms * 4000; i++);
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	e002      	b.n	8000618 <delay_ms+0x14>
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	3301      	adds	r3, #1
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800061e:	fb03 f202 	mul.w	r2, r3, r2
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	429a      	cmp	r2, r3
 8000626:	d8f4      	bhi.n	8000612 <delay_ms+0xe>
}
 8000628:	bf00      	nop
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
	...

08000638 <i2c_write>:

// ------------------- I2C WRITE --------------------
void i2c_write(uint8_t data) {
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	71fb      	strb	r3, [r7, #7]
    while ((I2C1->SR2 & I2C_SR2_BUSY));
 8000642:	bf00      	nop
 8000644:	4b1d      	ldr	r3, [pc, #116]	@ (80006bc <i2c_write+0x84>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	f003 0302 	and.w	r3, r3, #2
 800064c:	2b00      	cmp	r3, #0
 800064e:	d1f9      	bne.n	8000644 <i2c_write+0xc>

    I2C1->CR1 |= I2C_CR1_START;                // START
 8000650:	4b1a      	ldr	r3, [pc, #104]	@ (80006bc <i2c_write+0x84>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a19      	ldr	r2, [pc, #100]	@ (80006bc <i2c_write+0x84>)
 8000656:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800065a:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & I2C_SR1_SB));
 800065c:	bf00      	nop
 800065e:	4b17      	ldr	r3, [pc, #92]	@ (80006bc <i2c_write+0x84>)
 8000660:	695b      	ldr	r3, [r3, #20]
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	2b00      	cmp	r3, #0
 8000668:	d0f9      	beq.n	800065e <i2c_write+0x26>

    I2C1->DR = I2C_ADDR;                       // Slave address + Write
 800066a:	4b14      	ldr	r3, [pc, #80]	@ (80006bc <i2c_write+0x84>)
 800066c:	224e      	movs	r2, #78	@ 0x4e
 800066e:	611a      	str	r2, [r3, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000670:	bf00      	nop
 8000672:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <i2c_write+0x84>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	f003 0302 	and.w	r3, r3, #2
 800067a:	2b00      	cmp	r3, #0
 800067c:	d0f9      	beq.n	8000672 <i2c_write+0x3a>
    (void)I2C1->SR2;                           // Clear ADDR
 800067e:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <i2c_write+0x84>)
 8000680:	699b      	ldr	r3, [r3, #24]

    while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000682:	bf00      	nop
 8000684:	4b0d      	ldr	r3, [pc, #52]	@ (80006bc <i2c_write+0x84>)
 8000686:	695b      	ldr	r3, [r3, #20]
 8000688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800068c:	2b00      	cmp	r3, #0
 800068e:	d0f9      	beq.n	8000684 <i2c_write+0x4c>
    I2C1->DR = data;                           // Write data
 8000690:	4a0a      	ldr	r2, [pc, #40]	@ (80006bc <i2c_write+0x84>)
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	6113      	str	r3, [r2, #16]

    while (!(I2C1->SR1 & I2C_SR1_BTF));
 8000696:	bf00      	nop
 8000698:	4b08      	ldr	r3, [pc, #32]	@ (80006bc <i2c_write+0x84>)
 800069a:	695b      	ldr	r3, [r3, #20]
 800069c:	f003 0304 	and.w	r3, r3, #4
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d0f9      	beq.n	8000698 <i2c_write+0x60>

    I2C1->CR1 |= I2C_CR1_STOP;                 // STOP
 80006a4:	4b05      	ldr	r3, [pc, #20]	@ (80006bc <i2c_write+0x84>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a04      	ldr	r2, [pc, #16]	@ (80006bc <i2c_write+0x84>)
 80006aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006ae:	6013      	str	r3, [r2, #0]
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr
 80006bc:	40005400 	.word	0x40005400

080006c0 <lcd_pulse>:

// ------------------- LCD LOW-LEVEL --------------------
void lcd_pulse(uint8_t data) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	71fb      	strb	r3, [r7, #7]
    i2c_write(data | LCD_EN | LCD_BACKLIGHT);
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	f043 030c 	orr.w	r3, r3, #12
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff ffb0 	bl	8000638 <i2c_write>
    delay_ms(1);
 80006d8:	2001      	movs	r0, #1
 80006da:	f7ff ff93 	bl	8000604 <delay_ms>
    i2c_write((data & ~LCD_EN) | LCD_BACKLIGHT);
 80006de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e2:	f023 030c 	bic.w	r3, r3, #12
 80006e6:	b25b      	sxtb	r3, r3
 80006e8:	f043 0308 	orr.w	r3, r3, #8
 80006ec:	b25b      	sxtb	r3, r3
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff ffa1 	bl	8000638 <i2c_write>
    delay_ms(1);
 80006f6:	2001      	movs	r0, #1
 80006f8:	f7ff ff84 	bl	8000604 <delay_ms>
}
 80006fc:	bf00      	nop
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <lcd_send_nibble>:

void lcd_send_nibble(uint8_t nib, uint8_t mode) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	460a      	mov	r2, r1
 800070e:	71fb      	strb	r3, [r7, #7]
 8000710:	4613      	mov	r3, r2
 8000712:	71bb      	strb	r3, [r7, #6]
    uint8_t data = (nib << 4) | mode | LCD_BACKLIGHT;
 8000714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000718:	011b      	lsls	r3, r3, #4
 800071a:	b25a      	sxtb	r2, r3
 800071c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000720:	4313      	orrs	r3, r2
 8000722:	b25b      	sxtb	r3, r3
 8000724:	f043 0308 	orr.w	r3, r3, #8
 8000728:	b25b      	sxtb	r3, r3
 800072a:	73fb      	strb	r3, [r7, #15]
    lcd_pulse(data);
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff ffc6 	bl	80006c0 <lcd_pulse>
}
 8000734:	bf00      	nop
 8000736:	3710      	adds	r7, #16
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <lcd_send_byte>:

void lcd_send_byte(uint8_t byte, uint8_t mode) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	460a      	mov	r2, r1
 8000746:	71fb      	strb	r3, [r7, #7]
 8000748:	4613      	mov	r3, r2
 800074a:	71bb      	strb	r3, [r7, #6]
    lcd_send_nibble(byte >> 4, mode);   // High nibble
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	091b      	lsrs	r3, r3, #4
 8000750:	b2db      	uxtb	r3, r3
 8000752:	79ba      	ldrb	r2, [r7, #6]
 8000754:	4611      	mov	r1, r2
 8000756:	4618      	mov	r0, r3
 8000758:	f7ff ffd4 	bl	8000704 <lcd_send_nibble>
    lcd_send_nibble(byte & 0x0F, mode); // Low nibble
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	f003 030f 	and.w	r3, r3, #15
 8000762:	b2db      	uxtb	r3, r3
 8000764:	79ba      	ldrb	r2, [r7, #6]
 8000766:	4611      	mov	r1, r2
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff ffcb 	bl	8000704 <lcd_send_nibble>
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <lcd_cmd>:

// ------------------- LCD COMMANDS --------------------
void lcd_cmd(uint8_t cmd) {
 8000776:	b580      	push	{r7, lr}
 8000778:	b082      	sub	sp, #8
 800077a:	af00      	add	r7, sp, #0
 800077c:	4603      	mov	r3, r0
 800077e:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(cmd, 0); // RS=0
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	2100      	movs	r1, #0
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ffd9 	bl	800073c <lcd_send_byte>
    delay_ms(2);
 800078a:	2002      	movs	r0, #2
 800078c:	f7ff ff3a 	bl	8000604 <delay_ms>
}
 8000790:	bf00      	nop
 8000792:	3708      	adds	r7, #8
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <lcd_data>:

void lcd_data(uint8_t data) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(data, LCD_RS);
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2101      	movs	r1, #1
 80007a6:	4618      	mov	r0, r3
 80007a8:	f7ff ffc8 	bl	800073c <lcd_send_byte>
    delay_ms(2);
 80007ac:	2002      	movs	r0, #2
 80007ae:	f7ff ff29 	bl	8000604 <delay_ms>
}
 80007b2:	bf00      	nop
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <lcd_init>:

void lcd_init(void) {
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
    delay_ms(50);
 80007be:	2032      	movs	r0, #50	@ 0x32
 80007c0:	f7ff ff20 	bl	8000604 <delay_ms>

    // 4-bit init sequence
    lcd_send_nibble(0x03, 0);
 80007c4:	2100      	movs	r1, #0
 80007c6:	2003      	movs	r0, #3
 80007c8:	f7ff ff9c 	bl	8000704 <lcd_send_nibble>
    delay_ms(5);
 80007cc:	2005      	movs	r0, #5
 80007ce:	f7ff ff19 	bl	8000604 <delay_ms>
    lcd_send_nibble(0x03, 0);
 80007d2:	2100      	movs	r1, #0
 80007d4:	2003      	movs	r0, #3
 80007d6:	f7ff ff95 	bl	8000704 <lcd_send_nibble>
    delay_ms(1);
 80007da:	2001      	movs	r0, #1
 80007dc:	f7ff ff12 	bl	8000604 <delay_ms>
    lcd_send_nibble(0x03, 0);
 80007e0:	2100      	movs	r1, #0
 80007e2:	2003      	movs	r0, #3
 80007e4:	f7ff ff8e 	bl	8000704 <lcd_send_nibble>
    lcd_send_nibble(0x02, 0);
 80007e8:	2100      	movs	r1, #0
 80007ea:	2002      	movs	r0, #2
 80007ec:	f7ff ff8a 	bl	8000704 <lcd_send_nibble>

    lcd_cmd(0x28);  // 4-bit, 2 lines
 80007f0:	2028      	movs	r0, #40	@ 0x28
 80007f2:	f7ff ffc0 	bl	8000776 <lcd_cmd>
    lcd_cmd(0x0C);  // Display ON
 80007f6:	200c      	movs	r0, #12
 80007f8:	f7ff ffbd 	bl	8000776 <lcd_cmd>
    lcd_cmd(0x06);  // Auto-increment
 80007fc:	2006      	movs	r0, #6
 80007fe:	f7ff ffba 	bl	8000776 <lcd_cmd>
    lcd_cmd(0x01);  // Clear display
 8000802:	2001      	movs	r0, #1
 8000804:	f7ff ffb7 	bl	8000776 <lcd_cmd>
    delay_ms(2);
 8000808:	2002      	movs	r0, #2
 800080a:	f7ff fefb 	bl	8000604 <delay_ms>
}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}

08000812 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col) {
 8000812:	b580      	push	{r7, lr}
 8000814:	b084      	sub	sp, #16
 8000816:	af00      	add	r7, sp, #0
 8000818:	4603      	mov	r3, r0
 800081a:	460a      	mov	r2, r1
 800081c:	71fb      	strb	r3, [r7, #7]
 800081e:	4613      	mov	r3, r2
 8000820:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = (row == 0 ? 0x00 : 0x40) + col;
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d101      	bne.n	800082c <lcd_set_cursor+0x1a>
 8000828:	2200      	movs	r2, #0
 800082a:	e000      	b.n	800082e <lcd_set_cursor+0x1c>
 800082c:	2240      	movs	r2, #64	@ 0x40
 800082e:	79bb      	ldrb	r3, [r7, #6]
 8000830:	4413      	add	r3, r2
 8000832:	73fb      	strb	r3, [r7, #15]
    lcd_cmd(0x80 | addr);
 8000834:	7bfb      	ldrb	r3, [r7, #15]
 8000836:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800083a:	b2db      	uxtb	r3, r3
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff ff9a 	bl	8000776 <lcd_cmd>
}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <lcd_print>:

void lcd_print(char* str) {
 800084a:	b580      	push	{r7, lr}
 800084c:	b082      	sub	sp, #8
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
    while (*str)
 8000852:	e006      	b.n	8000862 <lcd_print+0x18>
        lcd_data(*str++);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	1c5a      	adds	r2, r3, #1
 8000858:	607a      	str	r2, [r7, #4]
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff9b 	bl	8000798 <lcd_data>
    while (*str)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d1f4      	bne.n	8000854 <lcd_print+0xa>
}
 800086a:	bf00      	nop
 800086c:	bf00      	nop
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <menu_show_main>:
void menu_delay(uint32_t ms) {
    for (volatile uint32_t i = 0; i < ms*4000; i++);
}
void menu_show_main() {
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000878:	2001      	movs	r0, #1
 800087a:	f7ff ff7c 	bl	8000776 <lcd_cmd>
    lcd_set_cursor(0,0);
 800087e:	2100      	movs	r1, #0
 8000880:	2000      	movs	r0, #0
 8000882:	f7ff ffc6 	bl	8000812 <lcd_set_cursor>
    lcd_print("Select Function:");
 8000886:	4806      	ldr	r0, [pc, #24]	@ (80008a0 <menu_show_main+0x2c>)
 8000888:	f7ff ffdf 	bl	800084a <lcd_print>
    lcd_set_cursor(1,0);
 800088c:	2100      	movs	r1, #0
 800088e:	2001      	movs	r0, #1
 8000890:	f7ff ffbf 	bl	8000812 <lcd_set_cursor>
    lcd_print("1)Drip  2)Fan");
 8000894:	4803      	ldr	r0, [pc, #12]	@ (80008a4 <menu_show_main+0x30>)
 8000896:	f7ff ffd8 	bl	800084a <lcd_print>
}
 800089a:	bf00      	nop
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	08001f6c 	.word	0x08001f6c
 80008a4:	08001f80 	.word	0x08001f80

080008a8 <menu_show_drip>:

void menu_show_drip() {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 80008ac:	2001      	movs	r0, #1
 80008ae:	f7ff ff62 	bl	8000776 <lcd_cmd>
    lcd_set_cursor(0,0);
 80008b2:	2100      	movs	r1, #0
 80008b4:	2000      	movs	r0, #0
 80008b6:	f7ff ffac 	bl	8000812 <lcd_set_cursor>
    lcd_print("Set Drip Time:");
 80008ba:	4806      	ldr	r0, [pc, #24]	@ (80008d4 <menu_show_drip+0x2c>)
 80008bc:	f7ff ffc5 	bl	800084a <lcd_print>
    lcd_set_cursor(1,0);
 80008c0:	2100      	movs	r1, #0
 80008c2:	2001      	movs	r0, #1
 80008c4:	f7ff ffa5 	bl	8000812 <lcd_set_cursor>
    lcd_print("1)10m  2)15m");
 80008c8:	4803      	ldr	r0, [pc, #12]	@ (80008d8 <menu_show_drip+0x30>)
 80008ca:	f7ff ffbe 	bl	800084a <lcd_print>
}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	08001f90 	.word	0x08001f90
 80008d8:	08001fa0 	.word	0x08001fa0

080008dc <menu_show_fan>:

void menu_show_fan() {
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 80008e0:	2001      	movs	r0, #1
 80008e2:	f7ff ff48 	bl	8000776 <lcd_cmd>
    lcd_set_cursor(0,0);
 80008e6:	2100      	movs	r1, #0
 80008e8:	2000      	movs	r0, #0
 80008ea:	f7ff ff92 	bl	8000812 <lcd_set_cursor>
    lcd_print("Fan Mode:");
 80008ee:	4806      	ldr	r0, [pc, #24]	@ (8000908 <menu_show_fan+0x2c>)
 80008f0:	f7ff ffab 	bl	800084a <lcd_print>
    lcd_set_cursor(1,0);
 80008f4:	2100      	movs	r1, #0
 80008f6:	2001      	movs	r0, #1
 80008f8:	f7ff ff8b 	bl	8000812 <lcd_set_cursor>
    lcd_print("1)On 2)Off");
 80008fc:	4803      	ldr	r0, [pc, #12]	@ (800090c <menu_show_fan+0x30>)
 80008fe:	f7ff ffa4 	bl	800084a <lcd_print>
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	08001fb0 	.word	0x08001fb0
 800090c:	08001fbc 	.word	0x08001fbc

08000910 <menu_show_message>:

void menu_show_message(const char *msg) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
    lcd_cmd(0x01);
 8000918:	2001      	movs	r0, #1
 800091a:	f7ff ff2c 	bl	8000776 <lcd_cmd>
    lcd_set_cursor(0,0);
 800091e:	2100      	movs	r1, #0
 8000920:	2000      	movs	r0, #0
 8000922:	f7ff ff76 	bl	8000812 <lcd_set_cursor>
    lcd_print(msg);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff8f 	bl	800084a <lcd_print>
}
 800092c:	bf00      	nop
 800092e:	3708      	adds	r7, #8
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}

08000934 <process_menu>:
//            menu_state = MENU_IDLE;
//        }
//        return;
//    }
//}
void process_menu() {
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0

    if (!display_on) {
 8000938:	4b5c      	ldr	r3, [pc, #368]	@ (8000aac <process_menu+0x178>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	b2db      	uxtb	r3, r3
 800093e:	f083 0301 	eor.w	r3, r3, #1
 8000942:	b2db      	uxtb	r3, r3
 8000944:	2b00      	cmp	r3, #0
 8000946:	d006      	beq.n	8000956 <process_menu+0x22>
        menu_state = MENU_IDLE;
 8000948:	4b59      	ldr	r3, [pc, #356]	@ (8000ab0 <process_menu+0x17c>)
 800094a:	2200      	movs	r2, #0
 800094c:	701a      	strb	r2, [r3, #0]
        lcd_cmd(0x01);
 800094e:	2001      	movs	r0, #1
 8000950:	f7ff ff11 	bl	8000776 <lcd_cmd>
        return;
 8000954:	e0a8      	b.n	8000aa8 <process_menu+0x174>
    }

    if (menu_state == MENU_IDLE) {
 8000956:	4b56      	ldr	r3, [pc, #344]	@ (8000ab0 <process_menu+0x17c>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d104      	bne.n	8000968 <process_menu+0x34>
        menu_state = MENU_MAIN;
 800095e:	4b54      	ldr	r3, [pc, #336]	@ (8000ab0 <process_menu+0x17c>)
 8000960:	2201      	movs	r2, #1
 8000962:	701a      	strb	r2, [r3, #0]
        menu_show_main();
 8000964:	f7ff ff86 	bl	8000874 <menu_show_main>
    }

    // ----------- MAIN MENU -----------
    if (menu_state == MENU_MAIN) {
 8000968:	4b51      	ldr	r3, [pc, #324]	@ (8000ab0 <process_menu+0x17c>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b01      	cmp	r3, #1
 800096e:	d142      	bne.n	80009f6 <process_menu+0xc2>
        // Drip menu only if toggle ON
        if (read_btn_pa4()) {
 8000970:	f7ff fe24 	bl	80005bc <read_btn_pa4>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d01b      	beq.n	80009b2 <process_menu+0x7e>
        	if (!DRIP_TOGGLE_PIN) {
 800097a:	4b4e      	ldr	r3, [pc, #312]	@ (8000ab4 <process_menu+0x180>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	b2db      	uxtb	r3, r3
 8000980:	f083 0301 	eor.w	r3, r3, #1
 8000984:	b2db      	uxtb	r3, r3
 8000986:	2b00      	cmp	r3, #0
 8000988:	d00a      	beq.n	80009a0 <process_menu+0x6c>
        	            menu_show_message("Drip Disabled");
 800098a:	484b      	ldr	r0, [pc, #300]	@ (8000ab8 <process_menu+0x184>)
 800098c:	f7ff ffc0 	bl	8000910 <menu_show_message>
        	            timer(500);
 8000990:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000994:	f7ff fdf8 	bl	8000588 <timer>
        	            menu_state = MENU_IDLE;
 8000998:	4b45      	ldr	r3, [pc, #276]	@ (8000ab0 <process_menu+0x17c>)
 800099a:	2200      	movs	r2, #0
 800099c:	701a      	strb	r2, [r3, #0]
        	            return;
 800099e:	e083      	b.n	8000aa8 <process_menu+0x174>
        	        }
            menu_state = MENU_DRIP;
 80009a0:	4b43      	ldr	r3, [pc, #268]	@ (8000ab0 <process_menu+0x17c>)
 80009a2:	2202      	movs	r2, #2
 80009a4:	701a      	strb	r2, [r3, #0]
            timer(500);
 80009a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009aa:	f7ff fded 	bl	8000588 <timer>
            menu_show_drip();
 80009ae:	f7ff ff7b 	bl	80008a8 <menu_show_drip>
        }

        // Fan menu only if toggle ON
        if (read_btn_pa5()) {
 80009b2:	f7ff fe15 	bl	80005e0 <read_btn_pa5>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d070      	beq.n	8000a9e <process_menu+0x16a>
        	 if (!FAN_TOGGLE_PIN) {
 80009bc:	4b3f      	ldr	r3, [pc, #252]	@ (8000abc <process_menu+0x188>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	f083 0301 	eor.w	r3, r3, #1
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d00a      	beq.n	80009e2 <process_menu+0xae>
        	            menu_show_message("Fan Disabled");
 80009cc:	483c      	ldr	r0, [pc, #240]	@ (8000ac0 <process_menu+0x18c>)
 80009ce:	f7ff ff9f 	bl	8000910 <menu_show_message>
        	            timer(500);
 80009d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009d6:	f7ff fdd7 	bl	8000588 <timer>
        	            menu_state = MENU_IDLE;
 80009da:	4b35      	ldr	r3, [pc, #212]	@ (8000ab0 <process_menu+0x17c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	701a      	strb	r2, [r3, #0]
        	            return;
 80009e0:	e062      	b.n	8000aa8 <process_menu+0x174>
        	        }
            menu_state = MENU_FAN;
 80009e2:	4b33      	ldr	r3, [pc, #204]	@ (8000ab0 <process_menu+0x17c>)
 80009e4:	2203      	movs	r2, #3
 80009e6:	701a      	strb	r2, [r3, #0]
            timer(500);
 80009e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009ec:	f7ff fdcc 	bl	8000588 <timer>
            menu_show_fan();
 80009f0:	f7ff ff74 	bl	80008dc <menu_show_fan>
        }
        return;
 80009f4:	e053      	b.n	8000a9e <process_menu+0x16a>
    }

    // ----------- DRIP MENU -----------
    if (menu_state == MENU_DRIP) {
 80009f6:	4b2e      	ldr	r3, [pc, #184]	@ (8000ab0 <process_menu+0x17c>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b02      	cmp	r3, #2
 80009fc:	d125      	bne.n	8000a4a <process_menu+0x116>
        // Only allow setting if toggle still ON
        if (read_btn_pa4()) {
 80009fe:	f7ff fddd 	bl	80005bc <read_btn_pa4>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d00d      	beq.n	8000a24 <process_menu+0xf0>
            drip_time = 10;
 8000a08:	4b2e      	ldr	r3, [pc, #184]	@ (8000ac4 <process_menu+0x190>)
 8000a0a:	220a      	movs	r2, #10
 8000a0c:	701a      	strb	r2, [r3, #0]
            menu_show_message("Drip set 10 min");
 8000a0e:	482e      	ldr	r0, [pc, #184]	@ (8000ac8 <process_menu+0x194>)
 8000a10:	f7ff ff7e 	bl	8000910 <menu_show_message>
            timer(500);
 8000a14:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a18:	f7ff fdb6 	bl	8000588 <timer>
            menu_state = MENU_IDLE;
 8000a1c:	4b24      	ldr	r3, [pc, #144]	@ (8000ab0 <process_menu+0x17c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	701a      	strb	r2, [r3, #0]
            return;
 8000a22:	e041      	b.n	8000aa8 <process_menu+0x174>
        }
        if (read_btn_pa5()) {
 8000a24:	f7ff fddc 	bl	80005e0 <read_btn_pa5>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d039      	beq.n	8000aa2 <process_menu+0x16e>
            drip_time = 15;
 8000a2e:	4b25      	ldr	r3, [pc, #148]	@ (8000ac4 <process_menu+0x190>)
 8000a30:	220f      	movs	r2, #15
 8000a32:	701a      	strb	r2, [r3, #0]
            menu_show_message("Drip set 15 min");
 8000a34:	4825      	ldr	r0, [pc, #148]	@ (8000acc <process_menu+0x198>)
 8000a36:	f7ff ff6b 	bl	8000910 <menu_show_message>
            timer(500);
 8000a3a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a3e:	f7ff fda3 	bl	8000588 <timer>
            menu_state = MENU_IDLE;
 8000a42:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab0 <process_menu+0x17c>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	701a      	strb	r2, [r3, #0]
            return;
 8000a48:	e02e      	b.n	8000aa8 <process_menu+0x174>
        }
        return;
    }

    // ----------- FAN MENU -----------
    if (menu_state == MENU_FAN) {
 8000a4a:	4b19      	ldr	r3, [pc, #100]	@ (8000ab0 <process_menu+0x17c>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	d12a      	bne.n	8000aa8 <process_menu+0x174>
        // Only allow setting if toggle still ON

        if (read_btn_pa4()) {
 8000a52:	f7ff fdb3 	bl	80005bc <read_btn_pa4>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d00d      	beq.n	8000a78 <process_menu+0x144>
            fan_mode = 0; // auto
 8000a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad0 <process_menu+0x19c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	701a      	strb	r2, [r3, #0]
            menu_show_message("Fan on");
 8000a62:	481c      	ldr	r0, [pc, #112]	@ (8000ad4 <process_menu+0x1a0>)
 8000a64:	f7ff ff54 	bl	8000910 <menu_show_message>
            timer(500);
 8000a68:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a6c:	f7ff fd8c 	bl	8000588 <timer>
            menu_state = MENU_IDLE;
 8000a70:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab0 <process_menu+0x17c>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	701a      	strb	r2, [r3, #0]
            return;
 8000a76:	e017      	b.n	8000aa8 <process_menu+0x174>
        }
        if (read_btn_pa5()) {
 8000a78:	f7ff fdb2 	bl	80005e0 <read_btn_pa5>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d011      	beq.n	8000aa6 <process_menu+0x172>
            fan_mode = 1; // manual
 8000a82:	4b13      	ldr	r3, [pc, #76]	@ (8000ad0 <process_menu+0x19c>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	701a      	strb	r2, [r3, #0]
            menu_show_message("Fan Off");
 8000a88:	4813      	ldr	r0, [pc, #76]	@ (8000ad8 <process_menu+0x1a4>)
 8000a8a:	f7ff ff41 	bl	8000910 <menu_show_message>
            timer(500);
 8000a8e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a92:	f7ff fd79 	bl	8000588 <timer>
            menu_state = MENU_IDLE;
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <process_menu+0x17c>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
            return;
 8000a9c:	e004      	b.n	8000aa8 <process_menu+0x174>
        return;
 8000a9e:	bf00      	nop
 8000aa0:	e002      	b.n	8000aa8 <process_menu+0x174>
        return;
 8000aa2:	bf00      	nop
 8000aa4:	e000      	b.n	8000aa8 <process_menu+0x174>
        }
        return;
 8000aa6:	bf00      	nop
    }
}
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	2000002e 	.word	0x2000002e
 8000ab0:	2000002c 	.word	0x2000002c
 8000ab4:	2000002f 	.word	0x2000002f
 8000ab8:	08001fc8 	.word	0x08001fc8
 8000abc:	20000030 	.word	0x20000030
 8000ac0:	08001fd8 	.word	0x08001fd8
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	08001fe8 	.word	0x08001fe8
 8000acc:	08001ff8 	.word	0x08001ff8
 8000ad0:	2000002d 	.word	0x2000002d
 8000ad4:	08002008 	.word	0x08002008
 8000ad8:	08002010 	.word	0x08002010

08000adc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	db0b      	blt.n	8000b06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	f003 021f 	and.w	r2, r3, #31
 8000af4:	4907      	ldr	r1, [pc, #28]	@ (8000b14 <__NVIC_EnableIRQ+0x38>)
 8000af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afa:	095b      	lsrs	r3, r3, #5
 8000afc:	2001      	movs	r0, #1
 8000afe:	fa00 f202 	lsl.w	r2, r0, r2
 8000b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	e000e100 	.word	0xe000e100

08000b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	6039      	str	r1, [r7, #0]
 8000b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	db0a      	blt.n	8000b42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	490c      	ldr	r1, [pc, #48]	@ (8000b64 <__NVIC_SetPriority+0x4c>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	0112      	lsls	r2, r2, #4
 8000b38:	b2d2      	uxtb	r2, r2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b40:	e00a      	b.n	8000b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4908      	ldr	r1, [pc, #32]	@ (8000b68 <__NVIC_SetPriority+0x50>)
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	f003 030f 	and.w	r3, r3, #15
 8000b4e:	3b04      	subs	r3, #4
 8000b50:	0112      	lsls	r2, r2, #4
 8000b52:	b2d2      	uxtb	r2, r2
 8000b54:	440b      	add	r3, r1
 8000b56:	761a      	strb	r2, [r3, #24]
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	e000e100 	.word	0xe000e100
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b70:	f3bf 8f4f 	dsb	sy
}
 8000b74:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <__NVIC_SystemReset+0x24>)
 8000b78:	68db      	ldr	r3, [r3, #12]
 8000b7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000b7e:	4904      	ldr	r1, [pc, #16]	@ (8000b90 <__NVIC_SystemReset+0x24>)
 8000b80:	4b04      	ldr	r3, [pc, #16]	@ (8000b94 <__NVIC_SystemReset+0x28>)
 8000b82:	4313      	orrs	r3, r2
 8000b84:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b86:	f3bf 8f4f 	dsb	sy
}
 8000b8a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <__NVIC_SystemReset+0x20>
 8000b90:	e000ed00 	.word	0xe000ed00
 8000b94:	05fa0004 	.word	0x05fa0004

08000b98 <test_led>:
volatile uint8_t last_exti3_state = 0;

#define DEBOUNCE_DELAY_MS 200
#define BIN2BCD(x) (((x / 10) << 4) | (x % 10))

void test_led(){
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
	GPIOA->MODER |= GPIO_MODER_MODE5_0; //for inbuit led
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <test_led+0x40>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd8 <test_led+0x40>)
 8000ba2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ba6:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(1 << 5);
 8000ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <test_led+0x40>)
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd8 <test_led+0x40>)
 8000bae:	f023 0320 	bic.w	r3, r3, #32
 8000bb2:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(0x3 << (2 * 5));
 8000bb4:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <test_led+0x40>)
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	4a07      	ldr	r2, [pc, #28]	@ (8000bd8 <test_led+0x40>)
 8000bba:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000bbe:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0x3 << (2 * 5));
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <test_led+0x40>)
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	4a04      	ldr	r2, [pc, #16]	@ (8000bd8 <test_led+0x40>)
 8000bc6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000bca:	60d3      	str	r3, [r2, #12]
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	40020000 	.word	0x40020000

08000bdc <GPIO_configuration>:
void GPIO_configuration(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
	//only for switches
	GPIOA->MODER = 0x00000000;
 8000be0:	4b3e      	ldr	r3, [pc, #248]	@ (8000cdc <GPIO_configuration+0x100>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000be6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ce0 <GPIO_configuration+0x104>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a3d      	ldr	r2, [pc, #244]	@ (8000ce0 <GPIO_configuration+0x104>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000bf2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ce0 <GPIO_configuration+0x104>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bf6:	4a3a      	ldr	r2, [pc, #232]	@ (8000ce0 <GPIO_configuration+0x104>)
 8000bf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bfc:	6453      	str	r3, [r2, #68]	@ 0x44
	// Configure PA0 and PA1 as input for toggle switches
	GPIOA->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1|GPIO_MODER_MODE7|GPIO_MODER_MODE8);  // Input mode for PA0 and PA1
 8000bfe:	4b37      	ldr	r3, [pc, #220]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a36      	ldr	r2, [pc, #216]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c04:	f423 3370 	bic.w	r3, r3, #245760	@ 0x3c000
 8000c08:	f023 030f 	bic.w	r3, r3, #15
 8000c0c:	6013      	str	r3, [r2, #0]

	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR0_1;  // Pull-down for PA0
 8000c0e:	4b33      	ldr	r3, [pc, #204]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c10:	68db      	ldr	r3, [r3, #12]
 8000c12:	4a32      	ldr	r2, [pc, #200]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c14:	f043 0302 	orr.w	r3, r3, #2
 8000c18:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR1_1;  // Pull-down for PA1
 8000c1a:	4b30      	ldr	r3, [pc, #192]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c1c:	68db      	ldr	r3, [r3, #12]
 8000c1e:	4a2f      	ldr	r2, [pc, #188]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c20:	f043 0308 	orr.w	r3, r3, #8
 8000c24:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR7_1;  // Pull-down for PA2
 8000c26:	4b2d      	ldr	r3, [pc, #180]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	4a2c      	ldr	r2, [pc, #176]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c30:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR8_1;  // Pull-down for PA3
 8000c32:	4b2a      	ldr	r3, [pc, #168]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c34:	68db      	ldr	r3, [r3, #12]
 8000c36:	4a29      	ldr	r2, [pc, #164]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c3c:	60d3      	str	r3, [r2, #12]

	 GPIOA->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE6); // Set PA4 and PA6 as input mode
 8000c3e:	4b27      	ldr	r3, [pc, #156]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a26      	ldr	r2, [pc, #152]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c44:	f423 534c 	bic.w	r3, r3, #13056	@ 0x3300
 8000c48:	6013      	str	r3, [r2, #0]
	    // Enable pull-down resistors for PA4 and PA6 (you can also use pull-up if needed)
	GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR4_1 | GPIO_PUPDR_PUPDR6_1);
 8000c4a:	4b24      	ldr	r3, [pc, #144]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c4c:	68db      	ldr	r3, [r3, #12]
 8000c4e:	4a23      	ldr	r2, [pc, #140]	@ (8000cdc <GPIO_configuration+0x100>)
 8000c50:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8000c54:	60d3      	str	r3, [r2, #12]
//	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR5_1;  // Pull-down for PA5
//
//	SYSCFG->EXTICR[0] &= ~((0xF << 8)|(0xF << 4)|(0xF << 0)|(0xF<<12));
//	SYSCFG->EXTICR[0] |=  (0x0 << 8)|(0x0 << 4)|(0x0 << 0)|(0x0<<12);

	SYSCFG->EXTICR[0] &= ~(
 8000c56:	4b23      	ldr	r3, [pc, #140]	@ (8000ce4 <GPIO_configuration+0x108>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	4a22      	ldr	r2, [pc, #136]	@ (8000ce4 <GPIO_configuration+0x108>)
 8000c5c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c60:	6093      	str	r3, [r2, #8]
	    (0xF << 0)  |  // Clear EXTI0 bits
	    (0xF << 4)   // Clear EXTI1 bits
	);
	SYSCFG->EXTICR[1] &= ~((0xF << 4) | (0xF << 8));
 8000c62:	4b20      	ldr	r3, [pc, #128]	@ (8000ce4 <GPIO_configuration+0x108>)
 8000c64:	68db      	ldr	r3, [r3, #12]
 8000c66:	4a1f      	ldr	r2, [pc, #124]	@ (8000ce4 <GPIO_configuration+0x108>)
 8000c68:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000c6c:	60d3      	str	r3, [r2, #12]
	SYSCFG->EXTICR[1] |= ((0x0 << 4) | (0x0 << 8));
 8000c6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce4 <GPIO_configuration+0x108>)
 8000c70:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce4 <GPIO_configuration+0x108>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	60d3      	str	r3, [r2, #12]
	// Set EXTI lines 0 to 3 to 0 for GPIOA
	SYSCFG->EXTICR[0] |= (
 8000c76:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce4 <GPIO_configuration+0x108>)
 8000c78:	4a1a      	ldr	r2, [pc, #104]	@ (8000ce4 <GPIO_configuration+0x108>)
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	6093      	str	r3, [r2, #8]
	    (0x0 << 8)  |  // EXTI2 -> PA2
	    (0x0 << 12)    // EXTI3 -> PA3
	);
	//Intrupt configuration starts here
	// Configure EXTI0 for PA0
	EXTI->IMR |= (1<<0)|(1<<1)|(1<<7)|(1<<8);
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <GPIO_configuration+0x10c>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a19      	ldr	r2, [pc, #100]	@ (8000ce8 <GPIO_configuration+0x10c>)
 8000c84:	f443 73c1 	orr.w	r3, r3, #386	@ 0x182
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= (1<<0)|(1<<1)|(1<<7)|(1<<8);
 8000c8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ce8 <GPIO_configuration+0x10c>)
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	4a15      	ldr	r2, [pc, #84]	@ (8000ce8 <GPIO_configuration+0x10c>)
 8000c94:	f443 73c1 	orr.w	r3, r3, #386	@ 0x182
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~((1<<0)|(1<<1)|(1<<7)|(1<<8));
 8000c9e:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <GPIO_configuration+0x10c>)
 8000ca0:	689b      	ldr	r3, [r3, #8]
 8000ca2:	4a11      	ldr	r2, [pc, #68]	@ (8000ce8 <GPIO_configuration+0x10c>)
 8000ca4:	f423 73c1 	bic.w	r3, r3, #386	@ 0x182
 8000ca8:	f023 0301 	bic.w	r3, r3, #1
 8000cac:	6093      	str	r3, [r2, #8]
	NVIC_SetPriority(EXTI0_IRQn, 1);
 8000cae:	2101      	movs	r1, #1
 8000cb0:	2006      	movs	r0, #6
 8000cb2:	f7ff ff31 	bl	8000b18 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);  // Enable EXTI0 interrupt for PA0
 8000cb6:	2006      	movs	r0, #6
 8000cb8:	f7ff ff10 	bl	8000adc <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI1_IRQn, 1);
 8000cbc:	2101      	movs	r1, #1
 8000cbe:	2007      	movs	r0, #7
 8000cc0:	f7ff ff2a 	bl	8000b18 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI1_IRQn);  // Enable EXTI1 interrupt for PA1
 8000cc4:	2007      	movs	r0, #7
 8000cc6:	f7ff ff09 	bl	8000adc <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn, 1);
 8000cca:	2101      	movs	r1, #1
 8000ccc:	2017      	movs	r0, #23
 8000cce:	f7ff ff23 	bl	8000b18 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000cd2:	2017      	movs	r0, #23
 8000cd4:	f7ff ff02 	bl	8000adc <__NVIC_EnableIRQ>
}
 8000cd8:	bf00      	nop
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40020000 	.word	0x40020000
 8000ce0:	40023800 	.word	0x40023800
 8000ce4:	40013800 	.word	0x40013800
 8000ce8:	40013c00 	.word	0x40013c00

08000cec <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void) {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
    // Check if interrupt occurred on EXTI0 (PA0)
    if (EXTI->PR & EXTI_PR_PR0) {
 8000cf2:	4b25      	ldr	r3, [pc, #148]	@ (8000d88 <EXTI0_IRQHandler+0x9c>)
 8000cf4:	695b      	ldr	r3, [r3, #20]
 8000cf6:	f003 0301 	and.w	r3, r3, #1
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d03f      	beq.n	8000d7e <EXTI0_IRQHandler+0x92>
        EXTI->PR = EXTI_PR_PR0;  // Clear the interrupt pending bit for EXTI0
 8000cfe:	4b22      	ldr	r3, [pc, #136]	@ (8000d88 <EXTI0_IRQHandler+0x9c>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	615a      	str	r2, [r3, #20]
        // Toggle action for PA0 (e.g., LED or a variable)
        uint8_t state1 = (GPIOA->IDR & (1<<0)) != 0;
 8000d04:	4b21      	ldr	r3, [pc, #132]	@ (8000d8c <EXTI0_IRQHandler+0xa0>)
 8000d06:	691b      	ldr	r3, [r3, #16]
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	bf14      	ite	ne
 8000d10:	2301      	movne	r3, #1
 8000d12:	2300      	moveq	r3, #0
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	71fb      	strb	r3, [r7, #7]
		if (state1 && !last_exti1_state) {
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d02f      	beq.n	8000d7e <EXTI0_IRQHandler+0x92>
 8000d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d90 <EXTI0_IRQHandler+0xa4>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d12a      	bne.n	8000d7e <EXTI0_IRQHandler+0x92>
			lcd_cmd(0x01);
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f7ff fd24 	bl	8000776 <lcd_cmd>
			lcd_set_cursor(0,0);
 8000d2e:	2100      	movs	r1, #0
 8000d30:	2000      	movs	r0, #0
 8000d32:	f7ff fd6e 	bl	8000812 <lcd_set_cursor>
			if(FAN_TOGGLE_PIN==1){
 8000d36:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <EXTI0_IRQHandler+0xa8>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d003      	beq.n	8000d48 <EXTI0_IRQHandler+0x5c>
						lcd_print("Fan -> Manual");}
 8000d40:	4815      	ldr	r0, [pc, #84]	@ (8000d98 <EXTI0_IRQHandler+0xac>)
 8000d42:	f7ff fd82 	bl	800084a <lcd_print>
 8000d46:	e002      	b.n	8000d4e <EXTI0_IRQHandler+0x62>
						else{lcd_print("Fan -> Auto");}
 8000d48:	4814      	ldr	r0, [pc, #80]	@ (8000d9c <EXTI0_IRQHandler+0xb0>)
 8000d4a:	f7ff fd7e 	bl	800084a <lcd_print>
			FAN_TOGGLE_PIN^=1;  // Assume you have a function to toggle an LED or change state
 8000d4e:	4b11      	ldr	r3, [pc, #68]	@ (8000d94 <EXTI0_IRQHandler+0xa8>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	f083 0301 	eor.w	r3, r3, #1
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	bf14      	ite	ne
 8000d5e:	2301      	movne	r3, #1
 8000d60:	2300      	moveq	r3, #0
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	4b0b      	ldr	r3, [pc, #44]	@ (8000d94 <EXTI0_IRQHandler+0xa8>)
 8000d66:	701a      	strb	r2, [r3, #0]
			timer(200);
 8000d68:	20c8      	movs	r0, #200	@ 0xc8
 8000d6a:	f7ff fc0d 	bl	8000588 <timer>
			menu_show_main();
 8000d6e:	f7ff fd81 	bl	8000874 <menu_show_main>
			GPIOA->ODR^=(1<<(5));
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <EXTI0_IRQHandler+0xa0>)
 8000d74:	695b      	ldr	r3, [r3, #20]
 8000d76:	4a05      	ldr	r2, [pc, #20]	@ (8000d8c <EXTI0_IRQHandler+0xa0>)
 8000d78:	f083 0320 	eor.w	r3, r3, #32
 8000d7c:	6153      	str	r3, [r2, #20]
		}
    }
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40013c00 	.word	0x40013c00
 8000d8c:	40020000 	.word	0x40020000
 8000d90:	20000031 	.word	0x20000031
 8000d94:	20000030 	.word	0x20000030
 8000d98:	08002018 	.word	0x08002018
 8000d9c:	08002028 	.word	0x08002028

08000da0 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
    if (EXTI->PR & EXTI_PR_PR1) {
 8000da6:	4b27      	ldr	r3, [pc, #156]	@ (8000e44 <EXTI1_IRQHandler+0xa4>)
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	f003 0302 	and.w	r3, r3, #2
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d043      	beq.n	8000e3a <EXTI1_IRQHandler+0x9a>
        EXTI->PR = EXTI_PR_PR1;
 8000db2:	4b24      	ldr	r3, [pc, #144]	@ (8000e44 <EXTI1_IRQHandler+0xa4>)
 8000db4:	2202      	movs	r2, #2
 8000db6:	615a      	str	r2, [r3, #20]
        uint8_t state = (GPIOA->IDR & (1<<1)) != 0;
 8000db8:	4b23      	ldr	r3, [pc, #140]	@ (8000e48 <EXTI1_IRQHandler+0xa8>)
 8000dba:	691b      	ldr	r3, [r3, #16]
 8000dbc:	f003 0302 	and.w	r3, r3, #2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	bf14      	ite	ne
 8000dc4:	2301      	movne	r3, #1
 8000dc6:	2300      	moveq	r3, #0
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	71fb      	strb	r3, [r7, #7]
        if (state && !last_exti1_state) {
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d030      	beq.n	8000e34 <EXTI1_IRQHandler+0x94>
 8000dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e4c <EXTI1_IRQHandler+0xac>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d12b      	bne.n	8000e34 <EXTI1_IRQHandler+0x94>
        	lcd_cmd(0x01);
 8000ddc:	2001      	movs	r0, #1
 8000dde:	f7ff fcca 	bl	8000776 <lcd_cmd>
			lcd_set_cursor(0,0);
 8000de2:	2100      	movs	r1, #0
 8000de4:	2000      	movs	r0, #0
 8000de6:	f7ff fd14 	bl	8000812 <lcd_set_cursor>
			if(DRIP_TOGGLE_PIN==1){
 8000dea:	4b19      	ldr	r3, [pc, #100]	@ (8000e50 <EXTI1_IRQHandler+0xb0>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d003      	beq.n	8000dfc <EXTI1_IRQHandler+0x5c>
			lcd_print("Drip -> Manual");}
 8000df4:	4817      	ldr	r0, [pc, #92]	@ (8000e54 <EXTI1_IRQHandler+0xb4>)
 8000df6:	f7ff fd28 	bl	800084a <lcd_print>
 8000dfa:	e002      	b.n	8000e02 <EXTI1_IRQHandler+0x62>
			else{lcd_print("Drip -> Auto");}
 8000dfc:	4816      	ldr	r0, [pc, #88]	@ (8000e58 <EXTI1_IRQHandler+0xb8>)
 8000dfe:	f7ff fd24 	bl	800084a <lcd_print>
			timer(1000);
 8000e02:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e06:	f7ff fbbf 	bl	8000588 <timer>
			menu_show_main();
 8000e0a:	f7ff fd33 	bl	8000874 <menu_show_main>
        	DRIP_TOGGLE_PIN^= 1;
 8000e0e:	4b10      	ldr	r3, [pc, #64]	@ (8000e50 <EXTI1_IRQHandler+0xb0>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	f083 0301 	eor.w	r3, r3, #1
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	bf14      	ite	ne
 8000e1e:	2301      	movne	r3, #1
 8000e20:	2300      	moveq	r3, #0
 8000e22:	b2da      	uxtb	r2, r3
 8000e24:	4b0a      	ldr	r3, [pc, #40]	@ (8000e50 <EXTI1_IRQHandler+0xb0>)
 8000e26:	701a      	strb	r2, [r3, #0]
            GPIOA->ODR ^= (1 << 5);
 8000e28:	4b07      	ldr	r3, [pc, #28]	@ (8000e48 <EXTI1_IRQHandler+0xa8>)
 8000e2a:	695b      	ldr	r3, [r3, #20]
 8000e2c:	4a06      	ldr	r2, [pc, #24]	@ (8000e48 <EXTI1_IRQHandler+0xa8>)
 8000e2e:	f083 0320 	eor.w	r3, r3, #32
 8000e32:	6153      	str	r3, [r2, #20]
        }
        last_exti1_state = state;
 8000e34:	4a05      	ldr	r2, [pc, #20]	@ (8000e4c <EXTI1_IRQHandler+0xac>)
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	7013      	strb	r3, [r2, #0]
    }
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40013c00 	.word	0x40013c00
 8000e48:	40020000 	.word	0x40020000
 8000e4c:	20000031 	.word	0x20000031
 8000e50:	2000002f 	.word	0x2000002f
 8000e54:	08002034 	.word	0x08002034
 8000e58:	08002044 	.word	0x08002044

08000e5c <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
    if (EXTI->PR & (1 << 7)) {
 8000e62:	4b2d      	ldr	r3, [pc, #180]	@ (8000f18 <EXTI9_5_IRQHandler+0xbc>)
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d019      	beq.n	8000ea2 <EXTI9_5_IRQHandler+0x46>
        EXTI->PR = (1 << 7); // Clear pending
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000f18 <EXTI9_5_IRQHandler+0xbc>)
 8000e70:	2280      	movs	r2, #128	@ 0x80
 8000e72:	615a      	str	r2, [r3, #20]
        // Handle PA7 interrupt
        uint8_t state = (GPIOA->IDR & (1<<2)) != 0;
 8000e74:	4b29      	ldr	r3, [pc, #164]	@ (8000f1c <EXTI9_5_IRQHandler+0xc0>)
 8000e76:	691b      	ldr	r3, [r3, #16]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	bf14      	ite	ne
 8000e80:	2301      	movne	r3, #1
 8000e82:	2300      	moveq	r3, #0
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	71fb      	strb	r3, [r7, #7]
                if (state && !last_exti2_state) {
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d006      	beq.n	8000e9c <EXTI9_5_IRQHandler+0x40>
 8000e8e:	4b24      	ldr	r3, [pc, #144]	@ (8000f20 <EXTI9_5_IRQHandler+0xc4>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d101      	bne.n	8000e9c <EXTI9_5_IRQHandler+0x40>
                    NVIC_SystemReset();
 8000e98:	f7ff fe68 	bl	8000b6c <__NVIC_SystemReset>
                    timer(100);
                }
                last_exti2_state = state;
 8000e9c:	4a20      	ldr	r2, [pc, #128]	@ (8000f20 <EXTI9_5_IRQHandler+0xc4>)
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	7013      	strb	r3, [r2, #0]
    }
    if (EXTI->PR & (1 << 8)) {
 8000ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f18 <EXTI9_5_IRQHandler+0xbc>)
 8000ea4:	695b      	ldr	r3, [r3, #20]
 8000ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d02f      	beq.n	8000f0e <EXTI9_5_IRQHandler+0xb2>
        EXTI->PR = (1 << 8); // Clear pending
 8000eae:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <EXTI9_5_IRQHandler+0xbc>)
 8000eb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000eb4:	615a      	str	r2, [r3, #20]
        // Handle PA8 interrupt
        uint8_t state = (GPIOA->IDR & (1<<3)) != 0;
 8000eb6:	4b19      	ldr	r3, [pc, #100]	@ (8000f1c <EXTI9_5_IRQHandler+0xc0>)
 8000eb8:	691b      	ldr	r3, [r3, #16]
 8000eba:	f003 0308 	and.w	r3, r3, #8
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	bf14      	ite	ne
 8000ec2:	2301      	movne	r3, #1
 8000ec4:	2300      	moveq	r3, #0
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	71bb      	strb	r3, [r7, #6]
               if (state && !last_exti3_state) {
 8000eca:	79bb      	ldrb	r3, [r7, #6]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d01b      	beq.n	8000f08 <EXTI9_5_IRQHandler+0xac>
 8000ed0:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <EXTI9_5_IRQHandler+0xc8>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d116      	bne.n	8000f08 <EXTI9_5_IRQHandler+0xac>
                   display_on ^= 1;
 8000eda:	4b13      	ldr	r3, [pc, #76]	@ (8000f28 <EXTI9_5_IRQHandler+0xcc>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	f083 0301 	eor.w	r3, r3, #1
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	bf14      	ite	ne
 8000eea:	2301      	movne	r3, #1
 8000eec:	2300      	moveq	r3, #0
 8000eee:	b2da      	uxtb	r2, r3
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f28 <EXTI9_5_IRQHandler+0xcc>)
 8000ef2:	701a      	strb	r2, [r3, #0]
                   timer(1000);
 8000ef4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ef8:	f7ff fb46 	bl	8000588 <timer>
                   GPIOA->ODR ^= (1 << 5);
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <EXTI9_5_IRQHandler+0xc0>)
 8000efe:	695b      	ldr	r3, [r3, #20]
 8000f00:	4a06      	ldr	r2, [pc, #24]	@ (8000f1c <EXTI9_5_IRQHandler+0xc0>)
 8000f02:	f083 0320 	eor.w	r3, r3, #32
 8000f06:	6153      	str	r3, [r2, #20]
               }
               last_exti3_state = state;
 8000f08:	4a06      	ldr	r2, [pc, #24]	@ (8000f24 <EXTI9_5_IRQHandler+0xc8>)
 8000f0a:	79bb      	ldrb	r3, [r7, #6]
 8000f0c:	7013      	strb	r3, [r2, #0]
    }
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40013c00 	.word	0x40013c00
 8000f1c:	40020000 	.word	0x40020000
 8000f20:	20000032 	.word	0x20000032
 8000f24:	20000033 	.word	0x20000033
 8000f28:	2000002e 	.word	0x2000002e

08000f2c <RTC_configuration>:
	 GPIOA->OTYPER|=0X00000000;
	 GPIOA->OSPEEDR|=0X00000000;
	 GPIOA->PUPDR|=0X00000000;
}

void RTC_configuration(uint8_t hours,uint8_t minutes,uint8_t seconds){
 8000f2c:	b490      	push	{r4, r7}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
 8000f36:	460b      	mov	r3, r1
 8000f38:	71bb      	strb	r3, [r7, #6]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	717b      	strb	r3, [r7, #5]
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000f3e:	4b47      	ldr	r3, [pc, #284]	@ (800105c <RTC_configuration+0x130>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	4a46      	ldr	r2, [pc, #280]	@ (800105c <RTC_configuration+0x130>)
 8000f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f48:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |=(1<<8);
 8000f4a:	4b45      	ldr	r3, [pc, #276]	@ (8001060 <RTC_configuration+0x134>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a44      	ldr	r2, [pc, #272]	@ (8001060 <RTC_configuration+0x134>)
 8000f50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f54:	6013      	str	r3, [r2, #0]
	RCC->CSR |= RCC_CSR_LSION;
 8000f56:	4b41      	ldr	r3, [pc, #260]	@ (800105c <RTC_configuration+0x130>)
 8000f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f5a:	4a40      	ldr	r2, [pc, #256]	@ (800105c <RTC_configuration+0x130>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6753      	str	r3, [r2, #116]	@ 0x74
	while (!(RCC->CSR & RCC_CSR_LSIRDY)) { }  // Wait until LSI is ready
 8000f62:	bf00      	nop
 8000f64:	4b3d      	ldr	r3, [pc, #244]	@ (800105c <RTC_configuration+0x130>)
 8000f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0f9      	beq.n	8000f64 <RTC_configuration+0x38>
//	RCC->BDCR &= ~RCC_BDCR_RTCEN;
//	RTC->CR &= ~RTC_CR_FMT;
	RCC->BDCR &= ~RCC_BDCR_RTCSEL;      // Clear RTCSEL bits
 8000f70:	4b3a      	ldr	r3, [pc, #232]	@ (800105c <RTC_configuration+0x130>)
 8000f72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f74:	4a39      	ldr	r2, [pc, #228]	@ (800105c <RTC_configuration+0x130>)
 8000f76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000f7a:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCSEL_1;     // 10 = LSI
 8000f7c:	4b37      	ldr	r3, [pc, #220]	@ (800105c <RTC_configuration+0x130>)
 8000f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f80:	4a36      	ldr	r2, [pc, #216]	@ (800105c <RTC_configuration+0x130>)
 8000f82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f86:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCEN;
 8000f88:	4b34      	ldr	r3, [pc, #208]	@ (800105c <RTC_configuration+0x130>)
 8000f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f8c:	4a33      	ldr	r2, [pc, #204]	@ (800105c <RTC_configuration+0x130>)
 8000f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f92:	6713      	str	r3, [r2, #112]	@ 0x70
	RTC->WPR = 0xCA;       // Disable write protection
 8000f94:	4b33      	ldr	r3, [pc, #204]	@ (8001064 <RTC_configuration+0x138>)
 8000f96:	22ca      	movs	r2, #202	@ 0xca
 8000f98:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 8000f9a:	4b32      	ldr	r3, [pc, #200]	@ (8001064 <RTC_configuration+0x138>)
 8000f9c:	2253      	movs	r2, #83	@ 0x53
 8000f9e:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->ISR |= RTC_ISR_INIT;
 8000fa0:	4b30      	ldr	r3, [pc, #192]	@ (8001064 <RTC_configuration+0x138>)
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	4a2f      	ldr	r2, [pc, #188]	@ (8001064 <RTC_configuration+0x138>)
 8000fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000faa:	60d3      	str	r3, [r2, #12]
	while (!(RTC->ISR & RTC_ISR_INITF)) { }
 8000fac:	bf00      	nop
 8000fae:	4b2d      	ldr	r3, [pc, #180]	@ (8001064 <RTC_configuration+0x138>)
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d0f9      	beq.n	8000fae <RTC_configuration+0x82>
	RTC->PRER = (127 << 16) | 249;
 8000fba:	4b2a      	ldr	r3, [pc, #168]	@ (8001064 <RTC_configuration+0x138>)
 8000fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8001068 <RTC_configuration+0x13c>)
 8000fbe:	611a      	str	r2, [r3, #16]
	RTC->TR = (BIN2BCD(hours) << 16) | (BIN2BCD(minutes) << 8) | BIN2BCD(seconds);
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4a2a      	ldr	r2, [pc, #168]	@ (800106c <RTC_configuration+0x140>)
 8000fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc8:	08db      	lsrs	r3, r3, #3
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	0118      	lsls	r0, r3, #4
 8000fce:	79fa      	ldrb	r2, [r7, #7]
 8000fd0:	4b26      	ldr	r3, [pc, #152]	@ (800106c <RTC_configuration+0x140>)
 8000fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8000fd6:	08d9      	lsrs	r1, r3, #3
 8000fd8:	460b      	mov	r3, r1
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	440b      	add	r3, r1
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	4303      	orrs	r3, r0
 8000fe6:	0418      	lsls	r0, r3, #16
 8000fe8:	79bb      	ldrb	r3, [r7, #6]
 8000fea:	4a20      	ldr	r2, [pc, #128]	@ (800106c <RTC_configuration+0x140>)
 8000fec:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff0:	08db      	lsrs	r3, r3, #3
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	011c      	lsls	r4, r3, #4
 8000ff6:	79ba      	ldrb	r2, [r7, #6]
 8000ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800106c <RTC_configuration+0x140>)
 8000ffa:	fba3 1302 	umull	r1, r3, r3, r2
 8000ffe:	08d9      	lsrs	r1, r3, #3
 8001000:	460b      	mov	r3, r1
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	440b      	add	r3, r1
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	4323      	orrs	r3, r4
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	4318      	orrs	r0, r3
 8001012:	797b      	ldrb	r3, [r7, #5]
 8001014:	4a15      	ldr	r2, [pc, #84]	@ (800106c <RTC_configuration+0x140>)
 8001016:	fba2 2303 	umull	r2, r3, r2, r3
 800101a:	08db      	lsrs	r3, r3, #3
 800101c:	b2db      	uxtb	r3, r3
 800101e:	011c      	lsls	r4, r3, #4
 8001020:	797a      	ldrb	r2, [r7, #5]
 8001022:	4b12      	ldr	r3, [pc, #72]	@ (800106c <RTC_configuration+0x140>)
 8001024:	fba3 1302 	umull	r1, r3, r3, r2
 8001028:	08d9      	lsrs	r1, r3, #3
 800102a:	460b      	mov	r3, r1
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	440b      	add	r3, r1
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	b2db      	uxtb	r3, r3
 8001036:	4323      	orrs	r3, r4
 8001038:	ea40 0203 	orr.w	r2, r0, r3
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <RTC_configuration+0x138>)
 800103e:	601a      	str	r2, [r3, #0]
	RTC->ISR &= ~RTC_ISR_INIT;            // Exit initialization mode
 8001040:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <RTC_configuration+0x138>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	4a07      	ldr	r2, [pc, #28]	@ (8001064 <RTC_configuration+0x138>)
 8001046:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800104a:	60d3      	str	r3, [r2, #12]
	RTC->WPR = 0xFF;
 800104c:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <RTC_configuration+0x138>)
 800104e:	22ff      	movs	r2, #255	@ 0xff
 8001050:	625a      	str	r2, [r3, #36]	@ 0x24
	//PWR->CR &= ~PWR_CR_DBP;  // Disable write access
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bc90      	pop	{r4, r7}
 800105a:	4770      	bx	lr
 800105c:	40023800 	.word	0x40023800
 8001060:	40007000 	.word	0x40007000
 8001064:	40002800 	.word	0x40002800
 8001068:	007f00f9 	.word	0x007f00f9
 800106c:	cccccccd 	.word	0xcccccccd

08001070 <RTC_intrupt>:
void RTC_intrupt(uint8_t hours, uint8_t minutes, uint8_t seconds) {
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	460b      	mov	r3, r1
 800107c:	71bb      	strb	r3, [r7, #6]
 800107e:	4613      	mov	r3, r2
 8001080:	717b      	strb	r3, [r7, #5]
	RTC->WPR = 0xCA;
 8001082:	4b4f      	ldr	r3, [pc, #316]	@ (80011c0 <RTC_intrupt+0x150>)
 8001084:	22ca      	movs	r2, #202	@ 0xca
 8001086:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 8001088:	4b4d      	ldr	r3, [pc, #308]	@ (80011c0 <RTC_intrupt+0x150>)
 800108a:	2253      	movs	r2, #83	@ 0x53
 800108c:	625a      	str	r2, [r3, #36]	@ 0x24
	PWR->CR |= PWR_CR_DBP;
 800108e:	4b4d      	ldr	r3, [pc, #308]	@ (80011c4 <RTC_intrupt+0x154>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a4c      	ldr	r2, [pc, #304]	@ (80011c4 <RTC_intrupt+0x154>)
 8001094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001098:	6013      	str	r3, [r2, #0]
	RTC->CR &= ~RTC_CR_ALRAE;
 800109a:	4b49      	ldr	r3, [pc, #292]	@ (80011c0 <RTC_intrupt+0x150>)
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	4a48      	ldr	r2, [pc, #288]	@ (80011c0 <RTC_intrupt+0x150>)
 80010a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010a4:	6093      	str	r3, [r2, #8]
	while (!(RTC->ISR & RTC_ISR_ALRAWF));  // Wait until writable
 80010a6:	bf00      	nop
 80010a8:	4b45      	ldr	r3, [pc, #276]	@ (80011c0 <RTC_intrupt+0x150>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d0f9      	beq.n	80010a8 <RTC_intrupt+0x38>
	RTC->CR &= ~RTC_CR_FMT;
 80010b4:	4b42      	ldr	r3, [pc, #264]	@ (80011c0 <RTC_intrupt+0x150>)
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	4a41      	ldr	r2, [pc, #260]	@ (80011c0 <RTC_intrupt+0x150>)
 80010ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80010be:	6093      	str	r3, [r2, #8]
	RTC->ALRMAR = (BIN2BCD(hours) << 16) | (BIN2BCD(minutes) << 8) | BIN2BCD(seconds);
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	4a41      	ldr	r2, [pc, #260]	@ (80011c8 <RTC_intrupt+0x158>)
 80010c4:	fba2 2303 	umull	r2, r3, r2, r3
 80010c8:	08db      	lsrs	r3, r3, #3
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	0118      	lsls	r0, r3, #4
 80010ce:	79fa      	ldrb	r2, [r7, #7]
 80010d0:	4b3d      	ldr	r3, [pc, #244]	@ (80011c8 <RTC_intrupt+0x158>)
 80010d2:	fba3 1302 	umull	r1, r3, r3, r2
 80010d6:	08d9      	lsrs	r1, r3, #3
 80010d8:	460b      	mov	r3, r1
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	440b      	add	r3, r1
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	4303      	orrs	r3, r0
 80010e6:	0418      	lsls	r0, r3, #16
 80010e8:	79bb      	ldrb	r3, [r7, #6]
 80010ea:	4a37      	ldr	r2, [pc, #220]	@ (80011c8 <RTC_intrupt+0x158>)
 80010ec:	fba2 2303 	umull	r2, r3, r2, r3
 80010f0:	08db      	lsrs	r3, r3, #3
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	011c      	lsls	r4, r3, #4
 80010f6:	79ba      	ldrb	r2, [r7, #6]
 80010f8:	4b33      	ldr	r3, [pc, #204]	@ (80011c8 <RTC_intrupt+0x158>)
 80010fa:	fba3 1302 	umull	r1, r3, r3, r2
 80010fe:	08d9      	lsrs	r1, r3, #3
 8001100:	460b      	mov	r3, r1
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	440b      	add	r3, r1
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	4323      	orrs	r3, r4
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	4318      	orrs	r0, r3
 8001112:	797b      	ldrb	r3, [r7, #5]
 8001114:	4a2c      	ldr	r2, [pc, #176]	@ (80011c8 <RTC_intrupt+0x158>)
 8001116:	fba2 2303 	umull	r2, r3, r2, r3
 800111a:	08db      	lsrs	r3, r3, #3
 800111c:	b2db      	uxtb	r3, r3
 800111e:	011c      	lsls	r4, r3, #4
 8001120:	797a      	ldrb	r2, [r7, #5]
 8001122:	4b29      	ldr	r3, [pc, #164]	@ (80011c8 <RTC_intrupt+0x158>)
 8001124:	fba3 1302 	umull	r1, r3, r3, r2
 8001128:	08d9      	lsrs	r1, r3, #3
 800112a:	460b      	mov	r3, r1
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	440b      	add	r3, r1
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	b2db      	uxtb	r3, r3
 8001136:	4323      	orrs	r3, r4
 8001138:	ea40 0203 	orr.w	r2, r0, r3
 800113c:	4b20      	ldr	r3, [pc, #128]	@ (80011c0 <RTC_intrupt+0x150>)
 800113e:	61da      	str	r2, [r3, #28]
	RTC->ALRMAR &= ~(RTC_ALRMAR_MSK1 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK3);
 8001140:	4b1f      	ldr	r3, [pc, #124]	@ (80011c0 <RTC_intrupt+0x150>)
 8001142:	69db      	ldr	r3, [r3, #28]
 8001144:	4a1e      	ldr	r2, [pc, #120]	@ (80011c0 <RTC_intrupt+0x150>)
 8001146:	f023 1380 	bic.w	r3, r3, #8388736	@ 0x800080
 800114a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800114e:	61d3      	str	r3, [r2, #28]
	RTC->ALRMAR |= RTC_ALRMAR_MSK4;
 8001150:	4b1b      	ldr	r3, [pc, #108]	@ (80011c0 <RTC_intrupt+0x150>)
 8001152:	69db      	ldr	r3, [r3, #28]
 8001154:	4a1a      	ldr	r2, [pc, #104]	@ (80011c0 <RTC_intrupt+0x150>)
 8001156:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800115a:	61d3      	str	r3, [r2, #28]
	RTC->ISR &= ~RTC_ISR_ALRAF_Msk;
 800115c:	4b18      	ldr	r3, [pc, #96]	@ (80011c0 <RTC_intrupt+0x150>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	4a17      	ldr	r2, [pc, #92]	@ (80011c0 <RTC_intrupt+0x150>)
 8001162:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001166:	60d3      	str	r3, [r2, #12]
	RTC->CR |= RTC_CR_ALRAIE | RTC_CR_ALRAE;
 8001168:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <RTC_intrupt+0x150>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	4a14      	ldr	r2, [pc, #80]	@ (80011c0 <RTC_intrupt+0x150>)
 800116e:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8001172:	6093      	str	r3, [r2, #8]
	EXTI->IMR  |= EXTI_IMR_IM17;   // Unmask interrupt line 17
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <RTC_intrupt+0x15c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a14      	ldr	r2, [pc, #80]	@ (80011cc <RTC_intrupt+0x15c>)
 800117a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800117e:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= EXTI_FTSR_TR17;  // Rising edge trigger
 8001180:	4b12      	ldr	r3, [pc, #72]	@ (80011cc <RTC_intrupt+0x15c>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	4a11      	ldr	r2, [pc, #68]	@ (80011cc <RTC_intrupt+0x15c>)
 8001186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800118a:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~EXTI_RTSR_TR17;  // Disable rising edge trigger for line 17
 800118c:	4b0f      	ldr	r3, [pc, #60]	@ (80011cc <RTC_intrupt+0x15c>)
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	4a0e      	ldr	r2, [pc, #56]	@ (80011cc <RTC_intrupt+0x15c>)
 8001192:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001196:	6093      	str	r3, [r2, #8]
	RTC->WPR = 0xFF;
 8001198:	4b09      	ldr	r3, [pc, #36]	@ (80011c0 <RTC_intrupt+0x150>)
 800119a:	22ff      	movs	r2, #255	@ 0xff
 800119c:	625a      	str	r2, [r3, #36]	@ 0x24
	PWR->CR &= ~PWR_CR_DBP;
 800119e:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <RTC_intrupt+0x154>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a08      	ldr	r2, [pc, #32]	@ (80011c4 <RTC_intrupt+0x154>)
 80011a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80011a8:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(RTC_Alarm_IRQn, 0);
 80011aa:	2100      	movs	r1, #0
 80011ac:	2029      	movs	r0, #41	@ 0x29
 80011ae:	f7ff fcb3 	bl	8000b18 <__NVIC_SetPriority>
	NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80011b2:	2029      	movs	r0, #41	@ 0x29
 80011b4:	f7ff fc92 	bl	8000adc <__NVIC_EnableIRQ>
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd90      	pop	{r4, r7, pc}
 80011c0:	40002800 	.word	0x40002800
 80011c4:	40007000 	.word	0x40007000
 80011c8:	cccccccd 	.word	0xcccccccd
 80011cc:	40013c00 	.word	0x40013c00

080011d0 <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void) {
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
	 if (RTC->ISR & RTC_ISR_ALRAF_Msk) {
 80011d4:	4b0d      	ldr	r3, [pc, #52]	@ (800120c <RTC_Alarm_IRQHandler+0x3c>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d00f      	beq.n	8001200 <RTC_Alarm_IRQHandler+0x30>
		 RTC->ISR &= ~RTC_ISR_ALRAF_Msk;    // Clear alarm flag
 80011e0:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <RTC_Alarm_IRQHandler+0x3c>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	4a09      	ldr	r2, [pc, #36]	@ (800120c <RTC_Alarm_IRQHandler+0x3c>)
 80011e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80011ea:	60d3      	str	r3, [r2, #12]
		 EXTI->PR = EXTI_PR_PR17;
 80011ec:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <RTC_Alarm_IRQHandler+0x40>)
 80011ee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80011f2:	615a      	str	r2, [r3, #20]
		 GPIOA->ODR^=(1<<(5));
 80011f4:	4b07      	ldr	r3, [pc, #28]	@ (8001214 <RTC_Alarm_IRQHandler+0x44>)
 80011f6:	695b      	ldr	r3, [r3, #20]
 80011f8:	4a06      	ldr	r2, [pc, #24]	@ (8001214 <RTC_Alarm_IRQHandler+0x44>)
 80011fa:	f083 0320 	eor.w	r3, r3, #32
 80011fe:	6153      	str	r3, [r2, #20]
	 }
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40002800 	.word	0x40002800
 8001210:	40013c00 	.word	0x40013c00
 8001214:	40020000 	.word	0x40020000

08001218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint8_t hours=15;
 800121e:	230f      	movs	r3, #15
 8001220:	71fb      	strb	r3, [r7, #7]
  uint8_t minutes=59;
 8001222:	233b      	movs	r3, #59	@ 0x3b
 8001224:	71bb      	strb	r3, [r7, #6]
  uint8_t seconds=00;
 8001226:	2300      	movs	r3, #0
 8001228:	717b      	strb	r3, [r7, #5]
  uint8_t hours_interupt=16;
 800122a:	2310      	movs	r3, #16
 800122c:	713b      	strb	r3, [r7, #4]
  uint8_t minutes_interupt=00;
 800122e:	2300      	movs	r3, #0
 8001230:	70fb      	strb	r3, [r7, #3]
  uint8_t seconds_interupt=00;
 8001232:	2300      	movs	r3, #0
 8001234:	70bb      	strb	r3, [r7, #2]
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001236:	f000 f865 	bl	8001304 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
    GPIO_configuration();
 800123a:	f7ff fccf 	bl	8000bdc <GPIO_configuration>
    test_led();
 800123e:	f7ff fcab 	bl	8000b98 <test_led>
    RTC_configuration(hours,minutes,seconds);
 8001242:	797a      	ldrb	r2, [r7, #5]
 8001244:	79b9      	ldrb	r1, [r7, #6]
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fe6f 	bl	8000f2c <RTC_configuration>
    RTC_intrupt(hours_interupt,minutes_interupt,seconds_interupt);
 800124e:	78ba      	ldrb	r2, [r7, #2]
 8001250:	78f9      	ldrb	r1, [r7, #3]
 8001252:	793b      	ldrb	r3, [r7, #4]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff0b 	bl	8001070 <RTC_intrupt>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800125a:	b662      	cpsie	i
}
 800125c:	bf00      	nop
    __enable_irq();
  /* USER CODE END 2 */
    // Enable GPIOB and I2C1 clock
    // Enable GPIOB and I2C1 clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800125e:	4b26      	ldr	r3, [pc, #152]	@ (80012f8 <main+0xe0>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	4a25      	ldr	r2, [pc, #148]	@ (80012f8 <main+0xe0>)
 8001264:	f043 0302 	orr.w	r3, r3, #2
 8001268:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 800126a:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <main+0xe0>)
 800126c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126e:	4a22      	ldr	r2, [pc, #136]	@ (80012f8 <main+0xe0>)
 8001270:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001274:	6413      	str	r3, [r2, #64]	@ 0x40

    // PB6=SCL, PB7=SDA  AF4
    GPIOB->MODER &= ~((3 << (6*2)) | (3 << (7*2)));
 8001276:	4b21      	ldr	r3, [pc, #132]	@ (80012fc <main+0xe4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a20      	ldr	r2, [pc, #128]	@ (80012fc <main+0xe4>)
 800127c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001280:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((2 << (6*2)) | (2 << (7*2)));
 8001282:	4b1e      	ldr	r3, [pc, #120]	@ (80012fc <main+0xe4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a1d      	ldr	r2, [pc, #116]	@ (80012fc <main+0xe4>)
 8001288:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 800128c:	6013      	str	r3, [r2, #0]

    // Clear AFR
    GPIOB->AFR[0] &= ~((0xF << (6*4)) | (0xF << (7*4)));
 800128e:	4b1b      	ldr	r3, [pc, #108]	@ (80012fc <main+0xe4>)
 8001290:	6a1b      	ldr	r3, [r3, #32]
 8001292:	4a1a      	ldr	r2, [pc, #104]	@ (80012fc <main+0xe4>)
 8001294:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001298:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |=  (0x4 << (6*4)) | (0x4 << (7*4));    // AF4 = I2C1
 800129a:	4b18      	ldr	r3, [pc, #96]	@ (80012fc <main+0xe4>)
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	4a17      	ldr	r2, [pc, #92]	@ (80012fc <main+0xe4>)
 80012a0:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 80012a4:	6213      	str	r3, [r2, #32]


    // Open Drain + Pull-up
    GPIOB->OTYPER |= (1<<6) | (1<<7);
 80012a6:	4b15      	ldr	r3, [pc, #84]	@ (80012fc <main+0xe4>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	4a14      	ldr	r2, [pc, #80]	@ (80012fc <main+0xe4>)
 80012ac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80012b0:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~((3 << (6*2)) | (3 << (7*2)));
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <main+0xe4>)
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	4a11      	ldr	r2, [pc, #68]	@ (80012fc <main+0xe4>)
 80012b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80012bc:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |=  (1 << (6*2)) | (1 << (7*2));
 80012be:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <main+0xe4>)
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	4a0e      	ldr	r2, [pc, #56]	@ (80012fc <main+0xe4>)
 80012c4:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 80012c8:	60d3      	str	r3, [r2, #12]

    // I2C configuration (only works if APB1 = 16 MHz!)
    I2C1->CR1 = 0;
 80012ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <main+0xe8>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
    I2C1->CR2 = 16;
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <main+0xe8>)
 80012d2:	2210      	movs	r2, #16
 80012d4:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 80;
 80012d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <main+0xe8>)
 80012d8:	2250      	movs	r2, #80	@ 0x50
 80012da:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 17;
 80012dc:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <main+0xe8>)
 80012de:	2211      	movs	r2, #17
 80012e0:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= I2C_CR1_PE;
 80012e2:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <main+0xe8>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a06      	ldr	r2, [pc, #24]	@ (8001300 <main+0xe8>)
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	6013      	str	r3, [r2, #0]
    lcd_init();
 80012ee:	f7ff fa64 	bl	80007ba <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  process_menu();
 80012f2:	f7ff fb1f 	bl	8000934 <process_menu>
 80012f6:	e7fc      	b.n	80012f2 <main+0xda>
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40020400 	.word	0x40020400
 8001300:	40005400 	.word	0x40005400

08001304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b094      	sub	sp, #80	@ 0x50
 8001308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800130a:	f107 0320 	add.w	r3, r7, #32
 800130e:	2230      	movs	r2, #48	@ 0x30
 8001310:	2100      	movs	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f000 fdf2 	bl	8001efc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001318:	f107 030c 	add.w	r3, r7, #12
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
 8001326:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001328:	2300      	movs	r3, #0
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	4b23      	ldr	r3, [pc, #140]	@ (80013bc <SystemClock_Config+0xb8>)
 800132e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001330:	4a22      	ldr	r2, [pc, #136]	@ (80013bc <SystemClock_Config+0xb8>)
 8001332:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001336:	6413      	str	r3, [r2, #64]	@ 0x40
 8001338:	4b20      	ldr	r3, [pc, #128]	@ (80013bc <SystemClock_Config+0xb8>)
 800133a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001340:	60bb      	str	r3, [r7, #8]
 8001342:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001344:	2300      	movs	r3, #0
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	4b1d      	ldr	r3, [pc, #116]	@ (80013c0 <SystemClock_Config+0xbc>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001350:	4a1b      	ldr	r2, [pc, #108]	@ (80013c0 <SystemClock_Config+0xbc>)
 8001352:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001356:	6013      	str	r3, [r2, #0]
 8001358:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <SystemClock_Config+0xbc>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001364:	2302      	movs	r3, #2
 8001366:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001368:	2301      	movs	r3, #1
 800136a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800136c:	2310      	movs	r3, #16
 800136e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001370:	2300      	movs	r3, #0
 8001372:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001374:	f107 0320 	add.w	r3, r7, #32
 8001378:	4618      	mov	r0, r3
 800137a:	f000 f99b 	bl	80016b4 <HAL_RCC_OscConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001384:	f000 f81e 	bl	80013c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001388:	230f      	movs	r3, #15
 800138a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800138c:	2300      	movs	r3, #0
 800138e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001394:	2300      	movs	r3, #0
 8001396:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	2100      	movs	r1, #0
 80013a2:	4618      	mov	r0, r3
 80013a4:	f000 fbfe 	bl	8001ba4 <HAL_RCC_ClockConfig>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013ae:	f000 f809 	bl	80013c4 <Error_Handler>
  }
}
 80013b2:	bf00      	nop
 80013b4:	3750      	adds	r7, #80	@ 0x50
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40007000 	.word	0x40007000

080013c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c8:	b672      	cpsid	i
}
 80013ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013cc:	bf00      	nop
 80013ce:	e7fd      	b.n	80013cc <Error_Handler+0x8>

080013d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <NMI_Handler+0x4>

080013d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <HardFault_Handler+0x4>

080013e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <MemManage_Handler+0x4>

080013e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <BusFault_Handler+0x4>

080013f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <UsageFault_Handler+0x4>

080013f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001406:	b480      	push	{r7}
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001426:	f000 f86f 	bl	8001508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001434:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <SystemInit+0x20>)
 8001436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800143a:	4a05      	ldr	r2, [pc, #20]	@ (8001450 <SystemInit+0x20>)
 800143c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001440:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001454:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800148c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001458:	f7ff ffea 	bl	8001430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800145c:	480c      	ldr	r0, [pc, #48]	@ (8001490 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800145e:	490d      	ldr	r1, [pc, #52]	@ (8001494 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001460:	4a0d      	ldr	r2, [pc, #52]	@ (8001498 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001464:	e002      	b.n	800146c <LoopCopyDataInit>

08001466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800146a:	3304      	adds	r3, #4

0800146c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800146c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800146e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001470:	d3f9      	bcc.n	8001466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001472:	4a0a      	ldr	r2, [pc, #40]	@ (800149c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001474:	4c0a      	ldr	r4, [pc, #40]	@ (80014a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001478:	e001      	b.n	800147e <LoopFillZerobss>

0800147a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800147a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800147c:	3204      	adds	r2, #4

0800147e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800147e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001480:	d3fb      	bcc.n	800147a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001482:	f000 fd43 	bl	8001f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001486:	f7ff fec7 	bl	8001218 <main>
  bx  lr    
 800148a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800148c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001494:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001498:	08002074 	.word	0x08002074
  ldr r2, =_sbss
 800149c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80014a0:	20000038 	.word	0x20000038

080014a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014a4:	e7fe      	b.n	80014a4 <ADC_IRQHandler>
	...

080014a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014b0:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <HAL_InitTick+0x54>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <HAL_InitTick+0x58>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4619      	mov	r1, r3
 80014ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014be:	fbb3 f3f1 	udiv	r3, r3, r1
 80014c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f8e8 	bl	800169c <HAL_SYSTICK_Config>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e00e      	b.n	80014f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b0f      	cmp	r3, #15
 80014da:	d80a      	bhi.n	80014f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014dc:	2200      	movs	r2, #0
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	f04f 30ff 	mov.w	r0, #4294967295
 80014e4:	f000 f8be 	bl	8001664 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e8:	4a06      	ldr	r2, [pc, #24]	@ (8001504 <HAL_InitTick+0x5c>)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e000      	b.n	80014f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000004 	.word	0x20000004
 8001500:	2000000c 	.word	0x2000000c
 8001504:	20000008 	.word	0x20000008

08001508 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800150c:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <HAL_IncTick+0x20>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	461a      	mov	r2, r3
 8001512:	4b06      	ldr	r3, [pc, #24]	@ (800152c <HAL_IncTick+0x24>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4413      	add	r3, r2
 8001518:	4a04      	ldr	r2, [pc, #16]	@ (800152c <HAL_IncTick+0x24>)
 800151a:	6013      	str	r3, [r2, #0]
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	2000000c 	.word	0x2000000c
 800152c:	20000034 	.word	0x20000034

08001530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return uwTick;
 8001534:	4b03      	ldr	r3, [pc, #12]	@ (8001544 <HAL_GetTick+0x14>)
 8001536:	681b      	ldr	r3, [r3, #0]
}
 8001538:	4618      	mov	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	20000034 	.word	0x20000034

08001548 <__NVIC_GetPriorityGrouping>:
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800154c:	4b04      	ldr	r3, [pc, #16]	@ (8001560 <__NVIC_GetPriorityGrouping+0x18>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	0a1b      	lsrs	r3, r3, #8
 8001552:	f003 0307 	and.w	r3, r3, #7
}
 8001556:	4618      	mov	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <__NVIC_SetPriority>:
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	6039      	str	r1, [r7, #0]
 800156e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001574:	2b00      	cmp	r3, #0
 8001576:	db0a      	blt.n	800158e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	b2da      	uxtb	r2, r3
 800157c:	490c      	ldr	r1, [pc, #48]	@ (80015b0 <__NVIC_SetPriority+0x4c>)
 800157e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001582:	0112      	lsls	r2, r2, #4
 8001584:	b2d2      	uxtb	r2, r2
 8001586:	440b      	add	r3, r1
 8001588:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800158c:	e00a      	b.n	80015a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	b2da      	uxtb	r2, r3
 8001592:	4908      	ldr	r1, [pc, #32]	@ (80015b4 <__NVIC_SetPriority+0x50>)
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	f003 030f 	and.w	r3, r3, #15
 800159a:	3b04      	subs	r3, #4
 800159c:	0112      	lsls	r2, r2, #4
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	440b      	add	r3, r1
 80015a2:	761a      	strb	r2, [r3, #24]
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	e000e100 	.word	0xe000e100
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <NVIC_EncodePriority>:
{
 80015b8:	b480      	push	{r7}
 80015ba:	b089      	sub	sp, #36	@ 0x24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	f003 0307 	and.w	r3, r3, #7
 80015ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	f1c3 0307 	rsb	r3, r3, #7
 80015d2:	2b04      	cmp	r3, #4
 80015d4:	bf28      	it	cs
 80015d6:	2304      	movcs	r3, #4
 80015d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	3304      	adds	r3, #4
 80015de:	2b06      	cmp	r3, #6
 80015e0:	d902      	bls.n	80015e8 <NVIC_EncodePriority+0x30>
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3b03      	subs	r3, #3
 80015e6:	e000      	b.n	80015ea <NVIC_EncodePriority+0x32>
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ec:	f04f 32ff 	mov.w	r2, #4294967295
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43da      	mvns	r2, r3
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	401a      	ands	r2, r3
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001600:	f04f 31ff 	mov.w	r1, #4294967295
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	fa01 f303 	lsl.w	r3, r1, r3
 800160a:	43d9      	mvns	r1, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	4313      	orrs	r3, r2
}
 8001612:	4618      	mov	r0, r3
 8001614:	3724      	adds	r7, #36	@ 0x24
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
	...

08001620 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	3b01      	subs	r3, #1
 800162c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001630:	d301      	bcc.n	8001636 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001632:	2301      	movs	r3, #1
 8001634:	e00f      	b.n	8001656 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001636:	4a0a      	ldr	r2, [pc, #40]	@ (8001660 <SysTick_Config+0x40>)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800163e:	210f      	movs	r1, #15
 8001640:	f04f 30ff 	mov.w	r0, #4294967295
 8001644:	f7ff ff8e 	bl	8001564 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001648:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <SysTick_Config+0x40>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800164e:	4b04      	ldr	r3, [pc, #16]	@ (8001660 <SysTick_Config+0x40>)
 8001650:	2207      	movs	r2, #7
 8001652:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001654:	2300      	movs	r3, #0
}
 8001656:	4618      	mov	r0, r3
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	e000e010 	.word	0xe000e010

08001664 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
 8001670:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001676:	f7ff ff67 	bl	8001548 <__NVIC_GetPriorityGrouping>
 800167a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	68b9      	ldr	r1, [r7, #8]
 8001680:	6978      	ldr	r0, [r7, #20]
 8001682:	f7ff ff99 	bl	80015b8 <NVIC_EncodePriority>
 8001686:	4602      	mov	r2, r0
 8001688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff ff68 	bl	8001564 <__NVIC_SetPriority>
}
 8001694:	bf00      	nop
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff ffbb 	bl	8001620 <SysTick_Config>
 80016aa:	4603      	mov	r3, r0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e267      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d075      	beq.n	80017be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80016d2:	4b88      	ldr	r3, [pc, #544]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 030c 	and.w	r3, r3, #12
 80016da:	2b04      	cmp	r3, #4
 80016dc:	d00c      	beq.n	80016f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016de:	4b85      	ldr	r3, [pc, #532]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80016e6:	2b08      	cmp	r3, #8
 80016e8:	d112      	bne.n	8001710 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ea:	4b82      	ldr	r3, [pc, #520]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80016f6:	d10b      	bne.n	8001710 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f8:	4b7e      	ldr	r3, [pc, #504]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d05b      	beq.n	80017bc <HAL_RCC_OscConfig+0x108>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d157      	bne.n	80017bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e242      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001718:	d106      	bne.n	8001728 <HAL_RCC_OscConfig+0x74>
 800171a:	4b76      	ldr	r3, [pc, #472]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a75      	ldr	r2, [pc, #468]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	e01d      	b.n	8001764 <HAL_RCC_OscConfig+0xb0>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001730:	d10c      	bne.n	800174c <HAL_RCC_OscConfig+0x98>
 8001732:	4b70      	ldr	r3, [pc, #448]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a6f      	ldr	r2, [pc, #444]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	4b6d      	ldr	r3, [pc, #436]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a6c      	ldr	r2, [pc, #432]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	e00b      	b.n	8001764 <HAL_RCC_OscConfig+0xb0>
 800174c:	4b69      	ldr	r3, [pc, #420]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a68      	ldr	r2, [pc, #416]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001756:	6013      	str	r3, [r2, #0]
 8001758:	4b66      	ldr	r3, [pc, #408]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a65      	ldr	r2, [pc, #404]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 800175e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d013      	beq.n	8001794 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176c:	f7ff fee0 	bl	8001530 <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001774:	f7ff fedc 	bl	8001530 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b64      	cmp	r3, #100	@ 0x64
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e207      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001786:	4b5b      	ldr	r3, [pc, #364]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d0f0      	beq.n	8001774 <HAL_RCC_OscConfig+0xc0>
 8001792:	e014      	b.n	80017be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001794:	f7ff fecc 	bl	8001530 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800179c:	f7ff fec8 	bl	8001530 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b64      	cmp	r3, #100	@ 0x64
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e1f3      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ae:	4b51      	ldr	r3, [pc, #324]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0xe8>
 80017ba:	e000      	b.n	80017be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d063      	beq.n	8001892 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80017ca:	4b4a      	ldr	r3, [pc, #296]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f003 030c 	and.w	r3, r3, #12
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00b      	beq.n	80017ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017d6:	4b47      	ldr	r3, [pc, #284]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80017de:	2b08      	cmp	r3, #8
 80017e0:	d11c      	bne.n	800181c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017e2:	4b44      	ldr	r3, [pc, #272]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d116      	bne.n	800181c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ee:	4b41      	ldr	r3, [pc, #260]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d005      	beq.n	8001806 <HAL_RCC_OscConfig+0x152>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d001      	beq.n	8001806 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e1c7      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001806:	4b3b      	ldr	r3, [pc, #236]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	691b      	ldr	r3, [r3, #16]
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4937      	ldr	r1, [pc, #220]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001816:	4313      	orrs	r3, r2
 8001818:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800181a:	e03a      	b.n	8001892 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d020      	beq.n	8001866 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001824:	4b34      	ldr	r3, [pc, #208]	@ (80018f8 <HAL_RCC_OscConfig+0x244>)
 8001826:	2201      	movs	r2, #1
 8001828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800182a:	f7ff fe81 	bl	8001530 <HAL_GetTick>
 800182e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001830:	e008      	b.n	8001844 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001832:	f7ff fe7d 	bl	8001530 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e1a8      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001844:	4b2b      	ldr	r3, [pc, #172]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0f0      	beq.n	8001832 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001850:	4b28      	ldr	r3, [pc, #160]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	4925      	ldr	r1, [pc, #148]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001860:	4313      	orrs	r3, r2
 8001862:	600b      	str	r3, [r1, #0]
 8001864:	e015      	b.n	8001892 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001866:	4b24      	ldr	r3, [pc, #144]	@ (80018f8 <HAL_RCC_OscConfig+0x244>)
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186c:	f7ff fe60 	bl	8001530 <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001874:	f7ff fe5c 	bl	8001530 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e187      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001886:	4b1b      	ldr	r3, [pc, #108]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f0      	bne.n	8001874 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0308 	and.w	r3, r3, #8
 800189a:	2b00      	cmp	r3, #0
 800189c:	d036      	beq.n	800190c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d016      	beq.n	80018d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018a6:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <HAL_RCC_OscConfig+0x248>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ac:	f7ff fe40 	bl	8001530 <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b4:	f7ff fe3c 	bl	8001530 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e167      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018c6:	4b0b      	ldr	r3, [pc, #44]	@ (80018f4 <HAL_RCC_OscConfig+0x240>)
 80018c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d0f0      	beq.n	80018b4 <HAL_RCC_OscConfig+0x200>
 80018d2:	e01b      	b.n	800190c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018d4:	4b09      	ldr	r3, [pc, #36]	@ (80018fc <HAL_RCC_OscConfig+0x248>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018da:	f7ff fe29 	bl	8001530 <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018e0:	e00e      	b.n	8001900 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018e2:	f7ff fe25 	bl	8001530 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d907      	bls.n	8001900 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e150      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
 80018f4:	40023800 	.word	0x40023800
 80018f8:	42470000 	.word	0x42470000
 80018fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001900:	4b88      	ldr	r3, [pc, #544]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001902:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1ea      	bne.n	80018e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	2b00      	cmp	r3, #0
 8001916:	f000 8097 	beq.w	8001a48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800191a:	2300      	movs	r3, #0
 800191c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800191e:	4b81      	ldr	r3, [pc, #516]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d10f      	bne.n	800194a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	4b7d      	ldr	r3, [pc, #500]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	4a7c      	ldr	r2, [pc, #496]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001938:	6413      	str	r3, [r2, #64]	@ 0x40
 800193a:	4b7a      	ldr	r3, [pc, #488]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 800193c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001946:	2301      	movs	r3, #1
 8001948:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800194a:	4b77      	ldr	r3, [pc, #476]	@ (8001b28 <HAL_RCC_OscConfig+0x474>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001952:	2b00      	cmp	r3, #0
 8001954:	d118      	bne.n	8001988 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001956:	4b74      	ldr	r3, [pc, #464]	@ (8001b28 <HAL_RCC_OscConfig+0x474>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a73      	ldr	r2, [pc, #460]	@ (8001b28 <HAL_RCC_OscConfig+0x474>)
 800195c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001962:	f7ff fde5 	bl	8001530 <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001968:	e008      	b.n	800197c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800196a:	f7ff fde1 	bl	8001530 <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d901      	bls.n	800197c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e10c      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800197c:	4b6a      	ldr	r3, [pc, #424]	@ (8001b28 <HAL_RCC_OscConfig+0x474>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001984:	2b00      	cmp	r3, #0
 8001986:	d0f0      	beq.n	800196a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d106      	bne.n	800199e <HAL_RCC_OscConfig+0x2ea>
 8001990:	4b64      	ldr	r3, [pc, #400]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001994:	4a63      	ldr	r2, [pc, #396]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	6713      	str	r3, [r2, #112]	@ 0x70
 800199c:	e01c      	b.n	80019d8 <HAL_RCC_OscConfig+0x324>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2b05      	cmp	r3, #5
 80019a4:	d10c      	bne.n	80019c0 <HAL_RCC_OscConfig+0x30c>
 80019a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 80019a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019aa:	4a5e      	ldr	r2, [pc, #376]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 80019ac:	f043 0304 	orr.w	r3, r3, #4
 80019b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80019b2:	4b5c      	ldr	r3, [pc, #368]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 80019b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019b6:	4a5b      	ldr	r2, [pc, #364]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80019be:	e00b      	b.n	80019d8 <HAL_RCC_OscConfig+0x324>
 80019c0:	4b58      	ldr	r3, [pc, #352]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 80019c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019c4:	4a57      	ldr	r2, [pc, #348]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 80019c6:	f023 0301 	bic.w	r3, r3, #1
 80019ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80019cc:	4b55      	ldr	r3, [pc, #340]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 80019ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019d0:	4a54      	ldr	r2, [pc, #336]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 80019d2:	f023 0304 	bic.w	r3, r3, #4
 80019d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d015      	beq.n	8001a0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e0:	f7ff fda6 	bl	8001530 <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e6:	e00a      	b.n	80019fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019e8:	f7ff fda2 	bl	8001530 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e0cb      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019fe:	4b49      	ldr	r3, [pc, #292]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d0ee      	beq.n	80019e8 <HAL_RCC_OscConfig+0x334>
 8001a0a:	e014      	b.n	8001a36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0c:	f7ff fd90 	bl	8001530 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a12:	e00a      	b.n	8001a2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a14:	f7ff fd8c 	bl	8001530 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e0b5      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a2a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1ee      	bne.n	8001a14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a36:	7dfb      	ldrb	r3, [r7, #23]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d105      	bne.n	8001a48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a3c:	4b39      	ldr	r3, [pc, #228]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a40:	4a38      	ldr	r2, [pc, #224]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	f000 80a1 	beq.w	8001b94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a52:	4b34      	ldr	r3, [pc, #208]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 030c 	and.w	r3, r3, #12
 8001a5a:	2b08      	cmp	r3, #8
 8001a5c:	d05c      	beq.n	8001b18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d141      	bne.n	8001aea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a66:	4b31      	ldr	r3, [pc, #196]	@ (8001b2c <HAL_RCC_OscConfig+0x478>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a6c:	f7ff fd60 	bl	8001530 <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a74:	f7ff fd5c 	bl	8001530 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e087      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a86:	4b27      	ldr	r3, [pc, #156]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1f0      	bne.n	8001a74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69da      	ldr	r2, [r3, #28]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a1b      	ldr	r3, [r3, #32]
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa0:	019b      	lsls	r3, r3, #6
 8001aa2:	431a      	orrs	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa8:	085b      	lsrs	r3, r3, #1
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	041b      	lsls	r3, r3, #16
 8001aae:	431a      	orrs	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab4:	061b      	lsls	r3, r3, #24
 8001ab6:	491b      	ldr	r1, [pc, #108]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001abc:	4b1b      	ldr	r3, [pc, #108]	@ (8001b2c <HAL_RCC_OscConfig+0x478>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac2:	f7ff fd35 	bl	8001530 <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aca:	f7ff fd31 	bl	8001530 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e05c      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001adc:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d0f0      	beq.n	8001aca <HAL_RCC_OscConfig+0x416>
 8001ae8:	e054      	b.n	8001b94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aea:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <HAL_RCC_OscConfig+0x478>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af0:	f7ff fd1e 	bl	8001530 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af8:	f7ff fd1a 	bl	8001530 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e045      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b0a:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <HAL_RCC_OscConfig+0x470>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d1f0      	bne.n	8001af8 <HAL_RCC_OscConfig+0x444>
 8001b16:	e03d      	b.n	8001b94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d107      	bne.n	8001b30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e038      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
 8001b24:	40023800 	.word	0x40023800
 8001b28:	40007000 	.word	0x40007000
 8001b2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b30:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <HAL_RCC_OscConfig+0x4ec>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d028      	beq.n	8001b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d121      	bne.n	8001b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d11a      	bne.n	8001b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001b60:	4013      	ands	r3, r2
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d111      	bne.n	8001b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b76:	085b      	lsrs	r3, r3, #1
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d107      	bne.n	8001b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d001      	beq.n	8001b94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800

08001ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e0cc      	b.n	8001d52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bb8:	4b68      	ldr	r3, [pc, #416]	@ (8001d5c <HAL_RCC_ClockConfig+0x1b8>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0307 	and.w	r3, r3, #7
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d90c      	bls.n	8001be0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc6:	4b65      	ldr	r3, [pc, #404]	@ (8001d5c <HAL_RCC_ClockConfig+0x1b8>)
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	b2d2      	uxtb	r2, r2
 8001bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bce:	4b63      	ldr	r3, [pc, #396]	@ (8001d5c <HAL_RCC_ClockConfig+0x1b8>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	683a      	ldr	r2, [r7, #0]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d001      	beq.n	8001be0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e0b8      	b.n	8001d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d020      	beq.n	8001c2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0304 	and.w	r3, r3, #4
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d005      	beq.n	8001c04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bf8:	4b59      	ldr	r3, [pc, #356]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	4a58      	ldr	r2, [pc, #352]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0308 	and.w	r3, r3, #8
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d005      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c10:	4b53      	ldr	r3, [pc, #332]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	4a52      	ldr	r2, [pc, #328]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c1c:	4b50      	ldr	r3, [pc, #320]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	494d      	ldr	r1, [pc, #308]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d044      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d107      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c42:	4b47      	ldr	r3, [pc, #284]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d119      	bne.n	8001c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e07f      	b.n	8001d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d003      	beq.n	8001c62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	d107      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c62:	4b3f      	ldr	r3, [pc, #252]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d109      	bne.n	8001c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e06f      	b.n	8001d52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c72:	4b3b      	ldr	r3, [pc, #236]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e067      	b.n	8001d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c82:	4b37      	ldr	r3, [pc, #220]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f023 0203 	bic.w	r2, r3, #3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	4934      	ldr	r1, [pc, #208]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001c90:	4313      	orrs	r3, r2
 8001c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c94:	f7ff fc4c 	bl	8001530 <HAL_GetTick>
 8001c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c9a:	e00a      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9c:	f7ff fc48 	bl	8001530 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e04f      	b.n	8001d52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f003 020c 	and.w	r2, r3, #12
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d1eb      	bne.n	8001c9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cc4:	4b25      	ldr	r3, [pc, #148]	@ (8001d5c <HAL_RCC_ClockConfig+0x1b8>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0307 	and.w	r3, r3, #7
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d20c      	bcs.n	8001cec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd2:	4b22      	ldr	r3, [pc, #136]	@ (8001d5c <HAL_RCC_ClockConfig+0x1b8>)
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	b2d2      	uxtb	r2, r2
 8001cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cda:	4b20      	ldr	r3, [pc, #128]	@ (8001d5c <HAL_RCC_ClockConfig+0x1b8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d001      	beq.n	8001cec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e032      	b.n	8001d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d008      	beq.n	8001d0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cf8:	4b19      	ldr	r3, [pc, #100]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	4916      	ldr	r1, [pc, #88]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001d06:	4313      	orrs	r3, r2
 8001d08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d009      	beq.n	8001d2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d16:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	490e      	ldr	r1, [pc, #56]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001d26:	4313      	orrs	r3, r2
 8001d28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d2a:	f000 f821 	bl	8001d70 <HAL_RCC_GetSysClockFreq>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	4b0b      	ldr	r3, [pc, #44]	@ (8001d60 <HAL_RCC_ClockConfig+0x1bc>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	091b      	lsrs	r3, r3, #4
 8001d36:	f003 030f 	and.w	r3, r3, #15
 8001d3a:	490a      	ldr	r1, [pc, #40]	@ (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001d3c:	5ccb      	ldrb	r3, [r1, r3]
 8001d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d42:	4a09      	ldr	r2, [pc, #36]	@ (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001d44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001d46:	4b09      	ldr	r3, [pc, #36]	@ (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fbac 	bl	80014a8 <HAL_InitTick>

  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40023c00 	.word	0x40023c00
 8001d60:	40023800 	.word	0x40023800
 8001d64:	08002054 	.word	0x08002054
 8001d68:	20000004 	.word	0x20000004
 8001d6c:	20000008 	.word	0x20000008

08001d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d74:	b090      	sub	sp, #64	@ 0x40
 8001d76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d88:	4b59      	ldr	r3, [pc, #356]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 030c 	and.w	r3, r3, #12
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d00d      	beq.n	8001db0 <HAL_RCC_GetSysClockFreq+0x40>
 8001d94:	2b08      	cmp	r3, #8
 8001d96:	f200 80a1 	bhi.w	8001edc <HAL_RCC_GetSysClockFreq+0x16c>
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d002      	beq.n	8001da4 <HAL_RCC_GetSysClockFreq+0x34>
 8001d9e:	2b04      	cmp	r3, #4
 8001da0:	d003      	beq.n	8001daa <HAL_RCC_GetSysClockFreq+0x3a>
 8001da2:	e09b      	b.n	8001edc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001da4:	4b53      	ldr	r3, [pc, #332]	@ (8001ef4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001da6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001da8:	e09b      	b.n	8001ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001daa:	4b53      	ldr	r3, [pc, #332]	@ (8001ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001dac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001dae:	e098      	b.n	8001ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001db0:	4b4f      	ldr	r3, [pc, #316]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001db8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dba:	4b4d      	ldr	r3, [pc, #308]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d028      	beq.n	8001e18 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dc6:	4b4a      	ldr	r3, [pc, #296]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	099b      	lsrs	r3, r3, #6
 8001dcc:	2200      	movs	r2, #0
 8001dce:	623b      	str	r3, [r7, #32]
 8001dd0:	627a      	str	r2, [r7, #36]	@ 0x24
 8001dd2:	6a3b      	ldr	r3, [r7, #32]
 8001dd4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001dd8:	2100      	movs	r1, #0
 8001dda:	4b47      	ldr	r3, [pc, #284]	@ (8001ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ddc:	fb03 f201 	mul.w	r2, r3, r1
 8001de0:	2300      	movs	r3, #0
 8001de2:	fb00 f303 	mul.w	r3, r0, r3
 8001de6:	4413      	add	r3, r2
 8001de8:	4a43      	ldr	r2, [pc, #268]	@ (8001ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001dea:	fba0 1202 	umull	r1, r2, r0, r2
 8001dee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001df0:	460a      	mov	r2, r1
 8001df2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001df4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001df6:	4413      	add	r3, r2
 8001df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	61bb      	str	r3, [r7, #24]
 8001e00:	61fa      	str	r2, [r7, #28]
 8001e02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001e0a:	f7fe f9e3 	bl	80001d4 <__aeabi_uldivmod>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4613      	mov	r3, r2
 8001e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e16:	e053      	b.n	8001ec0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e18:	4b35      	ldr	r3, [pc, #212]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	099b      	lsrs	r3, r3, #6
 8001e1e:	2200      	movs	r2, #0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	617a      	str	r2, [r7, #20]
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001e2a:	f04f 0b00 	mov.w	fp, #0
 8001e2e:	4652      	mov	r2, sl
 8001e30:	465b      	mov	r3, fp
 8001e32:	f04f 0000 	mov.w	r0, #0
 8001e36:	f04f 0100 	mov.w	r1, #0
 8001e3a:	0159      	lsls	r1, r3, #5
 8001e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e40:	0150      	lsls	r0, r2, #5
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
 8001e46:	ebb2 080a 	subs.w	r8, r2, sl
 8001e4a:	eb63 090b 	sbc.w	r9, r3, fp
 8001e4e:	f04f 0200 	mov.w	r2, #0
 8001e52:	f04f 0300 	mov.w	r3, #0
 8001e56:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001e5a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001e5e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001e62:	ebb2 0408 	subs.w	r4, r2, r8
 8001e66:	eb63 0509 	sbc.w	r5, r3, r9
 8001e6a:	f04f 0200 	mov.w	r2, #0
 8001e6e:	f04f 0300 	mov.w	r3, #0
 8001e72:	00eb      	lsls	r3, r5, #3
 8001e74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e78:	00e2      	lsls	r2, r4, #3
 8001e7a:	4614      	mov	r4, r2
 8001e7c:	461d      	mov	r5, r3
 8001e7e:	eb14 030a 	adds.w	r3, r4, sl
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	eb45 030b 	adc.w	r3, r5, fp
 8001e88:	607b      	str	r3, [r7, #4]
 8001e8a:	f04f 0200 	mov.w	r2, #0
 8001e8e:	f04f 0300 	mov.w	r3, #0
 8001e92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e96:	4629      	mov	r1, r5
 8001e98:	028b      	lsls	r3, r1, #10
 8001e9a:	4621      	mov	r1, r4
 8001e9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ea0:	4621      	mov	r1, r4
 8001ea2:	028a      	lsls	r2, r1, #10
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eaa:	2200      	movs	r2, #0
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	60fa      	str	r2, [r7, #12]
 8001eb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001eb4:	f7fe f98e 	bl	80001d4 <__aeabi_uldivmod>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	0c1b      	lsrs	r3, r3, #16
 8001ec6:	f003 0303 	and.w	r3, r3, #3
 8001eca:	3301      	adds	r3, #1
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001ed0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001eda:	e002      	b.n	8001ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ede:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ee0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3740      	adds	r7, #64	@ 0x40
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001eee:	bf00      	nop
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	00f42400 	.word	0x00f42400
 8001ef8:	017d7840 	.word	0x017d7840

08001efc <memset>:
 8001efc:	4402      	add	r2, r0
 8001efe:	4603      	mov	r3, r0
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d100      	bne.n	8001f06 <memset+0xa>
 8001f04:	4770      	bx	lr
 8001f06:	f803 1b01 	strb.w	r1, [r3], #1
 8001f0a:	e7f9      	b.n	8001f00 <memset+0x4>

08001f0c <__libc_init_array>:
 8001f0c:	b570      	push	{r4, r5, r6, lr}
 8001f0e:	4d0d      	ldr	r5, [pc, #52]	@ (8001f44 <__libc_init_array+0x38>)
 8001f10:	4c0d      	ldr	r4, [pc, #52]	@ (8001f48 <__libc_init_array+0x3c>)
 8001f12:	1b64      	subs	r4, r4, r5
 8001f14:	10a4      	asrs	r4, r4, #2
 8001f16:	2600      	movs	r6, #0
 8001f18:	42a6      	cmp	r6, r4
 8001f1a:	d109      	bne.n	8001f30 <__libc_init_array+0x24>
 8001f1c:	4d0b      	ldr	r5, [pc, #44]	@ (8001f4c <__libc_init_array+0x40>)
 8001f1e:	4c0c      	ldr	r4, [pc, #48]	@ (8001f50 <__libc_init_array+0x44>)
 8001f20:	f000 f818 	bl	8001f54 <_init>
 8001f24:	1b64      	subs	r4, r4, r5
 8001f26:	10a4      	asrs	r4, r4, #2
 8001f28:	2600      	movs	r6, #0
 8001f2a:	42a6      	cmp	r6, r4
 8001f2c:	d105      	bne.n	8001f3a <__libc_init_array+0x2e>
 8001f2e:	bd70      	pop	{r4, r5, r6, pc}
 8001f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f34:	4798      	blx	r3
 8001f36:	3601      	adds	r6, #1
 8001f38:	e7ee      	b.n	8001f18 <__libc_init_array+0xc>
 8001f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f3e:	4798      	blx	r3
 8001f40:	3601      	adds	r6, #1
 8001f42:	e7f2      	b.n	8001f2a <__libc_init_array+0x1e>
 8001f44:	0800206c 	.word	0x0800206c
 8001f48:	0800206c 	.word	0x0800206c
 8001f4c:	0800206c 	.word	0x0800206c
 8001f50:	08002070 	.word	0x08002070

08001f54 <_init>:
 8001f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f56:	bf00      	nop
 8001f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f5a:	bc08      	pop	{r3}
 8001f5c:	469e      	mov	lr, r3
 8001f5e:	4770      	bx	lr

08001f60 <_fini>:
 8001f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f62:	bf00      	nop
 8001f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f66:	bc08      	pop	{r3}
 8001f68:	469e      	mov	lr, r3
 8001f6a:	4770      	bx	lr
