module partsel_00359(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [27:1] x4;
  wire signed [25:7] x5;
  wire signed [3:30] x6;
  wire signed [30:3] x7;
  wire [4:27] x8;
  wire [2:25] x9;
  wire signed [2:27] x10;
  wire [25:6] x11;
  wire signed [29:6] x12;
  wire [31:7] x13;
  wire signed [6:30] x14;
  wire [1:28] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [27:4] p0 = 160619854;
  localparam [31:2] p1 = 146829934;
  localparam [5:29] p2 = 473725228;
  localparam [27:5] p3 = 246588609;
  assign x4 = p0;
  assign x5 = (((({x0[13 +: 3], (p0[4 + s0 -: 5] + p0[17 -: 1])} & x2) & (p2[26 + s1 -: 1] + (p3[12 -: 3] & p1))) | x3[17 +: 3]) | p0[0 + s2 -: 6]);
  assign x6 = {{2{p2[6 + s2 -: 4]}}, x5[21 + s0 -: 5]};
  assign x7 = (p0[11 + s2 -: 5] + p3);
  assign x8 = p0[15 -: 1];
  assign x9 = x2;
  assign x10 = ((({x6[23 -: 4], p2[16 -: 4]} - x1[14]) & (((!ctrl[3] && !ctrl[2] || ctrl[2] ? x1[16 -: 4] : x9) & x6[16 + s2]) | p1)) | {2{(!ctrl[2] && !ctrl[3] && ctrl[0] ? p2 : x1[26 + s3 +: 6])}});
  assign x11 = ((ctrl[2] && !ctrl[1] || !ctrl[0] ? x6[14] : (({2{x0}} ^ p2[19 + s0]) + (ctrl[3] && ctrl[3] || ctrl[1] ? p2[19] : x10[20]))) ^ {2{x4}});
  assign x12 = (p3[31 + s0 +: 4] & (x8 ^ (p2[17 -: 2] + p3[16 + s1 +: 2])));
  assign x13 = x12[18 + s0 -: 6];
  assign x14 = p3[11 +: 3];
  assign x15 = (ctrl[3] || !ctrl[1] && !ctrl[1] ? x12 : x7[23]);
  assign y0 = x4[9];
  assign y1 = {{2{p2[12]}}, ({2{{((p2[13] ^ x14[10]) | p0), {2{x15[22]}}}}} & {2{(p1 | (p1[15 +: 1] & p1[8 + s1]))}})};
  assign y2 = p2[23];
  assign y3 = (!ctrl[1] || ctrl[2] && ctrl[3] ? {2{p1[7 + s2]}} : x6[0 + s3 -: 2]);
endmodule
