-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity csc_enc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC );
end;


architecture behav of csc_enc is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "csc_enc_csc_enc,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.434000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=38,HLS_SYN_DSP=0,HLS_SYN_FF=1240,HLS_SYN_LUT=2723,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal N_reg_333 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal M_reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_reg_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln79_fu_170_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln79_reg_351 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln79_fu_174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln79_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1_fu_184_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1_reg_361 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln81_fu_192_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln81_reg_367 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln81_1_fu_196_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln81_1_reg_372 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln81_2_fu_218_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln81_2_reg_383 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln81_fu_203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln82_fu_226_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln82_reg_388 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_fu_236_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_reg_393 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln47_fu_249_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_reg_398 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_139_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_num2_reg_403 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_num0_reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fu_144_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_num1_reg_413 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_fu_282_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal a_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_ce0 : STD_LOGIC;
    signal a_we0 : STD_LOGIC;
    signal a_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_ce0 : STD_LOGIC;
    signal data_we0 : STD_LOGIC;
    signal data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inputMatrix_fu_106_ap_start : STD_LOGIC;
    signal grp_inputMatrix_fu_106_ap_done : STD_LOGIC;
    signal grp_inputMatrix_fu_106_ap_idle : STD_LOGIC;
    signal grp_inputMatrix_fu_106_ap_ready : STD_LOGIC;
    signal grp_inputMatrix_fu_106_in_r_TREADY : STD_LOGIC;
    signal grp_inputMatrix_fu_106_matrix_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_inputMatrix_fu_106_matrix_ce0 : STD_LOGIC;
    signal grp_inputMatrix_fu_106_matrix_we0 : STD_LOGIC;
    signal grp_inputMatrix_fu_106_matrix_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inputMatrix_fu_106_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inputMatrix_fu_106_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inputMatrix_fu_106_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inputMatrix_fu_106_grp_fu_423_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inputMatrix_fu_106_grp_fu_423_p_ce : STD_LOGIC;
    signal grp_inputMatrix_fu_106_grp_fu_426_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_inputMatrix_fu_106_grp_fu_426_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_inputMatrix_fu_106_grp_fu_426_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_inputMatrix_fu_106_grp_fu_426_p_ce : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_idle : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_ready : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_ce0 : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_ce0 : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_we0 : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o_ap_vld : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_139_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_139_p_ce : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_423_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_423_p_ce : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_ce : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_done : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_idle : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_ready : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TREADY : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TVALID : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_data_ce0 : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num0_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num0_2_out_ap_vld : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num1_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num1_1_out_ap_vld : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num2_1_out_ap_vld : STD_LOGIC;
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_p_out_ap_vld : STD_LOGIC;
    signal grp_inputMatrix_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm_state8 : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal nnz_fu_48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal zext_ln82_fu_240_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_fu_254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_52 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln81_fu_208_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_139_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln93_fu_180_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln81_3_fu_222_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln47_fu_244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_2_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_1_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln174_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_139_ce : STD_LOGIC;
    signal grp_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_423_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_423_ce : STD_LOGIC;
    signal grp_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_426_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_426_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_426_ce : STD_LOGIC;
    signal grp_fu_426_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_out_r_U_apdone_blk : STD_LOGIC;
    signal ap_block_state16 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal regslice_both_in_r_U_apdone_blk : STD_LOGIC;
    signal in_r_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal in_r_TVALID_int_regslice : STD_LOGIC;
    signal in_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_r_U_ack_in : STD_LOGIC;
    signal out_r_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal out_r_TVALID_int_regslice : STD_LOGIC;
    signal out_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_r_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component csc_enc_inputMatrix IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        in_r_TVALID : IN STD_LOGIC;
        in_r_TREADY : OUT STD_LOGIC;
        matrix_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        matrix_ce0 : OUT STD_LOGIC;
        matrix_we0 : OUT STD_LOGIC;
        matrix_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_423_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_423_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_423_p_ce : OUT STD_LOGIC;
        grp_fu_426_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_426_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_426_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_426_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_426_p_ce : OUT STD_LOGIC );
    end component;


    component csc_enc_csc_enc_Pipeline_VITIS_LOOP_83_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        N : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (13 downto 0);
        trunc_ln81_2 : IN STD_LOGIC_VECTOR (13 downto 0);
        a_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (11 downto 0);
        nnz_1_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        nnz_1_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        nnz_1_out_o_ap_vld : OUT STD_LOGIC;
        grp_fu_139_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_139_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_139_p_ce : OUT STD_LOGIC;
        grp_fu_423_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_423_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_423_p_ce : OUT STD_LOGIC;
        grp_fu_426_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_426_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_426_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_426_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_426_p_ce : OUT STD_LOGIC );
    end component;


    component csc_enc_csc_enc_Pipeline_VITIS_LOOP_47_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r_TREADY : IN STD_LOGIC;
        tmp_num0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_num1 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_num2 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln47 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_r_TVALID : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_num0_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_num0_2_out_ap_vld : OUT STD_LOGIC;
        tmp_num1_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_num1_1_out_ap_vld : OUT STD_LOGIC;
        tmp_num2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_num2_1_out_ap_vld : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component csc_enc_sitofp_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component csc_enc_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component csc_enc_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component csc_enc_a_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component csc_enc_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component csc_enc_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    a_U : component csc_enc_a_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => a_address0,
        ce0 => a_ce0,
        we0 => a_we0,
        d0 => grp_inputMatrix_fu_106_matrix_d0,
        q0 => a_q0);

    data_U : component csc_enc_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_address0,
        ce0 => data_ce0,
        we0 => data_we0,
        d0 => data_d0,
        q0 => data_q0);

    grp_inputMatrix_fu_106 : component csc_enc_inputMatrix
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inputMatrix_fu_106_ap_start,
        ap_done => grp_inputMatrix_fu_106_ap_done,
        ap_idle => grp_inputMatrix_fu_106_ap_idle,
        ap_ready => grp_inputMatrix_fu_106_ap_ready,
        in_r_TDATA => in_r_TDATA_int_regslice,
        in_r_TVALID => in_r_TVALID_int_regslice,
        in_r_TREADY => grp_inputMatrix_fu_106_in_r_TREADY,
        matrix_address0 => grp_inputMatrix_fu_106_matrix_address0,
        matrix_ce0 => grp_inputMatrix_fu_106_matrix_ce0,
        matrix_we0 => grp_inputMatrix_fu_106_matrix_we0,
        matrix_d0 => grp_inputMatrix_fu_106_matrix_d0,
        ap_return_0 => grp_inputMatrix_fu_106_ap_return_0,
        ap_return_1 => grp_inputMatrix_fu_106_ap_return_1,
        ap_return_2 => grp_inputMatrix_fu_106_ap_return_2,
        grp_fu_423_p_din0 => grp_inputMatrix_fu_106_grp_fu_423_p_din0,
        grp_fu_423_p_dout0 => grp_fu_423_p1,
        grp_fu_423_p_ce => grp_inputMatrix_fu_106_grp_fu_423_p_ce,
        grp_fu_426_p_din0 => grp_inputMatrix_fu_106_grp_fu_426_p_din0,
        grp_fu_426_p_din1 => grp_inputMatrix_fu_106_grp_fu_426_p_din1,
        grp_fu_426_p_opcode => grp_inputMatrix_fu_106_grp_fu_426_p_opcode,
        grp_fu_426_p_dout0 => grp_fu_426_p2,
        grp_fu_426_p_ce => grp_inputMatrix_fu_106_grp_fu_426_p_ce);

    grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113 : component csc_enc_csc_enc_Pipeline_VITIS_LOOP_83_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start,
        ap_done => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done,
        ap_idle => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_idle,
        ap_ready => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_ready,
        N => N_reg_333,
        trunc_ln2 => trunc_ln81_reg_367,
        trunc_ln81_2 => trunc_ln81_2_reg_383,
        a_address0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_address0,
        a_ce0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_ce0,
        a_q0 => a_q0,
        data_address0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_address0,
        data_ce0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_ce0,
        data_we0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_we0,
        data_d0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_d0,
        trunc_ln => trunc_ln79_reg_351,
        nnz_1_out_i => nnz_fu_48,
        nnz_1_out_o => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o,
        nnz_1_out_o_ap_vld => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o_ap_vld,
        grp_fu_139_p_din0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_139_p_din0,
        grp_fu_139_p_dout0 => grp_fu_139_p1,
        grp_fu_139_p_ce => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_139_p_ce,
        grp_fu_423_p_din0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_423_p_din0,
        grp_fu_423_p_dout0 => grp_fu_423_p1,
        grp_fu_423_p_ce => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_423_p_ce,
        grp_fu_426_p_din0 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_din0,
        grp_fu_426_p_din1 => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_din1,
        grp_fu_426_p_opcode => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_opcode,
        grp_fu_426_p_dout0 => grp_fu_426_p2,
        grp_fu_426_p_ce => grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_ce);

    grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124 : component csc_enc_csc_enc_Pipeline_VITIS_LOOP_47_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start,
        ap_done => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_done,
        ap_idle => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_idle,
        ap_ready => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_ready,
        out_r_TREADY => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TREADY,
        tmp_num0 => tmp_num0_reg_408,
        tmp_num1 => tmp_num1_reg_413,
        tmp_num2 => tmp_num2_reg_403,
        add_ln47 => add_ln47_reg_398,
        out_r_TDATA => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TDATA,
        out_r_TVALID => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TVALID,
        data_address0 => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_data_address0,
        data_ce0 => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_data_ce0,
        data_q0 => data_q0,
        tmp_num0_2_out => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num0_2_out,
        tmp_num0_2_out_ap_vld => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num0_2_out_ap_vld,
        tmp_num1_1_out => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num1_1_out,
        tmp_num1_1_out_ap_vld => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num1_1_out_ap_vld,
        tmp_num2_1_out => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num2_1_out,
        tmp_num2_1_out_ap_vld => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num2_1_out_ap_vld,
        p_out => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_p_out,
        p_out_ap_vld => grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_p_out_ap_vld);

    sitofp_32ns_32_4_no_dsp_1_U36 : component csc_enc_sitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_139_p0,
        ce => grp_fu_139_ce,
        dout => grp_fu_139_p1);

    sitofp_32ns_32_4_no_dsp_1_U37 : component csc_enc_sitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => M_reg_339,
        ce => ap_const_logic_1,
        dout => grp_fu_144_p1);

    fpext_32ns_64_2_no_dsp_1_U38 : component csc_enc_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_423_p0,
        ce => grp_fu_423_ce,
        dout => grp_fu_423_p1);

    dcmp_64ns_64ns_1_2_no_dsp_1_U39 : component csc_enc_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_426_p0,
        din1 => grp_fu_426_p1,
        ce => grp_fu_426_ce,
        opcode => grp_fu_426_opcode,
        dout => grp_fu_426_p2);

    regslice_both_in_r_U : component csc_enc_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TDATA,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_r_U_ack_in,
        data_out => in_r_TDATA_int_regslice,
        vld_out => in_r_TVALID_int_regslice,
        ack_out => in_r_TREADY_int_regslice,
        apdone_blk => regslice_both_in_r_U_apdone_blk);

    regslice_both_out_r_U : component csc_enc_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_r_TDATA_int_regslice,
        vld_in => out_r_TVALID_int_regslice,
        ack_in => out_r_TREADY_int_regslice,
        data_out => out_r_TDATA,
        vld_out => regslice_both_out_r_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_r_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state8) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_ready = ap_const_logic_1)) then 
                    grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_inputMatrix_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inputMatrix_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_inputMatrix_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_inputMatrix_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_inputMatrix_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_52 <= ap_const_lv32_0;
            elsif (((icmp_ln81_fu_203_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_fu_52 <= add_ln81_fu_208_p2;
            end if; 
        end if;
    end process;

    nnz_fu_48_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nnz_fu_48 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o_ap_vld = ap_const_logic_1))) then 
                nnz_fu_48 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                L_reg_346 <= grp_inputMatrix_fu_106_ap_return_2;
                M_reg_339 <= grp_inputMatrix_fu_106_ap_return_1;
                N_reg_333 <= grp_inputMatrix_fu_106_ap_return_0;
                    shl_ln79_reg_356(31 downto 1) <= shl_ln79_fu_174_p2(31 downto 1);
                    trunc_ln1_reg_361(11 downto 1) <= trunc_ln1_fu_184_p3(11 downto 1);
                trunc_ln79_reg_351 <= trunc_ln79_fu_170_p1;
                trunc_ln81_1_reg_372 <= trunc_ln81_1_fu_196_p1;
                trunc_ln81_reg_367 <= trunc_ln81_fu_192_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln47_reg_398 <= add_ln47_fu_249_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_fu_203_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln82_reg_388 <= add_ln82_fu_226_p2;
                trunc_ln81_2_reg_383 <= trunc_ln81_2_fu_218_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_fu_203_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln93_reg_393 <= add_ln93_fu_236_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                tmp_num0_reg_408 <= grp_fu_139_p1;
                tmp_num1_reg_413 <= grp_fu_144_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                tmp_num2_reg_403 <= grp_fu_139_p1;
            end if;
        end if;
    end process;
    shl_ln79_reg_356(0) <= '0';
    trunc_ln1_reg_361(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln81_fu_203_p2, grp_inputMatrix_fu_106_ap_done, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done, grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state14, regslice_both_out_r_U_apdone_blk, out_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_inputMatrix_fu_106_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln81_fu_203_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((out_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if ((not(((out_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_r_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;

    a_address0_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_matrix_address0, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            a_address0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            a_address0 <= grp_inputMatrix_fu_106_matrix_address0;
        else 
            a_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    a_ce0_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_matrix_ce0, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            a_ce0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            a_ce0 <= grp_inputMatrix_fu_106_matrix_ce0;
        else 
            a_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_we0_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_matrix_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            a_we0 <= grp_inputMatrix_fu_106_matrix_we0;
        else 
            a_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln47_fu_249_p2 <= std_logic_vector(unsigned(or_ln47_fu_244_p2) + unsigned(M_reg_339));
    add_ln81_fu_208_p2 <= std_logic_vector(unsigned(i_fu_52) + unsigned(ap_const_lv32_1));
    add_ln82_fu_226_p2 <= std_logic_vector(unsigned(trunc_ln81_3_fu_222_p1) + unsigned(trunc_ln1_reg_361));
    add_ln93_fu_236_p2 <= std_logic_vector(unsigned(trunc_ln1_reg_361) + unsigned(trunc_ln81_1_reg_372));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state8 <= ap_NS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_done)
    begin
        if ((grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(out_r_TREADY_int_regslice)
    begin
        if ((out_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(regslice_both_out_r_U_apdone_blk, out_r_TREADY_int_regslice)
    begin
        if (((out_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_r_U_apdone_blk = ap_const_logic_1))) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_inputMatrix_fu_106_ap_done)
    begin
        if ((grp_inputMatrix_fu_106_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done)
    begin
        if ((grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state16_assign_proc : process(regslice_both_out_r_U_apdone_blk, out_r_TREADY_int_regslice)
    begin
                ap_block_state16 <= ((out_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_r_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state16, regslice_both_out_r_U_apdone_blk, out_r_TREADY_int_regslice)
    begin
        if ((not(((out_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_r_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state16, regslice_both_out_r_U_apdone_blk, out_r_TREADY_int_regslice)
    begin
        if ((not(((out_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_r_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln174_1_fu_274_p1 <= grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num1_1_out;
    bitcast_ln174_2_fu_278_p1 <= grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num2_1_out;
    bitcast_ln174_fu_270_p1 <= grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_tmp_num0_2_out;

    data_address0_assign_proc : process(ap_CS_fsm_state12, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_address0, grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_data_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state14, zext_ln82_fu_240_p1, zext_ln93_fu_254_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            data_address0 <= zext_ln93_fu_254_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_address0 <= zext_ln82_fu_240_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            data_address0 <= grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_address0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_address0;
        else 
            data_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    data_ce0_assign_proc : process(ap_CS_fsm_state12, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_ce0, grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_data_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            data_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            data_ce0 <= grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_ce0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_ce0;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_d0_assign_proc : process(grp_fu_139_p1, ap_CS_fsm_state12, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_d0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            data_d0 <= grp_fu_139_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_d0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_d0;
        else 
            data_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_we0_assign_proc : process(ap_CS_fsm_state12, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_we0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            data_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_we0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_we0;
        else 
            data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start <= grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_ap_start_reg;
    grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TREADY <= (out_r_TREADY_int_regslice and ap_CS_fsm_state14);
    grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg;

    grp_fu_139_ce_assign_proc : process(grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_139_p_ce, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_139_ce <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_139_p_ce;
        else 
            grp_fu_139_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_139_p0_assign_proc : process(N_reg_333, L_reg_346, ap_CS_fsm_state4, icmp_ln81_fu_203_p2, ap_CS_fsm_state10, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_139_p_din0, ap_CS_fsm_state9, nnz_fu_48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_139_p0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_139_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_139_p0 <= N_reg_333;
        elsif (((icmp_ln81_fu_203_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_139_p0 <= L_reg_346;
        elsif (((icmp_ln81_fu_203_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fu_139_p0 <= nnz_fu_48;
        else 
            grp_fu_139_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_423_ce_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_grp_fu_423_p_ce, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_423_p_ce, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_423_ce <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_423_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_423_ce <= grp_inputMatrix_fu_106_grp_fu_423_p_ce;
        else 
            grp_fu_423_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_423_p0_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_grp_fu_423_p_din0, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_423_p_din0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_423_p0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_423_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_423_p0 <= grp_inputMatrix_fu_106_grp_fu_423_p_din0;
        else 
            grp_fu_423_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_426_ce_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_grp_fu_426_p_ce, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_ce, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_426_ce <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_426_ce <= grp_inputMatrix_fu_106_grp_fu_426_p_ce;
        else 
            grp_fu_426_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_426_opcode_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_grp_fu_426_p_opcode, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_opcode, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_426_opcode <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_426_opcode <= grp_inputMatrix_fu_106_grp_fu_426_p_opcode;
        else 
            grp_fu_426_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_426_p0_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_grp_fu_426_p_din0, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_din0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_426_p0 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_426_p0 <= grp_inputMatrix_fu_106_grp_fu_426_p_din0;
        else 
            grp_fu_426_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_426_p1_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_grp_fu_426_p_din1, grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_din1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_426_p1 <= grp_csc_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_426_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_426_p1 <= grp_inputMatrix_fu_106_grp_fu_426_p_din1;
        else 
            grp_fu_426_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_inputMatrix_fu_106_ap_start <= grp_inputMatrix_fu_106_ap_start_reg;
    icmp_ln81_fu_203_p2 <= "1" when (i_fu_52 = M_reg_339) else "0";
    in_r_TREADY <= regslice_both_in_r_U_ack_in;

    in_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state3, grp_inputMatrix_fu_106_in_r_TREADY)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_r_TREADY_int_regslice <= grp_inputMatrix_fu_106_in_r_TREADY;
        else 
            in_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    or_ln47_fu_244_p2 <= (shl_ln79_reg_356 or ap_const_lv32_1);

    out_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state16, out_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            out_r_TDATA_blk_n <= out_r_TREADY_int_regslice;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_r_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state15, p_0_fu_282_p5, grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TDATA, grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TVALID, ap_CS_fsm_state14, out_r_TREADY_int_regslice)
    begin
        if (((out_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            out_r_TDATA_int_regslice <= p_0_fu_282_p5;
        elsif (((grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            out_r_TDATA_int_regslice <= grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TDATA;
        else 
            out_r_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_r_TVALID <= regslice_both_out_r_U_vld_out;

    out_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state15, grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TVALID, ap_CS_fsm_state14, out_r_TREADY_int_regslice)
    begin
        if (((out_r_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            out_r_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            out_r_TVALID_int_regslice <= grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_out_r_TVALID;
        else 
            out_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    p_0_fu_282_p5 <= (((grp_csc_enc_Pipeline_VITIS_LOOP_47_1_fu_124_p_out & bitcast_ln174_2_fu_278_p1) & bitcast_ln174_1_fu_274_p1) & bitcast_ln174_fu_270_p1);
    shl_ln79_fu_174_p2 <= std_logic_vector(shift_left(unsigned(grp_inputMatrix_fu_106_ap_return_2),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    trunc_ln1_fu_184_p3 <= (trunc_ln93_fu_180_p1 & ap_const_lv1_0);
    trunc_ln79_fu_170_p1 <= grp_inputMatrix_fu_106_ap_return_2(12 - 1 downto 0);
    trunc_ln81_1_fu_196_p1 <= grp_inputMatrix_fu_106_ap_return_1(12 - 1 downto 0);
    trunc_ln81_2_fu_218_p1 <= i_fu_52(14 - 1 downto 0);
    trunc_ln81_3_fu_222_p1 <= i_fu_52(12 - 1 downto 0);
    trunc_ln81_fu_192_p1 <= grp_inputMatrix_fu_106_ap_return_1(14 - 1 downto 0);
    trunc_ln93_fu_180_p1 <= grp_inputMatrix_fu_106_ap_return_2(11 - 1 downto 0);
    zext_ln82_fu_240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln82_reg_388),64));
    zext_ln93_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln93_reg_393),64));
end behav;
