{
    "json_h": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/05-yosys-jsonheader/DigitalSine.h.json",
    "nl": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/52-openroad-fillinsertion/DigitalSine.nl.v",
    "sdf": {
        "nom_fast_1p32V_m40C": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/12-openroad-staprepnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.sdf",
        "nom_slow_1p08V_125C": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/12-openroad-staprepnr/nom_slow_1p08V_125C/DigitalSine__nom_slow_1p08V_125C.sdf",
        "nom_typ_1p20V_25C": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/12-openroad-staprepnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.sdf"
    },
    "odb": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/53-odb-cellfrequencytables/DigitalSine.odb",
    "def": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/53-odb-cellfrequencytables/DigitalSine.def",
    "sdc": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/52-openroad-fillinsertion/DigitalSine.sdc",
    "pnl": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/52-openroad-fillinsertion/DigitalSine.pnl.v",
    "vh": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/29-odb-writeverilogheader/DigitalSine.vh",
    "spef": {
        "nom_*": "/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/54-openroad-rcx/nom/DigitalSine.nom.spef"
    },
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 398,
        "design__instance__area": 3744.92,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 9,
        "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "power__internal__total": 0.000139534,
        "power__switching__total": 1.92843e-05,
        "power__leakage__total": 4.75232e-08,
        "power__total": 0.000158866,
        "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.15000000277555764,
        "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.15000000277555764,
        "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.1203244343774352,
        "timing__setup__ws__corner:nom_fast_1p32V_m40C": 2.8829299763444776,
        "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.132923,
        "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 3.70859,
        "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 9,
        "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
        "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.15000000277555764,
        "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.15000000277555764,
        "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.464238827187009,
        "timing__setup__ws__corner:nom_slow_1p08V_125C": 1.5340817939072957,
        "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.493624,
        "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 2.026676,
        "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
        "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.152064,
        "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.152058,
        "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.286139,
        "timing__setup__ws__corner:nom_typ_1p20V_25C": 2.14324,
        "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.286139,
        "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 3.19724,
        "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.152064,
        "clock__skew__worst_setup": 0.152058,
        "timing__hold__ws": 0.286139,
        "timing__setup__ws": 2.14324,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.286139,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 3.19724,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 73.51 92.23",
        "design__core__bbox": "5.76 15.12 67.68 75.6",
        "design__io": 39,
        "design__die__area": 6779.83,
        "design__core__area": 3744.92,
        "design__instance__count__stdcell": 244,
        "design__instance__area__stdcell": 2868.57,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__count__padcells": 0,
        "design__instance__area__padcells": 0,
        "design__instance__count__cover": 0,
        "design__instance__area__cover": 0,
        "design__instance__utilization": 0.765988,
        "design__instance__utilization__stdcell": 0.765988,
        "design__rows": 16,
        "design__rows:CoreSite": 16,
        "design__sites": 2064,
        "design__sites:CoreSite": 2064,
        "design__instance__count__class:inverter": 15,
        "design__instance__area__class:inverter": 85.2768,
        "design__instance__count__class:sequential_cell": 9,
        "design__instance__area__class:sequential_cell": 442.714,
        "design__instance__count__class:multi_input_combinational_cell": 153,
        "design__instance__area__class:multi_input_combinational_cell": 1422.49,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "design__instance__count__class:timing_repair_buffer": 63,
        "design__instance__area__class:timing_repair_buffer": 841.882,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 5150.24,
        "design__violations": 0,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__area__class:clock_buffer": 70.7616,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__area__class:clock_inverter": 5.4432,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 2,
        "global_route__vias": 1669,
        "global_route__wirelength": 8851,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 245,
        "route__net__special": 2,
        "route__drc_errors__iter:0": 71,
        "route__wirelength__iter:0": 5698,
        "route__drc_errors__iter:1": 41,
        "route__wirelength__iter:1": 5710,
        "route__drc_errors__iter:2": 13,
        "route__wirelength__iter:2": 5723,
        "route__drc_errors__iter:3": 0,
        "route__wirelength__iter:3": 5706,
        "route__drc_errors": 0,
        "route__wirelength": 5706,
        "route__vias": 1577,
        "route__vias__singlecut": 1577,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 113.12,
        "design__instance__count__class:fill_cell": 154,
        "design__instance__area__class:fill_cell": 876.355
    }
}