/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [6:0] _01_;
  wire [3:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [2:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  reg [2:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  reg [2:0] celloutsig_1_6z;
  wire [24:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= in_data[66:60];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= _01_[3:0];
  assign celloutsig_0_2z = _00_ / { 1'h1, in_data[38:36] };
  assign celloutsig_0_3z = in_data[32:23] / { 1'h1, _01_[3], _00_, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[104:102] / { 1'h1, in_data[152:151] };
  assign celloutsig_1_4z = celloutsig_1_1z[7:3] / { 1'h1, celloutsig_1_2z[2], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_5z[11:1], celloutsig_1_12z } / { 1'h1, celloutsig_1_7z[18:6] };
  assign celloutsig_1_2z = in_data[146:140] | celloutsig_1_1z[6:0];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } | { in_data[163:162], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_2z[4:2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } | { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[167:161], celloutsig_1_3z } | { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_4z[4:1], celloutsig_1_6z } | { in_data[167], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_7z[24:13], celloutsig_1_14z } | { celloutsig_1_12z[2], celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_16z[9], celloutsig_1_13z } | { in_data[116], celloutsig_1_12z };
  assign celloutsig_1_3z = celloutsig_1_0z[1] & celloutsig_1_1z[7];
  assign celloutsig_1_9z = celloutsig_1_6z[0] & celloutsig_1_4z[2];
  assign celloutsig_1_14z = celloutsig_1_10z[6] & celloutsig_1_9z;
  assign celloutsig_1_1z = in_data[104:97] <<< in_data[162:155];
  assign celloutsig_1_13z = celloutsig_1_0z <<< celloutsig_1_5z[5:3];
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 3'h0;
    else if (clkin_data[128]) celloutsig_1_6z = { celloutsig_1_4z[3:2], celloutsig_1_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_12z = 3'h0;
    else if (clkin_data[128]) celloutsig_1_12z = celloutsig_1_11z[5:3];
  assign { out_data[131:128], out_data[109:96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
