Fitter report for digital_recognition
Thu Jan 21 11:05:04 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Jan 21 11:05:04 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; digital_recognition                         ;
; Top-level Entity Name              ; top_digital_recognition                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,574 / 10,320 ( 25 % )                     ;
;     Total combinational functions  ; 2,332 / 10,320 ( 23 % )                     ;
;     Dedicated logic registers      ; 1,114 / 10,320 ( 11 % )                     ;
; Total registers                    ; 1114                                        ;
; Total pins                         ; 92 / 180 ( 51 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 34,848 / 423,936 ( 8 % )                    ;
; Embedded Multiplier 9-bit elements ; 8 / 46 ( 17 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.87        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  26.7%      ;
;     Processors 5-8         ;  13.3%      ;
;     Processors 9-16        ;   6.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; cam_rst_n      ; Missing drive strength and slew rate ;
; cam_pwdn       ; Missing drive strength and slew rate ;
; cam_scl        ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; lcd_hs         ; Missing drive strength and slew rate ;
; lcd_vs         ; Missing drive strength and slew rate ;
; lcd_de         ; Missing drive strength and slew rate ;
; lcd_bl         ; Missing drive strength and slew rate ;
; lcd_rst        ; Missing drive strength and slew rate ;
; lcd_pclk       ; Missing drive strength and slew rate ;
; sel[0]         ; Missing drive strength and slew rate ;
; sel[1]         ; Missing drive strength and slew rate ;
; sel[2]         ; Missing drive strength and slew rate ;
; sel[3]         ; Missing drive strength and slew rate ;
; sel[4]         ; Missing drive strength and slew rate ;
; sel[5]         ; Missing drive strength and slew rate ;
; seg_led[0]     ; Missing drive strength and slew rate ;
; seg_led[1]     ; Missing drive strength and slew rate ;
; seg_led[2]     ; Missing drive strength and slew rate ;
; seg_led[3]     ; Missing drive strength and slew rate ;
; seg_led[4]     ; Missing drive strength and slew rate ;
; seg_led[5]     ; Missing drive strength and slew rate ;
; seg_led[6]     ; Missing drive strength and slew rate ;
; seg_led[7]     ; Missing drive strength and slew rate ;
; cam_sda        ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
; lcd_rgb[0]     ; Missing drive strength and slew rate ;
; lcd_rgb[1]     ; Missing drive strength and slew rate ;
; lcd_rgb[2]     ; Missing drive strength and slew rate ;
; lcd_rgb[3]     ; Missing drive strength and slew rate ;
; lcd_rgb[4]     ; Missing drive strength and slew rate ;
; lcd_rgb[5]     ; Missing drive strength and slew rate ;
; lcd_rgb[6]     ; Missing drive strength and slew rate ;
; lcd_rgb[7]     ; Missing drive strength and slew rate ;
; lcd_rgb[8]     ; Missing drive strength and slew rate ;
; lcd_rgb[9]     ; Missing drive strength and slew rate ;
; lcd_rgb[10]    ; Missing drive strength and slew rate ;
; lcd_rgb[11]    ; Missing drive strength and slew rate ;
; lcd_rgb[12]    ; Missing drive strength and slew rate ;
; lcd_rgb[13]    ; Missing drive strength and slew rate ;
; lcd_rgb[14]    ; Missing drive strength and slew rate ;
; lcd_rgb[15]    ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                  ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                     ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]~_Duplicate_1                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]~_Duplicate_2                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]~_Duplicate_1                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[7]~_Duplicate_2                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]~_Duplicate_1                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]~_Duplicate_1                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~_Duplicate_1                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~_Duplicate_2                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]~_Duplicate_1                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[7]~_Duplicate_2                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]~_Duplicate_1                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]~_Duplicate_1                 ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ; DATAA            ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]~_Duplicate_1                ; Q                ;                       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ; DATAA            ;                       ;
+---------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3727 ) ; 0.00 % ( 0 / 3727 )        ; 0.00 % ( 0 / 3727 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3727 ) ; 0.00 % ( 0 / 3727 )        ; 0.00 % ( 0 / 3727 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3723 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/output_files/digital_recognition.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,574 / 10,320 ( 25 % )   ;
;     -- Combinational with no register       ; 1460                      ;
;     -- Register only                        ; 242                       ;
;     -- Combinational with a register        ; 872                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1153                      ;
;     -- 3 input functions                    ; 600                       ;
;     -- <=2 input functions                  ; 579                       ;
;     -- Register only                        ; 242                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1717                      ;
;     -- arithmetic mode                      ; 615                       ;
;                                             ;                           ;
; Total registers*                            ; 1,114 / 11,172 ( 10 % )   ;
;     -- Dedicated logic registers            ; 1,114 / 10,320 ( 11 % )   ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 195 / 645 ( 30 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 92 / 180 ( 51 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 9                         ;
; M9Ks                                        ; 6 / 46 ( 13 % )           ;
; Total block memory bits                     ; 34,848 / 423,936 ( 8 % )  ;
; Total block memory implementation bits      ; 55,296 / 423,936 ( 13 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 46 ( 17 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 9 / 10 ( 90 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 7% / 7% / 7%              ;
; Peak interconnect usage (total/H/V)         ; 11% / 10% / 13%           ;
; Maximum fan-out                             ; 766                       ;
; Highest non-global fan-out                  ; 195                       ;
; Total fan-out                               ; 11770                     ;
; Average fan-out                             ; 3.05                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2574 / 10320 ( 25 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1460                  ; 0                              ;
;     -- Register only                        ; 242                   ; 0                              ;
;     -- Combinational with a register        ; 872                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1153                  ; 0                              ;
;     -- 3 input functions                    ; 600                   ; 0                              ;
;     -- <=2 input functions                  ; 579                   ; 0                              ;
;     -- Register only                        ; 242                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1717                  ; 0                              ;
;     -- arithmetic mode                      ; 615                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1114                  ; 0                              ;
;     -- Dedicated logic registers            ; 1114 / 10320 ( 11 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 195 / 645 ( 30 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 92                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 46 ( 17 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 34848                 ; 0                              ;
; Total RAM block bits                        ; 55296                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 6 / 46 ( 13 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 335                   ; 2                              ;
;     -- Registered Input Connections         ; 300                   ; 0                              ;
;     -- Output Connections                   ; 35                    ; 302                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 12046                 ; 308                            ;
;     -- Registered Connections               ; 5111                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 66                    ; 304                            ;
;     -- hard_block:auto_generated_inst       ; 304                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 13                    ; 2                              ;
;     -- Output Ports                         ; 46                    ; 4                              ;
;     -- Bidir Ports                          ; 33                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam_data[0] ; K9    ; 4        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[1] ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[2] ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[3] ; M8    ; 3        ; 13           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[4] ; P6    ; 3        ; 7            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[5] ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[6] ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[7] ; T14   ; 4        ; 30           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_href    ; M9    ; 4        ; 21           ; 0            ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_pclk    ; R13   ; 4        ; 28           ; 0            ; 14           ; 74                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_vsync   ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk     ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n   ; M1    ; 2        ; 0            ; 11           ; 21           ; 3                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam_pwdn       ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_rst_n      ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_scl        ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_bl         ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de         ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; T3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_pclk       ; R3    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rst        ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[0]     ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[1]     ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[2]     ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[3]     ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[4]     ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[5]     ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[6]     ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[7]     ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[0]         ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[1]         ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[2]         ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[3]         ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[4]         ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[5]         ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                      ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; cam_sda        ; L10   ; 4        ; 25           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; i2c_dri:u_i2c_dri|sda_dir                                                                                 ; -                   ;
; lcd_rgb[0]     ; T6    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[10]    ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[11]    ; R11   ; 4        ; 23           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[12]    ; T11   ; 4        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[13]    ; R10   ; 4        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[14]    ; T10   ; 4        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[15]    ; R9    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[1]     ; R5    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[2]     ; T5    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[3]     ; R4    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[4]     ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[5]     ; T9    ; 4        ; 18           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[6]     ; R8    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[7]     ; T8    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[8]     ; R7    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; lcd_rgb[9]     ; T7    ; 3        ; 13           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; vip:u_vip|binarization:u_binarization|pre_frame_de_d (inverted)                                           ; -                   ;
; sdram_data[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sdram_data[10]   ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; sdram_data[11]   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; sdram_data[8]    ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]     ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke        ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]   ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 1 / 17 ( 6 % )   ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % )  ; 2.5V          ; --           ;
; 3        ; 19 / 26 ( 73 % ) ; 2.5V          ; --           ;
; 4        ; 25 / 27 ( 93 % ) ; 2.5V          ; --           ;
; 5        ; 23 / 25 ( 92 % ) ; 2.5V          ; --           ;
; 6        ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ;
; 7        ; 9 / 26 ( 35 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; sdram_addr[4]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; sdram_clk                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; seg_led[2]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; seg_led[7]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; sys_clk                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; sdram_addr[1]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; sdram_addr[0]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_data[8]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_data[9]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_data[11]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_data[10]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; cam_data[0]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_data[7]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_data[13]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_data[12]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; lcd_rst                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; cam_rst_n                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; cam_sda                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_data[6]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_data[3]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_data[4]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_data[5]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_data[15]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_data[14]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; sys_rst_n                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; cam_data[3]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; cam_href                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; seg_led[4]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; seg_led[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; sdram_data[1]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; cam_data[5]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; cam_data[2]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; cam_scl                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; seg_led[5]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; seg_led[1]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; seg_led[3]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; sdram_data[2]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; sel[1]                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sel[0]                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; lcd_vs                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; cam_data[4]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; cam_data[1]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; cam_vsync                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; seg_led[6]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_data[0]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; sel[3]                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; sel[2]                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; lcd_bl                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; lcd_pclk                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; lcd_rgb[3]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; lcd_rgb[1]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; lcd_rgb[10]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; lcd_rgb[8]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; lcd_rgb[6]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; lcd_rgb[15]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; lcd_rgb[13]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; lcd_rgb[11]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; cam_pwdn                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; cam_pclk                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; cam_data[6]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; sel[4]                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; lcd_de                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; lcd_hs                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; lcd_rgb[4]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; lcd_rgb[2]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; lcd_rgb[0]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; lcd_rgb[9]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; lcd_rgb[7]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; lcd_rgb[5]                      ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; lcd_rgb[14]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; lcd_rgb[12]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; cam_data[7]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sel[5]                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; u_pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 600.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 208 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 25.0 MHz                                                         ;
; Freq max lock                 ; 54.18 MHz                                                        ;
; M VCO Tap                     ; 2                                                                ;
; M Initial                     ; 2                                                                ;
; M value                       ; 12                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_1                                                            ;
; Inclk0 signal                 ; sys_clk                                                          ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_digital_recognition                            ; 2574 (2)    ; 1114 (0)                  ; 0 (0)         ; 34848       ; 6    ; 8            ; 0       ; 4         ; 92   ; 0            ; 1460 (2)     ; 242 (0)           ; 872 (0)          ; |top_digital_recognition                                                                                                                                                                             ; work         ;
;    |cmos_capture_data:u_cmos_capture_data|          ; 43 (43)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 8 (8)             ; 26 (26)          ; |top_digital_recognition|cmos_capture_data:u_cmos_capture_data                                                                                                                                       ; work         ;
;    |i2c_dri:u_i2c_dri|                              ; 116 (116)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 11 (11)           ; 43 (43)          ; |top_digital_recognition|i2c_dri:u_i2c_dri                                                                                                                                                           ; work         ;
;    |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                ; 444 (444)   ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 398 (398)    ; 1 (1)             ; 45 (45)          ; |top_digital_recognition|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                             ; work         ;
;    |lcd:u_lcd|                                      ; 257 (0)     ; 35 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 219 (0)      ; 0 (0)             ; 38 (0)           ; |top_digital_recognition|lcd:u_lcd                                                                                                                                                                   ; work         ;
;       |altclkctrl:clk_ctrl|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|lcd:u_lcd|altclkctrl:clk_ctrl                                                                                                                                               ; work         ;
;          |altclkctrl_eec:auto_generated|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|lcd:u_lcd|altclkctrl:clk_ctrl|altclkctrl_eec:auto_generated                                                                                                                 ; work         ;
;       |clk_div:u_clk_div|                           ; 16 (16)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; |top_digital_recognition|lcd:u_lcd|clk_div:u_clk_div                                                                                                                                                 ; work         ;
;       |lcd_driver:u_lcd_driver|                     ; 238 (238)   ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (212)    ; 0 (0)             ; 26 (26)          ; |top_digital_recognition|lcd:u_lcd|lcd_driver:u_lcd_driver                                                                                                                                           ; work         ;
;       |rd_id:u_rd_id|                               ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |top_digital_recognition|lcd:u_lcd|rd_id:u_rd_id                                                                                                                                                     ; work         ;
;    |picture_size:u_picture_size|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|picture_size:u_picture_size                                                                                                                                                 ; work         ;
;    |pll:u_pll|                                      ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top_digital_recognition|pll:u_pll                                                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                     ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top_digital_recognition|pll:u_pll|altpll:altpll_component                                                                                                                                           ; work         ;
;          |pll_altpll:auto_generated|                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_digital_recognition|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                 ; work         ;
;    |sdram_top:u_sdram_top|                          ; 569 (0)     ; 338 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 231 (0)      ; 83 (0)            ; 255 (0)          ; |top_digital_recognition|sdram_top:u_sdram_top                                                                                                                                                       ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 202 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (0)      ; 32 (0)            ; 70 (0)           ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                   ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 66 (66)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 20 (20)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                             ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 100 (100)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 49 (49)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                           ; work         ;
;          |sdram_data:u_sdram_data|                  ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 32 (32)           ; 1 (1)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                           ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 368 (98)    ; 236 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (58)     ; 51 (3)            ; 186 (37)         ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                     ; work         ;
;          |rdfifo:u_rdfifo|                          ; 133 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 23 (0)            ; 76 (0)           ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 133 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 23 (0)            ; 76 (0)           ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_aol1:auto_generated|         ; 133 (50)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (3)       ; 23 (18)           ; 76 (12)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 6 (0)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; work         ;
;                      |dffpipe_re9:dffpipe4|         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 6 (6)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4  ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                               ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u_wrfifo|                          ; 137 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 25 (0)            ; 73 (0)           ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 137 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 25 (0)            ; 73 (0)           ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_nnl1:auto_generated|         ; 137 (49)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (7)       ; 25 (15)           ; 73 (9)           ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 3 (0)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; work         ;
;                      |dffpipe_qe9:dffpipe11|        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 3 (3)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                    ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |dffpipe_pe9:rs_brp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                               ; work         ;
;                   |dffpipe_pe9:rs_bwp|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |top_digital_recognition|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;    |seg_bcd_dri:u_seg_bcd_dri|                      ; 57 (57)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 45 (45)          ; |top_digital_recognition|seg_bcd_dri:u_seg_bcd_dri                                                                                                                                                   ; work         ;
;    |vip:u_vip|                                      ; 1091 (0)    ; 569 (0)                   ; 0 (0)         ; 2080        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 522 (0)      ; 138 (0)           ; 431 (0)          ; |top_digital_recognition|vip:u_vip                                                                                                                                                                   ; work         ;
;       |binarization:u_binarization|                 ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |top_digital_recognition|vip:u_vip|binarization:u_binarization                                                                                                                                       ; work         ;
;       |digital_recognition:u_digital_recognition|   ; 604 (551)   ; 233 (233)                 ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 366 (313)    ; 58 (58)           ; 180 (180)        ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition                                                                                                                         ; work         ;
;          |lpm_mult:Mult0|                           ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0                                                                                                          ; work         ;
;             |mult_j8t:auto_generated|               ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0|mult_j8t:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1                                                                                                          ; work         ;
;             |mult_8ft:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult2|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2                                                                                                          ; work         ;
;             |mult_aft:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult3|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3                                                                                                          ; work         ;
;             |mult_aft:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult4|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4                                                                                                          ; work         ;
;             |mult_8ft:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated                                                                                  ; work         ;
;          |lpm_mult:Mult5|                           ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5                                                                                                          ; work         ;
;             |mult_j8t:auto_generated|               ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated                                                                                  ; work         ;
;       |projection:u_projection|                     ; 369 (172)   ; 263 (103)                 ; 0 (0)         ; 2080        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (60)      ; 73 (6)            ; 200 (105)        ; |top_digital_recognition|vip:u_vip|projection:u_projection                                                                                                                                           ; work         ;
;          |myram:u_col_border_myram|                 ; 105 (105)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 42 (42)           ; 52 (52)          ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_col_border_myram                                                                                                                  ; work         ;
;          |myram:u_h_myram|                          ; 42 (42)     ; 26 (26)                   ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 8 (8)             ; 18 (18)          ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_h_myram                                                                                                                           ; work         ;
;             |altsyncram:mem_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0                                                                                                      ; work         ;
;                |altsyncram_kic1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated                                                                       ; work         ;
;          |myram:u_row_border_myram|                 ; 28 (28)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 12 (12)           ; 12 (12)          ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_row_border_myram                                                                                                                  ; work         ;
;          |myram:u_v_myram|                          ; 31 (31)     ; 24 (24)                   ; 0 (0)         ; 800         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 21 (21)          ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_v_myram                                                                                                                           ; work         ;
;             |altsyncram:mem_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 800         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0                                                                                                      ; work         ;
;                |altsyncram_cfc1:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 800         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_digital_recognition|vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated                                                                       ; work         ;
;       |rgb2ycbcr:u_rgb2ycbcr|                       ; 128 (81)    ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (13)      ; 6 (6)             ; 62 (55)          ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr                                                                                                                                             ; work         ;
;          |lpm_mult:Mult0|                           ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 2 (0)            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0                                                                                                                              ; work         ;
;             |multcore:mult_core|                    ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 2 (2)            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0|multcore:mult_core                                                                                                           ; work         ;
;          |lpm_mult:Mult2|                           ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 3 (0)            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2                                                                                                                              ; work         ;
;             |multcore:mult_core|                    ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 3 (3)            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core                                                                                                           ; work         ;
;          |lpm_mult:Mult5|                           ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 2 (0)            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5                                                                                                                              ; work         ;
;             |multcore:mult_core|                    ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; |top_digital_recognition|vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core                                                                                                           ; work         ;
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cam_rst_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_pwdn       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_scl        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_bl         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rst        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_pclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_sda        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; lcd_rgb[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[4]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; lcd_rgb[5]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[6]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[7]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[8]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[9]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[10]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; lcd_rgb[11]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[12]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[13]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[14]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[15]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; cam_pclk       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; cam_data[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_href       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[3]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_vsync      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cam_sda                                                                                                                                                                       ;                   ;         ;
; sdram_data[0]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[1]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                      ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[4]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[5]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[6]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[7]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                      ; 1                 ; 6       ;
; sdram_data[8]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[9]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[10]                                                                                                                                                                ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]~feeder                                                              ; 0                 ; 6       ;
; sdram_data[11]                                                                                                                                                                ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]~feeder                                                              ; 1                 ; 6       ;
; sdram_data[12]                                                                                                                                                                ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]~feeder                                                              ; 1                 ; 6       ;
; sdram_data[13]                                                                                                                                                                ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                     ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                                ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]~feeder                                                              ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]~feeder                                                              ; 0                 ; 6       ;
; lcd_rgb[0]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[1]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[2]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[3]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[4]                                                                                                                                                                    ;                   ;         ;
;      - lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]~1                                                                                                                                    ; 1                 ; 6       ;
; lcd_rgb[5]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[6]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[7]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[8]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[9]                                                                                                                                                                    ;                   ;         ;
; lcd_rgb[10]                                                                                                                                                                   ;                   ;         ;
;      - lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; 1                 ; 6       ;
; lcd_rgb[11]                                                                                                                                                                   ;                   ;         ;
; lcd_rgb[12]                                                                                                                                                                   ;                   ;         ;
; lcd_rgb[13]                                                                                                                                                                   ;                   ;         ;
; lcd_rgb[14]                                                                                                                                                                   ;                   ;         ;
; lcd_rgb[15]                                                                                                                                                                   ;                   ;         ;
;      - lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]~0                                                                                                                                    ; 0                 ; 6       ;
; sys_rst_n                                                                                                                                                                     ;                   ;         ;
; sys_clk                                                                                                                                                                       ;                   ;         ;
; cam_pclk                                                                                                                                                                      ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                     ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                   ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9       ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                   ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                        ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                     ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3]                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                     ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2]                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1]                                                                                                                  ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0]                                                                                                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                   ; 0                 ; 0       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                   ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; 0                 ; 0       ;
; cam_data[0]                                                                                                                                                                   ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                   ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                    ; 0                 ; 6       ;
; cam_href                                                                                                                                                                      ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                 ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|byte_flag~0                                                                                                                      ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                    ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                    ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                    ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                    ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                    ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                    ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                    ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                    ; 0                 ; 6       ;
; cam_data[1]                                                                                                                                                                   ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                   ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                    ; 0                 ; 6       ;
; cam_data[2]                                                                                                                                                                   ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                   ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                    ; 0                 ; 6       ;
; cam_data[3]                                                                                                                                                                   ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                   ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                    ; 0                 ; 6       ;
; cam_data[4]                                                                                                                                                                   ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                   ; 1                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                    ; 1                 ; 6       ;
; cam_data[5]                                                                                                                                                                   ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                   ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                    ; 0                 ; 6       ;
; cam_data[6]                                                                                                                                                                   ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                   ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                    ; 0                 ; 6       ;
; cam_data[7]                                                                                                                                                                   ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                   ; 0                 ; 6       ;
;      - cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                    ; 0                 ; 6       ;
; cam_vsync                                                                                                                                                                     ;                   ;         ;
;      - cmos_capture_data:u_cmos_capture_data|cam_vsync_d0~feeder                                                                                                              ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                     ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; cam_pclk                                                                                                                                 ; PIN_R13            ; 74      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                   ; LCCOMB_X26_Y1_N8   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                   ; LCCOMB_X25_Y10_N20 ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|Selector1~1                                                                                                            ; LCCOMB_X13_Y8_N16  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|cnt[4]~14                                                                                                              ; LCCOMB_X11_Y8_N0   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; FF_X33_Y12_N17     ; 89      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                ; FF_X11_Y7_N25      ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; i2c_dri:u_i2c_dri|st_done                                                                                                                ; FF_X11_Y8_N31      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                              ; LCCOMB_X16_Y7_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                 ; FF_X12_Y9_N9       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|clk_div:u_clk_div|Selector0~1                                                                                                  ; LCCOMB_X25_Y17_N30 ; 666     ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; VCC                       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal5~5                                                                                               ; LCCOMB_X21_Y15_N4  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan8~16                                                                                           ; LCCOMB_X16_Y16_N18 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan9~20                                                                                           ; LCCOMB_X28_Y16_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                                                                                         ; FF_X25_Y17_N9      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                             ; PLL_1              ; 275     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                             ; PLL_1              ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                                                             ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                  ; LCCOMB_X25_Y10_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                  ; LCCOMB_X25_Y10_N22 ; 766     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]~0                                          ; LCCOMB_X30_Y14_N0  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                            ; LCCOMB_X30_Y13_N2  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                            ; LCCOMB_X32_Y12_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~2                                            ; LCCOMB_X29_Y10_N0  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]~2                                       ; LCCOMB_X29_Y10_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                               ; LCCOMB_X31_Y12_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                              ; LCCOMB_X30_Y12_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                           ; FF_X31_Y6_N21      ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0 ; LCCOMB_X28_Y9_N6   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0 ; LCCOMB_X29_Y7_N24  ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                   ; LCCOMB_X30_Y11_N6  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~0                                                              ; LCCOMB_X23_Y19_N16 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0 ; LCCOMB_X28_Y4_N4   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0 ; LCCOMB_X28_Y2_N24  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; seg_bcd_dri:u_seg_bcd_dri|LessThan0~3                                                                                                    ; LCCOMB_X33_Y6_N2   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                  ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                ; PIN_M1             ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; vip:u_vip|binarization:u_binarization|pre_frame_de_d                                                                                     ; FF_X26_Y12_N19     ; 20      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|always21~3                                                                           ; LCCOMB_X23_Y9_N12  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[10]~0                                                                         ; LCCOMB_X25_Y13_N2  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y_t[11]~35                                                                      ; LCCOMB_X25_Y13_N26 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~6                                                                           ; LCCOMB_X25_Y11_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~7                                                                           ; LCCOMB_X25_Y11_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~8                                                                           ; LCCOMB_X24_Y11_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~9                                                                           ; LCCOMB_X24_Y11_N16 ; 2       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_addr[0]                                                                   ; FF_X26_Y11_N27     ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]~5                                                                         ; LCCOMB_X24_Y11_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]~2                                                                       ; LCCOMB_X23_Y9_N26  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[0]~2                                                                         ; LCCOMB_X23_Y12_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_area~1                                                                           ; LCCOMB_X18_Y12_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_addr[0]                                                                   ; FF_X26_Y11_N13     ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~0                                                                ; LCCOMB_X25_Y13_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]~2                                                                         ; LCCOMB_X18_Y12_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|v23[10]~0                                                                            ; LCCOMB_X25_Y13_N24 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[22]~25                                                                         ; LCCOMB_X25_Y13_N6  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[0][0]~13                                                                      ; LCCOMB_X26_Y13_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[1][0]~11                                                                      ; LCCOMB_X26_Y13_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]~12                                                                      ; LCCOMB_X25_Y14_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[3][0]~14                                                                      ; LCCOMB_X26_Y12_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~20                                                                                 ; LCCOMB_X26_Y16_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~21                                                                                 ; LCCOMB_X25_Y15_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~22                                                                                 ; LCCOMB_X25_Y15_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~23                                                                                 ; LCCOMB_X26_Y11_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|Selector14~0                                                                                           ; LCCOMB_X26_Y12_N18 ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|Selector1~0                                                                                            ; LCCOMB_X26_Y12_N30 ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|Selector2~0                                                                                            ; LCCOMB_X26_Y12_N22 ; 51      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|Selector56~1                                                                                           ; LCCOMB_X19_Y9_N2   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|always0~1                                                                                              ; LCCOMB_X26_Y12_N28 ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; vip:u_vip|projection:u_projection|cnt[7]~25                                                                                              ; LCCOMB_X19_Y12_N4  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|cnt[7]~26                                                                                              ; LCCOMB_X19_Y12_N2  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|col_border_addr_wr[0]~5                                                                                ; LCCOMB_X16_Y11_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|col_border_data_wr[0]~16                                                                               ; LCCOMB_X16_Y11_N6  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|h_we                                                                                                   ; FF_X19_Y9_N9       ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~143                                                                       ; LCCOMB_X17_Y11_N16 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~144                                                                       ; LCCOMB_X17_Y11_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~145                                                                       ; LCCOMB_X17_Y11_N8  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~146                                                                       ; LCCOMB_X17_Y11_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~147                                                                       ; LCCOMB_X17_Y11_N12 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~148                                                                       ; LCCOMB_X17_Y11_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~149                                                                       ; LCCOMB_X17_Y11_N24 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~150                                                                       ; LCCOMB_X17_Y11_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~33                                                                        ; LCCOMB_X18_Y10_N4  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~34                                                                        ; LCCOMB_X18_Y10_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|num_col_t[3]~0                                                                                         ; LCCOMB_X21_Y9_N8   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|num_row_t[0]~0                                                                                         ; LCCOMB_X19_Y11_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|project_done_flag                                                                                      ; FF_X19_Y12_N9      ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|project_done_flag                                                                                      ; FF_X19_Y12_N9      ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; vip:u_vip|projection:u_projection|row_border_addr_wr[0]~3                                                                                ; LCCOMB_X16_Y11_N30 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|row_border_data_wr[0]~13                                                                               ; LCCOMB_X16_Y11_N18 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vip:u_vip|projection:u_projection|v_we                                                                                                   ; FF_X19_Y9_N31      ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                              ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; i2c_dri:u_i2c_dri|dri_clk                                                    ; FF_X33_Y12_N17     ; 89      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; lcd:u_lcd|clk_div:u_clk_div|Selector0~1                                      ; LCCOMB_X25_Y17_N30 ; 666     ; 1                                    ; Global Clock         ; GCLK5            ; VCC                       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 275     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 24      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst_n~0                                                                      ; LCCOMB_X25_Y10_N22 ; 766     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sys_rst_n                                                                    ; PIN_M1             ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; vip:u_vip|projection:u_projection|always0~1                                  ; LCCOMB_X26_Y12_N28 ; 8       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; vip:u_vip|projection:u_projection|project_done_flag                          ; FF_X19_Y12_N9      ; 8       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                                                                                         ; 195     ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                                                                                         ; 192     ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                                         ; 181     ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                                                                                         ; 169     ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                                                                                         ; 108     ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                                         ; 101     ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                                                                                         ; 101     ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                                                                                         ; 100     ;
; cam_pclk~input                                                                                                                                                                          ; 74      ;
; vip:u_vip|projection:u_projection|Selector2~0                                                                                                                                           ; 51      ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_addr[0]                                                                                                                  ; 45      ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_addr[1]                                                                                                                  ; 44      ;
; vip:u_vip|digital_recognition:u_digital_recognition|feature_deal                                                                                                                        ; 36      ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_addr[0]                                                                                                                  ; 34      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|lcd_de~0                                                                                                                                              ; 34      ;
; comb~0                                                                                                                                                                                  ; 33      ;
; lcd:u_lcd|clk_div:u_clk_div|clk_lcd~0                                                                                                                                                   ; 31      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                ; 28      ;
; vip:u_vip|projection:u_projection|project_done_flag                                                                                                                                     ; 28      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal0~2                                                                                                                                              ; 28      ;
; picture_size:u_picture_size|WideOr0~0                                                                                                                                                   ; 28      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; 28      ;
; vip:u_vip|projection:u_projection|Selector1~0                                                                                                                                           ; 27      ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                                       ; 27      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0                                                ; 26      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                ; 26      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                ; 26      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan6~20                                                                                                                                          ; 26      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan7~20                                                                                                                                          ; 25      ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                                       ; 24      ;
; vip:u_vip|projection:u_projection|Selector14~0                                                                                                                                          ; 23      ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[0]                                                                                                                          ; 23      ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[1]                                                                                                                          ; 23      ;
; i2c_dri:u_i2c_dri|Selector1~1                                                                                                                                                           ; 23      ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                                       ; 23      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; 23      ;
; vip:u_vip|digital_recognition:u_digital_recognition|v23_t[22]~25                                                                                                                        ; 22      ;
; vip:u_vip|digital_recognition:u_digital_recognition|v23[10]~0                                                                                                                           ; 22      ;
; i2c_dri:u_i2c_dri|cnt[5]                                                                                                                                                                ; 22      ;
; i2c_dri:u_i2c_dri|cnt[4]                                                                                                                                                                ; 22      ;
; vip:u_vip|projection:u_projection|num_col[1]                                                                                                                                            ; 21      ;
; vip:u_vip|projection:u_projection|num_row[1]                                                                                                                                            ; 21      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; 21      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; 21      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; 21      ;
; i2c_dri:u_i2c_dri|cnt[2]                                                                                                                                                                ; 21      ;
; vip:u_vip|digital_recognition:u_digital_recognition|always20~2                                                                                                                          ; 20      ;
; vip:u_vip|binarization:u_binarization|pre_frame_de_d                                                                                                                                    ; 20      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ; 20      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                       ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; 19      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ; 19      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ; 19      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; 19      ;
; i2c_dri:u_i2c_dri|cnt[3]                                                                                                                                                                ; 19      ;
; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                    ; 18      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                       ; 18      ;
; picture_size:u_picture_size|WideOr1                                                                                                                                                     ; 18      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal0~1                                                                                                                                              ; 18      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; 18      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; 18      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; 18      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                             ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                              ; 17      ;
; seg_bcd_dri:u_seg_bcd_dri|cnt[0]                                                                                                                                                        ; 17      ;
; vip:u_vip|projection:u_projection|num_col[0]                                                                                                                                            ; 16      ;
; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                                  ; 16      ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[0]~2                                                                                                                        ; 16      ;
; vip:u_vip|digital_recognition:u_digital_recognition|always21~3                                                                                                                          ; 16      ;
; vip:u_vip|digital_recognition:u_digital_recognition|always21~0                                                                                                                          ; 16      ;
; seg_bcd_dri:u_seg_bcd_dri|LessThan0~3                                                                                                                                                   ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                          ; 16      ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[0]                                                                                                                        ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                           ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~0                                                                                                             ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                  ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~8                                                                                                                     ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]~0                                                                                         ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; 15      ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal10~0                                                                                                                           ; 14      ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[1]                                                                                                                        ; 14      ;
; seg_bcd_dri:u_seg_bcd_dri|cnt[1]                                                                                                                                                        ; 14      ;
; seg_bcd_dri:u_seg_bcd_dri|cnt[2]                                                                                                                                                        ; 14      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; 14      ;
; vip:u_vip|projection:u_projection|num_col[2]                                                                                                                                            ; 13      ;
; vip:u_vip|projection:u_projection|Selector34~0                                                                                                                                          ; 13      ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0]                                                                                                                          ; 13      ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                             ; 13      ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0]                                                                                                                          ; 13      ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]                                                                                                                          ; 13      ;
; picture_size:u_picture_size|cmos_h_pixel[9]~0                                                                                                                                           ; 13      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]~3                                                                                         ; 13      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; 13      ;
; vip:u_vip|projection:u_projection|Selector34~1                                                                                                                                          ; 12      ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[1]                                                                                                                          ; 12      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|data_req~0                                                                                                                                            ; 12      ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                                               ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; 12      ;
; vip:u_vip|projection:u_projection|num_row[0]                                                                                                                                            ; 11      ;
; vip:u_vip|projection:u_projection|num_col[3]                                                                                                                                            ; 11      ;
; vip:u_vip|projection:u_projection|num_row[2]                                                                                                                                            ; 11      ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y_t[11]~35                                                                                                                     ; 11      ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[10]~0                                                                                                                        ; 11      ;
; vip:u_vip|projection:u_projection|Selector43~0                                                                                                                                          ; 11      ;
; vip:u_vip|projection:u_projection|col_border_data_wr[0]~16                                                                                                                              ; 11      ;
; vip:u_vip|projection:u_projection|row_border_data_wr[0]~13                                                                                                                              ; 11      ;
; vip:u_vip|projection:u_projection|cnt[7]~26                                                                                                                                             ; 11      ;
; vip:u_vip|projection:u_projection|cnt[7]~25                                                                                                                                             ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~150                                                                                                                      ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~149                                                                                                                      ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~148                                                                                                                      ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~147                                                                                                                      ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~146                                                                                                                      ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~145                                                                                                                      ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~144                                                                                                                      ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~143                                                                                                                      ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~34                                                                                                                       ; 11      ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~33                                                                                                                       ; 11      ;
; vip:u_vip|projection:u_projection|Add4~20                                                                                                                                               ; 11      ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_addr[2]                                                                                                                  ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal5~5                                                                                                                                              ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                           ; 11      ;
; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb~11                                                                                                                        ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~32                                                                                                                                               ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~31                                                                                                                                               ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~24                                                                                                                                               ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~23                                                                                                                                               ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~18                                                                                                                                               ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~17                                                                                                                                               ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~12                                                                                                                                               ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~8                                                                                                                                                ; 11      ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]~1                                                                                        ; 11      ;
; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                                                                                     ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan8~16                                                                                                                                          ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan9~20                                                                                                                                          ; 11      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                              ; 11      ;
; cam_href~input                                                                                                                                                                          ; 10      ;
; vip:u_vip|digital_recognition:u_digital_recognition|LessThan5~0                                                                                                                         ; 10      ;
; vip:u_vip|projection:u_projection|h_rise                                                                                                                                                ; 10      ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal6~7                                                                                                                            ; 10      ;
; vip:u_vip|projection:u_projection|v_rise                                                                                                                                                ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 10      ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[2]                                                                                                                          ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; 10      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~34                                                                                                                                               ; 10      ;
; i2c_dri:u_i2c_dri|Selector12~0                                                                                                                                                          ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~2                                                                                           ; 10      ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                              ; 10      ;
; i2c_dri:u_i2c_dri|cnt[1]                                                                                                                                                                ; 10      ;
; i2c_dri:u_i2c_dri|cnt[0]                                                                                                                                                                ; 10      ;
; vip:u_vip|projection:u_projection|num_row[3]                                                                                                                                            ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 9       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[0]                                                                                                                                 ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; 9       ;
; vip:u_vip|binarization:u_binarization|monoc                                                                                                                                             ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~28                                                                                                                                               ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~23                                                                                                                                               ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~20                                                                                                                                               ; 9       ;
; vip:u_vip|projection:u_projection|frame_cnt[1]                                                                                                                                          ; 9       ;
; vip:u_vip|projection:u_projection|frame_cnt[0]                                                                                                                                          ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; 9       ;
; vip:u_vip|projection:u_projection|col_border_addr_wr[2]                                                                                                                                 ; 9       ;
; vip:u_vip|projection:u_projection|col_border_addr_wr[1]                                                                                                                                 ; 9       ;
; vip:u_vip|projection:u_projection|col_border_addr_wr[0]                                                                                                                                 ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                              ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                              ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                              ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                              ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                              ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                              ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                              ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                              ; 9       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                             ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                            ; 9       ;
; i2c_dri:u_i2c_dri|cnt[6]                                                                                                                                                                ; 9       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~0                                                                                                               ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 8       ;
; vip:u_vip|projection:u_projection|col_border_ram_we                                                                                                                                     ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 8       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~4                                                                                                                                               ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; 8       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]                                                                                                                          ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; 8       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~10                                                                                                                                               ; 8       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~32                                                                                                                                               ; 8       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~31                                                                                                                                               ; 8       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~17                                                                                                                                               ; 8       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~14                                                                                                                                               ; 8       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~11                                                                                                                                               ; 8       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~8                                                                                                                                                ; 8       ;
; picture_size:u_picture_size|WideOr0                                                                                                                                                     ; 8       ;
; i2c_dri:u_i2c_dri|st_done                                                                                                                                                               ; 8       ;
; seg_bcd_dri:u_seg_bcd_dri|num1[3]                                                                                                                                                       ; 8       ;
; seg_bcd_dri:u_seg_bcd_dri|num1[2]                                                                                                                                                       ; 8       ;
; seg_bcd_dri:u_seg_bcd_dri|num1[1]                                                                                                                                                       ; 8       ;
; rst_n~0                                                                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[8]                                                                                                                                 ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[10]                                                                                                                                ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[9]                                                                                                                                 ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[7]                                                                                                                                 ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[6]                                                                                                                                 ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[5]                                                                                                                                 ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[4]                                                                                                                                 ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[2]                                                                                                                                 ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[1]                                                                                                                                 ; 8       ;
; vip:u_vip|projection:u_projection|col_border_data_wr[3]                                                                                                                                 ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                            ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 7       ;
; vip:u_vip|projection:u_projection|Equal4~4                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~35                                                                                                                                               ; 7       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~5                                                                                                                                                ; 7       ;
; i2c_dri:u_i2c_dri|cnt[4]~14                                                                                                                                                             ; 7       ;
; seg_bcd_dri:u_seg_bcd_dri|num1[0]                                                                                                                                                       ; 7       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                            ; 7       ;
; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                                                                                   ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~13                                                                                                                             ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~13                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[2]                                                                                                                          ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[0]                                                                                                                     ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|data_req~1                                                                                                                                            ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[0]                                                                                                                   ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[1]                                                                                                                   ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~2                                                                                                                                                ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[0]                                                                                                                   ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[1]                                                                                                                   ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                            ; 6       ;
; i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                                                                                                                  ; 6       ;
; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                                                                                    ; 6       ;
; i2c_dri:u_i2c_dri|Selector8~0                                                                                                                                                           ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                              ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                              ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                              ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                              ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                              ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                              ; 6       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                            ; 6       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~13                                                                                                                             ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~6                                                                                                                              ; 5       ;
; vip:u_vip|projection:u_projection|num_row_t[0]                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 5       ;
; vip:u_vip|projection:u_projection|num_col_t[0]                                                                                                                                          ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[0]                                                                                                                                   ; 5       ;
; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[1]                                                                                                                                   ; 5       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~5                                                                                                                                               ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~11                                                                                                                                ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~5                                                                                                                              ; 5       ;
; vip:u_vip|projection:u_projection|Selector0~0                                                                                                                                           ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[3]                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[5]                                                                                      ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb~13                                                                                                                        ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal19~5                                                                                                                           ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[8]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[10]                                                                                                                    ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[9]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[7]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[6]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[5]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[4]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[2]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[1]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_r[3]                                                                                                                     ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[2]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[3]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[4]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[5]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[6]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[7]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[8]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[9]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low[10]                                                                                                                  ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[8]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[9]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[10]                                                                                                                  ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[6]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[7]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[4]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[5]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[2]                                                                                                                   ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh[3]                                                                                                                   ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal0~3                                                                                                                                              ; 5       ;
; picture_size:u_picture_size|WideNor0                                                                                                                                                    ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan4~14                                                                                                                                          ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add2~2                                                                                                                                                ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~2                                                                                             ; 5       ;
; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                                                                                     ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                               ; 5       ;
; i2c_dri:u_i2c_dri|Selector22~4                                                                                                                                                          ; 5       ;
; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                                                                                                  ; 5       ;
; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                                                                                   ; 5       ;
; i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                                                                                                                  ; 5       ;
; vip:u_vip|projection:u_projection|h_waddr[0]                                                                                                                                            ; 5       ;
; vip:u_vip|projection:u_projection|v_waddr[0]                                                                                                                                            ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~25                                                                                                                                               ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                              ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                              ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                              ; 5       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                             ; 5       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_area[0]                                                                                                                         ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[2]                                                                                                                   ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[3]                                                                                                                   ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[0]                                                                                                                   ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[1]                                                                                                                   ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag~19                                                                                                                           ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~27                                                                                                                                ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated|cs1a[1]~0                                                                                    ; 4       ;
; vip:u_vip|projection:u_projection|h_we                                                                                                                                                  ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|always17~6                                                                                                                          ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|always17~2                                                                                                                          ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag~10                                                                                                                           ; 4       ;
; vip:u_vip|projection:u_projection|v_we                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[2]~0                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 4       ;
; vip:u_vip|projection:u_projection|num_col_t[3]~0                                                                                                                                        ; 4       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~10                                                                                                                                ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[9]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[10]                                                                                                                                           ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[0]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|v_raddr[1]                                                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~26                                                                                                                                ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|always18~8                                                                                                                          ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|always18~4                                                                                                                          ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~14                                                                                                                             ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~7                                                                                                                              ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[0]                                                                                                                           ; 4       ;
; vip:u_vip|projection:u_projection|num_row_t[0]~0                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]~2                                                                                                                        ; 4       ;
; vip:u_vip|projection:u_projection|num_col_t[1]                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[2]                                                                                                                                   ; 4       ;
; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                      ; 4       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~4                                                                                                                                                  ; 4       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr8~0                                                                                                                                               ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~13                                                                                                                                ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~5                                                                                                                              ; 4       ;
; vip:u_vip|projection:u_projection|num_row_t[1]                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]~5                                                                                                                        ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area.data_a                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                   ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[0]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[1]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[2]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[3]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[4]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[10]                                                                                                                                           ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[5]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[7]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[6]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[8]                                                                                                                                            ; 4       ;
; vip:u_vip|projection:u_projection|h_raddr[9]                                                                                                                                            ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]~2                                                                                                                      ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                         ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal19~7                                                                                                                           ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[8]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[9]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[10]                                                                                                                    ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[6]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[7]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[4]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[5]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[2]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[3]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[0]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_border_l[1]                                                                                                                     ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~5                                                                                                                          ; 4       ;
; picture_size:u_picture_size|cmos_h_pixel[9]~1                                                                                                                                           ; 4       ;
; i2c_dri:u_i2c_dri|Selector23~0                                                                                                                                                          ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[3]                                                                                                                        ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_cnt[2]                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]~2                                                                                      ; 4       ;
; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                                                                                                                                  ; 4       ;
; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add0~2                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~0                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~2                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~1                                                                                             ; 4       ;
; i2c_dri:u_i2c_dri|Equal0~2                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]~0                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~2                                                                                                ; 4       ;
; vip:u_vip|binarization:u_binarization|pre_frame_vsync_d                                                                                                                                 ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~0                                                                                                                                                ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~0                                                                                                                                                ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan4~12                                                                                                                                          ; 4       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|LessThan5~20                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                            ; 4       ;
; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult5|mult_j8t:auto_generated|cs2a[1]~0                                                                                    ; 3       ;
; vip:u_vip|projection:u_projection|h_di                                                                                                                                                  ; 3       ;
; vip:u_vip|projection:u_projection|Selector38~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector39~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector40~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector41~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector42~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector43~1                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector44~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector45~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector46~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|Selector47~0                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|v_di                                                                                                                                                  ; 3       ;
; vip:u_vip|projection:u_projection|col_border_addr_wr[0]~5                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|h_do_d0                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|row_border_data_wr~12                                                                                                                                 ; 3       ;
; cmos_capture_data:u_cmos_capture_data|always1~1                                                                                                                                         ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~17                                                                                                                                ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~16                                                                                                                                ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~15                                                                                                                                ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[1]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[2]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[3]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[4]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[5]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[6]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[7]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[8]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[9]                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|cent_y[10]                                                                                                                          ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~14                                                                                                                                ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~9                                                                                                                                 ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~2                                                                                                                                 ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem_rtl_0_bypass[21]                                                                                                                  ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]~0                                                                                                                        ; 3       ;
; vip:u_vip|projection:u_projection|num_col_t[2]                                                                                                                                          ; 3       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[0]                                                                                                                                 ; 3       ;
; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                      ; 3       ;
; cmos_capture_data:u_cmos_capture_data|cmos_fps_cnt[3]                                                                                                                                   ; 3       ;
; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                         ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr11~14                                                                                                                                             ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~0                                                                                                                                                  ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~3                                                                                                                                                  ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr5~4                                                                                                                                               ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~3                                                                                                                              ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~0                                                                                                                              ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~2                                                                                                                              ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_l~1                                                                                                                              ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~3                                                                                                                              ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~0                                                                                                                              ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~1                                                                                                                              ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x1_r~2                                                                                                                              ; 3       ;
; vip:u_vip|projection:u_projection|Add4~33                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~32                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~31                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~30                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~29                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~28                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~25                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~24                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~23                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~22                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|Add4~21                                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|num_row_t[2]                                                                                                                                          ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult0|mult_j8t:auto_generated|cs2a[1]~0                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                           ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                          ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]~2                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                  ; 3       ;
; vip:u_vip|projection:u_projection|cur_state.st_process                                                                                                                                  ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal19~11                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor9                         ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal19~10                                                                                                                          ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal19~9                                                                                                                           ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal19~8                                                                                                                           ; 3       ;
; i2c_dri:u_i2c_dri|Selector14~0                                                                                                                                                          ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|always4~0                                                                                                                                               ; 3       ;
; i2c_dri:u_i2c_dri|i2c_done                                                                                                                                                              ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                                                                                       ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt[0]~4                                                                                                                                                      ; 3       ;
; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                                                                                                                                        ; 3       ;
; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                                                                                                                                  ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan0~12                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~10                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal13~0                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; 3       ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                                                                                                                                              ; 3       ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                                                                                                                                              ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                               ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~1                                                                                                ; 3       ;
; i2c_dri:u_i2c_dri|Selector22~5                                                                                                                                                          ; 3       ;
; i2c_dri:u_i2c_dri|scl                                                                                                                                                                   ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~20                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~18                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~16                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~14                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~12                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~10                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~8                                                                                                                                ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~6                                                                                                                                ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~4                                                                                                                                ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|Add0~2                                                                                                                                ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~18                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~16                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~14                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~12                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~10                                                                                                                               ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~8                                                                                                                                ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~6                                                                                                                                ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~4                                                                                                                                ; 3       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|Add0~2                                                                                                                                ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_d0                                                                                                                              ; 3       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_d0                                                                                                                              ; 3       ;
; vip:u_vip|projection:u_projection|row_border_addr_wr[0]                                                                                                                                 ; 3       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~24                                                                                                                                               ; 3       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add7~16                                                                                                                                               ; 3       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~3                                                                                                                                                ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                                                                                      ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                                                                                      ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                                                                                      ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                                                                                       ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                                                                                       ; 3       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                                                                                       ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[13]                                                                                                                                                      ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[4]                                                                                                                                                       ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[10]                                                                                                                                                      ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[9]                                                                                                                                                       ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[8]                                                                                                                                                       ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[7]                                                                                                                                                       ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[6]                                                                                                                                                       ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[5]                                                                                                                                                       ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[15]                                                                                                                                                      ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[14]                                                                                                                                                      ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[12]                                                                                                                                                      ; 3       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[11]                                                                                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ; 3       ;
; cam_data[7]~input                                                                                                                                                                       ; 2       ;
; cam_data[6]~input                                                                                                                                                                       ; 2       ;
; cam_data[5]~input                                                                                                                                                                       ; 2       ;
; cam_data[4]~input                                                                                                                                                                       ; 2       ;
; cam_data[3]~input                                                                                                                                                                       ; 2       ;
; cam_data[2]~input                                                                                                                                                                       ; 2       ;
; cam_data[1]~input                                                                                                                                                                       ; 2       ;
; cam_data[0]~input                                                                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell             ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell             ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~3                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~0                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~1                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~2                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[7]                                                                                                                   ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[6]                                                                                                                   ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[5]                                                                                                                   ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|real_num_total[4]                                                                                                                   ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~9                                                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add0~4                                                                                                                          ; 2       ;
; i2c_dri:u_i2c_dri|Selector22~15                                                                                                                                                         ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d1                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|ram_address_b[9]~0                                           ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_chg_d1                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_chg_d2                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_hgh_t[6]~_Duplicate_2                                                                                                    ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|row_border_low_t[6]~_Duplicate_2                                                                                                    ; 2       ;
; vip:u_vip|projection:u_projection|Selector56~1                                                                                                                                          ; 2       ;
; vip:u_vip|projection:u_projection|Selector56~0                                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[3][0]~14                                                                                                                     ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[0][0]~13                                                                                                                     ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[2][0]~12                                                                                                                     ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y_flag[1][0]~11                                                                                                                     ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[2]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[3]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[4]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|num_cnt[5]                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                              ; 2       ;
; vip:u_vip|projection:u_projection|col_border_data_wr~17                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~1                                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                              ; 2       ;
; cmos_capture_data:u_cmos_capture_data|always1~0                                                                                                                                         ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~23                                                                                                                                ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~22                                                                                                                                ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~21                                                                                                                                ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~20                                                                                                                                ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Mux1~1                                                                                                                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~19                                                                                                                                ; 2       ;
; vip:u_vip|binarization:u_binarization|monoc_d0                                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~12                                                                                                                             ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~8                                                                                                                              ; 2       ;
; vip:u_vip|projection:u_projection|v_do_d0                                                                                                                                               ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~1                                                                                                                                 ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal5~3                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|num_col_t[3]                                                                                                                                          ; 2       ;
; vip:u_vip|projection:u_projection|row_border_ram_we                                                                                                                                     ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                              ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                                                                                               ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~107                                                                                                                                                ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~6                                                                                                                                                  ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~90                                                                                                                                                 ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~3                                                                                                                                                  ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~2                                                                                                                                                  ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~48                                                                                                                                                 ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~41                                                                                                                                                 ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~39                                                                                                                                                 ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~30                                                                                                                                                 ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr9~0                                                                                                                                               ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr0~5                                                                                                                                               ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr1~6                                                                                                                                               ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~6                                                                                                                                               ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr4~0                                                                                                                                               ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~2                                                                                                                                                  ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|WideOr1~0                                                                                                                           ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_id~0                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|WideOr2~2                                                                                                                           ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~7                                                                                                                                 ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~1                                                                                                                                 ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~5                                                                                                                                 ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~3                                                                                                                                 ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~6                                                                                                                                 ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~0                                                                                                                                 ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~2                                                                                                                                 ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|y~4                                                                                                                                 ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~3                                                                                                                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~0                                                                                                                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~2                                                                                                                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_l~1                                                                                                                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~3                                                                                                                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~0                                                                                                                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~1                                                                                                                              ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|x2_r~2                                                                                                                              ; 2       ;
; vip:u_vip|projection:u_projection|cur_state.st_init                                                                                                                                     ; 2       ;
; vip:u_vip|projection:u_projection|num_row_t[3]                                                                                                                                          ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~142                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~137                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~132                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~127                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~122                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~117                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~112                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~107                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~102                                                                                                                      ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~97                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_col_border_myram|mem~92                                                                                                                       ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|col_area~9                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal3~3                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~32                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~31                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~30                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~29                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~28                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~27                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~26                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~25                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~24                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~23                                                                                                                       ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_row_border_myram|mem~22                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|ram_address_a[9]                                             ; 2       ;
; vip:u_vip|projection:u_projection|cur_state.st_project                                                                                                                                  ; 2       ;
; vip:u_vip|projection:u_projection|Equal5~4                                                                                                                                              ; 2       ;
; vip:u_vip|projection:u_projection|Equal5~3                                                                                                                                              ; 2       ;
; vip:u_vip|projection:u_projection|Equal5~2                                                                                                                                              ; 2       ;
; vip:u_vip|projection:u_projection|Equal5~1                                                                                                                                              ; 2       ;
; vip:u_vip|projection:u_projection|frame_vsync_d0                                                                                                                                        ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|LessThan10~2                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb~9                                                                                                                         ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal19~6                                                                                                                           ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|always22~23                                                                                                                         ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal13~6                                                                                                                           ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal13~4                                                                                                                           ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal13~3                                                                                                                           ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Equal13~2                                                                                                                           ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|color_rgb~4                                                                                                                         ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add2~5                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add2~4                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add2~3                                                                                                                                                ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[3]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[11]                                                                                                                         ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[7]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[2]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[10]                                                                                                                         ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[6]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[1]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[9]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[5]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[0]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[8]                                                                                                                          ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|digit_t[4]                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~2                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_ack~0                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal8~0                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal7~0                                                                                              ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl                                                                                                                                               ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|always4~1                                                                                                                                               ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Equal0~0                                                                                                                                                ; 2       ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                               ; 2       ;
; seg_bcd_dri:u_seg_bcd_dri|LessThan1~0                                                                                                                                                   ; 2       ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                                                                                                                                              ; 2       ;
; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                                                                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add0~3                                                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]~0                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux0~0                                                                                                ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~8                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~7                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~5                                                                                                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~1                                                                                             ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~0                                                                                             ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                            ; 2       ;
; i2c_dri:u_i2c_dri|wr_flag                                                                                                                                                               ; 2       ;
; i2c_dri:u_i2c_dri|cnt[4]~12                                                                                                                                                             ; 2       ;
; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                                                                                                                                     ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Equal0~0                                                                                                                                              ; 2       ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                                                                                                                                     ; 2       ;
; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                    ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~0                                                                                         ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                               ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]~0                                                                                           ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~1                                                                                                  ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[10]                                                                                                                                           ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[9]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[8]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[7]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[6]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[5]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[4]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[3]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[2]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|h_waddr[1]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[9]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[8]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[7]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[6]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[5]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[4]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[3]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[2]                                                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|v_waddr[1]                                                                                                                                            ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|LessThan7~20                                                                                                                        ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[8]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[9]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[10]                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[6]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[7]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[4]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[5]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[2]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[3]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|row_border_data_wr[1]                                                                                                                                 ; 2       ;
; vip:u_vip|projection:u_projection|cnt[4]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[3]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[2]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[1]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[0]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[10]                                                                                                                                               ; 2       ;
; vip:u_vip|projection:u_projection|cnt[5]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[8]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[9]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[7]                                                                                                                                                ; 2       ;
; vip:u_vip|projection:u_projection|cnt[6]                                                                                                                                                ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|LessThan3~20                                                                                                                        ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Add15~16                                                                                                                            ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Add15~2                                                                                                                             ; 2       ;
; vip:u_vip|digital_recognition:u_digital_recognition|Add15~0                                                                                                                             ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add6~2                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~15                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~12                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~9                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add8~6                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~20                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~18                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~16                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~14                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~12                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~10                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~8                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~6                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add4~4                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~10                                                                                                                                               ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~8                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~6                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~4                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~2                                                                                                                                                ; 2       ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|Add1~0                                                                                                                                                ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|op_1~18                                                      ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                                                                                       ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                                                                                       ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                                                                                       ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                                                                                       ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                                                                                       ; 2       ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                                                                                       ; 2       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[3]                                                                                                                                                       ; 2       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[2]                                                                                                                                                       ; 2       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[1]                                                                                                                                                       ; 2       ;
; seg_bcd_dri:u_seg_bcd_dri|cnt0[0]                                                                                                                                                       ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; 2       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ; 2       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                                                                                                            ; 2       ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|mem~0feeder                                                                                                                           ; 1       ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|mem~0feeder                                                                                                                           ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+---------------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y6_N0, M9K_X27_Y7_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y1_N0, M9K_X27_Y2_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; vip:u_vip|projection:u_projection|myram:u_h_myram|altsyncram:mem_rtl_0|altsyncram_kic1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Dual Clocks ; 1280         ; 1            ; 1280         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 1280  ; 1280                        ; 1                           ; 1280                        ; 1                           ; 1280                ; 1    ; None ; M9K_X15_Y12_N0               ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Dual Clocks ; 800          ; 1            ; 800          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 800   ; 800                         ; 1                           ; 800                         ; 1                           ; 800                 ; 1    ; None ; M9K_X15_Y9_N0                ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult4|mult_8ft:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y11_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult3|mult_aft:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y12_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult1|mult_8ft:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y14_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    vip:u_vip|digital_recognition:u_digital_recognition|lpm_mult:Mult2|mult_aft:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y13_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,338 / 32,401 ( 10 % ) ;
; C16 interconnects     ; 46 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 1,634 / 21,816 ( 7 % )  ;
; Direct links          ; 616 / 32,401 ( 2 % )    ;
; Global clocks         ; 9 / 10 ( 90 % )         ;
; Local interconnects   ; 1,303 / 10,320 ( 13 % ) ;
; R24 interconnects     ; 63 / 1,289 ( 5 % )      ;
; R4 interconnects      ; 1,882 / 28,186 ( 7 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.20) ; Number of LABs  (Total = 195) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 2                             ;
; 3                                           ; 1                             ;
; 4                                           ; 2                             ;
; 5                                           ; 3                             ;
; 6                                           ; 2                             ;
; 7                                           ; 2                             ;
; 8                                           ; 4                             ;
; 9                                           ; 4                             ;
; 10                                          ; 6                             ;
; 11                                          ; 10                            ;
; 12                                          ; 7                             ;
; 13                                          ; 14                            ;
; 14                                          ; 9                             ;
; 15                                          ; 11                            ;
; 16                                          ; 107                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.75) ; Number of LABs  (Total = 195) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 114                           ;
; 1 Clock                            ; 145                           ;
; 1 Clock enable                     ; 51                            ;
; 1 Sync. clear                      ; 9                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 12                            ;
; 2 Clocks                           ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.68) ; Number of LABs  (Total = 195) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 8                             ;
; 3                                            ; 1                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 5                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 2                             ;
; 10                                           ; 4                             ;
; 11                                           ; 7                             ;
; 12                                           ; 6                             ;
; 13                                           ; 4                             ;
; 14                                           ; 9                             ;
; 15                                           ; 3                             ;
; 16                                           ; 21                            ;
; 17                                           ; 15                            ;
; 18                                           ; 7                             ;
; 19                                           ; 4                             ;
; 20                                           ; 10                            ;
; 21                                           ; 1                             ;
; 22                                           ; 7                             ;
; 23                                           ; 9                             ;
; 24                                           ; 8                             ;
; 25                                           ; 2                             ;
; 26                                           ; 12                            ;
; 27                                           ; 10                            ;
; 28                                           ; 4                             ;
; 29                                           ; 7                             ;
; 30                                           ; 7                             ;
; 31                                           ; 4                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.79) ; Number of LABs  (Total = 195) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 21                            ;
; 2                                               ; 15                            ;
; 3                                               ; 15                            ;
; 4                                               ; 19                            ;
; 5                                               ; 10                            ;
; 6                                               ; 17                            ;
; 7                                               ; 10                            ;
; 8                                               ; 9                             ;
; 9                                               ; 7                             ;
; 10                                              ; 9                             ;
; 11                                              ; 9                             ;
; 12                                              ; 13                            ;
; 13                                              ; 9                             ;
; 14                                              ; 5                             ;
; 15                                              ; 7                             ;
; 16                                              ; 10                            ;
; 17                                              ; 3                             ;
; 18                                              ; 2                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.26) ; Number of LABs  (Total = 195) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 4                             ;
; 3                                            ; 9                             ;
; 4                                            ; 3                             ;
; 5                                            ; 7                             ;
; 6                                            ; 8                             ;
; 7                                            ; 6                             ;
; 8                                            ; 8                             ;
; 9                                            ; 6                             ;
; 10                                           ; 8                             ;
; 11                                           ; 3                             ;
; 12                                           ; 17                            ;
; 13                                           ; 12                            ;
; 14                                           ; 3                             ;
; 15                                           ; 11                            ;
; 16                                           ; 7                             ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 6                             ;
; 20                                           ; 8                             ;
; 21                                           ; 9                             ;
; 22                                           ; 9                             ;
; 23                                           ; 6                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 5                             ;
; 27                                           ; 3                             ;
; 28                                           ; 5                             ;
; 29                                           ; 1                             ;
; 30                                           ; 3                             ;
; 31                                           ; 3                             ;
; 32                                           ; 3                             ;
; 33                                           ; 2                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 92        ; 0            ; 92        ; 0            ; 0            ; 92        ; 92        ; 0            ; 92        ; 92        ; 0            ; 79           ; 0            ; 0            ; 0            ; 0            ; 79           ; 0            ; 0            ; 0            ; 0            ; 79           ; 0            ; 0            ; 0            ; 0            ; 0            ; 92        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 92           ; 0         ; 92           ; 92           ; 0         ; 0         ; 92           ; 0         ; 0         ; 92           ; 13           ; 92           ; 92           ; 92           ; 92           ; 13           ; 92           ; 92           ; 92           ; 92           ; 13           ; 92           ; 92           ; 92           ; 92           ; 92           ; 0         ; 92           ; 92           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cam_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pwdn           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_scl            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_bl             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rst            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_pclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_sda            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_href           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_vsync          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                      ;
+------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; Source Clock(s)                                            ; Destination Clock(s)                                              ; Delay Added in ns ;
+------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2]          ; clk_10m                                                           ; 70.7              ;
; u_pll|altpll_component|auto_generated|pll1|clk[2],clk_10m  ; clk_10m                                                           ; 66.9              ;
; u_pll|altpll_component|auto_generated|pll1|clk[0],clk_10m  ; clk_10m                                                           ; 28.6              ;
; u_pll|altpll_component|auto_generated|pll1|clk[0]          ; clk_10m                                                           ; 14.8              ;
; cam_pclk,u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                                          ; 10.5              ;
; u_pll|altpll_component|auto_generated|pll1|clk[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0],dri_clk,clk_10m ; 4.1               ;
+------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                    ; Destination Register                                                                                                                                  ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 5.113             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 5.096             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 5.087             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 5.032             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 5.010             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 4.995             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 4.957             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 4.957             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 4.950             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 4.950             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 4.934             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 4.934             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.733             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.733             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.733             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.733             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.730             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.730             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.730             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.730             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.717             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.448             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 4.448             ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                     ; 4.344             ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                     ; 4.344             ;
; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                  ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                     ; 4.344             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 3.951             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 3.786             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 3.786             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.412             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 3.240             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 3.240             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.192             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.172             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.168             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.168             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.134             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.134             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.134             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.134             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 3.131             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 3.131             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.120             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.120             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.120             ;
; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.058             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.770             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.628             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.628             ;
; vip:u_vip|projection:u_projection|h_raddr[5]                                                                                                                       ; vip:u_vip|projection:u_projection|cnt[9]                                                                                                              ; 2.410             ;
; vip:u_vip|projection:u_projection|h_raddr[10]                                                                                                                      ; vip:u_vip|projection:u_projection|cnt[9]                                                                                                              ; 2.410             ;
; vip:u_vip|projection:u_projection|h_raddr[4]                                                                                                                       ; vip:u_vip|projection:u_projection|cnt[9]                                                                                                              ; 2.410             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                  ; 2.380             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                  ; 2.379             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                  ; 2.379             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                  ; 2.379             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.375             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb      ; 2.372             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.368             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.368             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.061             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.061             ;
; vip:u_vip|projection:u_projection|v_raddr[9]                                                                                                                       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.994             ;
; vip:u_vip|projection:u_projection|v_raddr[10]                                                                                                                      ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.994             ;
; vip:u_vip|projection:u_projection|v_raddr[2]                                                                                                                       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.994             ;
; vip:u_vip|projection:u_projection|v_raddr[6]                                                                                                                       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.956             ;
; vip:u_vip|projection:u_projection|v_raddr[5]                                                                                                                       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.956             ;
; vip:u_vip|projection:u_projection|v_raddr[8]                                                                                                                       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.880             ;
; vip:u_vip|projection:u_projection|v_raddr[7]                                                                                                                       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.880             ;
; vip:u_vip|projection:u_projection|h_raddr[9]                                                                                                                       ; vip:u_vip|projection:u_projection|cnt[9]                                                                                                              ; 1.840             ;
; vip:u_vip|projection:u_projection|h_raddr[8]                                                                                                                       ; vip:u_vip|projection:u_projection|cnt[9]                                                                                                              ; 1.840             ;
; vip:u_vip|projection:u_projection|v_raddr[4]                                                                                                                       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.808             ;
; vip:u_vip|projection:u_projection|v_raddr[3]                                                                                                                       ; vip:u_vip|projection:u_projection|myram:u_v_myram|altsyncram:mem_rtl_0|altsyncram_cfc1:auto_generated|ram_block1a0~portb_address_reg0                 ; 1.808             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                  ; 1.721             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                  ; 1.721             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                  ; 1.721             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                  ; 1.721             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                        ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_vsync_d[0]                                                                                                  ; 1.721             ;
; vip:u_vip|projection:u_projection|h_raddr[7]                                                                                                                       ; vip:u_vip|projection:u_projection|cnt[9]                                                                                                              ; 1.718             ;
; vip:u_vip|projection:u_projection|h_raddr[6]                                                                                                                       ; vip:u_vip|projection:u_projection|cnt[9]                                                                                                              ; 1.718             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                        ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                     ; 1.653             ;
; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                         ; vip:u_vip|rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                     ; 1.653             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "digital_recognition"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Info (332104): Reading SDC File: 'digital_recognition.sdc'
Warning (332174): Ignored filter at digital_recognition.sdc(66): altera_reserved_tck could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at digital_recognition.sdc(66): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty  -setup -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] 0.050
Warning (332049): Ignored set_clock_uncertainty at digital_recognition.sdc(66): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at digital_recognition.sdc(67): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty  -hold -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] 0.050
Warning (332049): Ignored set_clock_uncertainty at digital_recognition.sdc(67): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332060): Node: vip:u_vip|projection:u_projection|cur_state.st_process was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vip:u_vip|projection:u_projection|project_done_flag was determined to be a clock but was found without an associated clock assignment.
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from clk_10m (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from clk_10m (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from clk_10m (Fall) to u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from clk_10m (Fall) to u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.060
    Info (332172): Setup clock transfer from u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to clk_10m (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.060
    Info (332172): Hold clock transfer from u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to clk_10m (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to clk_10m (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.060
    Info (332172): Hold clock transfer from u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to clk_10m (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to clk_10m (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.060
    Info (332172): Hold clock transfer from u_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to clk_10m (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.090
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     cam_pclk
    Info (332111):  100.000      clk_10m
    Info (332111): 4000.000      dri_clk
    Info (332111):   20.000      sys_clk
    Info (332111):   10.000 u_pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 u_pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   10.000 u_pll|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node lcd:u_lcd|clk_div:u_clk_div|Selector0~1 
    Info (176355): Automatically promoted lcd:u_lcd|altclkctrl:clk_ctrl|altclkctrl_eec:auto_generated|clkctrl1 to use location or clock signal Global Clock
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node i2c_dri:u_i2c_dri|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_dri:u_i2c_dri|dri_clk~0
Info (176353): Automatically promoted node vip:u_vip|projection:u_projection|always0~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node vip:u_vip|projection:u_projection|project_done_flag 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|row_d0
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|col_d0
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|feature_deal
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]~2
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|col_cnt[1]~5
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|col_cnt~6
        Info (176357): Destination node vip:u_vip|projection:u_projection|always0~1
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]~0
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|row_cnt[3]~2
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|row_cnt~5
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node seg_bcd_dri:u_seg_bcd_dri|point1
        Info (176357): Destination node sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1
        Info (176357): Destination node comb~0
        Info (176357): Destination node vip:u_vip|projection:u_projection|row_border_data_wr[0]~13
        Info (176357): Destination node vip:u_vip|projection:u_projection|row_border_addr_wr[0]~3
        Info (176357): Destination node vip:u_vip|projection:u_projection|col_border_data_wr[0]~16
        Info (176357): Destination node vip:u_vip|projection:u_projection|col_border_addr_wr[0]~5
        Info (176357): Destination node vip:u_vip|digital_recognition:u_digital_recognition|cent_y[10]~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 44 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 26 register duplicates
Warning (15064): PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.54 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169180): Following 46 pins must use external clamping diodes.
    Info (169178): Pin cam_sda uses I/O standard 2.5 V at L10
    Info (169178): Pin sdram_data[0] uses I/O standard 2.5 V at P14
    Info (169178): Pin sdram_data[1] uses I/O standard 2.5 V at M12
    Info (169178): Pin sdram_data[2] uses I/O standard 2.5 V at N14
    Info (169178): Pin sdram_data[3] uses I/O standard 2.5 V at L12
    Info (169178): Pin sdram_data[4] uses I/O standard 2.5 V at L13
    Info (169178): Pin sdram_data[5] uses I/O standard 2.5 V at L14
    Info (169178): Pin sdram_data[6] uses I/O standard 2.5 V at L11
    Info (169178): Pin sdram_data[7] uses I/O standard 2.5 V at K12
    Info (169178): Pin sdram_data[8] uses I/O standard 2.5 V at G16
    Info (169178): Pin sdram_data[9] uses I/O standard 2.5 V at J11
    Info (169178): Pin sdram_data[10] uses I/O standard 2.5 V at J16
    Info (169178): Pin sdram_data[11] uses I/O standard 2.5 V at J15
    Info (169178): Pin sdram_data[12] uses I/O standard 2.5 V at K16
    Info (169178): Pin sdram_data[13] uses I/O standard 2.5 V at K15
    Info (169178): Pin sdram_data[14] uses I/O standard 2.5 V at L16
    Info (169178): Pin sdram_data[15] uses I/O standard 2.5 V at L15
    Info (169178): Pin lcd_rgb[0] uses I/O standard 2.5 V at T6
    Info (169178): Pin lcd_rgb[1] uses I/O standard 2.5 V at R5
    Info (169178): Pin lcd_rgb[2] uses I/O standard 2.5 V at T5
    Info (169178): Pin lcd_rgb[3] uses I/O standard 2.5 V at R4
    Info (169178): Pin lcd_rgb[4] uses I/O standard 2.5 V at T4
    Info (169178): Pin lcd_rgb[5] uses I/O standard 2.5 V at T9
    Info (169178): Pin lcd_rgb[6] uses I/O standard 2.5 V at R8
    Info (169178): Pin lcd_rgb[7] uses I/O standard 2.5 V at T8
    Info (169178): Pin lcd_rgb[8] uses I/O standard 2.5 V at R7
    Info (169178): Pin lcd_rgb[9] uses I/O standard 2.5 V at T7
    Info (169178): Pin lcd_rgb[10] uses I/O standard 2.5 V at R6
    Info (169178): Pin lcd_rgb[11] uses I/O standard 2.5 V at R11
    Info (169178): Pin lcd_rgb[12] uses I/O standard 2.5 V at T11
    Info (169178): Pin lcd_rgb[13] uses I/O standard 2.5 V at R10
    Info (169178): Pin lcd_rgb[14] uses I/O standard 2.5 V at T10
    Info (169178): Pin lcd_rgb[15] uses I/O standard 2.5 V at R9
    Info (169178): Pin sys_rst_n uses I/O standard 2.5 V at M1
    Info (169178): Pin sys_clk uses I/O standard 2.5 V at E1
    Info (169178): Pin cam_pclk uses I/O standard 2.5 V at R13
    Info (169178): Pin cam_data[0] uses I/O standard 2.5 V at K9
    Info (169178): Pin cam_href uses I/O standard 2.5 V at M9
    Info (169178): Pin cam_data[1] uses I/O standard 2.5 V at P8
    Info (169178): Pin cam_data[2] uses I/O standard 2.5 V at N8
    Info (169178): Pin cam_data[3] uses I/O standard 2.5 V at M8
    Info (169178): Pin cam_data[4] uses I/O standard 2.5 V at P6
    Info (169178): Pin cam_data[5] uses I/O standard 2.5 V at N6
    Info (169178): Pin cam_data[6] uses I/O standard 2.5 V at R14
    Info (169178): Pin cam_data[7] uses I/O standard 2.5 V at T14
    Info (169178): Pin cam_vsync uses I/O standard 2.5 V at P9
Info (144001): Generated suppressed messages file E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/output_files/digital_recognition.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1944 megabytes
    Info: Processing ended: Thu Jan 21 11:05:05 2021
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:25


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/ALTERA_E10/kaituoz/digital_recognition/47_digital_recognition/par/output_files/digital_recognition.fit.smsg.


