\hypertarget{struct_d_w_t___type}{}\doxysection{DWT\+\_\+\+Type Struct Reference}
\label{struct_d_w_t___type}\index{DWT\_Type@{DWT\_Type}}


Structure type to access the Data Watchpoint and Trace Register (DWT).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac81efc171e9852a36caeb47122bfec5b}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14822f5ad3426799332ac537d9293f3c}{CYCCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga29ca657c77928334be08a2e6555be950}{CPICNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe0bbc124e53ad450abc72bfb56bd74f}{EXCCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaafa1400cd3168b21652b86599ad3ed83}{SLEEPCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae886261750c8c90d67a2f276d074e9c3}{LSUCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6324c1fbf6c94f1eaf742d09ad678216}{FOLDCNT}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72e52fffe9ac6af0ee15877e2d5dac41}{PCSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5d0c69187f8abc99ecbde49431cf0050}{COMP0}}
\item 
uint32\+\_\+t {\bfseries RESERVED1} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad3c69d206a52a85165eb7bd8077b0608}{FUNCTION0}}
\item 
uint32\+\_\+t {\bfseries RESERVED2} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf9126caaf63b99d6df5d1e040c96e2ab}{COMP1}}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae8f02e32e101c4cc61115d271fa12ffb}{FUNCTION1}}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeeb1e36001c60a167399683280d6ec39}{COMP2}}
\item 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8ba3cc103077080ae3c0fc41e87d1197}{FUNCTION2}}
\item 
uint32\+\_\+t {\bfseries RESERVED6} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga20b0b62a3576ee88db4a7c065cd988ac}{COMP3}}
\item 
uint32\+\_\+t {\bfseries RESERVED7} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbfaba1d10558329868c6c55f91f82df}{FUNCTION3}}
\item 
uint32\+\_\+t {\bfseries RESERVED8} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8ea52ce87f7d0225db1b5ba91313f4b7}{COMP4}}
\item 
uint32\+\_\+t {\bfseries RESERVED9} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac6e22e104dd39b27e256b2850de70521}{FUNCTION4}}
\item 
uint32\+\_\+t {\bfseries RESERVED10} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga290e024c0b0f35317de6363a4135c3bc}{COMP5}}
\item 
uint32\+\_\+t {\bfseries RESERVED11} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b7aee338904a0499cdfbc375a1e9f07}{FUNCTION5}}
\item 
uint32\+\_\+t {\bfseries RESERVED12} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga263131067f0ad2d04a2711962a455bfa}{COMP6}}
\item 
uint32\+\_\+t {\bfseries RESERVED13} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab783d2034e8b4ee931a01929aa7f4372}{FUNCTION6}}
\item 
uint32\+\_\+t {\bfseries RESERVED14} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga26932a20b1cd18331bbe245caf8a6a92}{COMP7}}
\item 
uint32\+\_\+t {\bfseries RESERVED15} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga16e2f314ca3e2bf3383b81ec9a03a436}{FUNCTION7}}
\item 
uint32\+\_\+t {\bfseries RESERVED16} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0}{COMP8}}
\item 
uint32\+\_\+t {\bfseries RESERVED17} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabe84d144b85c8dae18f7dc6d290a04ea}{FUNCTION8}}
\item 
uint32\+\_\+t {\bfseries RESERVED18} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4e090c0e6b818b63724c774f38ccab14}{COMP9}}
\item 
uint32\+\_\+t {\bfseries RESERVED19} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga70ada7a7062083e68edb96698f25ba6e}{FUNCTION9}}
\item 
uint32\+\_\+t {\bfseries RESERVED20} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8d5685c2bd0db66c3adaf19bc10a1150}{COMP10}}
\item 
uint32\+\_\+t {\bfseries RESERVED21} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga87175ae057853babe4b55c2bf32ff933}{FUNCTION10}}
\item 
uint32\+\_\+t {\bfseries RESERVED22} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab5e5be1f4cce832413b02bd6eb8175f6}{COMP11}}
\item 
uint32\+\_\+t {\bfseries RESERVED23} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8e6200039c3ad48f811bd3dac9733523}{FUNCTION11}}
\item 
uint32\+\_\+t {\bfseries RESERVED24} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga73bbb409205cd8ae8438c8a58998d205}{COMP12}}
\item 
uint32\+\_\+t {\bfseries RESERVED25} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga46eae26a5823b24ae4211b6b8f27ecf0}{FUNCTION12}}
\item 
uint32\+\_\+t {\bfseries RESERVED26} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8e7c69cbac19ef0b26b0ae0cc928da36}{COMP13}}
\item 
uint32\+\_\+t {\bfseries RESERVED27} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72376480973424928cdc455caf65ff17}{FUNCTION13}}
\item 
uint32\+\_\+t {\bfseries RESERVED28} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf5930659b3107c17fa71e61803d63f97}{COMP14}}
\item 
uint32\+\_\+t {\bfseries RESERVED29} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa11d2375486524bb0503fb100a5350af}{FUNCTION14}}
\item 
uint32\+\_\+t {\bfseries RESERVED30} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae55e0087f992cfd56003fc3fe1394cb0}{COMP15}}
\item 
uint32\+\_\+t {\bfseries RESERVED31} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac08524fa409351f1dedf993cc2d3b2b7}{FUNCTION15}}
\item 
uint32\+\_\+t {\bfseries RESERVED32} \mbox{[}934U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}}
\item 
uint32\+\_\+t {\bfseries RESERVED33} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}}
\item 
uint32\+\_\+t {\bfseries RESERVED0} \mbox{[}6U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga84089e08ecf14b86f92c727a568ceac4}{MASK0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6f663226a4f3409b0a73651b5a90b3af}{MASK1}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga32213bf45fbe36e1823e69028f7edef2}{MASK2}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga51e9ef8e2238e82f3b40aa2599397637}{MASK3}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}{LAR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Data Watchpoint and Trace Register (DWT). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
