Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:25:39 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.505        0.000                      0                 1242        0.157        0.000                      0                 1242        3.000        0.000                       0                   451  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.505        0.000                      0                 1242        0.157        0.000                      0                 1242        3.000        0.000                       0                   451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 fsm1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.076ns (18.050%)  route 4.885ns (81.950%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    fsm1/clk
    SLICE_X19Y40         FDRE                                         r  fsm1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[14]/Q
                         net (fo=3, routed)           0.853     2.282    fsm1/fsm1_out[14]
    SLICE_X18Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.406 f  fsm1/C_addr0[3]_INST_0_i_40/O
                         net (fo=1, routed)           0.452     2.858    fsm1/C_addr0[3]_INST_0_i_40_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     2.982 f  fsm1/C_addr0[3]_INST_0_i_24/O
                         net (fo=5, routed)           0.867     3.849    fsm1/C_addr0[3]_INST_0_i_24_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.973 f  fsm1/C_write_data[31]_INST_0_i_3/O
                         net (fo=4, routed)           0.815     4.788    fsm6/out_reg[31]
    SLICE_X27Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.912 f  fsm6/C_write_data[31]_INST_0_i_1/O
                         net (fo=98, routed)          1.284     6.196    multp0/C_write_data_0_sn_1
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.320 r  multp0/out_tmp_reg_i_22__0/O
                         net (fo=2, routed)           0.614     6.934    multp0/I1[11]
    DSP48_X2Y15          DSP48E1                                      r  multp0/out_tmp0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    multp0/clk
    DSP48_X2Y15          DSP48E1                                      r  multp0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.439    multp0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 fsm1/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.076ns (18.116%)  route 4.864ns (81.884%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    fsm1/clk
    SLICE_X19Y43         FDRE                                         r  fsm1/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[25]/Q
                         net (fo=4, routed)           0.880     2.309    fsm1/fsm1_out[25]
    SLICE_X18Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.433 f  fsm1/C_addr0[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.863     3.297    fsm1/C_addr0[3]_INST_0_i_39_n_0
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.124     3.421 r  fsm1/C_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.430     3.851    fsm1/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.975 f  fsm1/C_addr0[3]_INST_0_i_10/O
                         net (fo=3, routed)           0.743     4.718    fsm5/out_reg[3]_1
    SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.842 r  fsm5/C_write_en_INST_0_i_2/O
                         net (fo=65, routed)          1.342     6.184    multp0/out_tmp0_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.308 r  multp0/out_tmp_reg_i_15__1/O
                         net (fo=1, routed)           0.605     6.913    multp0/I2[18]
    DSP48_X2Y14          DSP48E1                                      r  multp0/out_tmp_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    multp0/clk
    DSP48_X2Y14          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 fsm1/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.076ns (18.133%)  route 4.858ns (81.867%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    fsm1/clk
    SLICE_X19Y43         FDRE                                         r  fsm1/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[25]/Q
                         net (fo=4, routed)           0.880     2.309    fsm1/fsm1_out[25]
    SLICE_X18Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.433 f  fsm1/C_addr0[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.863     3.297    fsm1/C_addr0[3]_INST_0_i_39_n_0
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.124     3.421 r  fsm1/C_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.430     3.851    fsm1/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.975 f  fsm1/C_addr0[3]_INST_0_i_10/O
                         net (fo=3, routed)           0.743     4.718    fsm5/out_reg[3]_1
    SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.842 r  fsm5/C_write_en_INST_0_i_2/O
                         net (fo=65, routed)          1.385     6.227    multp0/out_tmp0_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.351 r  multp0/out_tmp_reg_i_8__1/O
                         net (fo=1, routed)           0.556     6.907    multp0/I2[25]
    DSP48_X2Y14          DSP48E1                                      r  multp0/out_tmp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    multp0/clk
    DSP48_X2Y14          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 fsm1/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 2.634ns (40.595%)  route 3.855ns (59.405%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    fsm1/clk
    SLICE_X19Y43         FDRE                                         r  fsm1/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[25]/Q
                         net (fo=4, routed)           0.880     2.309    fsm1/fsm1_out[25]
    SLICE_X18Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.433 f  fsm1/C_addr0[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.863     3.297    fsm1/C_addr0[3]_INST_0_i_39_n_0
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.124     3.421 r  fsm1/C_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.430     3.851    fsm1/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.975 f  fsm1/C_addr0[3]_INST_0_i_10/O
                         net (fo=3, routed)           0.754     4.729    fsm5/out_reg[3]_1
    SLICE_X26Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.853 r  fsm5/out[3]_i_2__6/O
                         net (fo=33, routed)          0.927     5.780    fsm0/incr0_left1
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  fsm0/out[3]_i_5__3/O
                         net (fo=1, routed)           0.000     5.904    fsm0/incr0_right[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.437 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    fsm0/out_reg[3]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.554    fsm0/out_reg[7]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    fsm0/out_reg[11]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    fsm0/out_reg[15]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.905 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.905    fsm0/out_reg[19]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    fsm0/out_reg[23]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    fsm0/out_reg[27]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.462 r  fsm0/out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     7.462    fsm0/incr0_out[29]
    SLICE_X36Y45         FDRE                                         r  fsm0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    fsm0/clk
    SLICE_X36Y45         FDRE                                         r  fsm0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 fsm1/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.626ns (40.521%)  route 3.855ns (59.479%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    fsm1/clk
    SLICE_X19Y43         FDRE                                         r  fsm1/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[25]/Q
                         net (fo=4, routed)           0.880     2.309    fsm1/fsm1_out[25]
    SLICE_X18Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.433 f  fsm1/C_addr0[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.863     3.297    fsm1/C_addr0[3]_INST_0_i_39_n_0
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.124     3.421 r  fsm1/C_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.430     3.851    fsm1/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.975 f  fsm1/C_addr0[3]_INST_0_i_10/O
                         net (fo=3, routed)           0.754     4.729    fsm5/out_reg[3]_1
    SLICE_X26Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.853 r  fsm5/out[3]_i_2__6/O
                         net (fo=33, routed)          0.927     5.780    fsm0/incr0_left1
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  fsm0/out[3]_i_5__3/O
                         net (fo=1, routed)           0.000     5.904    fsm0/incr0_right[1]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.437 r  fsm0/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.437    fsm0/out_reg[3]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  fsm0/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.554    fsm0/out_reg[7]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  fsm0/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    fsm0/out_reg[11]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.788 r  fsm0/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    fsm0/out_reg[15]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.905 r  fsm0/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.905    fsm0/out_reg[19]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  fsm0/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    fsm0/out_reg[23]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  fsm0/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    fsm0/out_reg[27]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.454 r  fsm0/out_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     7.454    fsm0/incr0_out[31]
    SLICE_X36Y45         FDRE                                         r  fsm0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    fsm0/clk
    SLICE_X36Y45         FDRE                                         r  fsm0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.109     7.998    fsm0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 fsm1/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.076ns (18.259%)  route 4.817ns (81.741%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    fsm1/clk
    SLICE_X19Y43         FDRE                                         r  fsm1/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm1/out_reg[25]/Q
                         net (fo=4, routed)           0.880     2.309    fsm1/fsm1_out[25]
    SLICE_X18Y43         LUT4 (Prop_lut4_I0_O)        0.124     2.433 f  fsm1/C_addr0[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.863     3.297    fsm1/C_addr0[3]_INST_0_i_39_n_0
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.124     3.421 r  fsm1/C_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.430     3.851    fsm1/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.124     3.975 f  fsm1/C_addr0[3]_INST_0_i_10/O
                         net (fo=3, routed)           0.743     4.718    fsm5/out_reg[3]_1
    SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.842 r  fsm5/C_write_en_INST_0_i_2/O
                         net (fo=65, routed)          1.212     6.054    multp0/out_tmp0_0
    SLICE_X37Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.178 r  multp0/out_tmp_reg_i_3__1/O
                         net (fo=1, routed)           0.688     6.866    multp0/I2[30]
    DSP48_X2Y14          DSP48E1                                      r  multp0/out_tmp_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    multp0/clk
    DSP48_X2Y14          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 multp2/out_tmp_reg_i_25__1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 4.369ns (88.641%)  route 0.560ns (11.359%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    multp2/clk
    SLICE_X18Y37         FDRE                                         r  multp2/out_tmp_reg_i_25__1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  multp2/out_tmp_reg_i_25__1_psdsp/Q
                         net (fo=1, routed)           0.558     2.049    multp1/out_tmp_reg_i_25__1_psdsp_n_alias
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[0])
                                                      3.851     5.900 r  multp1/out_tmp0/PCOUT[0]
                         net (fo=1, routed)           0.002     5.902    multp1/out_tmp0_n_153
    DSP48_X1Y16          DSP48E1                                      r  multp1/out_tmp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    multp1/clk
    DSP48_X1Y16          DSP48E1                                      r  multp1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    multp1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 multp2/out_tmp_reg_i_25__1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 4.369ns (88.641%)  route 0.560ns (11.359%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    multp2/clk
    SLICE_X18Y37         FDRE                                         r  multp2/out_tmp_reg_i_25__1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  multp2/out_tmp_reg_i_25__1_psdsp/Q
                         net (fo=1, routed)           0.558     2.049    multp1/out_tmp_reg_i_25__1_psdsp_n_alias
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[10])
                                                      3.851     5.900 r  multp1/out_tmp0/PCOUT[10]
                         net (fo=1, routed)           0.002     5.902    multp1/out_tmp0_n_143
    DSP48_X1Y16          DSP48E1                                      r  multp1/out_tmp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    multp1/clk
    DSP48_X1Y16          DSP48E1                                      r  multp1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    multp1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 multp2/out_tmp_reg_i_25__1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 4.369ns (88.641%)  route 0.560ns (11.359%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    multp2/clk
    SLICE_X18Y37         FDRE                                         r  multp2/out_tmp_reg_i_25__1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  multp2/out_tmp_reg_i_25__1_psdsp/Q
                         net (fo=1, routed)           0.558     2.049    multp1/out_tmp_reg_i_25__1_psdsp_n_alias
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[11])
                                                      3.851     5.900 r  multp1/out_tmp0/PCOUT[11]
                         net (fo=1, routed)           0.002     5.902    multp1/out_tmp0_n_142
    DSP48_X1Y16          DSP48E1                                      r  multp1/out_tmp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    multp1/clk
    DSP48_X1Y16          DSP48E1                                      r  multp1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    multp1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 multp2/out_tmp_reg_i_25__1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_tmp_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 4.369ns (88.641%)  route 0.560ns (11.359%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.973     0.973    multp2/clk
    SLICE_X18Y37         FDRE                                         r  multp2/out_tmp_reg_i_25__1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  multp2/out_tmp_reg_i_25__1_psdsp/Q
                         net (fo=1, routed)           0.558     2.049    multp1/out_tmp_reg_i_25__1_psdsp_n_alias
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[12])
                                                      3.851     5.900 r  multp1/out_tmp0/PCOUT[12]
                         net (fo=1, routed)           0.002     5.902    multp1/out_tmp0_n_141
    DSP48_X1Y16          DSP48E1                                      r  multp1/out_tmp_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=453, unset)          0.924     7.924    multp1/clk
    DSP48_X1Y16          DSP48E1                                      r  multp1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.489    multp1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  0.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.358%)  route 0.114ns (44.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp0/clk
    SLICE_X35Y37         FDRE                                         r  multp0/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.114     0.665    multp0/p_1_in[5]
    SLICE_X32Y37         FDRE                                         r  multp0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp0/clk
    SLICE_X32Y37         FDRE                                         r  multp0/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.076     0.508    multp0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.926%)  route 0.116ns (45.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp0/clk
    SLICE_X35Y36         FDRE                                         r  multp0/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.116     0.667    multp0/p_1_in[4]
    SLICE_X32Y36         FDRE                                         r  multp0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp0/clk
    SLICE_X32Y36         FDRE                                         r  multp0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.075     0.507    multp0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 multp1/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp1/clk
    SLICE_X21Y34         FDRE                                         r  multp1/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.116     0.668    multp1/done_buf_reg[0]__0
    SLICE_X20Y34         FDRE                                         r  multp1/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp1/clk
    SLICE_X20Y34         FDRE                                         r  multp1/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.075     0.507    multp1/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp2/clk
    SLICE_X15Y38         FDRE                                         r  multp2/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp2/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.116     0.667    multp2/p_1_in[15]
    SLICE_X15Y38         FDRE                                         r  multp2/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp2/clk
    SLICE_X15Y38         FDRE                                         r  multp2/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.070     0.502    multp2/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp0/clk
    SLICE_X33Y36         FDRE                                         r  multp0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.116     0.667    multp0/done_buf_reg[0]__0
    SLICE_X33Y38         FDRE                                         r  multp0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp0/clk
    SLICE_X33Y38         FDRE                                         r  multp0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp1/clk
    SLICE_X21Y35         FDRE                                         r  multp1/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.053     0.592    multp1/p_1_in[1]
    SLICE_X21Y35         FDRE                                         r  multp1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp1/clk
    SLICE_X21Y35         FDRE                                         r  multp1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)        -0.007     0.425    multp1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp2/clk
    SLICE_X13Y34         FDRE                                         r  multp2/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp2/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.053     0.592    multp2/p_1_in[3]
    SLICE_X13Y34         FDRE                                         r  multp2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp2/clk
    SLICE_X13Y34         FDRE                                         r  multp2/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)        -0.007     0.425    multp2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp2/clk
    SLICE_X13Y36         FDRE                                         r  multp2/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp2/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.053     0.592    multp2/p_1_in[6]
    SLICE_X13Y36         FDRE                                         r  multp2/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp2/clk
    SLICE_X13Y36         FDRE                                         r  multp2/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)        -0.007     0.425    multp2/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp0/clk
    SLICE_X33Y37         FDRE                                         r  multp0/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp0/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.593    multp0/p_1_in[3]
    SLICE_X33Y37         FDRE                                         r  multp0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp0/clk
    SLICE_X33Y37         FDRE                                         r  multp0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)        -0.006     0.426    multp0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.410     0.410    multp0/clk
    SLICE_X33Y37         FDRE                                         r  multp0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.054     0.593    multp0/p_1_in[10]
    SLICE_X33Y37         FDRE                                         r  multp0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=453, unset)          0.432     0.432    multp0/clk
    SLICE_X33Y37         FDRE                                         r  multp0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)        -0.008     0.424    multp0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y14   multp2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y14   multp0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y12   multp1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y16   multp1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X0Y16   multp2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y16   multp0/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X12Y34  A_i_k0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X14Y37  A_i_k0/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X12Y37  A_i_k0/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X16Y38  A_i_k0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y34  A_i_k0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X14Y37  A_i_k0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y37  A_i_k0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X16Y38  A_i_k0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X16Y38  A_i_k0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X16Y38  A_i_k0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y39  A_i_k0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X14Y39  A_i_k0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y35  A_i_k0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y35  A_i_k0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y34  A_i_k0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X14Y37  A_i_k0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y37  A_i_k0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X16Y38  A_i_k0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X16Y38  A_i_k0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X16Y38  A_i_k0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y39  A_i_k0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X14Y39  A_i_k0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y35  A_i_k0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y35  A_i_k0/out_reg[18]/C



