// Seed: 2307914331
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output reg id_4
);
  logic id_5;
  logic id_6;
  reg   id_7;
  logic id_8;
  type_17(
      id_6 != 1, 1'b0
  ); type_18(
      "", 1'd0, 1'b0
  );
  always @(posedge id_8) begin
    if (id_7) begin
      for (id_8 = ""; id_1; id_6 = 1 - id_1) begin
        id_4 <= 1;
      end
    end else begin
      id_7 <= id_3 > 1'b0;
    end
  end
  assign id_6 = 1'd0;
endmodule
