# Week 2




## UART - Verilog - Testbench Simulation

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Requirements/Readme.md
