INFO:sim:172 - Generating IP...
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:472 - The chosen IP does not support a Verilog behavioral model,
   generating a Verilog structural model instead.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1
   instead
Generating NGC file.
Generating Verilog structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'divider1'...
Generating metadata file...
Generating ISE project...
XCO file found: divider1.xco
XMDF file found: divider1_xmdf.tcl
Adding
C:/Users/Sechw/Documents/MATLAB/4440/netlist/ipcore_dir/tmp/_cg/divider1.asy
-view all -origin_type imported
Adding
C:/Users/Sechw/Documents/MATLAB/4440/netlist/ipcore_dir/tmp/_cg/divider1.ngc
-view all -origin_type created
Checking file
"C:/Users/Sechw/Documents/MATLAB/4440/netlist/ipcore_dir/tmp/_cg/divider1.ngc"
for project device match ...
File
"C:/Users/Sechw/Documents/MATLAB/4440/netlist/ipcore_dir/tmp/_cg/divider1.ngc"
device information matches project device.
Adding
C:/Users/Sechw/Documents/MATLAB/4440/netlist/ipcore_dir/tmp/_cg/divider1.sym
-view all -origin_type imported
Adding
C:/Users/Sechw/Documents/MATLAB/4440/netlist/ipcore_dir/tmp/_cg/divider1.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Sechw/Documents/MATLAB/4440/netlist/ipcore_dir/tmp/_cg/divider1.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Sechw/Documents/MATLAB/4440/netlist/ipcore_dir/tmp/_cg/divider1.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/divider1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'divider1'.
