// Seed: 586263520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  module_3 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd32
);
  logic _id_1;
  ;
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [-1 : id_1] id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4 = id_4;
  assign id_3 = -1 ? id_2 == 1'b0 : -1 ? -1 : -1 ? id_2 * id_1 !=? 1 : 1;
endmodule
