
*** Running vivado
    with args -log clk_wiz_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_1.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source clk_wiz_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/drew/uiuc/ece385/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:hdmi_text_controller:1.0'. The one found in IP location '/home/drew/uiuc/ece385/ip_repo/hdmi_text_controller_1_0 (7.1)' will take precedence over the same IP in location /home/drew/uiuc/ece385/ip_repo/hdmi_text_controller_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_1
Command: synth_design -top clk_wiz_1 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27420
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1926.469 ; gain = 369.801 ; free physical = 9257 ; free virtual = 18218
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2895.086; parent = 1929.441; children = 965.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1_clk_wiz' [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1_clk_wiz' (0#1) [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.406 ; gain = 440.738 ; free physical = 9146 ; free virtual = 18114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2963.055; parent = 1997.410; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.219 ; gain = 458.551 ; free physical = 9146 ; free virtual = 18114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.867; parent = 2015.223; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.219 ; gain = 458.551 ; free physical = 9146 ; free virtual = 18114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.867; parent = 2015.223; children = 965.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.156 ; gain = 0.000 ; free physical = 9146 ; free virtual = 18113
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.runs/clk_wiz_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.runs/clk_wiz_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.156 ; gain = 0.000 ; free physical = 9111 ; free virtual = 18074
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.156 ; gain = 0.000 ; free physical = 9111 ; free virtual = 18074
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9173 ; free virtual = 18104
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9173 ; free virtual = 18102
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/drew/uiuc/ece385/nes/nes.runs/clk_wiz_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9174 ; free virtual = 18102
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9179 ; free virtual = 18107
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9214 ; free virtual = 18132
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.379; parent = 1106.431; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9199 ; free virtual = 18118
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.652; parent = 1164.743; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9199 ; free virtual = 18118
Synthesis current peak Physical Memory [PSS] (MB): peak = 1349.840; parent = 1164.931; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9205 ; free virtual = 18124
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.531; parent = 1165.622; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9247 ; free virtual = 18166
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.707; parent = 1165.795; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9247 ; free virtual = 18166
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.707; parent = 1165.795; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9247 ; free virtual = 18166
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.723; parent = 1165.811; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9247 ; free virtual = 18166
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.801; parent = 1165.889; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9247 ; free virtual = 18166
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.801; parent = 1165.889; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9247 ; free virtual = 18166
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.816; parent = 1165.904; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9247 ; free virtual = 18165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1350.832; parent = 1165.920; children = 184.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.789; parent = 2056.145; children = 965.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2088.156 ; gain = 458.551 ; free physical = 9266 ; free virtual = 18184
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.156 ; gain = 531.488 ; free physical = 9266 ; free virtual = 18184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.156 ; gain = 0.000 ; free physical = 9266 ; free virtual = 18184
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.156 ; gain = 0.000 ; free physical = 9350 ; free virtual = 18268
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5e1f1ea5
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2088.156 ; gain = 828.645 ; free physical = 9482 ; free virtual = 18401
INFO: [Common 17-1381] The checkpoint '/home/drew/uiuc/ece385/nes/nes.runs/clk_wiz_1_synth_1/clk_wiz_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_1, cache-ID = 2663c012bfa35645
INFO: [Common 17-1381] The checkpoint '/home/drew/uiuc/ece385/nes/nes.runs/clk_wiz_1_synth_1/clk_wiz_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_1_utilization_synth.rpt -pb clk_wiz_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 17:21:51 2025...
