{
  "module_name": "imx258.c",
  "hash_id": "3f8d10d4ce60064e0dad2f17ec3391ac8e99eb44786216d505fabbc98c4ef4e8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/imx258.c",
  "human_readable_source": "\n\n\n#include <linux/acpi.h>\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n#include <asm/unaligned.h>\n\n#define IMX258_REG_VALUE_08BIT\t\t1\n#define IMX258_REG_VALUE_16BIT\t\t2\n\n#define IMX258_REG_MODE_SELECT\t\t0x0100\n#define IMX258_MODE_STANDBY\t\t0x00\n#define IMX258_MODE_STREAMING\t\t0x01\n\n \n#define IMX258_REG_CHIP_ID\t\t0x0016\n#define IMX258_CHIP_ID\t\t\t0x0258\n\n \n#define IMX258_VTS_30FPS\t\t0x0c50\n#define IMX258_VTS_30FPS_2K\t\t0x0638\n#define IMX258_VTS_30FPS_VGA\t\t0x034c\n#define IMX258_VTS_MAX\t\t\t0xffff\n\n \n#define IMX258_FLL_MIN\t\t\t0x08a6\n#define IMX258_FLL_MAX\t\t\t0xffff\n#define IMX258_FLL_STEP\t\t\t1\n#define IMX258_FLL_DEFAULT\t\t0x0c98\n\n \n#define IMX258_PPL_DEFAULT\t\t5352\n\n \n#define IMX258_REG_EXPOSURE\t\t0x0202\n#define IMX258_EXPOSURE_MIN\t\t4\n#define IMX258_EXPOSURE_STEP\t\t1\n#define IMX258_EXPOSURE_DEFAULT\t\t0x640\n#define IMX258_EXPOSURE_MAX\t\t65535\n\n \n#define IMX258_REG_ANALOG_GAIN\t\t0x0204\n#define IMX258_ANA_GAIN_MIN\t\t0\n#define IMX258_ANA_GAIN_MAX\t\t480\n#define IMX258_ANA_GAIN_STEP\t\t1\n#define IMX258_ANA_GAIN_DEFAULT\t\t0x0\n\n \n#define IMX258_REG_GR_DIGITAL_GAIN\t0x020e\n#define IMX258_REG_R_DIGITAL_GAIN\t0x0210\n#define IMX258_REG_B_DIGITAL_GAIN\t0x0212\n#define IMX258_REG_GB_DIGITAL_GAIN\t0x0214\n#define IMX258_DGTL_GAIN_MIN\t\t0\n#define IMX258_DGTL_GAIN_MAX\t\t4096\t \n#define IMX258_DGTL_GAIN_DEFAULT\t1024\n#define IMX258_DGTL_GAIN_STEP\t\t1\n\n \n#define IMX258_REG_HDR\t\t\t0x0220\n#define IMX258_HDR_ON\t\t\tBIT(0)\n#define IMX258_REG_HDR_RATIO\t\t0x0222\n#define IMX258_HDR_RATIO_MIN\t\t0\n#define IMX258_HDR_RATIO_MAX\t\t5\n#define IMX258_HDR_RATIO_STEP\t\t1\n#define IMX258_HDR_RATIO_DEFAULT\t0x0\n\n \n#define IMX258_REG_TEST_PATTERN\t\t0x0600\n\n \n#define REG_MIRROR_FLIP_CONTROL\t\t0x0101\n#define REG_CONFIG_MIRROR_FLIP\t\t0x03\n#define REG_CONFIG_FLIP_TEST_PATTERN\t0x02\n\n \n#define IMX258_INPUT_CLOCK_FREQ\t\t19200000\n\nstruct imx258_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct imx258_reg_list {\n\tu32 num_of_regs;\n\tconst struct imx258_reg *regs;\n};\n\n \nstruct imx258_link_freq_config {\n\tu32 pixels_per_line;\n\n\t \n\tstruct imx258_reg_list reg_list;\n};\n\n \nstruct imx258_mode {\n\t \n\tu32 width;\n\t \n\tu32 height;\n\n\t \n\tu32 vts_def;\n\tu32 vts_min;\n\n\t \n\tu32 link_freq_index;\n\t \n\tstruct imx258_reg_list reg_list;\n};\n\n \nstatic const struct imx258_reg mipi_data_rate_1267mbps[] = {\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x02 },\n\t{ 0x0305, 0x03 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0xC6 },\n\t{ 0x0309, 0x0A },\n\t{ 0x030B, 0x01 },\n\t{ 0x030D, 0x02 },\n\t{ 0x030E, 0x00 },\n\t{ 0x030F, 0xD8 },\n\t{ 0x0310, 0x00 },\n\t{ 0x0820, 0x13 },\n\t{ 0x0821, 0x4C },\n\t{ 0x0822, 0xCC },\n\t{ 0x0823, 0xCC },\n};\n\nstatic const struct imx258_reg mipi_data_rate_640mbps[] = {\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x02 },\n\t{ 0x0305, 0x03 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x64 },\n\t{ 0x0309, 0x0A },\n\t{ 0x030B, 0x01 },\n\t{ 0x030D, 0x02 },\n\t{ 0x030E, 0x00 },\n\t{ 0x030F, 0xD8 },\n\t{ 0x0310, 0x00 },\n\t{ 0x0820, 0x0A },\n\t{ 0x0821, 0x00 },\n\t{ 0x0822, 0x00 },\n\t{ 0x0823, 0x00 },\n};\n\nstatic const struct imx258_reg mode_4208x3118_regs[] = {\n\t{ 0x0136, 0x13 },\n\t{ 0x0137, 0x33 },\n\t{ 0x3051, 0x00 },\n\t{ 0x3052, 0x00 },\n\t{ 0x4E21, 0x14 },\n\t{ 0x6B11, 0xCF },\n\t{ 0x7FF0, 0x08 },\n\t{ 0x7FF1, 0x0F },\n\t{ 0x7FF2, 0x08 },\n\t{ 0x7FF3, 0x1B },\n\t{ 0x7FF4, 0x23 },\n\t{ 0x7FF5, 0x60 },\n\t{ 0x7FF6, 0x00 },\n\t{ 0x7FF7, 0x01 },\n\t{ 0x7FF8, 0x00 },\n\t{ 0x7FF9, 0x78 },\n\t{ 0x7FFA, 0x00 },\n\t{ 0x7FFB, 0x00 },\n\t{ 0x7FFC, 0x00 },\n\t{ 0x7FFD, 0x00 },\n\t{ 0x7FFE, 0x00 },\n\t{ 0x7FFF, 0x03 },\n\t{ 0x7F76, 0x03 },\n\t{ 0x7F77, 0xFE },\n\t{ 0x7FA8, 0x03 },\n\t{ 0x7FA9, 0xFE },\n\t{ 0x7B24, 0x81 },\n\t{ 0x7B25, 0x00 },\n\t{ 0x6564, 0x07 },\n\t{ 0x6B0D, 0x41 },\n\t{ 0x653D, 0x04 },\n\t{ 0x6B05, 0x8C },\n\t{ 0x6B06, 0xF9 },\n\t{ 0x6B08, 0x65 },\n\t{ 0x6B09, 0xFC },\n\t{ 0x6B0A, 0xCF },\n\t{ 0x6B0B, 0xD2 },\n\t{ 0x6700, 0x0E },\n\t{ 0x6707, 0x0E },\n\t{ 0x9104, 0x00 },\n\t{ 0x4648, 0x7F },\n\t{ 0x7420, 0x00 },\n\t{ 0x7421, 0x1C },\n\t{ 0x7422, 0x00 },\n\t{ 0x7423, 0xD7 },\n\t{ 0x5F04, 0x00 },\n\t{ 0x5F05, 0xED },\n\t{ 0x0112, 0x0A },\n\t{ 0x0113, 0x0A },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x14 },\n\t{ 0x0343, 0xE8 },\n\t{ 0x0340, 0x0C },\n\t{ 0x0341, 0x50 },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x00 },\n\t{ 0x0346, 0x00 },\n\t{ 0x0347, 0x00 },\n\t{ 0x0348, 0x10 },\n\t{ 0x0349, 0x6F },\n\t{ 0x034A, 0x0C },\n\t{ 0x034B, 0x2E },\n\t{ 0x0381, 0x01 },\n\t{ 0x0383, 0x01 },\n\t{ 0x0385, 0x01 },\n\t{ 0x0387, 0x01 },\n\t{ 0x0900, 0x00 },\n\t{ 0x0901, 0x11 },\n\t{ 0x0401, 0x00 },\n\t{ 0x0404, 0x00 },\n\t{ 0x0405, 0x10 },\n\t{ 0x0408, 0x00 },\n\t{ 0x0409, 0x00 },\n\t{ 0x040A, 0x00 },\n\t{ 0x040B, 0x00 },\n\t{ 0x040C, 0x10 },\n\t{ 0x040D, 0x70 },\n\t{ 0x040E, 0x0C },\n\t{ 0x040F, 0x30 },\n\t{ 0x3038, 0x00 },\n\t{ 0x303A, 0x00 },\n\t{ 0x303B, 0x10 },\n\t{ 0x300D, 0x00 },\n\t{ 0x034C, 0x10 },\n\t{ 0x034D, 0x70 },\n\t{ 0x034E, 0x0C },\n\t{ 0x034F, 0x30 },\n\t{ 0x0350, 0x01 },\n\t{ 0x0202, 0x0C },\n\t{ 0x0203, 0x46 },\n\t{ 0x0204, 0x00 },\n\t{ 0x0205, 0x00 },\n\t{ 0x020E, 0x01 },\n\t{ 0x020F, 0x00 },\n\t{ 0x0210, 0x01 },\n\t{ 0x0211, 0x00 },\n\t{ 0x0212, 0x01 },\n\t{ 0x0213, 0x00 },\n\t{ 0x0214, 0x01 },\n\t{ 0x0215, 0x00 },\n\t{ 0x7BCD, 0x00 },\n\t{ 0x94DC, 0x20 },\n\t{ 0x94DD, 0x20 },\n\t{ 0x94DE, 0x20 },\n\t{ 0x95DC, 0x20 },\n\t{ 0x95DD, 0x20 },\n\t{ 0x95DE, 0x20 },\n\t{ 0x7FB0, 0x00 },\n\t{ 0x9010, 0x3E },\n\t{ 0x9419, 0x50 },\n\t{ 0x941B, 0x50 },\n\t{ 0x9519, 0x50 },\n\t{ 0x951B, 0x50 },\n\t{ 0x3030, 0x00 },\n\t{ 0x3032, 0x00 },\n\t{ 0x0220, 0x00 },\n};\n\nstatic const struct imx258_reg mode_2104_1560_regs[] = {\n\t{ 0x0136, 0x13 },\n\t{ 0x0137, 0x33 },\n\t{ 0x3051, 0x00 },\n\t{ 0x3052, 0x00 },\n\t{ 0x4E21, 0x14 },\n\t{ 0x6B11, 0xCF },\n\t{ 0x7FF0, 0x08 },\n\t{ 0x7FF1, 0x0F },\n\t{ 0x7FF2, 0x08 },\n\t{ 0x7FF3, 0x1B },\n\t{ 0x7FF4, 0x23 },\n\t{ 0x7FF5, 0x60 },\n\t{ 0x7FF6, 0x00 },\n\t{ 0x7FF7, 0x01 },\n\t{ 0x7FF8, 0x00 },\n\t{ 0x7FF9, 0x78 },\n\t{ 0x7FFA, 0x00 },\n\t{ 0x7FFB, 0x00 },\n\t{ 0x7FFC, 0x00 },\n\t{ 0x7FFD, 0x00 },\n\t{ 0x7FFE, 0x00 },\n\t{ 0x7FFF, 0x03 },\n\t{ 0x7F76, 0x03 },\n\t{ 0x7F77, 0xFE },\n\t{ 0x7FA8, 0x03 },\n\t{ 0x7FA9, 0xFE },\n\t{ 0x7B24, 0x81 },\n\t{ 0x7B25, 0x00 },\n\t{ 0x6564, 0x07 },\n\t{ 0x6B0D, 0x41 },\n\t{ 0x653D, 0x04 },\n\t{ 0x6B05, 0x8C },\n\t{ 0x6B06, 0xF9 },\n\t{ 0x6B08, 0x65 },\n\t{ 0x6B09, 0xFC },\n\t{ 0x6B0A, 0xCF },\n\t{ 0x6B0B, 0xD2 },\n\t{ 0x6700, 0x0E },\n\t{ 0x6707, 0x0E },\n\t{ 0x9104, 0x00 },\n\t{ 0x4648, 0x7F },\n\t{ 0x7420, 0x00 },\n\t{ 0x7421, 0x1C },\n\t{ 0x7422, 0x00 },\n\t{ 0x7423, 0xD7 },\n\t{ 0x5F04, 0x00 },\n\t{ 0x5F05, 0xED },\n\t{ 0x0112, 0x0A },\n\t{ 0x0113, 0x0A },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x14 },\n\t{ 0x0343, 0xE8 },\n\t{ 0x0340, 0x06 },\n\t{ 0x0341, 0x38 },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x00 },\n\t{ 0x0346, 0x00 },\n\t{ 0x0347, 0x00 },\n\t{ 0x0348, 0x10 },\n\t{ 0x0349, 0x6F },\n\t{ 0x034A, 0x0C },\n\t{ 0x034B, 0x2E },\n\t{ 0x0381, 0x01 },\n\t{ 0x0383, 0x01 },\n\t{ 0x0385, 0x01 },\n\t{ 0x0387, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x12 },\n\t{ 0x0401, 0x01 },\n\t{ 0x0404, 0x00 },\n\t{ 0x0405, 0x20 },\n\t{ 0x0408, 0x00 },\n\t{ 0x0409, 0x02 },\n\t{ 0x040A, 0x00 },\n\t{ 0x040B, 0x00 },\n\t{ 0x040C, 0x10 },\n\t{ 0x040D, 0x6A },\n\t{ 0x040E, 0x06 },\n\t{ 0x040F, 0x18 },\n\t{ 0x3038, 0x00 },\n\t{ 0x303A, 0x00 },\n\t{ 0x303B, 0x10 },\n\t{ 0x300D, 0x00 },\n\t{ 0x034C, 0x08 },\n\t{ 0x034D, 0x38 },\n\t{ 0x034E, 0x06 },\n\t{ 0x034F, 0x18 },\n\t{ 0x0350, 0x01 },\n\t{ 0x0202, 0x06 },\n\t{ 0x0203, 0x2E },\n\t{ 0x0204, 0x00 },\n\t{ 0x0205, 0x00 },\n\t{ 0x020E, 0x01 },\n\t{ 0x020F, 0x00 },\n\t{ 0x0210, 0x01 },\n\t{ 0x0211, 0x00 },\n\t{ 0x0212, 0x01 },\n\t{ 0x0213, 0x00 },\n\t{ 0x0214, 0x01 },\n\t{ 0x0215, 0x00 },\n\t{ 0x7BCD, 0x01 },\n\t{ 0x94DC, 0x20 },\n\t{ 0x94DD, 0x20 },\n\t{ 0x94DE, 0x20 },\n\t{ 0x95DC, 0x20 },\n\t{ 0x95DD, 0x20 },\n\t{ 0x95DE, 0x20 },\n\t{ 0x7FB0, 0x00 },\n\t{ 0x9010, 0x3E },\n\t{ 0x9419, 0x50 },\n\t{ 0x941B, 0x50 },\n\t{ 0x9519, 0x50 },\n\t{ 0x951B, 0x50 },\n\t{ 0x3030, 0x00 },\n\t{ 0x3032, 0x00 },\n\t{ 0x0220, 0x00 },\n};\n\nstatic const struct imx258_reg mode_1048_780_regs[] = {\n\t{ 0x0136, 0x13 },\n\t{ 0x0137, 0x33 },\n\t{ 0x3051, 0x00 },\n\t{ 0x3052, 0x00 },\n\t{ 0x4E21, 0x14 },\n\t{ 0x6B11, 0xCF },\n\t{ 0x7FF0, 0x08 },\n\t{ 0x7FF1, 0x0F },\n\t{ 0x7FF2, 0x08 },\n\t{ 0x7FF3, 0x1B },\n\t{ 0x7FF4, 0x23 },\n\t{ 0x7FF5, 0x60 },\n\t{ 0x7FF6, 0x00 },\n\t{ 0x7FF7, 0x01 },\n\t{ 0x7FF8, 0x00 },\n\t{ 0x7FF9, 0x78 },\n\t{ 0x7FFA, 0x00 },\n\t{ 0x7FFB, 0x00 },\n\t{ 0x7FFC, 0x00 },\n\t{ 0x7FFD, 0x00 },\n\t{ 0x7FFE, 0x00 },\n\t{ 0x7FFF, 0x03 },\n\t{ 0x7F76, 0x03 },\n\t{ 0x7F77, 0xFE },\n\t{ 0x7FA8, 0x03 },\n\t{ 0x7FA9, 0xFE },\n\t{ 0x7B24, 0x81 },\n\t{ 0x7B25, 0x00 },\n\t{ 0x6564, 0x07 },\n\t{ 0x6B0D, 0x41 },\n\t{ 0x653D, 0x04 },\n\t{ 0x6B05, 0x8C },\n\t{ 0x6B06, 0xF9 },\n\t{ 0x6B08, 0x65 },\n\t{ 0x6B09, 0xFC },\n\t{ 0x6B0A, 0xCF },\n\t{ 0x6B0B, 0xD2 },\n\t{ 0x6700, 0x0E },\n\t{ 0x6707, 0x0E },\n\t{ 0x9104, 0x00 },\n\t{ 0x4648, 0x7F },\n\t{ 0x7420, 0x00 },\n\t{ 0x7421, 0x1C },\n\t{ 0x7422, 0x00 },\n\t{ 0x7423, 0xD7 },\n\t{ 0x5F04, 0x00 },\n\t{ 0x5F05, 0xED },\n\t{ 0x0112, 0x0A },\n\t{ 0x0113, 0x0A },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x14 },\n\t{ 0x0343, 0xE8 },\n\t{ 0x0340, 0x03 },\n\t{ 0x0341, 0x4C },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x00 },\n\t{ 0x0346, 0x00 },\n\t{ 0x0347, 0x00 },\n\t{ 0x0348, 0x10 },\n\t{ 0x0349, 0x6F },\n\t{ 0x034A, 0x0C },\n\t{ 0x034B, 0x2E },\n\t{ 0x0381, 0x01 },\n\t{ 0x0383, 0x01 },\n\t{ 0x0385, 0x01 },\n\t{ 0x0387, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x14 },\n\t{ 0x0401, 0x01 },\n\t{ 0x0404, 0x00 },\n\t{ 0x0405, 0x40 },\n\t{ 0x0408, 0x00 },\n\t{ 0x0409, 0x06 },\n\t{ 0x040A, 0x00 },\n\t{ 0x040B, 0x00 },\n\t{ 0x040C, 0x10 },\n\t{ 0x040D, 0x64 },\n\t{ 0x040E, 0x03 },\n\t{ 0x040F, 0x0C },\n\t{ 0x3038, 0x00 },\n\t{ 0x303A, 0x00 },\n\t{ 0x303B, 0x10 },\n\t{ 0x300D, 0x00 },\n\t{ 0x034C, 0x04 },\n\t{ 0x034D, 0x18 },\n\t{ 0x034E, 0x03 },\n\t{ 0x034F, 0x0C },\n\t{ 0x0350, 0x01 },\n\t{ 0x0202, 0x03 },\n\t{ 0x0203, 0x42 },\n\t{ 0x0204, 0x00 },\n\t{ 0x0205, 0x00 },\n\t{ 0x020E, 0x01 },\n\t{ 0x020F, 0x00 },\n\t{ 0x0210, 0x01 },\n\t{ 0x0211, 0x00 },\n\t{ 0x0212, 0x01 },\n\t{ 0x0213, 0x00 },\n\t{ 0x0214, 0x01 },\n\t{ 0x0215, 0x00 },\n\t{ 0x7BCD, 0x00 },\n\t{ 0x94DC, 0x20 },\n\t{ 0x94DD, 0x20 },\n\t{ 0x94DE, 0x20 },\n\t{ 0x95DC, 0x20 },\n\t{ 0x95DD, 0x20 },\n\t{ 0x95DE, 0x20 },\n\t{ 0x7FB0, 0x00 },\n\t{ 0x9010, 0x3E },\n\t{ 0x9419, 0x50 },\n\t{ 0x941B, 0x50 },\n\t{ 0x9519, 0x50 },\n\t{ 0x951B, 0x50 },\n\t{ 0x3030, 0x00 },\n\t{ 0x3032, 0x00 },\n\t{ 0x0220, 0x00 },\n};\n\nstatic const char * const imx258_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Solid Colour\",\n\t\"Eight Vertical Colour Bars\",\n\t\"Colour Bars With Fade to Grey\",\n\t\"Pseudorandom Sequence (PN9)\",\n};\n\n \n#define IMX258_LINK_FREQ_634MHZ\t633600000ULL\n#define IMX258_LINK_FREQ_320MHZ\t320000000ULL\n\nenum {\n\tIMX258_LINK_FREQ_1267MBPS,\n\tIMX258_LINK_FREQ_640MBPS,\n};\n\n \nstatic u64 link_freq_to_pixel_rate(u64 f)\n{\n\tf *= 2 * 4;\n\tdo_div(f, 10);\n\n\treturn f;\n}\n\n \nstatic const s64 link_freq_menu_items[] = {\n\tIMX258_LINK_FREQ_634MHZ,\n\tIMX258_LINK_FREQ_320MHZ,\n};\n\n \nstatic const struct imx258_link_freq_config link_freq_configs[] = {\n\t[IMX258_LINK_FREQ_1267MBPS] = {\n\t\t.pixels_per_line = IMX258_PPL_DEFAULT,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_1267mbps),\n\t\t\t.regs = mipi_data_rate_1267mbps,\n\t\t}\n\t},\n\t[IMX258_LINK_FREQ_640MBPS] = {\n\t\t.pixels_per_line = IMX258_PPL_DEFAULT,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_640mbps),\n\t\t\t.regs = mipi_data_rate_640mbps,\n\t\t}\n\t},\n};\n\n \nstatic const struct imx258_mode supported_modes[] = {\n\t{\n\t\t.width = 4208,\n\t\t.height = 3118,\n\t\t.vts_def = IMX258_VTS_30FPS,\n\t\t.vts_min = IMX258_VTS_30FPS,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_4208x3118_regs),\n\t\t\t.regs = mode_4208x3118_regs,\n\t\t},\n\t\t.link_freq_index = IMX258_LINK_FREQ_1267MBPS,\n\t},\n\t{\n\t\t.width = 2104,\n\t\t.height = 1560,\n\t\t.vts_def = IMX258_VTS_30FPS_2K,\n\t\t.vts_min = IMX258_VTS_30FPS_2K,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_2104_1560_regs),\n\t\t\t.regs = mode_2104_1560_regs,\n\t\t},\n\t\t.link_freq_index = IMX258_LINK_FREQ_640MBPS,\n\t},\n\t{\n\t\t.width = 1048,\n\t\t.height = 780,\n\t\t.vts_def = IMX258_VTS_30FPS_VGA,\n\t\t.vts_min = IMX258_VTS_30FPS_VGA,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1048_780_regs),\n\t\t\t.regs = mode_1048_780_regs,\n\t\t},\n\t\t.link_freq_index = IMX258_LINK_FREQ_640MBPS,\n\t},\n};\n\nstruct imx258 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct imx258_mode *cur_mode;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n\n\tstruct clk *clk;\n};\n\nstatic inline struct imx258 *to_imx258(struct v4l2_subdev *_sd)\n{\n\treturn container_of(_sd, struct imx258, sd);\n}\n\n \nstatic int imx258_read_reg(struct imx258 *imx258, u16 reg, u32 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx258->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 addr_buf[2] = { reg >> 8, reg & 0xff };\n\tu8 data_buf[4] = { 0, };\n\tint ret;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = ARRAY_SIZE(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\n \nstatic int imx258_write_reg(struct imx258 *imx258, u16 reg, u32 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx258->sd);\n\tu8 buf[6];\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << (8 * (4 - len)), buf + 2);\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\n \nstatic int imx258_write_regs(struct imx258 *imx258,\n\t\t\t     const struct imx258_reg *regs, u32 len)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx258->sd);\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < len; i++) {\n\t\tret = imx258_write_reg(imx258, regs[i].address, 1,\n\t\t\t\t\tregs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(\n\t\t\t\t&client->dev,\n\t\t\t\t\"Failed to write reg 0x%4.4x. error = %d\\n\",\n\t\t\t\tregs[i].address, ret);\n\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx258_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct v4l2_mbus_framefmt *try_fmt =\n\t\tv4l2_subdev_get_try_format(sd, fh->state, 0);\n\n\t \n\ttry_fmt->width = supported_modes[0].width;\n\ttry_fmt->height = supported_modes[0].height;\n\ttry_fmt->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\ttry_fmt->field = V4L2_FIELD_NONE;\n\n\treturn 0;\n}\n\nstatic int imx258_update_digital_gain(struct imx258 *imx258, u32 len, u32 val)\n{\n\tint ret;\n\n\tret = imx258_write_reg(imx258, IMX258_REG_GR_DIGITAL_GAIN,\n\t\t\t\tIMX258_REG_VALUE_16BIT,\n\t\t\t\tval);\n\tif (ret)\n\t\treturn ret;\n\tret = imx258_write_reg(imx258, IMX258_REG_GB_DIGITAL_GAIN,\n\t\t\t\tIMX258_REG_VALUE_16BIT,\n\t\t\t\tval);\n\tif (ret)\n\t\treturn ret;\n\tret = imx258_write_reg(imx258, IMX258_REG_R_DIGITAL_GAIN,\n\t\t\t\tIMX258_REG_VALUE_16BIT,\n\t\t\t\tval);\n\tif (ret)\n\t\treturn ret;\n\tret = imx258_write_reg(imx258, IMX258_REG_B_DIGITAL_GAIN,\n\t\t\t\tIMX258_REG_VALUE_16BIT,\n\t\t\t\tval);\n\tif (ret)\n\t\treturn ret;\n\treturn 0;\n}\n\nstatic int imx258_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct imx258 *imx258 =\n\t\tcontainer_of(ctrl->handler, struct imx258, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx258->sd);\n\tint ret = 0;\n\n\t \n\tif (pm_runtime_get_if_in_use(&client->dev) == 0)\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = imx258_write_reg(imx258, IMX258_REG_ANALOG_GAIN,\n\t\t\t\tIMX258_REG_VALUE_16BIT,\n\t\t\t\tctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_EXPOSURE:\n\t\tret = imx258_write_reg(imx258, IMX258_REG_EXPOSURE,\n\t\t\t\tIMX258_REG_VALUE_16BIT,\n\t\t\t\tctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = imx258_update_digital_gain(imx258, IMX258_REG_VALUE_16BIT,\n\t\t\t\tctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = imx258_write_reg(imx258, IMX258_REG_TEST_PATTERN,\n\t\t\t\tIMX258_REG_VALUE_16BIT,\n\t\t\t\tctrl->val);\n\t\tret = imx258_write_reg(imx258, REG_MIRROR_FLIP_CONTROL,\n\t\t\t\tIMX258_REG_VALUE_08BIT,\n\t\t\t\t!ctrl->val ? REG_CONFIG_MIRROR_FLIP :\n\t\t\t\tREG_CONFIG_FLIP_TEST_PATTERN);\n\t\tbreak;\n\tcase V4L2_CID_WIDE_DYNAMIC_RANGE:\n\t\tif (!ctrl->val) {\n\t\t\tret = imx258_write_reg(imx258, IMX258_REG_HDR,\n\t\t\t\t\t       IMX258_REG_VALUE_08BIT,\n\t\t\t\t\t       IMX258_HDR_RATIO_MIN);\n\t\t} else {\n\t\t\tret = imx258_write_reg(imx258, IMX258_REG_HDR,\n\t\t\t\t\t       IMX258_REG_VALUE_08BIT,\n\t\t\t\t\t       IMX258_HDR_ON);\n\t\t\tif (ret)\n\t\t\t\tbreak;\n\t\t\tret = imx258_write_reg(imx258, IMX258_REG_HDR_RATIO,\n\t\t\t\t\t       IMX258_REG_VALUE_08BIT,\n\t\t\t\t\t       BIT(IMX258_HDR_RATIO_MAX));\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tdev_info(&client->dev,\n\t\t\t \"ctrl(id:0x%x,val:0x%x) is not handled\\n\",\n\t\t\t ctrl->id, ctrl->val);\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops imx258_ctrl_ops = {\n\t.s_ctrl = imx258_set_ctrl,\n};\n\nstatic int imx258_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_mbus_code_enum *code)\n{\n\t \n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\treturn 0;\n}\n\nstatic int imx258_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fse->code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic void imx258_update_pad_format(const struct imx258_mode *mode,\n\t\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tfmt->format.width = mode->width;\n\tfmt->format.height = mode->height;\n\tfmt->format.code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\tfmt->format.field = V4L2_FIELD_NONE;\n}\n\nstatic int __imx258_get_pad_format(struct imx258 *imx258,\n\t\t\t\t   struct v4l2_subdev_state *sd_state,\n\t\t\t\t   struct v4l2_subdev_format *fmt)\n{\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY)\n\t\tfmt->format = *v4l2_subdev_get_try_format(&imx258->sd,\n\t\t\t\t\t\t\t  sd_state,\n\t\t\t\t\t\t\t  fmt->pad);\n\telse\n\t\timx258_update_pad_format(imx258->cur_mode, fmt);\n\n\treturn 0;\n}\n\nstatic int imx258_get_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct imx258 *imx258 = to_imx258(sd);\n\tint ret;\n\n\tmutex_lock(&imx258->mutex);\n\tret = __imx258_get_pad_format(imx258, sd_state, fmt);\n\tmutex_unlock(&imx258->mutex);\n\n\treturn ret;\n}\n\nstatic int imx258_set_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct imx258 *imx258 = to_imx258(sd);\n\tconst struct imx258_mode *mode;\n\tstruct v4l2_mbus_framefmt *framefmt;\n\ts32 vblank_def;\n\ts32 vblank_min;\n\ts64 h_blank;\n\ts64 pixel_rate;\n\ts64 link_freq;\n\n\tmutex_lock(&imx258->mutex);\n\n\t \n\tfmt->format.code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\tARRAY_SIZE(supported_modes), width, height,\n\t\tfmt->format.width, fmt->format.height);\n\timx258_update_pad_format(mode, fmt);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\t*framefmt = fmt->format;\n\t} else {\n\t\timx258->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(imx258->link_freq, mode->link_freq_index);\n\n\t\tlink_freq = link_freq_menu_items[mode->link_freq_index];\n\t\tpixel_rate = link_freq_to_pixel_rate(link_freq);\n\t\t__v4l2_ctrl_s_ctrl_int64(imx258->pixel_rate, pixel_rate);\n\t\t \n\t\tvblank_def = imx258->cur_mode->vts_def -\n\t\t\t     imx258->cur_mode->height;\n\t\tvblank_min = imx258->cur_mode->vts_min -\n\t\t\t     imx258->cur_mode->height;\n\t\t__v4l2_ctrl_modify_range(\n\t\t\timx258->vblank, vblank_min,\n\t\t\tIMX258_VTS_MAX - imx258->cur_mode->height, 1,\n\t\t\tvblank_def);\n\t\t__v4l2_ctrl_s_ctrl(imx258->vblank, vblank_def);\n\t\th_blank =\n\t\t\tlink_freq_configs[mode->link_freq_index].pixels_per_line\n\t\t\t - imx258->cur_mode->width;\n\t\t__v4l2_ctrl_modify_range(imx258->hblank, h_blank,\n\t\t\t\t\t h_blank, 1, h_blank);\n\t}\n\n\tmutex_unlock(&imx258->mutex);\n\n\treturn 0;\n}\n\n \nstatic int imx258_start_streaming(struct imx258 *imx258)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx258->sd);\n\tconst struct imx258_reg_list *reg_list;\n\tint ret, link_freq_index;\n\n\t \n\tlink_freq_index = imx258->cur_mode->link_freq_index;\n\treg_list = &link_freq_configs[link_freq_index].reg_list;\n\tret = imx258_write_regs(imx258, reg_list->regs, reg_list->num_of_regs);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set plls\\n\", __func__);\n\t\treturn ret;\n\t}\n\n\t \n\treg_list = &imx258->cur_mode->reg_list;\n\tret = imx258_write_regs(imx258, reg_list->regs, reg_list->num_of_regs);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set mode\\n\", __func__);\n\t\treturn ret;\n\t}\n\n\t \n\tret = imx258_write_reg(imx258, REG_MIRROR_FLIP_CONTROL,\n\t\t\t       IMX258_REG_VALUE_08BIT, REG_CONFIG_MIRROR_FLIP);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set orientation\\n\",\n\t\t\t__func__);\n\t\treturn ret;\n\t}\n\n\t \n\tret =  __v4l2_ctrl_handler_setup(imx258->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\treturn imx258_write_reg(imx258, IMX258_REG_MODE_SELECT,\n\t\t\t\tIMX258_REG_VALUE_08BIT,\n\t\t\t\tIMX258_MODE_STREAMING);\n}\n\n \nstatic int imx258_stop_streaming(struct imx258 *imx258)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx258->sd);\n\tint ret;\n\n\t \n\tret = imx258_write_reg(imx258, IMX258_REG_MODE_SELECT,\n\t\tIMX258_REG_VALUE_08BIT, IMX258_MODE_STANDBY);\n\tif (ret)\n\t\tdev_err(&client->dev, \"%s failed to set stream\\n\", __func__);\n\n\t \n\treturn 0;\n}\n\nstatic int imx258_power_on(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx258 *imx258 = to_imx258(sd);\n\tint ret;\n\n\tret = clk_prepare_enable(imx258->clk);\n\tif (ret)\n\t\tdev_err(dev, \"failed to enable clock\\n\");\n\n\treturn ret;\n}\n\nstatic int imx258_power_off(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx258 *imx258 = to_imx258(sd);\n\n\tclk_disable_unprepare(imx258->clk);\n\n\treturn 0;\n}\n\nstatic int imx258_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct imx258 *imx258 = to_imx258(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tmutex_lock(&imx258->mutex);\n\tif (imx258->streaming == enable) {\n\t\tmutex_unlock(&imx258->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0)\n\t\t\tgoto err_unlock;\n\n\t\t \n\t\tret = imx258_start_streaming(imx258);\n\t\tif (ret)\n\t\t\tgoto err_rpm_put;\n\t} else {\n\t\timx258_stop_streaming(imx258);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\timx258->streaming = enable;\n\tmutex_unlock(&imx258->mutex);\n\n\treturn ret;\n\nerr_rpm_put:\n\tpm_runtime_put(&client->dev);\nerr_unlock:\n\tmutex_unlock(&imx258->mutex);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused imx258_suspend(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx258 *imx258 = to_imx258(sd);\n\n\tif (imx258->streaming)\n\t\timx258_stop_streaming(imx258);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused imx258_resume(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx258 *imx258 = to_imx258(sd);\n\tint ret;\n\n\tif (imx258->streaming) {\n\t\tret = imx258_start_streaming(imx258);\n\t\tif (ret)\n\t\t\tgoto error;\n\t}\n\n\treturn 0;\n\nerror:\n\timx258_stop_streaming(imx258);\n\timx258->streaming = 0;\n\treturn ret;\n}\n\n \nstatic int imx258_identify_module(struct imx258 *imx258)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx258->sd);\n\tint ret;\n\tu32 val;\n\n\tret = imx258_read_reg(imx258, IMX258_REG_CHIP_ID,\n\t\t\t      IMX258_REG_VALUE_16BIT, &val);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to read chip id %x\\n\",\n\t\t\tIMX258_CHIP_ID);\n\t\treturn ret;\n\t}\n\n\tif (val != IMX258_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\\n\",\n\t\t\tIMX258_CHIP_ID, val);\n\t\treturn -EIO;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_video_ops imx258_video_ops = {\n\t.s_stream = imx258_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops imx258_pad_ops = {\n\t.enum_mbus_code = imx258_enum_mbus_code,\n\t.get_fmt = imx258_get_pad_format,\n\t.set_fmt = imx258_set_pad_format,\n\t.enum_frame_size = imx258_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops imx258_subdev_ops = {\n\t.video = &imx258_video_ops,\n\t.pad = &imx258_pad_ops,\n};\n\nstatic const struct v4l2_subdev_internal_ops imx258_internal_ops = {\n\t.open = imx258_open,\n};\n\n \nstatic int imx258_init_controls(struct imx258 *imx258)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx258->sd);\n\tstruct v4l2_fwnode_device_properties props;\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\tstruct v4l2_ctrl *vflip, *hflip;\n\ts64 vblank_def;\n\ts64 vblank_min;\n\ts64 pixel_rate_min;\n\ts64 pixel_rate_max;\n\tint ret;\n\n\tctrl_hdlr = &imx258->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 13);\n\tif (ret)\n\t\treturn ret;\n\n\tmutex_init(&imx258->mutex);\n\tctrl_hdlr->lock = &imx258->mutex;\n\timx258->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t&imx258_ctrl_ops,\n\t\t\t\tV4L2_CID_LINK_FREQ,\n\t\t\t\tARRAY_SIZE(link_freq_menu_items) - 1,\n\t\t\t\t0,\n\t\t\t\tlink_freq_menu_items);\n\n\tif (imx258->link_freq)\n\t\timx258->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\t \n\thflip = v4l2_ctrl_new_std(ctrl_hdlr, &imx258_ctrl_ops,\n\t\t\t\t  V4L2_CID_HFLIP, 1, 1, 1, 1);\n\tif (hflip)\n\t\thflip->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tvflip = v4l2_ctrl_new_std(ctrl_hdlr, &imx258_ctrl_ops,\n\t\t\t\t  V4L2_CID_VFLIP, 1, 1, 1, 1);\n\tif (vflip)\n\t\tvflip->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tpixel_rate_max = link_freq_to_pixel_rate(link_freq_menu_items[0]);\n\tpixel_rate_min = link_freq_to_pixel_rate(link_freq_menu_items[1]);\n\t \n\timx258->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &imx258_ctrl_ops,\n\t\t\t\tV4L2_CID_PIXEL_RATE,\n\t\t\t\tpixel_rate_min, pixel_rate_max,\n\t\t\t\t1, pixel_rate_max);\n\n\n\tvblank_def = imx258->cur_mode->vts_def - imx258->cur_mode->height;\n\tvblank_min = imx258->cur_mode->vts_min - imx258->cur_mode->height;\n\timx258->vblank = v4l2_ctrl_new_std(\n\t\t\t\tctrl_hdlr, &imx258_ctrl_ops, V4L2_CID_VBLANK,\n\t\t\t\tvblank_min,\n\t\t\t\tIMX258_VTS_MAX - imx258->cur_mode->height, 1,\n\t\t\t\tvblank_def);\n\n\tif (imx258->vblank)\n\t\timx258->vblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\timx258->hblank = v4l2_ctrl_new_std(\n\t\t\t\tctrl_hdlr, &imx258_ctrl_ops, V4L2_CID_HBLANK,\n\t\t\t\tIMX258_PPL_DEFAULT - imx258->cur_mode->width,\n\t\t\t\tIMX258_PPL_DEFAULT - imx258->cur_mode->width,\n\t\t\t\t1,\n\t\t\t\tIMX258_PPL_DEFAULT - imx258->cur_mode->width);\n\n\tif (imx258->hblank)\n\t\timx258->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\timx258->exposure = v4l2_ctrl_new_std(\n\t\t\t\tctrl_hdlr, &imx258_ctrl_ops,\n\t\t\t\tV4L2_CID_EXPOSURE, IMX258_EXPOSURE_MIN,\n\t\t\t\tIMX258_EXPOSURE_MAX, IMX258_EXPOSURE_STEP,\n\t\t\t\tIMX258_EXPOSURE_DEFAULT);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &imx258_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t\tIMX258_ANA_GAIN_MIN, IMX258_ANA_GAIN_MAX,\n\t\t\t\tIMX258_ANA_GAIN_STEP, IMX258_ANA_GAIN_DEFAULT);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &imx258_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t\tIMX258_DGTL_GAIN_MIN, IMX258_DGTL_GAIN_MAX,\n\t\t\t\tIMX258_DGTL_GAIN_STEP,\n\t\t\t\tIMX258_DGTL_GAIN_DEFAULT);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &imx258_ctrl_ops, V4L2_CID_WIDE_DYNAMIC_RANGE,\n\t\t\t\t0, 1, 1, IMX258_HDR_RATIO_DEFAULT);\n\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &imx258_ctrl_ops,\n\t\t\t\tV4L2_CID_TEST_PATTERN,\n\t\t\t\tARRAY_SIZE(imx258_test_pattern_menu) - 1,\n\t\t\t\t0, 0, imx258_test_pattern_menu);\n\n\tif (ctrl_hdlr->error) {\n\t\tret = ctrl_hdlr->error;\n\t\tdev_err(&client->dev, \"%s control init failed (%d)\\n\",\n\t\t\t\t__func__, ret);\n\t\tgoto error;\n\t}\n\n\tret = v4l2_fwnode_device_parse(&client->dev, &props);\n\tif (ret)\n\t\tgoto error;\n\n\tret = v4l2_ctrl_new_fwnode_properties(ctrl_hdlr, &imx258_ctrl_ops,\n\t\t\t\t\t      &props);\n\tif (ret)\n\t\tgoto error;\n\n\timx258->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n\nerror:\n\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\tmutex_destroy(&imx258->mutex);\n\n\treturn ret;\n}\n\nstatic void imx258_free_controls(struct imx258 *imx258)\n{\n\tv4l2_ctrl_handler_free(imx258->sd.ctrl_handler);\n\tmutex_destroy(&imx258->mutex);\n}\n\nstatic int imx258_probe(struct i2c_client *client)\n{\n\tstruct imx258 *imx258;\n\tint ret;\n\tu32 val = 0;\n\n\timx258 = devm_kzalloc(&client->dev, sizeof(*imx258), GFP_KERNEL);\n\tif (!imx258)\n\t\treturn -ENOMEM;\n\n\timx258->clk = devm_clk_get_optional(&client->dev, NULL);\n\tif (IS_ERR(imx258->clk))\n\t\treturn dev_err_probe(&client->dev, PTR_ERR(imx258->clk),\n\t\t\t\t     \"error getting clock\\n\");\n\tif (!imx258->clk) {\n\t\tdev_dbg(&client->dev,\n\t\t\t\"no clock provided, using clock-frequency property\\n\");\n\n\t\tdevice_property_read_u32(&client->dev, \"clock-frequency\", &val);\n\t} else {\n\t\tval = clk_get_rate(imx258->clk);\n\t}\n\tif (val != IMX258_INPUT_CLOCK_FREQ) {\n\t\tdev_err(&client->dev, \"input clock frequency not supported\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tv4l2_i2c_subdev_init(&imx258->sd, client, &imx258_subdev_ops);\n\n\t \n\tret = imx258_power_on(&client->dev);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret = imx258_identify_module(imx258);\n\tif (ret)\n\t\tgoto error_identify;\n\n\t \n\timx258->cur_mode = &supported_modes[0];\n\n\tret = imx258_init_controls(imx258);\n\tif (ret)\n\t\tgoto error_identify;\n\n\t \n\timx258->sd.internal_ops = &imx258_internal_ops;\n\timx258->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\timx258->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\n\t \n\timx258->pad.flags = MEDIA_PAD_FL_SOURCE;\n\n\tret = media_entity_pads_init(&imx258->sd.entity, 1, &imx258->pad);\n\tif (ret)\n\t\tgoto error_handler_free;\n\n\tret = v4l2_async_register_subdev_sensor(&imx258->sd);\n\tif (ret < 0)\n\t\tgoto error_media_entity;\n\n\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nerror_media_entity:\n\tmedia_entity_cleanup(&imx258->sd.entity);\n\nerror_handler_free:\n\timx258_free_controls(imx258);\n\nerror_identify:\n\timx258_power_off(&client->dev);\n\n\treturn ret;\n}\n\nstatic void imx258_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct imx258 *imx258 = to_imx258(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\timx258_free_controls(imx258);\n\n\tpm_runtime_disable(&client->dev);\n\tif (!pm_runtime_status_suspended(&client->dev))\n\t\timx258_power_off(&client->dev);\n\tpm_runtime_set_suspended(&client->dev);\n}\n\nstatic const struct dev_pm_ops imx258_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(imx258_suspend, imx258_resume)\n\tSET_RUNTIME_PM_OPS(imx258_power_off, imx258_power_on, NULL)\n};\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id imx258_acpi_ids[] = {\n\t{ \"SONY258A\" },\n\t{   }\n};\n\nMODULE_DEVICE_TABLE(acpi, imx258_acpi_ids);\n#endif\n\nstatic const struct of_device_id imx258_dt_ids[] = {\n\t{ .compatible = \"sony,imx258\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, imx258_dt_ids);\n\nstatic struct i2c_driver imx258_i2c_driver = {\n\t.driver = {\n\t\t.name = \"imx258\",\n\t\t.pm = &imx258_pm_ops,\n\t\t.acpi_match_table = ACPI_PTR(imx258_acpi_ids),\n\t\t.of_match_table\t= imx258_dt_ids,\n\t},\n\t.probe = imx258_probe,\n\t.remove = imx258_remove,\n};\n\nmodule_i2c_driver(imx258_i2c_driver);\n\nMODULE_AUTHOR(\"Yeh, Andy <andy.yeh@intel.com>\");\nMODULE_AUTHOR(\"Chiang, Alan\");\nMODULE_AUTHOR(\"Chen, Jason\");\nMODULE_DESCRIPTION(\"Sony IMX258 sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}