============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 01 2023  01:48:25 am
  Module:                 risc_v_top
  Library domain:         TC_risc_v_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_risc_v_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                             Instance                                        Module             Cell Count  Cell Area  Net Area   Total Area 
---------------------------------------------------------------------------------------------------------------------------------------------
risc_v_top                                                                                            4415  35321.707     0.000    35321.707 
  add_565_33                                                      add_unsigned_628                     116    308.469     0.000      308.469 
  adder_pc_4_add_15_16                                            add_unsigned                         142    377.908     0.000      377.908 
  adder_pc_prev_4_add_15_16                                       add_unsigned_739                     116    308.469     0.000      308.469 
  memory_map_add0015517                                           add_unsigned_622                     108    287.103     0.000      287.103 
  uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42 increment_unsigned_4030_4167          78    206.981     0.000      206.981 
