#-----------------------------------------------------------
# xsim v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Dec 16 18:06:18 2018
# Process ID: 12852
# Current directory: C:/Users/anges/Documents/UIUC/ECE_527/Final_Project/Vivado/mat_mul/mat_mul/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/mat_mul_wrap/xsim_script.tcl}
# Log file: C:/Users/anges/Documents/UIUC/ECE_527/Final_Project/Vivado/mat_mul/mat_mul/sim/verilog/xsim.log
# Journal file: C:/Users/anges/Documents/UIUC/ECE_527/Final_Project/Vivado/mat_mul/mat_mul/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/mat_mul_wrap/xsim_script.tcl
source mat_mul_wrap.tcl
