Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 17 18:23:08 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 79
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 79         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a_q0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a_q0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a_q0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a_q0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a_q0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on a_q0[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on a_q0[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on a_q0[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on a_q1[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on a_q1[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on a_q1[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on a_q1[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on a_q1[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on a_q1[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on a_q1[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on a_q1[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ap_ctrl_start relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ap_rst relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on b_q0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on b_q0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on b_q0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on b_q0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on b_q0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on b_q0[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on b_q0[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on b_q0[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on b_q1[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on b_q1[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on b_q1[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on b_q1[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on b_q1[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on b_q1[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on b_q1[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on b_q1[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on a_address0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on a_address0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on a_address0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on a_address0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on a_address1[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on a_address1[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on a_address1[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on a_address1[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on a_ce0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on a_ce1 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_done relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_idle relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_ready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on b_address0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on b_address0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on b_address0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on b_address0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on b_address1[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on b_address1[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on b_address1[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on b_address1[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on b_ce0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on b_ce1 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on res_address0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on res_address0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on res_address0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on res_address0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on res_ce0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on res_d0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on res_d0[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on res_d0[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on res_d0[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on res_d0[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on res_d0[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on res_d0[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on res_d0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on res_d0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on res_d0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on res_d0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on res_d0[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on res_d0[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on res_d0[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on res_d0[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on res_d0[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on res_we0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>


