/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [29:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [37:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [23:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [8:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [30:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? in_data[183] : celloutsig_1_0z[2];
  assign celloutsig_0_4z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z | in_data[75]) & celloutsig_0_0z[18]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[17] | celloutsig_0_0z[21]) & celloutsig_0_0z[21]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_0z[3]) & (in_data[80] | celloutsig_0_2z));
  assign celloutsig_0_22z = ~((celloutsig_0_5z[10] | celloutsig_0_20z[2]) & (celloutsig_0_0z[21] | celloutsig_0_11z[0]));
  assign celloutsig_0_2z = ~((in_data[94] | in_data[70]) & (celloutsig_0_0z[13] | celloutsig_0_0z[13]));
  assign celloutsig_1_10z = celloutsig_1_6z[3] ^ celloutsig_1_3z[7];
  assign celloutsig_0_9z = celloutsig_0_4z ^ celloutsig_0_2z;
  assign celloutsig_0_27z = celloutsig_0_11z[1] ^ celloutsig_0_1z;
  assign celloutsig_1_4z = { celloutsig_1_3z[6:0], celloutsig_1_1z } === { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_2z = in_data[132:123] <= in_data[178:169];
  assign celloutsig_0_7z = { in_data[38:32], celloutsig_0_6z } && { celloutsig_0_0z[20:14], celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_14z[4:2], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z } && celloutsig_0_0z[20:14];
  assign celloutsig_0_8z = celloutsig_0_2z & ~(celloutsig_0_5z[16]);
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[25:22], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[49:20] * in_data[37:8];
  assign celloutsig_1_0z = in_data[128:122] * in_data[156:150];
  assign celloutsig_1_11z = { in_data[170:169], celloutsig_1_0z } * { in_data[113:112], celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_15z = celloutsig_1_5z[4:1] * { celloutsig_1_5z[3:1], celloutsig_1_7z };
  assign celloutsig_0_14z = in_data[12:0] * celloutsig_0_0z[20:8];
  assign celloutsig_0_16z = { celloutsig_0_0z[26], celloutsig_0_12z } * { celloutsig_0_0z[14:11], celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_15z[37:15], celloutsig_0_19z } * { celloutsig_0_15z[20:6], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_7z = celloutsig_1_5z[5:3] !== celloutsig_1_3z[2:0];
  assign celloutsig_0_13z = celloutsig_0_0z !== { celloutsig_0_5z[15:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_6z = { in_data[103:101], celloutsig_1_3z, celloutsig_1_4z } | { celloutsig_1_3z[4:2], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z } | celloutsig_1_12z;
  assign celloutsig_0_29z = { celloutsig_0_5z[14:2], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_27z } | { in_data[77:54], celloutsig_0_11z };
  assign celloutsig_1_19z = & celloutsig_1_11z[7:3];
  assign celloutsig_1_9z = { in_data[166], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } >> celloutsig_1_5z[8:3];
  assign celloutsig_0_11z = celloutsig_0_5z[14:8] >> celloutsig_0_5z[11:5];
  assign celloutsig_1_8z = in_data[190:185] << { in_data[131:127], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[104:97] >>> in_data[161:154];
  assign celloutsig_1_18z = { celloutsig_1_0z[4:3], celloutsig_1_2z, celloutsig_1_17z } >>> { celloutsig_1_15z[3:2], celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_30z = { celloutsig_0_21z[7:5], celloutsig_0_6z, celloutsig_0_2z } - celloutsig_0_24z[7:3];
  assign celloutsig_1_5z = in_data[177:169] - { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[25:11], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } - in_data[46:29];
  assign celloutsig_1_12z = celloutsig_1_9z[4:2] ~^ in_data[116:114];
  assign celloutsig_0_20z = { celloutsig_0_0z[4:0], celloutsig_0_7z, celloutsig_0_8z } ~^ celloutsig_0_5z[17:11];
  always_latch
    if (!clkin_data[0]) celloutsig_0_12z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_24z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_24z = { celloutsig_0_0z[19:12], celloutsig_0_22z };
  assign { out_data[133:128], out_data[96], out_data[62:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
