// Seed: 25801259
module module_0 (
    output tri0 id_0
    , id_17,
    input tri0 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    output supply0 id_6
    , id_18,
    input tri1 id_7,
    input wand id_8,
    input wand id_9
    , id_19,
    input tri id_10,
    input tri1 id_11,
    input supply0 id_12,
    output tri1 id_13,
    output wor id_14,
    output wire id_15
);
  logic [1 : -1] id_20;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri1 id_5
    , id_17,
    output uwire id_6,
    input wand id_7,
    input wire id_8,
    output wire id_9,
    input wor id_10,
    output uwire id_11,
    input uwire id_12,
    input wand id_13,
    input tri0 id_14,
    output wire id_15
);
  assign id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_1,
      id_5,
      id_11,
      id_12,
      id_2,
      id_7,
      id_7,
      id_14,
      id_10,
      id_6,
      id_15,
      id_6
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = id_1;
  assign id_11 = id_14;
  assign id_17 = -1;
endmodule
