ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB134:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  43:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_SPI1_Init(void);
  53:Core/Src/main.c **** static void MX_TIM3_Init(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****   * @brief  The application entry point.
  65:Core/Src/main.c ****   * @retval int
  66:Core/Src/main.c ****   */
  67:Core/Src/main.c **** int main(void)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 3


  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
  91:Core/Src/main.c ****   MX_SPI1_Init();
  92:Core/Src/main.c ****   MX_TIM3_Init();
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  94:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim3);
  95:Core/Src/main.c ****   /* USER CODE END 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Infinite loop */
  98:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  99:Core/Src/main.c ****   while (1)
 100:Core/Src/main.c ****   {
 101:Core/Src/main.c ****     /* USER CODE END WHILE */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 104:Core/Src/main.c ****   }
 105:Core/Src/main.c ****   /* USER CODE END 3 */
 106:Core/Src/main.c **** }
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /**
 109:Core/Src/main.c ****   * @brief System Clock Configuration
 110:Core/Src/main.c ****   * @retval None
 111:Core/Src/main.c ****   */
 112:Core/Src/main.c **** void SystemClock_Config(void)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 120:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 123:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     Error_Handler();
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c **** }
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** /**
 155:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 156:Core/Src/main.c ****   * @param None
 157:Core/Src/main.c ****   * @retval None
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c **** static void MX_SPI1_Init(void)
 160:Core/Src/main.c **** {
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 169:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 170:Core/Src/main.c ****   hspi1.Instance = SPI1;
 171:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 172:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 173:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 174:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 175:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 176:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 177:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 178:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 179:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 180:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 181:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 182:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** }
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /**
 193:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 194:Core/Src/main.c ****   * @param None
 195:Core/Src/main.c ****   * @retval None
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c **** static void MX_TIM3_Init(void)
 198:Core/Src/main.c **** {
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 205:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 210:Core/Src/main.c ****   htim3.Instance = TIM3;
 211:Core/Src/main.c ****   htim3.Init.Prescaler = 48000;
 212:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 213:Core/Src/main.c ****   htim3.Init.Period = 1000;
 214:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 215:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 216:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 217:Core/Src/main.c ****   {
 218:Core/Src/main.c ****     Error_Handler();
 219:Core/Src/main.c ****   }
 220:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 221:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****     Error_Handler();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 226:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 227:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****     Error_Handler();
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c **** }
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** /**
 238:Core/Src/main.c ****   * @brief GPIO Initialization Function
 239:Core/Src/main.c ****   * @param None
 240:Core/Src/main.c ****   * @retval None
 241:Core/Src/main.c ****   */
 242:Core/Src/main.c **** static void MX_GPIO_Init(void)
 243:Core/Src/main.c **** {
  28              		.loc 1 243 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 244:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 244 3 view .LVU1
  42              		.loc 1 244 20 is_stmt 0 view .LVU2
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 6


  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 247:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  49              		.loc 1 247 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 247 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 247 3 view .LVU5
  54 0012 1D4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00202 		orr	r2, r2, #2
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 247 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00202 		and	r2, r2, #2
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 247 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 247 3 view .LVU8
 248:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 248 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 248 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 248 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00102 		orr	r2, r2, #1
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 248 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F00102 		and	r2, r2, #1
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 248 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 248 3 view .LVU14
 249:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
  82              		.loc 1 249 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 249 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 249 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F48062 		orr	r2, r2, #1024
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 249 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F48062 		and	r2, r2, #1024
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 249 3 view .LVU19
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 7


  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 249 3 view .LVU20
 250:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  98              		.loc 1 250 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 250 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 250 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F08002 		orr	r2, r2, #128
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 250 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F08003 		and	r3, r3, #128
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 250 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 250 3 view .LVU26
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 253:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOK, GPIO_PIN_4, GPIO_PIN_SET);
 114              		.loc 1 253 3 view .LVU27
 115 0062 0A4D     		ldr	r5, .L3+4
 116 0064 0122     		movs	r2, #1
 117 0066 1021     		movs	r1, #16
 118 0068 2846     		mov	r0, r5
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /*Configure GPIO pin : PK4 */
 256:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4;
 121              		.loc 1 256 3 view .LVU28
 122              		.loc 1 256 23 is_stmt 0 view .LVU29
 123 006e 1023     		movs	r3, #16
 124 0070 0593     		str	r3, [sp, #20]
 257:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 125              		.loc 1 257 3 is_stmt 1 view .LVU30
 126              		.loc 1 257 24 is_stmt 0 view .LVU31
 127 0072 0123     		movs	r3, #1
 128 0074 0693     		str	r3, [sp, #24]
 258:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 258 3 is_stmt 1 view .LVU32
 130              		.loc 1 258 24 is_stmt 0 view .LVU33
 131 0076 0794     		str	r4, [sp, #28]
 259:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 132              		.loc 1 259 3 is_stmt 1 view .LVU34
 133              		.loc 1 259 25 is_stmt 0 view .LVU35
 134 0078 0894     		str	r4, [sp, #32]
 260:Core/Src/main.c ****   HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 135              		.loc 1 260 3 is_stmt 1 view .LVU36
 136 007a 05A9     		add	r1, sp, #20
 137 007c 2846     		mov	r0, r5
 138 007e FFF7FEFF 		bl	HAL_GPIO_Init
 139              	.LVL1:
 261:Core/Src/main.c **** 
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 8


 262:Core/Src/main.c **** }
 140              		.loc 1 262 1 is_stmt 0 view .LVU37
 141 0082 0BB0     		add	sp, sp, #44
 142              	.LCFI2:
 143              		.cfi_def_cfa_offset 12
 144              		@ sp needed
 145 0084 30BD     		pop	{r4, r5, pc}
 146              	.L4:
 147 0086 00BF     		.align	2
 148              	.L3:
 149 0088 00380240 		.word	1073887232
 150 008c 00280240 		.word	1073883136
 151              		.cfi_endproc
 152              	.LFE134:
 154              		.section	.text.Error_Handler,"ax",%progbits
 155              		.align	1
 156              		.global	Error_Handler
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	Error_Handler:
 162              	.LFB135:
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /* USER CODE END 4 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** /**
 269:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 270:Core/Src/main.c ****   * @retval None
 271:Core/Src/main.c ****   */
 272:Core/Src/main.c **** void Error_Handler(void)
 273:Core/Src/main.c **** {
 163              		.loc 1 273 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ Volatile: function does not return.
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 274:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 275:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 276:Core/Src/main.c ****   __disable_irq();
 169              		.loc 1 276 3 view .LVU39
 170              	.LBB8:
 171              	.LBI8:
 172              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 9


  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 10


  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 11


 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 173              		.loc 2 140 27 view .LVU40
 174              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 175              		.loc 2 142 3 view .LVU41
 176              		.syntax unified
 177              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 178 0000 72B6     		cpsid i
 179              	@ 0 "" 2
 180              		.thumb
 181              		.syntax unified
 182              	.L6:
 183              	.LBE9:
 184              	.LBE8:
 277:Core/Src/main.c ****   while (1)
 185              		.loc 1 277 3 discriminator 1 view .LVU42
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****   }
 186              		.loc 1 279 3 discriminator 1 view .LVU43
 277:Core/Src/main.c ****   while (1)
 187              		.loc 1 277 9 discriminator 1 view .LVU44
 188 0002 FEE7     		b	.L6
 189              		.cfi_endproc
 190              	.LFE135:
 192              		.section	.text.MX_SPI1_Init,"ax",%progbits
 193              		.align	1
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	MX_SPI1_Init:
 199              	.LFB132:
 160:Core/Src/main.c **** 
 200              		.loc 1 160 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204 0000 08B5     		push	{r3, lr}
 205              	.LCFI3:
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 3, -8
 208              		.cfi_offset 14, -4
 170:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 12


 209              		.loc 1 170 3 view .LVU46
 170:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 210              		.loc 1 170 18 is_stmt 0 view .LVU47
 211 0002 0D48     		ldr	r0, .L11
 212 0004 0D4B     		ldr	r3, .L11+4
 213 0006 0360     		str	r3, [r0]
 171:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 214              		.loc 1 171 3 is_stmt 1 view .LVU48
 171:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 215              		.loc 1 171 19 is_stmt 0 view .LVU49
 216 0008 4FF48273 		mov	r3, #260
 217 000c 4360     		str	r3, [r0, #4]
 172:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 218              		.loc 1 172 3 is_stmt 1 view .LVU50
 172:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 219              		.loc 1 172 24 is_stmt 0 view .LVU51
 220 000e 0023     		movs	r3, #0
 221 0010 8360     		str	r3, [r0, #8]
 173:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 222              		.loc 1 173 3 is_stmt 1 view .LVU52
 173:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 223              		.loc 1 173 23 is_stmt 0 view .LVU53
 224 0012 C360     		str	r3, [r0, #12]
 174:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 225              		.loc 1 174 3 is_stmt 1 view .LVU54
 174:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 226              		.loc 1 174 26 is_stmt 0 view .LVU55
 227 0014 0361     		str	r3, [r0, #16]
 175:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 228              		.loc 1 175 3 is_stmt 1 view .LVU56
 175:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 229              		.loc 1 175 23 is_stmt 0 view .LVU57
 230 0016 4361     		str	r3, [r0, #20]
 176:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 231              		.loc 1 176 3 is_stmt 1 view .LVU58
 176:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 232              		.loc 1 176 18 is_stmt 0 view .LVU59
 233 0018 4FF48022 		mov	r2, #262144
 234 001c 8261     		str	r2, [r0, #24]
 177:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 235              		.loc 1 177 3 is_stmt 1 view .LVU60
 177:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 236              		.loc 1 177 32 is_stmt 0 view .LVU61
 237 001e 2022     		movs	r2, #32
 238 0020 C261     		str	r2, [r0, #28]
 178:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 239              		.loc 1 178 3 is_stmt 1 view .LVU62
 178:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 240              		.loc 1 178 23 is_stmt 0 view .LVU63
 241 0022 0362     		str	r3, [r0, #32]
 179:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 242              		.loc 1 179 3 is_stmt 1 view .LVU64
 179:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 243              		.loc 1 179 21 is_stmt 0 view .LVU65
 244 0024 4362     		str	r3, [r0, #36]
 180:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 245              		.loc 1 180 3 is_stmt 1 view .LVU66
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 13


 180:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 246              		.loc 1 180 29 is_stmt 0 view .LVU67
 247 0026 8362     		str	r3, [r0, #40]
 181:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 248              		.loc 1 181 3 is_stmt 1 view .LVU68
 181:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 249              		.loc 1 181 28 is_stmt 0 view .LVU69
 250 0028 0A23     		movs	r3, #10
 251 002a C362     		str	r3, [r0, #44]
 182:Core/Src/main.c ****   {
 252              		.loc 1 182 3 is_stmt 1 view .LVU70
 182:Core/Src/main.c ****   {
 253              		.loc 1 182 7 is_stmt 0 view .LVU71
 254 002c FFF7FEFF 		bl	HAL_SPI_Init
 255              	.LVL2:
 182:Core/Src/main.c ****   {
 256              		.loc 1 182 6 view .LVU72
 257 0030 00B9     		cbnz	r0, .L10
 190:Core/Src/main.c **** 
 258              		.loc 1 190 1 view .LVU73
 259 0032 08BD     		pop	{r3, pc}
 260              	.L10:
 184:Core/Src/main.c ****   }
 261              		.loc 1 184 5 is_stmt 1 view .LVU74
 262 0034 FFF7FEFF 		bl	Error_Handler
 263              	.LVL3:
 264              	.L12:
 265              		.align	2
 266              	.L11:
 267 0038 00000000 		.word	.LANCHOR0
 268 003c 00300140 		.word	1073819648
 269              		.cfi_endproc
 270              	.LFE132:
 272              		.section	.text.MX_TIM3_Init,"ax",%progbits
 273              		.align	1
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	MX_TIM3_Init:
 279              	.LFB133:
 198:Core/Src/main.c **** 
 280              		.loc 1 198 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 24
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 00B5     		push	{lr}
 285              	.LCFI4:
 286              		.cfi_def_cfa_offset 4
 287              		.cfi_offset 14, -4
 288 0002 87B0     		sub	sp, sp, #28
 289              	.LCFI5:
 290              		.cfi_def_cfa_offset 32
 204:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 291              		.loc 1 204 3 view .LVU76
 204:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 292              		.loc 1 204 26 is_stmt 0 view .LVU77
 293 0004 0023     		movs	r3, #0
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 14


 294 0006 0293     		str	r3, [sp, #8]
 295 0008 0393     		str	r3, [sp, #12]
 296 000a 0493     		str	r3, [sp, #16]
 297 000c 0593     		str	r3, [sp, #20]
 205:Core/Src/main.c **** 
 298              		.loc 1 205 3 is_stmt 1 view .LVU78
 205:Core/Src/main.c **** 
 299              		.loc 1 205 27 is_stmt 0 view .LVU79
 300 000e 0093     		str	r3, [sp]
 301 0010 0193     		str	r3, [sp, #4]
 210:Core/Src/main.c ****   htim3.Init.Prescaler = 48000;
 302              		.loc 1 210 3 is_stmt 1 view .LVU80
 210:Core/Src/main.c ****   htim3.Init.Prescaler = 48000;
 303              		.loc 1 210 18 is_stmt 0 view .LVU81
 304 0012 1448     		ldr	r0, .L21
 305 0014 144A     		ldr	r2, .L21+4
 306 0016 0260     		str	r2, [r0]
 211:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 307              		.loc 1 211 3 is_stmt 1 view .LVU82
 211:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 308              		.loc 1 211 24 is_stmt 0 view .LVU83
 309 0018 4BF68032 		movw	r2, #48000
 310 001c 4260     		str	r2, [r0, #4]
 212:Core/Src/main.c ****   htim3.Init.Period = 1000;
 311              		.loc 1 212 3 is_stmt 1 view .LVU84
 212:Core/Src/main.c ****   htim3.Init.Period = 1000;
 312              		.loc 1 212 26 is_stmt 0 view .LVU85
 313 001e 8360     		str	r3, [r0, #8]
 213:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 314              		.loc 1 213 3 is_stmt 1 view .LVU86
 213:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 315              		.loc 1 213 21 is_stmt 0 view .LVU87
 316 0020 4FF47A72 		mov	r2, #1000
 317 0024 C260     		str	r2, [r0, #12]
 214:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 318              		.loc 1 214 3 is_stmt 1 view .LVU88
 214:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 319              		.loc 1 214 28 is_stmt 0 view .LVU89
 320 0026 0361     		str	r3, [r0, #16]
 215:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 321              		.loc 1 215 3 is_stmt 1 view .LVU90
 215:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 322              		.loc 1 215 32 is_stmt 0 view .LVU91
 323 0028 8361     		str	r3, [r0, #24]
 216:Core/Src/main.c ****   {
 324              		.loc 1 216 3 is_stmt 1 view .LVU92
 216:Core/Src/main.c ****   {
 325              		.loc 1 216 7 is_stmt 0 view .LVU93
 326 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 327              	.LVL4:
 216:Core/Src/main.c ****   {
 328              		.loc 1 216 6 view .LVU94
 329 002e 90B9     		cbnz	r0, .L18
 220:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 330              		.loc 1 220 3 is_stmt 1 view .LVU95
 220:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 331              		.loc 1 220 34 is_stmt 0 view .LVU96
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 15


 332 0030 4FF48053 		mov	r3, #4096
 333 0034 0293     		str	r3, [sp, #8]
 221:Core/Src/main.c ****   {
 334              		.loc 1 221 3 is_stmt 1 view .LVU97
 221:Core/Src/main.c ****   {
 335              		.loc 1 221 7 is_stmt 0 view .LVU98
 336 0036 02A9     		add	r1, sp, #8
 337 0038 0A48     		ldr	r0, .L21
 338 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 339              	.LVL5:
 221:Core/Src/main.c ****   {
 340              		.loc 1 221 6 view .LVU99
 341 003e 60B9     		cbnz	r0, .L19
 225:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 342              		.loc 1 225 3 is_stmt 1 view .LVU100
 225:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 343              		.loc 1 225 37 is_stmt 0 view .LVU101
 344 0040 0023     		movs	r3, #0
 345 0042 0093     		str	r3, [sp]
 226:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 346              		.loc 1 226 3 is_stmt 1 view .LVU102
 226:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 347              		.loc 1 226 33 is_stmt 0 view .LVU103
 348 0044 0193     		str	r3, [sp, #4]
 227:Core/Src/main.c ****   {
 349              		.loc 1 227 3 is_stmt 1 view .LVU104
 227:Core/Src/main.c ****   {
 350              		.loc 1 227 7 is_stmt 0 view .LVU105
 351 0046 6946     		mov	r1, sp
 352 0048 0648     		ldr	r0, .L21
 353 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 354              	.LVL6:
 227:Core/Src/main.c ****   {
 355              		.loc 1 227 6 view .LVU106
 356 004e 30B9     		cbnz	r0, .L20
 235:Core/Src/main.c **** 
 357              		.loc 1 235 1 view .LVU107
 358 0050 07B0     		add	sp, sp, #28
 359              	.LCFI6:
 360              		.cfi_remember_state
 361              		.cfi_def_cfa_offset 4
 362              		@ sp needed
 363 0052 5DF804FB 		ldr	pc, [sp], #4
 364              	.L18:
 365              	.LCFI7:
 366              		.cfi_restore_state
 218:Core/Src/main.c ****   }
 367              		.loc 1 218 5 is_stmt 1 view .LVU108
 368 0056 FFF7FEFF 		bl	Error_Handler
 369              	.LVL7:
 370              	.L19:
 223:Core/Src/main.c ****   }
 371              		.loc 1 223 5 view .LVU109
 372 005a FFF7FEFF 		bl	Error_Handler
 373              	.LVL8:
 374              	.L20:
 229:Core/Src/main.c ****   }
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 16


 375              		.loc 1 229 5 view .LVU110
 376 005e FFF7FEFF 		bl	Error_Handler
 377              	.LVL9:
 378              	.L22:
 379 0062 00BF     		.align	2
 380              	.L21:
 381 0064 00000000 		.word	.LANCHOR1
 382 0068 00040040 		.word	1073742848
 383              		.cfi_endproc
 384              	.LFE133:
 386              		.section	.text.SystemClock_Config,"ax",%progbits
 387              		.align	1
 388              		.global	SystemClock_Config
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 393              	SystemClock_Config:
 394              	.LFB131:
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 395              		.loc 1 113 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 80
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399 0000 00B5     		push	{lr}
 400              	.LCFI8:
 401              		.cfi_def_cfa_offset 4
 402              		.cfi_offset 14, -4
 403 0002 95B0     		sub	sp, sp, #84
 404              	.LCFI9:
 405              		.cfi_def_cfa_offset 88
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 406              		.loc 1 114 3 view .LVU112
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 407              		.loc 1 114 22 is_stmt 0 view .LVU113
 408 0004 3422     		movs	r2, #52
 409 0006 0021     		movs	r1, #0
 410 0008 07A8     		add	r0, sp, #28
 411 000a FFF7FEFF 		bl	memset
 412              	.LVL10:
 115:Core/Src/main.c **** 
 413              		.loc 1 115 3 is_stmt 1 view .LVU114
 115:Core/Src/main.c **** 
 414              		.loc 1 115 22 is_stmt 0 view .LVU115
 415 000e 0023     		movs	r3, #0
 416 0010 0293     		str	r3, [sp, #8]
 417 0012 0393     		str	r3, [sp, #12]
 418 0014 0493     		str	r3, [sp, #16]
 419 0016 0593     		str	r3, [sp, #20]
 420 0018 0693     		str	r3, [sp, #24]
 119:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 421              		.loc 1 119 3 is_stmt 1 view .LVU116
 422              	.LBB10:
 119:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 423              		.loc 1 119 3 view .LVU117
 424 001a 0093     		str	r3, [sp]
 119:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 425              		.loc 1 119 3 view .LVU118
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 17


 426 001c 224A     		ldr	r2, .L29
 427 001e 116C     		ldr	r1, [r2, #64]
 428 0020 41F08051 		orr	r1, r1, #268435456
 429 0024 1164     		str	r1, [r2, #64]
 119:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 430              		.loc 1 119 3 view .LVU119
 431 0026 126C     		ldr	r2, [r2, #64]
 432 0028 02F08052 		and	r2, r2, #268435456
 433 002c 0092     		str	r2, [sp]
 119:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 434              		.loc 1 119 3 view .LVU120
 435 002e 009A     		ldr	r2, [sp]
 436              	.LBE10:
 119:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 437              		.loc 1 119 3 view .LVU121
 120:Core/Src/main.c **** 
 438              		.loc 1 120 3 view .LVU122
 439              	.LBB11:
 120:Core/Src/main.c **** 
 440              		.loc 1 120 3 view .LVU123
 441 0030 0193     		str	r3, [sp, #4]
 120:Core/Src/main.c **** 
 442              		.loc 1 120 3 view .LVU124
 443 0032 1E4A     		ldr	r2, .L29+4
 444 0034 1368     		ldr	r3, [r2]
 445 0036 23F44043 		bic	r3, r3, #49152
 446 003a 43F48043 		orr	r3, r3, #16384
 447 003e 1360     		str	r3, [r2]
 120:Core/Src/main.c **** 
 448              		.loc 1 120 3 view .LVU125
 449 0040 1368     		ldr	r3, [r2]
 450 0042 03F44043 		and	r3, r3, #49152
 451 0046 0193     		str	r3, [sp, #4]
 120:Core/Src/main.c **** 
 452              		.loc 1 120 3 view .LVU126
 453 0048 019B     		ldr	r3, [sp, #4]
 454              	.LBE11:
 120:Core/Src/main.c **** 
 455              		.loc 1 120 3 view .LVU127
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 456              		.loc 1 125 3 view .LVU128
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 457              		.loc 1 125 36 is_stmt 0 view .LVU129
 458 004a 0123     		movs	r3, #1
 459 004c 0793     		str	r3, [sp, #28]
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 460              		.loc 1 126 3 is_stmt 1 view .LVU130
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 461              		.loc 1 126 30 is_stmt 0 view .LVU131
 462 004e 4FF48033 		mov	r3, #65536
 463 0052 0893     		str	r3, [sp, #32]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 464              		.loc 1 127 3 is_stmt 1 view .LVU132
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 465              		.loc 1 127 34 is_stmt 0 view .LVU133
 466 0054 0223     		movs	r3, #2
 467 0056 0D93     		str	r3, [sp, #52]
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 18


 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 468              		.loc 1 128 3 is_stmt 1 view .LVU134
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 469              		.loc 1 128 35 is_stmt 0 view .LVU135
 470 0058 4FF48002 		mov	r2, #4194304
 471 005c 0E92     		str	r2, [sp, #56]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 472              		.loc 1 129 3 is_stmt 1 view .LVU136
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 192;
 473              		.loc 1 129 30 is_stmt 0 view .LVU137
 474 005e 0822     		movs	r2, #8
 475 0060 0F92     		str	r2, [sp, #60]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 476              		.loc 1 130 3 is_stmt 1 view .LVU138
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 477              		.loc 1 130 30 is_stmt 0 view .LVU139
 478 0062 C022     		movs	r2, #192
 479 0064 1092     		str	r2, [sp, #64]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 480              		.loc 1 131 3 is_stmt 1 view .LVU140
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 481              		.loc 1 131 30 is_stmt 0 view .LVU141
 482 0066 1193     		str	r3, [sp, #68]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 483              		.loc 1 132 3 is_stmt 1 view .LVU142
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 484              		.loc 1 132 30 is_stmt 0 view .LVU143
 485 0068 0422     		movs	r2, #4
 486 006a 1292     		str	r2, [sp, #72]
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 487              		.loc 1 133 3 is_stmt 1 view .LVU144
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 488              		.loc 1 133 30 is_stmt 0 view .LVU145
 489 006c 1393     		str	r3, [sp, #76]
 134:Core/Src/main.c ****   {
 490              		.loc 1 134 3 is_stmt 1 view .LVU146
 134:Core/Src/main.c ****   {
 491              		.loc 1 134 7 is_stmt 0 view .LVU147
 492 006e 07A8     		add	r0, sp, #28
 493 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 494              	.LVL11:
 134:Core/Src/main.c ****   {
 495              		.loc 1 134 6 view .LVU148
 496 0074 98B9     		cbnz	r0, .L27
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 497              		.loc 1 141 3 is_stmt 1 view .LVU149
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 498              		.loc 1 141 31 is_stmt 0 view .LVU150
 499 0076 0F23     		movs	r3, #15
 500 0078 0293     		str	r3, [sp, #8]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 501              		.loc 1 143 3 is_stmt 1 view .LVU151
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 502              		.loc 1 143 34 is_stmt 0 view .LVU152
 503 007a 0223     		movs	r3, #2
 504 007c 0393     		str	r3, [sp, #12]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 19


 505              		.loc 1 144 3 is_stmt 1 view .LVU153
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 506              		.loc 1 144 35 is_stmt 0 view .LVU154
 507 007e 0023     		movs	r3, #0
 508 0080 0493     		str	r3, [sp, #16]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 509              		.loc 1 145 3 is_stmt 1 view .LVU155
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 510              		.loc 1 145 36 is_stmt 0 view .LVU156
 511 0082 4FF4A053 		mov	r3, #5120
 512 0086 0593     		str	r3, [sp, #20]
 146:Core/Src/main.c **** 
 513              		.loc 1 146 3 is_stmt 1 view .LVU157
 146:Core/Src/main.c **** 
 514              		.loc 1 146 36 is_stmt 0 view .LVU158
 515 0088 4FF48053 		mov	r3, #4096
 516 008c 0693     		str	r3, [sp, #24]
 148:Core/Src/main.c ****   {
 517              		.loc 1 148 3 is_stmt 1 view .LVU159
 148:Core/Src/main.c ****   {
 518              		.loc 1 148 7 is_stmt 0 view .LVU160
 519 008e 0321     		movs	r1, #3
 520 0090 02A8     		add	r0, sp, #8
 521 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 522              	.LVL12:
 148:Core/Src/main.c ****   {
 523              		.loc 1 148 6 view .LVU161
 524 0096 20B9     		cbnz	r0, .L28
 152:Core/Src/main.c **** 
 525              		.loc 1 152 1 view .LVU162
 526 0098 15B0     		add	sp, sp, #84
 527              	.LCFI10:
 528              		.cfi_remember_state
 529              		.cfi_def_cfa_offset 4
 530              		@ sp needed
 531 009a 5DF804FB 		ldr	pc, [sp], #4
 532              	.L27:
 533              	.LCFI11:
 534              		.cfi_restore_state
 136:Core/Src/main.c ****   }
 535              		.loc 1 136 5 is_stmt 1 view .LVU163
 536 009e FFF7FEFF 		bl	Error_Handler
 537              	.LVL13:
 538              	.L28:
 150:Core/Src/main.c ****   }
 539              		.loc 1 150 5 view .LVU164
 540 00a2 FFF7FEFF 		bl	Error_Handler
 541              	.LVL14:
 542              	.L30:
 543 00a6 00BF     		.align	2
 544              	.L29:
 545 00a8 00380240 		.word	1073887232
 546 00ac 00700040 		.word	1073770496
 547              		.cfi_endproc
 548              	.LFE131:
 550              		.section	.text.main,"ax",%progbits
 551              		.align	1
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 20


 552              		.global	main
 553              		.syntax unified
 554              		.thumb
 555              		.thumb_func
 557              	main:
 558              	.LFB130:
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 559              		.loc 1 68 1 view -0
 560              		.cfi_startproc
 561              		@ Volatile: function does not return.
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564 0000 08B5     		push	{r3, lr}
 565              	.LCFI12:
 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 3, -8
 568              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 569              		.loc 1 76 3 view .LVU166
 570 0002 FFF7FEFF 		bl	HAL_Init
 571              	.LVL15:
  83:Core/Src/main.c **** 
 572              		.loc 1 83 3 view .LVU167
 573 0006 FFF7FEFF 		bl	SystemClock_Config
 574              	.LVL16:
  90:Core/Src/main.c ****   MX_SPI1_Init();
 575              		.loc 1 90 3 view .LVU168
 576 000a FFF7FEFF 		bl	MX_GPIO_Init
 577              	.LVL17:
  91:Core/Src/main.c ****   MX_TIM3_Init();
 578              		.loc 1 91 3 view .LVU169
 579 000e FFF7FEFF 		bl	MX_SPI1_Init
 580              	.LVL18:
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 581              		.loc 1 92 3 view .LVU170
 582 0012 FFF7FEFF 		bl	MX_TIM3_Init
 583              	.LVL19:
  94:Core/Src/main.c ****   /* USER CODE END 2 */
 584              		.loc 1 94 3 view .LVU171
 585 0016 0248     		ldr	r0, .L34
 586 0018 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 587              	.LVL20:
 588              	.L32:
  99:Core/Src/main.c ****   {
 589              		.loc 1 99 3 discriminator 1 view .LVU172
 104:Core/Src/main.c ****   /* USER CODE END 3 */
 590              		.loc 1 104 3 discriminator 1 view .LVU173
  99:Core/Src/main.c ****   {
 591              		.loc 1 99 9 discriminator 1 view .LVU174
 592 001c FEE7     		b	.L32
 593              	.L35:
 594 001e 00BF     		.align	2
 595              	.L34:
 596 0020 00000000 		.word	.LANCHOR1
 597              		.cfi_endproc
 598              	.LFE130:
 600              		.global	htim3
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 21


 601              		.global	hspi1
 602              		.section	.bss.hspi1,"aw",%nobits
 603              		.align	2
 604              		.set	.LANCHOR0,. + 0
 607              	hspi1:
 608 0000 00000000 		.space	88
 608      00000000 
 608      00000000 
 608      00000000 
 608      00000000 
 609              		.section	.bss.htim3,"aw",%nobits
 610              		.align	2
 611              		.set	.LANCHOR1,. + 0
 614              	htim3:
 615 0000 00000000 		.space	72
 615      00000000 
 615      00000000 
 615      00000000 
 615      00000000 
 616              		.text
 617              	.Letext0:
 618              		.file 3 "/Applications/ArmGNUToolchain/11.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 619              		.file 4 "/Applications/ArmGNUToolchain/11.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 620              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f469xx.h"
 621              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 622              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 623              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 624              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 625              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 626              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 627              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 628              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 629              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 630              		.file 15 "<built-in>"
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:149    .text.MX_GPIO_Init:0000000000000088 $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:155    .text.Error_Handler:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:161    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:193    .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:198    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:267    .text.MX_SPI1_Init:0000000000000038 $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:273    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:278    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:381    .text.MX_TIM3_Init:0000000000000064 $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:387    .text.SystemClock_Config:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:393    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:545    .text.SystemClock_Config:00000000000000a8 $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:551    .text.main:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:557    .text.main:0000000000000000 main
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:596    .text.main:0000000000000020 $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:614    .bss.htim3:0000000000000000 htim3
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:607    .bss.hspi1:0000000000000000 hspi1
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:603    .bss.hspi1:0000000000000000 $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccs3rZwd.s:610    .bss.htim3:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
