module MIPS(//input logic [31:0] a, 
				//  output logic [31:0] b,
	//			  input logic clk, res, lod);
	//Registrador(clk, res, lod, a, b);
	input logic a, output logic b);
	assign b = a;
	
endmodule : MIPS