Classic Timing Analyzer report for IR
Wed Dec 23 23:57:59 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.804 ns    ; input[0]         ; R[0]~reg0        ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.850 ns    ; output_a[3]~reg0 ; output_a[3]      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.249 ns   ; input[6]         ; output_a[2]~reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+----------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To               ; To Clock ;
+-------+--------------+------------+----------+------------------+----------+
; N/A   ; None         ; 5.804 ns   ; input[0] ; R[0]~reg0        ; clock    ;
; N/A   ; None         ; 5.802 ns   ; input[0] ; output_b[0]~reg0 ; clock    ;
; N/A   ; None         ; 5.273 ns   ; input[2] ; output_b[2]~reg0 ; clock    ;
; N/A   ; None         ; 5.272 ns   ; input[2] ; R[2]~reg0        ; clock    ;
; N/A   ; None         ; 5.262 ns   ; ld       ; R[5]~reg0        ; clock    ;
; N/A   ; None         ; 5.262 ns   ; ld       ; R[6]~reg0        ; clock    ;
; N/A   ; None         ; 5.262 ns   ; ld       ; R[7]~reg0        ; clock    ;
; N/A   ; None         ; 5.262 ns   ; ld       ; output_a[1]~reg0 ; clock    ;
; N/A   ; None         ; 5.262 ns   ; ld       ; output_a[2]~reg0 ; clock    ;
; N/A   ; None         ; 5.262 ns   ; ld       ; output_a[3]~reg0 ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; R[0]~reg0        ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; R[1]~reg0        ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; R[2]~reg0        ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; R[3]~reg0        ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; R[4]~reg0        ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; output_a[0]~reg0 ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; output_b[0]~reg0 ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; output_b[1]~reg0 ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; output_b[2]~reg0 ; clock    ;
; N/A   ; None         ; 5.021 ns   ; ld       ; output_b[3]~reg0 ; clock    ;
; N/A   ; None         ; 4.951 ns   ; input[4] ; R[4]~reg0        ; clock    ;
; N/A   ; None         ; 4.950 ns   ; input[4] ; output_a[0]~reg0 ; clock    ;
; N/A   ; None         ; 4.938 ns   ; input[3] ; R[3]~reg0        ; clock    ;
; N/A   ; None         ; 4.938 ns   ; input[3] ; output_b[3]~reg0 ; clock    ;
; N/A   ; None         ; 4.899 ns   ; input[1] ; R[1]~reg0        ; clock    ;
; N/A   ; None         ; 4.898 ns   ; input[1] ; output_b[1]~reg0 ; clock    ;
; N/A   ; None         ; 4.131 ns   ; input[5] ; output_a[1]~reg0 ; clock    ;
; N/A   ; None         ; 4.129 ns   ; input[5] ; R[5]~reg0        ; clock    ;
; N/A   ; None         ; 4.121 ns   ; input[7] ; R[7]~reg0        ; clock    ;
; N/A   ; None         ; 4.121 ns   ; input[7] ; output_a[3]~reg0 ; clock    ;
; N/A   ; None         ; 0.303 ns   ; input[6] ; R[6]~reg0        ; clock    ;
; N/A   ; None         ; 0.301 ns   ; input[6] ; output_a[2]~reg0 ; clock    ;
+-------+--------------+------------+----------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 8.850 ns   ; output_a[3]~reg0 ; output_a[3] ; clock      ;
; N/A   ; None         ; 8.125 ns   ; R[1]~reg0        ; R[1]        ; clock      ;
; N/A   ; None         ; 7.797 ns   ; output_b[2]~reg0 ; output_b[2] ; clock      ;
; N/A   ; None         ; 7.668 ns   ; R[2]~reg0        ; R[2]        ; clock      ;
; N/A   ; None         ; 7.430 ns   ; output_a[1]~reg0 ; output_a[1] ; clock      ;
; N/A   ; None         ; 7.175 ns   ; R[4]~reg0        ; R[4]        ; clock      ;
; N/A   ; None         ; 7.173 ns   ; output_b[3]~reg0 ; output_b[3] ; clock      ;
; N/A   ; None         ; 7.169 ns   ; output_b[0]~reg0 ; output_b[0] ; clock      ;
; N/A   ; None         ; 7.168 ns   ; R[5]~reg0        ; R[5]        ; clock      ;
; N/A   ; None         ; 6.856 ns   ; output_a[0]~reg0 ; output_a[0] ; clock      ;
; N/A   ; None         ; 6.838 ns   ; output_a[2]~reg0 ; output_a[2] ; clock      ;
; N/A   ; None         ; 6.838 ns   ; R[6]~reg0        ; R[6]        ; clock      ;
; N/A   ; None         ; 6.505 ns   ; R[7]~reg0        ; R[7]        ; clock      ;
; N/A   ; None         ; 6.411 ns   ; R[3]~reg0        ; R[3]        ; clock      ;
; N/A   ; None         ; 6.411 ns   ; R[0]~reg0        ; R[0]        ; clock      ;
; N/A   ; None         ; 6.408 ns   ; output_b[1]~reg0 ; output_b[1] ; clock      ;
+-------+--------------+------------+------------------+-------------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+----------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To               ; To Clock ;
+---------------+-------------+-----------+----------+------------------+----------+
; N/A           ; None        ; -0.249 ns ; input[6] ; output_a[2]~reg0 ; clock    ;
; N/A           ; None        ; -0.251 ns ; input[6] ; R[6]~reg0        ; clock    ;
; N/A           ; None        ; -4.069 ns ; input[7] ; R[7]~reg0        ; clock    ;
; N/A           ; None        ; -4.069 ns ; input[7] ; output_a[3]~reg0 ; clock    ;
; N/A           ; None        ; -4.077 ns ; input[5] ; R[5]~reg0        ; clock    ;
; N/A           ; None        ; -4.079 ns ; input[5] ; output_a[1]~reg0 ; clock    ;
; N/A           ; None        ; -4.846 ns ; input[1] ; output_b[1]~reg0 ; clock    ;
; N/A           ; None        ; -4.847 ns ; input[1] ; R[1]~reg0        ; clock    ;
; N/A           ; None        ; -4.886 ns ; input[3] ; R[3]~reg0        ; clock    ;
; N/A           ; None        ; -4.886 ns ; input[3] ; output_b[3]~reg0 ; clock    ;
; N/A           ; None        ; -4.898 ns ; input[4] ; output_a[0]~reg0 ; clock    ;
; N/A           ; None        ; -4.899 ns ; input[4] ; R[4]~reg0        ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; R[0]~reg0        ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; R[1]~reg0        ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; R[2]~reg0        ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; R[3]~reg0        ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; R[4]~reg0        ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; output_a[0]~reg0 ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; output_b[0]~reg0 ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; output_b[1]~reg0 ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; output_b[2]~reg0 ; clock    ;
; N/A           ; None        ; -4.969 ns ; ld       ; output_b[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.210 ns ; ld       ; R[5]~reg0        ; clock    ;
; N/A           ; None        ; -5.210 ns ; ld       ; R[6]~reg0        ; clock    ;
; N/A           ; None        ; -5.210 ns ; ld       ; R[7]~reg0        ; clock    ;
; N/A           ; None        ; -5.210 ns ; ld       ; output_a[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.210 ns ; ld       ; output_a[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.210 ns ; ld       ; output_a[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.220 ns ; input[2] ; R[2]~reg0        ; clock    ;
; N/A           ; None        ; -5.221 ns ; input[2] ; output_b[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.750 ns ; input[0] ; output_b[0]~reg0 ; clock    ;
; N/A           ; None        ; -5.752 ns ; input[0] ; R[0]~reg0        ; clock    ;
+---------------+-------------+-----------+----------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 23 23:57:59 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IR -c IR --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "R[0]~reg0" (data pin = "input[0]", clock pin = "clock") is 5.804 ns
    Info: + Longest pin to register delay is 8.549 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_57; Fanout = 2; PIN Node = 'input[0]'
        Info: 2: + IC(6.965 ns) + CELL(0.115 ns) = 8.549 ns; Loc. = LC_X16_Y13_N2; Fanout = 1; REG Node = 'R[0]~reg0'
        Info: Total cell delay = 1.584 ns ( 18.53 % )
        Info: Total interconnect delay = 6.965 ns ( 81.47 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 16; CLK Node = 'clock'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y13_N2; Fanout = 1; REG Node = 'R[0]~reg0'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
Info: tco from clock "clock" to destination pin "output_a[3]" through register "output_a[3]~reg0" is 8.850 ns
    Info: + Longest clock path from clock "clock" to source register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 16; CLK Node = 'clock'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X26_Y11_N2; Fanout = 1; REG Node = 'output_a[3]~reg0'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y11_N2; Fanout = 1; REG Node = 'output_a[3]~reg0'
        Info: 2: + IC(3.736 ns) + CELL(2.108 ns) = 5.844 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'output_a[3]'
        Info: Total cell delay = 2.108 ns ( 36.07 % )
        Info: Total interconnect delay = 3.736 ns ( 63.93 % )
Info: th for register "output_a[2]~reg0" (data pin = "input[6]", clock pin = "clock") is -0.249 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 16; CLK Node = 'clock'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X26_Y11_N8; Fanout = 1; REG Node = 'output_a[2]~reg0'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 3.046 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_66; Fanout = 2; PIN Node = 'input[6]'
        Info: 2: + IC(1.462 ns) + CELL(0.115 ns) = 3.046 ns; Loc. = LC_X26_Y11_N8; Fanout = 1; REG Node = 'output_a[2]~reg0'
        Info: Total cell delay = 1.584 ns ( 52.00 % )
        Info: Total interconnect delay = 1.462 ns ( 48.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Wed Dec 23 23:57:59 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


