<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='656' u='r' c='_ZNK4llvm18TargetLoweringBase23getSchedulingPreferenceEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1923' u='w' c='_ZN4llvm18TargetLoweringBase23setSchedulingPreferenceENS_5Sched10PreferenceE'/>
<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2689' type='Sched::Preference'/>
<offset>576</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2687'>/// The target scheduling preference: shortest possible total cycles or lowest
  /// register usage.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='552' u='w' c='_ZN4llvm18TargetLoweringBaseC1ERKNS_13TargetMachineE'/>
