{"size":10,"items":{"RV32A_Extension_Instructions.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32A_Extension_Instructions.xlsx","RV32B_Extension_Instructions.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32B_Extension_Instructions.xlsx","RV32C_Extension_Instructions.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32C_Extension_Instructions.xlsx","RV32ISA_Sequential.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32ISA_Sequential.xlsx","RV32I_Base_Instructions.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32I_Base_Instructions.xlsx","RV32M_Extension_Instructions.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32M_Extension_Instructions.xlsx","RV32Zicsr_Extension_Instruction.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32Zicsr_Extension_Instruction.xlsx","RV32Zifencei_Extension_Instruction.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32Zifencei_Extension_Instruction.xlsx","RV32_Counters.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32_Counters.xlsx","RV32_instruction_exceptions.xlsx":"docs\\VerifPlans\\ISA\\RV32\\Simulation\\RV32_instruction_exceptions.xlsx"}}