`timescale 1ns / 1ps          // sets the timescale for simulation

module example_module(input clk, input rst, output reg [7:0] data);  // defines a module with inputs, outputs and registers

reg counter;                  // defines a register

always @(posedge clk or posedge rst) begin        // sets up a process that executes on clock edge or reset
    if (rst) begin           // if reset is active
        counter <= 0;        // reset the counter
    end else begin           // if reset is not active
        counter <= counter + 1;   // increment the counter
    end
end

assign data = counter;        // assigns the counter value to the output data

endmodule                     // ends the module