Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 10 14:48:57 2022
| Host         : RICOLAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (97)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: U1/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (97)
-------------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.717        0.000                      0                   19        0.262        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.717        0.000                      0                   19        0.262        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.423ns (43.416%)  route 1.855ns (56.584%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.132 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.221 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    U1/q_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.451 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.451    U1/q_reg[16]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 1.374ns (42.557%)  route 1.855ns (57.443%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.132 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.221 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    U1/q_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.402 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.402    U1/q_reg[16]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  6.766    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.352ns (42.163%)  route 1.855ns (57.837%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.132 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.221 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    U1/q_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.380 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.380    U1/q_reg[16]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.338ns (41.909%)  route 1.855ns (58.091%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.132 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.366 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.366    U1/q_reg[12]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.334ns (41.836%)  route 1.855ns (58.164%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.132 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.362 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.362    U1/q_reg[12]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.285ns (40.929%)  route 1.855ns (59.071%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.132 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.313 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.313    U1/q_reg[12]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 1.263ns (40.512%)  route 1.855ns (59.488%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.132 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.291 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.291    U1/q_reg[12]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 1.249ns (40.243%)  route 1.855ns (59.757%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.277 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.277    U1/q_reg[8]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.245ns (40.166%)  route 1.855ns (59.834%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.273 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.273    U1/q_reg[8]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.196ns (39.205%)  route 1.855ns (60.795%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.242     4.174    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.518     5.033    clk25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.109 r  clk25_BUFG_inst/O
                         net (fo=33, routed)          1.337     6.445    U1/S[0]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     6.954 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.954    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.043 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.224 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.224    U1/q_reg[8]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.138    13.916    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.056    14.168    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  6.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.115     1.739    U1/q_reg_n_0_[10]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    U1/q_reg[8]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.565     1.484    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.115     1.740    U1/q_reg_n_0_[14]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    U1/q_reg[12]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.835     2.000    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.115     1.739    U1/q_reg_n_0_[6]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  U1/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    U1/q_reg[4]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.115     1.739    U1/q_reg_n_0_[10]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    U1/q_reg[8]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.565     1.484    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.115     1.740    U1/q_reg_n_0_[14]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    U1/q_reg[12]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.835     2.000    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.115     1.739    U1/q_reg_n_0_[6]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  U1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    U1/q_reg[4]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 U1/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.674%)  route 0.157ns (38.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.565     1.484    U1/mclk
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U1/q_reg[18]/Q
                         net (fo=6, routed)           0.157     1.782    U1/out[1]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    U1/q_reg[16]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.835     2.000    U1/mclk
    SLICE_X52Y98         FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     1.589    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.256ns (61.530%)  route 0.160ns (38.470%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.160     1.784    U1/q_reg_n_0_[0]
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.829    U1/q[0]_i_2_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  U1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    U1/q_reg[0]_i_1_n_7
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U1/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.565     1.484    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U1/q_reg[13]/Q
                         net (fo=1, routed)           0.172     1.798    U1/q_reg_n_0_[13]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.908 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.908    U1/q_reg[12]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.835     2.000    U1/mclk
    SLICE_X52Y97         FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[5]/Q
                         net (fo=1, routed)           0.172     1.797    U1/q_reg_n_0_[5]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.907 r  U1/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.907    U1/q_reg[4]_i_1_n_6
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[5]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    U1/q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    U1/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    U1/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    U1/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    U1/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    U1/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    U1/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    U1/q_reg[13]/C



