<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>xlnoc_nps4_1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>SNPP_NORTH0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN0_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN0_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN0_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN0_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SNPP_NORTH0.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SNPP_NORTH0.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SNPP_NORTH0" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_SNPP_NORTH0_PORT_EN&apos;)) = &quot;TRUE&quot; )">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MNPP_NORTH0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT0_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT0_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT0_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT0_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MNPP_NORTH0.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MNPP_NORTH0.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.MNPP_NORTH0" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_MNPP_NORTH0_PORT_EN&apos;)) = &quot;TRUE&quot; )">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SNPP_NORTH1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN1_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN1_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN1_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN1_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SNPP_NORTH1.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SNPP_NORTH1.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SNPP_NORTH1" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_SNPP_NORTH1_PORT_EN&apos;)) = &quot;TRUE&quot; )">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MNPP_NORTH1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT1_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT1_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT1_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT1_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MNPP_NORTH1.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MNPP_NORTH1.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.MNPP_NORTH1" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_MNPP_NORTH1_PORT_EN&apos;)) = &quot;TRUE&quot; )">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SNPP_NORTH2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN2_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN2_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN2_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN2_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SNPP_NORTH2.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SNPP_NORTH2.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SNPP_NORTH2" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_SNPP_NORTH2_PORT_EN&apos;)) = &quot;TRUE&quot; )">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MNPP_NORTH2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT2_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT2_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT2_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT2_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MNPP_NORTH2.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MNPP_NORTH2.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.MNPP_NORTH2" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_MNPP_NORTH2_PORT_EN&apos;)) = &quot;TRUE&quot; )">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SNPP_NORTH3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN3_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN3_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN3_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_IN3_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SNPP_NORTH3.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SNPP_NORTH3.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SNPP_NORTH3" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_SNPP_NORTH3_PORT_EN&apos;)) = &quot;TRUE&quot; )">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MNPP_NORTH3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT3_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT3_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT3_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_OUT3_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MNPP_NORTH3.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CAN_DEBUG</spirit:name>
          <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MNPP_NORTH3.CAN_DEBUG">false</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.MNPP_NORTH3" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_MNPP_NORTH3_PORT_EN&apos;)) = &quot;TRUE&quot; )">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SNPP_SOUTH0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN0_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN0_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN0_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PDEST_ID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN0_NOC_PDEST_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN0_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SNPP_SOUTH0.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SNPP_SOUTH0" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_SNPP_SOUTH0_PORT_EN&apos;)) = &quot;TRUE&quot; )">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MNPP_SOUTH0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT0_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT0_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT0_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PDEST_ID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT0_NOC_PDEST_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT0_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MNPP_SOUTH0.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.MNPP_SOUTH0" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_MNPP_SOUTH0_PORT_EN&apos;)) = &quot;TRUE&quot; )">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SNPP_SOUTH1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN1_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN1_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN1_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PDEST_ID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN1_NOC_PDEST_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN1_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SNPP_SOUTH1.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SNPP_SOUTH1" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_SNPP_SOUTH1_PORT_EN&apos;)) = &quot;TRUE&quot; )">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MNPP_SOUTH1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT1_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT1_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT1_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PDEST_ID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT1_NOC_PDEST_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT1_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MNPP_SOUTH1.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.MNPP_SOUTH1" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_MNPP_SOUTH1_PORT_EN&apos;)) = &quot;TRUE&quot; )">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SNPP_SOUTH2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN2_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN2_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN2_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PDEST_ID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN2_NOC_PDEST_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN2_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SNPP_SOUTH2.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SNPP_SOUTH2" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_SNPP_SOUTH2_PORT_EN&apos;)) = &quot;TRUE&quot; )">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MNPP_SOUTH2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT2_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT2_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT2_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PDEST_ID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT2_NOC_PDEST_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT2_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MNPP_SOUTH2.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.MNPP_SOUTH2" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_MNPP_SOUTH2_PORT_EN&apos;)) = &quot;TRUE&quot; )">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SNPP_SOUTH3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN3_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN3_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN3_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PDEST_ID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN3_NOC_PDEST_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESP_HBM_IN3_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SNPP_SOUTH3.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SNPP_SOUTH3" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_SNPP_SOUTH3_PORT_EN&apos;)) = &quot;TRUE&quot; )">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MNPP_SOUTH3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="npp_hbm_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RDY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT3_NOC_CREDIT_RDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CREDIT_RETURN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT3_NOC_CREDIT_RETURN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FLIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT3_NOC_FLIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PDEST_ID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT3_NOC_PDEST_ID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REQ_HBM_OUT3_NOC_VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MNPP_SOUTH3.IN_SYNTHESIS_HDL">NO</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.MNPP_SOUTH3" xilinx:dependency="( spirit:decode(id(&apos;PARAM_VALUE.USER_MNPP_SOUTH3_PORT_EN&apos;)) = &quot;TRUE&quot; )">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_blockmodel</spirit:name>
        <spirit:displayName>Block Model files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block_model</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b84bcb84</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>noc_nps4_v1_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon May 05 12:00:47 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e5289d7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>xlnoc_nps4_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon May 05 12:00:47 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e5289d7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>REQ_IN0_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_IN0_NOC_CREDIT_RETURN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN1_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_IN1_NOC_CREDIT_RETURN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN2_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN3_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT0_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT0_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT0_NOC_PDEST_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT0_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT1_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT1_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT1_NOC_PDEST_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT1_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT2_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT2_NOC_CREDIT_RDY">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT2_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT2_NOC_FLIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT2_NOC_PDEST_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT2_NOC_PDEST_ID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT2_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT2_NOC_VALID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT3_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT3_NOC_CREDIT_RDY">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT3_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT3_NOC_FLIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT3_NOC_PDEST_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT3_NOC_PDEST_ID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT3_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT3_NOC_VALID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN0_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN1_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN2_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN2_NOC_CREDIT_RETURN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN3_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN3_NOC_CREDIT_RETURN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT0_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_OUT0_NOC_CREDIT_RDY">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT0_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_OUT0_NOC_FLIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT0_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_OUT0_NOC_VALID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT1_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_OUT1_NOC_CREDIT_RDY">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT1_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_OUT1_NOC_FLIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT1_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_OUT1_NOC_VALID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT2_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT2_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT2_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT3_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT3_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT3_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN0_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_IN0_NOC_CREDIT_RDY">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN0_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_IN0_NOC_FLIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN0_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_IN0_NOC_VALID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN1_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_IN1_NOC_CREDIT_RDY">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN1_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_IN1_NOC_FLIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN1_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_IN1_NOC_VALID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN2_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN2_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN2_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN3_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN3_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_IN3_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT0_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT1_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT2_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT2_NOC_CREDIT_RETURN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>REQ_HBM_OUT3_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.REQ_HBM_OUT3_NOC_CREDIT_RETURN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN0_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN0_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN0_NOC_PDEST_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN0_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN1_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN1_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN1_NOC_PDEST_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN1_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN2_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN2_NOC_CREDIT_RDY">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN2_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN2_NOC_FLIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN2_NOC_PDEST_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN2_NOC_PDEST_ID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN2_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN2_NOC_VALID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN3_NOC_CREDIT_RDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN3_NOC_CREDIT_RDY">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN3_NOC_FLIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">181</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN3_NOC_FLIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN3_NOC_PDEST_ID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN3_NOC_PDEST_ID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_HBM_IN3_NOC_VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_HBM_IN3_NOC_VALID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT0_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_OUT0_NOC_CREDIT_RETURN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT1_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.RESP_OUT1_NOC_CREDIT_RETURN">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT2_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESP_OUT3_NOC_CREDIT_RETURN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>REG_DST_ID_P0</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_DST_ID_P0" spirit:bitStringLength="12">0x000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_DST_ID_P1</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_DST_ID_P1" spirit:bitStringLength="12">0x001</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_DST_ID_P2</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_DST_ID_P2" spirit:bitStringLength="12">0x002</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_DST_ID_P3</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_DST_ID_P3" spirit:bitStringLength="12">0x003</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P0_P0_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P0_P0_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P0_P1_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P0_P1_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P0_P2_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P0_P2_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P0_P3_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P0_P3_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P1_P0_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P1_P0_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P1_P1_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P1_P1_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P1_P2_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P1_P2_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P1_P3_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P1_P3_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P2_P0_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P2_P0_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P2_P1_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P2_P1_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P2_P2_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P2_P2_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P2_P3_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P2_P3_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P3_P0_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P3_P0_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P3_P1_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P3_P1_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P3_P2_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P3_P2_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_HBM2NOC_P3_P3_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_HBM2NOC_P3_P3_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P0_P0_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P0_P0_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P0_P1_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P0_P1_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P0_P2_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P0_P2_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P0_P3_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P0_P3_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P1_P0_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P1_P0_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P1_P1_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P1_P1_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P1_P2_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P1_P2_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P1_P3_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P1_P3_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P2_P0_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P2_P0_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P2_P1_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P2_P1_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P2_P2_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P2_P2_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P2_P3_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P2_P3_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P3_P0_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P3_P0_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P3_P1_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P3_P1_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P3_P2_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P3_P2_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC2HBM_P3_P3_VCA_TOKEN</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC2HBM_P3_P3_VCA_TOKEN" spirit:bitStringLength="32">0x10101010</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>REG_NOC_CTL</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.REG_NOC_CTL" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_d10f4555</spirit:name>
      <spirit:enumeration>FALSE</spirit:enumeration>
      <spirit:enumeration>TRUE</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ip_top/xlnoc_nps4_1_0_nps4.sv</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a0b0/hdl/bfm/nps4_macros.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>noc_nps4_v1_0_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a0b0/hdl/bfm/nps4_noc_define.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:logicalName>noc_nps4_v1_0_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a0b0/hdl/noc_nps4_v1_0_vl_rfs.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>noc_nps4_v1_0_0</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ip_top/xlnoc_nps4_1_0.sv</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>NoC Packet Switch(NPS4) Unit for Versal HBM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>USER_MNPP_NORTH0_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_NORTH0_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="2">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_NORTH0_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_NORTH0_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="3">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_NORTH1_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_NORTH1_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="4">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_NORTH1_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_NORTH1_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="5">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_NORTH2_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_NORTH2_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="6">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_NORTH2_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_NORTH2_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="7">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_NORTH3_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_NORTH3_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="8">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_NORTH3_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_NORTH3_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="9">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_NORTH4_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_NORTH4_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="10">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_NORTH4_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_NORTH4_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="11">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_NORTH5_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_NORTH5_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="12">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_NORTH5_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_NORTH5_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="13">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_NORTH6_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_NORTH6_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="14">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_NORTH6_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_NORTH6_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="15">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_NORTH7_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_NORTH7_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="16">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_NORTH7_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_NORTH7_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="17">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_SOUTH0_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_SOUTH0_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="18">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_SOUTH0_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_SOUTH0_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="19">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_SOUTH1_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_SOUTH1_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="20">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_SOUTH1_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_SOUTH1_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="21">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_SOUTH2_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_SOUTH2_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="22">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_SOUTH2_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_SOUTH2_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="23">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_SOUTH3_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_SOUTH3_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="24">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_SOUTH3_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_SOUTH3_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="25">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_SOUTH4_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_SOUTH4_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="26">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_SOUTH4_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_SOUTH4_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="27">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_SOUTH5_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_SOUTH5_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="28">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_SOUTH5_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_SOUTH5_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="29">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_SOUTH6_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_SOUTH6_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="30">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_SOUTH6_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_SOUTH6_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="31">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_MNPP_SOUTH7_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_MNPP_SOUTH7_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="32">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_SNPP_SOUTH7_PORT_EN</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.USER_SNPP_SOUTH7_PORT_EN" spirit:choiceRef="choice_list_d10f4555" spirit:order="33">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IN_SYNTHESIS_HDL</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.IN_SYNTHESIS_HDL" spirit:order="34">NO</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_DST_ID_P0</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_DST_ID_P0" spirit:order="35" spirit:bitStringLength="12">0x140</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_DST_ID_P1</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_DST_ID_P1" spirit:order="36" spirit:bitStringLength="12">0x1C0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_DST_ID_P2</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_DST_ID_P2" spirit:order="37" spirit:bitStringLength="12">0x001</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_DST_ID_P3</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_DST_ID_P3" spirit:order="38" spirit:bitStringLength="12">0x001</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P0_P0_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P0_P0_VCA_TOKEN" spirit:order="39" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P0_P1_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P0_P1_VCA_TOKEN" spirit:order="40" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P0_P2_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P0_P2_VCA_TOKEN" spirit:order="41" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P0_P3_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P0_P3_VCA_TOKEN" spirit:order="42" spirit:bitStringLength="32">0x20ff1010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P1_P0_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P1_P0_VCA_TOKEN" spirit:order="43" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P1_P1_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P1_P1_VCA_TOKEN" spirit:order="44" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P1_P2_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P1_P2_VCA_TOKEN" spirit:order="45" spirit:bitStringLength="32">0x20ff1010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P1_P3_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P1_P3_VCA_TOKEN" spirit:order="46" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P2_P0_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P2_P0_VCA_TOKEN" spirit:order="47" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P2_P1_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P2_P1_VCA_TOKEN" spirit:order="48" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P2_P2_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P2_P2_VCA_TOKEN" spirit:order="49" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P2_P3_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P2_P3_VCA_TOKEN" spirit:order="50" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P3_P0_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P3_P0_VCA_TOKEN" spirit:order="51" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P3_P1_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P3_P1_VCA_TOKEN" spirit:order="52" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P3_P2_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P3_P2_VCA_TOKEN" spirit:order="53" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_HBM2NOC_P3_P3_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_HBM2NOC_P3_P3_VCA_TOKEN" spirit:order="54" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P0_P0_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P0_P0_VCA_TOKEN" spirit:order="55" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P0_P1_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P0_P1_VCA_TOKEN" spirit:order="56" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P0_P2_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P0_P2_VCA_TOKEN" spirit:order="57" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P0_P3_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P0_P3_VCA_TOKEN" spirit:order="58" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P1_P0_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P1_P0_VCA_TOKEN" spirit:order="59" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P1_P1_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P1_P1_VCA_TOKEN" spirit:order="60" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P1_P2_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P1_P2_VCA_TOKEN" spirit:order="61" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P1_P3_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P1_P3_VCA_TOKEN" spirit:order="62" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P2_P0_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P2_P0_VCA_TOKEN" spirit:order="63" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P2_P1_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P2_P1_VCA_TOKEN" spirit:order="64" spirit:bitStringLength="32">0xff1c1010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P2_P2_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P2_P2_VCA_TOKEN" spirit:order="65" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P2_P3_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P2_P3_VCA_TOKEN" spirit:order="66" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P3_P0_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P3_P0_VCA_TOKEN" spirit:order="67" spirit:bitStringLength="32">0xff1c1010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P3_P1_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P3_P1_VCA_TOKEN" spirit:order="68" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P3_P2_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P3_P2_VCA_TOKEN" spirit:order="69" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC2HBM_P3_P3_VCA_TOKEN</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC2HBM_P3_P3_VCA_TOKEN" spirit:order="70" spirit:bitStringLength="32">0x10101010</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_REG_NOC_CTL</spirit:name>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_REG_NOC_CTL" spirit:order="71" spirit:bitStringLength="1">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NOC_FREQ</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NOC_FREQ" spirit:order="72">1000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">xlnoc_nps4_1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>NoC Packet Switch HBM(NPS4)</xilinx:displayName>
      <xilinx:coreRevision>0</xilinx:coreRevision>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_NORTH0.CAN_DEBUG" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_NORTH0.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_NORTH1.CAN_DEBUG" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_NORTH1.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_NORTH2.CAN_DEBUG" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_NORTH2.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_NORTH3.CAN_DEBUG" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_NORTH3.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_SOUTH0.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_SOUTH1.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_SOUTH2.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MNPP_SOUTH3.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_NORTH0.CAN_DEBUG" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_NORTH0.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_NORTH1.CAN_DEBUG" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_NORTH1.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_NORTH2.CAN_DEBUG" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_NORTH2.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_NORTH3.CAN_DEBUG" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_NORTH3.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_SOUTH0.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_SOUTH1.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_SOUTH2.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.SNPP_SOUTH3.IN_SYNTHESIS_HDL" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_MNPP_NORTH0_PORT_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_MNPP_NORTH1_PORT_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_MNPP_SOUTH2_PORT_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_MNPP_SOUTH3_PORT_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_SNPP_NORTH0_PORT_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_SNPP_NORTH1_PORT_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_SNPP_SOUTH2_PORT_EN" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.USER_SNPP_SOUTH3_PORT_EN" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2024.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5417d31c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8276df22"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="686018a6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a6944f6d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c34ba2c7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
