// Seed: 2398747715
module module_0 (
    id_1
);
  inout tri1 id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    inout uwire id_2,
    input wor id_3
);
  genvar id_5;
  assign id_5 = 1'b0 ^ ~1;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_1 = 0;
  logic id_6;
endmodule
module module_2 #(
    parameter id_0 = 32'd88,
    parameter id_1 = 32'd10,
    parameter id_2 = 32'd93,
    parameter id_3 = 32'd77,
    parameter id_9 = 32'd90
) (
    output tri1 _id_0,
    output supply0 _id_1,
    output tri _id_2,
    input uwire _id_3
    , id_11,
    output tri1 id_4[id_3 : id_3  <  id_9  #  (
        .  id_0(  1  ),
        .  id_1(  id_3  )
)  ==  id_2],
    input tri0 id_5,
    input supply0 id_6#(
        .id_12(1),
        .id_13(1),
        .id_14(1),
        .id_15(1)
    ),
    input tri id_7,
    input wand id_8,
    input tri1 _id_9[-1 : -1]
);
  logic [7:0] id_16 = id_16, id_17 = id_5;
  wire id_18 = id_16[1][1];
  module_0 modCall_1 (id_11);
  assign modCall_1.id_1 = 0;
endmodule
