# Reading pref.tcl
# do instruction_sequencer_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/d_ff.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:59:01 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/d_ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff
# -- Compiling architecture rtl of d_ff
# End time: 10:59:01 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/instruction_sequencer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:59:02 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/instruction_sequencer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instruction_sequencer
# -- Compiling architecture bdf_type of instruction_sequencer
# End time: 10:59:02 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:59:06 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 10:59:06 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 10:59:06 on Nov 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(gate_level)
# Loading work.instruction_sequencer(bdf_type)
# Loading work.d_ff(rtl)
# ** Note: T0 correct for  opcode = 000
#    Time: 3 ns  Iteration: 0  Instance: /testbench
# ** Note: T1 correct for  opcode = 000
#    Time: 100 ns  Iteration: 1  Instance: /testbench
# ** Note: T2 correct for  opcode = 000
#    Time: 200 ns  Iteration: 1  Instance: /testbench
# ** Note: T3 correct for  opcode = 000
#    Time: 300 ns  Iteration: 1  Instance: /testbench
# ** Note: T4 correct for  opcode = 000
#    Time: 400 ns  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 000
#    Time: 500 ns  Iteration: 1  Instance: /testbench
# ** Note: T6 correct for  opcode = 000
#    Time: 600 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 000
#    Time: 700 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 000
#    Time: 800 ns  Iteration: 1  Instance: /testbench
# ** Note: T0 correct for  opcode = 001
#    Time: 803 ns  Iteration: 0  Instance: /testbench
# ** Note: T1 correct for  opcode = 001
#    Time: 900 ns  Iteration: 1  Instance: /testbench
# ** Note: T2 correct for  opcode = 001
#    Time: 1 us  Iteration: 1  Instance: /testbench
# ** Note: T3 correct for  opcode = 001
#    Time: 1100 ns  Iteration: 1  Instance: /testbench
# ** Note: T4 correct for  opcode = 001
#    Time: 1200 ns  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 001
#    Time: 1300 ns  Iteration: 1  Instance: /testbench
# ** Note: T6 correct for  opcode = 001
#    Time: 1400 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 001
#    Time: 1500 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 001
#    Time: 1600 ns  Iteration: 1  Instance: /testbench
# ** Note: T0 correct for  opcode = 010
#    Time: 1603 ns  Iteration: 0  Instance: /testbench
# ** Note: T1 correct for  opcode = 010
#    Time: 1700 ns  Iteration: 1  Instance: /testbench
# ** Note: T2 correct for  opcode = 010
#    Time: 1800 ns  Iteration: 1  Instance: /testbench
# ** Note: T3 correct for  opcode = 010
#    Time: 1900 ns  Iteration: 1  Instance: /testbench
# ** Note: T4 correct for  opcode = 010
#    Time: 2 us  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 010
#    Time: 2100 ns  Iteration: 1  Instance: /testbench
# ** Note: T6 correct for  opcode = 010
#    Time: 2200 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 010
#    Time: 2300 ns  Iteration: 1  Instance: /testbench
# ** Note: T0 correct for  opcode = 011
#    Time: 2303 ns  Iteration: 0  Instance: /testbench
# ** Note: T1 correct for  opcode = 011
#    Time: 2400 ns  Iteration: 1  Instance: /testbench
# ** Note: T2 correct for  opcode = 011
#    Time: 2500 ns  Iteration: 1  Instance: /testbench
# ** Note: T3 correct for  opcode = 011
#    Time: 2600 ns  Iteration: 1  Instance: /testbench
# ** Note: T4 correct for  opcode = 011
#    Time: 2700 ns  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 011
#    Time: 2800 ns  Iteration: 1  Instance: /testbench
# ** Note: T6 correct for  opcode = 011
#    Time: 2900 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 011
#    Time: 3 us  Iteration: 1  Instance: /testbench
# ** Note: T0 correct for  opcode = 100
#    Time: 3003 ns  Iteration: 0  Instance: /testbench
# ** Note: T1 correct for  opcode = 100
#    Time: 3100 ns  Iteration: 1  Instance: /testbench
# ** Note: T2 correct for  opcode = 100
#    Time: 3200 ns  Iteration: 1  Instance: /testbench
# ** Note: T3 correct for  opcode = 100
#    Time: 3300 ns  Iteration: 1  Instance: /testbench
# ** Note: T4 correct for  opcode = 100
#    Time: 3400 ns  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 100
#    Time: 3500 ns  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 100
#    Time: 3600 ns  Iteration: 1  Instance: /testbench
# ** Note: T6 correct for  opcode = 100
#    Time: 3700 ns  Iteration: 1  Instance: /testbench
# ** Note: T0 correct for  opcode = 101
#    Time: 3703 ns  Iteration: 0  Instance: /testbench
# ** Note: T1 correct for  opcode = 101
#    Time: 3800 ns  Iteration: 1  Instance: /testbench
# ** Note: T2 correct for  opcode = 101
#    Time: 3900 ns  Iteration: 1  Instance: /testbench
# ** Note: T3 correct for  opcode = 101
#    Time: 4 us  Iteration: 1  Instance: /testbench
# ** Note: T4 correct for  opcode = 101
#    Time: 4100 ns  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 101
#    Time: 4200 ns  Iteration: 1  Instance: /testbench
# ** Note: T6 correct for  opcode = 101
#    Time: 4300 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 101
#    Time: 4400 ns  Iteration: 1  Instance: /testbench
# ** Note: T0 correct for  opcode = 110
#    Time: 4403 ns  Iteration: 0  Instance: /testbench
# ** Note: T1 correct for  opcode = 110
#    Time: 4500 ns  Iteration: 1  Instance: /testbench
# ** Note: T2 correct for  opcode = 110
#    Time: 4600 ns  Iteration: 1  Instance: /testbench
# ** Note: T3 correct for  opcode = 110
#    Time: 4700 ns  Iteration: 1  Instance: /testbench
# ** Note: T4 correct for  opcode = 110
#    Time: 4800 ns  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 110
#    Time: 4900 ns  Iteration: 1  Instance: /testbench
# ** Note: T6 correct for  opcode = 110
#    Time: 5 us  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 110
#    Time: 5100 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 110
#    Time: 5200 ns  Iteration: 1  Instance: /testbench
# ** Note: T0 correct for  opcode = 111
#    Time: 5203 ns  Iteration: 0  Instance: /testbench
# ** Note: T1 correct for  opcode = 111
#    Time: 5300 ns  Iteration: 1  Instance: /testbench
# ** Note: T2 correct for  opcode = 111
#    Time: 5400 ns  Iteration: 1  Instance: /testbench
# ** Note: T3 correct for  opcode = 111
#    Time: 5500 ns  Iteration: 1  Instance: /testbench
# ** Note: T4 correct for  opcode = 111
#    Time: 5600 ns  Iteration: 1  Instance: /testbench
# ** Note: T5 correct for  opcode = 111
#    Time: 5700 ns  Iteration: 1  Instance: /testbench
# ** Note: T6 correct for  opcode = 111
#    Time: 5800 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 111
#    Time: 5900 ns  Iteration: 1  Instance: /testbench
# ** Note: T7 correct for  opcode = 111
#    Time: 6 us  Iteration: 1  Instance: /testbench
run -over
# End time: 11:07:57 on Nov 11,2022, Elapsed time: 0:08:51
# Errors: 0, Warnings: 0
