<stg><name>DebayerG</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:1 %p_0_0_038836808_lcssa6865 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_038836808_lcssa6865"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %p_0_0_03883_167406813_lcssa6867 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_167406813_lcssa6867"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32">
<![CDATA[
entry:3 %p_0_0_03883_267446816_lcssa6869 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_267446816_lcssa6869"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %p_0_0_03883_16819_lcssa6871 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_16819_lcssa6871"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="32">
<![CDATA[
entry:5 %p_0_0_03883_1_16824_lcssa6873 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_1_16824_lcssa6873"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32">
<![CDATA[
entry:6 %p_0_0_03883_1_26827_lcssa6875 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_1_26827_lcssa6875"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32">
<![CDATA[
entry:7 %p_0_0_03883_26830_lcssa6877 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_26830_lcssa6877"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
entry:8 %p_0_0_03883_2_16835_lcssa6879 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_2_16835_lcssa6879"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
entry:9 %p_0_0_03883_2_26838_lcssa6881 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_2_26838_lcssa6881"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32">
<![CDATA[
entry:10 %p_0_0_03883_36841_lcssa6883 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_36841_lcssa6883"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32">
<![CDATA[
entry:11 %p_0_0_03883_3_16846_lcssa6885 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_3_16846_lcssa6885"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32">
<![CDATA[
entry:12 %p_0_0_03883_3_26849_lcssa6887 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_3_26849_lcssa6887"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32">
<![CDATA[
entry:13 %p_0_0_03883_46852_lcssa6889 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_46852_lcssa6889"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32">
<![CDATA[
entry:14 %p_0_0_03883_4_16857_lcssa6891 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_4_16857_lcssa6891"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32">
<![CDATA[
entry:15 %p_0_0_03883_4_26860_lcssa6893 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03883_4_26860_lcssa6893"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32">
<![CDATA[
entry:16 %p_lcssa69937010 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa69937010"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32">
<![CDATA[
entry:17 %p_lcssa69947012 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa69947012"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32">
<![CDATA[
entry:18 %p_lcssa69957014 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa69957014"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32">
<![CDATA[
entry:19 %p_lcssa69967016 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa69967016"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32">
<![CDATA[
entry:20 %p_0_0_03875_46989_lcssa69987018 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_03875_46989_lcssa69987018"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %width_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %height_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:25 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %bayerPhase_c9, i16 %p_read_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgG, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgBayer, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="64">
<![CDATA[
entry:30 %linebuf_yuv_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_yuv_val_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="64">
<![CDATA[
entry:31 %linebuf_yuv_val_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_yuv_val_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="64">
<![CDATA[
entry:32 %linebuf_yuv_val_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_yuv_val_V_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="64">
<![CDATA[
entry:33 %linebuf_yuv_val_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_yuv_val_V_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="16">
<![CDATA[
entry:34 %zext_ln229 = zext i16 %height_read

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:35 %loopHeight = add i17 %zext_ln229, i17 2

]]></Node>
<StgValue><ssdm name="loopHeight"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="16">
<![CDATA[
entry:36 %zext_ln238 = zext i16 %width_read

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="16">
<![CDATA[
entry:37 %x_phase = trunc i16 %p_read_1

]]></Node>
<StgValue><ssdm name="x_phase"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %trunc_ln248_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_1, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln248_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:39 %add_ln270 = add i17 %zext_ln238, i17 2

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:40 %store_ln270 = store i17 0, i17 %y

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
entry:41 %br_ln270 = br void %VITIS_LOOP_273_4

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
VITIS_LOOP_273_4:0 %y_7 = load i17 %y

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_273_4:1 %icmp_ln270 = icmp_eq  i17 %y_7, i17 %loopHeight

]]></Node>
<StgValue><ssdm name="icmp_ln270"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_273_4:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 65537, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_273_4:3 %y_8 = add i17 %y_7, i17 1

]]></Node>
<StgValue><ssdm name="y_8"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_273_4:4 %br_ln270 = br i1 %icmp_ln270, void %VITIS_LOOP_273_4.split, void %for.end784

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:0 %p_0_0_038836808_lcssa6865_load = load i10 %p_0_0_038836808_lcssa6865

]]></Node>
<StgValue><ssdm name="p_0_0_038836808_lcssa6865_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:1 %p_0_0_03883_167406813_lcssa6867_load = load i10 %p_0_0_03883_167406813_lcssa6867

]]></Node>
<StgValue><ssdm name="p_0_0_03883_167406813_lcssa6867_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:2 %p_0_0_03883_267446816_lcssa6869_load = load i10 %p_0_0_03883_267446816_lcssa6869

]]></Node>
<StgValue><ssdm name="p_0_0_03883_267446816_lcssa6869_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:3 %p_0_0_03883_16819_lcssa6871_load = load i10 %p_0_0_03883_16819_lcssa6871

]]></Node>
<StgValue><ssdm name="p_0_0_03883_16819_lcssa6871_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:4 %p_0_0_03883_1_16824_lcssa6873_load = load i10 %p_0_0_03883_1_16824_lcssa6873

]]></Node>
<StgValue><ssdm name="p_0_0_03883_1_16824_lcssa6873_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:5 %p_0_0_03883_1_26827_lcssa6875_load = load i10 %p_0_0_03883_1_26827_lcssa6875

]]></Node>
<StgValue><ssdm name="p_0_0_03883_1_26827_lcssa6875_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:6 %p_0_0_03883_26830_lcssa6877_load = load i10 %p_0_0_03883_26830_lcssa6877

]]></Node>
<StgValue><ssdm name="p_0_0_03883_26830_lcssa6877_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:7 %p_0_0_03883_2_16835_lcssa6879_load = load i10 %p_0_0_03883_2_16835_lcssa6879

]]></Node>
<StgValue><ssdm name="p_0_0_03883_2_16835_lcssa6879_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:8 %p_0_0_03883_2_26838_lcssa6881_load = load i10 %p_0_0_03883_2_26838_lcssa6881

]]></Node>
<StgValue><ssdm name="p_0_0_03883_2_26838_lcssa6881_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:9 %p_0_0_03883_36841_lcssa6883_load = load i10 %p_0_0_03883_36841_lcssa6883

]]></Node>
<StgValue><ssdm name="p_0_0_03883_36841_lcssa6883_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:10 %p_0_0_03883_3_16846_lcssa6885_load = load i10 %p_0_0_03883_3_16846_lcssa6885

]]></Node>
<StgValue><ssdm name="p_0_0_03883_3_16846_lcssa6885_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:11 %p_0_0_03883_3_26849_lcssa6887_load = load i10 %p_0_0_03883_3_26849_lcssa6887

]]></Node>
<StgValue><ssdm name="p_0_0_03883_3_26849_lcssa6887_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:12 %p_0_0_03883_46852_lcssa6889_load = load i10 %p_0_0_03883_46852_lcssa6889

]]></Node>
<StgValue><ssdm name="p_0_0_03883_46852_lcssa6889_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:13 %p_0_0_03883_4_16857_lcssa6891_load = load i10 %p_0_0_03883_4_16857_lcssa6891

]]></Node>
<StgValue><ssdm name="p_0_0_03883_4_16857_lcssa6891_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:14 %p_0_0_03883_4_26860_lcssa6893_load = load i10 %p_0_0_03883_4_26860_lcssa6893

]]></Node>
<StgValue><ssdm name="p_0_0_03883_4_26860_lcssa6893_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:15 %p_lcssa69937010_load = load i10 %p_lcssa69937010

]]></Node>
<StgValue><ssdm name="p_lcssa69937010_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:16 %p_lcssa69947012_load = load i10 %p_lcssa69947012

]]></Node>
<StgValue><ssdm name="p_lcssa69947012_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:17 %p_lcssa69957014_load = load i10 %p_lcssa69957014

]]></Node>
<StgValue><ssdm name="p_lcssa69957014_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:18 %p_lcssa69967016_load = load i10 %p_lcssa69967016

]]></Node>
<StgValue><ssdm name="p_lcssa69967016_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_273_4.split:19 %p_0_0_03875_46989_lcssa69987018_load = load i10 %p_0_0_03875_46989_lcssa69987018

]]></Node>
<StgValue><ssdm name="p_0_0_03875_46989_lcssa69987018_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_273_4.split:26 %cmp84 = icmp_ult  i17 %y_7, i17 %zext_ln229

]]></Node>
<StgValue><ssdm name="cmp84"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_273_4.split:28 %empty_133 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_273_4.split:30 %store_ln270 = store i17 %y_8, i17 %y

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
for.end784:0 %ret_ln546 = ret

]]></Node>
<StgValue><ssdm name="ret_ln546"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="17">
<![CDATA[
VITIS_LOOP_273_4.split:21 %empty_132 = trunc i17 %y_7

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_273_4.split:22 %out_y = add i17 %y_7, i17 131070

]]></Node>
<StgValue><ssdm name="out_y"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="1">
<![CDATA[
VITIS_LOOP_273_4.split:23 %and261_cast = zext i1 %empty_132

]]></Node>
<StgValue><ssdm name="and261_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_273_4.split:24 %xor = xor i15 %trunc_ln248_1, i15 %and261_cast

]]></Node>
<StgValue><ssdm name="xor"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_273_4.split:25 %cmp724 = icmp_eq  i15 %and261_cast, i15 %trunc_ln248_1

]]></Node>
<StgValue><ssdm name="cmp724"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_273_4.split:27 %cmp170 = icmp_ne  i17 %y_7, i17 0

]]></Node>
<StgValue><ssdm name="cmp170"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="10" op_21_bw="17" op_22_bw="1" op_23_bw="15" op_24_bw="1" op_25_bw="17" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="16" op_31_bw="1" op_32_bw="1" op_33_bw="10" op_34_bw="30" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="10" op_41_bw="10" op_42_bw="10" op_43_bw="10" op_44_bw="10" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="10" op_52_bw="10" op_53_bw="10" op_54_bw="10" op_55_bw="10" op_56_bw="18" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
VITIS_LOOP_273_4.split:29 %call_ln270 = call void @DebayerG_Pipeline_VITIS_LOOP_273_4, i10 %p_0_0_03875_46989_lcssa69987018_load, i10 %p_lcssa69967016_load, i10 %p_lcssa69957014_load, i10 %p_lcssa69947012_load, i10 %p_lcssa69937010_load, i10 %p_0_0_03883_4_26860_lcssa6893_load, i10 %p_0_0_03883_4_16857_lcssa6891_load, i10 %p_0_0_03883_46852_lcssa6889_load, i10 %p_0_0_03883_3_26849_lcssa6887_load, i10 %p_0_0_03883_3_16846_lcssa6885_load, i10 %p_0_0_03883_36841_lcssa6883_load, i10 %p_0_0_03883_2_26838_lcssa6881_load, i10 %p_0_0_03883_2_16835_lcssa6879_load, i10 %p_0_0_03883_26830_lcssa6877_load, i10 %p_0_0_03883_1_26827_lcssa6875_load, i10 %p_0_0_03883_1_16824_lcssa6873_load, i10 %p_0_0_03883_16819_lcssa6871_load, i10 %p_0_0_03883_267446816_lcssa6869_load, i10 %p_0_0_03883_167406813_lcssa6867_load, i10 %p_0_0_038836808_lcssa6865_load, i17 %add_ln270, i1 %x_phase, i15 %xor, i1 %cmp724, i17 %out_y, i10 %linebuf_yuv_val_V_3, i10 %linebuf_yuv_val_V_2, i10 %linebuf_yuv_val_V_1, i10 %linebuf_yuv_val_V, i16 %width_read, i1 %cmp170, i1 %cmp84, i10 %imgBayer, i30 %imgG, i10 %p_0_0_03875_46989_lcssa69987018, i10 %p_lcssa69967016, i10 %p_lcssa69957014, i10 %p_lcssa69947012, i10 %p_lcssa69937010, i10 %p_0_0_03883_4_26860_lcssa6893, i10 %p_0_0_03883_4_16857_lcssa6891, i10 %p_0_0_03883_46852_lcssa6889, i10 %p_0_0_03883_3_26849_lcssa6887, i10 %p_0_0_03883_3_16846_lcssa6885, i10 %p_0_0_03883_36841_lcssa6883, i10 %p_0_0_03883_2_26838_lcssa6881, i10 %p_0_0_03883_2_16835_lcssa6879, i10 %p_0_0_03883_26830_lcssa6877, i10 %p_0_0_03883_1_26827_lcssa6875, i10 %p_0_0_03883_1_16824_lcssa6873, i10 %p_0_0_03883_16819_lcssa6871, i10 %p_0_0_03883_267446816_lcssa6869, i10 %p_0_0_03883_167406813_lcssa6867, i10 %p_0_0_038836808_lcssa6865, i10 %DIV1_TABLE, i18 %DIV2_TABLE

]]></Node>
<StgValue><ssdm name="call_ln270"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_273_4.split:20 %specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln237"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="10" op_20_bw="10" op_21_bw="17" op_22_bw="1" op_23_bw="15" op_24_bw="1" op_25_bw="17" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="16" op_31_bw="1" op_32_bw="1" op_33_bw="10" op_34_bw="30" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="10" op_41_bw="10" op_42_bw="10" op_43_bw="10" op_44_bw="10" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="10" op_52_bw="10" op_53_bw="10" op_54_bw="10" op_55_bw="10" op_56_bw="18" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0">
<![CDATA[
VITIS_LOOP_273_4.split:29 %call_ln270 = call void @DebayerG_Pipeline_VITIS_LOOP_273_4, i10 %p_0_0_03875_46989_lcssa69987018_load, i10 %p_lcssa69967016_load, i10 %p_lcssa69957014_load, i10 %p_lcssa69947012_load, i10 %p_lcssa69937010_load, i10 %p_0_0_03883_4_26860_lcssa6893_load, i10 %p_0_0_03883_4_16857_lcssa6891_load, i10 %p_0_0_03883_46852_lcssa6889_load, i10 %p_0_0_03883_3_26849_lcssa6887_load, i10 %p_0_0_03883_3_16846_lcssa6885_load, i10 %p_0_0_03883_36841_lcssa6883_load, i10 %p_0_0_03883_2_26838_lcssa6881_load, i10 %p_0_0_03883_2_16835_lcssa6879_load, i10 %p_0_0_03883_26830_lcssa6877_load, i10 %p_0_0_03883_1_26827_lcssa6875_load, i10 %p_0_0_03883_1_16824_lcssa6873_load, i10 %p_0_0_03883_16819_lcssa6871_load, i10 %p_0_0_03883_267446816_lcssa6869_load, i10 %p_0_0_03883_167406813_lcssa6867_load, i10 %p_0_0_038836808_lcssa6865_load, i17 %add_ln270, i1 %x_phase, i15 %xor, i1 %cmp724, i17 %out_y, i10 %linebuf_yuv_val_V_3, i10 %linebuf_yuv_val_V_2, i10 %linebuf_yuv_val_V_1, i10 %linebuf_yuv_val_V, i16 %width_read, i1 %cmp170, i1 %cmp84, i10 %imgBayer, i30 %imgG, i10 %p_0_0_03875_46989_lcssa69987018, i10 %p_lcssa69967016, i10 %p_lcssa69957014, i10 %p_lcssa69947012, i10 %p_lcssa69937010, i10 %p_0_0_03883_4_26860_lcssa6893, i10 %p_0_0_03883_4_16857_lcssa6891, i10 %p_0_0_03883_46852_lcssa6889, i10 %p_0_0_03883_3_26849_lcssa6887, i10 %p_0_0_03883_3_16846_lcssa6885, i10 %p_0_0_03883_36841_lcssa6883, i10 %p_0_0_03883_2_26838_lcssa6881, i10 %p_0_0_03883_2_16835_lcssa6879, i10 %p_0_0_03883_26830_lcssa6877, i10 %p_0_0_03883_1_26827_lcssa6875, i10 %p_0_0_03883_1_16824_lcssa6873, i10 %p_0_0_03883_16819_lcssa6871, i10 %p_0_0_03883_267446816_lcssa6869, i10 %p_0_0_03883_167406813_lcssa6867, i10 %p_0_0_038836808_lcssa6865, i10 %DIV1_TABLE, i18 %DIV2_TABLE

]]></Node>
<StgValue><ssdm name="call_ln270"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_273_4.split:31 %br_ln270 = br void %VITIS_LOOP_273_4

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
