INFO: [VRFC 10-163] Analyzing VHDL file "C:/SED_LAB/Lab_1/Lab_1.srcs/sim_1/new/leds_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'leds_tb'
