V 000051 55 3097          1638150670817 behavioral
(_unit VHDL(alu 0 24(behavioral 0 39))
	(_version ve4)
	(_time 1638150670818 2021.11.28 20:51:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 646231643332357265633563713e346237636162656237)
	(_ent
		(_time 1638150670813)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 27(_ent(_in))))
		(_port(_int rs2 0 0 28(_ent(_in))))
		(_port(_int rs3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int cop 1 0 30(_ent(_in))))
		(_port(_int rd 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 43(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 43(_array -1((_dto i 127 i 0)))))
		(_type(_int ~SIGNED{127~downto~0}~13 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int ~SIGNED{127~downto~0}~135 0 47(_array -1((_dto i 127 i 0)))))
		(_type(_int ~SIGNED{127~downto~0}~137 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int ~SIGNED{127~downto~0}~139 0 49(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1315 0 73(_array -1((_dto i 127 i 0)))))
		(_var(_int out1 8 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1317 0 74(_array -1((_dto i 127 i 0)))))
		(_var(_int rs1v 9 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1319 0 75(_array -1((_dto i 127 i 0)))))
		(_var(_int rs2v 10 0 75(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1321 0 76(_array -1((_dto i 127 i 0)))))
		(_var(_int rs3v 11 0 76(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~33~13 0 78(_scalar (_to i 0 i 33))))
		(_var(_int count 12 0 78(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 79(_array -1((_dto i 0 i 0)))))
		(_var(_int LSB 13 0 79(_prcs 0)))
		(_prcs
			(computation(_arch 0 0 72(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_int saturatedRounding 1 0 43(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(MATH_REAL)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
		(3)
		(2)
		(1635151433 543451500 544239427 1970037110 7232613)
	)
	(_model . behavioral 2 -1)
)
V 000043 55 7718          1638150670855 tb
(_unit VHDL(alu_tb 0 24(tb 0 28))
	(_version ve4)
	(_time 1638150670856 2021.11.28 20:51:10)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 8482d18ad3d2d591d28280d096ded482d7838181d28380)
	(_ent
		(_time 1638150670851)
	)
	(_inst UUT 0 34(_ent . ALU)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((cop)(cop))
			((rd)(rd))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 29(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 0 0 29(_arch(_uni))))
		(_sig(_int rs2 0 0 29(_arch(_uni))))
		(_sig(_int rs3 0 0 29(_arch(_uni))))
		(_sig(_int rd 0 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int cop 1 0 30(_arch(_uni))))
		(_cnst(_int period -2 0 37(_prcs 0((ns 4626322717216342016)))))
		(_type(_int ~SIGNED{127~downto~0}~13 0 39(_array -1((_dto i 127 i 0)))))
		(_var(_int rs1Signed 2 0 39(_prcs 0(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000110101"\))))
		(_type(_int ~SIGNED{127~downto~0}~133 0 40(_array -1((_dto i 127 i 0)))))
		(_var(_int rs2Signed 3 0 40(_prcs 0(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000100001110110001000000000000000000000000000000000"\))))
		(_type(_int ~SIGNED{127~downto~0}~135 0 41(_array -1((_dto i 127 i 0)))))
		(_var(_int rs3Signed 4 0 41(_prcs 0(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100000000000000000000000000000000"\))))
		(_prcs
			(tb1(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(4))(_mon)(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED(2 UNRESOLVED_SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274 50528770 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33751554)
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33751810 33751554 50463235 33751554 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463490 33751554 50463490 50463235 33751554 33751811 50463490)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274 50528770 33751554 50528770 33751554 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50528770 50463490 50528770 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33751554 50463234 33751554 33686018 33686018)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274 50528770 33751554 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50528770 50529027 50529027 50529027 50529027)
		(33751810 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33751554 50529027 50529027 50529027 50529027)
		(50529026 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33751554 50529027 50528770 33751554 50529027)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 50529027 50529027 50529027 33686018 50463490)
		(50463235 3)
		(33751555 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274 50528770 33751554 50463490 50528770 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50528770 50528770 33751554 33686018 33686018)
		(50528771 2)
		(50528771 3)
		(33686275 2)
	)
	(_model . tb 1 -1)
)
V 000051 55 1682          1638150670876 behavioral
(_unit VHDL(registerfile 0 24(behavioral 0 48))
	(_version ve4)
	(_time 1638150670877 2021.11.28 20:51:10)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code a3a4f5f4a5f4f0b5a9f2b0f8f6a5a6a4a1a5a5a5aa)
	(_ent
		(_time 1638150670874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1((_dto i 4 i 0)))))
		(_port(_int addressA 0 0 28(_ent(_in))))
		(_port(_int addressB 0 0 29(_ent(_in))))
		(_port(_int addressC 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 33(_array -1((_dto i 127 i 0)))))
		(_port(_int valueA 1 0 33(_ent(_out))))
		(_port(_int valueB 1 0 34(_ent(_out))))
		(_port(_int valueC 1 0 35(_ent(_out))))
		(_port(_int regWriteData 1 0 38(_ent(_in))))
		(_port(_int regWriteAddress 0 0 39(_ent(_in))))
		(_port(_int regWrite -1 0 40(_ent(_in))))
		(_port(_int clock -1 0 42(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 49(_array -1((_dto i 127 i 0)))))
		(_type(_int registers 0 49(_array 2((_to i 0 i 31)))))
		(_sig(_int regFile 3 0 50(_arch(_uni))))
		(_prcs
			(read(_arch 0 0 53(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6)(7))(_mon)(_read(8)(10)))))
			(write(_arch 1 0 77(_prcs(_trgt(10))(_sens(9)(6)(7))(_dssslsensitivity 1)(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000043 55 2762          1638150670894 tb
(_unit VHDL(registerfile_tb 0 24(tb 0 28))
	(_version ve4)
	(_time 1638150670895 2021.11.28 20:51:10)
	(_source(\../src/RegisterFile_tb.vhd\))
	(_parameters tan)
	(_code b2b5e4e6b5e5e1a4bfe0a1e9e7b4b7b5b0b4b4b4bb)
	(_ent
		(_time 1638150670892)
	)
	(_inst UUT 0 49(_ent . RegisterFile)
		(_port
			((addressA)(addressA))
			((addressB)(addressB))
			((addressC)(addressC))
			((valueA)(valueA))
			((valueB)(valueB))
			((valueC)(valueC))
			((regWriteData)(regWriteData))
			((regWriteAddress)(regWriteAddress))
			((regWrite)(regWrite))
			((clock)(clock))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int addressA 0 0 31(_arch(_uni))))
		(_sig(_int addressB 0 0 32(_arch(_uni))))
		(_sig(_int addressC 0 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 36(_array -1((_dto i 127 i 0)))))
		(_sig(_int valueA 1 0 36(_arch(_uni))))
		(_sig(_int valueB 1 0 37(_arch(_uni))))
		(_sig(_int valueC 1 0 38(_arch(_uni))))
		(_sig(_int regWriteData 1 0 41(_arch(_uni))))
		(_sig(_int regWriteAddress 0 0 42(_arch(_uni))))
		(_sig(_int regWrite -1 0 43(_arch(_uni))))
		(_sig(_int clock -1 0 45(_arch(_uni))))
		(_cnst(_int period -2 0 52(_prcs 0((ns 4626322717216342016)))))
		(_prcs
			(tb1(_arch 0 0 51(_prcs(_wait_for)(_trgt(0)(1)(2)(6)(7)(8)(9))(_mon))))
		)
		(_subprogram
			(_ext STOP(2 1))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274 50528770 33751554)
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 33751554 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33751555 50528771 33686018)
		(50529026 3)
	)
	(_model . tb 1 -1)
)
V 000051 55 1356          1638150670911 behavioral
(_unit VHDL(programcounter 0 23(behavioral 0 38))
	(_version ve4)
	(_time 1638150670912 2021.11.28 20:51:10)
	(_source(\../src/ProgramCounter.vhd\))
	(_parameters tan)
	(_code c2c59696c295c0d4c797d09892c496c4c1c494c5c7)
	(_ent
		(_time 1638150670909)
	)
	(_object
		(_port(_int clock -1 0 26(_ent(_in)(_event))))
		(_port(_int pcWrite -1 0 27(_ent(_in))))
		(_port(_int stall -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int count 0 0 31(_ent(_out))))
		(_port(_int pcWriteValue 0 0 32(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 42(_scalar (_to i 0 i 63))))
		(_var(_int countVal 1 0 42(_prcs 0)))
		(_prcs
			(readAndWrite(_arch 0 0 41(_prcs(_simple)(_trgt(3))(_sens(0))(_mon)(_read(1)(2)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000043 55 1100          1638150670929 tb
(_unit VHDL(programcounter_tb 0 23(tb 0 27))
	(_version ve4)
	(_time 1638150670930 2021.11.28 20:51:10)
	(_source(\../src/ProgramCounter_tb.vhd\))
	(_parameters tan)
	(_code d2d58681d285d0c4d1d7c08882d486d4d1d484d5d7)
	(_ent
		(_time 1638150670927)
	)
	(_inst UUT 0 37(_ent . ProgramCounter)
		(_port
			((clock)(clock))
			((pcWrite)(pcWrite))
			((stall)(stall))
			((count)(count))
			((pcWriteValue)(pcWriteValue))
		)
	)
	(_object
		(_sig(_int pcWrite -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int count 0 0 29(_arch(_uni))))
		(_sig(_int pcWriteValue 0 0 30(_arch(_uni))))
		(_sig(_int stall -1 0 31(_arch(_uni))))
		(_sig(_int clock -1 0 33(_arch(_uni))))
		(_cnst(_int period -2 0 40(_prcs 0((ns 4626322717216342016)))))
		(_prcs
			(tb1(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . tb 1 -1)
)
V 000051 55 1446          1638150670946 behavioral
(_unit VHDL(instructionbuffer 0 24(behavioral 0 40))
	(_version ve4)
	(_time 1638150670947 2021.11.28 20:51:10)
	(_source(\../src/InstructionBuffer.vhd\))
	(_parameters tan)
	(_code e1e7bcb2b5b7b6f6e7e2f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1638150670944)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 27(_array -1((_dto i 5 i 0)))))
		(_port(_int count 0 0 27(_ent(_in))))
		(_port(_int clock -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 29(_array -1((_dto i 24 i 0)))))
		(_port(_int dataIn 1 0 29(_ent(_in))))
		(_port(_int addressIn 0 0 30(_ent(_in))))
		(_port(_int imWrite -1 0 31(_ent(_in))))
		(_port(_int stall -1 0 32(_ent(_in))))
		(_port(_int instruction 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 41(_array -1((_dto i 24 i 0)))))
		(_type(_int instructions 0 41(_array 2((_to i 0 i 63)))))
		(_sig(_int instructionMemory 3 0 42(_arch(_uni))))
		(_prcs
			(readAmdWrite(_arch 0 0 45(_prcs(_simple)(_trgt(6)(7))(_sens(1))(_mon)(_read(0)(2)(3)(4)(5)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000043 55 2207          1638150670965 tb
(_unit VHDL(instructionbuffer_tb 0 26(tb 0 30))
	(_version ve4)
	(_time 1638150670966 2021.11.28 20:51:10)
	(_source(\../src/InstructionBuffer_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code f1f7aca1a5a7a6e6f6a3e3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1638150670963)
	)
	(_inst UUT 0 44(_ent . InstructionBuffer)
		(_port
			((count)(count))
			((clock)(clock))
			((dataIn)(dataIn))
			((addressIn)(addressIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((instruction)(instruction))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_sig(_int count 0 0 32(_arch(_uni))))
		(_sig(_int clock -1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 34(_array -1((_dto i 24 i 0)))))
		(_sig(_int dataIn 1 0 34(_arch(_uni))))
		(_sig(_int addressIn 0 0 35(_arch(_uni))))
		(_sig(_int imWrite -1 0 36(_arch(_uni))))
		(_sig(_int stall -1 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 40(_arch(_uni))))
		(_cnst(_int period -2 0 47(_prcs 0((ns 4626322717216342016)))))
		(_file(_int f -3 0 48(_prcs 0(_code 1))))
		(_var(_int currentLine -4 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 51(_array -1((_dto i 24 i 0)))))
		(_var(_int lineField 2 0 51(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~64~13 0 52(_scalar (_to i 0 i 64))))
		(_var(_int i 3 0 52(_prcs 0)))
		(_prcs
			(tb1(_arch 0 0 46(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953721929 1952675186 1936617321 1954051118)
	)
	(_model . tb 2 -1)
)
V 000050 55 1498          1638150670984 structure
(_unit VHDL(instructionfetchunit 0 25(structure 0 43))
	(_version ve4)
	(_time 1638150670985 2021.11.28 20:51:10)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 01075d07555756160753135a550702060507080757)
	(_ent
		(_time 1638150670982)
	)
	(_inst u0 0 47(_ent . InstructionBuffer)
		(_port
			((count)(localCount))
			((clock)(clock))
			((dataIn)(dataIn))
			((addressIn)(addressIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((instruction)(instruction))
		)
	)
	(_inst u1 0 57(_ent . ProgramCounter)
		(_port
			((clock)(clock))
			((pcWrite)(pcWrite))
			((stall)(stall))
			((count)(localCount))
			((pcWriteValue)(pcWriteValue))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1((_dto i 5 i 0)))))
		(_port(_int addressIn 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 29(_array -1((_dto i 24 i 0)))))
		(_port(_int dataIn 1 0 29(_ent(_in))))
		(_port(_int imWrite -1 0 30(_ent(_in))))
		(_port(_int stall -1 0 31(_ent(_in))))
		(_port(_int clock -1 0 32(_ent(_in))))
		(_port(_int pcWrite -1 0 33(_ent(_in))))
		(_port(_int pcWriteValue 0 0 34(_ent(_in))))
		(_port(_int instruction 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44(_array -1((_dto i 5 i 0)))))
		(_sig(_int localCount 2 0 44(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000043 55 2307          1638150670992 tb
(_unit VHDL(instructionfetchunit_tb 0 27(tb 0 31))
	(_version ve4)
	(_time 1638150670993 2021.11.28 20:51:10)
	(_source(\../src/InstructionFetchUnit_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 10164c17454647071013024b441613171416191646)
	(_ent
		(_time 1638150670990)
	)
	(_inst UUT 0 47(_ent . InstructionFetchUnit)
		(_port
			((addressIn)(addressIn))
			((dataIn)(dataIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((clock)(clock))
			((pcWrite)(pcWrite))
			((pcWriteValue)(pcWriteValue))
			((instruction)(instruction))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 34(_array -1((_dto i 5 i 0)))))
		(_sig(_int addressIn 0 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 35(_array -1((_dto i 24 i 0)))))
		(_sig(_int dataIn 1 0 35(_arch(_uni))))
		(_sig(_int imWrite -1 0 36(_arch(_uni))))
		(_sig(_int stall -1 0 37(_arch(_uni))))
		(_sig(_int clock -1 0 38(_arch(_uni))))
		(_sig(_int pcWrite -1 0 39(_arch(_uni))))
		(_sig(_int pcWriteValue 0 0 40(_arch(_uni))))
		(_sig(_int instruction 1 0 43(_arch(_uni))))
		(_cnst(_int period -2 0 50(_prcs 0((ns 4626322717216342016)))))
		(_file(_int f -3 0 51(_prcs 0(_code 1))))
		(_var(_int currentLine -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int lineField 2 0 54(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~64~13 0 55(_scalar (_to i 0 i 64))))
		(_var(_int i 3 0 55(_prcs 0)))
		(_prcs
			(tb1(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953721929 1952675186 1936617321 1954051118)
	)
	(_model . tb 2 -1)
)
V 000051 55 1729          1638150671009 behavioral
(_unit VHDL(instructionfetchdecodereg 0 23(behavioral 0 43))
	(_version ve4)
	(_time 1638150671010 2021.11.28 20:51:11)
	(_source(\../src/InstructionFetchDecodeReg.vhd\))
	(_parameters tan)
	(_code 20267c2475767737262f327b742623272426292676)
	(_ent
		(_time 1638150671007)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 26(_array -1((_dto i 24 i 0)))))
		(_port(_int instruction 0 0 26(_ent(_in))))
		(_port(_int clock -1 0 27(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int formatBits 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex 2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate 3 0 32(_ent(_out))))
		(_port(_int r4Opcode 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int r3Opcode 4 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 5 0 35(_ent(_out))))
		(_port(_int rs1 5 0 36(_ent(_out))))
		(_port(_int rs2 5 0 37(_ent(_out))))
		(_port(_int rs3 5 0 38(_ent(_out))))
		(_prcs
			(readWrite(_arch 0 0 45(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(1)(0(d_19_15))(0(d_14_10))(0(d_20_5))(0(d_9_5))(0(d_4_0))(0(d_22_15))(0(d_22_20))(0(d_23_21))(0(d_24_23)))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
V 000043 55 2234          1638150671027 tb
(_unit VHDL(instrutionfetchdecodereg_tb 0 23(tb 0 27))
	(_version ve4)
	(_time 1638150671028 2021.11.28 20:51:11)
	(_source(\../src/InstructionFetchDecodeReg_tb.vhd\))
	(_parameters tan)
	(_code 2f29732b2c7978382f7d3d747b282b29262979297a)
	(_ent
		(_time 1638150671025)
	)
	(_inst UUT 0 45(_ent . InstructionFetchDecodeReg)
		(_port
			((instruction)(instruction))
			((clock)(clock))
			((formatBits)(formatBits))
			((loadIndex)(loadIndex))
			((r4Opcode)(r4Opcode))
			((r3Opcode)(r3Opcode))
			((rd)(rd))
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 29(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction 0 0 29(_arch(_uni))))
		(_sig(_int clock -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int formatBits 1 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_sig(_int loadIndex 2 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 35(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate 3 0 35(_arch(_uni))))
		(_sig(_int r4Opcode 2 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_sig(_int r3Opcode 4 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 38(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 5 0 38(_arch(_uni))))
		(_sig(_int rs1 5 0 39(_arch(_uni))))
		(_sig(_int rs2 5 0 40(_arch(_uni))))
		(_sig(_int rs3 5 0 41(_arch(_uni))))
		(_cnst(_int period -2 0 48(_prcs 0((ns 4626322717216342016)))))
		(_prcs
			(tb1(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686274 33686018 2)
		(33686018 33686018 33686018 33686018 50463490 33686018 3)
		(33686018 33686018 33686018 33686018 50528770 50463234 3)
		(33686018 33686018 33686018 33686018 50463235 33751554 2)
		(33686275 33686018 33686274 33751554 33686018 50463234 2)
	)
	(_model . tb 1 -1)
)
V 000051 55 1895          1638150671044 behavioral
(_unit VHDL(control 0 23(behavioral 0 38))
	(_version ve4)
	(_time 1638150671045 2021.11.28 20:51:11)
	(_source(\../src/Control.vhd\))
	(_parameters tan)
	(_code 3f39693a3f683e2833692d6538396c393c3969396a)
	(_ent
		(_time 1638150671042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int formatBits 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 27(_array -1((_dto i 2 i 0)))))
		(_port(_int r4Opcode 1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int r3Opcode 2 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int cop 3 0 31(_ent(_out))))
		(_port(_int regWrite -1 0 32(_ent(_out))))
		(_prcs
			(controlGeneration(_arch 0 0 41(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(33686018 2)
		(515)
		(131586)
		(33686018 3)
		(197122)
		(50463234 2)
		(131842)
		(50463234 3)
		(197378)
		(33751554 2)
		(131587)
		(33751554 3)
		(197123)
		(50528770 2)
		(131843)
		(50528770 3)
		(197379)
		(33686274 2)
		(771)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 2057          1638150671063 behavioral
(_unit VHDL(instructiondecodeexecutereg 0 23(behavioral 0 56))
	(_version ve4)
	(_time 1638150671064 2021.11.28 20:51:11)
	(_source(\../src/InstructionDecodeExecuteReg.vhd\))
	(_parameters tan)
	(_code 4f49134d4c191858484f5d141b494c484b49464919)
	(_ent
		(_time 1638150671061)
	)
	(_object
		(_port(_int regWriteIn -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 27(_array -1((_dto i 4 i 0)))))
		(_port(_int copIn 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 28(_array -1((_dto i 127 i 0)))))
		(_port(_int valueAIn 1 0 28(_ent(_in))))
		(_port(_int valueBIn 1 0 29(_ent(_in))))
		(_port(_int valueCIn 1 0 30(_ent(_in))))
		(_port(_int addressAIn 0 0 31(_ent(_in))))
		(_port(_int addressBIn 0 0 32(_ent(_in))))
		(_port(_int addressCIn 0 0 33(_ent(_in))))
		(_port(_int rdIn 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndexIn 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediateIn 3 0 36(_ent(_in))))
		(_port(_int clock -1 0 37(_ent(_in)(_event))))
		(_port(_int regWrite -1 0 40(_ent(_out))))
		(_port(_int cop 0 0 41(_ent(_out))))
		(_port(_int valueA 1 0 42(_ent(_out))))
		(_port(_int valueB 1 0 43(_ent(_out))))
		(_port(_int valueC 1 0 44(_ent(_out))))
		(_port(_int addressA 0 0 45(_ent(_out))))
		(_port(_int addressB 0 0 46(_ent(_out))))
		(_port(_int addressC 0 0 47(_ent(_out))))
		(_port(_int rd 0 0 48(_ent(_out))))
		(_port(_int loadIndex 2 0 49(_ent(_out))))
		(_port(_int immediate 3 0 50(_ent(_out))))
		(_prcs
			(readWrite(_arch 0 0 58(_prcs(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(11)(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
V 000051 55 1976          1638150671081 behavioral
(_unit VHDL(aluregisterdecoder 0 23(behavioral 0 43))
	(_version ve4)
	(_time 1638150671082 2021.11.28 20:51:11)
	(_source(\../src/ALURegisterDecoder.vhd\))
	(_parameters tan)
	(_code 6e683a6e68383f79686a7b34386867696d696a686b)
	(_ent
		(_time 1638150671079)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int cop 0 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 27(_array -1((_dto i 127 i 0)))))
		(_port(_int valueA 1 0 27(_ent(_in))))
		(_port(_int valueB 1 0 28(_ent(_in))))
		(_port(_int valueC 1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex 2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate 3 0 31(_ent(_in))))
		(_port(_int forward 2 0 32(_ent(_in))))
		(_port(_int forwardValue 1 0 33(_ent(_in))))
		(_port(_int rs1 1 0 36(_ent(_out))))
		(_port(_int rs2 1 0 37(_ent(_out))))
		(_port(_int rs3 1 0 38(_ent(_out))))
		(_prcs
			(decode(_arch 0 0 46(_prcs(_simple)(_trgt(8(d_15_0))(8)(9(d_4_0))(9(d_2_0))(9)(10))(_sens(0)(1)(2)(3)(4)(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 1109          1638150671099 behavioral
(_unit VHDL(executewritebackreg 0 23(behavioral 0 39))
	(_version ve4)
	(_time 1638150671100 2021.11.28 20:51:11)
	(_source(\../src/ExecuteWriteBackReg.vhd\))
	(_parameters tan)
	(_code 7e782e7e23292f687c2c6b252b787b7979797c7877)
	(_ent
		(_time 1638150671097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 26(_array -1((_dto i 127 i 0)))))
		(_port(_int rdValIn 0 0 26(_ent(_in))))
		(_port(_int regWriteIn -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1((_dto i 4 i 0)))))
		(_port(_int rdAddressIn 1 0 28(_ent(_in))))
		(_port(_int clock -1 0 29(_ent(_in)(_event))))
		(_port(_int regWrite -1 0 32(_ent(_out))))
		(_port(_int rdAddress 1 0 33(_ent(_out))))
		(_port(_int rd 0 0 34(_ent(_out))))
		(_prcs
			(readWrite(_arch 0 0 41(_prcs(_trgt(4)(5)(6))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
V 000051 55 1163          1638150671117 behavioral
(_unit VHDL(forwardingunit 0 22(behavioral 0 38))
	(_version ve4)
	(_time 1638150671118 2021.11.28 20:51:11)
	(_source(\../src/ForwardingUnit.vhd\))
	(_parameters tan)
	(_code 8d8bde838fdbdb9a88de9cd6de8b898b848bd88b8a)
	(_ent
		(_time 1638150671115)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 25(_array -1((_dto i 127 i 0)))))
		(_port(_int rdVal 0 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rdAddress 1 0 26(_ent(_in))))
		(_port(_int addressA 1 0 27(_ent(_in))))
		(_port(_int addressB 1 0 28(_ent(_in))))
		(_port(_int addressC 1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int forward 2 0 32(_ent(_out))))
		(_port(_int forwardValue 0 0 33(_ent(_out))))
		(_prcs
			(forwardWrite(_arch 0 0 40(_prcs(_simple)(_trgt(5(d_2_2))(5(d_1_1))(5(d_0_0))(5)(6))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(3)
	)
	(_model . behavioral 1 -1)
)
I 000050 55 14143         1638150671249 structure
(_unit VHDL(pipelinedcpu 0 25(structure 0 37))
	(_version ve4)
	(_time 1638150671250 2021.11.28 20:51:11)
	(_source(\../compile/PipelinedCPU.vhd\))
	(_parameters tan)
	(_code 0a0d5c0c525c5e1c0f0d5d0b13500e0c0f0c0e0c090d0a)
	(_ent
		(_time 1638150671152)
	)
	(_comp
		(InstructionBuffer
			(_object
				(_port(_int count 17 0 98(_ent (_in))))
				(_port(_int clock -1 0 99(_ent (_in))))
				(_port(_int dataIn 18 0 100(_ent (_in))))
				(_port(_int addressIn 17 0 101(_ent (_in))))
				(_port(_int imWrite -1 0 102(_ent (_in))))
				(_port(_int stall -1 0 103(_ent (_in))))
				(_port(_int instruction 18 0 104(_ent (_out))))
			)
		)
		(ProgramCounter
			(_object
				(_port(_int clock -1 0 151(_ent (_in))))
				(_port(_int pcWrite -1 0 152(_ent (_in))))
				(_port(_int stall -1 0 153(_ent (_in))))
				(_port(_int count 29 0 154(_ent (_out))))
				(_port(_int pcWriteValue 29 0 155(_ent (_in))))
			)
		)
		(InstructionFetchDecodeReg
			(_object
				(_port(_int instruction 23 0 136(_ent (_in))))
				(_port(_int clock -1 0 137(_ent (_in))))
				(_port(_int formatBits 24 0 138(_ent (_out))))
				(_port(_int loadIndex 25 0 139(_ent (_out))))
				(_port(_int immediate 26 0 140(_ent (_out))))
				(_port(_int r4Opcode 25 0 141(_ent (_out))))
				(_port(_int r3Opcode 27 0 142(_ent (_out))))
				(_port(_int rd 28 0 143(_ent (_out))))
				(_port(_int rs1 28 0 144(_ent (_out))))
				(_port(_int rs2 28 0 145(_ent (_out))))
				(_port(_int rs3 28 0 146(_ent (_out))))
			)
		)
		(Control
			(_object
				(_port(_int formatBits 8 0 67(_ent (_in))))
				(_port(_int r4Opcode 9 0 68(_ent (_in))))
				(_port(_int r3Opcode 10 0 69(_ent (_in))))
				(_port(_int cop 11 0 70(_ent (_out))))
				(_port(_int regWrite -1 0 71(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int addressA 30 0 160(_ent (_in))))
				(_port(_int addressB 30 0 161(_ent (_in))))
				(_port(_int addressC 30 0 162(_ent (_in))))
				(_port(_int valueA 31 0 163(_ent (_out))))
				(_port(_int valueB 31 0 164(_ent (_out))))
				(_port(_int valueC 31 0 165(_ent (_out))))
				(_port(_int regWriteData 31 0 166(_ent (_in))))
				(_port(_int regWriteAddress 30 0 167(_ent (_in))))
				(_port(_int regWrite -1 0 168(_ent (_in))))
				(_port(_int clock -1 0 169(_ent (_in))))
			)
		)
		(InstructionDecodeExecuteReg
			(_object
				(_port(_int regWriteIn -1 0 109(_ent (_in))))
				(_port(_int copIn 19 0 110(_ent (_in))))
				(_port(_int valueAIn 20 0 111(_ent (_in))))
				(_port(_int valueBIn 20 0 112(_ent (_in))))
				(_port(_int valueCIn 20 0 113(_ent (_in))))
				(_port(_int addressAIn 19 0 114(_ent (_in))))
				(_port(_int addressBIn 19 0 115(_ent (_in))))
				(_port(_int addressCIn 19 0 116(_ent (_in))))
				(_port(_int rdIn 19 0 117(_ent (_in))))
				(_port(_int loadIndexIn 21 0 118(_ent (_in))))
				(_port(_int immediateIn 22 0 119(_ent (_in))))
				(_port(_int clock -1 0 120(_ent (_in))))
				(_port(_int regWrite -1 0 121(_ent (_out))))
				(_port(_int cop 19 0 122(_ent (_out))))
				(_port(_int valueA 20 0 123(_ent (_out))))
				(_port(_int valueB 20 0 124(_ent (_out))))
				(_port(_int valueC 20 0 125(_ent (_out))))
				(_port(_int addressA 19 0 126(_ent (_out))))
				(_port(_int addressB 19 0 127(_ent (_out))))
				(_port(_int addressC 19 0 128(_ent (_out))))
				(_port(_int rd 19 0 129(_ent (_out))))
				(_port(_int loadIndex 21 0 130(_ent (_out))))
				(_port(_int immediate 22 0 131(_ent (_out))))
			)
		)
		(ALURegisterDecoder
			(_object
				(_port(_int cop 4 0 52(_ent (_in))))
				(_port(_int valueA 5 0 53(_ent (_in))))
				(_port(_int valueB 5 0 54(_ent (_in))))
				(_port(_int valueC 5 0 55(_ent (_in))))
				(_port(_int loadIndex 6 0 56(_ent (_in))))
				(_port(_int immediate 7 0 57(_ent (_in))))
				(_port(_int forward 6 0 58(_ent (_in))))
				(_port(_int forwardValue 5 0 59(_ent (_in))))
				(_port(_int rs1 5 0 60(_ent (_out))))
				(_port(_int rs2 5 0 61(_ent (_out))))
				(_port(_int rs3 5 0 62(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int rs1 2 0 43(_ent (_in))))
				(_port(_int rs2 2 0 44(_ent (_in))))
				(_port(_int rs3 2 0 45(_ent (_in))))
				(_port(_int cop 3 0 46(_ent (_in))))
				(_port(_int rd 2 0 47(_ent (_out))))
			)
		)
		(ExecuteWriteBackReg
			(_object
				(_port(_int rdValIn 12 0 76(_ent (_in))))
				(_port(_int regWriteIn -1 0 77(_ent (_in))))
				(_port(_int rdAddressIn 13 0 78(_ent (_in))))
				(_port(_int clock -1 0 79(_ent (_in))))
				(_port(_int regWrite -1 0 80(_ent (_out))))
				(_port(_int rdAddress 13 0 81(_ent (_out))))
				(_port(_int rd 12 0 82(_ent (_out))))
			)
		)
		(ForwardingUnit
			(_object
				(_port(_int rdVal 14 0 87(_ent (_in))))
				(_port(_int rdAddress 15 0 88(_ent (_in))))
				(_port(_int addressA 15 0 89(_ent (_in))))
				(_port(_int addressB 15 0 90(_ent (_in))))
				(_port(_int addressC 15 0 91(_ent (_in))))
				(_port(_int forward 16 0 92(_ent (_out))))
				(_port(_int forwardValue 14 0 93(_ent (_out))))
			)
		)
	)
	(_inst u0 0 216(_comp InstructionBuffer)
		(_port
			((count)(localCount))
			((clock)(clock))
			((dataIn)(dataIn))
			((addressIn)(addressIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((instruction)(instructionSig))
		)
		(_use(_ent . InstructionBuffer)
		)
	)
	(_inst u1 0 227(_comp ProgramCounter)
		(_port
			((clock)(clock))
			((pcWrite)(pcWrite))
			((stall)(stall))
			((count)(localCount))
			((pcWriteValue)(pcWriteValue))
		)
		(_use(_ent . ProgramCounter)
		)
	)
	(_inst u2 0 236(_comp InstructionFetchDecodeReg)
		(_port
			((instruction)(instructionSig))
			((clock)(clock))
			((formatBits)(formatBitsSig))
			((loadIndex)(loadIndexSig))
			((immediate)(BUS539))
			((r4Opcode)(r4OpcodeSig))
			((r3Opcode)(r3OpcodeSig))
			((rd)(rdSig))
			((rs1)(rs1Sig))
			((rs2)(rs2Sig))
			((rs3)(rs3Sig))
		)
		(_use(_ent . InstructionFetchDecodeReg)
		)
	)
	(_inst u3 0 251(_comp Control)
		(_port
			((formatBits)(formatBitsSig))
			((r4Opcode)(r4OpcodeSig))
			((r3Opcode)(r3OpcodeSig))
			((cop)(copSig))
			((regWrite)(regWriteSig2))
		)
		(_use(_ent . Control)
		)
	)
	(_inst u4 0 260(_comp RegisterFile)
		(_port
			((addressA)(rs1Sig))
			((addressB)(rs2Sig))
			((addressC)(rs3Sig))
			((valueA)(valueASig))
			((valueB)(valueBSig))
			((valueC)(valueCSig))
			((regWriteData)(regWriteDataSig))
			((regWriteAddress)(regWriteAddressSig))
			((regWrite)(regWriteSig))
			((clock)(clock))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst u5 0 274(_comp InstructionDecodeExecuteReg)
		(_port
			((regWriteIn)(regWriteSig2))
			((copIn)(copSig))
			((valueAIn)(valueASig))
			((valueBIn)(valueBSig))
			((valueCIn)(valueCSig))
			((addressAIn)(rs1Sig))
			((addressBIn)(rs2Sig))
			((addressCIn)(rs3Sig))
			((rdIn)(rdSig))
			((loadIndexIn)(loadIndexSig))
			((immediateIn)(BUS539))
			((clock)(clock))
			((regWrite)(regWriteSig3))
			((cop)(copSig2))
			((valueA)(valueASig2))
			((valueB)(valueBSig2))
			((valueC)(valueCSig2))
			((addressA)(addressASig))
			((addressB)(addressBSig))
			((addressC)(addressCSig))
			((rd)(rdSig2))
			((loadIndex)(loadIndexSig2))
			((immediate)(BUS547))
		)
		(_use(_ent . InstructionDecodeExecuteReg)
		)
	)
	(_inst u6 0 301(_comp ALURegisterDecoder)
		(_port
			((cop)(copSig2))
			((valueA)(valueASig2))
			((valueB)(valueBSig2))
			((valueC)(valueCSig2))
			((loadIndex)(loadIndexSig2))
			((immediate)(BUS547))
			((forward)(forwardSig))
			((forwardValue)(forwardValueSig))
			((rs1)(rs1Sig2))
			((rs2)(rs2Sig2))
			((rs3)(rs3Sig2))
		)
		(_use(_ent . ALURegisterDecoder)
		)
	)
	(_inst u7 0 316(_comp ALU)
		(_port
			((rs1)(rs1Sig2))
			((rs2)(rs2Sig2))
			((rs3)(rs3Sig2))
			((cop)(copSig2))
			((rd)(rdSig3))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst u8 0 325(_comp ExecuteWriteBackReg)
		(_port
			((rdValIn)(rdSig3))
			((regWriteIn)(regWriteSig3))
			((rdAddressIn)(rdSig2))
			((clock)(clock))
			((regWrite)(regWriteSig))
			((rdAddress)(regWriteAddressSig))
			((rd)(regWriteDataSig))
		)
		(_use(_ent . ExecuteWriteBackReg)
		)
	)
	(_inst u9 0 336(_comp ForwardingUnit)
		(_port
			((rdVal)(regWriteDataSig))
			((rdAddress)(regWriteAddressSig))
			((addressA)(addressASig))
			((addressB)(addressBSig))
			((addressC)(addressCSig))
			((forward)(forwardSig))
			((forwardValue)(forwardValueSig))
		)
		(_use(_ent . ForwardingUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 27(_array -1((_dto i 5 i 0)))))
		(_port(_int addressIn 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 28(_array -1((_dto i 24 i 0)))))
		(_port(_int dataIn 1 0 28(_ent(_in))))
		(_port(_int imWrite -1 0 29(_ent(_in))))
		(_port(_int stall -1 0 30(_ent(_in))))
		(_port(_int clock -1 0 31(_ent(_in))))
		(_port(_int pcWrite -1 0 32(_ent(_in))))
		(_port(_int pcWriteValue 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 43(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 70(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 76(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1314 0 87(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 98(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 100(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 111(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 118(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 119(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1328 0 136(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 139(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 140(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 142(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 143(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1340 0 154(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 160(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1344 0 163(_array -1((_dto i 127 i 0)))))
		(_sig(_int regWriteSig -1 0 175(_arch(_uni))))
		(_sig(_int regWriteSig2 -1 0 176(_arch(_uni))))
		(_sig(_int regWriteSig3 -1 0 177(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 178(_array -1((_dto i 4 i 0)))))
		(_sig(_int addressASig 32 0 178(_arch(_uni))))
		(_sig(_int addressBSig 32 0 179(_arch(_uni))))
		(_sig(_int addressCSig 32 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 181(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS539 33 0 181(_arch(_uni))))
		(_sig(_int BUS547 33 0 182(_arch(_uni))))
		(_sig(_int copSig 32 0 183(_arch(_uni))))
		(_sig(_int copSig2 32 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 185(_array -1((_dto i 1 i 0)))))
		(_sig(_int formatBitsSig 34 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 186(_array -1((_dto i 2 i 0)))))
		(_sig(_int forwardSig 35 0 186(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1354 0 187(_array -1((_dto i 127 i 0)))))
		(_sig(_int forwardValueSig 36 0 187(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1356 0 188(_array -1((_dto i 24 i 0)))))
		(_sig(_int instructionSig 37 0 188(_arch(_uni))))
		(_sig(_int loadIndexSig 35 0 189(_arch(_uni))))
		(_sig(_int loadIndexSig2 35 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1358 0 191(_array -1((_dto i 5 i 0)))))
		(_sig(_int localCount 38 0 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1360 0 192(_array -1((_dto i 7 i 0)))))
		(_sig(_int r3OpcodeSig 39 0 192(_arch(_uni))))
		(_sig(_int r4OpcodeSig 35 0 193(_arch(_uni))))
		(_sig(_int rdSig 32 0 194(_arch(_uni))))
		(_sig(_int rdSig2 32 0 195(_arch(_uni))))
		(_sig(_int rdSig3 36 0 196(_arch(_uni))))
		(_sig(_int regWriteAddressSig 32 0 197(_arch(_uni))))
		(_sig(_int regWriteDataSig 36 0 198(_arch(_uni))))
		(_sig(_int rs1Sig 32 0 199(_arch(_uni))))
		(_sig(_int rs1Sig2 36 0 200(_arch(_uni))))
		(_sig(_int rs2Sig 32 0 201(_arch(_uni))))
		(_sig(_int rs2Sig2 36 0 202(_arch(_uni))))
		(_sig(_int rs3Sig 32 0 203(_arch(_uni))))
		(_sig(_int rs3Sig2 36 0 204(_arch(_uni))))
		(_sig(_int valueASig 36 0 205(_arch(_uni))))
		(_sig(_int valueASig2 36 0 206(_arch(_uni))))
		(_sig(_int valueBSig 36 0 207(_arch(_uni))))
		(_sig(_int valueBSig2 36 0 208(_arch(_uni))))
		(_sig(_int valueCSig 36 0 209(_arch(_uni))))
		(_sig(_int valueCSig2 36 0 210(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000043 55 7634          1638150671296 tb
(_unit VHDL(pipelinedcpu_tb 0 26(tb 0 30))
	(_version ve4)
	(_time 1638150671297 2021.11.28 20:51:11)
	(_source(\../src/PipelinedCPU_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 393e6f3c396f6d2f353a7a63613f6c3f3c3f3d3f3a)
	(_ent
		(_time 1638150671132)
	)
	(_inst UUT 0 52(_ent . PipelinedCPU)
		(_port
			((addressIn)(addressIn))
			((dataIn)(dataIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((clock)(clock))
			((pcWrite)(pcWrite))
			((pcWriteValue)(pcWriteValue))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int addressIn 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 32(_array -1((_dto i 24 i 0)))))
		(_sig(_int dataIn 1 0 32(_arch(_uni))))
		(_sig(_int imWrite -1 0 33(_arch(_uni))))
		(_sig(_int stall -1 0 34(_arch(_uni))))
		(_sig(_int clock -1 0 35(_arch(_uni))))
		(_sig(_int pcWrite -1 0 36(_arch(_uni))))
		(_sig(_int pcWriteValue 0 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int valueA 2 0 41(_arch(_uni))))
		(_sig(_int valueB 2 0 41(_arch(_uni))))
		(_sig(_int valueC 2 0 41(_arch(_uni))))
		(_sig(_int rs1 2 0 41(_arch(_uni))))
		(_sig(_int rs2 2 0 41(_arch(_uni))))
		(_sig(_int rs3 2 0 41(_arch(_uni))))
		(_sig(_int rd 2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int cop 3 0 42(_arch(_uni))))
		(_sig(_int address 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate 4 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int registers 0 46(_array 5((_to i 0 i 31)))))
		(_sig(_int registerFile 6 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u0.instruction>> 7 0 55(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~136 0 56(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueA>> 8 0 56(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~138 0 57(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueB>> 9 0 57(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 58(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueC>> 10 0 58(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u2.immediate>> 11 0 59(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1314 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs1>> 12 0 60(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1316 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs2>> 13 0 61(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 62(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs3>> 14 0 62(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 63(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.cop>> 15 0 63(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 64(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rd>> 16 0 64(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u8.rdAddressIn>> 17 0 65(_int(-1))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.regFile>> 6 0 66(_int(-1))))
		(_cnst(_int period -2 0 69(_prcs 12((ns 4626322717216342016)))))
		(_file(_int f -3 0 71(_prcs 12(_code 13))))
		(_var(_int currentLine -4 0 73(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1326 0 74(_array -1((_dto i 24 i 0)))))
		(_var(_int lineField 18 0 74(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~64~13 0 75(_scalar (_to i 0 i 64))))
		(_var(_int i 19 0 75(_prcs 12)))
		(_file(_int logFile -3 0 78(_prcs 12(_code 14))))
		(_var(_int lineOut -4 0 80(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1328 0 81(_array -1((_dto i 127 i 0)))))
		(_var(_int lineFieldOut 20 0 81(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~28~13 0 82(_scalar (_to i 0 i 28))))
		(_var(_int j 21 0 82(_prcs 12)))
		(_var(_int vTime -2 0 84(_prcs 12((ns 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((instruction)(<<.pipelinedcpu_tb.UUT.u0.instruction>>())))(_trgt(7))(_sens(19())))))
			(line__56(_arch 1 0 56(_assignment(_alias((valueA)(<<.pipelinedcpu_tb.UUT.u4.valueA>>())))(_trgt(8))(_sens(20())))))
			(line__57(_arch 2 0 57(_assignment(_alias((valueB)(<<.pipelinedcpu_tb.UUT.u4.valueB>>())))(_trgt(9))(_sens(21())))))
			(line__58(_arch 3 0 58(_assignment(_alias((valueC)(<<.pipelinedcpu_tb.UUT.u4.valueC>>())))(_trgt(10))(_sens(22())))))
			(line__59(_arch 4 0 59(_assignment(_alias((immediate)(<<.pipelinedcpu_tb.UUT.u2.immediate>>())))(_trgt(17))(_sens(23())))))
			(line__60(_arch 5 0 60(_assignment(_alias((rs1)(<<.pipelinedcpu_tb.UUT.u7.rs1>>())))(_trgt(11))(_sens(24())))))
			(line__61(_arch 6 0 61(_assignment(_alias((rs2)(<<.pipelinedcpu_tb.UUT.u7.rs2>>())))(_trgt(12))(_sens(25())))))
			(line__62(_arch 7 0 62(_assignment(_alias((rs3)(<<.pipelinedcpu_tb.UUT.u7.rs3>>())))(_trgt(13))(_sens(26())))))
			(line__63(_arch 8 0 63(_assignment(_alias((cop)(<<.pipelinedcpu_tb.UUT.u7.cop>>())))(_trgt(15))(_sens(27())))))
			(line__64(_arch 9 0 64(_assignment(_alias((rd)(<<.pipelinedcpu_tb.UUT.u7.rd>>())))(_trgt(14))(_sens(28())))))
			(line__65(_arch 10 0 65(_assignment(_alias((address)(<<.pipelinedcpu_tb.UUT.u8.rdAddressIn>>())))(_trgt(16))(_sens(29())))))
			(line__66(_arch 11 0 66(_assignment(_alias((registerFile)(<<.pipelinedcpu_tb.UUT.u4.regFile>>())))(_trgt(18))(_sens(30())))))
			(tb1(_arch 12 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(7)(8(d_15_0))(9(d_15_0))(10(d_15_0))(11(d_15_0))(12(d_15_0))(13(d_15_0))(14(d_15_0))(15)(16)(17)(18)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext HWRITE(0 12))
			(_ext WRITE(2 28))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701669236)
		(1953721929 1952675186 7237481)
		(1449616722 1702194273 65)
		(1449616722 1702194273 66)
		(1449616722 1702194273 67)
		(1701670217 1952541028 101)
		(542460993 3240818)
		(542460993 3306354)
		(542460993 3371890)
		(542460993 7368547)
		(542460993 7632239)
		(1953067607 1681989733 1936028260 115)
		(1768383826 1919251571 1818838560 1850024037 1951604836 6648929)
		(2108713)
		(677864818)
		(1953721929 1952675186 1936617321 1954051118)
		(1181183820 778398825 7633012)
	)
	(_model . tb 15 -1)
)
V 000050 55 14143         1638161663238 structure
(_unit VHDL(pipelinedcpu 0 25(structure 0 37))
	(_version ve4)
	(_time 1638161663239 2021.11.28 23:54:23)
	(_source(\../compile/PipelinedCPU.vhd\))
	(_parameters tan)
	(_code 8ade8284d2dcde9c8f8ddd8b93d08e8c8f8c8e8c898d8a)
	(_ent
		(_time 1638150671151)
	)
	(_comp
		(InstructionBuffer
			(_object
				(_port(_int count 17 0 98(_ent (_in))))
				(_port(_int clock -1 0 99(_ent (_in))))
				(_port(_int dataIn 18 0 100(_ent (_in))))
				(_port(_int addressIn 17 0 101(_ent (_in))))
				(_port(_int imWrite -1 0 102(_ent (_in))))
				(_port(_int stall -1 0 103(_ent (_in))))
				(_port(_int instruction 18 0 104(_ent (_out))))
			)
		)
		(ProgramCounter
			(_object
				(_port(_int clock -1 0 151(_ent (_in))))
				(_port(_int pcWrite -1 0 152(_ent (_in))))
				(_port(_int stall -1 0 153(_ent (_in))))
				(_port(_int count 29 0 154(_ent (_out))))
				(_port(_int pcWriteValue 29 0 155(_ent (_in))))
			)
		)
		(InstructionFetchDecodeReg
			(_object
				(_port(_int instruction 23 0 136(_ent (_in))))
				(_port(_int clock -1 0 137(_ent (_in))))
				(_port(_int formatBits 24 0 138(_ent (_out))))
				(_port(_int loadIndex 25 0 139(_ent (_out))))
				(_port(_int immediate 26 0 140(_ent (_out))))
				(_port(_int r4Opcode 25 0 141(_ent (_out))))
				(_port(_int r3Opcode 27 0 142(_ent (_out))))
				(_port(_int rd 28 0 143(_ent (_out))))
				(_port(_int rs1 28 0 144(_ent (_out))))
				(_port(_int rs2 28 0 145(_ent (_out))))
				(_port(_int rs3 28 0 146(_ent (_out))))
			)
		)
		(Control
			(_object
				(_port(_int formatBits 8 0 67(_ent (_in))))
				(_port(_int r4Opcode 9 0 68(_ent (_in))))
				(_port(_int r3Opcode 10 0 69(_ent (_in))))
				(_port(_int cop 11 0 70(_ent (_out))))
				(_port(_int regWrite -1 0 71(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int addressA 30 0 160(_ent (_in))))
				(_port(_int addressB 30 0 161(_ent (_in))))
				(_port(_int addressC 30 0 162(_ent (_in))))
				(_port(_int valueA 31 0 163(_ent (_out))))
				(_port(_int valueB 31 0 164(_ent (_out))))
				(_port(_int valueC 31 0 165(_ent (_out))))
				(_port(_int regWriteData 31 0 166(_ent (_in))))
				(_port(_int regWriteAddress 30 0 167(_ent (_in))))
				(_port(_int regWrite -1 0 168(_ent (_in))))
				(_port(_int clock -1 0 169(_ent (_in))))
			)
		)
		(InstructionDecodeExecuteReg
			(_object
				(_port(_int regWriteIn -1 0 109(_ent (_in))))
				(_port(_int copIn 19 0 110(_ent (_in))))
				(_port(_int valueAIn 20 0 111(_ent (_in))))
				(_port(_int valueBIn 20 0 112(_ent (_in))))
				(_port(_int valueCIn 20 0 113(_ent (_in))))
				(_port(_int addressAIn 19 0 114(_ent (_in))))
				(_port(_int addressBIn 19 0 115(_ent (_in))))
				(_port(_int addressCIn 19 0 116(_ent (_in))))
				(_port(_int rdIn 19 0 117(_ent (_in))))
				(_port(_int loadIndexIn 21 0 118(_ent (_in))))
				(_port(_int immediateIn 22 0 119(_ent (_in))))
				(_port(_int clock -1 0 120(_ent (_in))))
				(_port(_int regWrite -1 0 121(_ent (_out))))
				(_port(_int cop 19 0 122(_ent (_out))))
				(_port(_int valueA 20 0 123(_ent (_out))))
				(_port(_int valueB 20 0 124(_ent (_out))))
				(_port(_int valueC 20 0 125(_ent (_out))))
				(_port(_int addressA 19 0 126(_ent (_out))))
				(_port(_int addressB 19 0 127(_ent (_out))))
				(_port(_int addressC 19 0 128(_ent (_out))))
				(_port(_int rd 19 0 129(_ent (_out))))
				(_port(_int loadIndex 21 0 130(_ent (_out))))
				(_port(_int immediate 22 0 131(_ent (_out))))
			)
		)
		(ALURegisterDecoder
			(_object
				(_port(_int cop 4 0 52(_ent (_in))))
				(_port(_int valueA 5 0 53(_ent (_in))))
				(_port(_int valueB 5 0 54(_ent (_in))))
				(_port(_int valueC 5 0 55(_ent (_in))))
				(_port(_int loadIndex 6 0 56(_ent (_in))))
				(_port(_int immediate 7 0 57(_ent (_in))))
				(_port(_int forward 6 0 58(_ent (_in))))
				(_port(_int forwardValue 5 0 59(_ent (_in))))
				(_port(_int rs1 5 0 60(_ent (_out))))
				(_port(_int rs2 5 0 61(_ent (_out))))
				(_port(_int rs3 5 0 62(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int rs1 2 0 43(_ent (_in))))
				(_port(_int rs2 2 0 44(_ent (_in))))
				(_port(_int rs3 2 0 45(_ent (_in))))
				(_port(_int cop 3 0 46(_ent (_in))))
				(_port(_int rd 2 0 47(_ent (_out))))
			)
		)
		(ExecuteWriteBackReg
			(_object
				(_port(_int rdValIn 12 0 76(_ent (_in))))
				(_port(_int regWriteIn -1 0 77(_ent (_in))))
				(_port(_int rdAddressIn 13 0 78(_ent (_in))))
				(_port(_int clock -1 0 79(_ent (_in))))
				(_port(_int regWrite -1 0 80(_ent (_out))))
				(_port(_int rdAddress 13 0 81(_ent (_out))))
				(_port(_int rd 12 0 82(_ent (_out))))
			)
		)
		(ForwardingUnit
			(_object
				(_port(_int rdVal 14 0 87(_ent (_in))))
				(_port(_int rdAddress 15 0 88(_ent (_in))))
				(_port(_int addressA 15 0 89(_ent (_in))))
				(_port(_int addressB 15 0 90(_ent (_in))))
				(_port(_int addressC 15 0 91(_ent (_in))))
				(_port(_int forward 16 0 92(_ent (_out))))
				(_port(_int forwardValue 14 0 93(_ent (_out))))
			)
		)
	)
	(_inst u0 0 216(_comp InstructionBuffer)
		(_port
			((count)(localCount))
			((clock)(clock))
			((dataIn)(dataIn))
			((addressIn)(addressIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((instruction)(instructionSig))
		)
		(_use(_ent . InstructionBuffer)
		)
	)
	(_inst u1 0 227(_comp ProgramCounter)
		(_port
			((clock)(clock))
			((pcWrite)(pcWrite))
			((stall)(stall))
			((count)(localCount))
			((pcWriteValue)(pcWriteValue))
		)
		(_use(_ent . ProgramCounter)
		)
	)
	(_inst u2 0 236(_comp InstructionFetchDecodeReg)
		(_port
			((instruction)(instructionSig))
			((clock)(clock))
			((formatBits)(formatBitsSig))
			((loadIndex)(loadIndexSig))
			((immediate)(BUS539))
			((r4Opcode)(r4OpcodeSig))
			((r3Opcode)(r3OpcodeSig))
			((rd)(rdSig))
			((rs1)(rs1Sig))
			((rs2)(rs2Sig))
			((rs3)(rs3Sig))
		)
		(_use(_ent . InstructionFetchDecodeReg)
		)
	)
	(_inst u3 0 251(_comp Control)
		(_port
			((formatBits)(formatBitsSig))
			((r4Opcode)(r4OpcodeSig))
			((r3Opcode)(r3OpcodeSig))
			((cop)(copSig))
			((regWrite)(regWriteSig2))
		)
		(_use(_ent . Control)
		)
	)
	(_inst u4 0 260(_comp RegisterFile)
		(_port
			((addressA)(rs1Sig))
			((addressB)(rs2Sig))
			((addressC)(rs3Sig))
			((valueA)(valueASig))
			((valueB)(valueBSig))
			((valueC)(valueCSig))
			((regWriteData)(regWriteDataSig))
			((regWriteAddress)(regWriteAddressSig))
			((regWrite)(regWriteSig))
			((clock)(clock))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst u5 0 274(_comp InstructionDecodeExecuteReg)
		(_port
			((regWriteIn)(regWriteSig2))
			((copIn)(copSig))
			((valueAIn)(valueASig))
			((valueBIn)(valueBSig))
			((valueCIn)(valueCSig))
			((addressAIn)(rs1Sig))
			((addressBIn)(rs2Sig))
			((addressCIn)(rs3Sig))
			((rdIn)(rdSig))
			((loadIndexIn)(loadIndexSig))
			((immediateIn)(BUS539))
			((clock)(clock))
			((regWrite)(regWriteSig3))
			((cop)(copSig2))
			((valueA)(valueASig2))
			((valueB)(valueBSig2))
			((valueC)(valueCSig2))
			((addressA)(addressASig))
			((addressB)(addressBSig))
			((addressC)(addressCSig))
			((rd)(rdSig2))
			((loadIndex)(loadIndexSig2))
			((immediate)(BUS547))
		)
		(_use(_ent . InstructionDecodeExecuteReg)
		)
	)
	(_inst u6 0 301(_comp ALURegisterDecoder)
		(_port
			((cop)(copSig2))
			((valueA)(valueASig2))
			((valueB)(valueBSig2))
			((valueC)(valueCSig2))
			((loadIndex)(loadIndexSig2))
			((immediate)(BUS547))
			((forward)(forwardSig))
			((forwardValue)(forwardValueSig))
			((rs1)(rs1Sig2))
			((rs2)(rs2Sig2))
			((rs3)(rs3Sig2))
		)
		(_use(_ent . ALURegisterDecoder)
		)
	)
	(_inst u7 0 316(_comp ALU)
		(_port
			((rs1)(rs1Sig2))
			((rs2)(rs2Sig2))
			((rs3)(rs3Sig2))
			((cop)(copSig2))
			((rd)(rdSig3))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst u8 0 325(_comp ExecuteWriteBackReg)
		(_port
			((rdValIn)(rdSig3))
			((regWriteIn)(regWriteSig3))
			((rdAddressIn)(rdSig2))
			((clock)(clock))
			((regWrite)(regWriteSig))
			((rdAddress)(regWriteAddressSig))
			((rd)(regWriteDataSig))
		)
		(_use(_ent . ExecuteWriteBackReg)
		)
	)
	(_inst u9 0 336(_comp ForwardingUnit)
		(_port
			((rdVal)(regWriteDataSig))
			((rdAddress)(regWriteAddressSig))
			((addressA)(addressASig))
			((addressB)(addressBSig))
			((addressC)(addressCSig))
			((forward)(forwardSig))
			((forwardValue)(forwardValueSig))
		)
		(_use(_ent . ForwardingUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 27(_array -1((_dto i 5 i 0)))))
		(_port(_int addressIn 0 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 28(_array -1((_dto i 24 i 0)))))
		(_port(_int dataIn 1 0 28(_ent(_in))))
		(_port(_int imWrite -1 0 29(_ent(_in))))
		(_port(_int stall -1 0 30(_ent(_in))))
		(_port(_int clock -1 0 31(_ent(_in))))
		(_port(_int pcWrite -1 0 32(_ent(_in))))
		(_port(_int pcWriteValue 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 43(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~134 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 70(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 76(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 78(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1314 0 87(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 88(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 98(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 100(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 111(_array -1((_dto i 127 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 118(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 119(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1328 0 136(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 139(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 140(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 142(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 143(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1340 0 154(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 160(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1344 0 163(_array -1((_dto i 127 i 0)))))
		(_sig(_int regWriteSig -1 0 175(_arch(_uni))))
		(_sig(_int regWriteSig2 -1 0 176(_arch(_uni))))
		(_sig(_int regWriteSig3 -1 0 177(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 178(_array -1((_dto i 4 i 0)))))
		(_sig(_int addressASig 32 0 178(_arch(_uni))))
		(_sig(_int addressBSig 32 0 179(_arch(_uni))))
		(_sig(_int addressCSig 32 0 180(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 181(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS539 33 0 181(_arch(_uni))))
		(_sig(_int BUS547 33 0 182(_arch(_uni))))
		(_sig(_int copSig 32 0 183(_arch(_uni))))
		(_sig(_int copSig2 32 0 184(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 185(_array -1((_dto i 1 i 0)))))
		(_sig(_int formatBitsSig 34 0 185(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 186(_array -1((_dto i 2 i 0)))))
		(_sig(_int forwardSig 35 0 186(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1354 0 187(_array -1((_dto i 127 i 0)))))
		(_sig(_int forwardValueSig 36 0 187(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1356 0 188(_array -1((_dto i 24 i 0)))))
		(_sig(_int instructionSig 37 0 188(_arch(_uni))))
		(_sig(_int loadIndexSig 35 0 189(_arch(_uni))))
		(_sig(_int loadIndexSig2 35 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1358 0 191(_array -1((_dto i 5 i 0)))))
		(_sig(_int localCount 38 0 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1360 0 192(_array -1((_dto i 7 i 0)))))
		(_sig(_int r3OpcodeSig 39 0 192(_arch(_uni))))
		(_sig(_int r4OpcodeSig 35 0 193(_arch(_uni))))
		(_sig(_int rdSig 32 0 194(_arch(_uni))))
		(_sig(_int rdSig2 32 0 195(_arch(_uni))))
		(_sig(_int rdSig3 36 0 196(_arch(_uni))))
		(_sig(_int regWriteAddressSig 32 0 197(_arch(_uni))))
		(_sig(_int regWriteDataSig 36 0 198(_arch(_uni))))
		(_sig(_int rs1Sig 32 0 199(_arch(_uni))))
		(_sig(_int rs1Sig2 36 0 200(_arch(_uni))))
		(_sig(_int rs2Sig 32 0 201(_arch(_uni))))
		(_sig(_int rs2Sig2 36 0 202(_arch(_uni))))
		(_sig(_int rs3Sig 32 0 203(_arch(_uni))))
		(_sig(_int rs3Sig2 36 0 204(_arch(_uni))))
		(_sig(_int valueASig 36 0 205(_arch(_uni))))
		(_sig(_int valueASig2 36 0 206(_arch(_uni))))
		(_sig(_int valueBSig 36 0 207(_arch(_uni))))
		(_sig(_int valueBSig2 36 0 208(_arch(_uni))))
		(_sig(_int valueCSig 36 0 209(_arch(_uni))))
		(_sig(_int valueCSig2 36 0 210(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000043 55 7634          1638471568778 tb
(_unit VHDL(pipelinedcpu_tb 0 26(tb 0 30))
	(_version ve4)
	(_time 1638471568779 2021.12.02 13:59:28)
	(_source(\../src/PipelinedCPU_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code e9bdebbae9bfbdffe5eaaab3b1efbcefecefedefea)
	(_ent
		(_time 1638150671132)
	)
	(_inst UUT 0 52(_ent . PipelinedCPU)
		(_port
			((addressIn)(addressIn))
			((dataIn)(dataIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((clock)(clock))
			((pcWrite)(pcWrite))
			((pcWriteValue)(pcWriteValue))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int addressIn 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 32(_array -1((_dto i 24 i 0)))))
		(_sig(_int dataIn 1 0 32(_arch(_uni))))
		(_sig(_int imWrite -1 0 33(_arch(_uni))))
		(_sig(_int stall -1 0 34(_arch(_uni))))
		(_sig(_int clock -1 0 35(_arch(_uni))))
		(_sig(_int pcWrite -1 0 36(_arch(_uni))))
		(_sig(_int pcWriteValue 0 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int valueA 2 0 41(_arch(_uni))))
		(_sig(_int valueB 2 0 41(_arch(_uni))))
		(_sig(_int valueC 2 0 41(_arch(_uni))))
		(_sig(_int rs1 2 0 41(_arch(_uni))))
		(_sig(_int rs2 2 0 41(_arch(_uni))))
		(_sig(_int rs3 2 0 41(_arch(_uni))))
		(_sig(_int rd 2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int cop 3 0 42(_arch(_uni))))
		(_sig(_int address 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate 4 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int registers 0 46(_array 5((_to i 0 i 31)))))
		(_sig(_int registerFile 6 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u0.instruction>> 7 0 55(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~136 0 56(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueA>> 8 0 56(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~138 0 57(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueB>> 9 0 57(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 58(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueC>> 10 0 58(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u2.immediate>> 11 0 59(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1314 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs1>> 12 0 60(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1316 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs2>> 13 0 61(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 62(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs3>> 14 0 62(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 63(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.cop>> 15 0 63(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 64(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rd>> 16 0 64(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u8.rdAddressIn>> 17 0 65(_int(-1))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.regFile>> 6 0 66(_int(-1))))
		(_cnst(_int period -2 0 69(_prcs 12((ns 4626322717216342016)))))
		(_file(_int f -3 0 71(_prcs 12(_code 13))))
		(_var(_int currentLine -4 0 73(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1326 0 74(_array -1((_dto i 24 i 0)))))
		(_var(_int lineField 18 0 74(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~64~13 0 75(_scalar (_to i 0 i 64))))
		(_var(_int i 19 0 75(_prcs 12)))
		(_file(_int logFile -3 0 78(_prcs 12(_code 14))))
		(_var(_int lineOut -4 0 80(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1328 0 81(_array -1((_dto i 127 i 0)))))
		(_var(_int lineFieldOut 20 0 81(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~28~13 0 82(_scalar (_to i 0 i 28))))
		(_var(_int j 21 0 82(_prcs 12)))
		(_var(_int vTime -2 0 84(_prcs 12((ns 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((instruction)(<<.pipelinedcpu_tb.UUT.u0.instruction>>())))(_trgt(7))(_sens(19())))))
			(line__56(_arch 1 0 56(_assignment(_alias((valueA)(<<.pipelinedcpu_tb.UUT.u4.valueA>>())))(_trgt(8))(_sens(20())))))
			(line__57(_arch 2 0 57(_assignment(_alias((valueB)(<<.pipelinedcpu_tb.UUT.u4.valueB>>())))(_trgt(9))(_sens(21())))))
			(line__58(_arch 3 0 58(_assignment(_alias((valueC)(<<.pipelinedcpu_tb.UUT.u4.valueC>>())))(_trgt(10))(_sens(22())))))
			(line__59(_arch 4 0 59(_assignment(_alias((immediate)(<<.pipelinedcpu_tb.UUT.u2.immediate>>())))(_trgt(17))(_sens(23())))))
			(line__60(_arch 5 0 60(_assignment(_alias((rs1)(<<.pipelinedcpu_tb.UUT.u7.rs1>>())))(_trgt(11))(_sens(24())))))
			(line__61(_arch 6 0 61(_assignment(_alias((rs2)(<<.pipelinedcpu_tb.UUT.u7.rs2>>())))(_trgt(12))(_sens(25())))))
			(line__62(_arch 7 0 62(_assignment(_alias((rs3)(<<.pipelinedcpu_tb.UUT.u7.rs3>>())))(_trgt(13))(_sens(26())))))
			(line__63(_arch 8 0 63(_assignment(_alias((cop)(<<.pipelinedcpu_tb.UUT.u7.cop>>())))(_trgt(15))(_sens(27())))))
			(line__64(_arch 9 0 64(_assignment(_alias((rd)(<<.pipelinedcpu_tb.UUT.u7.rd>>())))(_trgt(14))(_sens(28())))))
			(line__65(_arch 10 0 65(_assignment(_alias((address)(<<.pipelinedcpu_tb.UUT.u8.rdAddressIn>>())))(_trgt(16))(_sens(29())))))
			(line__66(_arch 11 0 66(_assignment(_alias((registerFile)(<<.pipelinedcpu_tb.UUT.u4.regFile>>())))(_trgt(18))(_sens(30())))))
			(tb1(_arch 12 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(7)(8(d_15_0))(9(d_15_0))(10(d_15_0))(11(d_15_0))(12(d_15_0))(13(d_15_0))(14(d_15_0))(15)(16)(17)(18)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext HWRITE(0 12))
			(_ext WRITE(2 28))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701669236)
		(1953721929 1952675186 7237481)
		(1449616722 1702194273 65)
		(1449616722 1702194273 66)
		(1449616722 1702194273 67)
		(1701670217 1952541028 101)
		(542460993 3240818)
		(542460993 3306354)
		(542460993 3371890)
		(542460993 7368547)
		(542460993 7632239)
		(1953067607 1681989733 1936028260 115)
		(1768383826 1919251571 1818838560 1850024037 1951604836 6648929)
		(2108713)
		(677864818)
		(1953721929 1952675186 1936617321 1954051118)
		(1181183820 778398825 7633012)
	)
	(_model . tb 15 -1)
)
I 000043 55 7634          1638471598491 tb
(_unit VHDL(pipelinedcpu_tb 0 26(tb 0 30))
	(_version ve4)
	(_time 1638471598492 2021.12.02 13:59:58)
	(_source(\../src/PipelinedCPU_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code fffbf9afa0a9abe9f3fcbca5a7f9aaf9faf9fbf9fc)
	(_ent
		(_time 1638150671132)
	)
	(_inst UUT 0 52(_ent . PipelinedCPU)
		(_port
			((addressIn)(addressIn))
			((dataIn)(dataIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((clock)(clock))
			((pcWrite)(pcWrite))
			((pcWriteValue)(pcWriteValue))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int addressIn 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 32(_array -1((_dto i 24 i 0)))))
		(_sig(_int dataIn 1 0 32(_arch(_uni))))
		(_sig(_int imWrite -1 0 33(_arch(_uni))))
		(_sig(_int stall -1 0 34(_arch(_uni))))
		(_sig(_int clock -1 0 35(_arch(_uni))))
		(_sig(_int pcWrite -1 0 36(_arch(_uni))))
		(_sig(_int pcWriteValue 0 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int valueA 2 0 41(_arch(_uni))))
		(_sig(_int valueB 2 0 41(_arch(_uni))))
		(_sig(_int valueC 2 0 41(_arch(_uni))))
		(_sig(_int rs1 2 0 41(_arch(_uni))))
		(_sig(_int rs2 2 0 41(_arch(_uni))))
		(_sig(_int rs3 2 0 41(_arch(_uni))))
		(_sig(_int rd 2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int cop 3 0 42(_arch(_uni))))
		(_sig(_int address 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate 4 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int registers 0 46(_array 5((_to i 0 i 31)))))
		(_sig(_int registerFile 6 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u0.instruction>> 7 0 55(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~136 0 56(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueA>> 8 0 56(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~138 0 57(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueB>> 9 0 57(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 58(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueC>> 10 0 58(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u2.immediate>> 11 0 59(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1314 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs1>> 12 0 60(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1316 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs2>> 13 0 61(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 62(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs3>> 14 0 62(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 63(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.cop>> 15 0 63(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 64(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rd>> 16 0 64(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u8.rdAddressIn>> 17 0 65(_int(-1))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.regFile>> 6 0 66(_int(-1))))
		(_cnst(_int period -2 0 69(_prcs 12((ns 4626322717216342016)))))
		(_file(_int f -3 0 71(_prcs 12(_code 13))))
		(_var(_int currentLine -4 0 73(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1326 0 74(_array -1((_dto i 24 i 0)))))
		(_var(_int lineField 18 0 74(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~64~13 0 75(_scalar (_to i 0 i 64))))
		(_var(_int i 19 0 75(_prcs 12)))
		(_file(_int logFile -3 0 78(_prcs 12(_code 14))))
		(_var(_int lineOut -4 0 80(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1328 0 81(_array -1((_dto i 127 i 0)))))
		(_var(_int lineFieldOut 20 0 81(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~28~13 0 82(_scalar (_to i 0 i 28))))
		(_var(_int j 21 0 82(_prcs 12)))
		(_var(_int vTime -2 0 84(_prcs 12((ns 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((instruction)(<<.pipelinedcpu_tb.UUT.u0.instruction>>())))(_trgt(7))(_sens(19())))))
			(line__56(_arch 1 0 56(_assignment(_alias((valueA)(<<.pipelinedcpu_tb.UUT.u4.valueA>>())))(_trgt(8))(_sens(20())))))
			(line__57(_arch 2 0 57(_assignment(_alias((valueB)(<<.pipelinedcpu_tb.UUT.u4.valueB>>())))(_trgt(9))(_sens(21())))))
			(line__58(_arch 3 0 58(_assignment(_alias((valueC)(<<.pipelinedcpu_tb.UUT.u4.valueC>>())))(_trgt(10))(_sens(22())))))
			(line__59(_arch 4 0 59(_assignment(_alias((immediate)(<<.pipelinedcpu_tb.UUT.u2.immediate>>())))(_trgt(17))(_sens(23())))))
			(line__60(_arch 5 0 60(_assignment(_alias((rs1)(<<.pipelinedcpu_tb.UUT.u7.rs1>>())))(_trgt(11))(_sens(24())))))
			(line__61(_arch 6 0 61(_assignment(_alias((rs2)(<<.pipelinedcpu_tb.UUT.u7.rs2>>())))(_trgt(12))(_sens(25())))))
			(line__62(_arch 7 0 62(_assignment(_alias((rs3)(<<.pipelinedcpu_tb.UUT.u7.rs3>>())))(_trgt(13))(_sens(26())))))
			(line__63(_arch 8 0 63(_assignment(_alias((cop)(<<.pipelinedcpu_tb.UUT.u7.cop>>())))(_trgt(15))(_sens(27())))))
			(line__64(_arch 9 0 64(_assignment(_alias((rd)(<<.pipelinedcpu_tb.UUT.u7.rd>>())))(_trgt(14))(_sens(28())))))
			(line__65(_arch 10 0 65(_assignment(_alias((address)(<<.pipelinedcpu_tb.UUT.u8.rdAddressIn>>())))(_trgt(16))(_sens(29())))))
			(line__66(_arch 11 0 66(_assignment(_alias((registerFile)(<<.pipelinedcpu_tb.UUT.u4.regFile>>())))(_trgt(18))(_sens(30())))))
			(tb1(_arch 12 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(7)(8(d_15_0))(9(d_15_0))(10(d_15_0))(11(d_15_0))(12(d_15_0))(13(d_15_0))(14(d_15_0))(15)(16)(17)(18)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext HWRITE(0 12))
			(_ext WRITE(2 28))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701669236)
		(1953721929 1952675186 7237481)
		(1449616722 1702194273 65)
		(1449616722 1702194273 66)
		(1449616722 1702194273 67)
		(1701670217 1952541028 101)
		(542460993 3240818)
		(542460993 3306354)
		(542460993 3371890)
		(542460993 7368547)
		(542460993 7632239)
		(1953067607 1681989733 1936028260 115)
		(1768383826 1919251571 1818838560 1850024037 1951604836 6648929)
		(2108713)
		(677864818)
		(1953721929 1952675186 1936617321 1954051118)
		(1181183820 778398825 7633012)
	)
	(_model . tb 15 -1)
)
I 000043 55 7634          1638476416050 tb
(_unit VHDL(pipelinedcpu_tb 0 26(tb 0 30))
	(_version ve4)
	(_time 1638476416052 2021.12.02 15:20:16)
	(_source(\../src/PipelinedCPU_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9acf9395c2ccce8c9699d9c0c29ccf9c9f9c9e9c99)
	(_ent
		(_time 1638150671132)
	)
	(_inst UUT 0 52(_ent . PipelinedCPU)
		(_port
			((addressIn)(addressIn))
			((dataIn)(dataIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((clock)(clock))
			((pcWrite)(pcWrite))
			((pcWriteValue)(pcWriteValue))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int addressIn 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 32(_array -1((_dto i 24 i 0)))))
		(_sig(_int dataIn 1 0 32(_arch(_uni))))
		(_sig(_int imWrite -1 0 33(_arch(_uni))))
		(_sig(_int stall -1 0 34(_arch(_uni))))
		(_sig(_int clock -1 0 35(_arch(_uni))))
		(_sig(_int pcWrite -1 0 36(_arch(_uni))))
		(_sig(_int pcWriteValue 0 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int valueA 2 0 41(_arch(_uni))))
		(_sig(_int valueB 2 0 41(_arch(_uni))))
		(_sig(_int valueC 2 0 41(_arch(_uni))))
		(_sig(_int rs1 2 0 41(_arch(_uni))))
		(_sig(_int rs2 2 0 41(_arch(_uni))))
		(_sig(_int rs3 2 0 41(_arch(_uni))))
		(_sig(_int rd 2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int cop 3 0 42(_arch(_uni))))
		(_sig(_int address 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate 4 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int registers 0 46(_array 5((_to i 0 i 31)))))
		(_sig(_int registerFile 6 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u0.instruction>> 7 0 55(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~136 0 56(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueA>> 8 0 56(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~138 0 57(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueB>> 9 0 57(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 58(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueC>> 10 0 58(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u2.immediate>> 11 0 59(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1314 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs1>> 12 0 60(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1316 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs2>> 13 0 61(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 62(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs3>> 14 0 62(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 63(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.cop>> 15 0 63(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 64(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rd>> 16 0 64(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u8.rdAddressIn>> 17 0 65(_int(-1))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.regFile>> 6 0 66(_int(-1))))
		(_cnst(_int period -2 0 69(_prcs 12((ns 4626322717216342016)))))
		(_file(_int f -3 0 71(_prcs 12(_code 13))))
		(_var(_int currentLine -4 0 73(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1326 0 74(_array -1((_dto i 24 i 0)))))
		(_var(_int lineField 18 0 74(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~64~13 0 75(_scalar (_to i 0 i 64))))
		(_var(_int i 19 0 75(_prcs 12)))
		(_file(_int logFile -3 0 78(_prcs 12(_code 14))))
		(_var(_int lineOut -4 0 80(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1328 0 81(_array -1((_dto i 127 i 0)))))
		(_var(_int lineFieldOut 20 0 81(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~28~13 0 82(_scalar (_to i 0 i 28))))
		(_var(_int j 21 0 82(_prcs 12)))
		(_var(_int vTime -2 0 84(_prcs 12((ns 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((instruction)(<<.pipelinedcpu_tb.UUT.u0.instruction>>())))(_trgt(7))(_sens(19())))))
			(line__56(_arch 1 0 56(_assignment(_alias((valueA)(<<.pipelinedcpu_tb.UUT.u4.valueA>>())))(_trgt(8))(_sens(20())))))
			(line__57(_arch 2 0 57(_assignment(_alias((valueB)(<<.pipelinedcpu_tb.UUT.u4.valueB>>())))(_trgt(9))(_sens(21())))))
			(line__58(_arch 3 0 58(_assignment(_alias((valueC)(<<.pipelinedcpu_tb.UUT.u4.valueC>>())))(_trgt(10))(_sens(22())))))
			(line__59(_arch 4 0 59(_assignment(_alias((immediate)(<<.pipelinedcpu_tb.UUT.u2.immediate>>())))(_trgt(17))(_sens(23())))))
			(line__60(_arch 5 0 60(_assignment(_alias((rs1)(<<.pipelinedcpu_tb.UUT.u7.rs1>>())))(_trgt(11))(_sens(24())))))
			(line__61(_arch 6 0 61(_assignment(_alias((rs2)(<<.pipelinedcpu_tb.UUT.u7.rs2>>())))(_trgt(12))(_sens(25())))))
			(line__62(_arch 7 0 62(_assignment(_alias((rs3)(<<.pipelinedcpu_tb.UUT.u7.rs3>>())))(_trgt(13))(_sens(26())))))
			(line__63(_arch 8 0 63(_assignment(_alias((cop)(<<.pipelinedcpu_tb.UUT.u7.cop>>())))(_trgt(15))(_sens(27())))))
			(line__64(_arch 9 0 64(_assignment(_alias((rd)(<<.pipelinedcpu_tb.UUT.u7.rd>>())))(_trgt(14))(_sens(28())))))
			(line__65(_arch 10 0 65(_assignment(_alias((address)(<<.pipelinedcpu_tb.UUT.u8.rdAddressIn>>())))(_trgt(16))(_sens(29())))))
			(line__66(_arch 11 0 66(_assignment(_alias((registerFile)(<<.pipelinedcpu_tb.UUT.u4.regFile>>())))(_trgt(18))(_sens(30())))))
			(tb1(_arch 12 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(7)(8(d_15_0))(9(d_15_0))(10(d_15_0))(11(d_15_0))(12(d_15_0))(13(d_15_0))(14(d_15_0))(15)(16)(17)(18)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext HWRITE(0 12))
			(_ext WRITE(2 28))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701669236)
		(1953721929 1952675186 7237481)
		(1449616722 1702194273 65)
		(1449616722 1702194273 66)
		(1449616722 1702194273 67)
		(1701670217 1952541028 101)
		(542460993 3240818)
		(542460993 3306354)
		(542460993 3371890)
		(542460993 7368547)
		(542460993 7632239)
		(1953067607 1681989733 1936028260 115)
		(1768383826 1919251571 1818838560 1850024037 1951604836 6648929)
		(2108713)
		(677864818)
		(1953721929 1952675186 1936617321 1954051118)
		(1181183820 778398825 7633012)
	)
	(_model . tb 15 -1)
)
I 000043 55 7636          1638476666950 tb
(_unit VHDL(pipelinedcpu_tb 0 26(tb 0 30))
	(_version ve4)
	(_time 1638476666951 2021.12.02 15:24:26)
	(_source(\../src/PipelinedCPU_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code a5aaf1f2a9f3f1b3a9a6e6fffda3f0a3a0a3a1a3a6)
	(_ent
		(_time 1638150671132)
	)
	(_inst UUT 0 52(_ent . PipelinedCPU)
		(_port
			((addressIn)(addressIn))
			((dataIn)(dataIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((clock)(clock))
			((pcWrite)(pcWrite))
			((pcWriteValue)(pcWriteValue))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int addressIn 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 32(_array -1((_dto i 24 i 0)))))
		(_sig(_int dataIn 1 0 32(_arch(_uni))))
		(_sig(_int imWrite -1 0 33(_arch(_uni))))
		(_sig(_int stall -1 0 34(_arch(_uni))))
		(_sig(_int clock -1 0 35(_arch(_uni))))
		(_sig(_int pcWrite -1 0 36(_arch(_uni))))
		(_sig(_int pcWriteValue 0 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int valueA 2 0 41(_arch(_uni))))
		(_sig(_int valueB 2 0 41(_arch(_uni))))
		(_sig(_int valueC 2 0 41(_arch(_uni))))
		(_sig(_int rs1 2 0 41(_arch(_uni))))
		(_sig(_int rs2 2 0 41(_arch(_uni))))
		(_sig(_int rs3 2 0 41(_arch(_uni))))
		(_sig(_int rd 2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int cop 3 0 42(_arch(_uni))))
		(_sig(_int address 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate 4 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int registers 0 46(_array 5((_to i 0 i 31)))))
		(_sig(_int registerFile 6 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u0.instruction>> 7 0 55(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~136 0 56(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueA>> 8 0 56(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~138 0 57(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueB>> 9 0 57(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 58(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueC>> 10 0 58(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u2.immediate>> 11 0 59(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1314 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs1>> 12 0 60(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1316 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs2>> 13 0 61(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 62(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs3>> 14 0 62(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 63(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.cop>> 15 0 63(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 64(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rd>> 16 0 64(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u8.rdAddressIn>> 17 0 65(_int(-1))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.regFile>> 6 0 66(_int(-1))))
		(_cnst(_int period -2 0 69(_prcs 12((ns 4626322717216342016)))))
		(_file(_int f -3 0 71(_prcs 12(_code 13))))
		(_var(_int currentLine -4 0 73(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1326 0 74(_array -1((_dto i 24 i 0)))))
		(_var(_int lineField 18 0 74(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~64~13 0 75(_scalar (_to i 0 i 64))))
		(_var(_int i 19 0 75(_prcs 12)))
		(_file(_int logFile -3 0 78(_prcs 12(_code 14))))
		(_var(_int lineOut -4 0 80(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1328 0 81(_array -1((_dto i 127 i 0)))))
		(_var(_int lineFieldOut 20 0 81(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~64~1329 0 82(_scalar (_to i 0 i 64))))
		(_var(_int j 21 0 82(_prcs 12)))
		(_var(_int vTime -2 0 84(_prcs 12((ns 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((instruction)(<<.pipelinedcpu_tb.UUT.u0.instruction>>())))(_trgt(7))(_sens(19())))))
			(line__56(_arch 1 0 56(_assignment(_alias((valueA)(<<.pipelinedcpu_tb.UUT.u4.valueA>>())))(_trgt(8))(_sens(20())))))
			(line__57(_arch 2 0 57(_assignment(_alias((valueB)(<<.pipelinedcpu_tb.UUT.u4.valueB>>())))(_trgt(9))(_sens(21())))))
			(line__58(_arch 3 0 58(_assignment(_alias((valueC)(<<.pipelinedcpu_tb.UUT.u4.valueC>>())))(_trgt(10))(_sens(22())))))
			(line__59(_arch 4 0 59(_assignment(_alias((immediate)(<<.pipelinedcpu_tb.UUT.u2.immediate>>())))(_trgt(17))(_sens(23())))))
			(line__60(_arch 5 0 60(_assignment(_alias((rs1)(<<.pipelinedcpu_tb.UUT.u7.rs1>>())))(_trgt(11))(_sens(24())))))
			(line__61(_arch 6 0 61(_assignment(_alias((rs2)(<<.pipelinedcpu_tb.UUT.u7.rs2>>())))(_trgt(12))(_sens(25())))))
			(line__62(_arch 7 0 62(_assignment(_alias((rs3)(<<.pipelinedcpu_tb.UUT.u7.rs3>>())))(_trgt(13))(_sens(26())))))
			(line__63(_arch 8 0 63(_assignment(_alias((cop)(<<.pipelinedcpu_tb.UUT.u7.cop>>())))(_trgt(15))(_sens(27())))))
			(line__64(_arch 9 0 64(_assignment(_alias((rd)(<<.pipelinedcpu_tb.UUT.u7.rd>>())))(_trgt(14))(_sens(28())))))
			(line__65(_arch 10 0 65(_assignment(_alias((address)(<<.pipelinedcpu_tb.UUT.u8.rdAddressIn>>())))(_trgt(16))(_sens(29())))))
			(line__66(_arch 11 0 66(_assignment(_alias((registerFile)(<<.pipelinedcpu_tb.UUT.u4.regFile>>())))(_trgt(18))(_sens(30())))))
			(tb1(_arch 12 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(7)(8(d_15_0))(9(d_15_0))(10(d_15_0))(11(d_15_0))(12(d_15_0))(13(d_15_0))(14(d_15_0))(15)(16)(17)(18)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext HWRITE(0 12))
			(_ext WRITE(2 28))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701669236)
		(1953721929 1952675186 7237481)
		(1449616722 1702194273 65)
		(1449616722 1702194273 66)
		(1449616722 1702194273 67)
		(1701670217 1952541028 101)
		(542460993 3240818)
		(542460993 3306354)
		(542460993 3371890)
		(542460993 7368547)
		(542460993 7632239)
		(1953067607 1681989733 1936028260 115)
		(1768383826 1919251571 1818838560 1850024037 1951604836 6648929)
		(2108713)
		(677864818)
		(1953721929 1952675186 1936617321 1954051118)
		(1181183820 778398825 7633012)
	)
	(_model . tb 15 -1)
)
V 000043 55 7580          1638476896881 tb
(_unit VHDL(pipelinedcpu_tb 0 26(tb 0 30))
	(_version ve4)
	(_time 1638476896882 2021.12.02 15:28:16)
	(_source(\../src/PipelinedCPU_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code d6d18084d98082c0dad5958c8ed083d0d3d0d2d0d5)
	(_ent
		(_time 1638150671132)
	)
	(_inst UUT 0 52(_ent . PipelinedCPU)
		(_port
			((addressIn)(addressIn))
			((dataIn)(dataIn))
			((imWrite)(imWrite))
			((stall)(stall))
			((clock)(clock))
			((pcWrite)(pcWrite))
			((pcWriteValue)(pcWriteValue))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int addressIn 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 32(_array -1((_dto i 24 i 0)))))
		(_sig(_int dataIn 1 0 32(_arch(_uni))))
		(_sig(_int imWrite -1 0 33(_arch(_uni))))
		(_sig(_int stall -1 0 34(_arch(_uni))))
		(_sig(_int clock -1 0 35(_arch(_uni))))
		(_sig(_int pcWrite -1 0 36(_arch(_uni))))
		(_sig(_int pcWriteValue 0 0 37(_arch(_uni))))
		(_sig(_int instruction 1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 41(_array -1((_dto i 127 i 0)))))
		(_sig(_int valueA 2 0 41(_arch(_uni))))
		(_sig(_int valueB 2 0 41(_arch(_uni))))
		(_sig(_int valueC 2 0 41(_arch(_uni))))
		(_sig(_int rs1 2 0 41(_arch(_uni))))
		(_sig(_int rs2 2 0 41(_arch(_uni))))
		(_sig(_int rs3 2 0 41(_arch(_uni))))
		(_sig(_int rd 2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_sig(_int cop 3 0 42(_arch(_uni))))
		(_sig(_int address 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44(_array -1((_dto i 15 i 0)))))
		(_sig(_int immediate 4 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~132 0 46(_array -1((_dto i 127 i 0)))))
		(_type(_int registers 0 46(_array 5((_to i 0 i 31)))))
		(_sig(_int registerFile 6 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u0.instruction>> 7 0 55(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~136 0 56(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueA>> 8 0 56(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~138 0 57(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueB>> 9 0 57(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1310 0 58(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.valueC>> 10 0 58(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u2.immediate>> 11 0 59(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1314 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs1>> 12 0 60(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1316 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs2>> 13 0 61(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 62(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rs3>> 14 0 62(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 63(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.cop>> 15 0 63(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 64(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u7.rd>> 16 0 64(_int(-1))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u8.rdAddressIn>> 17 0 65(_int(-1))))
		(_sig(_alias <<.pipelinedcpu_tb.UUT.u4.regFile>> 6 0 66(_int(-1))))
		(_cnst(_int period -2 0 69(_prcs 12((ns 4626322717216342016)))))
		(_file(_int f -3 0 71(_prcs 12(_code 13))))
		(_var(_int currentLine -4 0 73(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1326 0 74(_array -1((_dto i 24 i 0)))))
		(_var(_int lineField 18 0 74(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~64~13 0 75(_scalar (_to i 0 i 64))))
		(_var(_int i 19 0 75(_prcs 12)))
		(_file(_int logFile -3 0 78(_prcs 12(_code 14))))
		(_var(_int lineOut -4 0 80(_prcs 12)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1328 0 81(_array -1((_dto i 127 i 0)))))
		(_var(_int lineFieldOut 20 0 81(_prcs 12)))
		(_type(_int ~INTEGER~range~0~to~64~1329 0 82(_scalar (_to i 0 i 64))))
		(_var(_int j 21 0 82(_prcs 12)))
		(_var(_int vTime -2 0 84(_prcs 12((ns 0)))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((instruction)(<<.pipelinedcpu_tb.UUT.u0.instruction>>())))(_trgt(7))(_sens(19())))))
			(line__56(_arch 1 0 56(_assignment(_alias((valueA)(<<.pipelinedcpu_tb.UUT.u4.valueA>>())))(_trgt(8))(_sens(20())))))
			(line__57(_arch 2 0 57(_assignment(_alias((valueB)(<<.pipelinedcpu_tb.UUT.u4.valueB>>())))(_trgt(9))(_sens(21())))))
			(line__58(_arch 3 0 58(_assignment(_alias((valueC)(<<.pipelinedcpu_tb.UUT.u4.valueC>>())))(_trgt(10))(_sens(22())))))
			(line__59(_arch 4 0 59(_assignment(_alias((immediate)(<<.pipelinedcpu_tb.UUT.u2.immediate>>())))(_trgt(17))(_sens(23())))))
			(line__60(_arch 5 0 60(_assignment(_alias((rs1)(<<.pipelinedcpu_tb.UUT.u7.rs1>>())))(_trgt(11))(_sens(24())))))
			(line__61(_arch 6 0 61(_assignment(_alias((rs2)(<<.pipelinedcpu_tb.UUT.u7.rs2>>())))(_trgt(12))(_sens(25())))))
			(line__62(_arch 7 0 62(_assignment(_alias((rs3)(<<.pipelinedcpu_tb.UUT.u7.rs3>>())))(_trgt(13))(_sens(26())))))
			(line__63(_arch 8 0 63(_assignment(_alias((cop)(<<.pipelinedcpu_tb.UUT.u7.cop>>())))(_trgt(15))(_sens(27())))))
			(line__64(_arch 9 0 64(_assignment(_alias((rd)(<<.pipelinedcpu_tb.UUT.u7.rd>>())))(_trgt(14))(_sens(28())))))
			(line__65(_arch 10 0 65(_assignment(_alias((address)(<<.pipelinedcpu_tb.UUT.u8.rdAddressIn>>())))(_trgt(16))(_sens(29())))))
			(line__66(_arch 11 0 66(_assignment(_alias((registerFile)(<<.pipelinedcpu_tb.UUT.u4.regFile>>())))(_trgt(18))(_sens(30())))))
			(tb1(_arch 12 0 68(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)))))
		)
		(_subprogram
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext HWRITE(0 12))
			(_ext WRITE(2 28))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701669236)
		(1953721929 1952675186 7237481)
		(1449616722 1702194273 65)
		(1449616722 1702194273 66)
		(1449616722 1702194273 67)
		(1701670217 1952541028 101)
		(542460993 3240818)
		(542460993 3306354)
		(542460993 3371890)
		(542460993 7368547)
		(542460993 7632239)
		(1953067607 1681989733 1936028260 115)
		(1768383826 1919251571 1818838560 1850024037 1951604836 6648929)
		(2108713)
		(677864818)
		(1953721929 1952675186 1936617321 1954051118)
		(1181183820 778398825 7633012)
	)
	(_model . tb 15 -1)
)
