#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 26 20:39:33 2023
# Process ID: 25528
# Current directory: F:/project/VGA/vga_char
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25292 F:\project\VGA\vga_char\char.xpr
# Log file: F:/project/VGA/vga_char/vivado.log
# Journal file: F:/project/VGA/vga_char\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/VGA/vga_char/char.xpr
update_compile_order -fileset sources_1
launch_simulation
source vga_char.tcl
close_sim
file mkdir F:/project/VGA/vga_char/char.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/project/VGA/vga_char/char.srcs/sim_1/new/tb_char.v w ]
add_files -fileset sim_1 F:/project/VGA/vga_char/char.srcs/sim_1/new/tb_char.v
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {37} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {49} CONFIG.CLKOUT1_JITTER {199.839} CONFIG.CLKOUT1_PHASE_ERROR {173.631}] [get_ips pll_108]
generate_target all [get_files  F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.xci]
catch { config_ip_cache -export [get_ips -all pll_108] }
export_ip_user_files -of_objects [get_files F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.xci] -no_script -sync -force -quiet
reset_run pll_108_synth_1
launch_runs -jobs 10 pll_108_synth_1
export_simulation -of_objects [get_files F:/project/VGA/vga_char/char.srcs/sources_1/ip/pll_108/pll_108.xci] -directory F:/project/VGA/vga_char/char.ip_user_files/sim_scripts -ip_user_files_dir F:/project/VGA/vga_char/char.ip_user_files -ipstatic_source_dir F:/project/VGA/vga_char/char.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/project/VGA/vga_char/char.cache/compile_simlib/modelsim} {questa=F:/project/VGA/vga_char/char.cache/compile_simlib/questa} {riviera=F:/project/VGA/vga_char/char.cache/compile_simlib/riviera} {activehdl=F:/project/VGA/vga_char/char.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source vga_char.tcl
run all
close_sim
launch_simulation
source vga_char.tcl
close_sim
launch_simulation
source vga_char.tcl
run all
run all
close_sim
update_compile_order -fileset sim_1
launch_simulation
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_simulation
source tb_char.tcl
run all
close_sim
update_compile_order -fileset sources_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_simulation
source tb_char.tcl
run 20 ms
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_simulation
source tb_char.tcl
run 20 ms
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_sim
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_run impl_1
place_ports clk P17
place_ports rst R11
place_ports led K3
place_ports hsync D7
place_ports vsync C4
place_ports {rgb[11]} F5
place_ports {rgb[10]} C6
place_ports {rgb[9]} C5
place_ports {rgb[8]} B7
place_ports {rgb[7]} B6
place_ports {rgb[6]} A6
place_ports {rgb[5]} A5
place_ports {rgb[4]} D8
place_ports {rgb[3]} C7
place_ports {rgb[2]} E6
place_ports {rgb[1]} E5
place_ports {rgb[0]} E7
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[11]} {rgb[10]} {rgb[9]} {rgb[8]} {rgb[7]} {rgb[6]} {rgb[5]} {rgb[4]} {rgb[3]} {rgb[2]} {rgb[1]} {rgb[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vsync]]
file mkdir F:/project/VGA/vga_char/char.srcs/constrs_1/new
close [ open F:/project/VGA/vga_char/char.srcs/constrs_1/new/vga_char.xdc w ]
add_files -fileset constrs_1 F:/project/VGA/vga_char/char.srcs/constrs_1/new/vga_char.xdc
set_property target_constrs_file F:/project/VGA/vga_char/char.srcs/constrs_1/new/vga_char.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
