#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Apr 25 17:01:23 2018
# Process ID: 11360
# Current directory: C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.runs/synth_1
# Command line: vivado.exe -log display_num.vds -mode batch -messageDb vivado.pb -notrace -source display_num.tcl
# Log file: C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.runs/synth_1/display_num.vds
# Journal file: C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_num.tcl -notrace
Command: synth_design -top display_num -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 263.734 ; gain = 92.203
---------------------------------------------------------------------------------
WARNING: [Synth 8-2816] unknown character 'o' in enumeration encoding is considered 'X' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/num_disp_SM.vhd:49]
WARNING: [Synth 8-1950] enum_encoding attribute specifies incorrect number of valid encoding values for type type_state ; encoding ignored [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/num_disp_SM.vhd:49]
WARNING: [Synth 8-1565] actual for formal port blank is neither a static name nor a globally static expression [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:155]
WARNING: [Synth 8-1565] actual for formal port clk is neither a static name nor a globally static expression [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:160]
INFO: [Synth 8-638] synthesizing module 'display_num' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:28]
INFO: [Synth 8-3491] module 'count_eighthms' declared at 'C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/count_eighthms.vhd:33' bound to instance 'u1' of component 'count_eighthms' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:124]
INFO: [Synth 8-638] synthesizing module 'count_eighthms' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/count_eighthms.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'count_eighthms' (1#1) [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/count_eighthms.vhd:40]
INFO: [Synth 8-3491] module 'count_8' declared at 'C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/count_8.vhd:33' bound to instance 'u2' of component 'count_8' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:130]
INFO: [Synth 8-638] synthesizing module 'count_8' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/count_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'count_8' (2#1) [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/count_8.vhd:40]
INFO: [Synth 8-3491] module 'bus_mux_8to1' declared at 'C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/bus_mux_8to1.vhd:15' bound to instance 'u3' of component 'bus_mux_8to1' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:136]
INFO: [Synth 8-638] synthesizing module 'bus_mux_8to1' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/bus_mux_8to1.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/bus_mux_8to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'bus_mux_8to1' (3#1) [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/bus_mux_8to1.vhd:29]
INFO: [Synth 8-3491] module 'hex_to_7_seg' declared at 'C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/hex_to_7_seg.vhd:15' bound to instance 'u4' of component 'hex_to_7_seg' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:148]
INFO: [Synth 8-638] synthesizing module 'hex_to_7_seg' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/hex_to_7_seg.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/hex_to_7_seg.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'hex_to_7_seg' (4#1) [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/hex_to_7_seg.vhd:22]
INFO: [Synth 8-3491] module 'one_hot_dec_anode' declared at 'C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/one_hot_dec_anode.vhd:15' bound to instance 'u5' of component 'one_hot_dec_anode' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:153]
INFO: [Synth 8-638] synthesizing module 'one_hot_dec_anode' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/one_hot_dec_anode.vhd:23]
WARNING: [Synth 8-153] case item 4'b1xxx will never be executed [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/one_hot_dec_anode.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'one_hot_dec_anode' (5#1) [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/one_hot_dec_anode.vhd:23]
INFO: [Synth 8-3491] module 'num_disp_SM' declared at 'C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/num_disp_SM.vhd:34' bound to instance 'u6' of component 'num_disp_SM' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:159]
INFO: [Synth 8-638] synthesizing module 'num_disp_SM' [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/num_disp_SM.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'num_disp_SM' (6#1) [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/num_disp_SM.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'display_num' (7#1) [C:/Users/Justin/Desktop/DataPath/RAMcontroller/RAMcontroller.srcs/sources_1/new/display_num.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 299.039 ; gain = 127.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 299.039 ; gain = 127.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Justin/Desktop/DataPath/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Justin/Desktop/DataPath/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Justin/Desktop/DataPath/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_num_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_num_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 596.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module count_eighthms 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module count_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module hex_to_7_seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module one_hot_dec_anode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module num_disp_SM 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 596.125 ; gain = 424.594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 596.125 ; gain = 424.594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 596.125 ; gain = 424.594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    17|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |    15|
|7     |LUT5   |     9|
|8     |LUT6   |     8|
|9     |MUXF7  |     4|
|10    |FDCE   |     2|
|11    |FDRE   |    20|
|12    |IBUF   |    35|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   132|
|2     |  u1     |count_eighthms |    42|
|3     |  u2     |count_8        |    33|
|4     |  u6     |num_disp_SM    |     5|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 596.125 ; gain = 424.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 596.125 ; gain = 108.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 596.125 ; gain = 424.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 596.125 ; gain = 408.730
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 596.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 17:02:14 2018...
