// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "10/27/2017 11:42:37"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module alu (
	A,
	B,
	cntrl,
	result,
	negative,
	zero,
	overflow,
	carry_out);
input 	logic [63:0] A ;
input 	logic [63:0] B ;
input 	logic [2:0] cntrl ;
output 	logic [63:0] result ;
output 	logic negative ;
output 	logic zero ;
output 	logic overflow ;
output 	logic carry_out ;

// Design Ports Information
// result[0]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[16]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[17]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[18]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[19]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[20]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[21]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[22]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[23]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[24]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[25]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[26]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[27]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[28]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[29]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[30]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[31]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[32]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[33]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[34]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[35]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[36]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[37]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[38]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[39]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[40]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[41]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[42]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[43]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[44]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[45]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[46]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[47]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[48]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[49]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[50]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[51]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[52]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[53]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[54]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[55]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[56]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[57]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[58]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[59]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[60]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[61]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[62]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[63]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// negative	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// overflow	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// carry_out	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntrl[1]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntrl[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntrl[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[8]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[9]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[10]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[11]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[12]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[13]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[14]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[15]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[16]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[16]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[17]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[17]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[18]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[18]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[19]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[19]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[20]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[20]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[21]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[21]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[22]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[22]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[23]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[23]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[24]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[24]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[25]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[25]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[26]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[26]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[27]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[27]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[28]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[28]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[29]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[29]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[30]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[31]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[31]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[32]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[32]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[33]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[33]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[34]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[34]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[35]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[35]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[36]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[36]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[37]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[37]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[38]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[38]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[39]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[39]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[40]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[40]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[41]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[41]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[42]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[42]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[43]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[43]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[44]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[44]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[45]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[45]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[46]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[46]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[47]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[47]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[48]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[48]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[49]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[49]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[50]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[50]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[51]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[51]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[52]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[52]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[53]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[53]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[54]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[54]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[55]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[55]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[56]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[56]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[57]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[57]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[58]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[58]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[59]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[59]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[60]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[60]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[61]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[61]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[62]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[62]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[63]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[63]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \cntrl[0]~input_o ;
wire \A[0]~input_o ;
wire \cntrl[1]~input_o ;
wire \cntrl[2]~input_o ;
wire \B[0]~input_o ;
wire \zero_bit|alu_connect|m|out~0_combout ;
wire \B[1]~input_o ;
wire \A[1]~input_o ;
wire \zero_bit|ad_sub_unit|c_out~0_combout ;
wire \eachalu[1].bits|alu_connect|m|out~0_combout ;
wire \A[2]~input_o ;
wire \eachalu[1].bits|ad_sub_unit|c_out~0_combout ;
wire \B[2]~input_o ;
wire \eachalu[2].bits|alu_connect|m|out~0_combout ;
wire \eachalu[2].bits|add_subtr_control|out~0_combout ;
wire \eachalu[2].bits|ad_sub_unit|c_out~0_combout ;
wire \A[3]~input_o ;
wire \B[3]~input_o ;
wire \eachalu[3].bits|alu_connect|m|out~0_combout ;
wire \B[4]~input_o ;
wire \eachalu[3].bits|add_subtr_control|out~0_combout ;
wire \eachalu[3].bits|ad_sub_unit|c_out~0_combout ;
wire \A[4]~input_o ;
wire \eachalu[4].bits|alu_connect|m|out~0_combout ;
wire \B[5]~input_o ;
wire \A[5]~input_o ;
wire \eachalu[4].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[4].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[4].bits|ad_sub_unit|ab~combout ;
wire \eachalu[4].bits|ad_sub_unit|c_out~2_combout ;
wire \eachalu[5].bits|alu_connect|m|out~0_combout ;
wire \B[6]~input_o ;
wire \A[6]~input_o ;
wire \eachalu[5].bits|add_subtr_control|out~0_combout ;
wire \eachalu[5].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[6].bits|alu_connect|m|out~0_combout ;
wire \B[7]~input_o ;
wire \A[7]~input_o ;
wire \eachalu[6].bits|add_subtr_control|out~0_combout ;
wire \eachalu[6].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[7].bits|alu_connect|m|out~0_combout ;
wire \A[8]~input_o ;
wire \B[8]~input_o ;
wire \eachalu[7].bits|add_subtr_control|out~0_combout ;
wire \eachalu[7].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[8].bits|alu_connect|m|out~0_combout ;
wire \eachalu[8].bits|add_subtr_control|out~0_combout ;
wire \eachalu[8].bits|ad_sub_unit|c_out~0_combout ;
wire \A[9]~input_o ;
wire \B[9]~input_o ;
wire \eachalu[9].bits|alu_connect|m|out~0_combout ;
wire \B[10]~input_o ;
wire \eachalu[9].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[9].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[9].bits|ad_sub_unit|ab~combout ;
wire \eachalu[9].bits|ad_sub_unit|c_out~2_combout ;
wire \A[10]~input_o ;
wire \eachalu[10].bits|alu_connect|m|out~0_combout ;
wire \A[11]~input_o ;
wire \eachalu[10].bits|add_subtr_control|out~0_combout ;
wire \eachalu[10].bits|ad_sub_unit|c_out~0_combout ;
wire \B[11]~input_o ;
wire \eachalu[11].bits|alu_connect|m|out~0_combout ;
wire \B[12]~input_o ;
wire \eachalu[11].bits|add_subtr_control|out~0_combout ;
wire \eachalu[11].bits|ad_sub_unit|c_out~0_combout ;
wire \A[12]~input_o ;
wire \eachalu[12].bits|alu_connect|m|out~0_combout ;
wire \eachalu[12].bits|add_subtr_control|out~0_combout ;
wire \eachalu[12].bits|ad_sub_unit|c_out~0_combout ;
wire \B[13]~input_o ;
wire \A[13]~input_o ;
wire \eachalu[13].bits|alu_connect|m|out~0_combout ;
wire \eachalu[13].bits|add_subtr_control|out~0_combout ;
wire \eachalu[13].bits|ad_sub_unit|c_out~0_combout ;
wire \B[14]~input_o ;
wire \A[14]~input_o ;
wire \eachalu[14].bits|alu_connect|m|out~0_combout ;
wire \eachalu[14].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[14].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[14].bits|ad_sub_unit|ab~combout ;
wire \eachalu[14].bits|ad_sub_unit|c_out~2_combout ;
wire \A[15]~input_o ;
wire \B[15]~input_o ;
wire \eachalu[15].bits|alu_connect|m|out~0_combout ;
wire \B[16]~input_o ;
wire \eachalu[15].bits|add_subtr_control|out~0_combout ;
wire \eachalu[15].bits|ad_sub_unit|c_out~0_combout ;
wire \A[16]~input_o ;
wire \eachalu[16].bits|alu_connect|m|out~0_combout ;
wire \eachalu[16].bits|add_subtr_control|out~0_combout ;
wire \eachalu[16].bits|ad_sub_unit|c_out~0_combout ;
wire \A[17]~input_o ;
wire \B[17]~input_o ;
wire \eachalu[17].bits|alu_connect|m|out~0_combout ;
wire \eachalu[17].bits|add_subtr_control|out~0_combout ;
wire \eachalu[17].bits|ad_sub_unit|c_out~0_combout ;
wire \B[18]~input_o ;
wire \A[18]~input_o ;
wire \eachalu[18].bits|alu_connect|m|out~0_combout ;
wire \eachalu[18].bits|add_subtr_control|out~0_combout ;
wire \eachalu[18].bits|ad_sub_unit|c_out~0_combout ;
wire \B[19]~input_o ;
wire \A[19]~input_o ;
wire \eachalu[19].bits|alu_connect|m|out~0_combout ;
wire \eachalu[19].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[19].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[19].bits|ad_sub_unit|ab~combout ;
wire \eachalu[19].bits|ad_sub_unit|c_out~2_combout ;
wire \A[20]~input_o ;
wire \B[20]~input_o ;
wire \eachalu[20].bits|alu_connect|m|out~0_combout ;
wire \B[21]~input_o ;
wire \A[21]~input_o ;
wire \eachalu[20].bits|add_subtr_control|out~0_combout ;
wire \eachalu[20].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[21].bits|alu_connect|m|out~0_combout ;
wire \eachalu[21].bits|add_subtr_control|out~0_combout ;
wire \eachalu[21].bits|ad_sub_unit|c_out~0_combout ;
wire \A[22]~input_o ;
wire \B[22]~input_o ;
wire \eachalu[22].bits|alu_connect|m|out~0_combout ;
wire \eachalu[22].bits|add_subtr_control|out~0_combout ;
wire \eachalu[22].bits|ad_sub_unit|c_out~0_combout ;
wire \A[23]~input_o ;
wire \B[23]~input_o ;
wire \eachalu[23].bits|alu_connect|m|out~0_combout ;
wire \eachalu[23].bits|add_subtr_control|out~0_combout ;
wire \eachalu[23].bits|ad_sub_unit|c_out~0_combout ;
wire \B[24]~input_o ;
wire \A[24]~input_o ;
wire \eachalu[24].bits|alu_connect|m|out~0_combout ;
wire \eachalu[24].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[24].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[24].bits|ad_sub_unit|ab~combout ;
wire \eachalu[24].bits|ad_sub_unit|c_out~2_combout ;
wire \A[25]~input_o ;
wire \B[25]~input_o ;
wire \eachalu[25].bits|alu_connect|m|out~0_combout ;
wire \eachalu[25].bits|add_subtr_control|out~0_combout ;
wire \eachalu[25].bits|ad_sub_unit|c_out~0_combout ;
wire \A[26]~input_o ;
wire \B[26]~input_o ;
wire \eachalu[26].bits|alu_connect|m|out~0_combout ;
wire \B[27]~input_o ;
wire \A[27]~input_o ;
wire \eachalu[26].bits|add_subtr_control|out~0_combout ;
wire \eachalu[26].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[27].bits|alu_connect|m|out~0_combout ;
wire \B[28]~input_o ;
wire \eachalu[27].bits|add_subtr_control|out~0_combout ;
wire \eachalu[27].bits|ad_sub_unit|c_out~0_combout ;
wire \A[28]~input_o ;
wire \eachalu[28].bits|alu_connect|m|out~0_combout ;
wire \B[29]~input_o ;
wire \A[29]~input_o ;
wire \eachalu[28].bits|add_subtr_control|out~0_combout ;
wire \eachalu[28].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[29].bits|alu_connect|m|out~0_combout ;
wire \B[30]~input_o ;
wire \A[30]~input_o ;
wire \eachalu[29].bits|ad_sub_unit|ab~combout ;
wire \eachalu[29].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[29].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[29].bits|ad_sub_unit|c_out~2_combout ;
wire \eachalu[30].bits|alu_connect|m|out~0_combout ;
wire \B[31]~input_o ;
wire \eachalu[30].bits|add_subtr_control|out~0_combout ;
wire \eachalu[30].bits|ad_sub_unit|c_out~0_combout ;
wire \A[31]~input_o ;
wire \eachalu[31].bits|alu_connect|m|out~0_combout ;
wire \A[32]~input_o ;
wire \eachalu[31].bits|add_subtr_control|out~0_combout ;
wire \eachalu[31].bits|ad_sub_unit|c_out~0_combout ;
wire \B[32]~input_o ;
wire \eachalu[32].bits|alu_connect|m|out~0_combout ;
wire \B[33]~input_o ;
wire \eachalu[32].bits|add_subtr_control|out~0_combout ;
wire \eachalu[32].bits|ad_sub_unit|c_out~0_combout ;
wire \A[33]~input_o ;
wire \eachalu[33].bits|alu_connect|m|out~0_combout ;
wire \eachalu[33].bits|add_subtr_control|out~0_combout ;
wire \eachalu[33].bits|ad_sub_unit|c_out~0_combout ;
wire \B[34]~input_o ;
wire \A[34]~input_o ;
wire \eachalu[34].bits|alu_connect|m|out~0_combout ;
wire \eachalu[34].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[34].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[34].bits|ad_sub_unit|ab~combout ;
wire \eachalu[34].bits|ad_sub_unit|c_out~2_combout ;
wire \B[35]~input_o ;
wire \A[35]~input_o ;
wire \eachalu[35].bits|alu_connect|m|out~0_combout ;
wire \A[36]~input_o ;
wire \eachalu[35].bits|add_subtr_control|out~0_combout ;
wire \eachalu[35].bits|ad_sub_unit|c_out~0_combout ;
wire \B[36]~input_o ;
wire \eachalu[36].bits|alu_connect|m|out~0_combout ;
wire \A[37]~input_o ;
wire \B[37]~input_o ;
wire \eachalu[36].bits|add_subtr_control|out~0_combout ;
wire \eachalu[36].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[37].bits|alu_connect|m|out~0_combout ;
wire \A[38]~input_o ;
wire \B[38]~input_o ;
wire \eachalu[37].bits|add_subtr_control|out~0_combout ;
wire \eachalu[37].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[38].bits|alu_connect|m|out~0_combout ;
wire \B[39]~input_o ;
wire \A[39]~input_o ;
wire \eachalu[38].bits|add_subtr_control|out~0_combout ;
wire \eachalu[38].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[39].bits|alu_connect|m|out~0_combout ;
wire \B[40]~input_o ;
wire \eachalu[39].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[39].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[39].bits|ad_sub_unit|ab~combout ;
wire \eachalu[39].bits|ad_sub_unit|c_out~2_combout ;
wire \A[40]~input_o ;
wire \eachalu[40].bits|alu_connect|m|out~0_combout ;
wire \B[41]~input_o ;
wire \A[41]~input_o ;
wire \eachalu[40].bits|add_subtr_control|out~0_combout ;
wire \eachalu[40].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[41].bits|alu_connect|m|out~0_combout ;
wire \A[42]~input_o ;
wire \eachalu[41].bits|add_subtr_control|out~0_combout ;
wire \eachalu[41].bits|ad_sub_unit|c_out~0_combout ;
wire \B[42]~input_o ;
wire \eachalu[42].bits|alu_connect|m|out~0_combout ;
wire \eachalu[42].bits|add_subtr_control|out~0_combout ;
wire \A[43]~input_o ;
wire \B[43]~input_o ;
wire \eachalu[43].bits|add_subtr_control|out~0_combout ;
wire \eachalu[43].bits|ad_sub_unit|out_digit~0_combout ;
wire \eachalu[1].bits|alu_connect|m|out~1_combout ;
wire \eachalu[43].bits|alu_connect|m|out~0_combout ;
wire \eachalu[43].bits|alu_connect|m|out~1_combout ;
wire \B[44]~input_o ;
wire \eachalu[43].bits|ad_sub_unit|c_out~0_combout ;
wire \A[44]~input_o ;
wire \eachalu[44].bits|alu_connect|m|out~0_combout ;
wire \eachalu[44].bits|add_subtr_control|out~0_combout ;
wire \eachalu[44].bits|ad_sub_unit|ab~combout ;
wire \B[45]~input_o ;
wire \A[45]~input_o ;
wire \eachalu[45].bits|alu_connect|m|out~0_combout ;
wire \eachalu[45].bits|add_subtr_control|out~0_combout ;
wire \eachalu[44].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[44].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[45].bits|alu_connect|m|out~1_combout ;
wire \B[46]~input_o ;
wire \A[46]~input_o ;
wire \eachalu[45].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[46].bits|alu_connect|m|out~0_combout ;
wire \B[47]~input_o ;
wire \A[47]~input_o ;
wire \eachalu[46].bits|add_subtr_control|out~0_combout ;
wire \eachalu[46].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[47].bits|alu_connect|m|out~0_combout ;
wire \eachalu[47].bits|add_subtr_control|out~0_combout ;
wire \A[48]~input_o ;
wire \B[48]~input_o ;
wire \eachalu[48].bits|add_subtr_control|out~0_combout ;
wire \eachalu[48].bits|ad_sub_unit|out_digit~0_combout ;
wire \eachalu[48].bits|alu_connect|m|out~0_combout ;
wire \eachalu[48].bits|alu_connect|m|out~1_combout ;
wire \eachalu[48].bits|ad_sub_unit|c_out~0_combout ;
wire \B[49]~input_o ;
wire \A[49]~input_o ;
wire \eachalu[49].bits|alu_connect|m|out~0_combout ;
wire \B[50]~input_o ;
wire \eachalu[50].bits|add_subtr_control|out~0_combout ;
wire \A[50]~input_o ;
wire \eachalu[50].bits|alu_connect|m|out~0_combout ;
wire \eachalu[49].bits|add_subtr_control|out~0_combout ;
wire \eachalu[49].bits|ad_sub_unit|ab~combout ;
wire \eachalu[49].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[49].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[50].bits|alu_connect|m|out~1_combout ;
wire \eachalu[50].bits|ad_sub_unit|c_out~0_combout ;
wire \A[51]~input_o ;
wire \B[51]~input_o ;
wire \eachalu[51].bits|alu_connect|m|out~0_combout ;
wire \B[52]~input_o ;
wire \eachalu[51].bits|add_subtr_control|out~0_combout ;
wire \eachalu[51].bits|ad_sub_unit|c_out~0_combout ;
wire \A[52]~input_o ;
wire \eachalu[52].bits|alu_connect|m|out~0_combout ;
wire \B[53]~input_o ;
wire \A[53]~input_o ;
wire \eachalu[53].bits|alu_connect|m|out~0_combout ;
wire \eachalu[53].bits|add_subtr_control|out~0_combout ;
wire \eachalu[53].bits|ad_sub_unit|out_digit~0_combout ;
wire \eachalu[52].bits|add_subtr_control|out~0_combout ;
wire \eachalu[53].bits|alu_connect|m|out~1_combout ;
wire \eachalu[53].bits|ad_sub_unit|c_out~0_combout ;
wire \B[54]~input_o ;
wire \A[54]~input_o ;
wire \eachalu[54].bits|alu_connect|m|out~0_combout ;
wire \B[55]~input_o ;
wire \eachalu[55].bits|add_subtr_control|out~0_combout ;
wire \A[55]~input_o ;
wire \eachalu[54].bits|add_subtr_control|out~0_combout ;
wire \eachalu[54].bits|ad_sub_unit|ab~combout ;
wire \eachalu[55].bits|alu_connect|m|out~0_combout ;
wire \eachalu[54].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[54].bits|ad_sub_unit|c_out~1_combout ;
wire \eachalu[55].bits|alu_connect|m|out~1_combout ;
wire \B[56]~input_o ;
wire \A[56]~input_o ;
wire \eachalu[55].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[56].bits|alu_connect|m|out~0_combout ;
wire \eachalu[56].bits|add_subtr_control|out~0_combout ;
wire \eachalu[56].bits|ad_sub_unit|c_out~0_combout ;
wire \B[57]~input_o ;
wire \A[57]~input_o ;
wire \eachalu[57].bits|alu_connect|m|out~0_combout ;
wire \A[58]~input_o ;
wire \B[58]~input_o ;
wire \eachalu[58].bits|add_subtr_control|out~0_combout ;
wire \eachalu[58].bits|ad_sub_unit|out_digit~0_combout ;
wire \eachalu[58].bits|alu_connect|m|out~0_combout ;
wire \eachalu[57].bits|add_subtr_control|out~0_combout ;
wire \eachalu[58].bits|alu_connect|m|out~1_combout ;
wire \eachalu[58].bits|ad_sub_unit|c_out~0_combout ;
wire \B[59]~input_o ;
wire \A[59]~input_o ;
wire \eachalu[59].bits|alu_connect|m|out~0_combout ;
wire \B[60]~input_o ;
wire \eachalu[60].bits|add_subtr_control|out~0_combout ;
wire \eachalu[59].bits|add_subtr_control|out~0_combout ;
wire \eachalu[59].bits|ad_sub_unit|c_out~0_combout ;
wire \eachalu[59].bits|ad_sub_unit|c_out~1_combout ;
wire \A[60]~input_o ;
wire \eachalu[60].bits|alu_connect|m|out~0_combout ;
wire \eachalu[59].bits|ad_sub_unit|ab~combout ;
wire \eachalu[60].bits|alu_connect|m|out~1_combout ;
wire \eachalu[60].bits|ad_sub_unit|c_out~0_combout ;
wire \A[61]~input_o ;
wire \B[61]~input_o ;
wire \eachalu[61].bits|alu_connect|m|out~0_combout ;
wire \eachalu[61].bits|add_subtr_control|out~0_combout ;
wire \eachalu[61].bits|ad_sub_unit|c_out~0_combout ;
wire \A[62]~input_o ;
wire \B[62]~input_o ;
wire \eachalu[62].bits|alu_connect|m|out~0_combout ;
wire \B[63]~input_o ;
wire \A[63]~input_o ;
wire \eachalu[63].bits|ad_sub_unit|out_digit~0_combout ;
wire \eachalu[62].bits|add_subtr_control|out~0_combout ;
wire \eachalu[63].bits|alu_connect|m|out~0_combout ;
wire \eachalu[63].bits|alu_connect|m|out~1_combout ;
wire \zero_flage~0_combout ;
wire \zero_flage~1_combout ;
wire \zero_flage~2_combout ;
wire \zero_flage~3_combout ;
wire \zero_flage~4_combout ;
wire \zero_flage~5_combout ;
wire \zero_flage~6_combout ;
wire \zero_flage~7_combout ;
wire \zero_flage~8_combout ;
wire \zero_flage~9_combout ;
wire \zero_flage~10_combout ;
wire \zero_flage~11_combout ;
wire \zero_flage~12_combout ;
wire \zero_flage~13_combout ;
wire \zero_flage~14_combout ;
wire \zero_flage~15_combout ;
wire \zero_flage~16_combout ;
wire \zero_flage~combout ;
wire \overflow_flag~combout ;
wire \eachalu[63].bits|ad_sub_unit|c_out~0_combout ;


// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \result[0]~output (
	.i(\zero_bit|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[0]),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
defparam \result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \result[1]~output (
	.i(\eachalu[1].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[1]),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
defparam \result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \result[2]~output (
	.i(\eachalu[2].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[2]),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
defparam \result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \result[3]~output (
	.i(\eachalu[3].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[3]),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
defparam \result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \result[4]~output (
	.i(\eachalu[4].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[4]),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
defparam \result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \result[5]~output (
	.i(\eachalu[5].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[5]),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
defparam \result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \result[6]~output (
	.i(\eachalu[6].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[6]),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
defparam \result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \result[7]~output (
	.i(\eachalu[7].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[7]),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
defparam \result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \result[8]~output (
	.i(\eachalu[8].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[8]),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
defparam \result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \result[9]~output (
	.i(\eachalu[9].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[9]),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
defparam \result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \result[10]~output (
	.i(\eachalu[10].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[10]),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
defparam \result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \result[11]~output (
	.i(\eachalu[11].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[11]),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
defparam \result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \result[12]~output (
	.i(\eachalu[12].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[12]),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
defparam \result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \result[13]~output (
	.i(\eachalu[13].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[13]),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
defparam \result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \result[14]~output (
	.i(\eachalu[14].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[14]),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
defparam \result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \result[15]~output (
	.i(\eachalu[15].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[15]),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
defparam \result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \result[16]~output (
	.i(\eachalu[16].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[16]),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
defparam \result[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \result[17]~output (
	.i(\eachalu[17].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[17]),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
defparam \result[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \result[18]~output (
	.i(\eachalu[18].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[18]),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
defparam \result[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \result[19]~output (
	.i(\eachalu[19].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[19]),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
defparam \result[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \result[20]~output (
	.i(\eachalu[20].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[20]),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
defparam \result[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \result[21]~output (
	.i(\eachalu[21].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[21]),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
defparam \result[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \result[22]~output (
	.i(\eachalu[22].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[22]),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
defparam \result[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \result[23]~output (
	.i(\eachalu[23].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[23]),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
defparam \result[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \result[24]~output (
	.i(\eachalu[24].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[24]),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
defparam \result[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \result[25]~output (
	.i(\eachalu[25].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[25]),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
defparam \result[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \result[26]~output (
	.i(\eachalu[26].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[26]),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
defparam \result[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \result[27]~output (
	.i(\eachalu[27].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[27]),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
defparam \result[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \result[28]~output (
	.i(\eachalu[28].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[28]),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
defparam \result[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \result[29]~output (
	.i(\eachalu[29].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[29]),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
defparam \result[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \result[30]~output (
	.i(\eachalu[30].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[30]),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
defparam \result[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \result[31]~output (
	.i(\eachalu[31].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[31]),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
defparam \result[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \result[32]~output (
	.i(\eachalu[32].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[32]),
	.obar());
// synopsys translate_off
defparam \result[32]~output .bus_hold = "false";
defparam \result[32]~output .open_drain_output = "false";
defparam \result[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \result[33]~output (
	.i(\eachalu[33].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[33]),
	.obar());
// synopsys translate_off
defparam \result[33]~output .bus_hold = "false";
defparam \result[33]~output .open_drain_output = "false";
defparam \result[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \result[34]~output (
	.i(\eachalu[34].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[34]),
	.obar());
// synopsys translate_off
defparam \result[34]~output .bus_hold = "false";
defparam \result[34]~output .open_drain_output = "false";
defparam \result[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \result[35]~output (
	.i(\eachalu[35].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[35]),
	.obar());
// synopsys translate_off
defparam \result[35]~output .bus_hold = "false";
defparam \result[35]~output .open_drain_output = "false";
defparam \result[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \result[36]~output (
	.i(\eachalu[36].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[36]),
	.obar());
// synopsys translate_off
defparam \result[36]~output .bus_hold = "false";
defparam \result[36]~output .open_drain_output = "false";
defparam \result[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \result[37]~output (
	.i(\eachalu[37].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[37]),
	.obar());
// synopsys translate_off
defparam \result[37]~output .bus_hold = "false";
defparam \result[37]~output .open_drain_output = "false";
defparam \result[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \result[38]~output (
	.i(\eachalu[38].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[38]),
	.obar());
// synopsys translate_off
defparam \result[38]~output .bus_hold = "false";
defparam \result[38]~output .open_drain_output = "false";
defparam \result[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \result[39]~output (
	.i(\eachalu[39].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[39]),
	.obar());
// synopsys translate_off
defparam \result[39]~output .bus_hold = "false";
defparam \result[39]~output .open_drain_output = "false";
defparam \result[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \result[40]~output (
	.i(\eachalu[40].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[40]),
	.obar());
// synopsys translate_off
defparam \result[40]~output .bus_hold = "false";
defparam \result[40]~output .open_drain_output = "false";
defparam \result[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \result[41]~output (
	.i(\eachalu[41].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[41]),
	.obar());
// synopsys translate_off
defparam \result[41]~output .bus_hold = "false";
defparam \result[41]~output .open_drain_output = "false";
defparam \result[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \result[42]~output (
	.i(\eachalu[42].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[42]),
	.obar());
// synopsys translate_off
defparam \result[42]~output .bus_hold = "false";
defparam \result[42]~output .open_drain_output = "false";
defparam \result[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \result[43]~output (
	.i(\eachalu[43].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[43]),
	.obar());
// synopsys translate_off
defparam \result[43]~output .bus_hold = "false";
defparam \result[43]~output .open_drain_output = "false";
defparam \result[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \result[44]~output (
	.i(\eachalu[44].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[44]),
	.obar());
// synopsys translate_off
defparam \result[44]~output .bus_hold = "false";
defparam \result[44]~output .open_drain_output = "false";
defparam \result[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \result[45]~output (
	.i(\eachalu[45].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[45]),
	.obar());
// synopsys translate_off
defparam \result[45]~output .bus_hold = "false";
defparam \result[45]~output .open_drain_output = "false";
defparam \result[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \result[46]~output (
	.i(\eachalu[46].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[46]),
	.obar());
// synopsys translate_off
defparam \result[46]~output .bus_hold = "false";
defparam \result[46]~output .open_drain_output = "false";
defparam \result[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \result[47]~output (
	.i(\eachalu[47].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[47]),
	.obar());
// synopsys translate_off
defparam \result[47]~output .bus_hold = "false";
defparam \result[47]~output .open_drain_output = "false";
defparam \result[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \result[48]~output (
	.i(\eachalu[48].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[48]),
	.obar());
// synopsys translate_off
defparam \result[48]~output .bus_hold = "false";
defparam \result[48]~output .open_drain_output = "false";
defparam \result[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \result[49]~output (
	.i(\eachalu[49].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[49]),
	.obar());
// synopsys translate_off
defparam \result[49]~output .bus_hold = "false";
defparam \result[49]~output .open_drain_output = "false";
defparam \result[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \result[50]~output (
	.i(\eachalu[50].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[50]),
	.obar());
// synopsys translate_off
defparam \result[50]~output .bus_hold = "false";
defparam \result[50]~output .open_drain_output = "false";
defparam \result[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \result[51]~output (
	.i(\eachalu[51].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[51]),
	.obar());
// synopsys translate_off
defparam \result[51]~output .bus_hold = "false";
defparam \result[51]~output .open_drain_output = "false";
defparam \result[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \result[52]~output (
	.i(\eachalu[52].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[52]),
	.obar());
// synopsys translate_off
defparam \result[52]~output .bus_hold = "false";
defparam \result[52]~output .open_drain_output = "false";
defparam \result[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \result[53]~output (
	.i(\eachalu[53].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[53]),
	.obar());
// synopsys translate_off
defparam \result[53]~output .bus_hold = "false";
defparam \result[53]~output .open_drain_output = "false";
defparam \result[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \result[54]~output (
	.i(\eachalu[54].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[54]),
	.obar());
// synopsys translate_off
defparam \result[54]~output .bus_hold = "false";
defparam \result[54]~output .open_drain_output = "false";
defparam \result[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \result[55]~output (
	.i(\eachalu[55].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[55]),
	.obar());
// synopsys translate_off
defparam \result[55]~output .bus_hold = "false";
defparam \result[55]~output .open_drain_output = "false";
defparam \result[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \result[56]~output (
	.i(\eachalu[56].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[56]),
	.obar());
// synopsys translate_off
defparam \result[56]~output .bus_hold = "false";
defparam \result[56]~output .open_drain_output = "false";
defparam \result[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \result[57]~output (
	.i(\eachalu[57].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[57]),
	.obar());
// synopsys translate_off
defparam \result[57]~output .bus_hold = "false";
defparam \result[57]~output .open_drain_output = "false";
defparam \result[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \result[58]~output (
	.i(\eachalu[58].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[58]),
	.obar());
// synopsys translate_off
defparam \result[58]~output .bus_hold = "false";
defparam \result[58]~output .open_drain_output = "false";
defparam \result[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \result[59]~output (
	.i(\eachalu[59].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[59]),
	.obar());
// synopsys translate_off
defparam \result[59]~output .bus_hold = "false";
defparam \result[59]~output .open_drain_output = "false";
defparam \result[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \result[60]~output (
	.i(\eachalu[60].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[60]),
	.obar());
// synopsys translate_off
defparam \result[60]~output .bus_hold = "false";
defparam \result[60]~output .open_drain_output = "false";
defparam \result[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \result[61]~output (
	.i(\eachalu[61].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[61]),
	.obar());
// synopsys translate_off
defparam \result[61]~output .bus_hold = "false";
defparam \result[61]~output .open_drain_output = "false";
defparam \result[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \result[62]~output (
	.i(\eachalu[62].bits|alu_connect|m|out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[62]),
	.obar());
// synopsys translate_off
defparam \result[62]~output .bus_hold = "false";
defparam \result[62]~output .open_drain_output = "false";
defparam \result[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \result[63]~output (
	.i(\eachalu[63].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result[63]),
	.obar());
// synopsys translate_off
defparam \result[63]~output .bus_hold = "false";
defparam \result[63]~output .open_drain_output = "false";
defparam \result[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \negative~output (
	.i(\eachalu[63].bits|alu_connect|m|out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(negative),
	.obar());
// synopsys translate_off
defparam \negative~output .bus_hold = "false";
defparam \negative~output .open_drain_output = "false";
defparam \negative~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \zero~output (
	.i(\zero_flage~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zero),
	.obar());
// synopsys translate_off
defparam \zero~output .bus_hold = "false";
defparam \zero~output .open_drain_output = "false";
defparam \zero~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \overflow~output (
	.i(\overflow_flag~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(overflow),
	.obar());
// synopsys translate_off
defparam \overflow~output .bus_hold = "false";
defparam \overflow~output .open_drain_output = "false";
defparam \overflow~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \carry_out~output (
	.i(\eachalu[63].bits|ad_sub_unit|c_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(carry_out),
	.obar());
// synopsys translate_off
defparam \carry_out~output .bus_hold = "false";
defparam \carry_out~output .open_drain_output = "false";
defparam \carry_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \cntrl[0]~input (
	.i(cntrl[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cntrl[0]~input_o ));
// synopsys translate_off
defparam \cntrl[0]~input .bus_hold = "false";
defparam \cntrl[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \cntrl[1]~input (
	.i(cntrl[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cntrl[1]~input_o ));
// synopsys translate_off
defparam \cntrl[1]~input .bus_hold = "false";
defparam \cntrl[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \cntrl[2]~input (
	.i(cntrl[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cntrl[2]~input_o ));
// synopsys translate_off
defparam \cntrl[2]~input .bus_hold = "false";
defparam \cntrl[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N30
cyclonev_lcell_comb \zero_bit|alu_connect|m|out~0 (
// Equation(s):
// \zero_bit|alu_connect|m|out~0_combout  = ( \B[0]~input_o  & ( (!\cntrl[2]~input_o  & ((!\cntrl[1]~input_o  & (!\cntrl[0]~input_o )) # (\cntrl[1]~input_o  & ((!\A[0]~input_o ))))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & 
// !\A[0]~input_o ))))) ) ) # ( !\B[0]~input_o  & ( (\A[0]~input_o  & (!\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o ) # (!\cntrl[2]~input_o ))))) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\A[0]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(gnd),
	.dataf(!\B[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_bit|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_bit|alu_connect|m|out~0 .extended_lut = "off";
defparam \zero_bit|alu_connect|m|out~0 .lut_mask = 64'h03120312AC78AC78;
defparam \zero_bit|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N33
cyclonev_lcell_comb \zero_bit|ad_sub_unit|c_out~0 (
// Equation(s):
// \zero_bit|ad_sub_unit|c_out~0_combout  = ( \B[0]~input_o  & ( \A[0]~input_o  ) ) # ( !\B[0]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\A[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_bit|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_bit|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \zero_bit|ad_sub_unit|c_out~0 .lut_mask = 64'h5555555533333333;
defparam \zero_bit|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N6
cyclonev_lcell_comb \eachalu[1].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[1].bits|alu_connect|m|out~0_combout  = ( \A[1]~input_o  & ( \zero_bit|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[2]~input_o  & ((!\cntrl[0]~input_o  & ((\B[1]~input_o ))) # (\cntrl[0]~input_o  & (\cntrl[1]~input_o  & !\B[1]~input_o )))) # 
// (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\B[1]~input_o ))))) ) ) ) # ( !\A[1]~input_o  & ( \zero_bit|ad_sub_unit|c_out~0_combout  & ( (!\B[1]~input_o  & (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & !\cntrl[0]~input_o ))) # 
// (\B[1]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[2]~input_o  $ (!\cntrl[0]~input_o )))) ) ) ) # ( \A[1]~input_o  & ( !\zero_bit|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[0]~input_o  & (!\cntrl[1]~input_o  $ (((!\B[1]~input_o ))))) # (\cntrl[0]~input_o  & 
// ((!\cntrl[1]~input_o  & (\cntrl[2]~input_o )) # (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & \B[1]~input_o )))) ) ) ) # ( !\A[1]~input_o  & ( !\zero_bit|ad_sub_unit|c_out~0_combout  & ( (!\B[1]~input_o  & (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & 
// \cntrl[0]~input_o ))) # (\B[1]~input_o  & (!\cntrl[0]~input_o  $ (((!\cntrl[1]~input_o  & \cntrl[2]~input_o ))))) ) ) )

	.dataa(!\cntrl[1]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\B[1]~input_o ),
	.datae(!\A[1]~input_o ),
	.dataf(!\zero_bit|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[1].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[1].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[1].bits|alu_connect|m|out~0 .lut_mask = 64'h04D252A6409616E2;
defparam \eachalu[1].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N12
cyclonev_lcell_comb \eachalu[1].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[1].bits|ad_sub_unit|c_out~0_combout  = ( \B[1]~input_o  & ( (!\A[1]~input_o  & (\B[0]~input_o  & (!\cntrl[0]~input_o  & \A[0]~input_o ))) # (\A[1]~input_o  & ((!\B[0]~input_o ) # ((!\cntrl[0]~input_o ) # (\A[0]~input_o )))) ) ) # ( !\B[1]~input_o 
//  & ( (!\A[1]~input_o  & (\cntrl[0]~input_o  & ((!\B[0]~input_o ) # (\A[0]~input_o )))) # (\A[1]~input_o  & (((\B[0]~input_o  & \A[0]~input_o )) # (\cntrl[0]~input_o ))) ) )

	.dataa(!\A[1]~input_o ),
	.datab(!\B[0]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\A[0]~input_o ),
	.datae(gnd),
	.dataf(!\B[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[1].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[1].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[1].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h0D1F0D1F54755475;
defparam \eachalu[1].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N48
cyclonev_lcell_comb \eachalu[2].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[2].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( \B[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\A[2]~input_o  & !\cntrl[0]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( \B[2]~input_o  & ( !\cntrl[0]~input_o  $ (((\cntrl[1]~input_o  
// & (!\A[2]~input_o  $ (!\eachalu[1].bits|ad_sub_unit|c_out~0_combout ))))) ) ) ) # ( \cntrl[2]~input_o  & ( !\B[2]~input_o  & ( (\A[2]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[0]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( !\B[2]~input_o  & ( 
// (\cntrl[1]~input_o  & (!\A[2]~input_o  $ (!\cntrl[0]~input_o  $ (\eachalu[1].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\cntrl[1]~input_o ),
	.datab(!\A[2]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\eachalu[1].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\cntrl[2]~input_o ),
	.dataf(!\B[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[2].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[2].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[2].bits|alu_connect|m|out~0 .lut_mask = 64'h14411212E1B46A6A;
defparam \eachalu[2].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N27
cyclonev_lcell_comb \eachalu[2].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[2].bits|add_subtr_control|out~0_combout  = ( \B[2]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[2]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[2].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[2].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[2].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[2].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N15
cyclonev_lcell_comb \eachalu[2].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[2].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[1].bits|ad_sub_unit|c_out~0_combout  & ( (\eachalu[2].bits|add_subtr_control|out~0_combout ) # (\A[2]~input_o ) ) ) # ( !\eachalu[1].bits|ad_sub_unit|c_out~0_combout  & ( (\A[2]~input_o  & 
// \eachalu[2].bits|add_subtr_control|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[2]~input_o ),
	.datad(!\eachalu[2].bits|add_subtr_control|out~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[1].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[2].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[2].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[2].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \eachalu[2].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N0
cyclonev_lcell_comb \eachalu[3].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[3].bits|alu_connect|m|out~0_combout  = ( \A[3]~input_o  & ( \B[3]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (((\cntrl[1]~input_o  & !\eachalu[2].bits|ad_sub_unit|c_out~0_combout ))))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o 
// )) ) ) ) # ( !\A[3]~input_o  & ( \B[3]~input_o  & ( !\cntrl[0]~input_o  $ (((!\cntrl[1]~input_o  & ((\cntrl[2]~input_o ))) # (\cntrl[1]~input_o  & (\eachalu[2].bits|ad_sub_unit|c_out~0_combout  & !\cntrl[2]~input_o )))) ) ) ) # ( \A[3]~input_o  & ( 
// !\B[3]~input_o  & ( (!\cntrl[1]~input_o  & (((\cntrl[0]~input_o  & \cntrl[2]~input_o )))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ (((\eachalu[2].bits|ad_sub_unit|c_out~0_combout  & !\cntrl[2]~input_o ))))) ) ) ) # ( !\A[3]~input_o  & ( 
// !\B[3]~input_o  & ( (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\eachalu[2].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o )))) ) ) )

	.dataa(!\cntrl[1]~input_o ),
	.datab(!\eachalu[2].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\A[3]~input_o ),
	.dataf(!\B[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[3].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[3].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[3].bits|alu_connect|m|out~0 .lut_mask = 64'h1400415AE15AB4AA;
defparam \eachalu[3].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[4]~input_o ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N39
cyclonev_lcell_comb \eachalu[3].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[3].bits|add_subtr_control|out~0_combout  = ( \B[3]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[3]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[3].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[3].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[3].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[3].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N36
cyclonev_lcell_comb \eachalu[3].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[3].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[3].bits|add_subtr_control|out~0_combout  & ( (\A[3]~input_o ) # (\eachalu[2].bits|ad_sub_unit|c_out~0_combout ) ) ) # ( !\eachalu[3].bits|add_subtr_control|out~0_combout  & ( 
// (\eachalu[2].bits|ad_sub_unit|c_out~0_combout  & \A[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\eachalu[2].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\A[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[3].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[3].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[3].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[3].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h030303033F3F3F3F;
defparam \eachalu[3].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[4]~input_o ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N42
cyclonev_lcell_comb \eachalu[4].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[4].bits|alu_connect|m|out~0_combout  = ( \eachalu[3].bits|ad_sub_unit|c_out~0_combout  & ( \A[4]~input_o  & ( (!\cntrl[2]~input_o  & ((!\cntrl[0]~input_o  & ((\B[4]~input_o ))) # (\cntrl[0]~input_o  & (\cntrl[1]~input_o  & !\B[4]~input_o )))) # 
// (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\B[4]~input_o ))))) ) ) ) # ( !\eachalu[3].bits|ad_sub_unit|c_out~0_combout  & ( \A[4]~input_o  & ( (!\cntrl[0]~input_o  & (!\cntrl[1]~input_o  $ (((!\B[4]~input_o ))))) # 
// (\cntrl[0]~input_o  & ((!\cntrl[1]~input_o  & (\cntrl[2]~input_o )) # (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & \B[4]~input_o )))) ) ) ) # ( \eachalu[3].bits|ad_sub_unit|c_out~0_combout  & ( !\A[4]~input_o  & ( (!\B[4]~input_o  & (\cntrl[1]~input_o  & 
// (!\cntrl[2]~input_o  & !\cntrl[0]~input_o ))) # (\B[4]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[2]~input_o  $ (!\cntrl[0]~input_o )))) ) ) ) # ( !\eachalu[3].bits|ad_sub_unit|c_out~0_combout  & ( !\A[4]~input_o  & ( (!\B[4]~input_o  & (\cntrl[1]~input_o 
//  & (!\cntrl[2]~input_o  & \cntrl[0]~input_o ))) # (\B[4]~input_o  & (!\cntrl[0]~input_o  $ (((!\cntrl[1]~input_o  & \cntrl[2]~input_o ))))) ) ) )

	.dataa(!\cntrl[1]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\B[4]~input_o ),
	.datae(!\eachalu[3].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\A[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[4].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[4].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[4].bits|alu_connect|m|out~0 .lut_mask = 64'h04D2409652A616E2;
defparam \eachalu[4].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[5]~input_o ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[5]~input_o ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N18
cyclonev_lcell_comb \eachalu[4].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[4].bits|ad_sub_unit|c_out~0_combout  = ( !\A[4]~input_o  & ( !\cntrl[0]~input_o  $ (\B[4]~input_o ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\B[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[4].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[4].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[4].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h9999999900000000;
defparam \eachalu[4].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N54
cyclonev_lcell_comb \eachalu[4].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[4].bits|ad_sub_unit|c_out~1_combout  = ( \eachalu[2].bits|add_subtr_control|out~0_combout  & ( \eachalu[3].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[4].bits|ad_sub_unit|c_out~0_combout  & (((\eachalu[1].bits|ad_sub_unit|c_out~0_combout 
// ) # (\A[2]~input_o )) # (\A[3]~input_o ))) ) ) ) # ( !\eachalu[2].bits|add_subtr_control|out~0_combout  & ( \eachalu[3].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[4].bits|ad_sub_unit|c_out~0_combout  & (((\A[2]~input_o  & 
// \eachalu[1].bits|ad_sub_unit|c_out~0_combout )) # (\A[3]~input_o ))) ) ) ) # ( \eachalu[2].bits|add_subtr_control|out~0_combout  & ( !\eachalu[3].bits|add_subtr_control|out~0_combout  & ( (\A[3]~input_o  & (!\eachalu[4].bits|ad_sub_unit|c_out~0_combout  & 
// ((\eachalu[1].bits|ad_sub_unit|c_out~0_combout ) # (\A[2]~input_o )))) ) ) ) # ( !\eachalu[2].bits|add_subtr_control|out~0_combout  & ( !\eachalu[3].bits|add_subtr_control|out~0_combout  & ( (\A[3]~input_o  & (\A[2]~input_o  & 
// (!\eachalu[4].bits|ad_sub_unit|c_out~0_combout  & \eachalu[1].bits|ad_sub_unit|c_out~0_combout ))) ) ) )

	.dataa(!\A[3]~input_o ),
	.datab(!\A[2]~input_o ),
	.datac(!\eachalu[4].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\eachalu[1].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\eachalu[2].bits|add_subtr_control|out~0_combout ),
	.dataf(!\eachalu[3].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[4].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[4].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[4].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h00101050507070F0;
defparam \eachalu[4].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N21
cyclonev_lcell_comb \eachalu[4].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[4].bits|ad_sub_unit|ab~combout  = ( \A[4]~input_o  & ( !\cntrl[0]~input_o  $ (!\B[4]~input_o ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(!\B[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[4].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[4].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[4].bits|ad_sub_unit|ab .lut_mask = 64'h000000005A5A5A5A;
defparam \eachalu[4].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N3
cyclonev_lcell_comb \eachalu[4].bits|ad_sub_unit|c_out~2 (
// Equation(s):
// \eachalu[4].bits|ad_sub_unit|c_out~2_combout  = (!\eachalu[4].bits|ad_sub_unit|c_out~1_combout  & !\eachalu[4].bits|ad_sub_unit|ab~combout )

	.dataa(!\eachalu[4].bits|ad_sub_unit|c_out~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\eachalu[4].bits|ad_sub_unit|ab~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[4].bits|ad_sub_unit|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[4].bits|ad_sub_unit|c_out~2 .extended_lut = "off";
defparam \eachalu[4].bits|ad_sub_unit|c_out~2 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \eachalu[4].bits|ad_sub_unit|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \eachalu[5].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[5].bits|alu_connect|m|out~0_combout  = ( \eachalu[4].bits|ad_sub_unit|c_out~2_combout  & ( \cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\B[5]~input_o  $ (\A[5]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  & 
// ((\A[5]~input_o ) # (\B[5]~input_o )))) ) ) ) # ( !\eachalu[4].bits|ad_sub_unit|c_out~2_combout  & ( \cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\B[5]~input_o  $ (!\A[5]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  & 
// ((\A[5]~input_o ) # (\B[5]~input_o )))) ) ) ) # ( \eachalu[4].bits|ad_sub_unit|c_out~2_combout  & ( !\cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & (\B[5]~input_o  & ((!\cntrl[2]~input_o ) # (\A[5]~input_o )))) # (\cntrl[1]~input_o  & (!\B[5]~input_o  $ 
// (((!\A[5]~input_o ))))) ) ) ) # ( !\eachalu[4].bits|ad_sub_unit|c_out~2_combout  & ( !\cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & (\B[5]~input_o  & ((!\cntrl[2]~input_o ) # (\A[5]~input_o )))) # (\cntrl[1]~input_o  & (!\B[5]~input_o  $ 
// (!\cntrl[2]~input_o  $ (!\A[5]~input_o )))) ) ) )

	.dataa(!\B[5]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[5]~input_o ),
	.datae(!\eachalu[4].bits|ad_sub_unit|c_out~2_combout ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[5].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[5].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[5].bits|alu_connect|m|out~0 .lut_mask = 64'h4956455A14381834;
defparam \eachalu[5].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[6]~input_o ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[6]~input_o ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \eachalu[5].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[5].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[5]~input_o )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(!\B[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[5].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[5].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[5].bits|add_subtr_control|out~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \eachalu[5].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \eachalu[5].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[5].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[5].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[4].bits|ad_sub_unit|c_out~2_combout ) # (\A[5]~input_o ) ) ) # ( !\eachalu[5].bits|add_subtr_control|out~0_combout  & ( (\A[5]~input_o  & 
// !\eachalu[4].bits|ad_sub_unit|c_out~2_combout ) ) )

	.dataa(gnd),
	.datab(!\A[5]~input_o ),
	.datac(!\eachalu[4].bits|ad_sub_unit|c_out~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[5].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[5].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[5].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[5].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h30303030F3F3F3F3;
defparam \eachalu[5].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N18
cyclonev_lcell_comb \eachalu[6].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[6].bits|alu_connect|m|out~0_combout  = ( \eachalu[5].bits|ad_sub_unit|c_out~0_combout  & ( \cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\B[6]~input_o  $ (!\A[6]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  & 
// ((\A[6]~input_o ) # (\B[6]~input_o )))) ) ) ) # ( !\eachalu[5].bits|ad_sub_unit|c_out~0_combout  & ( \cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\B[6]~input_o  $ (\A[6]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  & 
// ((\A[6]~input_o ) # (\B[6]~input_o )))) ) ) ) # ( \eachalu[5].bits|ad_sub_unit|c_out~0_combout  & ( !\cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & (\B[6]~input_o  & ((!\cntrl[2]~input_o ) # (\A[6]~input_o )))) # (\cntrl[1]~input_o  & (!\B[6]~input_o  $ 
// (!\cntrl[2]~input_o  $ (!\A[6]~input_o )))) ) ) ) # ( !\eachalu[5].bits|ad_sub_unit|c_out~0_combout  & ( !\cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & (\B[6]~input_o  & ((!\cntrl[2]~input_o ) # (\A[6]~input_o )))) # (\cntrl[1]~input_o  & (!\B[6]~input_o  
// $ (((!\A[6]~input_o ))))) ) ) )

	.dataa(!\B[6]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[6]~input_o ),
	.datae(!\eachalu[5].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[6].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[6].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[6].bits|alu_connect|m|out~0 .lut_mask = 64'h455A495618341438;
defparam \eachalu[6].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[7]~input_o ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[7]~input_o ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N45
cyclonev_lcell_comb \eachalu[6].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[6].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[6]~input_o )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[6].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[6].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[6].bits|add_subtr_control|out~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \eachalu[6].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \eachalu[6].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[6].bits|ad_sub_unit|c_out~0_combout  = ( \A[6]~input_o  & ( \A[5]~input_o  & ( (!\eachalu[4].bits|ad_sub_unit|ab~combout  & (!\eachalu[6].bits|add_subtr_control|out~0_combout  & (!\eachalu[4].bits|ad_sub_unit|c_out~1_combout  & 
// !\eachalu[5].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( !\A[6]~input_o  & ( \A[5]~input_o  & ( (!\eachalu[6].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[4].bits|ad_sub_unit|ab~combout  & (!\eachalu[4].bits|ad_sub_unit|c_out~1_combout  & 
// !\eachalu[5].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( \A[6]~input_o  & ( !\A[5]~input_o  & ( (!\eachalu[6].bits|add_subtr_control|out~0_combout  & ((!\eachalu[5].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[4].bits|ad_sub_unit|ab~combout 
//  & !\eachalu[4].bits|ad_sub_unit|c_out~1_combout )))) ) ) ) # ( !\A[6]~input_o  & ( !\A[5]~input_o  & ( (!\eachalu[6].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[5].bits|add_subtr_control|out~0_combout ) # 
// ((!\eachalu[4].bits|ad_sub_unit|ab~combout  & !\eachalu[4].bits|ad_sub_unit|c_out~1_combout ))) ) ) )

	.dataa(!\eachalu[4].bits|ad_sub_unit|ab~combout ),
	.datab(!\eachalu[6].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[4].bits|ad_sub_unit|c_out~1_combout ),
	.datad(!\eachalu[5].bits|add_subtr_control|out~0_combout ),
	.datae(!\A[6]~input_o ),
	.dataf(!\A[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[6].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[6].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[6].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFFECCC80ECCC8000;
defparam \eachalu[6].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \eachalu[7].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[7].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \eachalu[6].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[0]~input_o  & (!\B[7]~input_o  $ (((!\A[7]~input_o ))))) # (\cntrl[0]~input_o  & (!\cntrl[2]~input_o  & (!\B[7]~input_o  $ 
// (\A[7]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( \eachalu[6].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[0]~input_o  & (\B[7]~input_o  & ((!\cntrl[2]~input_o ) # (\A[7]~input_o )))) # (\cntrl[0]~input_o  & (\cntrl[2]~input_o  & ((\A[7]~input_o ) # 
// (\B[7]~input_o )))) ) ) ) # ( \cntrl[1]~input_o  & ( !\eachalu[6].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[2]~input_o  & (!\B[7]~input_o  $ (!\cntrl[0]~input_o  $ (!\A[7]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[0]~input_o  & (!\B[7]~input_o  $ 
// (!\A[7]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( !\eachalu[6].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[0]~input_o  & (\B[7]~input_o  & ((!\cntrl[2]~input_o ) # (\A[7]~input_o )))) # (\cntrl[0]~input_o  & (\cntrl[2]~input_o  & ((\A[7]~input_o ) 
// # (\B[7]~input_o )))) ) ) )

	.dataa(!\B[7]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\A[7]~input_o ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\eachalu[6].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[7].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[7].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[7].bits|alu_connect|m|out~0 .lut_mask = 64'h41539468415358A4;
defparam \eachalu[7].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[8]~input_o ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[8]~input_o ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \eachalu[7].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[7].bits|add_subtr_control|out~0_combout  = ( \B[7]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[7]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[7].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[7].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[7].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[7].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \eachalu[7].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[7].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[7].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[6].bits|ad_sub_unit|c_out~0_combout ) # (\A[7]~input_o ) ) ) # ( !\eachalu[7].bits|add_subtr_control|out~0_combout  & ( (\A[7]~input_o  & 
// !\eachalu[6].bits|ad_sub_unit|c_out~0_combout ) ) )

	.dataa(gnd),
	.datab(!\A[7]~input_o ),
	.datac(!\eachalu[6].bits|ad_sub_unit|c_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[7].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[7].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[7].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[7].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h30303030F3F3F3F3;
defparam \eachalu[7].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \eachalu[8].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[8].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \eachalu[7].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[2]~input_o  & (!\A[8]~input_o  $ (!\cntrl[0]~input_o  $ (!\B[8]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[0]~input_o  & 
// (!\A[8]~input_o  $ (!\B[8]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( \eachalu[7].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[8]~input_o  & (\B[8]~input_o  & (!\cntrl[2]~input_o  $ (\cntrl[0]~input_o )))) # (\A[8]~input_o  & ((!\cntrl[0]~input_o  & 
// ((\B[8]~input_o ))) # (\cntrl[0]~input_o  & (\cntrl[2]~input_o )))) ) ) ) # ( \cntrl[1]~input_o  & ( !\eachalu[7].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[0]~input_o  & ((!\A[8]~input_o  $ (!\B[8]~input_o )))) # (\cntrl[0]~input_o  & 
// (!\cntrl[2]~input_o  & (!\A[8]~input_o  $ (\B[8]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( !\eachalu[7].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[8]~input_o  & (\B[8]~input_o  & (!\cntrl[2]~input_o  $ (\cntrl[0]~input_o )))) # (\A[8]~input_o  & 
// ((!\cntrl[0]~input_o  & ((\B[8]~input_o ))) # (\cntrl[0]~input_o  & (\cntrl[2]~input_o )))) ) ) )

	.dataa(!\cntrl[2]~input_o ),
	.datab(!\A[8]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\B[8]~input_o ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\eachalu[7].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[8].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[8].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[8].bits|alu_connect|m|out~0 .lut_mask = 64'h01B538C201B59268;
defparam \eachalu[8].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \eachalu[8].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[8].bits|add_subtr_control|out~0_combout  = ( \B[8]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[8]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl[0]~input_o ),
	.datad(gnd),
	.datae(!\B[8]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[8].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[8].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[8].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \eachalu[8].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \eachalu[8].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[8].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[7].bits|ad_sub_unit|c_out~0_combout  & ( (\A[8]~input_o ) # (\eachalu[8].bits|add_subtr_control|out~0_combout ) ) ) # ( !\eachalu[7].bits|ad_sub_unit|c_out~0_combout  & ( 
// (\eachalu[8].bits|add_subtr_control|out~0_combout  & \A[8]~input_o ) ) )

	.dataa(!\eachalu[8].bits|add_subtr_control|out~0_combout ),
	.datab(gnd),
	.datac(!\A[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[7].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[8].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[8].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[8].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h050505055F5F5F5F;
defparam \eachalu[8].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[9]~input_o ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[9]~input_o ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \eachalu[9].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[9].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \B[9]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[8].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (!\A[9]~input_o )))) # (\cntrl[2]~input_o  & (((!\cntrl[0]~input_o  
// & !\A[9]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( \B[9]~input_o  & ( (!\cntrl[0]~input_o  & ((!\cntrl[2]~input_o ) # (\A[9]~input_o ))) # (\cntrl[0]~input_o  & (\cntrl[2]~input_o )) ) ) ) # ( \cntrl[1]~input_o  & ( !\B[9]~input_o  & ( 
// (!\cntrl[2]~input_o  & (!\eachalu[8].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (\A[9]~input_o )))) # (\cntrl[2]~input_o  & (((!\cntrl[0]~input_o  & \A[9]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( !\B[9]~input_o  & ( 
// (\cntrl[0]~input_o  & (\cntrl[2]~input_o  & \A[9]~input_o )) ) ) )

	.dataa(!\eachalu[8].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\cntrl[2]~input_o ),
	.datad(!\A[9]~input_o ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\B[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[9].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[9].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[9].bits|alu_connect|m|out~0 .lut_mask = 64'h0003609CC3CF9C60;
defparam \eachalu[9].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[10]~input_o ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \eachalu[9].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[9].bits|ad_sub_unit|c_out~0_combout  = (!\A[9]~input_o  & (!\B[9]~input_o  $ (\cntrl[0]~input_o )))

	.dataa(!\B[9]~input_o ),
	.datab(gnd),
	.datac(!\A[9]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[9].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[9].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[9].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hA050A050A050A050;
defparam \eachalu[9].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \eachalu[9].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[9].bits|ad_sub_unit|c_out~1_combout  = ( \eachalu[8].bits|add_subtr_control|out~0_combout  & ( \eachalu[7].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[9].bits|ad_sub_unit|c_out~0_combout  & 
// (((!\eachalu[6].bits|ad_sub_unit|c_out~0_combout ) # (\A[7]~input_o )) # (\A[8]~input_o ))) ) ) ) # ( !\eachalu[8].bits|add_subtr_control|out~0_combout  & ( \eachalu[7].bits|add_subtr_control|out~0_combout  & ( 
// (!\eachalu[9].bits|ad_sub_unit|c_out~0_combout  & (\A[8]~input_o  & ((!\eachalu[6].bits|ad_sub_unit|c_out~0_combout ) # (\A[7]~input_o )))) ) ) ) # ( \eachalu[8].bits|add_subtr_control|out~0_combout  & ( !\eachalu[7].bits|add_subtr_control|out~0_combout  
// & ( (!\eachalu[9].bits|ad_sub_unit|c_out~0_combout  & (((!\eachalu[6].bits|ad_sub_unit|c_out~0_combout  & \A[7]~input_o )) # (\A[8]~input_o ))) ) ) ) # ( !\eachalu[8].bits|add_subtr_control|out~0_combout  & ( 
// !\eachalu[7].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[9].bits|ad_sub_unit|c_out~0_combout  & (\A[8]~input_o  & (!\eachalu[6].bits|ad_sub_unit|c_out~0_combout  & \A[7]~input_o ))) ) ) )

	.dataa(!\eachalu[9].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\A[8]~input_o ),
	.datac(!\eachalu[6].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\A[7]~input_o ),
	.datae(!\eachalu[8].bits|add_subtr_control|out~0_combout ),
	.dataf(!\eachalu[7].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[9].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[9].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[9].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h002022A22022A2AA;
defparam \eachalu[9].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \eachalu[9].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[9].bits|ad_sub_unit|ab~combout  = (\A[9]~input_o  & (!\B[9]~input_o  $ (!\cntrl[0]~input_o )))

	.dataa(!\B[9]~input_o ),
	.datab(!\A[9]~input_o ),
	.datac(gnd),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[9].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[9].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[9].bits|ad_sub_unit|ab .lut_mask = 64'h1122112211221122;
defparam \eachalu[9].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \eachalu[9].bits|ad_sub_unit|c_out~2 (
// Equation(s):
// \eachalu[9].bits|ad_sub_unit|c_out~2_combout  = (!\eachalu[9].bits|ad_sub_unit|c_out~1_combout  & !\eachalu[9].bits|ad_sub_unit|ab~combout )

	.dataa(gnd),
	.datab(!\eachalu[9].bits|ad_sub_unit|c_out~1_combout ),
	.datac(!\eachalu[9].bits|ad_sub_unit|ab~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[9].bits|ad_sub_unit|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[9].bits|ad_sub_unit|c_out~2 .extended_lut = "off";
defparam \eachalu[9].bits|ad_sub_unit|c_out~2 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \eachalu[9].bits|ad_sub_unit|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[10]~input_o ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \eachalu[10].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[10].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \A[10]~input_o  & ( (!\cntrl[2]~input_o  & (!\B[10]~input_o  $ (!\cntrl[0]~input_o  $ (\eachalu[9].bits|ad_sub_unit|c_out~2_combout )))) # (\cntrl[2]~input_o  & (!\B[10]~input_o  & 
// (!\cntrl[0]~input_o ))) ) ) ) # ( !\cntrl[1]~input_o  & ( \A[10]~input_o  & ( (!\cntrl[0]~input_o  & (\B[10]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))) ) ) ) # ( \cntrl[1]~input_o  & ( !\A[10]~input_o  & ( (!\cntrl[2]~input_o  & 
// (!\B[10]~input_o  $ (!\cntrl[0]~input_o  $ (!\eachalu[9].bits|ad_sub_unit|c_out~2_combout )))) # (\cntrl[2]~input_o  & (\B[10]~input_o  & (!\cntrl[0]~input_o ))) ) ) ) # ( !\cntrl[1]~input_o  & ( !\A[10]~input_o  & ( (\B[10]~input_o  & (!\cntrl[0]~input_o 
//  $ (\cntrl[2]~input_o ))) ) ) )

	.dataa(!\B[10]~input_o ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\cntrl[2]~input_o ),
	.datad(!\eachalu[9].bits|ad_sub_unit|c_out~2_combout ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\A[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[10].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[10].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[10].bits|alu_connect|m|out~0 .lut_mask = 64'h4141946447476898;
defparam \eachalu[10].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[11]~input_o ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \eachalu[10].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[10].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[10]~input_o )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\B[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[10].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[10].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[10].bits|add_subtr_control|out~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \eachalu[10].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N15
cyclonev_lcell_comb \eachalu[10].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[10].bits|ad_sub_unit|c_out~0_combout  = ( \A[10]~input_o  & ( (!\eachalu[9].bits|ad_sub_unit|c_out~2_combout ) # (\eachalu[10].bits|add_subtr_control|out~0_combout ) ) ) # ( !\A[10]~input_o  & ( (\eachalu[10].bits|add_subtr_control|out~0_combout  
// & !\eachalu[9].bits|ad_sub_unit|c_out~2_combout ) ) )

	.dataa(!\eachalu[10].bits|add_subtr_control|out~0_combout ),
	.datab(gnd),
	.datac(!\eachalu[9].bits|ad_sub_unit|c_out~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[10].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[10].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[10].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h50505050F5F5F5F5;
defparam \eachalu[10].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N55
cyclonev_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[11]~input_o ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \eachalu[11].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[11].bits|alu_connect|m|out~0_combout  = ( \B[11]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\A[11]~input_o  & !\cntrl[0]~input_o ))) ) ) ) # ( !\B[11]~input_o  & ( \cntrl[2]~input_o  & ( (\A[11]~input_o  & (!\cntrl[0]~input_o  
// $ (!\cntrl[1]~input_o ))) ) ) ) # ( \B[11]~input_o  & ( !\cntrl[2]~input_o  & ( !\cntrl[0]~input_o  $ (((\cntrl[1]~input_o  & (!\A[11]~input_o  $ (!\eachalu[10].bits|ad_sub_unit|c_out~0_combout ))))) ) ) ) # ( !\B[11]~input_o  & ( !\cntrl[2]~input_o  & ( 
// (\cntrl[1]~input_o  & (!\A[11]~input_o  $ (!\cntrl[0]~input_o  $ (\eachalu[10].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\A[11]~input_o ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\eachalu[10].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\B[11]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[11].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[11].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[11].bits|alu_connect|m|out~0 .lut_mask = 64'h0609C9C614147878;
defparam \eachalu[11].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[12]~input_o ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \eachalu[11].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[11].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[11]~input_o )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(gnd),
	.datad(!\B[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[11].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[11].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[11].bits|add_subtr_control|out~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \eachalu[11].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \eachalu[11].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[11].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[11].bits|add_subtr_control|out~0_combout  & ( \A[10]~input_o  & ( (!\eachalu[9].bits|ad_sub_unit|ab~combout  & (!\eachalu[9].bits|ad_sub_unit|c_out~1_combout  & (!\A[11]~input_o  & 
// !\eachalu[10].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( !\eachalu[11].bits|add_subtr_control|out~0_combout  & ( \A[10]~input_o  & ( (!\A[11]~input_o ) # ((!\eachalu[9].bits|ad_sub_unit|ab~combout  & (!\eachalu[9].bits|ad_sub_unit|c_out~1_combout  
// & !\eachalu[10].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( \eachalu[11].bits|add_subtr_control|out~0_combout  & ( !\A[10]~input_o  & ( (!\A[11]~input_o  & ((!\eachalu[10].bits|add_subtr_control|out~0_combout ) # 
// ((!\eachalu[9].bits|ad_sub_unit|ab~combout  & !\eachalu[9].bits|ad_sub_unit|c_out~1_combout )))) ) ) ) # ( !\eachalu[11].bits|add_subtr_control|out~0_combout  & ( !\A[10]~input_o  & ( (!\A[11]~input_o ) # 
// ((!\eachalu[10].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[9].bits|ad_sub_unit|ab~combout  & !\eachalu[9].bits|ad_sub_unit|c_out~1_combout ))) ) ) )

	.dataa(!\eachalu[9].bits|ad_sub_unit|ab~combout ),
	.datab(!\eachalu[9].bits|ad_sub_unit|c_out~1_combout ),
	.datac(!\A[11]~input_o ),
	.datad(!\eachalu[10].bits|add_subtr_control|out~0_combout ),
	.datae(!\eachalu[11].bits|add_subtr_control|out~0_combout ),
	.dataf(!\A[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[11].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[11].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[11].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFFF8F080F8F08000;
defparam \eachalu[11].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[12]~input_o ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \eachalu[12].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[12].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \A[12]~input_o  & ( (!\cntrl[2]~input_o  & (!\B[12]~input_o  $ (!\cntrl[0]~input_o  $ (\eachalu[11].bits|ad_sub_unit|c_out~0_combout )))) # (\cntrl[2]~input_o  & (!\B[12]~input_o  & 
// (!\cntrl[0]~input_o ))) ) ) ) # ( !\cntrl[1]~input_o  & ( \A[12]~input_o  & ( (!\cntrl[0]~input_o  & (\B[12]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))) ) ) ) # ( \cntrl[1]~input_o  & ( !\A[12]~input_o  & ( (!\cntrl[2]~input_o  & 
// (!\B[12]~input_o  $ (!\cntrl[0]~input_o  $ (!\eachalu[11].bits|ad_sub_unit|c_out~0_combout )))) # (\cntrl[2]~input_o  & (\B[12]~input_o  & (!\cntrl[0]~input_o ))) ) ) ) # ( !\cntrl[1]~input_o  & ( !\A[12]~input_o  & ( (\B[12]~input_o  & 
// (!\cntrl[0]~input_o  $ (\cntrl[2]~input_o ))) ) ) )

	.dataa(!\B[12]~input_o ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\cntrl[2]~input_o ),
	.datad(!\eachalu[11].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\A[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[12].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[12].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[12].bits|alu_connect|m|out~0 .lut_mask = 64'h4141946447476898;
defparam \eachalu[12].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N51
cyclonev_lcell_comb \eachalu[12].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[12].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[12]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\B[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[12].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[12].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[12].bits|add_subtr_control|out~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \eachalu[12].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N57
cyclonev_lcell_comb \eachalu[12].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[12].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[12].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[11].bits|ad_sub_unit|c_out~0_combout ) # (\A[12]~input_o ) ) ) # ( !\eachalu[12].bits|add_subtr_control|out~0_combout  & ( 
// (!\eachalu[11].bits|ad_sub_unit|c_out~0_combout  & \A[12]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[11].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\A[12]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[12].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[12].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[12].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[12].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h00F000F0F0FFF0FF;
defparam \eachalu[12].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N78
cyclonev_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[13]~input_o ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[13]~input_o ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \eachalu[13].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[13].bits|alu_connect|m|out~0_combout  = ( \B[13]~input_o  & ( \A[13]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (((!\eachalu[12].bits|ad_sub_unit|c_out~0_combout  & \cntrl[1]~input_o ))))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\B[13]~input_o  & ( \A[13]~input_o  & ( (!\cntrl[1]~input_o  & (((\cntrl[0]~input_o  & \cntrl[2]~input_o )))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ (((\eachalu[12].bits|ad_sub_unit|c_out~0_combout  & 
// !\cntrl[2]~input_o ))))) ) ) ) # ( \B[13]~input_o  & ( !\A[13]~input_o  & ( !\cntrl[0]~input_o  $ (((!\cntrl[1]~input_o  & ((\cntrl[2]~input_o ))) # (\cntrl[1]~input_o  & (\eachalu[12].bits|ad_sub_unit|c_out~0_combout  & !\cntrl[2]~input_o )))) ) ) ) # ( 
// !\B[13]~input_o  & ( !\A[13]~input_o  & ( (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\eachalu[12].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o )))) ) ) )

	.dataa(!\eachalu[12].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[1]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\B[13]~input_o ),
	.dataf(!\A[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[13].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[13].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[13].bits|alu_connect|m|out~0 .lut_mask = 64'h1200E13C213CD2CC;
defparam \eachalu[13].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \eachalu[13].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[13].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[13]~input_o )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[13].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[13].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[13].bits|add_subtr_control|out~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \eachalu[13].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \eachalu[13].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[13].bits|ad_sub_unit|c_out~0_combout  = ( \A[13]~input_o  & ( (\eachalu[12].bits|ad_sub_unit|c_out~0_combout ) # (\eachalu[13].bits|add_subtr_control|out~0_combout ) ) ) # ( !\A[13]~input_o  & ( (\eachalu[13].bits|add_subtr_control|out~0_combout  
// & \eachalu[12].bits|ad_sub_unit|c_out~0_combout ) ) )

	.dataa(gnd),
	.datab(!\eachalu[13].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[12].bits|ad_sub_unit|c_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[13].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[13].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[13].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h030303033F3F3F3F;
defparam \eachalu[13].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[14]~input_o ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[14]~input_o ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \eachalu[14].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[14].bits|alu_connect|m|out~0_combout  = ( \A[14]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[13].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (!\B[14]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[0]~input_o  & !\B[14]~input_o )))) ) ) ) # ( !\A[14]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[13].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (\B[14]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[0]~input_o  & \B[14]~input_o )))) ) ) ) # ( \A[14]~input_o  & ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & ((\B[14]~input_o ))) # (\cntrl[0]~input_o  & (\cntrl[2]~input_o )) ) ) ) # ( !\A[14]~input_o  & ( !\cntrl[1]~input_o  & ( 
// (\B[14]~input_o  & (!\cntrl[2]~input_o  $ (\cntrl[0]~input_o ))) ) ) )

	.dataa(!\eachalu[13].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\B[14]~input_o ),
	.datae(!\A[14]~input_o ),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[14].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[14].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[14].bits|alu_connect|m|out~0 .lut_mask = 64'h00C303F348B4B448;
defparam \eachalu[14].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \eachalu[14].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[14].bits|ad_sub_unit|c_out~0_combout  = ( \B[14]~input_o  & ( (!\A[14]~input_o  & \cntrl[0]~input_o ) ) ) # ( !\B[14]~input_o  & ( (!\A[14]~input_o  & !\cntrl[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\A[14]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(gnd),
	.datae(!\B[14]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[14].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[14].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[14].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hC0C00C0CC0C00C0C;
defparam \eachalu[14].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \eachalu[14].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[14].bits|ad_sub_unit|c_out~1_combout  = ( \eachalu[11].bits|ad_sub_unit|c_out~0_combout  & ( \A[13]~input_o  & ( (!\eachalu[14].bits|ad_sub_unit|c_out~0_combout  & (((\eachalu[12].bits|add_subtr_control|out~0_combout  & \A[12]~input_o )) # 
// (\eachalu[13].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( !\eachalu[11].bits|ad_sub_unit|c_out~0_combout  & ( \A[13]~input_o  & ( (!\eachalu[14].bits|ad_sub_unit|c_out~0_combout  & (((\A[12]~input_o ) # 
// (\eachalu[13].bits|add_subtr_control|out~0_combout )) # (\eachalu[12].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( \eachalu[11].bits|ad_sub_unit|c_out~0_combout  & ( !\A[13]~input_o  & ( (\eachalu[12].bits|add_subtr_control|out~0_combout  & 
// (\eachalu[13].bits|add_subtr_control|out~0_combout  & (!\eachalu[14].bits|ad_sub_unit|c_out~0_combout  & \A[12]~input_o ))) ) ) ) # ( !\eachalu[11].bits|ad_sub_unit|c_out~0_combout  & ( !\A[13]~input_o  & ( 
// (\eachalu[13].bits|add_subtr_control|out~0_combout  & (!\eachalu[14].bits|ad_sub_unit|c_out~0_combout  & ((\A[12]~input_o ) # (\eachalu[12].bits|add_subtr_control|out~0_combout )))) ) ) )

	.dataa(!\eachalu[12].bits|add_subtr_control|out~0_combout ),
	.datab(!\eachalu[13].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[14].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\A[12]~input_o ),
	.datae(!\eachalu[11].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\A[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[14].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[14].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[14].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h1030001070F03070;
defparam \eachalu[14].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \eachalu[14].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[14].bits|ad_sub_unit|ab~combout  = ( \B[14]~input_o  & ( (!\cntrl[0]~input_o  & \A[14]~input_o ) ) ) # ( !\B[14]~input_o  & ( (\cntrl[0]~input_o  & \A[14]~input_o ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(!\A[14]~input_o ),
	.datad(gnd),
	.datae(!\B[14]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[14].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[14].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[14].bits|ad_sub_unit|ab .lut_mask = 64'h05050A0A05050A0A;
defparam \eachalu[14].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N3
cyclonev_lcell_comb \eachalu[14].bits|ad_sub_unit|c_out~2 (
// Equation(s):
// \eachalu[14].bits|ad_sub_unit|c_out~2_combout  = ( !\eachalu[14].bits|ad_sub_unit|ab~combout  & ( !\eachalu[14].bits|ad_sub_unit|c_out~1_combout  ) )

	.dataa(!\eachalu[14].bits|ad_sub_unit|c_out~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[14].bits|ad_sub_unit|ab~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[14].bits|ad_sub_unit|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[14].bits|ad_sub_unit|c_out~2 .extended_lut = "off";
defparam \eachalu[14].bits|ad_sub_unit|c_out~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \eachalu[14].bits|ad_sub_unit|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[15]~input_o ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[15]~input_o ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \eachalu[15].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[15].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( \B[15]~input_o  & ( !\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\A[15]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( \B[15]~input_o  & ( !\cntrl[0]~input_o  $ 
// (((\cntrl[1]~input_o  & (!\eachalu[14].bits|ad_sub_unit|c_out~2_combout  $ (\A[15]~input_o ))))) ) ) ) # ( \cntrl[2]~input_o  & ( !\B[15]~input_o  & ( (\A[15]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[0]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( 
// !\B[15]~input_o  & ( (\cntrl[1]~input_o  & (!\eachalu[14].bits|ad_sub_unit|c_out~2_combout  $ (!\cntrl[0]~input_o  $ (!\A[15]~input_o )))) ) ) )

	.dataa(!\eachalu[14].bits|ad_sub_unit|c_out~2_combout ),
	.datab(!\cntrl[1]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\A[15]~input_o ),
	.datae(!\cntrl[2]~input_o ),
	.dataf(!\B[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[15].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[15].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[15].bits|alu_connect|m|out~0 .lut_mask = 64'h2112003CD2E13CCC;
defparam \eachalu[15].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \B[16]~input (
	.i(B[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[16]~input_o ));
// synopsys translate_off
defparam \B[16]~input .bus_hold = "false";
defparam \B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N39
cyclonev_lcell_comb \eachalu[15].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[15].bits|add_subtr_control|out~0_combout  = ( \B[15]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[15]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[15].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[15].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[15].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[15].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N45
cyclonev_lcell_comb \eachalu[15].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[15].bits|ad_sub_unit|c_out~0_combout  = ( \A[15]~input_o  & ( (!\eachalu[14].bits|ad_sub_unit|c_out~2_combout ) # (\eachalu[15].bits|add_subtr_control|out~0_combout ) ) ) # ( !\A[15]~input_o  & ( (\eachalu[15].bits|add_subtr_control|out~0_combout 
//  & !\eachalu[14].bits|ad_sub_unit|c_out~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[15].bits|add_subtr_control|out~0_combout ),
	.datad(!\eachalu[14].bits|ad_sub_unit|c_out~2_combout ),
	.datae(gnd),
	.dataf(!\A[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[15].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[15].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[15].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h0F000F00FF0FFF0F;
defparam \eachalu[15].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \A[16]~input (
	.i(A[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[16]~input_o ));
// synopsys translate_off
defparam \A[16]~input .bus_hold = "false";
defparam \A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \eachalu[16].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[16].bits|alu_connect|m|out~0_combout  = ( \A[16]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\B[16]~input_o  $ (!\cntrl[0]~input_o  $ (!\eachalu[15].bits|ad_sub_unit|c_out~0_combout )))) # (\cntrl[2]~input_o  & (!\B[16]~input_o  
// & (!\cntrl[0]~input_o ))) ) ) ) # ( !\A[16]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\B[16]~input_o  $ (!\cntrl[0]~input_o  $ (\eachalu[15].bits|ad_sub_unit|c_out~0_combout )))) # (\cntrl[2]~input_o  & (\B[16]~input_o  & 
// (!\cntrl[0]~input_o ))) ) ) ) # ( \A[16]~input_o  & ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\B[16]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))) ) ) ) # ( !\A[16]~input_o  & ( !\cntrl[1]~input_o  & ( (\B[16]~input_o  & 
// (!\cntrl[2]~input_o  $ (\cntrl[0]~input_o ))) ) ) )

	.dataa(!\B[16]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\eachalu[15].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\A[16]~input_o ),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[16].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[16].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[16].bits|alu_connect|m|out~0 .lut_mask = 64'h414153535894A468;
defparam \eachalu[16].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N36
cyclonev_lcell_comb \eachalu[16].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[16].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[16]~input_o )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(!\B[16]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[16].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[16].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[16].bits|add_subtr_control|out~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \eachalu[16].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \eachalu[16].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[16].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[16].bits|add_subtr_control|out~0_combout  & ( \A[15]~input_o  & ( (!\eachalu[14].bits|ad_sub_unit|ab~combout  & (!\eachalu[15].bits|add_subtr_control|out~0_combout  & 
// (!\eachalu[14].bits|ad_sub_unit|c_out~1_combout  & !\A[16]~input_o ))) ) ) ) # ( !\eachalu[16].bits|add_subtr_control|out~0_combout  & ( \A[15]~input_o  & ( (!\A[16]~input_o ) # ((!\eachalu[14].bits|ad_sub_unit|ab~combout  & 
// (!\eachalu[15].bits|add_subtr_control|out~0_combout  & !\eachalu[14].bits|ad_sub_unit|c_out~1_combout ))) ) ) ) # ( \eachalu[16].bits|add_subtr_control|out~0_combout  & ( !\A[15]~input_o  & ( (!\A[16]~input_o  & 
// ((!\eachalu[15].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[14].bits|ad_sub_unit|ab~combout  & !\eachalu[14].bits|ad_sub_unit|c_out~1_combout )))) ) ) ) # ( !\eachalu[16].bits|add_subtr_control|out~0_combout  & ( !\A[15]~input_o  & ( 
// (!\eachalu[15].bits|add_subtr_control|out~0_combout ) # ((!\A[16]~input_o ) # ((!\eachalu[14].bits|ad_sub_unit|ab~combout  & !\eachalu[14].bits|ad_sub_unit|c_out~1_combout ))) ) ) )

	.dataa(!\eachalu[14].bits|ad_sub_unit|ab~combout ),
	.datab(!\eachalu[15].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[14].bits|ad_sub_unit|c_out~1_combout ),
	.datad(!\A[16]~input_o ),
	.datae(!\eachalu[16].bits|add_subtr_control|out~0_combout ),
	.dataf(!\A[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[16].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[16].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[16].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFFECEC00FF808000;
defparam \eachalu[16].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \A[17]~input (
	.i(A[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[17]~input_o ));
// synopsys translate_off
defparam \A[17]~input .bus_hold = "false";
defparam \A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \B[17]~input (
	.i(B[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[17]~input_o ));
// synopsys translate_off
defparam \B[17]~input .bus_hold = "false";
defparam \B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \eachalu[17].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[17].bits|alu_connect|m|out~0_combout  = ( \cntrl[0]~input_o  & ( \B[17]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[16].bits|ad_sub_unit|c_out~0_combout  $ (\A[17]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( \B[17]~input_o  & ( (!\cntrl[2]~input_o  & ((!\cntrl[1]~input_o ) # (!\eachalu[16].bits|ad_sub_unit|c_out~0_combout  $ (!\A[17]~input_o )))) # (\cntrl[2]~input_o  & ((!\cntrl[1]~input_o  $ 
// (!\A[17]~input_o )))) ) ) ) # ( \cntrl[0]~input_o  & ( !\B[17]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[16].bits|ad_sub_unit|c_out~0_combout  $ (!\A[17]~input_o )))) # (\cntrl[2]~input_o  & (((!\cntrl[1]~input_o  & 
// \A[17]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( !\B[17]~input_o  & ( (\cntrl[1]~input_o  & (!\A[17]~input_o  $ (((\eachalu[16].bits|ad_sub_unit|c_out~0_combout ) # (\cntrl[2]~input_o ))))) ) ) )

	.dataa(!\cntrl[2]~input_o ),
	.datab(!\eachalu[16].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[17]~input_o ),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\B[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[17].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[17].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[17].bits|alu_connect|m|out~0 .lut_mask = 64'h08070258A7F85852;
defparam \eachalu[17].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \eachalu[17].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[17].bits|add_subtr_control|out~0_combout  = ( \B[17]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[17]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[17].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[17].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[17].bits|add_subtr_control|out~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \eachalu[17].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N15
cyclonev_lcell_comb \eachalu[17].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[17].bits|ad_sub_unit|c_out~0_combout  = ( \A[17]~input_o  & ( (!\eachalu[16].bits|ad_sub_unit|c_out~0_combout ) # (\eachalu[17].bits|add_subtr_control|out~0_combout ) ) ) # ( !\A[17]~input_o  & ( (!\eachalu[16].bits|ad_sub_unit|c_out~0_combout  & 
// \eachalu[17].bits|add_subtr_control|out~0_combout ) ) )

	.dataa(!\eachalu[16].bits|ad_sub_unit|c_out~0_combout ),
	.datab(gnd),
	.datac(!\eachalu[17].bits|add_subtr_control|out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[17].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[17].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[17].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h0A0A0A0AAFAFAFAF;
defparam \eachalu[17].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \B[18]~input (
	.i(B[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[18]~input_o ));
// synopsys translate_off
defparam \B[18]~input .bus_hold = "false";
defparam \B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \A[18]~input (
	.i(A[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[18]~input_o ));
// synopsys translate_off
defparam \A[18]~input .bus_hold = "false";
defparam \A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \eachalu[18].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[18].bits|alu_connect|m|out~0_combout  = ( \A[18]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\B[18]~input_o  & !\cntrl[0]~input_o ))) ) ) ) # ( !\A[18]~input_o  & ( \cntrl[2]~input_o  & ( (\B[18]~input_o  & (!\cntrl[1]~input_o  
// $ (!\cntrl[0]~input_o ))) ) ) ) # ( \A[18]~input_o  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (((\B[18]~input_o  & !\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\eachalu[17].bits|ad_sub_unit|c_out~0_combout  $ (!\B[18]~input_o  $ 
// (!\cntrl[0]~input_o )))) ) ) ) # ( !\A[18]~input_o  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (((\B[18]~input_o  & !\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\eachalu[17].bits|ad_sub_unit|c_out~0_combout  $ (!\B[18]~input_o  $ 
// (\cntrl[0]~input_o )))) ) ) )

	.dataa(!\cntrl[1]~input_o ),
	.datab(!\eachalu[17].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\B[18]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(!\A[18]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[18].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[18].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[18].bits|alu_connect|m|out~0 .lut_mask = 64'h1E414B14050A5AAA;
defparam \eachalu[18].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \eachalu[18].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[18].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[18]~input_o )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\B[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[18].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[18].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[18].bits|add_subtr_control|out~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \eachalu[18].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \eachalu[18].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[18].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[18].bits|add_subtr_control|out~0_combout  & ( (\A[18]~input_o ) # (\eachalu[17].bits|ad_sub_unit|c_out~0_combout ) ) ) # ( !\eachalu[18].bits|add_subtr_control|out~0_combout  & ( 
// (\eachalu[17].bits|ad_sub_unit|c_out~0_combout  & \A[18]~input_o ) ) )

	.dataa(gnd),
	.datab(!\eachalu[17].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\A[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[18].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[18].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[18].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[18].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h030303033F3F3F3F;
defparam \eachalu[18].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \B[19]~input (
	.i(B[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[19]~input_o ));
// synopsys translate_off
defparam \B[19]~input .bus_hold = "false";
defparam \B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \A[19]~input (
	.i(A[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[19]~input_o ));
// synopsys translate_off
defparam \A[19]~input .bus_hold = "false";
defparam \A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \eachalu[19].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[19].bits|alu_connect|m|out~0_combout  = ( \A[19]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[18].bits|ad_sub_unit|c_out~0_combout  $ (!\B[19]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\A[19]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[18].bits|ad_sub_unit|c_out~0_combout  $ (\B[19]~input_o )))) # (\cntrl[2]~input_o  & (((!\cntrl[1]~input_o  & 
// \B[19]~input_o )))) ) ) ) # ( \A[19]~input_o  & ( !\cntrl[0]~input_o  & ( !\B[19]~input_o  $ (((!\cntrl[1]~input_o ) # ((!\cntrl[2]~input_o  & \eachalu[18].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( !\A[19]~input_o  & ( !\cntrl[0]~input_o  & ( 
// (!\cntrl[2]~input_o  & (!\B[19]~input_o  $ (((!\eachalu[18].bits|ad_sub_unit|c_out~0_combout ) # (!\cntrl[1]~input_o ))))) # (\cntrl[2]~input_o  & (((\cntrl[1]~input_o  & \B[19]~input_o )))) ) ) )

	.dataa(!\cntrl[2]~input_o ),
	.datab(!\eachalu[18].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\B[19]~input_o ),
	.datae(!\A[19]~input_o ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[19].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[19].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[19].bits|alu_connect|m|out~0 .lut_mask = 64'h02AD0DF208525258;
defparam \eachalu[19].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \eachalu[19].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[19].bits|ad_sub_unit|c_out~0_combout  = (!\A[19]~input_o  & (!\B[19]~input_o  $ (\cntrl[0]~input_o )))

	.dataa(!\A[19]~input_o ),
	.datab(!\B[19]~input_o ),
	.datac(gnd),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[19].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[19].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[19].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h8822882288228822;
defparam \eachalu[19].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \eachalu[19].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[19].bits|ad_sub_unit|c_out~1_combout  = ( !\eachalu[19].bits|ad_sub_unit|c_out~0_combout  & ( \A[17]~input_o  & ( (!\eachalu[18].bits|add_subtr_control|out~0_combout  & (\A[18]~input_o  & ((!\eachalu[16].bits|ad_sub_unit|c_out~0_combout ) # 
// (\eachalu[17].bits|add_subtr_control|out~0_combout )))) # (\eachalu[18].bits|add_subtr_control|out~0_combout  & ((!\eachalu[16].bits|ad_sub_unit|c_out~0_combout ) # ((\eachalu[17].bits|add_subtr_control|out~0_combout ) # (\A[18]~input_o )))) ) ) ) # ( 
// !\eachalu[19].bits|ad_sub_unit|c_out~0_combout  & ( !\A[17]~input_o  & ( (!\eachalu[18].bits|add_subtr_control|out~0_combout  & (!\eachalu[16].bits|ad_sub_unit|c_out~0_combout  & (\A[18]~input_o  & \eachalu[17].bits|add_subtr_control|out~0_combout ))) # 
// (\eachalu[18].bits|add_subtr_control|out~0_combout  & (((!\eachalu[16].bits|ad_sub_unit|c_out~0_combout  & \eachalu[17].bits|add_subtr_control|out~0_combout )) # (\A[18]~input_o ))) ) ) )

	.dataa(!\eachalu[16].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\eachalu[18].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[18]~input_o ),
	.datad(!\eachalu[17].bits|add_subtr_control|out~0_combout ),
	.datae(!\eachalu[19].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\A[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[19].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[19].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[19].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h032B00002B3F0000;
defparam \eachalu[19].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \eachalu[19].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[19].bits|ad_sub_unit|ab~combout  = ( \cntrl[0]~input_o  & ( (\A[19]~input_o  & !\B[19]~input_o ) ) ) # ( !\cntrl[0]~input_o  & ( (\A[19]~input_o  & \B[19]~input_o ) ) )

	.dataa(!\A[19]~input_o ),
	.datab(gnd),
	.datac(!\B[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[19].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[19].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[19].bits|ad_sub_unit|ab .lut_mask = 64'h0505050550505050;
defparam \eachalu[19].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N45
cyclonev_lcell_comb \eachalu[19].bits|ad_sub_unit|c_out~2 (
// Equation(s):
// \eachalu[19].bits|ad_sub_unit|c_out~2_combout  = (!\eachalu[19].bits|ad_sub_unit|c_out~1_combout  & !\eachalu[19].bits|ad_sub_unit|ab~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[19].bits|ad_sub_unit|c_out~1_combout ),
	.datad(!\eachalu[19].bits|ad_sub_unit|ab~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[19].bits|ad_sub_unit|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[19].bits|ad_sub_unit|c_out~2 .extended_lut = "off";
defparam \eachalu[19].bits|ad_sub_unit|c_out~2 .lut_mask = 64'hF000F000F000F000;
defparam \eachalu[19].bits|ad_sub_unit|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \A[20]~input (
	.i(A[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[20]~input_o ));
// synopsys translate_off
defparam \A[20]~input .bus_hold = "false";
defparam \A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \B[20]~input (
	.i(B[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[20]~input_o ));
// synopsys translate_off
defparam \B[20]~input .bus_hold = "false";
defparam \B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \eachalu[20].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[20].bits|alu_connect|m|out~0_combout  = ( \B[20]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[19].bits|ad_sub_unit|c_out~2_combout  $ (\A[20]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\B[20]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[19].bits|ad_sub_unit|c_out~2_combout  $ (!\A[20]~input_o )))) # (\cntrl[2]~input_o  & (((!\cntrl[1]~input_o  & 
// \A[20]~input_o )))) ) ) ) # ( \B[20]~input_o  & ( !\cntrl[0]~input_o  & ( (!\cntrl[2]~input_o  & ((!\cntrl[1]~input_o ) # (!\eachalu[19].bits|ad_sub_unit|c_out~2_combout  $ (!\A[20]~input_o )))) # (\cntrl[2]~input_o  & ((!\cntrl[1]~input_o  $ 
// (!\A[20]~input_o )))) ) ) ) # ( !\B[20]~input_o  & ( !\cntrl[0]~input_o  & ( (\cntrl[1]~input_o  & (!\A[20]~input_o  $ (((\cntrl[2]~input_o ) # (\eachalu[19].bits|ad_sub_unit|c_out~2_combout ))))) ) ) )

	.dataa(!\eachalu[19].bits|ad_sub_unit|c_out~2_combout ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[20]~input_o ),
	.datae(!\B[20]~input_o ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[20].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[20].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[20].bits|alu_connect|m|out~0 .lut_mask = 64'h0807C7F804383834;
defparam \eachalu[20].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \B[21]~input (
	.i(B[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[21]~input_o ));
// synopsys translate_off
defparam \B[21]~input .bus_hold = "false";
defparam \B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \A[21]~input (
	.i(A[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[21]~input_o ));
// synopsys translate_off
defparam \A[21]~input .bus_hold = "false";
defparam \A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N39
cyclonev_lcell_comb \eachalu[20].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[20].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[20]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\B[20]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[20].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[20].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[20].bits|add_subtr_control|out~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \eachalu[20].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \eachalu[20].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[20].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[20].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[19].bits|ad_sub_unit|c_out~2_combout ) # (\A[20]~input_o ) ) ) # ( !\eachalu[20].bits|add_subtr_control|out~0_combout  & ( 
// (!\eachalu[19].bits|ad_sub_unit|c_out~2_combout  & \A[20]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[19].bits|ad_sub_unit|c_out~2_combout ),
	.datad(!\A[20]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[20].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[20].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[20].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[20].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h00F000F0F0FFF0FF;
defparam \eachalu[20].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \eachalu[21].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[21].bits|alu_connect|m|out~0_combout  = ( \cntrl[0]~input_o  & ( \eachalu[20].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\B[21]~input_o  $ (!\A[21]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o 
//  & ((\A[21]~input_o ) # (\B[21]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( \eachalu[20].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[1]~input_o  & (\B[21]~input_o  & ((!\cntrl[2]~input_o ) # (\A[21]~input_o )))) # (\cntrl[1]~input_o  & 
// (!\B[21]~input_o  $ (!\cntrl[2]~input_o  $ (!\A[21]~input_o )))) ) ) ) # ( \cntrl[0]~input_o  & ( !\eachalu[20].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\B[21]~input_o  $ (\A[21]~input_o )))) # 
// (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  & ((\A[21]~input_o ) # (\B[21]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( !\eachalu[20].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[1]~input_o  & (\B[21]~input_o  & ((!\cntrl[2]~input_o ) # (\A[21]~input_o 
// )))) # (\cntrl[1]~input_o  & (!\B[21]~input_o  $ (((!\A[21]~input_o ))))) ) ) )

	.dataa(!\B[21]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[21]~input_o ),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\eachalu[20].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[21].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[21].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[21].bits|alu_connect|m|out~0 .lut_mask = 64'h455A183449561438;
defparam \eachalu[21].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N21
cyclonev_lcell_comb \eachalu[21].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[21].bits|add_subtr_control|out~0_combout  = ( \B[21]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[21]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[21].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[21].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[21].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[21].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \eachalu[21].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[21].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[19].bits|ad_sub_unit|c_out~1_combout  & ( \eachalu[20].bits|add_subtr_control|out~0_combout  & ( (!\A[21]~input_o  & !\eachalu[21].bits|add_subtr_control|out~0_combout ) ) ) ) # ( 
// !\eachalu[19].bits|ad_sub_unit|c_out~1_combout  & ( \eachalu[20].bits|add_subtr_control|out~0_combout  & ( (!\A[21]~input_o  & ((!\eachalu[21].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[19].bits|ad_sub_unit|ab~combout  & !\A[20]~input_o )))) # 
// (\A[21]~input_o  & (!\eachalu[19].bits|ad_sub_unit|ab~combout  & (!\eachalu[21].bits|add_subtr_control|out~0_combout  & !\A[20]~input_o ))) ) ) ) # ( \eachalu[19].bits|ad_sub_unit|c_out~1_combout  & ( !\eachalu[20].bits|add_subtr_control|out~0_combout  & 
// ( (!\A[21]~input_o  & ((!\eachalu[21].bits|add_subtr_control|out~0_combout ) # (!\A[20]~input_o ))) # (\A[21]~input_o  & (!\eachalu[21].bits|add_subtr_control|out~0_combout  & !\A[20]~input_o )) ) ) ) # ( !\eachalu[19].bits|ad_sub_unit|c_out~1_combout  & 
// ( !\eachalu[20].bits|add_subtr_control|out~0_combout  & ( (!\A[21]~input_o  & ((!\eachalu[19].bits|ad_sub_unit|ab~combout ) # ((!\eachalu[21].bits|add_subtr_control|out~0_combout ) # (!\A[20]~input_o )))) # (\A[21]~input_o  & 
// (!\eachalu[21].bits|add_subtr_control|out~0_combout  & ((!\eachalu[19].bits|ad_sub_unit|ab~combout ) # (!\A[20]~input_o )))) ) ) )

	.dataa(!\eachalu[19].bits|ad_sub_unit|ab~combout ),
	.datab(!\A[21]~input_o ),
	.datac(!\eachalu[21].bits|add_subtr_control|out~0_combout ),
	.datad(!\A[20]~input_o ),
	.datae(!\eachalu[19].bits|ad_sub_unit|c_out~1_combout ),
	.dataf(!\eachalu[20].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[21].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[21].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[21].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFCE8FCC0E8C0C0C0;
defparam \eachalu[21].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \A[22]~input (
	.i(A[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[22]~input_o ));
// synopsys translate_off
defparam \A[22]~input .bus_hold = "false";
defparam \A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \B[22]~input (
	.i(B[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[22]~input_o ));
// synopsys translate_off
defparam \B[22]~input .bus_hold = "false";
defparam \B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N18
cyclonev_lcell_comb \eachalu[22].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[22].bits|alu_connect|m|out~0_combout  = ( \cntrl[0]~input_o  & ( \B[22]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[21].bits|ad_sub_unit|c_out~0_combout  $ (\A[22]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( \B[22]~input_o  & ( (!\cntrl[2]~input_o  & ((!\cntrl[1]~input_o ) # (!\eachalu[21].bits|ad_sub_unit|c_out~0_combout  $ (!\A[22]~input_o )))) # (\cntrl[2]~input_o  & ((!\cntrl[1]~input_o  $ 
// (!\A[22]~input_o )))) ) ) ) # ( \cntrl[0]~input_o  & ( !\B[22]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[21].bits|ad_sub_unit|c_out~0_combout  $ (!\A[22]~input_o )))) # (\cntrl[2]~input_o  & (((!\cntrl[1]~input_o  & 
// \A[22]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( !\B[22]~input_o  & ( (\cntrl[1]~input_o  & (!\A[22]~input_o  $ (((\cntrl[2]~input_o ) # (\eachalu[21].bits|ad_sub_unit|c_out~0_combout ))))) ) ) )

	.dataa(!\eachalu[21].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[22]~input_o ),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\B[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[22].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[22].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[22].bits|alu_connect|m|out~0 .lut_mask = 64'h08070438C7F83834;
defparam \eachalu[22].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N24
cyclonev_lcell_comb \eachalu[22].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[22].bits|add_subtr_control|out~0_combout  = ( \B[22]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[22]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[22].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[22].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[22].bits|add_subtr_control|out~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \eachalu[22].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N27
cyclonev_lcell_comb \eachalu[22].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[22].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[22].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[21].bits|ad_sub_unit|c_out~0_combout ) # (\A[22]~input_o ) ) ) # ( !\eachalu[22].bits|add_subtr_control|out~0_combout  & ( 
// (!\eachalu[21].bits|ad_sub_unit|c_out~0_combout  & \A[22]~input_o ) ) )

	.dataa(!\eachalu[21].bits|ad_sub_unit|c_out~0_combout ),
	.datab(gnd),
	.datac(!\A[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[22].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[22].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[22].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[22].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h0A0A0A0AAFAFAFAF;
defparam \eachalu[22].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \A[23]~input (
	.i(A[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[23]~input_o ));
// synopsys translate_off
defparam \A[23]~input .bus_hold = "false";
defparam \A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \B[23]~input (
	.i(B[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[23]~input_o ));
// synopsys translate_off
defparam \B[23]~input .bus_hold = "false";
defparam \B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \eachalu[23].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[23].bits|alu_connect|m|out~0_combout  = ( \cntrl[0]~input_o  & ( \B[23]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[22].bits|ad_sub_unit|c_out~0_combout  $ (!\A[23]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( \B[23]~input_o  & ( (!\cntrl[2]~input_o  & ((!\cntrl[1]~input_o ) # (!\eachalu[22].bits|ad_sub_unit|c_out~0_combout  $ (\A[23]~input_o )))) # (\cntrl[2]~input_o  & ((!\cntrl[1]~input_o  $ 
// (!\A[23]~input_o )))) ) ) ) # ( \cntrl[0]~input_o  & ( !\B[23]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[22].bits|ad_sub_unit|c_out~0_combout  $ (\A[23]~input_o )))) # (\cntrl[2]~input_o  & (((!\cntrl[1]~input_o  & 
// \A[23]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( !\B[23]~input_o  & ( (\cntrl[1]~input_o  & (!\A[23]~input_o  $ (((!\eachalu[22].bits|ad_sub_unit|c_out~0_combout ) # (\cntrl[2]~input_o ))))) ) ) )

	.dataa(!\eachalu[22].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[23]~input_o ),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\B[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[23].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[23].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[23].bits|alu_connect|m|out~0 .lut_mask = 64'h040B0834CBF43438;
defparam \eachalu[23].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N9
cyclonev_lcell_comb \eachalu[23].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[23].bits|add_subtr_control|out~0_combout  = ( \B[23]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[23]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[23].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[23].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[23].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[23].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N6
cyclonev_lcell_comb \eachalu[23].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[23].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[23].bits|add_subtr_control|out~0_combout  & ( (\A[23]~input_o ) # (\eachalu[22].bits|ad_sub_unit|c_out~0_combout ) ) ) # ( !\eachalu[23].bits|add_subtr_control|out~0_combout  & ( 
// (\eachalu[22].bits|ad_sub_unit|c_out~0_combout  & \A[23]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[22].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\A[23]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[23].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[23].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[23].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[23].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \eachalu[23].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \B[24]~input (
	.i(B[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[24]~input_o ));
// synopsys translate_off
defparam \B[24]~input .bus_hold = "false";
defparam \B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \A[24]~input (
	.i(A[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[24]~input_o ));
// synopsys translate_off
defparam \A[24]~input .bus_hold = "false";
defparam \A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N42
cyclonev_lcell_comb \eachalu[24].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[24].bits|alu_connect|m|out~0_combout  = ( \B[24]~input_o  & ( \A[24]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (((!\eachalu[23].bits|ad_sub_unit|c_out~0_combout  & \cntrl[1]~input_o ))))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\B[24]~input_o  & ( \A[24]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[23].bits|ad_sub_unit|c_out~0_combout  $ (\cntrl[0]~input_o )))) # (\cntrl[2]~input_o  & ((!\cntrl[1]~input_o  $ 
// (!\cntrl[0]~input_o )))) ) ) ) # ( \B[24]~input_o  & ( !\A[24]~input_o  & ( !\cntrl[0]~input_o  $ (((!\cntrl[2]~input_o  & (\eachalu[23].bits|ad_sub_unit|c_out~0_combout  & \cntrl[1]~input_o )) # (\cntrl[2]~input_o  & ((!\cntrl[1]~input_o ))))) ) ) ) # ( 
// !\B[24]~input_o  & ( !\A[24]~input_o  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\eachalu[23].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o )))) ) ) )

	.dataa(!\eachalu[23].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(!\B[24]~input_o ),
	.dataf(!\A[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[24].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[24].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[24].bits|alu_connect|m|out~0 .lut_mask = 64'h0408CB340B34F438;
defparam \eachalu[24].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N48
cyclonev_lcell_comb \eachalu[24].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[24].bits|ad_sub_unit|c_out~0_combout  = (!\A[24]~input_o  & (!\B[24]~input_o  $ (\cntrl[0]~input_o )))

	.dataa(!\B[24]~input_o ),
	.datab(!\A[24]~input_o ),
	.datac(gnd),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[24].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[24].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[24].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h8844884488448844;
defparam \eachalu[24].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N54
cyclonev_lcell_comb \eachalu[24].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[24].bits|ad_sub_unit|c_out~1_combout  = ( \A[23]~input_o  & ( \eachalu[21].bits|ad_sub_unit|c_out~0_combout  & ( (!\eachalu[24].bits|ad_sub_unit|c_out~0_combout  & (((\eachalu[22].bits|add_subtr_control|out~0_combout  & \A[22]~input_o )) # 
// (\eachalu[23].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( !\A[23]~input_o  & ( \eachalu[21].bits|ad_sub_unit|c_out~0_combout  & ( (!\eachalu[24].bits|ad_sub_unit|c_out~0_combout  & (\eachalu[23].bits|add_subtr_control|out~0_combout  & 
// (\eachalu[22].bits|add_subtr_control|out~0_combout  & \A[22]~input_o ))) ) ) ) # ( \A[23]~input_o  & ( !\eachalu[21].bits|ad_sub_unit|c_out~0_combout  & ( (!\eachalu[24].bits|ad_sub_unit|c_out~0_combout  & (((\A[22]~input_o ) # 
// (\eachalu[22].bits|add_subtr_control|out~0_combout )) # (\eachalu[23].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( !\A[23]~input_o  & ( !\eachalu[21].bits|ad_sub_unit|c_out~0_combout  & ( (!\eachalu[24].bits|ad_sub_unit|c_out~0_combout  & 
// (\eachalu[23].bits|add_subtr_control|out~0_combout  & ((\A[22]~input_o ) # (\eachalu[22].bits|add_subtr_control|out~0_combout )))) ) ) )

	.dataa(!\eachalu[24].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\eachalu[23].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[22].bits|add_subtr_control|out~0_combout ),
	.datad(!\A[22]~input_o ),
	.datae(!\A[23]~input_o ),
	.dataf(!\eachalu[21].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[24].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[24].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[24].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h02222AAA0002222A;
defparam \eachalu[24].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N51
cyclonev_lcell_comb \eachalu[24].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[24].bits|ad_sub_unit|ab~combout  = (\A[24]~input_o  & (!\B[24]~input_o  $ (!\cntrl[0]~input_o )))

	.dataa(!\B[24]~input_o ),
	.datab(!\A[24]~input_o ),
	.datac(gnd),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[24].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[24].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[24].bits|ad_sub_unit|ab .lut_mask = 64'h1122112211221122;
defparam \eachalu[24].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \eachalu[24].bits|ad_sub_unit|c_out~2 (
// Equation(s):
// \eachalu[24].bits|ad_sub_unit|c_out~2_combout  = ( !\eachalu[24].bits|ad_sub_unit|ab~combout  & ( !\eachalu[24].bits|ad_sub_unit|c_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[24].bits|ad_sub_unit|c_out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[24].bits|ad_sub_unit|ab~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[24].bits|ad_sub_unit|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[24].bits|ad_sub_unit|c_out~2 .extended_lut = "off";
defparam \eachalu[24].bits|ad_sub_unit|c_out~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \eachalu[24].bits|ad_sub_unit|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \A[25]~input (
	.i(A[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[25]~input_o ));
// synopsys translate_off
defparam \A[25]~input .bus_hold = "false";
defparam \A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \B[25]~input (
	.i(B[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[25]~input_o ));
// synopsys translate_off
defparam \B[25]~input .bus_hold = "false";
defparam \B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \eachalu[25].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[25].bits|alu_connect|m|out~0_combout  = ( \A[25]~input_o  & ( \B[25]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (((\cntrl[1]~input_o  & \eachalu[24].bits|ad_sub_unit|c_out~2_combout ))))) # (\cntrl[2]~input_o  & 
// (!\cntrl[1]~input_o )) ) ) ) # ( !\A[25]~input_o  & ( \B[25]~input_o  & ( !\cntrl[0]~input_o  $ (((!\cntrl[1]~input_o  & (\cntrl[2]~input_o )) # (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & !\eachalu[24].bits|ad_sub_unit|c_out~2_combout )))) ) ) ) # ( 
// \A[25]~input_o  & ( !\B[25]~input_o  & ( (!\cntrl[1]~input_o  & (\cntrl[2]~input_o  & (\cntrl[0]~input_o ))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ (((!\cntrl[2]~input_o  & !\eachalu[24].bits|ad_sub_unit|c_out~2_combout ))))) ) ) ) # ( 
// !\A[25]~input_o  & ( !\B[25]~input_o  & ( (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (\eachalu[24].bits|ad_sub_unit|c_out~2_combout )))) ) ) )

	.dataa(!\cntrl[1]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\eachalu[24].bits|ad_sub_unit|c_out~2_combout ),
	.datae(!\A[25]~input_o ),
	.dataf(!\B[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[25].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[25].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[25].bits|alu_connect|m|out~0 .lut_mask = 64'h4004165296D2E2A6;
defparam \eachalu[25].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \eachalu[25].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[25].bits|add_subtr_control|out~0_combout  = ( \B[25]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[25]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[25].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[25].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[25].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[25].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N33
cyclonev_lcell_comb \eachalu[25].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[25].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[24].bits|ad_sub_unit|c_out~2_combout  & ( (\eachalu[25].bits|add_subtr_control|out~0_combout  & \A[25]~input_o ) ) ) # ( !\eachalu[24].bits|ad_sub_unit|c_out~2_combout  & ( (\A[25]~input_o ) # 
// (\eachalu[25].bits|add_subtr_control|out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[25].bits|add_subtr_control|out~0_combout ),
	.datad(!\A[25]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[24].bits|ad_sub_unit|c_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[25].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[25].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[25].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h0FFF0FFF000F000F;
defparam \eachalu[25].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \A[26]~input (
	.i(A[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[26]~input_o ));
// synopsys translate_off
defparam \A[26]~input .bus_hold = "false";
defparam \A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \B[26]~input (
	.i(B[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[26]~input_o ));
// synopsys translate_off
defparam \B[26]~input .bus_hold = "false";
defparam \B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N18
cyclonev_lcell_comb \eachalu[26].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[26].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \B[26]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[25].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (!\A[26]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[0]~input_o  & !\A[26]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( \B[26]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o )) # (\cntrl[2]~input_o  & ((\A[26]~input_o ) # (\cntrl[0]~input_o ))) ) ) ) # ( \cntrl[1]~input_o  & ( 
// !\B[26]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[25].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (\A[26]~input_o )))) # (\cntrl[2]~input_o  & (((!\cntrl[0]~input_o  & \A[26]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( 
// !\B[26]~input_o  & ( (\cntrl[2]~input_o  & (\cntrl[0]~input_o  & \A[26]~input_o )) ) ) )

	.dataa(!\eachalu[25].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\A[26]~input_o ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\B[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[26].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[26].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[26].bits|alu_connect|m|out~0 .lut_mask = 64'h000348B4C3F3B448;
defparam \eachalu[26].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \B[27]~input (
	.i(B[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[27]~input_o ));
// synopsys translate_off
defparam \B[27]~input .bus_hold = "false";
defparam \B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \A[27]~input (
	.i(A[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[27]~input_o ));
// synopsys translate_off
defparam \A[27]~input .bus_hold = "false";
defparam \A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N15
cyclonev_lcell_comb \eachalu[26].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[26].bits|add_subtr_control|out~0_combout  = ( \B[26]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[26]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[26].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[26].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[26].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[26].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N54
cyclonev_lcell_comb \eachalu[26].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[26].bits|ad_sub_unit|c_out~0_combout  = ( \A[25]~input_o  & ( \eachalu[25].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[26].bits|add_subtr_control|out~0_combout  & !\A[26]~input_o ) ) ) ) # ( !\A[25]~input_o  & ( 
// \eachalu[25].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[26].bits|add_subtr_control|out~0_combout  & ((!\A[26]~input_o ) # ((!\eachalu[24].bits|ad_sub_unit|ab~combout  & !\eachalu[24].bits|ad_sub_unit|c_out~1_combout )))) # 
// (\eachalu[26].bits|add_subtr_control|out~0_combout  & (!\eachalu[24].bits|ad_sub_unit|ab~combout  & (!\eachalu[24].bits|ad_sub_unit|c_out~1_combout  & !\A[26]~input_o ))) ) ) ) # ( \A[25]~input_o  & ( !\eachalu[25].bits|add_subtr_control|out~0_combout  & 
// ( (!\eachalu[26].bits|add_subtr_control|out~0_combout  & ((!\A[26]~input_o ) # ((!\eachalu[24].bits|ad_sub_unit|ab~combout  & !\eachalu[24].bits|ad_sub_unit|c_out~1_combout )))) # (\eachalu[26].bits|add_subtr_control|out~0_combout  & 
// (!\eachalu[24].bits|ad_sub_unit|ab~combout  & (!\eachalu[24].bits|ad_sub_unit|c_out~1_combout  & !\A[26]~input_o ))) ) ) ) # ( !\A[25]~input_o  & ( !\eachalu[25].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[26].bits|add_subtr_control|out~0_combout 
// ) # (!\A[26]~input_o ) ) ) )

	.dataa(!\eachalu[24].bits|ad_sub_unit|ab~combout ),
	.datab(!\eachalu[26].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[24].bits|ad_sub_unit|c_out~1_combout ),
	.datad(!\A[26]~input_o ),
	.datae(!\A[25]~input_o ),
	.dataf(!\eachalu[25].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[26].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[26].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[26].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFFCCEC80EC80CC00;
defparam \eachalu[26].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N0
cyclonev_lcell_comb \eachalu[27].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[27].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \eachalu[26].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[0]~input_o  & (!\B[27]~input_o  $ ((!\A[27]~input_o )))) # (\cntrl[0]~input_o  & (!\cntrl[2]~input_o  & (!\B[27]~input_o  
// $ (\A[27]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( \eachalu[26].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[27]~input_o  & (\B[27]~input_o  & (!\cntrl[2]~input_o  $ (\cntrl[0]~input_o )))) # (\A[27]~input_o  & ((!\cntrl[0]~input_o  & (\B[27]~input_o 
// )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))))) ) ) ) # ( \cntrl[1]~input_o  & ( !\eachalu[26].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[2]~input_o  & (!\B[27]~input_o  $ (!\A[27]~input_o  $ (!\cntrl[0]~input_o )))) # (\cntrl[2]~input_o  & 
// (!\cntrl[0]~input_o  & (!\B[27]~input_o  $ (!\A[27]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( !\eachalu[26].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[27]~input_o  & (\B[27]~input_o  & (!\cntrl[2]~input_o  $ (\cntrl[0]~input_o )))) # (\A[27]~input_o  
// & ((!\cntrl[0]~input_o  & (\B[27]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))))) ) ) )

	.dataa(!\B[27]~input_o ),
	.datab(!\A[27]~input_o ),
	.datac(!\cntrl[2]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\eachalu[26].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[27].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[27].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[27].bits|alu_connect|m|out~0 .lut_mask = 64'h5107966051076690;
defparam \eachalu[27].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \B[28]~input (
	.i(B[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[28]~input_o ));
// synopsys translate_off
defparam \B[28]~input .bus_hold = "false";
defparam \B[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N9
cyclonev_lcell_comb \eachalu[27].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[27].bits|add_subtr_control|out~0_combout  = ( \B[27]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[27]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[27].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[27].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[27].bits|add_subtr_control|out~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \eachalu[27].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N12
cyclonev_lcell_comb \eachalu[27].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[27].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[27].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[26].bits|ad_sub_unit|c_out~0_combout ) # (\A[27]~input_o ) ) ) # ( !\eachalu[27].bits|add_subtr_control|out~0_combout  & ( (\A[27]~input_o 
//  & !\eachalu[26].bits|ad_sub_unit|c_out~0_combout ) ) )

	.dataa(gnd),
	.datab(!\A[27]~input_o ),
	.datac(!\eachalu[26].bits|ad_sub_unit|c_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[27].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[27].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[27].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[27].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h30303030F3F3F3F3;
defparam \eachalu[27].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \A[28]~input (
	.i(A[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[28]~input_o ));
// synopsys translate_off
defparam \A[28]~input .bus_hold = "false";
defparam \A[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N48
cyclonev_lcell_comb \eachalu[28].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[28].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \A[28]~input_o  & ( (!\cntrl[2]~input_o  & (!\B[28]~input_o  $ (!\eachalu[27].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o )))) # (\cntrl[2]~input_o  & (!\B[28]~input_o  
// & ((!\cntrl[0]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( \A[28]~input_o  & ( (!\cntrl[0]~input_o  & (\B[28]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))) ) ) ) # ( \cntrl[1]~input_o  & ( !\A[28]~input_o  & ( (!\cntrl[2]~input_o  & 
// (!\B[28]~input_o  $ (!\eachalu[27].bits|ad_sub_unit|c_out~0_combout  $ (\cntrl[0]~input_o )))) # (\cntrl[2]~input_o  & (\B[28]~input_o  & ((!\cntrl[0]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( !\A[28]~input_o  & ( (\B[28]~input_o  & 
// (!\cntrl[2]~input_o  $ (\cntrl[0]~input_o ))) ) ) )

	.dataa(!\B[28]~input_o ),
	.datab(!\eachalu[27].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[2]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\A[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[28].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[28].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[28].bits|alu_connect|m|out~0 .lut_mask = 64'h50056590550F9A60;
defparam \eachalu[28].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \B[29]~input (
	.i(B[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[29]~input_o ));
// synopsys translate_off
defparam \B[29]~input .bus_hold = "false";
defparam \B[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \A[29]~input (
	.i(A[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[29]~input_o ));
// synopsys translate_off
defparam \A[29]~input .bus_hold = "false";
defparam \A[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N6
cyclonev_lcell_comb \eachalu[28].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[28].bits|add_subtr_control|out~0_combout  = ( \B[28]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[28]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[28].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[28].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[28].bits|add_subtr_control|out~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \eachalu[28].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N15
cyclonev_lcell_comb \eachalu[28].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[28].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[28].bits|add_subtr_control|out~0_combout  & ( (\eachalu[27].bits|ad_sub_unit|c_out~0_combout ) # (\A[28]~input_o ) ) ) # ( !\eachalu[28].bits|add_subtr_control|out~0_combout  & ( (\A[28]~input_o  
// & \eachalu[27].bits|ad_sub_unit|c_out~0_combout ) ) )

	.dataa(!\A[28]~input_o ),
	.datab(gnd),
	.datac(!\eachalu[27].bits|ad_sub_unit|c_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[28].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[28].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[28].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[28].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h050505055F5F5F5F;
defparam \eachalu[28].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N24
cyclonev_lcell_comb \eachalu[29].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[29].bits|alu_connect|m|out~0_combout  = ( \cntrl[0]~input_o  & ( \eachalu[28].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\B[29]~input_o  $ (!\A[29]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o 
//  & ((\A[29]~input_o ) # (\B[29]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( \eachalu[28].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[1]~input_o  & (\B[29]~input_o  & ((!\cntrl[2]~input_o ) # (\A[29]~input_o )))) # (\cntrl[1]~input_o  & 
// (!\cntrl[2]~input_o  $ (!\B[29]~input_o  $ (!\A[29]~input_o )))) ) ) ) # ( \cntrl[0]~input_o  & ( !\eachalu[28].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[2]~input_o  & (\cntrl[1]~input_o  & (!\B[29]~input_o  $ (\A[29]~input_o )))) # 
// (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  & ((\A[29]~input_o ) # (\B[29]~input_o )))) ) ) ) # ( !\cntrl[0]~input_o  & ( !\eachalu[28].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[1]~input_o  & (\B[29]~input_o  & ((!\cntrl[2]~input_o ) # (\A[29]~input_o 
// )))) # (\cntrl[1]~input_o  & ((!\B[29]~input_o  $ (!\A[29]~input_o )))) ) ) )

	.dataa(!\cntrl[2]~input_o ),
	.datab(!\B[29]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[29]~input_o ),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\eachalu[28].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[29].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[29].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[29].bits|alu_connect|m|out~0 .lut_mask = 64'h233C185229361258;
defparam \eachalu[29].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \B[30]~input (
	.i(B[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[30]~input_o ));
// synopsys translate_off
defparam \B[30]~input .bus_hold = "false";
defparam \B[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \A[30]~input (
	.i(A[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[30]~input_o ));
// synopsys translate_off
defparam \A[30]~input .bus_hold = "false";
defparam \A[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N33
cyclonev_lcell_comb \eachalu[29].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[29].bits|ad_sub_unit|ab~combout  = ( \cntrl[0]~input_o  & ( (\A[29]~input_o  & !\B[29]~input_o ) ) ) # ( !\cntrl[0]~input_o  & ( (\A[29]~input_o  & \B[29]~input_o ) ) )

	.dataa(gnd),
	.datab(!\A[29]~input_o ),
	.datac(!\B[29]~input_o ),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[29].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[29].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[29].bits|ad_sub_unit|ab .lut_mask = 64'h0303303003033030;
defparam \eachalu[29].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N36
cyclonev_lcell_comb \eachalu[29].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[29].bits|ad_sub_unit|c_out~0_combout  = ( \cntrl[0]~input_o  & ( (\B[29]~input_o  & !\A[29]~input_o ) ) ) # ( !\cntrl[0]~input_o  & ( (!\B[29]~input_o  & !\A[29]~input_o ) ) )

	.dataa(gnd),
	.datab(!\B[29]~input_o ),
	.datac(gnd),
	.datad(!\A[29]~input_o ),
	.datae(!\cntrl[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[29].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[29].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[29].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hCC003300CC003300;
defparam \eachalu[29].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N42
cyclonev_lcell_comb \eachalu[29].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[29].bits|ad_sub_unit|c_out~1_combout  = ( \A[27]~input_o  & ( \eachalu[26].bits|ad_sub_unit|c_out~0_combout  & ( (!\eachalu[29].bits|ad_sub_unit|c_out~0_combout  & ((!\A[28]~input_o  & (\eachalu[28].bits|add_subtr_control|out~0_combout  & 
// \eachalu[27].bits|add_subtr_control|out~0_combout )) # (\A[28]~input_o  & ((\eachalu[27].bits|add_subtr_control|out~0_combout ) # (\eachalu[28].bits|add_subtr_control|out~0_combout ))))) ) ) ) # ( !\A[27]~input_o  & ( 
// \eachalu[26].bits|ad_sub_unit|c_out~0_combout  & ( (\A[28]~input_o  & (\eachalu[28].bits|add_subtr_control|out~0_combout  & !\eachalu[29].bits|ad_sub_unit|c_out~0_combout )) ) ) ) # ( \A[27]~input_o  & ( !\eachalu[26].bits|ad_sub_unit|c_out~0_combout  & ( 
// (!\eachalu[29].bits|ad_sub_unit|c_out~0_combout  & ((\eachalu[28].bits|add_subtr_control|out~0_combout ) # (\A[28]~input_o ))) ) ) ) # ( !\A[27]~input_o  & ( !\eachalu[26].bits|ad_sub_unit|c_out~0_combout  & ( 
// (!\eachalu[29].bits|ad_sub_unit|c_out~0_combout  & ((!\A[28]~input_o  & (\eachalu[28].bits|add_subtr_control|out~0_combout  & \eachalu[27].bits|add_subtr_control|out~0_combout )) # (\A[28]~input_o  & ((\eachalu[27].bits|add_subtr_control|out~0_combout ) # 
// (\eachalu[28].bits|add_subtr_control|out~0_combout ))))) ) ) )

	.dataa(!\A[28]~input_o ),
	.datab(!\eachalu[28].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[29].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\eachalu[27].bits|add_subtr_control|out~0_combout ),
	.datae(!\A[27]~input_o ),
	.dataf(!\eachalu[26].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[29].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[29].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[29].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h1070707010101070;
defparam \eachalu[29].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N0
cyclonev_lcell_comb \eachalu[29].bits|ad_sub_unit|c_out~2 (
// Equation(s):
// \eachalu[29].bits|ad_sub_unit|c_out~2_combout  = ( !\eachalu[29].bits|ad_sub_unit|c_out~1_combout  & ( !\eachalu[29].bits|ad_sub_unit|ab~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[29].bits|ad_sub_unit|ab~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[29].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[29].bits|ad_sub_unit|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[29].bits|ad_sub_unit|c_out~2 .extended_lut = "off";
defparam \eachalu[29].bits|ad_sub_unit|c_out~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \eachalu[29].bits|ad_sub_unit|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N6
cyclonev_lcell_comb \eachalu[30].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[30].bits|alu_connect|m|out~0_combout  = ( \eachalu[29].bits|ad_sub_unit|c_out~2_combout  & ( \cntrl[2]~input_o  & ( (!\B[30]~input_o  & (\A[30]~input_o  & (!\cntrl[0]~input_o  $ (!\cntrl[1]~input_o )))) # (\B[30]~input_o  & (!\cntrl[1]~input_o  $ 
// (((!\cntrl[0]~input_o  & !\A[30]~input_o ))))) ) ) ) # ( !\eachalu[29].bits|ad_sub_unit|c_out~2_combout  & ( \cntrl[2]~input_o  & ( (!\B[30]~input_o  & (\A[30]~input_o  & (!\cntrl[0]~input_o  $ (!\cntrl[1]~input_o )))) # (\B[30]~input_o  & 
// (!\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\A[30]~input_o ))))) ) ) ) # ( \eachalu[29].bits|ad_sub_unit|c_out~2_combout  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (\B[30]~input_o  & (!\cntrl[0]~input_o ))) # (\cntrl[1]~input_o  & 
// (!\B[30]~input_o  $ (!\cntrl[0]~input_o  $ (\A[30]~input_o )))) ) ) ) # ( !\eachalu[29].bits|ad_sub_unit|c_out~2_combout  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (\B[30]~input_o  & (!\cntrl[0]~input_o ))) # (\cntrl[1]~input_o  & 
// (!\B[30]~input_o  $ (!\cntrl[0]~input_o  $ (!\A[30]~input_o )))) ) ) )

	.dataa(!\B[30]~input_o ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\A[30]~input_o ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\eachalu[29].bits|ad_sub_unit|c_out~2_combout ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[30].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[30].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[30].bits|alu_connect|m|out~0 .lut_mask = 64'h4496446917481748;
defparam \eachalu[30].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \B[31]~input (
	.i(B[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[31]~input_o ));
// synopsys translate_off
defparam \B[31]~input .bus_hold = "false";
defparam \B[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N42
cyclonev_lcell_comb \eachalu[30].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[30].bits|add_subtr_control|out~0_combout  = ( !\cntrl[0]~input_o  & ( \B[30]~input_o  ) ) # ( \cntrl[0]~input_o  & ( !\B[30]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\B[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[30].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[30].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[30].bits|add_subtr_control|out~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \eachalu[30].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N3
cyclonev_lcell_comb \eachalu[30].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[30].bits|ad_sub_unit|c_out~0_combout  = ( \A[30]~input_o  & ( (!\eachalu[29].bits|ad_sub_unit|c_out~2_combout ) # (\eachalu[30].bits|add_subtr_control|out~0_combout ) ) ) # ( !\A[30]~input_o  & ( (!\eachalu[29].bits|ad_sub_unit|c_out~2_combout  & 
// \eachalu[30].bits|add_subtr_control|out~0_combout ) ) )

	.dataa(!\eachalu[29].bits|ad_sub_unit|c_out~2_combout ),
	.datab(!\eachalu[30].bits|add_subtr_control|out~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[30].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[30].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[30].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h22222222BBBBBBBB;
defparam \eachalu[30].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \A[31]~input (
	.i(A[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[31]~input_o ));
// synopsys translate_off
defparam \A[31]~input .bus_hold = "false";
defparam \A[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N48
cyclonev_lcell_comb \eachalu[31].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[31].bits|alu_connect|m|out~0_combout  = ( \cntrl[0]~input_o  & ( \A[31]~input_o  & ( (!\cntrl[1]~input_o  & (((\cntrl[2]~input_o )))) # (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\B[31]~input_o  $ 
// (!\eachalu[30].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( !\cntrl[0]~input_o  & ( \A[31]~input_o  & ( !\B[31]~input_o  $ (((!\cntrl[1]~input_o ) # ((\eachalu[30].bits|ad_sub_unit|c_out~0_combout  & !\cntrl[2]~input_o )))) ) ) ) # ( \cntrl[0]~input_o  
// & ( !\A[31]~input_o  & ( (!\cntrl[1]~input_o  & (\B[31]~input_o  & ((\cntrl[2]~input_o )))) # (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\B[31]~input_o  $ (\eachalu[30].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( !\cntrl[0]~input_o  & ( 
// !\A[31]~input_o  & ( (!\cntrl[1]~input_o  & (\B[31]~input_o  & ((!\cntrl[2]~input_o )))) # (\cntrl[1]~input_o  & (!\B[31]~input_o  $ (((!\eachalu[30].bits|ad_sub_unit|c_out~0_combout ) # (\cntrl[2]~input_o ))))) ) ) )

	.dataa(!\B[31]~input_o ),
	.datab(!\cntrl[1]~input_o ),
	.datac(!\eachalu[30].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\A[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[31].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[31].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[31].bits|alu_connect|m|out~0 .lut_mask = 64'h56112144656612CC;
defparam \eachalu[31].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \A[32]~input (
	.i(A[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[32]~input_o ));
// synopsys translate_off
defparam \A[32]~input .bus_hold = "false";
defparam \A[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N57
cyclonev_lcell_comb \eachalu[31].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[31].bits|add_subtr_control|out~0_combout  = ( !\cntrl[0]~input_o  & ( \B[31]~input_o  ) ) # ( \cntrl[0]~input_o  & ( !\B[31]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\B[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[31].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[31].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[31].bits|add_subtr_control|out~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \eachalu[31].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N30
cyclonev_lcell_comb \eachalu[31].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[31].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[31].bits|add_subtr_control|out~0_combout  & ( \eachalu[29].bits|ad_sub_unit|ab~combout  & ( (!\A[30]~input_o  & (!\eachalu[30].bits|add_subtr_control|out~0_combout  & !\A[31]~input_o )) ) ) ) # ( 
// !\eachalu[31].bits|add_subtr_control|out~0_combout  & ( \eachalu[29].bits|ad_sub_unit|ab~combout  & ( (!\A[31]~input_o ) # ((!\A[30]~input_o  & !\eachalu[30].bits|add_subtr_control|out~0_combout )) ) ) ) # ( 
// \eachalu[31].bits|add_subtr_control|out~0_combout  & ( !\eachalu[29].bits|ad_sub_unit|ab~combout  & ( (!\A[31]~input_o  & ((!\A[30]~input_o  & ((!\eachalu[30].bits|add_subtr_control|out~0_combout ) # (!\eachalu[29].bits|ad_sub_unit|c_out~1_combout ))) # 
// (\A[30]~input_o  & (!\eachalu[30].bits|add_subtr_control|out~0_combout  & !\eachalu[29].bits|ad_sub_unit|c_out~1_combout )))) ) ) ) # ( !\eachalu[31].bits|add_subtr_control|out~0_combout  & ( !\eachalu[29].bits|ad_sub_unit|ab~combout  & ( (!\A[31]~input_o 
// ) # ((!\A[30]~input_o  & ((!\eachalu[30].bits|add_subtr_control|out~0_combout ) # (!\eachalu[29].bits|ad_sub_unit|c_out~1_combout ))) # (\A[30]~input_o  & (!\eachalu[30].bits|add_subtr_control|out~0_combout  & 
// !\eachalu[29].bits|ad_sub_unit|c_out~1_combout ))) ) ) )

	.dataa(!\A[30]~input_o ),
	.datab(!\eachalu[30].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[31]~input_o ),
	.datad(!\eachalu[29].bits|ad_sub_unit|c_out~1_combout ),
	.datae(!\eachalu[31].bits|add_subtr_control|out~0_combout ),
	.dataf(!\eachalu[29].bits|ad_sub_unit|ab~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[31].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[31].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[31].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFEF8E080F8F88080;
defparam \eachalu[31].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \B[32]~input (
	.i(B[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[32]~input_o ));
// synopsys translate_off
defparam \B[32]~input .bus_hold = "false";
defparam \B[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N0
cyclonev_lcell_comb \eachalu[32].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[32].bits|alu_connect|m|out~0_combout  = ( \B[32]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\A[32]~input_o  & !\cntrl[0]~input_o ))) ) ) ) # ( !\B[32]~input_o  & ( \cntrl[2]~input_o  & ( (\A[32]~input_o  & (!\cntrl[1]~input_o  
// $ (!\cntrl[0]~input_o ))) ) ) ) # ( \B[32]~input_o  & ( !\cntrl[2]~input_o  & ( !\cntrl[0]~input_o  $ (((\cntrl[1]~input_o  & (!\A[32]~input_o  $ (\eachalu[31].bits|ad_sub_unit|c_out~0_combout ))))) ) ) ) # ( !\B[32]~input_o  & ( !\cntrl[2]~input_o  & ( 
// (\cntrl[1]~input_o  & (!\A[32]~input_o  $ (!\eachalu[31].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o )))) ) ) )

	.dataa(!\A[32]~input_o ),
	.datab(!\eachalu[31].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(!\B[32]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[32].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[32].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[32].bits|alu_connect|m|out~0 .lut_mask = 64'h0906F60905505AF0;
defparam \eachalu[32].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \B[33]~input (
	.i(B[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[33]~input_o ));
// synopsys translate_off
defparam \B[33]~input .bus_hold = "false";
defparam \B[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N6
cyclonev_lcell_comb \eachalu[32].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[32].bits|add_subtr_control|out~0_combout  = !\B[32]~input_o  $ (!\cntrl[0]~input_o )

	.dataa(gnd),
	.datab(!\B[32]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[32].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[32].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[32].bits|add_subtr_control|out~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \eachalu[32].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N42
cyclonev_lcell_comb \eachalu[32].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[32].bits|ad_sub_unit|c_out~0_combout  = (!\eachalu[32].bits|add_subtr_control|out~0_combout  & (\A[32]~input_o  & !\eachalu[31].bits|ad_sub_unit|c_out~0_combout )) # (\eachalu[32].bits|add_subtr_control|out~0_combout  & 
// ((!\eachalu[31].bits|ad_sub_unit|c_out~0_combout ) # (\A[32]~input_o )))

	.dataa(gnd),
	.datab(!\eachalu[32].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[32]~input_o ),
	.datad(!\eachalu[31].bits|ad_sub_unit|c_out~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[32].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[32].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[32].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h3F033F033F033F03;
defparam \eachalu[32].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \A[33]~input (
	.i(A[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[33]~input_o ));
// synopsys translate_off
defparam \A[33]~input .bus_hold = "false";
defparam \A[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N18
cyclonev_lcell_comb \eachalu[33].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[33].bits|alu_connect|m|out~0_combout  = ( \A[33]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\B[33]~input_o  & !\cntrl[0]~input_o ))) ) ) ) # ( !\A[33]~input_o  & ( \cntrl[2]~input_o  & ( (\B[33]~input_o  & (!\cntrl[1]~input_o  
// $ (!\cntrl[0]~input_o ))) ) ) ) # ( \A[33]~input_o  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (\B[33]~input_o  & ((!\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\B[33]~input_o  $ (!\eachalu[32].bits|ad_sub_unit|c_out~0_combout  $ 
// (!\cntrl[0]~input_o )))) ) ) ) # ( !\A[33]~input_o  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (\B[33]~input_o  & ((!\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\B[33]~input_o  $ (!\eachalu[32].bits|ad_sub_unit|c_out~0_combout  $ 
// (\cntrl[0]~input_o )))) ) ) )

	.dataa(!\B[33]~input_o ),
	.datab(!\eachalu[32].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(!\A[33]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[33].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[33].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[33].bits|alu_connect|m|out~0 .lut_mask = 64'h5609590605505AF0;
defparam \eachalu[33].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N45
cyclonev_lcell_comb \eachalu[33].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[33].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[33]~input_o )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B[33]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[33].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[33].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[33].bits|add_subtr_control|out~0 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \eachalu[33].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N27
cyclonev_lcell_comb \eachalu[33].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[33].bits|ad_sub_unit|c_out~0_combout  = (!\eachalu[32].bits|ad_sub_unit|c_out~0_combout  & (\A[33]~input_o  & \eachalu[33].bits|add_subtr_control|out~0_combout )) # (\eachalu[32].bits|ad_sub_unit|c_out~0_combout  & 
// ((\eachalu[33].bits|add_subtr_control|out~0_combout ) # (\A[33]~input_o )))

	.dataa(gnd),
	.datab(!\eachalu[32].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\A[33]~input_o ),
	.datad(!\eachalu[33].bits|add_subtr_control|out~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[33].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[33].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[33].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h033F033F033F033F;
defparam \eachalu[33].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \B[34]~input (
	.i(B[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[34]~input_o ));
// synopsys translate_off
defparam \B[34]~input .bus_hold = "false";
defparam \B[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \A[34]~input (
	.i(A[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[34]~input_o ));
// synopsys translate_off
defparam \A[34]~input .bus_hold = "false";
defparam \A[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N30
cyclonev_lcell_comb \eachalu[34].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[34].bits|alu_connect|m|out~0_combout  = ( \A[34]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\B[34]~input_o  & !\cntrl[0]~input_o ))) ) ) ) # ( !\A[34]~input_o  & ( \cntrl[2]~input_o  & ( (\B[34]~input_o  & (!\cntrl[1]~input_o  
// $ (!\cntrl[0]~input_o ))) ) ) ) # ( \A[34]~input_o  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (((\B[34]~input_o  & !\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\eachalu[33].bits|ad_sub_unit|c_out~0_combout  $ (!\B[34]~input_o  $ 
// (!\cntrl[0]~input_o )))) ) ) ) # ( !\A[34]~input_o  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (((\B[34]~input_o  & !\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\eachalu[33].bits|ad_sub_unit|c_out~0_combout  $ (!\B[34]~input_o  $ 
// (\cntrl[0]~input_o )))) ) ) )

	.dataa(!\eachalu[33].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\B[34]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(!\A[34]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[34].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[34].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[34].bits|alu_connect|m|out~0 .lut_mask = 64'h3609390603303CF0;
defparam \eachalu[34].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N39
cyclonev_lcell_comb \eachalu[34].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[34].bits|ad_sub_unit|c_out~0_combout  = ( \B[34]~input_o  & ( (\cntrl[0]~input_o  & !\A[34]~input_o ) ) ) # ( !\B[34]~input_o  & ( (!\cntrl[0]~input_o  & !\A[34]~input_o ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[34]~input_o ),
	.datae(gnd),
	.dataf(!\B[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[34].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[34].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[34].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hAA00AA0055005500;
defparam \eachalu[34].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N12
cyclonev_lcell_comb \eachalu[34].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[34].bits|ad_sub_unit|c_out~1_combout  = ( \A[33]~input_o  & ( \eachalu[32].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[34].bits|ad_sub_unit|c_out~0_combout  & ((!\eachalu[31].bits|ad_sub_unit|c_out~0_combout ) # ((\A[32]~input_o ) # 
// (\eachalu[33].bits|add_subtr_control|out~0_combout )))) ) ) ) # ( !\A[33]~input_o  & ( \eachalu[32].bits|add_subtr_control|out~0_combout  & ( (\eachalu[33].bits|add_subtr_control|out~0_combout  & (!\eachalu[34].bits|ad_sub_unit|c_out~0_combout  & 
// ((!\eachalu[31].bits|ad_sub_unit|c_out~0_combout ) # (\A[32]~input_o )))) ) ) ) # ( \A[33]~input_o  & ( !\eachalu[32].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[34].bits|ad_sub_unit|c_out~0_combout  & 
// (((!\eachalu[31].bits|ad_sub_unit|c_out~0_combout  & \A[32]~input_o )) # (\eachalu[33].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( !\A[33]~input_o  & ( !\eachalu[32].bits|add_subtr_control|out~0_combout  & ( 
// (!\eachalu[31].bits|ad_sub_unit|c_out~0_combout  & (\eachalu[33].bits|add_subtr_control|out~0_combout  & (\A[32]~input_o  & !\eachalu[34].bits|ad_sub_unit|c_out~0_combout ))) ) ) )

	.dataa(!\eachalu[31].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\eachalu[33].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[32]~input_o ),
	.datad(!\eachalu[34].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\A[33]~input_o ),
	.dataf(!\eachalu[32].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[34].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[34].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[34].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h02003B002300BF00;
defparam \eachalu[34].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N24
cyclonev_lcell_comb \eachalu[34].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[34].bits|ad_sub_unit|ab~combout  = ( \B[34]~input_o  & ( (\A[34]~input_o  & !\cntrl[0]~input_o ) ) ) # ( !\B[34]~input_o  & ( (\A[34]~input_o  & \cntrl[0]~input_o ) ) )

	.dataa(!\A[34]~input_o ),
	.datab(gnd),
	.datac(!\cntrl[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[34]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[34].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[34].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[34].bits|ad_sub_unit|ab .lut_mask = 64'h0505050550505050;
defparam \eachalu[34].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N9
cyclonev_lcell_comb \eachalu[34].bits|ad_sub_unit|c_out~2 (
// Equation(s):
// \eachalu[34].bits|ad_sub_unit|c_out~2_combout  = ( !\eachalu[34].bits|ad_sub_unit|ab~combout  & ( !\eachalu[34].bits|ad_sub_unit|c_out~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[34].bits|ad_sub_unit|c_out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[34].bits|ad_sub_unit|ab~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[34].bits|ad_sub_unit|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[34].bits|ad_sub_unit|c_out~2 .extended_lut = "off";
defparam \eachalu[34].bits|ad_sub_unit|c_out~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \eachalu[34].bits|ad_sub_unit|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \B[35]~input (
	.i(B[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[35]~input_o ));
// synopsys translate_off
defparam \B[35]~input .bus_hold = "false";
defparam \B[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \A[35]~input (
	.i(A[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[35]~input_o ));
// synopsys translate_off
defparam \A[35]~input .bus_hold = "false";
defparam \A[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N0
cyclonev_lcell_comb \eachalu[35].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[35].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( \A[35]~input_o  & ( !\cntrl[1]~input_o  $ (((!\B[35]~input_o  & !\cntrl[0]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( \A[35]~input_o  & ( (!\cntrl[1]~input_o  & (((\B[35]~input_o 
//  & !\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\eachalu[34].bits|ad_sub_unit|c_out~2_combout  $ (!\B[35]~input_o  $ (\cntrl[0]~input_o )))) ) ) ) # ( \cntrl[2]~input_o  & ( !\A[35]~input_o  & ( (\B[35]~input_o  & (!\cntrl[0]~input_o  $ 
// (!\cntrl[1]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( !\A[35]~input_o  & ( (!\cntrl[1]~input_o  & (((\B[35]~input_o  & !\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\eachalu[34].bits|ad_sub_unit|c_out~2_combout  $ (!\B[35]~input_o  $ 
// (!\cntrl[0]~input_o )))) ) ) )

	.dataa(!\eachalu[34].bits|ad_sub_unit|c_out~2_combout ),
	.datab(!\B[35]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\cntrl[2]~input_o ),
	.dataf(!\A[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[35].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[35].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[35].bits|alu_connect|m|out~0 .lut_mask = 64'h3096033030693FC0;
defparam \eachalu[35].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \A[36]~input (
	.i(A[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[36]~input_o ));
// synopsys translate_off
defparam \A[36]~input .bus_hold = "false";
defparam \A[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N36
cyclonev_lcell_comb \eachalu[35].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[35].bits|add_subtr_control|out~0_combout  = ( \B[35]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[35]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[35]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[35].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[35].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[35].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[35].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N42
cyclonev_lcell_comb \eachalu[35].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[35].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[35].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[34].bits|ad_sub_unit|c_out~2_combout ) # (\A[35]~input_o ) ) ) # ( !\eachalu[35].bits|add_subtr_control|out~0_combout  & ( 
// (!\eachalu[34].bits|ad_sub_unit|c_out~2_combout  & \A[35]~input_o ) ) )

	.dataa(!\eachalu[34].bits|ad_sub_unit|c_out~2_combout ),
	.datab(gnd),
	.datac(!\A[35]~input_o ),
	.datad(gnd),
	.datae(!\eachalu[35].bits|add_subtr_control|out~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[35].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[35].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[35].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h0A0AAFAF0A0AAFAF;
defparam \eachalu[35].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \B[36]~input (
	.i(B[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[36]~input_o ));
// synopsys translate_off
defparam \B[36]~input .bus_hold = "false";
defparam \B[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N48
cyclonev_lcell_comb \eachalu[36].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[36].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( \B[36]~input_o  & ( (!\cntrl[2]~input_o  & (!\A[36]~input_o  $ (!\eachalu[35].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o )))) # (\cntrl[2]~input_o  & (!\A[36]~input_o  
// & ((!\cntrl[0]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( \B[36]~input_o  & ( (!\cntrl[0]~input_o  & ((!\cntrl[2]~input_o ) # (\A[36]~input_o ))) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))) ) ) ) # ( \cntrl[1]~input_o  & ( !\B[36]~input_o  & ( 
// (!\cntrl[2]~input_o  & (!\A[36]~input_o  $ (!\eachalu[35].bits|ad_sub_unit|c_out~0_combout  $ (\cntrl[0]~input_o )))) # (\cntrl[2]~input_o  & (\A[36]~input_o  & ((!\cntrl[0]~input_o )))) ) ) ) # ( !\cntrl[1]~input_o  & ( !\B[36]~input_o  & ( 
// (\A[36]~input_o  & (\cntrl[0]~input_o  & \cntrl[2]~input_o )) ) ) )

	.dataa(!\A[36]~input_o ),
	.datab(!\eachalu[35].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\cntrl[1]~input_o ),
	.dataf(!\B[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[36].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[36].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[36].bits|alu_connect|m|out~0 .lut_mask = 64'h00056950F05F96A0;
defparam \eachalu[36].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \A[37]~input (
	.i(A[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[37]~input_o ));
// synopsys translate_off
defparam \A[37]~input .bus_hold = "false";
defparam \A[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \B[37]~input (
	.i(B[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[37]~input_o ));
// synopsys translate_off
defparam \B[37]~input .bus_hold = "false";
defparam \B[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N39
cyclonev_lcell_comb \eachalu[36].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[36].bits|add_subtr_control|out~0_combout  = ( \B[36]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[36]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[36]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[36].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[36].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[36].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[36].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y1_N54
cyclonev_lcell_comb \eachalu[36].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[36].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[35].bits|add_subtr_control|out~0_combout  & ( \eachalu[34].bits|ad_sub_unit|ab~combout  & ( (!\eachalu[36].bits|add_subtr_control|out~0_combout  & !\A[36]~input_o ) ) ) ) # ( 
// !\eachalu[35].bits|add_subtr_control|out~0_combout  & ( \eachalu[34].bits|ad_sub_unit|ab~combout  & ( (!\A[35]~input_o  & ((!\eachalu[36].bits|add_subtr_control|out~0_combout ) # (!\A[36]~input_o ))) # (\A[35]~input_o  & 
// (!\eachalu[36].bits|add_subtr_control|out~0_combout  & !\A[36]~input_o )) ) ) ) # ( \eachalu[35].bits|add_subtr_control|out~0_combout  & ( !\eachalu[34].bits|ad_sub_unit|ab~combout  & ( (!\eachalu[36].bits|add_subtr_control|out~0_combout  & 
// ((!\A[36]~input_o ) # ((!\A[35]~input_o  & !\eachalu[34].bits|ad_sub_unit|c_out~1_combout )))) # (\eachalu[36].bits|add_subtr_control|out~0_combout  & (!\A[35]~input_o  & (!\A[36]~input_o  & !\eachalu[34].bits|ad_sub_unit|c_out~1_combout ))) ) ) ) # ( 
// !\eachalu[35].bits|add_subtr_control|out~0_combout  & ( !\eachalu[34].bits|ad_sub_unit|ab~combout  & ( (!\eachalu[36].bits|add_subtr_control|out~0_combout  & ((!\A[35]~input_o ) # ((!\A[36]~input_o ) # (!\eachalu[34].bits|ad_sub_unit|c_out~1_combout )))) 
// # (\eachalu[36].bits|add_subtr_control|out~0_combout  & (!\A[36]~input_o  & ((!\A[35]~input_o ) # (!\eachalu[34].bits|ad_sub_unit|c_out~1_combout )))) ) ) )

	.dataa(!\A[35]~input_o ),
	.datab(!\eachalu[36].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[36]~input_o ),
	.datad(!\eachalu[34].bits|ad_sub_unit|c_out~1_combout ),
	.datae(!\eachalu[35].bits|add_subtr_control|out~0_combout ),
	.dataf(!\eachalu[34].bits|ad_sub_unit|ab~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[36].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[36].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[36].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFCE8E8C0E8E8C0C0;
defparam \eachalu[36].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \eachalu[37].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[37].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( \eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[37]~input_o  & (\B[37]~input_o  & (!\cntrl[0]~input_o  $ (!\cntrl[1]~input_o )))) # (\A[37]~input_o  & (!\cntrl[1]~input_o  $ 
// (((!\cntrl[0]~input_o  & !\B[37]~input_o ))))) ) ) ) # ( !\cntrl[2]~input_o  & ( \eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[1]~input_o  & (!\cntrl[0]~input_o  & ((\B[37]~input_o )))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ 
// (!\A[37]~input_o  $ (\B[37]~input_o )))) ) ) ) # ( \cntrl[2]~input_o  & ( !\eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[37]~input_o  & (\B[37]~input_o  & (!\cntrl[0]~input_o  $ (!\cntrl[1]~input_o )))) # (\A[37]~input_o  & (!\cntrl[1]~input_o  
// $ (((!\cntrl[0]~input_o  & !\B[37]~input_o ))))) ) ) ) # ( !\cntrl[2]~input_o  & ( !\eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[1]~input_o  & (!\cntrl[0]~input_o  & ((\B[37]~input_o )))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ 
// (!\A[37]~input_o  $ (!\B[37]~input_o )))) ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\A[37]~input_o ),
	.datac(!\B[37]~input_o ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\cntrl[2]~input_o ),
	.dataf(!\eachalu[36].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[37].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[37].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[37].bits|alu_connect|m|out~0 .lut_mask = 64'h0A9617280A691728;
defparam \eachalu[37].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \A[38]~input (
	.i(A[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[38]~input_o ));
// synopsys translate_off
defparam \A[38]~input .bus_hold = "false";
defparam \A[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \B[38]~input (
	.i(B[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[38]~input_o ));
// synopsys translate_off
defparam \B[38]~input .bus_hold = "false";
defparam \B[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N39
cyclonev_lcell_comb \eachalu[37].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[37].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[37]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[37]~input_o  ) )

	.dataa(!\B[37]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[37].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[37].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[37].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[37].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \eachalu[37].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[37].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (\eachalu[37].bits|add_subtr_control|out~0_combout  & \A[37]~input_o ) ) ) # ( !\eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (\A[37]~input_o ) # 
// (\eachalu[37].bits|add_subtr_control|out~0_combout ) ) )

	.dataa(gnd),
	.datab(!\eachalu[37].bits|add_subtr_control|out~0_combout ),
	.datac(gnd),
	.datad(!\A[37]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[36].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[37].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[37].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[37].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h33FF33FF00330033;
defparam \eachalu[37].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \eachalu[38].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[38].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & ((\B[38]~input_o ) # (\A[38]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( \cntrl[0]~input_o  & ( (\cntrl[1]~input_o  & 
// (!\A[38]~input_o  $ (!\B[38]~input_o  $ (!\eachalu[37].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( \cntrl[2]~input_o  & ( !\cntrl[0]~input_o  & ( (!\A[38]~input_o  & (\B[38]~input_o  & \cntrl[1]~input_o )) # (\A[38]~input_o  & (!\B[38]~input_o  $ 
// (!\cntrl[1]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( !\cntrl[0]~input_o  & ( !\B[38]~input_o  $ (((!\cntrl[1]~input_o ) # (!\A[38]~input_o  $ (\eachalu[37].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\A[38]~input_o ),
	.datab(!\B[38]~input_o ),
	.datac(!\eachalu[37].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\cntrl[2]~input_o ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[38].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[38].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[38].bits|alu_connect|m|out~0 .lut_mask = 64'h3369116600967700;
defparam \eachalu[38].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \B[39]~input (
	.i(B[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[39]~input_o ));
// synopsys translate_off
defparam \B[39]~input .bus_hold = "false";
defparam \B[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \A[39]~input (
	.i(A[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[39]~input_o ));
// synopsys translate_off
defparam \A[39]~input .bus_hold = "false";
defparam \A[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N48
cyclonev_lcell_comb \eachalu[38].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[38].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[38]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[38]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B[38]~input_o ),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[38].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[38].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[38].bits|add_subtr_control|out~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \eachalu[38].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N51
cyclonev_lcell_comb \eachalu[38].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[38].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[38]~input_o  & (\eachalu[37].bits|add_subtr_control|out~0_combout  & (\eachalu[38].bits|add_subtr_control|out~0_combout  & \A[37]~input_o ))) # 
// (\A[38]~input_o  & (((\eachalu[37].bits|add_subtr_control|out~0_combout  & \A[37]~input_o )) # (\eachalu[38].bits|add_subtr_control|out~0_combout ))) ) ) # ( !\eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[38]~input_o  & 
// (\eachalu[38].bits|add_subtr_control|out~0_combout  & ((\A[37]~input_o ) # (\eachalu[37].bits|add_subtr_control|out~0_combout )))) # (\A[38]~input_o  & (((\A[37]~input_o ) # (\eachalu[38].bits|add_subtr_control|out~0_combout )) # 
// (\eachalu[37].bits|add_subtr_control|out~0_combout ))) ) )

	.dataa(!\A[38]~input_o ),
	.datab(!\eachalu[37].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[38].bits|add_subtr_control|out~0_combout ),
	.datad(!\A[37]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[36].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[38].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[38].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[38].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h175F175F05170517;
defparam \eachalu[38].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \eachalu[39].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[39].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & ((\A[39]~input_o ) # (\B[39]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( \cntrl[0]~input_o  & ( (\cntrl[1]~input_o  & 
// (!\B[39]~input_o  $ (!\A[39]~input_o  $ (!\eachalu[38].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( \cntrl[2]~input_o  & ( !\cntrl[0]~input_o  & ( (!\B[39]~input_o  & (\A[39]~input_o  & \cntrl[1]~input_o )) # (\B[39]~input_o  & (!\A[39]~input_o  $ 
// (!\cntrl[1]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( !\cntrl[0]~input_o  & ( !\B[39]~input_o  $ (((!\cntrl[1]~input_o ) # (!\A[39]~input_o  $ (\eachalu[38].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\B[39]~input_o ),
	.datab(!\A[39]~input_o ),
	.datac(!\eachalu[38].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\cntrl[2]~input_o ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[39].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[39].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[39].bits|alu_connect|m|out~0 .lut_mask = 64'h5569116600967700;
defparam \eachalu[39].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \B[40]~input (
	.i(B[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[40]~input_o ));
// synopsys translate_off
defparam \B[40]~input .bus_hold = "false";
defparam \B[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N0
cyclonev_lcell_comb \eachalu[39].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[39].bits|ad_sub_unit|c_out~0_combout  = ( \cntrl[0]~input_o  & ( (\B[39]~input_o  & !\A[39]~input_o ) ) ) # ( !\cntrl[0]~input_o  & ( (!\B[39]~input_o  & !\A[39]~input_o ) ) )

	.dataa(!\B[39]~input_o ),
	.datab(!\A[39]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[39].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[39].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[39].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h8888888844444444;
defparam \eachalu[39].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N6
cyclonev_lcell_comb \eachalu[39].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[39].bits|ad_sub_unit|c_out~1_combout  = ( !\eachalu[39].bits|ad_sub_unit|c_out~0_combout  & ( \eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[38]~input_o  & (\eachalu[37].bits|add_subtr_control|out~0_combout  & 
// (\eachalu[38].bits|add_subtr_control|out~0_combout  & \A[37]~input_o ))) # (\A[38]~input_o  & (((\eachalu[37].bits|add_subtr_control|out~0_combout  & \A[37]~input_o )) # (\eachalu[38].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( 
// !\eachalu[39].bits|ad_sub_unit|c_out~0_combout  & ( !\eachalu[36].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[38]~input_o  & (\eachalu[38].bits|add_subtr_control|out~0_combout  & ((\A[37]~input_o ) # (\eachalu[37].bits|add_subtr_control|out~0_combout )))) 
// # (\A[38]~input_o  & (((\A[37]~input_o ) # (\eachalu[38].bits|add_subtr_control|out~0_combout )) # (\eachalu[37].bits|add_subtr_control|out~0_combout ))) ) ) )

	.dataa(!\A[38]~input_o ),
	.datab(!\eachalu[37].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[38].bits|add_subtr_control|out~0_combout ),
	.datad(!\A[37]~input_o ),
	.datae(!\eachalu[39].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\eachalu[36].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[39].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[39].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[39].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h175F000005170000;
defparam \eachalu[39].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N3
cyclonev_lcell_comb \eachalu[39].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[39].bits|ad_sub_unit|ab~combout  = ( \cntrl[0]~input_o  & ( (!\B[39]~input_o  & \A[39]~input_o ) ) ) # ( !\cntrl[0]~input_o  & ( (\B[39]~input_o  & \A[39]~input_o ) ) )

	.dataa(!\B[39]~input_o ),
	.datab(!\A[39]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[39].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[39].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[39].bits|ad_sub_unit|ab .lut_mask = 64'h1111111122222222;
defparam \eachalu[39].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N45
cyclonev_lcell_comb \eachalu[39].bits|ad_sub_unit|c_out~2 (
// Equation(s):
// \eachalu[39].bits|ad_sub_unit|c_out~2_combout  = (!\eachalu[39].bits|ad_sub_unit|c_out~1_combout  & !\eachalu[39].bits|ad_sub_unit|ab~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\eachalu[39].bits|ad_sub_unit|c_out~1_combout ),
	.datad(!\eachalu[39].bits|ad_sub_unit|ab~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[39].bits|ad_sub_unit|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[39].bits|ad_sub_unit|c_out~2 .extended_lut = "off";
defparam \eachalu[39].bits|ad_sub_unit|c_out~2 .lut_mask = 64'hF000F000F000F000;
defparam \eachalu[39].bits|ad_sub_unit|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \A[40]~input (
	.i(A[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[40]~input_o ));
// synopsys translate_off
defparam \A[40]~input .bus_hold = "false";
defparam \A[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N18
cyclonev_lcell_comb \eachalu[40].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[40].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & ((\A[40]~input_o ) # (\B[40]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( \cntrl[0]~input_o  & ( (\cntrl[1]~input_o  & 
// (!\B[40]~input_o  $ (!\eachalu[39].bits|ad_sub_unit|c_out~2_combout  $ (\A[40]~input_o )))) ) ) ) # ( \cntrl[2]~input_o  & ( !\cntrl[0]~input_o  & ( (!\B[40]~input_o  & (\A[40]~input_o  & \cntrl[1]~input_o )) # (\B[40]~input_o  & (!\A[40]~input_o  $ 
// (!\cntrl[1]~input_o ))) ) ) ) # ( !\cntrl[2]~input_o  & ( !\cntrl[0]~input_o  & ( !\B[40]~input_o  $ (((!\cntrl[1]~input_o ) # (!\eachalu[39].bits|ad_sub_unit|c_out~2_combout  $ (!\A[40]~input_o )))) ) ) )

	.dataa(!\B[40]~input_o ),
	.datab(!\eachalu[39].bits|ad_sub_unit|c_out~2_combout ),
	.datac(!\A[40]~input_o ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\cntrl[2]~input_o ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[40].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[40].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[40].bits|alu_connect|m|out~0 .lut_mask = 64'h5596055A00695F00;
defparam \eachalu[40].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \B[41]~input (
	.i(B[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[41]~input_o ));
// synopsys translate_off
defparam \B[41]~input .bus_hold = "false";
defparam \B[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \A[41]~input (
	.i(A[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[41]~input_o ));
// synopsys translate_off
defparam \A[41]~input .bus_hold = "false";
defparam \A[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N57
cyclonev_lcell_comb \eachalu[40].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[40].bits|add_subtr_control|out~0_combout  = ( \B[40]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[40]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(!\B[40]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[40].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[40].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[40].bits|add_subtr_control|out~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \eachalu[40].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N54
cyclonev_lcell_comb \eachalu[40].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[40].bits|ad_sub_unit|c_out~0_combout  = (!\A[40]~input_o  & ((!\eachalu[40].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[39].bits|ad_sub_unit|ab~combout  & !\eachalu[39].bits|ad_sub_unit|c_out~1_combout )))) # (\A[40]~input_o  & 
// (!\eachalu[39].bits|ad_sub_unit|ab~combout  & (!\eachalu[39].bits|ad_sub_unit|c_out~1_combout  & !\eachalu[40].bits|add_subtr_control|out~0_combout )))

	.dataa(!\eachalu[39].bits|ad_sub_unit|ab~combout ),
	.datab(!\eachalu[39].bits|ad_sub_unit|c_out~1_combout ),
	.datac(!\A[40]~input_o ),
	.datad(!\eachalu[40].bits|add_subtr_control|out~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[40].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[40].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[40].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hF880F880F880F880;
defparam \eachalu[40].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \eachalu[41].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[41].bits|alu_connect|m|out~0_combout  = ( \eachalu[40].bits|ad_sub_unit|c_out~0_combout  & ( \cntrl[2]~input_o  & ( (!\B[41]~input_o  & (\A[41]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[0]~input_o )))) # (\B[41]~input_o  & (!\cntrl[1]~input_o  $ 
// (((!\cntrl[0]~input_o  & !\A[41]~input_o ))))) ) ) ) # ( !\eachalu[40].bits|ad_sub_unit|c_out~0_combout  & ( \cntrl[2]~input_o  & ( (!\B[41]~input_o  & (\A[41]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[0]~input_o )))) # (\B[41]~input_o  & 
// (!\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\A[41]~input_o ))))) ) ) ) # ( \eachalu[40].bits|ad_sub_unit|c_out~0_combout  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (\B[41]~input_o  & (!\cntrl[0]~input_o ))) # (\cntrl[1]~input_o  & 
// (!\B[41]~input_o  $ (!\cntrl[0]~input_o  $ (\A[41]~input_o )))) ) ) ) # ( !\eachalu[40].bits|ad_sub_unit|c_out~0_combout  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (\B[41]~input_o  & (!\cntrl[0]~input_o ))) # (\cntrl[1]~input_o  & 
// (!\B[41]~input_o  $ (!\cntrl[0]~input_o  $ (!\A[41]~input_o )))) ) ) )

	.dataa(!\B[41]~input_o ),
	.datab(!\cntrl[1]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\A[41]~input_o ),
	.datae(!\eachalu[40].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[41].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[41].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[41].bits|alu_connect|m|out~0 .lut_mask = 64'h61525261146C146C;
defparam \eachalu[41].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \A[42]~input (
	.i(A[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[42]~input_o ));
// synopsys translate_off
defparam \A[42]~input .bus_hold = "false";
defparam \A[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \eachalu[41].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[41].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[41]~input_o )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(!\B[41]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[41].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[41].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[41].bits|add_subtr_control|out~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \eachalu[41].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \eachalu[41].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[41].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[39].bits|ad_sub_unit|ab~combout  & ( \A[40]~input_o  & ( (!\eachalu[41].bits|add_subtr_control|out~0_combout  & !\A[41]~input_o ) ) ) ) # ( !\eachalu[39].bits|ad_sub_unit|ab~combout  & ( 
// \A[40]~input_o  & ( (!\eachalu[41].bits|add_subtr_control|out~0_combout  & ((!\A[41]~input_o ) # ((!\eachalu[39].bits|ad_sub_unit|c_out~1_combout  & !\eachalu[40].bits|add_subtr_control|out~0_combout )))) # 
// (\eachalu[41].bits|add_subtr_control|out~0_combout  & (!\eachalu[39].bits|ad_sub_unit|c_out~1_combout  & (!\eachalu[40].bits|add_subtr_control|out~0_combout  & !\A[41]~input_o ))) ) ) ) # ( \eachalu[39].bits|ad_sub_unit|ab~combout  & ( !\A[40]~input_o  & 
// ( (!\eachalu[40].bits|add_subtr_control|out~0_combout  & ((!\eachalu[41].bits|add_subtr_control|out~0_combout ) # (!\A[41]~input_o ))) # (\eachalu[40].bits|add_subtr_control|out~0_combout  & (!\eachalu[41].bits|add_subtr_control|out~0_combout  & 
// !\A[41]~input_o )) ) ) ) # ( !\eachalu[39].bits|ad_sub_unit|ab~combout  & ( !\A[40]~input_o  & ( (!\eachalu[41].bits|add_subtr_control|out~0_combout  & ((!\eachalu[39].bits|ad_sub_unit|c_out~1_combout ) # 
// ((!\eachalu[40].bits|add_subtr_control|out~0_combout ) # (!\A[41]~input_o )))) # (\eachalu[41].bits|add_subtr_control|out~0_combout  & (!\A[41]~input_o  & ((!\eachalu[39].bits|ad_sub_unit|c_out~1_combout ) # 
// (!\eachalu[40].bits|add_subtr_control|out~0_combout )))) ) ) )

	.dataa(!\eachalu[39].bits|ad_sub_unit|c_out~1_combout ),
	.datab(!\eachalu[40].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[41].bits|add_subtr_control|out~0_combout ),
	.datad(!\A[41]~input_o ),
	.datae(!\eachalu[39].bits|ad_sub_unit|ab~combout ),
	.dataf(!\A[40]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[41].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[41].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[41].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFEE0FCC0F880F000;
defparam \eachalu[41].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \B[42]~input (
	.i(B[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[42]~input_o ));
// synopsys translate_off
defparam \B[42]~input .bus_hold = "false";
defparam \B[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N48
cyclonev_lcell_comb \eachalu[42].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[42].bits|alu_connect|m|out~0_combout  = ( \B[42]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\A[42]~input_o  & !\cntrl[0]~input_o ))) ) ) ) # ( !\B[42]~input_o  & ( \cntrl[2]~input_o  & ( (\A[42]~input_o  & (!\cntrl[0]~input_o  
// $ (!\cntrl[1]~input_o ))) ) ) ) # ( \B[42]~input_o  & ( !\cntrl[2]~input_o  & ( !\cntrl[0]~input_o  $ (((\cntrl[1]~input_o  & (!\A[42]~input_o  $ (\eachalu[41].bits|ad_sub_unit|c_out~0_combout ))))) ) ) ) # ( !\B[42]~input_o  & ( !\cntrl[2]~input_o  & ( 
// (\cntrl[1]~input_o  & (!\A[42]~input_o  $ (!\eachalu[41].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o )))) ) ) )

	.dataa(!\A[42]~input_o ),
	.datab(!\eachalu[41].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\B[42]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[42].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[42].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[42].bits|alu_connect|m|out~0 .lut_mask = 64'h0096F06905505FA0;
defparam \eachalu[42].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N0
cyclonev_lcell_comb \eachalu[42].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[42].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[42]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[42]~input_o  ) )

	.dataa(gnd),
	.datab(!\B[42]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[42].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[42].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[42].bits|add_subtr_control|out~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \eachalu[42].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \A[43]~input (
	.i(A[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[43]~input_o ));
// synopsys translate_off
defparam \A[43]~input .bus_hold = "false";
defparam \A[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \B[43]~input (
	.i(B[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[43]~input_o ));
// synopsys translate_off
defparam \B[43]~input .bus_hold = "false";
defparam \B[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N57
cyclonev_lcell_comb \eachalu[43].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[43].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[43]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[43]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[43]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[43].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[43].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[43].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[43].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N3
cyclonev_lcell_comb \eachalu[43].bits|ad_sub_unit|out_digit~0 (
// Equation(s):
// \eachalu[43].bits|ad_sub_unit|out_digit~0_combout  = !\A[43]~input_o  $ (!\eachalu[43].bits|add_subtr_control|out~0_combout )

	.dataa(!\A[43]~input_o ),
	.datab(!\eachalu[43].bits|add_subtr_control|out~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[43].bits|ad_sub_unit|out_digit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[43].bits|ad_sub_unit|out_digit~0 .extended_lut = "off";
defparam \eachalu[43].bits|ad_sub_unit|out_digit~0 .lut_mask = 64'h6666666666666666;
defparam \eachalu[43].bits|ad_sub_unit|out_digit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N0
cyclonev_lcell_comb \eachalu[1].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[1].bits|alu_connect|m|out~1_combout  = (\cntrl[1]~input_o  & !\cntrl[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[1].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[1].bits|alu_connect|m|out~1 .lut_mask = 64'h0F000F000F000F00;
defparam \eachalu[1].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \eachalu[43].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[43].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( (!\B[43]~input_o  & (\A[43]~input_o  & (!\cntrl[0]~input_o  $ (!\cntrl[1]~input_o )))) # (\B[43]~input_o  & (!\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\A[43]~input_o ))))) ) ) 
// # ( !\cntrl[2]~input_o  & ( (!\cntrl[0]~input_o  & (\B[43]~input_o  & !\cntrl[1]~input_o )) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\B[43]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\A[43]~input_o ),
	.datae(gnd),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[43].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[43].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[43].bits|alu_connect|m|out~0 .lut_mask = 64'h2020202012781278;
defparam \eachalu[43].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N6
cyclonev_lcell_comb \eachalu[43].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[43].bits|alu_connect|m|out~1_combout  = ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( \eachalu[43].bits|alu_connect|m|out~0_combout  ) ) # ( !\eachalu[1].bits|alu_connect|m|out~1_combout  & ( \eachalu[43].bits|alu_connect|m|out~0_combout  ) 
// ) # ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( !\eachalu[43].bits|alu_connect|m|out~0_combout  & ( !\eachalu[43].bits|ad_sub_unit|out_digit~0_combout  $ (((!\A[42]~input_o  & ((!\eachalu[42].bits|add_subtr_control|out~0_combout ) # 
// (\eachalu[41].bits|ad_sub_unit|c_out~0_combout ))) # (\A[42]~input_o  & (!\eachalu[42].bits|add_subtr_control|out~0_combout  & \eachalu[41].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\A[42]~input_o ),
	.datab(!\eachalu[42].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[43].bits|ad_sub_unit|out_digit~0_combout ),
	.datad(!\eachalu[41].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.dataf(!\eachalu[43].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[43].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[43].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[43].bits|alu_connect|m|out~1 .lut_mask = 64'h0000781EFFFFFFFF;
defparam \eachalu[43].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \B[44]~input (
	.i(B[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[44]~input_o ));
// synopsys translate_off
defparam \B[44]~input .bus_hold = "false";
defparam \B[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N0
cyclonev_lcell_comb \eachalu[43].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[43].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[41].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[43]~input_o  & (\eachalu[43].bits|add_subtr_control|out~0_combout  & (\A[42]~input_o  & \eachalu[42].bits|add_subtr_control|out~0_combout ))) # 
// (\A[43]~input_o  & (((\A[42]~input_o  & \eachalu[42].bits|add_subtr_control|out~0_combout )) # (\eachalu[43].bits|add_subtr_control|out~0_combout ))) ) ) # ( !\eachalu[41].bits|ad_sub_unit|c_out~0_combout  & ( (!\A[43]~input_o  & 
// (\eachalu[43].bits|add_subtr_control|out~0_combout  & ((\eachalu[42].bits|add_subtr_control|out~0_combout ) # (\A[42]~input_o )))) # (\A[43]~input_o  & (((\eachalu[42].bits|add_subtr_control|out~0_combout ) # (\A[42]~input_o )) # 
// (\eachalu[43].bits|add_subtr_control|out~0_combout ))) ) )

	.dataa(!\A[43]~input_o ),
	.datab(!\eachalu[43].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[42]~input_o ),
	.datad(!\eachalu[42].bits|add_subtr_control|out~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[41].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[43].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[43].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[43].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h1777177711171117;
defparam \eachalu[43].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \A[44]~input (
	.i(A[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[44]~input_o ));
// synopsys translate_off
defparam \A[44]~input .bus_hold = "false";
defparam \A[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N42
cyclonev_lcell_comb \eachalu[44].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[44].bits|alu_connect|m|out~0_combout  = ( \A[44]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\B[44]~input_o ))) ) ) ) # ( !\A[44]~input_o  & ( \cntrl[2]~input_o  & ( (\B[44]~input_o  & (!\cntrl[0]~input_o  
// $ (!\cntrl[1]~input_o ))) ) ) ) # ( \A[44]~input_o  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (!\cntrl[0]~input_o  & (\B[44]~input_o ))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ (!\B[44]~input_o  $ 
// (!\eachalu[43].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( !\A[44]~input_o  & ( !\cntrl[2]~input_o  & ( (!\cntrl[1]~input_o  & (!\cntrl[0]~input_o  & (\B[44]~input_o ))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ (!\B[44]~input_o  $ 
// (\eachalu[43].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\B[44]~input_o ),
	.datac(!\eachalu[43].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\A[44]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[44].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[44].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[44].bits|alu_connect|m|out~0 .lut_mask = 64'h2269229611227788;
defparam \eachalu[44].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N21
cyclonev_lcell_comb \eachalu[44].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[44].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[44]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[44]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[44]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[44].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[44].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[44].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[44].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N33
cyclonev_lcell_comb \eachalu[44].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[44].bits|ad_sub_unit|ab~combout  = ( \eachalu[44].bits|add_subtr_control|out~0_combout  & ( \A[44]~input_o  ) )

	.dataa(!\A[44]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[44].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[44].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[44].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[44].bits|ad_sub_unit|ab .lut_mask = 64'h0000000055555555;
defparam \eachalu[44].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \B[45]~input (
	.i(B[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[45]~input_o ));
// synopsys translate_off
defparam \B[45]~input .bus_hold = "false";
defparam \B[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \A[45]~input (
	.i(A[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[45]~input_o ));
// synopsys translate_off
defparam \A[45]~input .bus_hold = "false";
defparam \A[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N33
cyclonev_lcell_comb \eachalu[45].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[45].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\cntrl[2]~input_o  & (!\B[45]~input_o  $ (!\A[45]~input_o )))) ) ) # ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\B[45]~input_o  & ((!\cntrl[2]~input_o 
// ) # (\A[45]~input_o )))) # (\cntrl[0]~input_o  & (\cntrl[2]~input_o  & ((\A[45]~input_o ) # (\B[45]~input_o )))) ) )

	.dataa(!\B[45]~input_o ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\A[45]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(gnd),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[45].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[45].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[45].bits|alu_connect|m|out~0 .lut_mask = 64'h4417441700480048;
defparam \eachalu[45].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N30
cyclonev_lcell_comb \eachalu[45].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[45].bits|add_subtr_control|out~0_combout  = !\B[45]~input_o  $ (!\cntrl[0]~input_o )

	.dataa(!\B[45]~input_o ),
	.datab(!\cntrl[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[45].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[45].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[45].bits|add_subtr_control|out~0 .lut_mask = 64'h6666666666666666;
defparam \eachalu[45].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N18
cyclonev_lcell_comb \eachalu[44].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[44].bits|ad_sub_unit|c_out~0_combout  = (!\A[44]~input_o  & !\eachalu[44].bits|add_subtr_control|out~0_combout )

	.dataa(gnd),
	.datab(!\A[44]~input_o ),
	.datac(!\eachalu[44].bits|add_subtr_control|out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[44].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[44].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[44].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \eachalu[44].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \eachalu[44].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[44].bits|ad_sub_unit|c_out~1_combout  = ( \eachalu[43].bits|add_subtr_control|out~0_combout  & ( \A[42]~input_o  & ( (!\eachalu[44].bits|ad_sub_unit|c_out~0_combout  & (((!\eachalu[41].bits|ad_sub_unit|c_out~0_combout ) # 
// (\eachalu[42].bits|add_subtr_control|out~0_combout )) # (\A[43]~input_o ))) ) ) ) # ( !\eachalu[43].bits|add_subtr_control|out~0_combout  & ( \A[42]~input_o  & ( (\A[43]~input_o  & (!\eachalu[44].bits|ad_sub_unit|c_out~0_combout  & 
// ((!\eachalu[41].bits|ad_sub_unit|c_out~0_combout ) # (\eachalu[42].bits|add_subtr_control|out~0_combout )))) ) ) ) # ( \eachalu[43].bits|add_subtr_control|out~0_combout  & ( !\A[42]~input_o  & ( (!\eachalu[44].bits|ad_sub_unit|c_out~0_combout  & 
// (((\eachalu[42].bits|add_subtr_control|out~0_combout  & !\eachalu[41].bits|ad_sub_unit|c_out~0_combout )) # (\A[43]~input_o ))) ) ) ) # ( !\eachalu[43].bits|add_subtr_control|out~0_combout  & ( !\A[42]~input_o  & ( (\A[43]~input_o  & 
// (\eachalu[42].bits|add_subtr_control|out~0_combout  & (!\eachalu[44].bits|ad_sub_unit|c_out~0_combout  & !\eachalu[41].bits|ad_sub_unit|c_out~0_combout ))) ) ) )

	.dataa(!\A[43]~input_o ),
	.datab(!\eachalu[42].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[44].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\eachalu[41].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\eachalu[43].bits|add_subtr_control|out~0_combout ),
	.dataf(!\A[42]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[44].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[44].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[44].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h100070505010F070;
defparam \eachalu[44].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N36
cyclonev_lcell_comb \eachalu[45].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[45].bits|alu_connect|m|out~1_combout  = ( \A[45]~input_o  & ( \eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( ((\eachalu[1].bits|alu_connect|m|out~1_combout  & \eachalu[45].bits|add_subtr_control|out~0_combout )) # 
// (\eachalu[45].bits|alu_connect|m|out~0_combout ) ) ) ) # ( !\A[45]~input_o  & ( \eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( ((\eachalu[1].bits|alu_connect|m|out~1_combout  & !\eachalu[45].bits|add_subtr_control|out~0_combout )) # 
// (\eachalu[45].bits|alu_connect|m|out~0_combout ) ) ) ) # ( \A[45]~input_o  & ( !\eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( ((\eachalu[1].bits|alu_connect|m|out~1_combout  & (!\eachalu[44].bits|ad_sub_unit|ab~combout  $ 
// (\eachalu[45].bits|add_subtr_control|out~0_combout )))) # (\eachalu[45].bits|alu_connect|m|out~0_combout ) ) ) ) # ( !\A[45]~input_o  & ( !\eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( ((\eachalu[1].bits|alu_connect|m|out~1_combout  & 
// (!\eachalu[44].bits|ad_sub_unit|ab~combout  $ (!\eachalu[45].bits|add_subtr_control|out~0_combout )))) # (\eachalu[45].bits|alu_connect|m|out~0_combout ) ) ) )

	.dataa(!\eachalu[44].bits|ad_sub_unit|ab~combout ),
	.datab(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.datac(!\eachalu[45].bits|alu_connect|m|out~0_combout ),
	.datad(!\eachalu[45].bits|add_subtr_control|out~0_combout ),
	.datae(!\A[45]~input_o ),
	.dataf(!\eachalu[44].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[45].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[45].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[45].bits|alu_connect|m|out~1 .lut_mask = 64'h1F2F2F1F3F0F0F3F;
defparam \eachalu[45].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \B[46]~input (
	.i(B[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[46]~input_o ));
// synopsys translate_off
defparam \B[46]~input .bus_hold = "false";
defparam \B[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \A[46]~input (
	.i(A[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[46]~input_o ));
// synopsys translate_off
defparam \A[46]~input .bus_hold = "false";
defparam \A[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N42
cyclonev_lcell_comb \eachalu[45].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[45].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( (!\eachalu[45].bits|add_subtr_control|out~0_combout  & !\A[45]~input_o ) ) ) # ( !\eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( 
// (!\eachalu[45].bits|add_subtr_control|out~0_combout  & ((!\eachalu[44].bits|ad_sub_unit|ab~combout ) # (!\A[45]~input_o ))) # (\eachalu[45].bits|add_subtr_control|out~0_combout  & (!\eachalu[44].bits|ad_sub_unit|ab~combout  & !\A[45]~input_o )) ) )

	.dataa(gnd),
	.datab(!\eachalu[45].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[44].bits|ad_sub_unit|ab~combout ),
	.datad(!\A[45]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[44].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[45].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[45].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[45].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFCC0FCC0CC00CC00;
defparam \eachalu[45].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N48
cyclonev_lcell_comb \eachalu[46].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[46].bits|alu_connect|m|out~0_combout  = ( \cntrl[2]~input_o  & ( \eachalu[45].bits|ad_sub_unit|c_out~0_combout  & ( (!\B[46]~input_o  & (\A[46]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[0]~input_o )))) # (\B[46]~input_o  & (!\cntrl[1]~input_o  $ 
// (((!\A[46]~input_o  & !\cntrl[0]~input_o ))))) ) ) ) # ( !\cntrl[2]~input_o  & ( \eachalu[45].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[1]~input_o  & (\B[46]~input_o  & ((!\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & (!\B[46]~input_o  $ 
// (!\A[46]~input_o  $ (\cntrl[0]~input_o )))) ) ) ) # ( \cntrl[2]~input_o  & ( !\eachalu[45].bits|ad_sub_unit|c_out~0_combout  & ( (!\B[46]~input_o  & (\A[46]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[0]~input_o )))) # (\B[46]~input_o  & 
// (!\cntrl[1]~input_o  $ (((!\A[46]~input_o  & !\cntrl[0]~input_o ))))) ) ) ) # ( !\cntrl[2]~input_o  & ( !\eachalu[45].bits|ad_sub_unit|c_out~0_combout  & ( (!\cntrl[1]~input_o  & (\B[46]~input_o  & ((!\cntrl[0]~input_o )))) # (\cntrl[1]~input_o  & 
// (!\B[46]~input_o  $ (!\A[46]~input_o  $ (!\cntrl[0]~input_o )))) ) ) )

	.dataa(!\cntrl[1]~input_o ),
	.datab(!\B[46]~input_o ),
	.datac(!\A[46]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(!\cntrl[2]~input_o ),
	.dataf(!\eachalu[45].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[46].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[46].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[46].bits|alu_connect|m|out~0 .lut_mask = 64'h6314162A3641162A;
defparam \eachalu[46].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \B[47]~input (
	.i(B[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[47]~input_o ));
// synopsys translate_off
defparam \B[47]~input .bus_hold = "false";
defparam \B[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \A[47]~input (
	.i(A[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[47]~input_o ));
// synopsys translate_off
defparam \A[47]~input .bus_hold = "false";
defparam \A[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N45
cyclonev_lcell_comb \eachalu[46].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[46].bits|add_subtr_control|out~0_combout  = !\B[46]~input_o  $ (!\cntrl[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[46]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[46].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[46].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[46].bits|add_subtr_control|out~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \eachalu[46].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N24
cyclonev_lcell_comb \eachalu[46].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[46].bits|ad_sub_unit|c_out~0_combout  = ( \A[45]~input_o  & ( \eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( (!\A[46]~input_o  & !\eachalu[46].bits|add_subtr_control|out~0_combout ) ) ) ) # ( !\A[45]~input_o  & ( 
// \eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( (!\A[46]~input_o  & ((!\eachalu[46].bits|add_subtr_control|out~0_combout ) # (!\eachalu[45].bits|add_subtr_control|out~0_combout ))) # (\A[46]~input_o  & 
// (!\eachalu[46].bits|add_subtr_control|out~0_combout  & !\eachalu[45].bits|add_subtr_control|out~0_combout )) ) ) ) # ( \A[45]~input_o  & ( !\eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( (!\A[46]~input_o  & 
// ((!\eachalu[46].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[44].bits|ad_sub_unit|ab~combout  & !\eachalu[45].bits|add_subtr_control|out~0_combout )))) # (\A[46]~input_o  & (!\eachalu[46].bits|add_subtr_control|out~0_combout  & 
// (!\eachalu[44].bits|ad_sub_unit|ab~combout  & !\eachalu[45].bits|add_subtr_control|out~0_combout ))) ) ) ) # ( !\A[45]~input_o  & ( !\eachalu[44].bits|ad_sub_unit|c_out~1_combout  & ( (!\A[46]~input_o  & 
// ((!\eachalu[46].bits|add_subtr_control|out~0_combout ) # ((!\eachalu[44].bits|ad_sub_unit|ab~combout ) # (!\eachalu[45].bits|add_subtr_control|out~0_combout )))) # (\A[46]~input_o  & (!\eachalu[46].bits|add_subtr_control|out~0_combout  & 
// ((!\eachalu[44].bits|ad_sub_unit|ab~combout ) # (!\eachalu[45].bits|add_subtr_control|out~0_combout )))) ) ) )

	.dataa(!\A[46]~input_o ),
	.datab(!\eachalu[46].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[44].bits|ad_sub_unit|ab~combout ),
	.datad(!\eachalu[45].bits|add_subtr_control|out~0_combout ),
	.datae(!\A[45]~input_o ),
	.dataf(!\eachalu[44].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[46].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[46].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[46].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hEEE8E888EE888888;
defparam \eachalu[46].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N0
cyclonev_lcell_comb \eachalu[47].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[47].bits|alu_connect|m|out~0_combout  = ( \cntrl[0]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\B[47]~input_o  $ (!\A[47]~input_o  $ (\eachalu[46].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( !\cntrl[0]~input_o  & ( 
// \cntrl[1]~input_o  & ( !\B[47]~input_o  $ (!\A[47]~input_o  $ (((!\cntrl[2]~input_o  & !\eachalu[46].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( \cntrl[0]~input_o  & ( !\cntrl[1]~input_o  & ( (\cntrl[2]~input_o  & ((\A[47]~input_o ) # (\B[47]~input_o 
// ))) ) ) ) # ( !\cntrl[0]~input_o  & ( !\cntrl[1]~input_o  & ( (\B[47]~input_o  & ((!\cntrl[2]~input_o ) # (\A[47]~input_o ))) ) ) )

	.dataa(!\B[47]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\A[47]~input_o ),
	.datad(!\eachalu[46].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[47].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[47].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[47].bits|alu_connect|m|out~0 .lut_mask = 64'h45451313965A4884;
defparam \eachalu[47].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N6
cyclonev_lcell_comb \eachalu[47].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[47].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[47]~input_o )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\B[47]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[47].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[47].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[47].bits|add_subtr_control|out~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \eachalu[47].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \A[48]~input (
	.i(A[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[48]~input_o ));
// synopsys translate_off
defparam \A[48]~input .bus_hold = "false";
defparam \A[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \B[48]~input (
	.i(B[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[48]~input_o ));
// synopsys translate_off
defparam \B[48]~input .bus_hold = "false";
defparam \B[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N0
cyclonev_lcell_comb \eachalu[48].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[48].bits|add_subtr_control|out~0_combout  = ( \B[48]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[48]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\B[48]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[48].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[48].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[48].bits|add_subtr_control|out~0 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \eachalu[48].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N12
cyclonev_lcell_comb \eachalu[48].bits|ad_sub_unit|out_digit~0 (
// Equation(s):
// \eachalu[48].bits|ad_sub_unit|out_digit~0_combout  = !\A[48]~input_o  $ (!\eachalu[48].bits|add_subtr_control|out~0_combout )

	.dataa(!\A[48]~input_o ),
	.datab(!\eachalu[48].bits|add_subtr_control|out~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[48].bits|ad_sub_unit|out_digit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[48].bits|ad_sub_unit|out_digit~0 .extended_lut = "off";
defparam \eachalu[48].bits|ad_sub_unit|out_digit~0 .lut_mask = 64'h6666666666666666;
defparam \eachalu[48].bits|ad_sub_unit|out_digit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N9
cyclonev_lcell_comb \eachalu[48].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[48].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\cntrl[2]~input_o  & (!\A[48]~input_o  $ (!\B[48]~input_o )))) ) ) # ( !\cntrl[1]~input_o  & ( (!\A[48]~input_o  & (\B[48]~input_o  & (!\cntrl[0]~input_o  $ 
// (\cntrl[2]~input_o )))) # (\A[48]~input_o  & ((!\cntrl[0]~input_o  & (\B[48]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))))) ) )

	.dataa(!\A[48]~input_o ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\B[48]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(gnd),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[48].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[48].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[48].bits|alu_connect|m|out~0 .lut_mask = 64'h0C170C1700480048;
defparam \eachalu[48].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N18
cyclonev_lcell_comb \eachalu[48].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[48].bits|alu_connect|m|out~1_combout  = ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( \eachalu[48].bits|alu_connect|m|out~0_combout  ) ) # ( !\eachalu[1].bits|alu_connect|m|out~1_combout  & ( \eachalu[48].bits|alu_connect|m|out~0_combout  ) 
// ) # ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( !\eachalu[48].bits|alu_connect|m|out~0_combout  & ( !\eachalu[48].bits|ad_sub_unit|out_digit~0_combout  $ (((!\A[47]~input_o  & ((!\eachalu[47].bits|add_subtr_control|out~0_combout ) # 
// (\eachalu[46].bits|ad_sub_unit|c_out~0_combout ))) # (\A[47]~input_o  & (!\eachalu[47].bits|add_subtr_control|out~0_combout  & \eachalu[46].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\A[47]~input_o ),
	.datab(!\eachalu[47].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[46].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\eachalu[48].bits|ad_sub_unit|out_digit~0_combout ),
	.datae(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.dataf(!\eachalu[48].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[48].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[48].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[48].bits|alu_connect|m|out~1 .lut_mask = 64'h0000718EFFFFFFFF;
defparam \eachalu[48].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N15
cyclonev_lcell_comb \eachalu[48].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[48].bits|ad_sub_unit|c_out~0_combout  = ( \A[47]~input_o  & ( (!\A[48]~input_o  & (\eachalu[48].bits|add_subtr_control|out~0_combout  & ((!\eachalu[46].bits|ad_sub_unit|c_out~0_combout ) # (\eachalu[47].bits|add_subtr_control|out~0_combout )))) # 
// (\A[48]~input_o  & (((!\eachalu[46].bits|ad_sub_unit|c_out~0_combout ) # (\eachalu[47].bits|add_subtr_control|out~0_combout )) # (\eachalu[48].bits|add_subtr_control|out~0_combout ))) ) ) # ( !\A[47]~input_o  & ( (!\A[48]~input_o  & 
// (\eachalu[48].bits|add_subtr_control|out~0_combout  & (\eachalu[47].bits|add_subtr_control|out~0_combout  & !\eachalu[46].bits|ad_sub_unit|c_out~0_combout ))) # (\A[48]~input_o  & (((\eachalu[47].bits|add_subtr_control|out~0_combout  & 
// !\eachalu[46].bits|ad_sub_unit|c_out~0_combout )) # (\eachalu[48].bits|add_subtr_control|out~0_combout ))) ) )

	.dataa(!\A[48]~input_o ),
	.datab(!\eachalu[48].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[47].bits|add_subtr_control|out~0_combout ),
	.datad(!\eachalu[46].bits|ad_sub_unit|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\A[47]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[48].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[48].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[48].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h1711171177177717;
defparam \eachalu[48].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \B[49]~input (
	.i(B[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[49]~input_o ));
// synopsys translate_off
defparam \B[49]~input .bus_hold = "false";
defparam \B[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \A[49]~input (
	.i(A[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[49]~input_o ));
// synopsys translate_off
defparam \A[49]~input .bus_hold = "false";
defparam \A[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N6
cyclonev_lcell_comb \eachalu[49].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[49].bits|alu_connect|m|out~0_combout  = ( \A[49]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[48].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (!\B[49]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[0]~input_o  & !\B[49]~input_o )))) ) ) ) # ( !\A[49]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[48].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (\B[49]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[0]~input_o  & \B[49]~input_o )))) ) ) ) # ( \A[49]~input_o  & ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\B[49]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))) ) ) ) # ( !\A[49]~input_o  & ( !\cntrl[1]~input_o  & ( 
// (\B[49]~input_o  & (!\cntrl[0]~input_o  $ (\cntrl[2]~input_o ))) ) ) )

	.dataa(!\eachalu[48].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\B[49]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\A[49]~input_o ),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[49].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[49].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[49].bits|alu_connect|m|out~0 .lut_mask = 64'h0C030C3F690C96C0;
defparam \eachalu[49].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \B[50]~input (
	.i(B[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[50]~input_o ));
// synopsys translate_off
defparam \B[50]~input .bus_hold = "false";
defparam \B[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N45
cyclonev_lcell_comb \eachalu[50].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[50].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[50]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[50]~input_o  ) )

	.dataa(!\B[50]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[50].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[50].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[50].bits|add_subtr_control|out~0 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \eachalu[50].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \A[50]~input (
	.i(A[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[50]~input_o ));
// synopsys translate_off
defparam \A[50]~input .bus_hold = "false";
defparam \A[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N30
cyclonev_lcell_comb \eachalu[50].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[50].bits|alu_connect|m|out~0_combout  = ( !\cntrl[0]~input_o  & ( \cntrl[1]~input_o  & ( (\cntrl[2]~input_o  & (!\B[50]~input_o  $ (!\A[50]~input_o ))) ) ) ) # ( \cntrl[0]~input_o  & ( !\cntrl[1]~input_o  & ( (\cntrl[2]~input_o  & 
// ((\A[50]~input_o ) # (\B[50]~input_o ))) ) ) ) # ( !\cntrl[0]~input_o  & ( !\cntrl[1]~input_o  & ( (\B[50]~input_o  & ((!\cntrl[2]~input_o ) # (\A[50]~input_o ))) ) ) )

	.dataa(!\B[50]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\A[50]~input_o ),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[50].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[50].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[50].bits|alu_connect|m|out~0 .lut_mask = 64'h4545131312120000;
defparam \eachalu[50].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N51
cyclonev_lcell_comb \eachalu[49].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[49].bits|add_subtr_control|out~0_combout  = ( \B[49]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[49]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl[0]~input_o ),
	.datad(gnd),
	.datae(!\B[49]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[49].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[49].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[49].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \eachalu[49].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N27
cyclonev_lcell_comb \eachalu[49].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[49].bits|ad_sub_unit|ab~combout  = (\eachalu[49].bits|add_subtr_control|out~0_combout  & \A[49]~input_o )

	.dataa(!\eachalu[49].bits|add_subtr_control|out~0_combout ),
	.datab(!\A[49]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[49].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[49].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[49].bits|ad_sub_unit|ab .lut_mask = 64'h1111111111111111;
defparam \eachalu[49].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N24
cyclonev_lcell_comb \eachalu[49].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[49].bits|ad_sub_unit|c_out~0_combout  = (!\eachalu[49].bits|add_subtr_control|out~0_combout  & !\A[49]~input_o )

	.dataa(!\eachalu[49].bits|add_subtr_control|out~0_combout ),
	.datab(!\A[49]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[49].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[49].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[49].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h8888888888888888;
defparam \eachalu[49].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N54
cyclonev_lcell_comb \eachalu[49].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[49].bits|ad_sub_unit|c_out~1_combout  = ( !\eachalu[49].bits|ad_sub_unit|c_out~0_combout  & ( \A[47]~input_o  & ( (!\eachalu[48].bits|add_subtr_control|out~0_combout  & (\A[48]~input_o  & ((!\eachalu[46].bits|ad_sub_unit|c_out~0_combout ) # 
// (\eachalu[47].bits|add_subtr_control|out~0_combout )))) # (\eachalu[48].bits|add_subtr_control|out~0_combout  & ((!\eachalu[46].bits|ad_sub_unit|c_out~0_combout ) # ((\eachalu[47].bits|add_subtr_control|out~0_combout ) # (\A[48]~input_o )))) ) ) ) # ( 
// !\eachalu[49].bits|ad_sub_unit|c_out~0_combout  & ( !\A[47]~input_o  & ( (!\eachalu[48].bits|add_subtr_control|out~0_combout  & (!\eachalu[46].bits|ad_sub_unit|c_out~0_combout  & (\A[48]~input_o  & \eachalu[47].bits|add_subtr_control|out~0_combout ))) # 
// (\eachalu[48].bits|add_subtr_control|out~0_combout  & (((!\eachalu[46].bits|ad_sub_unit|c_out~0_combout  & \eachalu[47].bits|add_subtr_control|out~0_combout )) # (\A[48]~input_o ))) ) ) )

	.dataa(!\eachalu[46].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\eachalu[48].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[48]~input_o ),
	.datad(!\eachalu[47].bits|add_subtr_control|out~0_combout ),
	.datae(!\eachalu[49].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\A[47]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[49].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[49].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[49].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h032B00002B3F0000;
defparam \eachalu[49].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N6
cyclonev_lcell_comb \eachalu[50].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[50].bits|alu_connect|m|out~1_combout  = ( \eachalu[49].bits|ad_sub_unit|ab~combout  & ( \eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( ((\eachalu[1].bits|alu_connect|m|out~1_combout  & (!\eachalu[50].bits|add_subtr_control|out~0_combout  $ 
// (\A[50]~input_o )))) # (\eachalu[50].bits|alu_connect|m|out~0_combout ) ) ) ) # ( !\eachalu[49].bits|ad_sub_unit|ab~combout  & ( \eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( ((\eachalu[1].bits|alu_connect|m|out~1_combout  & 
// (!\eachalu[50].bits|add_subtr_control|out~0_combout  $ (\A[50]~input_o )))) # (\eachalu[50].bits|alu_connect|m|out~0_combout ) ) ) ) # ( \eachalu[49].bits|ad_sub_unit|ab~combout  & ( !\eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( 
// ((\eachalu[1].bits|alu_connect|m|out~1_combout  & (!\eachalu[50].bits|add_subtr_control|out~0_combout  $ (\A[50]~input_o )))) # (\eachalu[50].bits|alu_connect|m|out~0_combout ) ) ) ) # ( !\eachalu[49].bits|ad_sub_unit|ab~combout  & ( 
// !\eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( ((\eachalu[1].bits|alu_connect|m|out~1_combout  & (!\eachalu[50].bits|add_subtr_control|out~0_combout  $ (!\A[50]~input_o )))) # (\eachalu[50].bits|alu_connect|m|out~0_combout ) ) ) )

	.dataa(!\eachalu[50].bits|add_subtr_control|out~0_combout ),
	.datab(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.datac(!\eachalu[50].bits|alu_connect|m|out~0_combout ),
	.datad(!\A[50]~input_o ),
	.datae(!\eachalu[49].bits|ad_sub_unit|ab~combout ),
	.dataf(!\eachalu[49].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[50].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[50].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[50].bits|alu_connect|m|out~1 .lut_mask = 64'h1F2F2F1F2F1F2F1F;
defparam \eachalu[50].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N15
cyclonev_lcell_comb \eachalu[50].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[50].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( (!\eachalu[50].bits|add_subtr_control|out~0_combout  & !\A[50]~input_o ) ) ) # ( !\eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( 
// (!\eachalu[50].bits|add_subtr_control|out~0_combout  & ((!\A[50]~input_o ) # (!\eachalu[49].bits|ad_sub_unit|ab~combout ))) # (\eachalu[50].bits|add_subtr_control|out~0_combout  & (!\A[50]~input_o  & !\eachalu[49].bits|ad_sub_unit|ab~combout )) ) )

	.dataa(!\eachalu[50].bits|add_subtr_control|out~0_combout ),
	.datab(gnd),
	.datac(!\A[50]~input_o ),
	.datad(!\eachalu[49].bits|ad_sub_unit|ab~combout ),
	.datae(gnd),
	.dataf(!\eachalu[49].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[50].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[50].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[50].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFAA0FAA0A0A0A0A0;
defparam \eachalu[50].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \A[51]~input (
	.i(A[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[51]~input_o ));
// synopsys translate_off
defparam \A[51]~input .bus_hold = "false";
defparam \A[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \B[51]~input (
	.i(B[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[51]~input_o ));
// synopsys translate_off
defparam \B[51]~input .bus_hold = "false";
defparam \B[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N48
cyclonev_lcell_comb \eachalu[51].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[51].bits|alu_connect|m|out~0_combout  = ( \A[51]~input_o  & ( \B[51]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (((\eachalu[50].bits|ad_sub_unit|c_out~0_combout  & \cntrl[1]~input_o ))))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\A[51]~input_o  & ( \B[51]~input_o  & ( !\cntrl[0]~input_o  $ (((!\cntrl[1]~input_o  & ((\cntrl[2]~input_o ))) # (\cntrl[1]~input_o  & (!\eachalu[50].bits|ad_sub_unit|c_out~0_combout  & !\cntrl[2]~input_o )))) ) ) ) # 
// ( \A[51]~input_o  & ( !\B[51]~input_o  & ( (!\cntrl[1]~input_o  & (\cntrl[0]~input_o  & ((\cntrl[2]~input_o )))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ (((!\eachalu[50].bits|ad_sub_unit|c_out~0_combout  & !\cntrl[2]~input_o ))))) ) ) ) # ( 
// !\A[51]~input_o  & ( !\B[51]~input_o  & ( (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (\eachalu[50].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\eachalu[50].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\A[51]~input_o ),
	.dataf(!\B[51]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[51].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[51].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[51].bits|alu_connect|m|out~0 .lut_mask = 64'h0900065AA65AA9F0;
defparam \eachalu[51].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \B[52]~input (
	.i(B[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[52]~input_o ));
// synopsys translate_off
defparam \B[52]~input .bus_hold = "false";
defparam \B[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N36
cyclonev_lcell_comb \eachalu[51].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[51].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[51]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[51]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[51]~input_o ),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[51].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[51].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[51].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \eachalu[51].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N24
cyclonev_lcell_comb \eachalu[51].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[51].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[49].bits|ad_sub_unit|ab~combout  & ( \eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( (!\eachalu[51].bits|add_subtr_control|out~0_combout  & ((!\A[51]~input_o ) # 
// ((!\eachalu[50].bits|add_subtr_control|out~0_combout  & !\A[50]~input_o )))) # (\eachalu[51].bits|add_subtr_control|out~0_combout  & (!\eachalu[50].bits|add_subtr_control|out~0_combout  & (!\A[51]~input_o  & !\A[50]~input_o ))) ) ) ) # ( 
// !\eachalu[49].bits|ad_sub_unit|ab~combout  & ( \eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( (!\eachalu[51].bits|add_subtr_control|out~0_combout  & ((!\A[51]~input_o ) # ((!\eachalu[50].bits|add_subtr_control|out~0_combout  & !\A[50]~input_o )))) # 
// (\eachalu[51].bits|add_subtr_control|out~0_combout  & (!\eachalu[50].bits|add_subtr_control|out~0_combout  & (!\A[51]~input_o  & !\A[50]~input_o ))) ) ) ) # ( \eachalu[49].bits|ad_sub_unit|ab~combout  & ( !\eachalu[49].bits|ad_sub_unit|c_out~1_combout  & 
// ( (!\eachalu[51].bits|add_subtr_control|out~0_combout  & ((!\A[51]~input_o ) # ((!\eachalu[50].bits|add_subtr_control|out~0_combout  & !\A[50]~input_o )))) # (\eachalu[51].bits|add_subtr_control|out~0_combout  & 
// (!\eachalu[50].bits|add_subtr_control|out~0_combout  & (!\A[51]~input_o  & !\A[50]~input_o ))) ) ) ) # ( !\eachalu[49].bits|ad_sub_unit|ab~combout  & ( !\eachalu[49].bits|ad_sub_unit|c_out~1_combout  & ( (!\eachalu[51].bits|add_subtr_control|out~0_combout 
//  & ((!\eachalu[50].bits|add_subtr_control|out~0_combout ) # ((!\A[51]~input_o ) # (!\A[50]~input_o )))) # (\eachalu[51].bits|add_subtr_control|out~0_combout  & (!\A[51]~input_o  & ((!\eachalu[50].bits|add_subtr_control|out~0_combout ) # (!\A[50]~input_o 
// )))) ) ) )

	.dataa(!\eachalu[50].bits|add_subtr_control|out~0_combout ),
	.datab(!\eachalu[51].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[51]~input_o ),
	.datad(!\A[50]~input_o ),
	.datae(!\eachalu[49].bits|ad_sub_unit|ab~combout ),
	.dataf(!\eachalu[49].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[51].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[51].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[51].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFCE8E8C0E8C0E8C0;
defparam \eachalu[51].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \A[52]~input (
	.i(A[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[52]~input_o ));
// synopsys translate_off
defparam \A[52]~input .bus_hold = "false";
defparam \A[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N30
cyclonev_lcell_comb \eachalu[52].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[52].bits|alu_connect|m|out~0_combout  = ( \A[52]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & (\cntrl[2]~input_o )) # (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\B[52]~input_o  $ (\eachalu[51].bits|ad_sub_unit|c_out~0_combout 
// )))) ) ) ) # ( !\A[52]~input_o  & ( \cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & (\cntrl[2]~input_o  & (\B[52]~input_o ))) # (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\B[52]~input_o  $ (!\eachalu[51].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( 
// \A[52]~input_o  & ( !\cntrl[0]~input_o  & ( !\B[52]~input_o  $ (((!\cntrl[1]~input_o ) # ((!\cntrl[2]~input_o  & !\eachalu[51].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( !\A[52]~input_o  & ( !\cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & 
// (!\cntrl[2]~input_o  & (\B[52]~input_o ))) # (\cntrl[1]~input_o  & (!\B[52]~input_o  $ (((\eachalu[51].bits|ad_sub_unit|c_out~0_combout ) # (\cntrl[2]~input_o ))))) ) ) )

	.dataa(!\cntrl[1]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\B[52]~input_o ),
	.datad(!\eachalu[51].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\A[52]~input_o ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[52].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[52].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[52].bits|alu_connect|m|out~0 .lut_mask = 64'h490D1E5A06426226;
defparam \eachalu[52].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \B[53]~input (
	.i(B[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[53]~input_o ));
// synopsys translate_off
defparam \B[53]~input .bus_hold = "false";
defparam \B[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \A[53]~input (
	.i(A[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[53]~input_o ));
// synopsys translate_off
defparam \A[53]~input .bus_hold = "false";
defparam \A[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N36
cyclonev_lcell_comb \eachalu[53].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[53].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\cntrl[2]~input_o  & (!\B[53]~input_o  $ (!\A[53]~input_o )))) ) ) # ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\B[53]~input_o  & ((!\cntrl[2]~input_o 
// ) # (\A[53]~input_o )))) # (\cntrl[0]~input_o  & (\cntrl[2]~input_o  & ((\A[53]~input_o ) # (\B[53]~input_o )))) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\B[53]~input_o ),
	.datad(!\A[53]~input_o ),
	.datae(gnd),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[53].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[53].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[53].bits|alu_connect|m|out~0 .lut_mask = 64'h091B091B02200220;
defparam \eachalu[53].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N12
cyclonev_lcell_comb \eachalu[53].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[53].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[53]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[53]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[53]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[53].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[53].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[53].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[53].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N45
cyclonev_lcell_comb \eachalu[53].bits|ad_sub_unit|out_digit~0 (
// Equation(s):
// \eachalu[53].bits|ad_sub_unit|out_digit~0_combout  = !\A[53]~input_o  $ (!\eachalu[53].bits|add_subtr_control|out~0_combout )

	.dataa(!\A[53]~input_o ),
	.datab(!\eachalu[53].bits|add_subtr_control|out~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[53].bits|ad_sub_unit|out_digit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[53].bits|ad_sub_unit|out_digit~0 .extended_lut = "off";
defparam \eachalu[53].bits|ad_sub_unit|out_digit~0 .lut_mask = 64'h6666666666666666;
defparam \eachalu[53].bits|ad_sub_unit|out_digit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N39
cyclonev_lcell_comb \eachalu[52].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[52].bits|add_subtr_control|out~0_combout  = ( \B[52]~input_o  & ( !\cntrl[0]~input_o  ) ) # ( !\B[52]~input_o  & ( \cntrl[0]~input_o  ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[52]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[52].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[52].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[52].bits|add_subtr_control|out~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \eachalu[52].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N18
cyclonev_lcell_comb \eachalu[53].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[53].bits|alu_connect|m|out~1_combout  = ( \A[52]~input_o  & ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( (!\eachalu[53].bits|ad_sub_unit|out_digit~0_combout  $ (((\eachalu[51].bits|ad_sub_unit|c_out~0_combout  & 
// !\eachalu[52].bits|add_subtr_control|out~0_combout )))) # (\eachalu[53].bits|alu_connect|m|out~0_combout ) ) ) ) # ( !\A[52]~input_o  & ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( (!\eachalu[53].bits|ad_sub_unit|out_digit~0_combout  $ 
// (((!\eachalu[52].bits|add_subtr_control|out~0_combout ) # (\eachalu[51].bits|ad_sub_unit|c_out~0_combout )))) # (\eachalu[53].bits|alu_connect|m|out~0_combout ) ) ) ) # ( \A[52]~input_o  & ( !\eachalu[1].bits|alu_connect|m|out~1_combout  & ( 
// \eachalu[53].bits|alu_connect|m|out~0_combout  ) ) ) # ( !\A[52]~input_o  & ( !\eachalu[1].bits|alu_connect|m|out~1_combout  & ( \eachalu[53].bits|alu_connect|m|out~0_combout  ) ) )

	.dataa(!\eachalu[53].bits|alu_connect|m|out~0_combout ),
	.datab(!\eachalu[53].bits|ad_sub_unit|out_digit~0_combout ),
	.datac(!\eachalu[51].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\eachalu[52].bits|add_subtr_control|out~0_combout ),
	.datae(!\A[52]~input_o ),
	.dataf(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[53].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[53].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[53].bits|alu_connect|m|out~1 .lut_mask = 64'h5555555577D7D7DD;
defparam \eachalu[53].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N42
cyclonev_lcell_comb \eachalu[53].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[53].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[52].bits|add_subtr_control|out~0_combout  & ( (!\A[53]~input_o  & (\eachalu[53].bits|add_subtr_control|out~0_combout  & ((!\eachalu[51].bits|ad_sub_unit|c_out~0_combout ) # (\A[52]~input_o )))) # 
// (\A[53]~input_o  & (((!\eachalu[51].bits|ad_sub_unit|c_out~0_combout ) # (\A[52]~input_o )) # (\eachalu[53].bits|add_subtr_control|out~0_combout ))) ) ) # ( !\eachalu[52].bits|add_subtr_control|out~0_combout  & ( (!\A[53]~input_o  & 
// (\eachalu[53].bits|add_subtr_control|out~0_combout  & (!\eachalu[51].bits|ad_sub_unit|c_out~0_combout  & \A[52]~input_o ))) # (\A[53]~input_o  & (((!\eachalu[51].bits|ad_sub_unit|c_out~0_combout  & \A[52]~input_o )) # 
// (\eachalu[53].bits|add_subtr_control|out~0_combout ))) ) )

	.dataa(!\A[53]~input_o ),
	.datab(!\eachalu[53].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[51].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\A[52]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[52].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[53].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[53].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[53].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h1171117171777177;
defparam \eachalu[53].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \B[54]~input (
	.i(B[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[54]~input_o ));
// synopsys translate_off
defparam \B[54]~input .bus_hold = "false";
defparam \B[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \A[54]~input (
	.i(A[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[54]~input_o ));
// synopsys translate_off
defparam \A[54]~input .bus_hold = "false";
defparam \A[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N0
cyclonev_lcell_comb \eachalu[54].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[54].bits|alu_connect|m|out~0_combout  = ( \A[54]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (!\eachalu[53].bits|ad_sub_unit|c_out~0_combout  $ (!\B[54]~input_o )))) # (\cntrl[2]~input_o  & 
// (!\cntrl[0]~input_o  & ((!\B[54]~input_o )))) ) ) ) # ( !\A[54]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (!\eachalu[53].bits|ad_sub_unit|c_out~0_combout  $ (\B[54]~input_o )))) # (\cntrl[2]~input_o  & 
// (!\cntrl[0]~input_o  & ((\B[54]~input_o )))) ) ) ) # ( \A[54]~input_o  & ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\B[54]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))) ) ) ) # ( !\A[54]~input_o  & ( !\cntrl[1]~input_o  & ( 
// (\B[54]~input_o  & (!\cntrl[0]~input_o  $ (\cntrl[2]~input_o ))) ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\eachalu[53].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\B[54]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\A[54]~input_o ),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[54].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[54].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[54].bits|alu_connect|m|out~0 .lut_mask = 64'h0A050A5F690A96A0;
defparam \eachalu[54].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \B[55]~input (
	.i(B[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[55]~input_o ));
// synopsys translate_off
defparam \B[55]~input .bus_hold = "false";
defparam \B[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N39
cyclonev_lcell_comb \eachalu[55].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[55].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[55]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[55]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[55]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[55].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[55].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[55].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[55].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \A[55]~input (
	.i(A[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[55]~input_o ));
// synopsys translate_off
defparam \A[55]~input .bus_hold = "false";
defparam \A[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N12
cyclonev_lcell_comb \eachalu[54].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[54].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[54]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[54]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[54]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[54].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[54].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[54].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[54].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N15
cyclonev_lcell_comb \eachalu[54].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[54].bits|ad_sub_unit|ab~combout  = ( \eachalu[54].bits|add_subtr_control|out~0_combout  & ( \A[54]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[54]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[54].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[54].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[54].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[54].bits|ad_sub_unit|ab .lut_mask = 64'h000000000F0F0F0F;
defparam \eachalu[54].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N57
cyclonev_lcell_comb \eachalu[55].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[55].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( (\cntrl[2]~input_o  & (!\cntrl[0]~input_o  & (!\A[55]~input_o  $ (!\B[55]~input_o )))) ) ) # ( !\cntrl[1]~input_o  & ( (!\A[55]~input_o  & (\B[55]~input_o  & (!\cntrl[2]~input_o  $ 
// (\cntrl[0]~input_o )))) # (\A[55]~input_o  & ((!\cntrl[0]~input_o  & (\B[55]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))))) ) )

	.dataa(!\A[55]~input_o ),
	.datab(!\B[55]~input_o ),
	.datac(!\cntrl[2]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[55].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[55].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[55].bits|alu_connect|m|out~0 .lut_mask = 64'h3107310706000600;
defparam \eachalu[55].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N48
cyclonev_lcell_comb \eachalu[54].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[54].bits|ad_sub_unit|c_out~0_combout  = ( !\A[54]~input_o  & ( !\eachalu[54].bits|add_subtr_control|out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A[54]~input_o ),
	.dataf(!\eachalu[54].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[54].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[54].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[54].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFFFF000000000000;
defparam \eachalu[54].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N54
cyclonev_lcell_comb \eachalu[54].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[54].bits|ad_sub_unit|c_out~1_combout  = ( \A[52]~input_o  & ( \eachalu[51].bits|ad_sub_unit|c_out~0_combout  & ( (!\eachalu[54].bits|ad_sub_unit|c_out~0_combout  & ((!\A[53]~input_o  & (\eachalu[53].bits|add_subtr_control|out~0_combout  & 
// \eachalu[52].bits|add_subtr_control|out~0_combout )) # (\A[53]~input_o  & ((\eachalu[52].bits|add_subtr_control|out~0_combout ) # (\eachalu[53].bits|add_subtr_control|out~0_combout ))))) ) ) ) # ( !\A[52]~input_o  & ( 
// \eachalu[51].bits|ad_sub_unit|c_out~0_combout  & ( (\A[53]~input_o  & (\eachalu[53].bits|add_subtr_control|out~0_combout  & !\eachalu[54].bits|ad_sub_unit|c_out~0_combout )) ) ) ) # ( \A[52]~input_o  & ( !\eachalu[51].bits|ad_sub_unit|c_out~0_combout  & ( 
// (!\eachalu[54].bits|ad_sub_unit|c_out~0_combout  & ((\eachalu[53].bits|add_subtr_control|out~0_combout ) # (\A[53]~input_o ))) ) ) ) # ( !\A[52]~input_o  & ( !\eachalu[51].bits|ad_sub_unit|c_out~0_combout  & ( 
// (!\eachalu[54].bits|ad_sub_unit|c_out~0_combout  & ((!\A[53]~input_o  & (\eachalu[53].bits|add_subtr_control|out~0_combout  & \eachalu[52].bits|add_subtr_control|out~0_combout )) # (\A[53]~input_o  & ((\eachalu[52].bits|add_subtr_control|out~0_combout ) # 
// (\eachalu[53].bits|add_subtr_control|out~0_combout ))))) ) ) )

	.dataa(!\A[53]~input_o ),
	.datab(!\eachalu[53].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[54].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\eachalu[52].bits|add_subtr_control|out~0_combout ),
	.datae(!\A[52]~input_o ),
	.dataf(!\eachalu[51].bits|ad_sub_unit|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[54].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[54].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[54].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h1070707010101070;
defparam \eachalu[54].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N30
cyclonev_lcell_comb \eachalu[55].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[55].bits|alu_connect|m|out~1_combout  = ( \eachalu[55].bits|alu_connect|m|out~0_combout  & ( \eachalu[54].bits|ad_sub_unit|c_out~1_combout  ) ) # ( !\eachalu[55].bits|alu_connect|m|out~0_combout  & ( \eachalu[54].bits|ad_sub_unit|c_out~1_combout  
// & ( (\eachalu[1].bits|alu_connect|m|out~1_combout  & (!\eachalu[55].bits|add_subtr_control|out~0_combout  $ (\A[55]~input_o ))) ) ) ) # ( \eachalu[55].bits|alu_connect|m|out~0_combout  & ( !\eachalu[54].bits|ad_sub_unit|c_out~1_combout  ) ) # ( 
// !\eachalu[55].bits|alu_connect|m|out~0_combout  & ( !\eachalu[54].bits|ad_sub_unit|c_out~1_combout  & ( (\eachalu[1].bits|alu_connect|m|out~1_combout  & (!\eachalu[55].bits|add_subtr_control|out~0_combout  $ (!\A[55]~input_o  $ 
// (\eachalu[54].bits|ad_sub_unit|ab~combout )))) ) ) )

	.dataa(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.datab(!\eachalu[55].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[55]~input_o ),
	.datad(!\eachalu[54].bits|ad_sub_unit|ab~combout ),
	.datae(!\eachalu[55].bits|alu_connect|m|out~0_combout ),
	.dataf(!\eachalu[54].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[55].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[55].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[55].bits|alu_connect|m|out~1 .lut_mask = 64'h1441FFFF4141FFFF;
defparam \eachalu[55].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \B[56]~input (
	.i(B[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[56]~input_o ));
// synopsys translate_off
defparam \B[56]~input .bus_hold = "false";
defparam \B[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \A[56]~input (
	.i(A[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[56]~input_o ));
// synopsys translate_off
defparam \A[56]~input .bus_hold = "false";
defparam \A[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N54
cyclonev_lcell_comb \eachalu[55].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[55].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[54].bits|ad_sub_unit|ab~combout  & ( (!\A[55]~input_o  & !\eachalu[55].bits|add_subtr_control|out~0_combout ) ) ) # ( !\eachalu[54].bits|ad_sub_unit|ab~combout  & ( (!\A[55]~input_o  & 
// ((!\eachalu[54].bits|ad_sub_unit|c_out~1_combout ) # (!\eachalu[55].bits|add_subtr_control|out~0_combout ))) # (\A[55]~input_o  & (!\eachalu[54].bits|ad_sub_unit|c_out~1_combout  & !\eachalu[55].bits|add_subtr_control|out~0_combout )) ) )

	.dataa(!\A[55]~input_o ),
	.datab(gnd),
	.datac(!\eachalu[54].bits|ad_sub_unit|c_out~1_combout ),
	.datad(!\eachalu[55].bits|add_subtr_control|out~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[54].bits|ad_sub_unit|ab~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[55].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[55].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[55].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFAA0FAA0AA00AA00;
defparam \eachalu[55].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N6
cyclonev_lcell_comb \eachalu[56].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[56].bits|alu_connect|m|out~0_combout  = ( \eachalu[55].bits|ad_sub_unit|c_out~0_combout  & ( \cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (!\B[56]~input_o  $ ((!\A[56]~input_o )))) # (\cntrl[0]~input_o  & (!\cntrl[2]~input_o  & (!\B[56]~input_o  
// $ (\A[56]~input_o )))) ) ) ) # ( !\eachalu[55].bits|ad_sub_unit|c_out~0_combout  & ( \cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (!\B[56]~input_o  $ (!\A[56]~input_o  $ (!\cntrl[2]~input_o )))) # (\cntrl[0]~input_o  & (!\cntrl[2]~input_o  & 
// (!\B[56]~input_o  $ (!\A[56]~input_o )))) ) ) ) # ( \eachalu[55].bits|ad_sub_unit|c_out~0_combout  & ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\B[56]~input_o  & ((!\cntrl[2]~input_o ) # (\A[56]~input_o )))) # (\cntrl[0]~input_o  & 
// (\cntrl[2]~input_o  & ((\A[56]~input_o ) # (\B[56]~input_o )))) ) ) ) # ( !\eachalu[55].bits|ad_sub_unit|c_out~0_combout  & ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\B[56]~input_o  & ((!\cntrl[2]~input_o ) # (\A[56]~input_o )))) # 
// (\cntrl[0]~input_o  & (\cntrl[2]~input_o  & ((\A[56]~input_o ) # (\B[56]~input_o )))) ) ) )

	.dataa(!\B[56]~input_o ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\A[56]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\eachalu[55].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[56].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[56].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[56].bits|alu_connect|m|out~0 .lut_mask = 64'h4417441796486948;
defparam \eachalu[56].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N42
cyclonev_lcell_comb \eachalu[56].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[56].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[56]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[56]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[56]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[56].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[56].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[56].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[56].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N18
cyclonev_lcell_comb \eachalu[56].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[56].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[55].bits|add_subtr_control|out~0_combout  & ( \eachalu[54].bits|ad_sub_unit|c_out~1_combout  & ( (!\eachalu[56].bits|add_subtr_control|out~0_combout  & !\A[56]~input_o ) ) ) ) # ( 
// !\eachalu[55].bits|add_subtr_control|out~0_combout  & ( \eachalu[54].bits|ad_sub_unit|c_out~1_combout  & ( (!\A[55]~input_o  & ((!\eachalu[56].bits|add_subtr_control|out~0_combout ) # (!\A[56]~input_o ))) # (\A[55]~input_o  & 
// (!\eachalu[56].bits|add_subtr_control|out~0_combout  & !\A[56]~input_o )) ) ) ) # ( \eachalu[55].bits|add_subtr_control|out~0_combout  & ( !\eachalu[54].bits|ad_sub_unit|c_out~1_combout  & ( (!\eachalu[56].bits|add_subtr_control|out~0_combout  & 
// ((!\A[56]~input_o ) # ((!\A[55]~input_o  & !\eachalu[54].bits|ad_sub_unit|ab~combout )))) # (\eachalu[56].bits|add_subtr_control|out~0_combout  & (!\A[55]~input_o  & (!\A[56]~input_o  & !\eachalu[54].bits|ad_sub_unit|ab~combout ))) ) ) ) # ( 
// !\eachalu[55].bits|add_subtr_control|out~0_combout  & ( !\eachalu[54].bits|ad_sub_unit|c_out~1_combout  & ( (!\eachalu[56].bits|add_subtr_control|out~0_combout  & ((!\A[55]~input_o ) # ((!\A[56]~input_o ) # (!\eachalu[54].bits|ad_sub_unit|ab~combout )))) 
// # (\eachalu[56].bits|add_subtr_control|out~0_combout  & (!\A[56]~input_o  & ((!\A[55]~input_o ) # (!\eachalu[54].bits|ad_sub_unit|ab~combout )))) ) ) )

	.dataa(!\A[55]~input_o ),
	.datab(!\eachalu[56].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[56]~input_o ),
	.datad(!\eachalu[54].bits|ad_sub_unit|ab~combout ),
	.datae(!\eachalu[55].bits|add_subtr_control|out~0_combout ),
	.dataf(!\eachalu[54].bits|ad_sub_unit|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[56].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[56].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[56].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFCE8E8C0E8E8C0C0;
defparam \eachalu[56].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \B[57]~input (
	.i(B[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[57]~input_o ));
// synopsys translate_off
defparam \B[57]~input .bus_hold = "false";
defparam \B[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \A[57]~input (
	.i(A[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[57]~input_o ));
// synopsys translate_off
defparam \A[57]~input .bus_hold = "false";
defparam \A[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N24
cyclonev_lcell_comb \eachalu[57].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[57].bits|alu_connect|m|out~0_combout  = ( \A[57]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[56].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (\B[57]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[0]~input_o  & !\B[57]~input_o )))) ) ) ) # ( !\A[57]~input_o  & ( \cntrl[1]~input_o  & ( (!\cntrl[2]~input_o  & (!\eachalu[56].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (!\B[57]~input_o )))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[0]~input_o  & \B[57]~input_o )))) ) ) ) # ( \A[57]~input_o  & ( !\cntrl[1]~input_o  & ( (!\cntrl[0]~input_o  & (\B[57]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))) ) ) ) # ( !\A[57]~input_o  & ( !\cntrl[1]~input_o  & ( 
// (\B[57]~input_o  & (!\cntrl[0]~input_o  $ (\cntrl[2]~input_o ))) ) ) )

	.dataa(!\eachalu[56].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\B[57]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\A[57]~input_o ),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[57].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[57].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[57].bits|alu_connect|m|out~0 .lut_mask = 64'h0C030C3F960C69C0;
defparam \eachalu[57].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \A[58]~input (
	.i(A[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[58]~input_o ));
// synopsys translate_off
defparam \A[58]~input .bus_hold = "false";
defparam \A[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \B[58]~input (
	.i(B[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[58]~input_o ));
// synopsys translate_off
defparam \B[58]~input .bus_hold = "false";
defparam \B[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \eachalu[58].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[58].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[58]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[58]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[58]~input_o ),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[58].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[58].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[58].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \eachalu[58].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N39
cyclonev_lcell_comb \eachalu[58].bits|ad_sub_unit|out_digit~0 (
// Equation(s):
// \eachalu[58].bits|ad_sub_unit|out_digit~0_combout  = !\A[58]~input_o  $ (!\eachalu[58].bits|add_subtr_control|out~0_combout )

	.dataa(gnd),
	.datab(!\A[58]~input_o ),
	.datac(gnd),
	.datad(!\eachalu[58].bits|add_subtr_control|out~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[58].bits|ad_sub_unit|out_digit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[58].bits|ad_sub_unit|out_digit~0 .extended_lut = "off";
defparam \eachalu[58].bits|ad_sub_unit|out_digit~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \eachalu[58].bits|ad_sub_unit|out_digit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \eachalu[58].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[58].bits|alu_connect|m|out~0_combout  = ( \cntrl[0]~input_o  & ( (!\cntrl[1]~input_o  & (\cntrl[2]~input_o  & ((\A[58]~input_o ) # (\B[58]~input_o )))) ) ) # ( !\cntrl[0]~input_o  & ( (!\B[58]~input_o  & (\A[58]~input_o  & (\cntrl[1]~input_o  & 
// \cntrl[2]~input_o ))) # (\B[58]~input_o  & (!\cntrl[1]~input_o  $ (((!\A[58]~input_o  & \cntrl[2]~input_o ))))) ) )

	.dataa(!\B[58]~input_o ),
	.datab(!\A[58]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[58].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[58].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[58].bits|alu_connect|m|out~0 .lut_mask = 64'h5016501600700070;
defparam \eachalu[58].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \eachalu[57].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[57].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[57]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[57]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[57]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[57].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[57].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[57].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[57].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \eachalu[58].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[58].bits|alu_connect|m|out~1_combout  = ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( \eachalu[57].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[58].bits|ad_sub_unit|out_digit~0_combout  $ 
// (((\eachalu[56].bits|ad_sub_unit|c_out~0_combout  & !\A[57]~input_o )))) # (\eachalu[58].bits|alu_connect|m|out~0_combout ) ) ) ) # ( !\eachalu[1].bits|alu_connect|m|out~1_combout  & ( \eachalu[57].bits|add_subtr_control|out~0_combout  & ( 
// \eachalu[58].bits|alu_connect|m|out~0_combout  ) ) ) # ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( !\eachalu[57].bits|add_subtr_control|out~0_combout  & ( (!\eachalu[58].bits|ad_sub_unit|out_digit~0_combout  $ (((!\A[57]~input_o ) # 
// (\eachalu[56].bits|ad_sub_unit|c_out~0_combout )))) # (\eachalu[58].bits|alu_connect|m|out~0_combout ) ) ) ) # ( !\eachalu[1].bits|alu_connect|m|out~1_combout  & ( !\eachalu[57].bits|add_subtr_control|out~0_combout  & ( 
// \eachalu[58].bits|alu_connect|m|out~0_combout  ) ) )

	.dataa(!\eachalu[56].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\eachalu[58].bits|ad_sub_unit|out_digit~0_combout ),
	.datac(!\A[57]~input_o ),
	.datad(!\eachalu[58].bits|alu_connect|m|out~0_combout ),
	.datae(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.dataf(!\eachalu[57].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[58].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[58].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[58].bits|alu_connect|m|out~1 .lut_mask = 64'h00FF39FF00FF9CFF;
defparam \eachalu[58].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N51
cyclonev_lcell_comb \eachalu[58].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[58].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[58].bits|add_subtr_control|out~0_combout  & ( \eachalu[57].bits|add_subtr_control|out~0_combout  & ( ((!\eachalu[56].bits|ad_sub_unit|c_out~0_combout ) # (\A[58]~input_o )) # (\A[57]~input_o ) ) 
// ) ) # ( !\eachalu[58].bits|add_subtr_control|out~0_combout  & ( \eachalu[57].bits|add_subtr_control|out~0_combout  & ( (\A[58]~input_o  & ((!\eachalu[56].bits|ad_sub_unit|c_out~0_combout ) # (\A[57]~input_o ))) ) ) ) # ( 
// \eachalu[58].bits|add_subtr_control|out~0_combout  & ( !\eachalu[57].bits|add_subtr_control|out~0_combout  & ( ((\A[57]~input_o  & !\eachalu[56].bits|ad_sub_unit|c_out~0_combout )) # (\A[58]~input_o ) ) ) ) # ( 
// !\eachalu[58].bits|add_subtr_control|out~0_combout  & ( !\eachalu[57].bits|add_subtr_control|out~0_combout  & ( (\A[57]~input_o  & (\A[58]~input_o  & !\eachalu[56].bits|ad_sub_unit|c_out~0_combout )) ) ) )

	.dataa(!\A[57]~input_o ),
	.datab(gnd),
	.datac(!\A[58]~input_o ),
	.datad(!\eachalu[56].bits|ad_sub_unit|c_out~0_combout ),
	.datae(!\eachalu[58].bits|add_subtr_control|out~0_combout ),
	.dataf(!\eachalu[57].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[58].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[58].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[58].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h05005F0F0F05FF5F;
defparam \eachalu[58].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \B[59]~input (
	.i(B[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[59]~input_o ));
// synopsys translate_off
defparam \B[59]~input .bus_hold = "false";
defparam \B[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \A[59]~input (
	.i(A[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[59]~input_o ));
// synopsys translate_off
defparam \A[59]~input .bus_hold = "false";
defparam \A[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \eachalu[59].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[59].bits|alu_connect|m|out~0_combout  = ( \B[59]~input_o  & ( \A[59]~input_o  & ( (!\cntrl[2]~input_o  & (!\cntrl[0]~input_o  $ (((!\eachalu[58].bits|ad_sub_unit|c_out~0_combout  & \cntrl[1]~input_o ))))) # (\cntrl[2]~input_o  & 
// (((!\cntrl[1]~input_o )))) ) ) ) # ( !\B[59]~input_o  & ( \A[59]~input_o  & ( (!\cntrl[1]~input_o  & (((\cntrl[0]~input_o  & \cntrl[2]~input_o )))) # (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ (((\eachalu[58].bits|ad_sub_unit|c_out~0_combout  & 
// !\cntrl[2]~input_o ))))) ) ) ) # ( \B[59]~input_o  & ( !\A[59]~input_o  & ( !\cntrl[0]~input_o  $ (((!\cntrl[1]~input_o  & ((\cntrl[2]~input_o ))) # (\cntrl[1]~input_o  & (\eachalu[58].bits|ad_sub_unit|c_out~0_combout  & !\cntrl[2]~input_o )))) ) ) ) # ( 
// !\B[59]~input_o  & ( !\A[59]~input_o  & ( (\cntrl[1]~input_o  & (!\cntrl[2]~input_o  & (!\eachalu[58].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o )))) ) ) )

	.dataa(!\eachalu[58].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[2]~input_o ),
	.datae(!\B[59]~input_o ),
	.dataf(!\A[59]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[59].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[59].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[59].bits|alu_connect|m|out~0 .lut_mask = 64'h0600C93C093CC6F0;
defparam \eachalu[59].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \B[60]~input (
	.i(B[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[60]~input_o ));
// synopsys translate_off
defparam \B[60]~input .bus_hold = "false";
defparam \B[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \eachalu[60].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[60].bits|add_subtr_control|out~0_combout  = ( !\cntrl[0]~input_o  & ( \B[60]~input_o  ) ) # ( \cntrl[0]~input_o  & ( !\B[60]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\B[60]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[60].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[60].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[60].bits|add_subtr_control|out~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \eachalu[60].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N9
cyclonev_lcell_comb \eachalu[59].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[59].bits|add_subtr_control|out~0_combout  = !\cntrl[0]~input_o  $ (!\B[59]~input_o )

	.dataa(gnd),
	.datab(!\cntrl[0]~input_o ),
	.datac(!\B[59]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[59].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[59].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[59].bits|add_subtr_control|out~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \eachalu[59].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \eachalu[59].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[59].bits|ad_sub_unit|c_out~0_combout  = ( !\eachalu[59].bits|add_subtr_control|out~0_combout  & ( !\A[59]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[59]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[59].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[59].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[59].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[59].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \eachalu[59].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \eachalu[59].bits|ad_sub_unit|c_out~1 (
// Equation(s):
// \eachalu[59].bits|ad_sub_unit|c_out~1_combout  = ( !\eachalu[59].bits|ad_sub_unit|c_out~0_combout  & ( \A[57]~input_o  & ( (!\eachalu[58].bits|add_subtr_control|out~0_combout  & (\A[58]~input_o  & ((!\eachalu[56].bits|ad_sub_unit|c_out~0_combout ) # 
// (\eachalu[57].bits|add_subtr_control|out~0_combout )))) # (\eachalu[58].bits|add_subtr_control|out~0_combout  & ((!\eachalu[56].bits|ad_sub_unit|c_out~0_combout ) # ((\A[58]~input_o ) # (\eachalu[57].bits|add_subtr_control|out~0_combout )))) ) ) ) # ( 
// !\eachalu[59].bits|ad_sub_unit|c_out~0_combout  & ( !\A[57]~input_o  & ( (!\eachalu[58].bits|add_subtr_control|out~0_combout  & (!\eachalu[56].bits|ad_sub_unit|c_out~0_combout  & (\eachalu[57].bits|add_subtr_control|out~0_combout  & \A[58]~input_o ))) # 
// (\eachalu[58].bits|add_subtr_control|out~0_combout  & (((!\eachalu[56].bits|ad_sub_unit|c_out~0_combout  & \eachalu[57].bits|add_subtr_control|out~0_combout )) # (\A[58]~input_o ))) ) ) )

	.dataa(!\eachalu[56].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\eachalu[57].bits|add_subtr_control|out~0_combout ),
	.datac(!\eachalu[58].bits|add_subtr_control|out~0_combout ),
	.datad(!\A[58]~input_o ),
	.datae(!\eachalu[59].bits|ad_sub_unit|c_out~0_combout ),
	.dataf(!\A[57]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[59].bits|ad_sub_unit|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[59].bits|ad_sub_unit|c_out~1 .extended_lut = "off";
defparam \eachalu[59].bits|ad_sub_unit|c_out~1 .lut_mask = 64'h022F00000BBF0000;
defparam \eachalu[59].bits|ad_sub_unit|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \A[60]~input (
	.i(A[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[60]~input_o ));
// synopsys translate_off
defparam \A[60]~input .bus_hold = "false";
defparam \A[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \eachalu[60].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[60].bits|alu_connect|m|out~0_combout  = ( \B[60]~input_o  & ( (!\cntrl[2]~input_o  & (((!\cntrl[1]~input_o  & !\cntrl[0]~input_o )))) # (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  $ (((!\A[60]~input_o  & !\cntrl[0]~input_o ))))) ) ) # ( 
// !\B[60]~input_o  & ( (\A[60]~input_o  & (\cntrl[2]~input_o  & (!\cntrl[1]~input_o  $ (!\cntrl[0]~input_o )))) ) )

	.dataa(!\A[60]~input_o ),
	.datab(!\cntrl[2]~input_o ),
	.datac(!\cntrl[1]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(!\B[60]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[60].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[60].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[60].bits|alu_connect|m|out~0 .lut_mask = 64'h01100110D230D230;
defparam \eachalu[60].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \eachalu[59].bits|ad_sub_unit|ab (
// Equation(s):
// \eachalu[59].bits|ad_sub_unit|ab~combout  = ( \eachalu[59].bits|add_subtr_control|out~0_combout  & ( \A[59]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[59]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[59].bits|add_subtr_control|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[59].bits|ad_sub_unit|ab~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[59].bits|ad_sub_unit|ab .extended_lut = "off";
defparam \eachalu[59].bits|ad_sub_unit|ab .lut_mask = 64'h0000000000FF00FF;
defparam \eachalu[59].bits|ad_sub_unit|ab .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \eachalu[60].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[60].bits|alu_connect|m|out~1_combout  = ( \A[60]~input_o  & ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( (!\eachalu[60].bits|add_subtr_control|out~0_combout  $ (((\eachalu[59].bits|ad_sub_unit|ab~combout ) # 
// (\eachalu[59].bits|ad_sub_unit|c_out~1_combout )))) # (\eachalu[60].bits|alu_connect|m|out~0_combout ) ) ) ) # ( !\A[60]~input_o  & ( \eachalu[1].bits|alu_connect|m|out~1_combout  & ( (!\eachalu[60].bits|add_subtr_control|out~0_combout  $ 
// (((!\eachalu[59].bits|ad_sub_unit|c_out~1_combout  & !\eachalu[59].bits|ad_sub_unit|ab~combout )))) # (\eachalu[60].bits|alu_connect|m|out~0_combout ) ) ) ) # ( \A[60]~input_o  & ( !\eachalu[1].bits|alu_connect|m|out~1_combout  & ( 
// \eachalu[60].bits|alu_connect|m|out~0_combout  ) ) ) # ( !\A[60]~input_o  & ( !\eachalu[1].bits|alu_connect|m|out~1_combout  & ( \eachalu[60].bits|alu_connect|m|out~0_combout  ) ) )

	.dataa(!\eachalu[60].bits|add_subtr_control|out~0_combout ),
	.datab(!\eachalu[59].bits|ad_sub_unit|c_out~1_combout ),
	.datac(!\eachalu[60].bits|alu_connect|m|out~0_combout ),
	.datad(!\eachalu[59].bits|ad_sub_unit|ab~combout ),
	.datae(!\A[60]~input_o ),
	.dataf(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[60].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[60].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[60].bits|alu_connect|m|out~1 .lut_mask = 64'h0F0F0F0F6FAF9F5F;
defparam \eachalu[60].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \eachalu[60].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[60].bits|ad_sub_unit|c_out~0_combout  = ( \eachalu[59].bits|ad_sub_unit|ab~combout  & ( (!\eachalu[60].bits|add_subtr_control|out~0_combout  & !\A[60]~input_o ) ) ) # ( !\eachalu[59].bits|ad_sub_unit|ab~combout  & ( 
// (!\eachalu[60].bits|add_subtr_control|out~0_combout  & ((!\eachalu[59].bits|ad_sub_unit|c_out~1_combout ) # (!\A[60]~input_o ))) # (\eachalu[60].bits|add_subtr_control|out~0_combout  & (!\eachalu[59].bits|ad_sub_unit|c_out~1_combout  & !\A[60]~input_o )) 
// ) )

	.dataa(!\eachalu[60].bits|add_subtr_control|out~0_combout ),
	.datab(gnd),
	.datac(!\eachalu[59].bits|ad_sub_unit|c_out~1_combout ),
	.datad(!\A[60]~input_o ),
	.datae(gnd),
	.dataf(!\eachalu[59].bits|ad_sub_unit|ab~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[60].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[60].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[60].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFAA0FAA0AA00AA00;
defparam \eachalu[60].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \A[61]~input (
	.i(A[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[61]~input_o ));
// synopsys translate_off
defparam \A[61]~input .bus_hold = "false";
defparam \A[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \B[61]~input (
	.i(B[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[61]~input_o ));
// synopsys translate_off
defparam \B[61]~input .bus_hold = "false";
defparam \B[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \eachalu[61].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[61].bits|alu_connect|m|out~0_combout  = ( \B[61]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\A[61]~input_o ))) ) ) ) # ( !\B[61]~input_o  & ( \cntrl[2]~input_o  & ( (\A[61]~input_o  & (!\cntrl[0]~input_o  
// $ (!\cntrl[1]~input_o ))) ) ) ) # ( \B[61]~input_o  & ( !\cntrl[2]~input_o  & ( !\cntrl[0]~input_o  $ (((\cntrl[1]~input_o  & (!\eachalu[60].bits|ad_sub_unit|c_out~0_combout  $ (\A[61]~input_o ))))) ) ) ) # ( !\B[61]~input_o  & ( !\cntrl[2]~input_o  & ( 
// (\cntrl[1]~input_o  & (!\cntrl[0]~input_o  $ (!\eachalu[60].bits|ad_sub_unit|c_out~0_combout  $ (!\A[61]~input_o )))) ) ) )

	.dataa(!\cntrl[0]~input_o ),
	.datab(!\eachalu[60].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\A[61]~input_o ),
	.datad(!\cntrl[1]~input_o ),
	.datae(!\B[61]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[61].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[61].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[61].bits|alu_connect|m|out~0 .lut_mask = 64'h0096AA69050A5FA0;
defparam \eachalu[61].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \eachalu[61].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[61].bits|add_subtr_control|out~0_combout  = ( !\cntrl[0]~input_o  & ( \B[61]~input_o  ) ) # ( \cntrl[0]~input_o  & ( !\B[61]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntrl[0]~input_o ),
	.dataf(!\B[61]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[61].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[61].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[61].bits|add_subtr_control|out~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \eachalu[61].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N48
cyclonev_lcell_comb \eachalu[61].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[61].bits|ad_sub_unit|c_out~0_combout  = ( \A[60]~input_o  & ( \eachalu[59].bits|ad_sub_unit|ab~combout  & ( (!\eachalu[61].bits|add_subtr_control|out~0_combout  & !\A[61]~input_o ) ) ) ) # ( !\A[60]~input_o  & ( 
// \eachalu[59].bits|ad_sub_unit|ab~combout  & ( (!\eachalu[60].bits|add_subtr_control|out~0_combout  & ((!\eachalu[61].bits|add_subtr_control|out~0_combout ) # (!\A[61]~input_o ))) # (\eachalu[60].bits|add_subtr_control|out~0_combout  & 
// (!\eachalu[61].bits|add_subtr_control|out~0_combout  & !\A[61]~input_o )) ) ) ) # ( \A[60]~input_o  & ( !\eachalu[59].bits|ad_sub_unit|ab~combout  & ( (!\eachalu[61].bits|add_subtr_control|out~0_combout  & ((!\A[61]~input_o ) # 
// ((!\eachalu[60].bits|add_subtr_control|out~0_combout  & !\eachalu[59].bits|ad_sub_unit|c_out~1_combout )))) # (\eachalu[61].bits|add_subtr_control|out~0_combout  & (!\eachalu[60].bits|add_subtr_control|out~0_combout  & (!\A[61]~input_o  & 
// !\eachalu[59].bits|ad_sub_unit|c_out~1_combout ))) ) ) ) # ( !\A[60]~input_o  & ( !\eachalu[59].bits|ad_sub_unit|ab~combout  & ( (!\eachalu[61].bits|add_subtr_control|out~0_combout  & ((!\eachalu[60].bits|add_subtr_control|out~0_combout ) # 
// ((!\A[61]~input_o ) # (!\eachalu[59].bits|ad_sub_unit|c_out~1_combout )))) # (\eachalu[61].bits|add_subtr_control|out~0_combout  & (!\A[61]~input_o  & ((!\eachalu[60].bits|add_subtr_control|out~0_combout ) # (!\eachalu[59].bits|ad_sub_unit|c_out~1_combout 
// )))) ) ) )

	.dataa(!\eachalu[60].bits|add_subtr_control|out~0_combout ),
	.datab(!\eachalu[61].bits|add_subtr_control|out~0_combout ),
	.datac(!\A[61]~input_o ),
	.datad(!\eachalu[59].bits|ad_sub_unit|c_out~1_combout ),
	.datae(!\A[60]~input_o ),
	.dataf(!\eachalu[59].bits|ad_sub_unit|ab~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[61].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[61].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[61].bits|ad_sub_unit|c_out~0 .lut_mask = 64'hFCE8E8C0E8E8C0C0;
defparam \eachalu[61].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \A[62]~input (
	.i(A[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[62]~input_o ));
// synopsys translate_off
defparam \A[62]~input .bus_hold = "false";
defparam \A[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \B[62]~input (
	.i(B[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[62]~input_o ));
// synopsys translate_off
defparam \B[62]~input .bus_hold = "false";
defparam \B[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \eachalu[62].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[62].bits|alu_connect|m|out~0_combout  = ( \B[62]~input_o  & ( \cntrl[2]~input_o  & ( !\cntrl[1]~input_o  $ (((!\cntrl[0]~input_o  & !\A[62]~input_o ))) ) ) ) # ( !\B[62]~input_o  & ( \cntrl[2]~input_o  & ( (\A[62]~input_o  & (!\cntrl[1]~input_o  
// $ (!\cntrl[0]~input_o ))) ) ) ) # ( \B[62]~input_o  & ( !\cntrl[2]~input_o  & ( !\cntrl[0]~input_o  $ (((\cntrl[1]~input_o  & (!\eachalu[61].bits|ad_sub_unit|c_out~0_combout  $ (\A[62]~input_o ))))) ) ) ) # ( !\B[62]~input_o  & ( !\cntrl[2]~input_o  & ( 
// (\cntrl[1]~input_o  & (!\eachalu[61].bits|ad_sub_unit|c_out~0_combout  $ (!\cntrl[0]~input_o  $ (!\A[62]~input_o )))) ) ) )

	.dataa(!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ),
	.datab(!\cntrl[1]~input_o ),
	.datac(!\cntrl[0]~input_o ),
	.datad(!\A[62]~input_o ),
	.datae(!\B[62]~input_o ),
	.dataf(!\cntrl[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[62].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[62].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[62].bits|alu_connect|m|out~0 .lut_mask = 64'h2112D2E1003C3CCC;
defparam \eachalu[62].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \B[63]~input (
	.i(B[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[63]~input_o ));
// synopsys translate_off
defparam \B[63]~input .bus_hold = "false";
defparam \B[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \A[63]~input (
	.i(A[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[63]~input_o ));
// synopsys translate_off
defparam \A[63]~input .bus_hold = "false";
defparam \A[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \eachalu[63].bits|ad_sub_unit|out_digit~0 (
// Equation(s):
// \eachalu[63].bits|ad_sub_unit|out_digit~0_combout  = ( \cntrl[0]~input_o  & ( !\B[63]~input_o  $ (\A[63]~input_o ) ) ) # ( !\cntrl[0]~input_o  & ( !\B[63]~input_o  $ (!\A[63]~input_o ) ) )

	.dataa(!\B[63]~input_o ),
	.datab(!\A[63]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[63].bits|ad_sub_unit|out_digit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[63].bits|ad_sub_unit|out_digit~0 .extended_lut = "off";
defparam \eachalu[63].bits|ad_sub_unit|out_digit~0 .lut_mask = 64'h6666666699999999;
defparam \eachalu[63].bits|ad_sub_unit|out_digit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \eachalu[62].bits|add_subtr_control|out~0 (
// Equation(s):
// \eachalu[62].bits|add_subtr_control|out~0_combout  = ( \cntrl[0]~input_o  & ( !\B[62]~input_o  ) ) # ( !\cntrl[0]~input_o  & ( \B[62]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[62]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[62].bits|add_subtr_control|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[62].bits|add_subtr_control|out~0 .extended_lut = "off";
defparam \eachalu[62].bits|add_subtr_control|out~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \eachalu[62].bits|add_subtr_control|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \eachalu[63].bits|alu_connect|m|out~0 (
// Equation(s):
// \eachalu[63].bits|alu_connect|m|out~0_combout  = ( \cntrl[1]~input_o  & ( (\cntrl[2]~input_o  & (!\cntrl[0]~input_o  & (!\B[63]~input_o  $ (!\A[63]~input_o )))) ) ) # ( !\cntrl[1]~input_o  & ( (!\A[63]~input_o  & (\B[63]~input_o  & (!\cntrl[2]~input_o  $ 
// (\cntrl[0]~input_o )))) # (\A[63]~input_o  & ((!\cntrl[0]~input_o  & (\B[63]~input_o )) # (\cntrl[0]~input_o  & ((\cntrl[2]~input_o ))))) ) )

	.dataa(!\B[63]~input_o ),
	.datab(!\A[63]~input_o ),
	.datac(!\cntrl[2]~input_o ),
	.datad(!\cntrl[0]~input_o ),
	.datae(gnd),
	.dataf(!\cntrl[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[63].bits|alu_connect|m|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[63].bits|alu_connect|m|out~0 .extended_lut = "off";
defparam \eachalu[63].bits|alu_connect|m|out~0 .lut_mask = 64'h5107510706000600;
defparam \eachalu[63].bits|alu_connect|m|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \eachalu[63].bits|alu_connect|m|out~1 (
// Equation(s):
// \eachalu[63].bits|alu_connect|m|out~1_combout  = ( \eachalu[63].bits|alu_connect|m|out~0_combout  & ( \A[62]~input_o  ) ) # ( !\eachalu[63].bits|alu_connect|m|out~0_combout  & ( \A[62]~input_o  & ( (\eachalu[1].bits|alu_connect|m|out~1_combout  & 
// (!\eachalu[63].bits|ad_sub_unit|out_digit~0_combout  $ (((\eachalu[61].bits|ad_sub_unit|c_out~0_combout  & !\eachalu[62].bits|add_subtr_control|out~0_combout ))))) ) ) ) # ( \eachalu[63].bits|alu_connect|m|out~0_combout  & ( !\A[62]~input_o  ) ) # ( 
// !\eachalu[63].bits|alu_connect|m|out~0_combout  & ( !\A[62]~input_o  & ( (\eachalu[1].bits|alu_connect|m|out~1_combout  & (!\eachalu[63].bits|ad_sub_unit|out_digit~0_combout  $ (((!\eachalu[62].bits|add_subtr_control|out~0_combout ) # 
// (\eachalu[61].bits|ad_sub_unit|c_out~0_combout ))))) ) ) )

	.dataa(!\eachalu[63].bits|ad_sub_unit|out_digit~0_combout ),
	.datab(!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ),
	.datac(!\eachalu[62].bits|add_subtr_control|out~0_combout ),
	.datad(!\eachalu[1].bits|alu_connect|m|out~1_combout ),
	.datae(!\eachalu[63].bits|alu_connect|m|out~0_combout ),
	.dataf(!\A[62]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[63].bits|alu_connect|m|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[63].bits|alu_connect|m|out~1 .extended_lut = "off";
defparam \eachalu[63].bits|alu_connect|m|out~1 .lut_mask = 64'h0059FFFF009AFFFF;
defparam \eachalu[63].bits|alu_connect|m|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N24
cyclonev_lcell_comb \zero_flage~0 (
// Equation(s):
// \zero_flage~0_combout  = ( !\zero_bit|alu_connect|m|out~0_combout  & ( (!\eachalu[1].bits|alu_connect|m|out~0_combout  & (!\eachalu[2].bits|alu_connect|m|out~0_combout  & !\eachalu[3].bits|alu_connect|m|out~0_combout )) ) )

	.dataa(gnd),
	.datab(!\eachalu[1].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[2].bits|alu_connect|m|out~0_combout ),
	.datad(!\eachalu[3].bits|alu_connect|m|out~0_combout ),
	.datae(gnd),
	.dataf(!\zero_bit|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~0 .extended_lut = "off";
defparam \zero_flage~0 .lut_mask = 64'hC000C00000000000;
defparam \zero_flage~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \zero_flage~1 (
// Equation(s):
// \zero_flage~1_combout  = ( !\eachalu[4].bits|alu_connect|m|out~0_combout  & ( (!\eachalu[7].bits|alu_connect|m|out~0_combout  & (!\eachalu[5].bits|alu_connect|m|out~0_combout  & (!\eachalu[6].bits|alu_connect|m|out~0_combout  & \zero_flage~0_combout ))) ) 
// )

	.dataa(!\eachalu[7].bits|alu_connect|m|out~0_combout ),
	.datab(!\eachalu[5].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[6].bits|alu_connect|m|out~0_combout ),
	.datad(!\zero_flage~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[4].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~1 .extended_lut = "off";
defparam \zero_flage~1 .lut_mask = 64'h0080008000000000;
defparam \zero_flage~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \zero_flage~2 (
// Equation(s):
// \zero_flage~2_combout  = ( !\eachalu[9].bits|alu_connect|m|out~0_combout  & ( (\zero_flage~1_combout  & (!\eachalu[8].bits|alu_connect|m|out~0_combout  & !\eachalu[10].bits|alu_connect|m|out~0_combout )) ) )

	.dataa(!\zero_flage~1_combout ),
	.datab(!\eachalu[8].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[10].bits|alu_connect|m|out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[9].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~2 .extended_lut = "off";
defparam \zero_flage~2 .lut_mask = 64'h4040404000000000;
defparam \zero_flage~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \zero_flage~3 (
// Equation(s):
// \zero_flage~3_combout  = ( !\eachalu[12].bits|alu_connect|m|out~0_combout  & ( (\zero_flage~2_combout  & (!\eachalu[14].bits|alu_connect|m|out~0_combout  & (!\eachalu[13].bits|alu_connect|m|out~0_combout  & !\eachalu[11].bits|alu_connect|m|out~0_combout 
// ))) ) )

	.dataa(!\zero_flage~2_combout ),
	.datab(!\eachalu[14].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[13].bits|alu_connect|m|out~0_combout ),
	.datad(!\eachalu[11].bits|alu_connect|m|out~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[12].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~3 .extended_lut = "off";
defparam \zero_flage~3 .lut_mask = 64'h4000400000000000;
defparam \zero_flage~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \zero_flage~4 (
// Equation(s):
// \zero_flage~4_combout  = ( !\eachalu[17].bits|alu_connect|m|out~0_combout  & ( (!\eachalu[15].bits|alu_connect|m|out~0_combout  & (\zero_flage~3_combout  & !\eachalu[16].bits|alu_connect|m|out~0_combout )) ) )

	.dataa(!\eachalu[15].bits|alu_connect|m|out~0_combout ),
	.datab(!\zero_flage~3_combout ),
	.datac(!\eachalu[16].bits|alu_connect|m|out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\eachalu[17].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~4 .extended_lut = "off";
defparam \zero_flage~4 .lut_mask = 64'h2020202000000000;
defparam \zero_flage~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \zero_flage~5 (
// Equation(s):
// \zero_flage~5_combout  = ( !\eachalu[19].bits|alu_connect|m|out~0_combout  & ( (\zero_flage~4_combout  & (!\eachalu[20].bits|alu_connect|m|out~0_combout  & (!\eachalu[18].bits|alu_connect|m|out~0_combout  & !\eachalu[21].bits|alu_connect|m|out~0_combout 
// ))) ) )

	.dataa(!\zero_flage~4_combout ),
	.datab(!\eachalu[20].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[18].bits|alu_connect|m|out~0_combout ),
	.datad(!\eachalu[21].bits|alu_connect|m|out~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[19].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~5 .extended_lut = "off";
defparam \zero_flage~5 .lut_mask = 64'h4000400000000000;
defparam \zero_flage~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \zero_flage~6 (
// Equation(s):
// \zero_flage~6_combout  = ( !\eachalu[22].bits|alu_connect|m|out~0_combout  & ( (!\eachalu[24].bits|alu_connect|m|out~0_combout  & (\zero_flage~5_combout  & !\eachalu[23].bits|alu_connect|m|out~0_combout )) ) )

	.dataa(gnd),
	.datab(!\eachalu[24].bits|alu_connect|m|out~0_combout ),
	.datac(!\zero_flage~5_combout ),
	.datad(!\eachalu[23].bits|alu_connect|m|out~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[22].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~6 .extended_lut = "off";
defparam \zero_flage~6 .lut_mask = 64'h0C000C0000000000;
defparam \zero_flage~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \zero_flage~7 (
// Equation(s):
// \zero_flage~7_combout  = ( !\eachalu[26].bits|alu_connect|m|out~0_combout  & ( (!\eachalu[28].bits|alu_connect|m|out~0_combout  & (!\eachalu[27].bits|alu_connect|m|out~0_combout  & (\zero_flage~6_combout  & !\eachalu[25].bits|alu_connect|m|out~0_combout 
// ))) ) )

	.dataa(!\eachalu[28].bits|alu_connect|m|out~0_combout ),
	.datab(!\eachalu[27].bits|alu_connect|m|out~0_combout ),
	.datac(!\zero_flage~6_combout ),
	.datad(!\eachalu[25].bits|alu_connect|m|out~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[26].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~7 .extended_lut = "off";
defparam \zero_flage~7 .lut_mask = 64'h0800080000000000;
defparam \zero_flage~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N39
cyclonev_lcell_comb \zero_flage~8 (
// Equation(s):
// \zero_flage~8_combout  = ( !\eachalu[29].bits|alu_connect|m|out~0_combout  & ( \zero_flage~7_combout  & ( (!\eachalu[31].bits|alu_connect|m|out~0_combout  & (!\eachalu[30].bits|alu_connect|m|out~0_combout  & !\eachalu[32].bits|alu_connect|m|out~0_combout 
// )) ) ) )

	.dataa(!\eachalu[31].bits|alu_connect|m|out~0_combout ),
	.datab(!\eachalu[30].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[32].bits|alu_connect|m|out~0_combout ),
	.datad(gnd),
	.datae(!\eachalu[29].bits|alu_connect|m|out~0_combout ),
	.dataf(!\zero_flage~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~8 .extended_lut = "off";
defparam \zero_flage~8 .lut_mask = 64'h0000000080800000;
defparam \zero_flage~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N36
cyclonev_lcell_comb \zero_flage~9 (
// Equation(s):
// \zero_flage~9_combout  = ( !\eachalu[33].bits|alu_connect|m|out~0_combout  & ( (!\eachalu[35].bits|alu_connect|m|out~0_combout  & (!\eachalu[34].bits|alu_connect|m|out~0_combout  & \zero_flage~8_combout )) ) )

	.dataa(gnd),
	.datab(!\eachalu[35].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[34].bits|alu_connect|m|out~0_combout ),
	.datad(!\zero_flage~8_combout ),
	.datae(gnd),
	.dataf(!\eachalu[33].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~9 .extended_lut = "off";
defparam \zero_flage~9 .lut_mask = 64'h00C000C000000000;
defparam \zero_flage~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \zero_flage~10 (
// Equation(s):
// \zero_flage~10_combout  = ( !\eachalu[37].bits|alu_connect|m|out~0_combout  & ( (!\eachalu[39].bits|alu_connect|m|out~0_combout  & (!\eachalu[36].bits|alu_connect|m|out~0_combout  & (\zero_flage~9_combout  & !\eachalu[38].bits|alu_connect|m|out~0_combout 
// ))) ) )

	.dataa(!\eachalu[39].bits|alu_connect|m|out~0_combout ),
	.datab(!\eachalu[36].bits|alu_connect|m|out~0_combout ),
	.datac(!\zero_flage~9_combout ),
	.datad(!\eachalu[38].bits|alu_connect|m|out~0_combout ),
	.datae(gnd),
	.dataf(!\eachalu[37].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~10 .extended_lut = "off";
defparam \zero_flage~10 .lut_mask = 64'h0800080000000000;
defparam \zero_flage~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \zero_flage~11 (
// Equation(s):
// \zero_flage~11_combout  = ( !\eachalu[40].bits|alu_connect|m|out~0_combout  & ( (!\eachalu[43].bits|alu_connect|m|out~1_combout  & (!\eachalu[41].bits|alu_connect|m|out~0_combout  & (!\eachalu[42].bits|alu_connect|m|out~0_combout  & \zero_flage~10_combout 
// ))) ) )

	.dataa(!\eachalu[43].bits|alu_connect|m|out~1_combout ),
	.datab(!\eachalu[41].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[42].bits|alu_connect|m|out~0_combout ),
	.datad(!\zero_flage~10_combout ),
	.datae(gnd),
	.dataf(!\eachalu[40].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~11 .extended_lut = "off";
defparam \zero_flage~11 .lut_mask = 64'h0080008000000000;
defparam \zero_flage~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N6
cyclonev_lcell_comb \zero_flage~12 (
// Equation(s):
// \zero_flage~12_combout  = ( !\eachalu[47].bits|alu_connect|m|out~0_combout  & ( !\eachalu[44].bits|alu_connect|m|out~0_combout  & ( (\zero_flage~11_combout  & (!\eachalu[46].bits|alu_connect|m|out~0_combout  & 
// !\eachalu[45].bits|alu_connect|m|out~1_combout )) ) ) )

	.dataa(!\zero_flage~11_combout ),
	.datab(!\eachalu[46].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[45].bits|alu_connect|m|out~1_combout ),
	.datad(gnd),
	.datae(!\eachalu[47].bits|alu_connect|m|out~0_combout ),
	.dataf(!\eachalu[44].bits|alu_connect|m|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~12 .extended_lut = "off";
defparam \zero_flage~12 .lut_mask = 64'h4040000000000000;
defparam \zero_flage~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N12
cyclonev_lcell_comb \zero_flage~13 (
// Equation(s):
// \zero_flage~13_combout  = ( !\eachalu[50].bits|alu_connect|m|out~1_combout  & ( \zero_flage~12_combout  & ( (!\eachalu[49].bits|alu_connect|m|out~0_combout  & !\eachalu[48].bits|alu_connect|m|out~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\eachalu[49].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[48].bits|alu_connect|m|out~1_combout ),
	.datad(gnd),
	.datae(!\eachalu[50].bits|alu_connect|m|out~1_combout ),
	.dataf(!\zero_flage~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~13 .extended_lut = "off";
defparam \zero_flage~13 .lut_mask = 64'h00000000C0C00000;
defparam \zero_flage~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N3
cyclonev_lcell_comb \zero_flage~14 (
// Equation(s):
// \zero_flage~14_combout  = ( \zero_flage~13_combout  & ( (!\eachalu[51].bits|alu_connect|m|out~0_combout  & (!\eachalu[52].bits|alu_connect|m|out~0_combout  & !\eachalu[53].bits|alu_connect|m|out~1_combout )) ) )

	.dataa(!\eachalu[51].bits|alu_connect|m|out~0_combout ),
	.datab(!\eachalu[52].bits|alu_connect|m|out~0_combout ),
	.datac(!\eachalu[53].bits|alu_connect|m|out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zero_flage~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~14 .extended_lut = "off";
defparam \zero_flage~14 .lut_mask = 64'h0000000080808080;
defparam \zero_flage~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N45
cyclonev_lcell_comb \zero_flage~15 (
// Equation(s):
// \zero_flage~15_combout  = ( \zero_flage~14_combout  & ( (!\eachalu[54].bits|alu_connect|m|out~0_combout  & (!\eachalu[55].bits|alu_connect|m|out~1_combout  & (!\eachalu[57].bits|alu_connect|m|out~0_combout  & !\eachalu[56].bits|alu_connect|m|out~0_combout 
// ))) ) )

	.dataa(!\eachalu[54].bits|alu_connect|m|out~0_combout ),
	.datab(!\eachalu[55].bits|alu_connect|m|out~1_combout ),
	.datac(!\eachalu[57].bits|alu_connect|m|out~0_combout ),
	.datad(!\eachalu[56].bits|alu_connect|m|out~0_combout ),
	.datae(gnd),
	.dataf(!\zero_flage~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~15 .extended_lut = "off";
defparam \zero_flage~15 .lut_mask = 64'h0000000080008000;
defparam \zero_flage~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \zero_flage~16 (
// Equation(s):
// \zero_flage~16_combout  = ( \zero_flage~15_combout  & ( (!\eachalu[60].bits|alu_connect|m|out~1_combout  & (!\eachalu[59].bits|alu_connect|m|out~0_combout  & !\eachalu[58].bits|alu_connect|m|out~1_combout )) ) )

	.dataa(gnd),
	.datab(!\eachalu[60].bits|alu_connect|m|out~1_combout ),
	.datac(!\eachalu[59].bits|alu_connect|m|out~0_combout ),
	.datad(!\eachalu[58].bits|alu_connect|m|out~1_combout ),
	.datae(gnd),
	.dataf(!\zero_flage~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_flage~16 .extended_lut = "off";
defparam \zero_flage~16 .lut_mask = 64'h00000000C000C000;
defparam \zero_flage~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb zero_flage(
// Equation(s):
// \zero_flage~combout  = ( \zero_flage~16_combout  & ( (!\eachalu[62].bits|alu_connect|m|out~0_combout  & (!\eachalu[61].bits|alu_connect|m|out~0_combout  & !\eachalu[63].bits|alu_connect|m|out~1_combout )) ) )

	.dataa(!\eachalu[62].bits|alu_connect|m|out~0_combout ),
	.datab(gnd),
	.datac(!\eachalu[61].bits|alu_connect|m|out~0_combout ),
	.datad(!\eachalu[63].bits|alu_connect|m|out~1_combout ),
	.datae(gnd),
	.dataf(!\zero_flage~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_flage~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam zero_flage.extended_lut = "off";
defparam zero_flage.lut_mask = 64'h00000000A000A000;
defparam zero_flage.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb overflow_flag(
// Equation(s):
// \overflow_flag~combout  = ( \B[62]~input_o  & ( \cntrl[0]~input_o  & ( (!\A[63]~input_o  & (\A[62]~input_o  & (!\eachalu[61].bits|ad_sub_unit|c_out~0_combout  & \B[63]~input_o ))) # (\A[63]~input_o  & (!\B[63]~input_o  & ((!\A[62]~input_o ) # 
// (\eachalu[61].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( !\B[62]~input_o  & ( \cntrl[0]~input_o  & ( (!\A[63]~input_o  & (\B[63]~input_o  & ((!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ) # (\A[62]~input_o )))) # (\A[63]~input_o  & 
// (!\A[62]~input_o  & (\eachalu[61].bits|ad_sub_unit|c_out~0_combout  & !\B[63]~input_o ))) ) ) ) # ( \B[62]~input_o  & ( !\cntrl[0]~input_o  & ( (!\A[63]~input_o  & (!\B[63]~input_o  & ((!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ) # (\A[62]~input_o 
// )))) # (\A[63]~input_o  & (!\A[62]~input_o  & (\eachalu[61].bits|ad_sub_unit|c_out~0_combout  & \B[63]~input_o ))) ) ) ) # ( !\B[62]~input_o  & ( !\cntrl[0]~input_o  & ( (!\A[63]~input_o  & (\A[62]~input_o  & 
// (!\eachalu[61].bits|ad_sub_unit|c_out~0_combout  & !\B[63]~input_o ))) # (\A[63]~input_o  & (\B[63]~input_o  & ((!\A[62]~input_o ) # (\eachalu[61].bits|ad_sub_unit|c_out~0_combout )))) ) ) )

	.dataa(!\A[62]~input_o ),
	.datab(!\A[63]~input_o ),
	.datac(!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\B[63]~input_o ),
	.datae(!\B[62]~input_o ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\overflow_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam overflow_flag.extended_lut = "off";
defparam overflow_flag.lut_mask = 64'h4023C40202C42340;
defparam overflow_flag.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \eachalu[63].bits|ad_sub_unit|c_out~0 (
// Equation(s):
// \eachalu[63].bits|ad_sub_unit|c_out~0_combout  = ( \B[62]~input_o  & ( \cntrl[0]~input_o  & ( (!\A[63]~input_o  & (\A[62]~input_o  & (!\eachalu[61].bits|ad_sub_unit|c_out~0_combout  & !\B[63]~input_o ))) # (\A[63]~input_o  & ((!\B[63]~input_o ) # 
// ((\A[62]~input_o  & !\eachalu[61].bits|ad_sub_unit|c_out~0_combout )))) ) ) ) # ( !\B[62]~input_o  & ( \cntrl[0]~input_o  & ( (!\A[63]~input_o  & (!\B[63]~input_o  & ((!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ) # (\A[62]~input_o )))) # 
// (\A[63]~input_o  & (((!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ) # (!\B[63]~input_o )) # (\A[62]~input_o ))) ) ) ) # ( \B[62]~input_o  & ( !\cntrl[0]~input_o  & ( (!\A[63]~input_o  & (\B[63]~input_o  & 
// ((!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ) # (\A[62]~input_o )))) # (\A[63]~input_o  & (((!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ) # (\B[63]~input_o )) # (\A[62]~input_o ))) ) ) ) # ( !\B[62]~input_o  & ( !\cntrl[0]~input_o  & ( 
// (!\A[63]~input_o  & (\A[62]~input_o  & (!\eachalu[61].bits|ad_sub_unit|c_out~0_combout  & \B[63]~input_o ))) # (\A[63]~input_o  & (((\A[62]~input_o  & !\eachalu[61].bits|ad_sub_unit|c_out~0_combout )) # (\B[63]~input_o ))) ) ) )

	.dataa(!\A[62]~input_o ),
	.datab(!\A[63]~input_o ),
	.datac(!\eachalu[61].bits|ad_sub_unit|c_out~0_combout ),
	.datad(!\B[63]~input_o ),
	.datae(!\B[62]~input_o ),
	.dataf(!\cntrl[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\eachalu[63].bits|ad_sub_unit|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \eachalu[63].bits|ad_sub_unit|c_out~0 .extended_lut = "off";
defparam \eachalu[63].bits|ad_sub_unit|c_out~0 .lut_mask = 64'h107331F7F7317310;
defparam \eachalu[63].bits|ad_sub_unit|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
