INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/div/div.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module signed_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/div/div.srcs/sim_1/new/div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_test
