cd bin

-> FULL ADDER
iverilog -o full_adder ../src/modules/utility/full_adder.v ../src/modules/utility/half_adder.v ../src/testbenchs/tests/utility/full_adder_test.v 
vvp full_adder

-> MUX 2x1
iverilog -o mux_2x1 ../src/modules/utility/mux_2x1.v ../src/testbenchs/tests/utility/mux_2x1.v
vvp mux_2x1

-> MUX 4x1
iverilog -o mux_4x1 ../src/modules/utility/mux_4x1.v ../src/testbenchs/tests/utility/mux_4x1.v 
vvp mux_4x1

-> ONE BIT REGISTER
iverilog -o one_bit_register ../src/modules/utility/one_bit_register.v ../src/testbenchs/tests/utility/one_bit_register_test.v 

-> N BITS REGISTER
iverilog -o n_bits_register ../src/modules/utility/n_bits_register.v ../src/modules/utility/one_bit_register.v ../src/testbenchs/tests/utility/n_bits_register_test.v 