#type; DE; Display Engine (DE)
#base; DE 0x01000000

#typeend;

#type; DE_TOP; Display Engine Top

#base; DE_TOP 0x01000000
#irq; DE 127

#regdef; SCLK_GATE;	 	0x000;	DE SCLK Gating Register
#regdef; HCLK_GATE;		0x004;	DE HCLK Gating Register
#regdef; AHB_RESET;		0x008;	DE AHB Reset register
#regdef; SCLK_DIV;		0x00C;	DE SCLK Division register
#regdef; DE2TCON_MUX;	0x010;	MUX register
#regdef; CMD_CTL;		0x014;	

#typeend;

#type; DE_GLB
#base; DE_MIXER0_GLB 0x01100000
#base; DE_MIXER1_GLB 0x01200000

#regdef; GLB_CTL;	 	0x000;	Global control register
#regdef; GLB_STS;		0x004;	Global status register
#regdef; GLB_DBUFFER;	0x008;	Global double buffer control register
#regdef; GLB_SIZE;		0x00C;	Global size register

#typeend;

#type; DE_BLD
#base; DE_MIXER0_BLD 0x01101000
#base; DE_MIXER1_BLD 0x01201000

#regdef; BLD_EN_COLOR_CTL;	0x0000; BLD_FILL_COLOR_CTL Offset 0x000 BLD fill color control register
#aggreg; CH; 0x0004 6; Pipe [0..5]
#regdef; BLD_FILL_COLOR;	0x0000; BLD fill color register
#regdef; BLD_CH_ISIZE;	0x0004; BLD input memory size register
#regdef; BLD_CH_OFFSET;	0x0008; BLD input memory offset register
#regdef; padding 0; 0x0010; Need for address arithmetics
#aggregend;
#regdef; ROUTE;			0x0080; BLD_CH_RTCTL BLD routing control register (default value 0x00543210)
#regdef; PREMULTIPLY; 	0x0084; BLD pre-multiply control register
#regdef; BKCOLOR; 0x0088;
#regdef; OUTPUT_SIZE; 0x008C;
#regdef; BLD_MODE; 0x0090 6; BLD_CTL SUN8I_MIXER_BLEND_MODE blender0..blaener3 (or more)
#regdef; CK_CTL; 0x00B0;
#regdef; CK_CFG; 0x00B4;
#regdef; CK_MAX; 0x00C0 4;
#regdef; CK_MIN; 0x00E0 4;
#regdef; OUT_CTL; 0x00FC;
#typeend;

#type; DE_WB;  Real-time write-back controller (RT-WB)
#base; DE_WB 0x01010000

#regdef; WB_GCTRL_REG; 0x000; Module general control register
#regdef; WB_SIZE_REG; 0x004; Input size register
#regdef; WB_CROP_COORD_REG; 0x008; Cropping coordinate register
#regdef; WB_CROP_SIZE_REG; 0x00c; Cropping size register
#regdef; WB_A_CH0_ADDR_REG; 0x010; Write-back Group A channel 0 address register
#regdef; WB_A_CH1_ADDR_REG; 0x014; Write-back Group A channel 1 address register
#regdef; WB_A_CH2_ADDR_REG; 0x018; Write-back Group A channel 2 address register
#regdef; WB_A_HIGH_ADDR_REG; 0x01c; Write-back Group A address high bit register
#regdef; WB_B_CH0_ADDR_REG; 0x020; Write-back Group B channel 0 address register
#regdef; WB_B_CH1_ADDR_REG; 0x024; Write-back Group B channel 1 address register
#regdef; WB_B_CH2_ADDR_REG; 0x028; Write-back Group B channel 2 address register
#regdef; WB_B_HIGH_ADDR_REG; 0x02c; Write-back Group B address high bit register
#regdef; WB_CH0_PITCH_REG; 0x030; Write-back channel 0 pitch register
#regdef; WB_CH12_PITCH_REG; 0x034; Write-back channel 1/2 pitch register
#regdef; WB_ADDR_SWITCH_REG; 0x040; Write-back address switch setting register
#regdef; WB_FORMAT_REG; 0x044; Output format register
#regdef; WB_INT_REG; 0x048; Interrupt control register
#regdef; WB_STATUS_REG; 0x04c; Module status register
#regdef; WB_BYPASS_REG; 0x054; Bypass control register
#regdef; WB_CS_HORZ_REG; 0x070; Coarse scaling horizontal setting register
#regdef; WB_CS_VERT_REG; 0x074; Coarse scaling vertical setting register
#regdef; WB_FS_INSIZE_REG; 0x080; Fine scaling input size register
#regdef; WB_FS_OUTSIZE_REG; 0x084; Fine scaling output size register
#regdef; WB_FS_HSTEP_REG; 0x088; Fine scaling horizontal step registe
#regdef; WB_FS_VSTEP_REG; 0x08C; Fine scaling vertical step register
#regdef; WB_DEBUG_REG; 0x0FC; Debug register
#regdef; WB_CH0_HCOEF_REGN; 0x200 16; 0x200 + N*4 Channel 0 horizontal coefficient register N ( N = 0,1,2,...,15)
#regdef; WB_CH1_HCOEF_REGN; 0x280 16; 0x280 + N*4 Channel 1/2 horizontal coefficient register N ( N = 0,1,2,...,15)

#typeend;

#type; DE_CSR; Copy & Rotation
#base; DE_CSR 0x01020000

#regdef; CSR_CTL; 0x000 Global control register
#regdef; INT; 0x004; Interrupt register
#regdef; IFMT; 0x020; Input data attribute register
#regdef; IDATA_SIZE; 0x024; Input data size register
#regdef; IDATA_MEN_PITCH0; 0x030; Input Y/RGB/ARGB memory pitch register
#regdef; IDATA_MEN_PITCH1; 0x034; Input U/UV memory pitch register
#regdef; IDATA_MEN_PITCH2; 0x038; Input V memory pitch register
#regdef; IMEN_LADD0; 0x040; Input Y/RGB/ARGB memory address register0
#regdef; IMEN_HADD0; 0x044; Input Y/RGB/ARGB memory address register1
#regdef; IMEN_LADD1; 0x048; Input U/UV memory address register0
#regdef; IMEN_HADD1; 0x04C; Input U/UV memory address register1
#regdef; IMEN_LADD2; 0x050; Input V memory address register0
#regdef; IMEN_HADD2; 0x054; Input V memory address register1
#regdef; ODATA_SIZE; 0x084; Output data size register
#regdef; ODATA_MEN_PITCH0; 0x090 Output Y/RGB/ARGB memory pitch register
#regdef; ODATA_MEN_PITCH1; 0x094 Output U/UV memory pitch register
#regdef; ODATA_MEN_PITCH2; 0x098 Output V memory pitch register
#regdef; OMEN_LADD0; 0x0A0; Output Y/RGB/ARGB memory address register0
#regdef; OMEN_HADD0; 0x0A4; Output Y/RGB/ARGB memory address register1
#regdef; OMEN_LADD1; 0x0A8; Output U/UV memory address register0
#regdef; OMEN_HADD1; 0x0AC; Output U/UV memory address register1
#regdef; OMEN_LADD2; 0x0B0; Output V memory address register0
#regdef; OMEN_HADD2; 0x0B4; Output V memory address register1
#typeend;

#type; DE_VI
#base; DE_MIXER0_VI1 0x01102000
#base; DE_MIXER0_VI2 0x01103000
#base; DE_MIXER0_VI3 0x01104000
#base; DE_MIXER1_VI1 0x01202000
#base; DE_MIXER1_VI2 0x01203000
#base; DE_MIXER1_VI3 0x01204000

#aggreg; CFG; 0x000 4;
#regdef;  ATTR; 0x000;
#regdef;  SIZE; 0x004;
#regdef;  COORD; 0x008;
#regdef;  PITCH; 0x00C 3; ix=0: Y, ix=1: U/UV channel, ix=3: V channel 
#regdef;  TOP_LADDR; 0x018 3;
#regdef;  BOT_LADDR; 0x024 3;
#aggregend;
#regdef; FCOLOR; 0x0C0 4;
#regdef; TOP_HADDR; 0x0D0 3;
#regdef; BOT_HADDR; 0x0DC 3;
#regdef; OVL_SIZE; 0x0E8 2; OVL_Y, OVL_UV overlay window size register
#regdef; HORI; 0x0F0 2;	OVL_V horizontal down sample control register
#regdef; VERT; 0x0F8 2; OVL_V vertical down sample control register
#typeend;

#type; DE_UI
#base; DE_MIXER0_UI1 0x01103000
#base; DE_MIXER0_UI2 0x01104000
#base; DE_MIXER0_UI3 0x01105000
#base; DE_MIXER1_UI1 0x01203000
#base; DE_MIXER1_UI2 0x01204000
#base; DE_MIXER1_UI3 0x01205000

#aggreg; CFG; 0x000 4;
#regdef;  ATTR; 0x000; 
#regdef;  SIZE; 0x004; 
#regdef;  COORD; 0x008; 
#regdef;  PITCH; 0x00C; 
#regdef;  TOP_LADDR; 0x010; 
#regdef;  BOT_LADDR; 0x014; 
#regdef;  FCOLOR; 0x018; 
#regdef;  padding 0; 0x020; Need for address arithmetics
#aggregend;
#regdef; TOP_HADDR; 0x080; 
#regdef; BOT_HADDR; 0x084; 
#regdef; OVL_SIZE; 0x088; 
#typeend;

#type; DE_UIS; UI Scaler(UIS) provides RGB format image resizing function
#base; DE_MIXER0_UIS1 0x01140000; DE_MIXER0_UI1 Scaler TBD
#base; DE_MIXER0_UIS2 0x01150000; DE_MIXER0_UI2 Scaler TBD
#base; DE_MIXER0_UIS3 0x01160000; DE_MIXER0_UI3 Scaler TBD
#base; DE_MIXER1_UIS1 0x01240000; DE_MIXER1_UI1 Scaler TBD

#regdef; UIS_CTRL_REG; 0x000; Control register
#regdef; UIS_STATUS_REG; 0x008; Status register
#regdef; UIS_FIELD_CTRL_REG; 0x00C; Field control register
#regdef; UIS_BIST_REG; 0x010; BIST control register
#regdef; UIS_OUTSIZE_REG; 0x040; Output size register
#regdef; UIS_INSIZE_REG; 0x080; Input size register
#regdef; UIS_HSTEP_REG; 0x088; Horizontal step register
#regdef; UIS_VSTEP_REG; 0x08C; Vertical step register
#regdef; UIS_HPHASE_REG; 0x090; Horizontal initial phase register
#regdef; UIS_VPHASE0_REG; 0x098; Vertical initial phase 0 register
#regdef; UIS_VPHASE1_REG; 0x09C; Vertical initial phase 1 register
#regdef; UIS_HCOEF_REGN; 0x200 16; Horizontal filter coefficient register N (N=0:15)#typeend;
#typeend;

#type; DE_VSU; Video Scaler Unit (VSU), VS

#base; DE_MIXER0_VSU1 0x01120000; DE_MIXER0_VI1 Scaler
#base; DE_MIXER1_VSU1 0x01220000; DE_MIXER1_VI1 Scaler

#regdef; VSU_CTRL_REG; 0x0000; VSU Module Control Register
#regdef; VSU_STATUS_REG; 0x0008; VSU Status Register
#regdef; VSU_FIELD_CTRL_REG; 0x000C; VSU Field Control Register
#regdef; VSU_SCALE_MODE_REG; 0x0010; VSU Scale Mode Setting Register
#regdef; VSU_DIRECTION_THR_REG; 0x0020; VSU Direction Detection Threshold Register
#regdef; VSU_EDGE_THR_REG; 0x0024; VSU Edge Detection Setting Register
#regdef; VSU_EDSCALER_CTRL_REG; 0x0028; VSU Edge-Direction Scaler Control Register
#regdef; VSU_ANGLE_THR_REG; 0x002C; VSU Angle Reliability Setting Register
#regdef; VSU_SHARP_EN_REG; 0x0030; VSU Sharpness Control Enable Register
#regdef; VSU_SHARP_CORING_REG; 0x0034; VSU Sharpness Control Coring Setting Register
#regdef; VSU_SHARP_GAIN0_REG; 0x0038; VSU Sharpness Control Gain Setting 0 Register
#regdef; VSU_SHARP_GAIN1_REG; 0x003C; VSU Sharpness Control Gain Setting 1 Register
#regdef; VSU_OUT_SIZE_REG; 0x0040; VSU Output Size Register
#regdef; VSU_GLOBAL_ALPHA_REG; 0x0044 VSU Output Global Alpha Register
#regdef; VSU_Y_SIZE_REG; 0x0080; VSU Y Channel Size Register
#regdef; VSU_Y_HSTEP_REG; 0x0088; VSU Y Channel Horizontal Step Register
#regdef; VSU_Y_VSTEP_REG; 0x008C; VSU Y Channel Vertical Step Register
#regdef; VSU_Y_HPHASE_REG; 0x0090; VSU Y Channel Horizontal Initial Phase Register
#regdef; VSU_Y_VPHASE0_REG; 0x0098; VSU Y Channel Vertical Initial Phase 0 Register
#regdef; VSU_Y_VPHASE1_REG; 0x009C; VSU Y Channel Vertical Initial Phase 1 Register
#regdef; VSU_C_SIZE_REG; 0x00C0; VSU C Channel Size Register
#regdef; VSU_C_HSTEP_REG; 0x00C8; VSU C Channel Horizontal Step Register
#regdef; VSU_C_VSTEP_REG; 0x00CC; VSU C Channel Vertical Step Register
#regdef; VSU_C_HPHASE_REG; 0x00D0; VSU C Channel Horizontal Initial Phase Register
#regdef; VSU_C_VPHASE0_REG; 0x00D8; VSU C Channel Vertical Initial Phase 0 Register
#regdef; VSU_C_VPHASE1_REG; 0x00DC; VSU C Channel Vertical Initial Phase 1 Register
#regdef; VSU_Y_HCOEF0_REGN; 0x200 32; 0x200+N*4 VSU Y Channel Horizontal Filter Coefficient0 Register N N = M 1))
#regdef; VSU_Y_HCOEF1_REGN; 0x300 32; 0x300+N*4 VSU Y Channel Horizontal Filter Coefficient1 Register N N = M 1
#regdef; VSU_Y_VCOEF_REGN; 0x400 32; 0x400+N*4 VSU Y Channel Vertical Filter Coefficient Register N N = M 1))
#regdef; VSU_C_HCOEF0_REGN; 0x600 32; 0x600+N*4 VSU C Channel Horizontal Filter Coefficient0 Register N N = M 1))
#regdef; VSU_C_HCOEF1_REGN; 0x700 32; 0x700+N*4 VSU C Channel Horizontal Filter Co efficient1 Register N N = M 1))
#regdef; VSU_C_VCOEF_REGN; 0x800 32; 0x800+N*4 VSU C Channel Vertical Filter Coefficient Register N N = M 1))
#typeend;
