// Seed: 1279049280
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    output uwire id_4,
    input tri0 id_5
    , id_11,
    input supply1 id_6,
    output wor id_7,
    input wor id_8,
    output uwire id_9
);
  always @(negedge 1) $display;
  assign id_7 = 1;
  wor id_12;
  assign id_4 = 1'b0 << id_12;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output logic id_2,
    output tri0 id_3
    , id_6,
    input tri0 id_4
);
  module_0(
      id_1, id_0, id_0, id_1, id_3, id_1, id_4, id_3, id_1, id_3
  );
  for (id_7 = id_7 ==? 1'b0; id_6 - 1 && id_0; id_6 = 1'd0) begin
    always @(negedge 1)
      if (1) begin
        id_2 <= id_2++;
      end else begin
        id_2 = 1;
        $display(id_7++ - id_0);
      end
  end
endmodule
